

# MOS Memory Commercial and Military Specifications

## Data Book

### MOS Memory Data Book

Commercial and Military
Specifications



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Texas Instruments products are not intended for use in life-support appliances, devices, or systems. Use of a TI product in such applications without the written consent of the appropriate TI officer is prohibited.

Copyright © 1991, Texas Instruments Incorporated

	General Information	11
	Selection Guide	2
	Alternate Source Directory	3
	Glossary/Timing Conventions/Data Sheet Structure	4
,	Dynamic RAMs	5
	Dynamic RAM Modules	6
	EPROMs/OTPs/Flash EEPROMs	7
	Application Specific Memories	8
	Military Products	. 9
	Datapath VLSI Products	10
	Logic Symbols	11%
	Quality and Reliability	12
	Electrostatic Discharge Guidelines	13
	Mechanical Data	14

j	General Information
2	Selection Guide
3	Alternate Source Directory
4	Glossary/Timing Conventions/Data Sheet Structure
5	Dynamic RAMs
6	Dynamic RAM Modules
7	EPROMs/OTPs/Flash EEPROMs
8	Application Specific Memories
9	Military Products
10	Datapath VLSI Products
11	Logic Symbols
12	Quality and Reliability
13	Electrostatic Discharge Guidelines
14	Mechanical Data

#### INTRODUCTION

The 1991 MOS Memory Data Book from Texas Instruments includes complete detailed specifications on the expanding MOS Memory product line including Dynamic Random-Access Memories (DRAMs), Single-In-Line Package DRAM Memory Modules (SIPs), Erasable Programmable Read-Only Memories (EPROMs), One-Time Programmable Read-Only Memories (OTP PROMs), Electrically Erasable Programmable Read-Only Memories (Flash EEPROMs), and Application Specific Memories (ASMs). Also included are military specifications for DRAMs, EPROMs, and ASMs, as well as specifications for the Datapath VLSI Memory Management products.

The data book is divided into 14 chapters. Below you will find a brief description of each chapter.

Chapter 1. General Information – Includes an alphanumeric index for quickly finding device numbers, a part number guide with ordering information, and an IC Line-up chart for a quick overview.

Chapter 2. Selection Guide – An easy-to-use reference guide that includes specific device information. Page numbers are also shown for easy access to the detailed specifications.

Chapter 3. Alternate Source Directory – Lists alternate vendor part numbering examples in addition to alternate sources for TI devices (based on published data).

Chapter 4. Glossary/Timing Conventions/Data Sheet Structure – Defines terms and standards used throughout the data book.

Chapters 5 - 10. Product specifications for over 100 devices can be found in these sections.

Chapter 11. Logic Symbols – Includes an explanation and examples of the IEEE standard.

Chapter 12. Quality and Reliability – Details selected processes and the philosophies of Texas Instruments that are used to ensure high quality standards.

Chapter 13. Electrostatic Discharge Guidelines – Because all MOS Memory devices are ESD-sensitive, handling guidelines are included.

Chapter 14. Mechanical Data – Detailed package drawings and specifications are shown in this section.

Additional and/or updated information on these products is available from:

Texas Instruments Customer Response Center P.O. Box 809066 Dallas, Texas 75380-9066 1-800-232-3200

For ordering information or further assistance please contact your nearest Texas Instruments Sales Office or Distributor as listed in the back of this book.



### **Table of Contents**

CHAPTER 1. GE	NERAL INFORMAT	ION
Ordering Inform DRAM/VRA DRAM Mod EPROM/OT MOS Memory I	ation .M/FMEMule P PROM/Flash EEP C Line-up	1- 1- 1- 1- ROM 1- 1- 1- 1- 1- 1-
CHAPTER 2. SE	LECTION GUIDE	
DRAM Module EPROM/FLASH OTP PROM	I EEPROM	2- 
CHAPTER 3. AL	TERNATE SOURCE	DIRECTORY
DRAM Module EPROM/FLASH	EEPROM/OTP PRO	
CHAPTER 4. GL	OSSARY/TIMING C	ONVENTIONS/DATA SHEET STRUCTURE
Operating Cond Timing Diagram	itions and Characteris Conventions	ries
CHAPTER 5. DY	NAMIC RAMS	
TMS44C256 TMS4C1024 TMS4C1025 TMS4C1027 TMS48C128 TMS48C138 TMS44100 TMS44101 TMS44400	1 048 576-bit 1 048 576-bit 1 048 576-bit 1 048 576-bit 1 048 576-bit 1 048 576-bit 4 194 304-bit 4 194 304-bit 4 194 304-bit	(256K × 4) Enhanced Page Mode       5-         (1024K × 1) Enhanced Page Mode       5-2         (1024K × 1) Nibble Mode       5-2         (1024K × 1) Static Column Decode Mode       5-2         (128K × 8) Enhanced Page Mode       5-6         (128K × 8) Write-Per-Bit Operation       5-6         (4096K × 1) Enhanced Page Mode       5-8         (4096K × 1) Nibble Mode       5-10         (1024K × 4) Enhanced Page Mode       5-12
TMS44410	4 194 304-bit	(1024K × 4) Write-Per-Bit Operation 5-14

	TMS416100	16 777 216-bit	(16 384K × 1) Enhanced Page Mode 5-165
	TMS416400	16 777 216-bit	(4096K × 4) Enhanced Page Mode 5-187
C	HAPTER 6. DYN	NAMIC RAM MOD	DULES
	TM256GU9C	2 359 296-bit	(256K × 9) Single-Sided 6-1
	TM024GAD8	8 388 608-bit	(1024K × 8) Single-Sided 6-7
	TM124GU8A	8 388 608-bit	(1024K × 8) Single-Sided
	TM256BBK32	8 388 608-bit	(256K × 32) Single-Sided
	TM024EAD9	9 437 184-bit	(1024K × 9) Single-Sided
	TM124EAD9B	9 437 184-bit	(1024K × 9) Single-Sided
	TM124EAD9C	9 437 184-bit	(1024K × 9) Single-Sided
	TM256KBK36B	9 437 184-bit	(256K × 36) Single-Sided
	TM256KBK36C	9 437 184-bit	(256K × 36) Single-Sided
	TM512CBK32	16 777 216-bit	(512K × 32) Double-Sided
	TM512LBK36B	18 874 368-bit	(512K × 36) Double-Sided
	TM512LBK36C	18 874 368-bit	(512K × 36) Double-Sided
	TM4100GBD8	33 554 432-bit	(4096K × 8) Single-Sided
	TM124BBK32	33 554 432-bit	(1024K × 32) Single-Sided 6-73
	TM4100EBD9	37 748 736-bit	(4096K × 9) Single-Sided 6-81
	TM124MBK36A	37 748 736-bit	(1024K × 36) Double-Sided 6-89
	TM124MBK36B	37 748 736-bit	(1024K × 36) Single-Sided 6-97
			6-105
_	-	•	
اب	HAPIER 7. EPF	ROM/OTP PROM/	FLASH EEPROM
	TMS27C128	131 072-bit	(16K × 8) CMOS EPROM 7-1
	TMS27PC128	131 072-bit	(16K × 8) CMOS OTP PROM 7-1
	TMS27C256	262 144-bit	(32K × 8) CMOS EPROM 7-15
	TMS27PC256	262 144-bit	(32K × 8) CMOS OTP PROM 7-15
	TMS29F256	262 144-bit	(32K × 8) 5-V Flash EEPROM 7-27
	TMS29F258	262 144-bit	(32K × 8) 5-V Flash EEPROM 7-27
	TMS29F259	262 144-bit	(32K × 8) 5-V Flash EEPROM 7-27
	TMS29F259 Pac	-	7-45
	TMS87C257	262 144-bit	(32K × 8) CMOS Latched EPROM 7-47
	TMS27C510	524 288-bit	(64K × 8) CMOS EPROM 7-57
	TMS27PC510	524 288-bit	(64K × 8) CMOS OTP PROM 7-57
	TMS27C512	524 288-bit	(64K × 8) CMOS EPROM 7-69
	TMS27PC512	524 288-bit	(64K × 8) CMOS OTP PROM 7-69
	TMS29F512	524 288-bit	(64K × 8) 5-V Flash EEPROM 7-81
	TMS29F512 Pac	-	
	TMS27C010A	1 048 576-bit	(128K × 8) CMOS EPROM 7-85
	TMS27PC010A	1 048 576-bit	(128K × 8) CMOS OTP PROM 7-85
	TMS29F010	1 048 576-bit	(128K × 8) 5-V Flash EEPROM
	TMS29F010 Pac		7-117
	TMS27C210A	1 048 576-bit	(64K × 16) CMOS EPROM 7-119

TMS27PC210A TMS27C020 TMS27C040 TMS27PC040 TMS27C240 TMS27PC240	1 048 576-bit 2 097 152-bit 4 194 304-bit 4 194 304-bit 4 194 304-bit 4 194 304-bit	(64K × 16) CMOS OTP PROM       7-119         (256K × 8) CMOS EPROM       7-129         (512K × 8) CMOS EPROM       7-139         (512K × 8) CMOS EPROM       7-139         (256K × 16) CMOS EPROM       7-149         (256K × 16) CMOS OTP PROM       7-149
CHAPTER 8. APP	LICATION SPECIFIC	MEMORIES
TMS29F816 TMS44C250 TMS44C251 TMS44C260 TMS48C121 TMS4C1050 TMS4C1060 TMS4C1070 TMS4C4460	16 384-bit 1 048 576-bit 1 048 576-bit 1 048 576-bit 1 048 576-bit 1 048 576-bit 1 048 576-bit 1 048 576-bit 4 197 304-bit	(2K × 8) SCOPE™ Diary       8-1         (256K × 4) Multiport Video RAM       8-3         (256K × 4) Mulitport Video RAM       8-31         (256K × 4) Parity DRAM       8-73         (128K × 8) Multiport Video RAM       8-91         (256K × 4) Field Memory       8-125         (256K × 4) Field Memory       8-125         (256K × 4) Field Memory       8-141         (1024K × 4) Parity DRAM       8-155
CHAPTER 9. MILI	TARY PRODUCTS	
Military Introduction DYNAMIC RAMS	on	
SMJ44C256 SMJ4C1024 SMJ44100 SMJ44400 <i>EPROMS</i>	1 048 576-bit 1 048 576-bit 4 197 304-bit 4 197 304-bit	(256K × 4) Enhanced Page Mode 9-3 (1024K × 1) Enhanced Page Mode 9-23 (4096K × 1) Enhanced Page Mode 9-41 (1024K × 4) Enhanced Page Mode 9-61
SMJ27C128 SMJ27C256 SMJ27C512 SMJ27C010 SMJ27C210	131 072-bit 262 144-bit 524 288-bit 1 048 576-bit 1 048 576-bit	(16K × 8) CMOS EPROM       9-81         (32K × 8) CMOS EPROM       9-91         (64K × 8) CMOS EPROM       9-101         (128K × 8) CMOS EPROM       9-113         (64K × 16) CMOS EPROM       9-115
APPLICATION SF	PECIFIC MEMORIES	
SMJ44C250 SMJ44C251 SMJ44C251A	1 048 576-bit 1 048 576-bit 1 048 576-bit	(256K × 4) Multiport Video RAM       9-117         (256K × 4) Multiport Video RAM       9-147         (256K × 4) Multiport Video RAM       9-149
CHAPTER 10. DAT	TAPATH VLSI PRODU	JCTS
CACHE ADDRES	S COMPARATORS/D/	ATA RAMS
SN74ACT2140A SN74ACT2150A TMS2150A SN74ACT2151 SN74ACT2153	4K × 18/8K × 18 512 × 8 512 × 8 1K × 11	10-1 10-3 10-5 10-7
311/4A012133	11/ X /1	

SN74ACT2152A	2K × 8	. 10-9
SN74ACT2154A	2K × 8	. 10-9
SN74ACT2155	2K × 8	10-11
SN74ACT2156	16K × 4	
SN74ACT2157	2K × 16	
SN74ACT2158	8K × 9	
SN74ACT2159	8K × 9	
SN74ACT2160	8K × 4	
SN74ACT2163	16K × 5	
SN74ACT2164	16K × 5	
SN74BCT2160	8K × 4	
SN74BCT2141	8K × 18	
SN74BCT2163	16K × 5	
SN74BCT2164	16K×5	
SN74BCT2166	16K × 5	
SN74BCT2165	8K × 4	10-29
DYNAMIC MEMORY S	UPPORT PRODUCTS	
TMS4500A	Dynamic RAM Controller	10-31
THCT4502B	Dynamic RAM Controller	
SN74ACT4503	Dynamic RAM Controller	
SN74ALS6300	Input-Selectable Refresh Timer	
SN74ALS6310A	Static Column and Page Mode Access Detector	
SN74ALS6311A	Static Column and Page Mode Access Detector	
SN74BCT2423A	16-bit Latched Multiplexer/Demultiplexer Bus Transceiver .	
SN74BCT2424A SN74LS610	16-bit Latched Multiplexer/Demultiplexer Bus Transceiver .	
SN74LS612	Memory Mapper  Memory Mapper	
		10-40
	ND CORRECTION (EDAC) PRODUCTS	
SN74ALS632B	32-bit Parallel Circuit	
SN74AS632	32-bit Parallel Circuit	
SN74AS632A SN74AS6364	32-bit Flow-Thru Circuit	
3N74A30304	64-bit Flow-Tiffd Circuit	10-49
CHAPTER 11. LOGIC S	YMBOLS	
Explanation of IEEE/IEC	C Logic Symbols for Memories	. 11-1
CHAPTER 12. QUALITY	AND RELIABILITY	
MOS Memory Products	Division Quality and Reliability Information	. 12-1
CHAPTER 13. ELECTR	OSTATIC DISCHARGE GUIDELINES	
Guidelines for Handling	Electrostatic-Discharge Devices and Assemblies	. 13-1
CHAPTER 14. MECHAN	IICAL DATA	
MOS Memory Products	— Commercial	. 14-1
MOS Memory Products	- Military	14-21

General Information
Selection Guide 2
Alternate Source Directory 3
Glossary/Timing Conventions/Data Sheet Structure
Dynamic RAMs
Dynamic RAM Modules 6
EPROMs/OTPs/Flash EEPROMs 7
Application Specific Memories 8
Military Products 9
Datapath VLSI Products
Logic Symbols
Quality and Reliability 12
Electrostatic Discharge Guidelines
Mechanical Data


1	General Information
2	Selection Guide
8	Alternate Source Directory
4	Glossary/Timing Conventions/Data Sheet Structure
5	Dynamic RAMs
6	Dynamic RAM Modules
7	EPROMs/OTPs/Flash EEPROMs
8	Application Specific Memories
9	Military Products
10	Datapath VLSI Products
11	Logic Symbols
12	Quality and Reliability
18	Electrostatic Discharge Guidelines
14	Mechanical Data

Alphanumeric Index		
SMJ27C010 9-113	SN74BCT216310-27	TMS27PC010A 7-85
SMJ27C128 9-81	SN74BCT2163 10-27 SN74BCT2164 10-27	TMS27PC010A 7-83
SMJ27C210 9-115	SN74BCT2164 10-27 SN74BCT2165 10-29	TMS27PC040 7-139
SMJ27C256 9-91	SN74BCT2165 10-29 SN74BCT2166 10-27	TMS27PC128 7-119
SMJ27C512 9-101	SN74BCT2466 10-27 SN74BCT2423A 10-41	TMS27PC210A 7-119
SMJ441009-101	SN74BCT2424A 10-41	TMS27PC256 7-149
SMJ44400	SN74LS610 10-41	TMS27PC510 7-15
SMJ44C250 9-117	SN74LS612 10-43	TMS27PC510 7-69
SMJ44C250 9-117 SMJ44C251 9-147	THCT4502B 10-33	TMS29F010 7-95
SMJ44C251 9-147 SMJ44C251A 9-149	TM024EAD96-31	TMS29F070 7-95
SMJ44C256 9-3	TM024GAD8 6-7	TMS29F258 7-27
SMJ4C1024 9-23	TM124BBK32 6-7	TMS29F258 7-27
SN74ACT2140A 10-1	TM124BBK32 6-73 TM124EAD9B 6-37	TMS29F259 7-27
SN74ACT2140A 10-1 SN74ACT2150A 10-3		TMS29F816 8-1
	TM124EAD9C6-37	
SN74ACT2151 10-7	TM124GU8A6-13	TMS416100 5-165
SN74ACT2152A 10-9	TM124MBK36A 6-89	TMS416400 5-187
SN74ACT2153 10-7	TM124MBK36B 6-97	TMS44100 5-87
SN74ACT2154A 10-9	TM256BBK32 6-21	TMS44101 5-107
SN74ACT2155 10-11	TM256GU9C	TMS44400 5-125
SN74ACT2156 10-13	TM256KBK36B 6-45	TMS44410 5-145
SN74ACT2157 10-15	TM256KBK36C6-55	TMS44460 8-155
SN74ACT2158 10-17	TM4100EBD96-81	TMS44C250 8-3
SN74ACT2159 10-17	TM4100GBD8 6-65	TMS44C251 8-31
SN74ACT2160 10-19	TM512CBK32 6-21	TMS44C256 5-1
SN74ACT2163 10-21	TM512LBK36B6-45	TMS44C260 8-73
SN74ACT2164 10-21	TM512LBK36C6-55	TMS4500A 10-31
SN74ACT4503 10-35	TMS2150A 10-5	TMS48C121 8-91
SN74ALS6300 10-37	TMS27C010A7-85	TMS48C128 5-63
SN74ALS6310A 10-39	TMS27C020 7-129	TMS48C138 5-63
SN74ALS6311A 10-39	TMS27C040 7-139	TMS4C1024 5-23
SN74ALS632B 10-45	TMS27C128 7-1	TMS4C1025 5-23
SN74AS6364 10-49	TMS27C210A7-119	TMS4C1027 5-23
SN74AS632 10-45	TMS27C240 7-149	TMS4C1050 8-125
SN74AS632A 10-47	TMS27C256 7-15	TMS4C1060 8-125
SN74BCT2141 10-25	TMS27C510 7-57	TMS4C1070 8-141
SN74BCT216010-23	TMS27C512 7-69	TMS87C257 7-47



#### DRAM/VRAM/FMEM Ordering Information


Factory orders for 1 Meg DRAMs, VRAMs, and FMEMs described in this book should include an eight-part type number as explained in the following example:





#### **DRAM Ordering Information**

Factory orders for the 4 Meg and 16 Meg DRAMs described in this book should include an eight-part type number as explained in the following example:




#### **Standard DRAM Module Ordering Information**

Factory orders for the standard DRAM Modules described in this book should include a seven-part type number as explained in the following example:

		TM	024	E	AD	9	-10 -
			- 1	- [	- [	[	1 !
TM	Commerical TI MOS Module		1	i		i	
2. Memory [	Device:			i	- 1	ł	
024 4100	1 Meg DRAM, Enhanced Page Mod 4 Meg DRAM, Enhanced Page Mod						
3. Pinout Co	onfiguration:				1		
E					ł	- 1	
G					-		
4. Board Dir	nensions:					- 1	
AD							] [
BD						- {	1 1
5. Word Wid	Ith Output:						
8	× 8						1 1
9	× 9						
6. Speed De	esignator:						
- 6	60 ns						
- 70	70 ns						
	80 ns						
- 10	100 ns						
7. Temperat	ure Range:						
Blank	0°C to 70°C						
L	0°C to 70°C (1 Meg only)						


#### **Differentiated DRAM Module Ordering Information**

Factory orders for the mixed DRAM Modules described in this book should include an eight-part type number as explained in the following example:




#### EPROM/OTP PROM/Flash EEPROM Ordering Information

Factory orders for EPROMs, OTPs, and Flash EEPROMs described in this book should include a nine-part type number as explained in the following example:



#### MOS Memory IC Line-up



<sup>†</sup> Product under development by TI



#### **MOS Memory Military IC Line-up**

```
DRAMS — CMOS — 1024K × 1 — SMJ4C1024

256K × 1 — SMJ44C256 — SMJ44C250† — SMJ44C251A† — SMJ44C251†

(VRAM) (VRAM) (VRAM)

4096K — 4096K × 1 — SMJ44100†

5MJ44400†

EPROMS — CMOS — 128K — 16K × 8 — SMJ27C128

256K — 32K × 8 — SMJ27C256

512K — 64K × 8 — SMJ27C512

1024K — 128K × 8 — SMJ27C010†

64K × 16 — SMJ27C210†
```

<sup>†</sup> Product under development by TI

General Information	1100
Selection Guide	2
Alternate Source Directory	3
Glossary/Timing Conventions/Data Sheet Structure	4
Dynamic RAMs	. 5
Dynamic RAM Modules	6
EPROMs/OTPs/Flash EEPROMs	7
Application Specific Memories	8
Military Products	9
Datapath VLSI Products	10
Logic Symbols	11
Quality and Reliability	12
Electrostatic Discharge Guidelines	13
Mechanical Data	14

1 General Information
2 Selection Guide
3 Alternate Source Directory
4 Glossary/Timing Conventions/Data Sheet Structure
5 Dynamic RAMs
6 Dynamic RAM Modules
7 EPROMs/OTPs/Flash EEPROMs
8 Application Specific Memories
9 Military Products
10 Datapath VLSI Products
11 Logic Symbols
12 Quality and Reliability
13 Electrostatic Discharge Guidelines
14 Mechanical Data

#### DRAM

	Organization	Device	Max	Power		Power ipation		_		
Density	(Words × Bits)	Number	Access Time (ns)	Supply (V)	Active (mW)	Standby (mW)	Pins	Package <sup>†</sup>	Comments	Page
1024K	1024K × 1	TMS4C1024-60 <sup>‡</sup> TMS4C1024-70 <sup>‡</sup> TMS4C1024-80 TMS4C1024-10 TMS4C1024-12	60 70 80 100 120	5 ± 10%	253 440 413 358 303	11	18, 20/26, 20/26, 20	N, DJ DN, SD	CMOS Enhanced Page Mode	5-23
		SMJ4C1024-10 SMJ4C1024-12 SMJ4C1024-15	100 120 150	5 ± 10%	385 330 303	17	20/26, 20, 20	HJ, FQ, HK	Military CMOS Enhanced Page Mode	9-23
		TMS4C1025-80 TMS4C1025-10 TMS4C1025-12	80 100 120	5 ± 10%	413 358 303	11	18, 20/26, 20/26, 20	N, DJ DN, SD	CMOS Nibble Mode	5-23
		TMS4C1027-80 TMS4C1027-10 TMS4C1027-12	80 100 120	5 ± 10%	413 358 303	11	18, 20/26, 20/26, 20	N, DJ DN, SD	CMOS Static Mode	5-23
	256K × 4	TMS44C256-60 <sup>‡</sup> TMS44C256-70 <sup>‡</sup> TMS44C256-80 TMS44C256-10 TMS44C256-12	60 70 80 100 120	5 ± 10%	523 440 413 358 303	11	20, 20/26, 20/26, 20	N, DJ DN, SD	CMOS Enhanced Page Mode	5-1
		SMJ44C256-10 SMJ44C256-12 SMJ44C256-15	100 120 150	5 ± 10%	385 330 303	17	20, 20/26, 20	JD, HJ, FQ	Military CMOS Enhanced Page Mode	9-3
!	128K × 8	TMS48C128-70 TMS48C128-80 TMS48C128-10	70 80 100	5 ± 10%	468 440 385	11	24/26	DJ	CMOS Enhanced Page Mode	5-63
		TMS48C138-70 TMS48C138-80 TMS48C138-10	70 80 100	5 ± 10%	468 440 385	11	24/26	DJ	CMOS Enhanced Page Mode Write-per- Bit Opera- tion	5-63
4096K	4096K × 1	TMS44100-60 TMS44100-70 TMS44100-80 TMS44100-10	60 70 80 100	5 ± 10%	550 495 440 385	11	20/26, 20/26, 20	DJ, DM, SD	CMOS Enhanced Page Mode	5-87
		SMJ44100-80 <sup>§</sup> SMJ44100-10 <sup>§</sup> SMJ44100-12 <sup>§</sup>	80 100 120	5 ± 10%	468 440 385	22	18, 20, 20, 20	JD, HM HJ, HR	Military CMOS Enhanced Page Mode	9-41
		TMS44101-60 TMS44101-70 TMS44101-80 TMS44101-10	60 70 80 100	5 ± 10%	523 468 413 358	11	20/26, 20/26, 20	DJ, DM, SD	CMOS Nibble Mode	5-107

- - DJ
  - DN
- DM
- Plaastic Dual In-Line Package (DIP)
  Plastic Small-Outline J-Lead (SOJ)
  Plastic Thin Small-Outline J-Lead (ThinSoJ)
  Plastic Small-Outline J-Lead (SOJ)
  Ceramic Small-Outline Leadless Chip Carrier (Military) (SOLCC)
  Ceramic Small-Outline Leadless J-Lead (Military) (SOLCC) FQ
- HJ
- HΚ
- Plastic Small-Outline Leadless Chip Carrier (Military) (SOLCC) НМ
- HR
- Plastic Sinda-Odinine Leadiess Chip Carrier (wilitary) (SOEC Flatpack (Military) Ceramic Side-Brazed Dual In-Line Package (Military) (DIP) Plastic Zig-Zag In-Line Package (ZIP) JD

- Available only in DJ package
  Advance Information for product under development by TI



#### **Selection Guide**

#### DRAM (Concluded)

Density	Organization (Words × Bits)	Device	Max Access	Power Supply (V)		Power ipation	Pins	Package†	Comments	Page
		Number	Time (ns)		Active (mW)	Standby (mW)	]			
4096K (cont'd)	1024K × 4	TMS44400-60 TMS44400-70 TMS44400-80 TMS44400-10	60 70 80 100	5 ± 10%	550 495 440 385	11	20/26, 20/26, 20	DJ, DM, SD	CMOS Enhanced Page Mode	5-125
		SMJ44400-80 <sup>‡</sup> SMJ44400-10 <sup>‡</sup> SMJ44400-12 <sup>‡</sup>	80 100 120	5 ± 10%	468 440 358	22	20, 20, 20, 20	JD, HM HJ, HR	Military CMOS Enhanced Page Mode	9-61
		TMS44410-60 TMS44410-70 TMS44410-80 TMS44410-10	60 70 80 100	5 ± 10%	523 468 413 358	11	20/26, 20/26, 20	DJ, DM, SD	CMOS Enhanced Page Mode Write-per- Bit Opera- tion	5-145
16 385K	16 385K × 1	TMS416100-60 <sup>‡</sup> TMS416100-70 <sup>‡</sup> TMS416100-80 <sup>‡</sup> TMS416100-10 <sup>‡</sup>	60 70 80 100	5 ± 10%	495 440 385 330	11	24/28	DZ	CMOS Enhanced Page Mode	5-165
	4096K × 4	TMS416400-60 <sup>‡</sup> TMS416400-70 <sup>‡</sup> TMS416400-80 <sup>‡</sup> TMS416400-10 <sup>‡</sup>	60 70 80 100	5 ± 10%	495 440 385 330	11	24/28	DZ	CMOS Enhanced Page Mode	5-187

DJ Plastic Small-Outline J-Lead (SOJ)

Plastic Small-Outline J-Lead (SOJ)
Plastic Small-Outline J-Lead (SOJ) DM

DΖ

НJ

Ceramic Small-Outline Leadless J-Lead (Military) (SOLCC)
Plastic Small-Outline Leadless Chip Carrier (Military) (SOLCC)
Flatpack (Military) НМ

HR

Ceramic Side-Brazed Dual In-Line Package (Military) (DIP)
Plastic Zig-Zag In-Line Package (ZIP) JD

Advance Information for product under development by TI

#### **DRAM Module**

Density	Organization	Device	Max Access	Power Supply		Power Ipation	Pins	Package	Page
	(Words × Bits)	Number	Time (ns)	(V)	Active (mW)	Standby (mW)		,	
2304K	256K × 9	TM256GU9C-6 TM256GU9C-70 TM256GU9C-80 TM256GU9C-10	60 70 80 100	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	1496 1320 1238 1073	31 33 33 33	30	Single-Sided, Socketable	6-1
8192K	1024K × 8	TM024GAD8-6 TM024GAD8-70 TM024GAD8-80 TM024GAD8-10	60 70 80 100	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	3990 3520 3300 2860	84 88 88 88	30	Single-Sided, Socketable	6-7
,		TM124GU8A-6 TM124GU8A-70 TM124GU8A-80 TM124GU8A-10	60 70 80 100	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	998 935 825 715	21 22 22 22	30	Single-Sided, Socketable	6-13
	256K × 32	TM256BBK32-6 TM256BBK32-70 TM256BBK32-80 TM256BBK32-10	60 70 80 100	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	3990 3520 3300 2860	84 88 88 88	72	Single-Sided, Socketable	6-21
9216K	1024K × 9	TM024EAD9-6 TM024EAD9-70 TM024EAD9-80 TM024EAD9-10	60 70 80 100	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	4489 3960 3713 3218	95 99 99 99	30	Single-Sided, Socketable	6-31
		TM124EAD9B-6 TM124EAD9B-70 TM124EAD9B-80 TM124EAD9B-10	. 60 70 80 100	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	1496 1403 1238 1073	32 33 33 33	30	Single-Sided, Socketable	6-37
		TM124EAD9C-6 TM124EAD9C-70 TM124EAD9C-80 TM124EAD9C-10	60 70 80 100	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	1496 1403 1238 1073	32 33 33 33	30	Single-Sided, Socketable	6-37
	256K × 36	TM256KBK36B-6 TM256KBK36B-70 TM256KBK36B-80 TM256KBK36B-10	60 70 80 100	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	4489 3960 3713 3218	95 99 99 99	72	Single-Sided, Socketable	6-45
		TM256KBK36C-6 TM256KBK36C-70 TM256KBK36C-80 TM256KBK36C-10	60 70 80 100	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	4988 4400 4125 3575	105 110 110 110	72	Single-Sided, Socketable	6-55
16 384K	512K × 32	TM512CBK32-6 TM512CBK32-70 TM512CBK32-80 TM512CBK32-10	60 70 80 100	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	4074 3608 3388 2948	168 176 176 176	72	Double-Sided, Socketable	6-21
18 432K	512K × 36	TM512LBK36B-6 TM512LBK36B-70 TM512LBK36B-80 TM512LBK36B-10	60 70 80 100	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	4583 4059 3812 3317	189 198 198 198	72	Double-Sided, Socketable	6-45
		TM512LBK36C-6 TM512LBK36C-70 TM512LBK36C-80 TM512LBK36C-10	60 70 80 100	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	5093 4510 4235 3685	210 220 220 220	72	Double-Sided, Socketable	6-55



#### **Selection Guide**

#### **DRAM Module (Concluded)**

Danaite	Organization	Device	Max Access	Power		Power pation	Pins	Package	Page
Density	(Words × Bits)	Number	Time (ns)	Supply (V)	Active (mW)	Standby (mW)	FIIIS	Package	· ugo
32 768K	4096K × 8	TM4100GBD8-6 TM4100GBD8-70 TM4100GBD8-80 TM4100GBD8-10	60 70 80 100	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	3990 3740 3300 2860	84 88 88 88	30	Single-Sided, Socketable	6-65
	1024K× 32	TM124BBK32-6 TM124BBK32-70 TM124BBK32-80 TM124BBK32-10	60 70 80 100	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	3990 3740 3300 2860	84 88 88 88	72	Single-Sided, Socketable	6-73
36 864K	4096K × 9	TM4100EBD9-6 TM4100EBD9-70 TM4100EBD9-80 TM4100EBD9-10	60 70 80 100	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	4489 4208 3713 3218	95 99 99 99	30	Single-Sided, Socketable	6-81
	1024K × 36	TM124MBK36A-6† TM124MBK36A-7† TM124MBK36A-8†	60 70 80	5 ± 5% 5 ± 5% 5 ± 5%	5985 5250 4725	126 126 126	72	Double-Sided, Socketable	6-89
		TM124MBK36B-6 <sup>†</sup> TM124MBK36B-7 <sup>†</sup> TM124MBK36B-8 <sup>†</sup>	60 70 80	5 ± 5% 5 ± 5% 5 ± 5%	4489 4016 3544	95 95 95	72	Single-Sided, Socketable	6-97

<sup>†</sup> Advance Information for product under development by TI

#### EPROM/Flash EEPROM

	Organization	Device	Max	Power		Power ipation				
Density	Organization (Words × Bits)	Number	Access Time (ns)	Supply (V)	Active (mW)	Standby CMOS (mW)	Pins	Package <sup>†</sup>	Comments	Page
128K	16K × 8	TMS27C128-100 TMS27C128-120 TMS27C128-12 TMS27C12-1 TMS27C128-15 TMS27C128-2 TMS27C128-2 TMS27C128-20 TMS27C128-25	100 120 120 150 150 200 200 250 250	5 ± 5% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	158 158 165 158 165 158 165 158 165	1.4	28	J	CMOS	7-1
		SMJ27C128-12 SMJ27C128-15 SMJ27C128-17 SMJ27C128-20 SMJ27C128-25 SMJ27C128-30	120 150 170 200 250 300	5 ± 10%	220	1.7	28	J	Military CMOS	9-81
256K	32K × 8	TMS27C256-120 TMS27C256-12 TMS27C256-150 TMS27C256-15 TMS27C256-15 TMS27C256-17 TMS27C256-2 TMS27C256-2 TMS27C256-20 TMS27C256-20 TMS27C256-25	120 120 150 150 170 170 200 200 250 250	5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	158 165 158 165 158 165 158 165 158 165	1.4	28	J	CMOS	7-15
		SMJ27C256-15 SMJ27C256-17 SMJ27C256-20 SMJ27C256-25 SMJ27C256-30	150 170 200 250 300	5 ± 10%	220	1.7	28	J	Military CMOS	9-91
	,	TMS29F256-170 TMS29F256-200 TMS29F256-20 TMS29F256-250 TMS29F256-255 TMS29F256-300 TMS29F256-300	170 200 200 250 250 250 300	5 ± 5% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	83	17	28, 28, 32	J, N, FM	CMOS 5-V Flash EEPROM; EPROM Pinout	7-27
		TMS29F258-170 TMS29F258-200 TMS29F258-20 TMS29F258-250 TMS29F258-255 TMS29F258-300 TMS29F258-300	170 200 200 250 250 300 300	5 ± 5% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	83	17	28, 28, 32	J, N, FM	CMOS 5-V Flash EEPROM; EEPROM Pinout	7-27
		TMS29F259-170 TMS29F259-200 TMS29F259-20 TMS29F259-250 TMS29F259-25 TMS29F259-300 TMS29F259-300	170 200 200 250 250 300 300	5 ± 5% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	83	17	28, 28, 32	J, N, FM	CMOS 5-V Flash EEPROM; 12-V Flash Memory Pinout	7-27



<sup>†</sup> J Ceramic Dual In-Line Package (DIP)
N Plastic Dual In-Line Package (DIP)
FM Plastic Chip Carrier

#### **Selection Guide**

#### EPROM/Flash EEPROM

	Organization	Device	Max	Power		Power Ipation			+	
Density	(Words × Bits)	Number	Access Time (ns)	Supply (V)	Active (mW)	Standby CMOS (mW)	Pins	Package <sup>†</sup>	Comments	Page
256K (cont'd)	32K × 8 (cont'd)	TMS87C257-150 TMS87C257-1 TMS87C257-2 TMS87C257	150 170 200 250	5 ± 5%	158	1.4	28	J	CMOS Latched EPROM	7-47
512K	64K × 8	TMS27C510-120‡ TMS27C510-12‡ TMS27C510-150‡ TMS27C510-150‡ TMS27C510-170‡ TMS27C510-170‡ TMS27C510-200‡ TMS27C510-200‡ TMS27C510-250‡ TMS27C510-255‡	120 120 150 150 170 170 200 200 250 250	5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	158 165 158 165 158 165 158 165 158 165	1.4	32	J	CMOS; 1 Meg EPROM Compatible Pinout	7-57
		TMS27C512-100 TMS27C512-10 TMS27C512-10 TMS27C512-12 TMS27C510-150 TMS27C510-150 TMS27C512-2 TMS27C512-2 TMS27C512-20 TMS27C512-25	100 100 120 120 150 150 200 200 250 250	5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	158 165 158 165 158 165 158 165 158 165	1.4	28	J	CMOS	7-69
		SMJ27C512-20 SMJ27C512-25 SMJ27C512-30	200 250 300	5 ± 10%	263	1.8	28	J	Military CMOS	9-101
		TMS29F512-100 <sup>‡</sup> TMS29F512-120 <sup>‡</sup> TMS29F512-12 <sup>‡</sup> TMS29F512-15 <sup>‡</sup> TMS29F512-15 <sup>‡</sup> TMS29F512-200 <sup>‡</sup>	100 120 120 150 150 200 200	5 ± 5% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	79 79 83 79 83 79 83	5.5	32, 32, 32	J, N, FM	CMOS 5-V Flash EEPROM	7-81
1024K	128K × 8	TMS27C010A-100 TMS27C010A-120 TMS27C010A-12 TMS27C010A-15 TMS27C010A-15 TMS27C010A-200 TMS27C010A-20	100 120 120 150 150 200 200	5 ± 5% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	158 158 165 158 165 158 165	0.55	32	J	CMOS	7-85
		SMJ27C010-17 SMJ27C010-20 SMJ27C010-25	170 200 250	5 ± 10%	220	1.5	32	J	Military CMOS	9-113
		TMS29F010-100 <sup>‡</sup> TMS29F010-120 <sup>‡</sup> TMS29F010-12 <sup>‡</sup> TMS29F010-150 <sup>‡</sup> TMS29F010-150 <sup>‡</sup> TMS29F010-200 <sup>‡</sup> TMS29F010-200 <sup>‡</sup>	100 120 120 150 150 200 200	5 ± 5% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	79 79 83 79 83 79 83	5.5	32, 32, 32	J, N, FM	CMOS 5-V Flash EEPROM	7-95

<sup>†</sup> J Ceramic Dual In-Line Package (DIP)

<sup>‡</sup> Advance Information for product under development by TI



N Plastic Dual In-Line Package (DIP)
FM Plastic Leaded Chip Carrier

#### EPROM/Flash EEPROM (Concluded)

	Organization	Device	Max	Power		Power Ipation				
Density	(Words × Bits)	Number	Access Time (ns)	Supply (V)	Active (mW)	Standby CMOS (mW)	Pins	Package†	Comments	Page
1024K (cont'd)	64K×16	TMS27C210A-120‡ TMS27C210A-12‡ TMS27C210A-150‡ TMS27C210A-150‡ TMS27C210A-200‡ TMS27C210A-200‡ TMS27C210A-250‡ TMS27C210A-250‡	120 120 150 150 200 200 250 250	5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	158 165 158 165 158 165 158 165	0.55	40	J	CMOS	7-119
		SMJ27C210A-17 SMJ27C210A-20 SMJ27C210A-25	170 200 250	5 ± 10%	220	1.5	32	J.	Military CMOS	9-115
2048K	256K × 8	TMS27C020-100‡ TMS27C020-120‡ TMS27C020-125‡ TMS27C020-150‡ TMS27C020-150‡ TMS27C020-200‡ TMS27C020-200‡ TMS27C020-250‡ TMS27C020-250‡	100 120 120 150 150 200 200 250 250	5 ± 5% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	158 158 165 158 165 158 165 158 165	0.55	32	J	CMOS	7-129
4096K	512K x 8	TMS27C040-8 <sup>‡</sup> TMS27C040-80 <sup>‡</sup> TMS27C040-100 <sup>‡</sup> TMS27C040-10 <sup>‡</sup> TMS27C040-120 <sup>‡</sup> TMS27C040-120 <sup>‡</sup> TMS27C040-15 <sup>‡</sup> TMS27C040-15 <sup>‡</sup>	80 80 100 100 120 120 150	5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	263 275 263 275 263 275 263 275	0.55	32	J	CMOS	7-139
	256K × 16	TMS27C240-8‡ TMS27C240-80‡ TMS27C240-100‡ TMS27C240-100‡ TMS27C240-120‡ TMS27C240-120‡ TMS27C240-150‡ TMS27C240-150‡	80 80 100 100 120 120 150	5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	263 275 263 275 263 275 263 275	0.55	40	J	CMOS	7-149

<sup>†</sup> J Ceramic Dual In-Line Package (DIP) ‡ Advance Information for product under development by TI

One-Time Programmable (OTP) PROM

	Organization (Words × Bits)	Device	Max	Power		Power ipation				
Density		Number	Access Time (ns)	Supply (V)	Active (mW)	Standby CMOS (mW)	Pins	Package <sup>†</sup>	Comments	Page
128K	16K × 8	TMS27PC128-1 TMS27PC128-15 TMS27PC128-2 TMS27PC128-20 TMS27PC128 TMS27PC128	150 150 200 200 250 250	5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	158 165 158 165 158 165	1.4	28, 32	N, FM	CMOS	7-1
256K	32K × 8	TMS27PC256-150 TMS27PC256-15 TMS27PC256-1 TMS27PC256-1 TMS27PC256-27 TMS27PC256-20 TMS27PC256-20 TMS27PC256-25 TMS27PC256-25	150 150 170 170 200 200 250 250	5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	158 165 158 165 158 165 158 165	1.4	28, 32	N, FM	CMOS	7-15
512K	64K × 8	TMS27PC510-120‡ TMS27PC510-150‡ TMS27PC510-15‡ TMS27PC510-170‡ TMS27PC510-170‡ TMS27PC510-200‡ TMS27PC510-200‡ TMS27PC510-250‡ TMS27PC510-250‡	120 150 150 170 170 200 200 250 250	5 ± 5% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	158 158 165 158 165 158 165 158	1.4	32, 32	N, FM	CMOS 1 Meg OTP Compatible Pinout	7-57
		TMS27PC512-100 TMS27PC512-10 TMS27PC512-120 TMS27PC512-12 TMS27PC512-150 TMS27PC512-15 TMS27PC512-20 TMS27PC512-20 TMS27PC512-21 TMS27PC512-25	100 100 120 120 150 150 200 200 250 250	$\begin{array}{c} 5 \pm 5\% \\ 5 \pm 10\% \\ 5 \pm 5\% \\ . \\ 5 \pm 10\% \\ 5 \pm 5\% \\ 5 \pm 10\% \\ 5 \pm 5\% \\ 5 \pm 10\% \\ \end{array}$	158 165 158 165 158 165 158 165 158 165	1.4	28, 32	N, FM	CMOS	7-69
1024K	128K × 8	TMS27PC010A-100 TMS27PC010A-120 TMS27PC010A-12 TMS27PC010A-15 TMS27PC010A-15 TMS27PC010A-200 TMS27PC010A-20	100 120 120 150 150 200	5 ± 5% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	158 158 165 158 165 158 165	0.55	32	FM	CMOS	7-85
1024K (cont'd)	64K × 16	TMS27PC210A-120‡ TMS27PC210A-125 TMS27PC210A-150‡ TMS27PC210A-155 TMS27PC210A-200‡ TMS27PC210A-200‡ TMS27PC210A-250‡ TMS27PC210A-250‡	120 120 150 150 200 200 250 250	5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	158 165 158 165 158 165 158 165	0.55	44	FN	CMOS	7-119



<sup>†</sup> N Plastic Dual In-Line Package (DIP)
FM Plastic Leaded Chip Carrier
FN Plastic Leaded Chip Carrier
‡ Advance Information for product under development by TI

#### One-Time Programmable (OTP) PROM (Concluded)

	Organization	Device Number	Max Access Time (ns)	Power		Power ipation			Comments	Page
	(Words × Bits)			Supply (V)	Active (mW)	Standby CMOS (mW)	Pins	Package <sup>†</sup>		
4096K	512K × 8	TMS27PC040-8 <sup>‡</sup> TMS27PC040-80 <sup>‡</sup> TMS27PC040-100 <sup>‡</sup> TMS27PC040-10 <sup>‡</sup> TMS27PC040-120 <sup>‡</sup> TMS27PC040-125 <sup>‡</sup> TMS27PC040-150 <sup>‡</sup> TMS27PC040-150 <sup>‡</sup>	80 80 100 100 120 120 150	5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	263 275 263 275 263 275 263 275	0.55	32	FM	CMOS	7-139
	256K × 16	TMS27PC240-8 <sup>‡</sup> TMS27PC240-80 <sup>‡</sup> TMS27PC240-100 <sup>‡</sup> TMS27PC240-10 <sup>‡</sup> TMS27PC240-120 <sup>‡</sup> TMS27PC240-12 <sup>‡</sup> TMS27PC240-150 <sup>‡</sup> TMS27PC240-150 <sup>‡</sup>	80 80 100 100 120 120 150	5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5% 5 ± 10%	263 275 263 275 263 275 263 275	0.55	44	FN	CMOS	7-149

<sup>†</sup> FM Plastic Leaded Chip Carrier

FN Plastic Leaded Chip Carrier ‡ Advance Information for product under development by TI

#### Application Specific Memories (ASM)

Density	Organization	Device	Max Access	Power Supply		Power ipation	Pins	Package†	Comments	Page
Density	(Words × Bits)	Number	Time (ns)		Active (mW)	Standby (mW)	Filis	Fackage	Comments	rage
16K	2K × 8	TMS29F816 <sup>‡</sup>	TBD	5 ± 10%	TBD	TBD	18	FM	SCOPE Diary Storage Device	8-1
1024K	256K × 4	TMS44C250-1 TMS44C250-10 TMS44C250-12	100 100 120	5 ± 5% 5 ± 10% 5 ± 10%	578 605 523	184 193 193	28, 28	DZ, SD	CMOS Multiport Video RAM	8-3
		SMJ44C250-10 <sup>‡</sup> SMJ44C250-1 <sup>‡</sup> SMJ44C250-12 <sup>‡</sup> SMJ44C250-2 <sup>‡</sup>	100 100 120 120	5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5%	635 635 550 550	90 90 83 83	28, 28	HJ, JD	Military CMOS Multiport Video RAM	9-117
		TMS44C251-1 TMS44C251-10 TMS44C251-12	100 100 120	5 ± 5% 5 ± 10% 5 ± 10%	578 605 523	184 193 193	28, 28	DZ, SD	CMOS Multiport Video RAM	8-31
		SMJ44C251-10 <sup>‡</sup> SMJ44C251-1 <sup>‡</sup> SMJ44C251-12 <sup>‡</sup> SMJ44C251-2 <sup>‡</sup>	100 100 120 120	5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5%	TBD	TBD	28, 28	HJ, JD	Military CMOS Multiport Video RAM	9-147
		SMJ44C251A-10 <sup>‡</sup> SMJ44C251A-1 <sup>‡</sup> SMJ44C251A-12 <sup>‡</sup> SMJ44C251A-2 <sup>‡</sup>	100 100 120 120	5 ± 10% 5 ± 5% 5 ± 10% 5 ± 5%	635 635 550 550	90 90 83 83	28, 28	HJ, JD	Military CMOS Multiport Video RAM	9-149
		TMS44C260-60 TMS44C260-70 TMS44C260-80 TMS44C260-10	60 70 80 100	5 ± 10%	523 440 413 358	11	24/26	DJ	CMOS Parity and Enhanced Page Mode	8-73
		TMS4C1050-30 TMS4C1050-40 TMS4C1050-60	25 30 50	5 ± 10%	275 248 193	55	16, 20/26, 20	N, DJ, SD	CMOS Field Memory	8-125
		TMS4C1060-30 TMS4C1060-40 TMS4C1060-60	25 30 50	5 ± 10%	275 248 193	55	16, 20/26, 20	N, DJ, SD	CMOS Field Memory	8-125
		TMS4C1070-30 <sup>‡</sup> TMS4C1070-40 <sup>‡</sup> TMS4C1070-60 <sup>‡</sup>	25 30 50	5 ± 10%	275 248 193	- 55	18, 20/26, 20	N, DJ, SD	CMOS Field Memory	8-141
	128K × 8	TMS48C121-80 <sup>‡</sup> TMS48C121-10 <sup>‡</sup> TMS48C121-12 <sup>‡</sup>	80 100 120	5 ± 10%	660 523 468	193 193 165	40	DZ	CMOS Mulitport Video RAM	8-91
4096K	1024K × 4	TMS44460-60 <sup>‡</sup> TMS44460-70 <sup>‡</sup> TMS44460-80 <sup>‡</sup> TMS44460-10 <sup>‡</sup>	60 70 80 100	5 ± 10%	523 468 413 358	11	24/26	DJ	CMOS Parity and Enhanced Page Mode	8-155

<sup>†</sup> N Plastic Dual In-Line (DIP)



DJ Plastic Small-Outline J-Lead (SOJ)
DZ Plastic Small-Outline J-Lead (SOJ)

FM Plastic Leaded Chip Carrier
HJ Ceramic Small-Outline J-Lead (Military) (SOJ)

JD Ceramic Side-Brazed Dual In-Line Package (Military) (DIP) SD Plastic Zig-Zag In-Line Package (ZIP)

<sup>‡</sup> Advance Information for product under development by TI

General Information	1
Selection Guide	2
Alternate Source Directory	8
Glossary/Timing Conventions/Data Sheet Structure	4
Dynamic RAMs	5 5
Dynamic RAM Modules	6
EPROMs/OTPs/Flash EEPROMs	7.
Application Specific Memories	8
Military Products	9
Datapath VLSI Products	10
Logic Symbols	11
Quality and Reliability	. 12
Electrostatic Discharge Guidelines	13
Mechanical Data	14

ì	General Information
2	Selection Guide
3	Alternate Source Directory
4	Glossary/Timing Conventions/Data Sheet Structure
5	Dynamic RAMs
6	Dynamic RAM Modules
. 7	EPROMs/OTPs/Flash EEPROMs
8	Application Specific Memories
9	Military Products
10	Datapath VLSI Products
11	Logic Symbols
12	Quality and Reliability
13.	Electrostatic Discharge Guidelines
14	Mechanical Data

#### DRAM

ORGANIZATION	VENDOR		
	Ti	ALTERNATE SOURCES	PART NUMBER
256K × 4	TI		TMS44C256
Enhanced Page Mode	1	AT&T	M441024
		Fujitsu	MB81C4256
		Hitachi	HM514256/8
		Hyundai	HY51C4256
		Micron	MT4C4256/MT4C4258
		Mitsubishi	M5M44C256
		Motorola	MCM514256A
	1	NEC	μPD424256
	1	NMB	AAA1M104
	1	OKI	MSM414256/MSM514256
	1	Panasonic	MN41C4256
	1	Samsung	KM44C256
	1	Sharp	LH64256/270
		Siemens	HYB514256
		Toshiba	TC514256
256K × 4	TI		SMJ44C256
Military		Micron	MT4C4256
Enhanced Page Mode			
1 Meg × 1	TI		TMS4C1024
Enhanced Page Mode		Fujitsu	MB81C1000
	1	Goldstar	GM71C1000
	l i	Hitachi	HM511000
		Hyundai	HY51C1000
		Micron	MT4C1024/5/6
		Mitsubishi	M5M4C1000
	1 1	Mosaic	MDM11000
		NEC	μPD421000
	1	OKI	MSM41000
	1	Panasonic	MN41C1000
	]	Toshiba	TC511000
		Vitelic	V56C100
1 Meg × 1	TI		SMJ4C1024
Military		Micron	MT4C1024
Enhanced Page Mode			

# DRAM (Continued)

	1	VENDOR	
ORGANIZATION	TI	ALTERNATE SOURCES	PART NUMBER
1 Meg × 1	Ti		TMS4C1025
Nibble Mode	1	Dense-Pac	DPD1MM1K
		Hitachi	HM511001
	1	Hyundai	HY51C1001
		Micron	MT4C1025
	}	Mitsubishi	M5M4C1001
		Motorola	MCM511001
	1	NEC	μDP421001
	1	NMB	AAA1M200
		ОКІ	MSM41001
		Samsung	KM41C1001
		Toshiba	TC511001
1 Meg × 1	Ti		TMS4C1027
Static Column	1	Fujitsu	MB81C1002
Decode Mode		Hitachi	HM511002
		Micron	MT4C1026
		Mitsubishi	M5M4C1002
		Motorola	MCM511002
		NEC	μPD421002
	İ	NMB	AAA1M100
	1	окі	MSM41002
		Samsung	KM41C1002
		Siemens	HYB511002
	]	Toshiba	TC511002
1 Meg × 4	TI		TMS44400
Enhanced Page Mode	TI		TMS44410 (write-per-bit)
	1	Fujitsu	MB814400
	}	Hitachi	HM514400
		Micron	MT4C4001/003
	1	Mitsubishi	M5M44400
		Mosaic	MDM41000
	1	Motorola	MCMS14400
•	[	NEC	μPD424400
,		NMB	AAA4M104
		окі	MSM514400
		Panasonic	MN41C41000
		Samsung	KM44C1000
		Siemens	HYB514400
		Toshiba	TC514400

<sup>†</sup> Product under development by TI

# DRAM (Concluded)

ORCANIZATION	VENDOR		DADTAUMBED
ORGANIZATION	TI	ALTERNATE SOURCES	PART NUMBER
1 Meg × 4	TI		SMJ44400†
Military Enhanced Page Mode		Micron	MT4001
4 Meg x 1	TI		TMS44100
Enhanced Page Mode		Dense-Pac	DPD4MM1K
		Fujitsu	MB814100
		Hitachi	HM514100
		Micron	MT4C1004/5/6
	İ	Mitsuibishi	M5M44100
	1	Mosaic	MDM14000
		Motorola	MCM514100
	·	NEC	mPD424100
		, NMB	AAA4M100
	}	ОКІ	MSM514100
		Panasonic	MN41C4000
		Samsung	KM41C4000/44C1000
		Siemens	HYB514100
		Toshiba	TC514100
4 Meg × 1	- TI		SMJ44100 <sup>†</sup> .
Military	ļ	Micron	MT4C1004
Enhanced Page Mode	}	10	
4 Meg × 1	TI		TMS44101
Nibble Mode		Mitsubishi	M5M44101
		NEC	μPD424101
		ОКІ	MSM5144101
4 Meg × 4	TI		TMS416400 <sup>†</sup>
Enhanced Page Mode	1	Hitachi	. HM511640
16 Meg x 1	TI		TMS416100 <sup>†</sup>
Enhanced Page Mode		Hitachi	HM511610

<sup>†</sup> Product under development by TI

### **DRAM Modules**

		VENDOR	
ORGANIZATION	ΤI	ALTERNATE SOURCES	PART NUMBER
256K × 9	TI		TM256GU9
		Fujitsu	MB85240
	ĺ	Hitachi	HB561003/HB561409
		Micron	MT9259/MT8C9259
		OKI	MSC2304YS9
1 Meg × 8	TI		· TM024GAD8
- -	j l	Dense-Pac	DPD1MX8
		Fujitsu	MB85230/MB855231
		Fujitsu	MB85250
	]	Hitachi	HB56A181/HB56C18
T.		Micron	MT8C8024/25/26
	] , [	Mitsubishi	MH1M08A
	[	Motorola	MCM81000
		NEC	MC-421000A8
		окі	MSC2313A
		Samsung	KMM581000
		Toshiba	THM81000
1 Meg × 8	TI		TM124GU8A
' mog x o	! "	Dense-Pac	DPD1MX8
		Fujitsu	MB85230/MB855231
		Fujitsu	MB85250
	]	Hitachi	HB56A181/HB56C18
		Micron	MT8C8024/25/26
		Mitsubishi	MH1M08A
	ł	Motorola	MCM81000
		NEC	MC-421000A8
	]	OKI	MSC2313A
		Samsung	KMM581000
		Toshiba	THM81000
1.110	TI	Toomba	
1 Meg × 9	''	. Dansa Bas	TM024EAD9
		Dense-Pac	DPD1MX9
		Fujitsu	MB85235/MB85237
		Fujitsu	MB85265
		Hitachi	HB56A19/HB56C19
		Micron	MT8C9024/25/26
		Mitsubishi	MH1M09A
		Motorola	MCM9L1000
		Samsung	KMM591000
		Siemens	HYM910005
	ł	Toshiba	THM91000

# **DRAM Modules (Continued)**

00041174710::	VENDOR		PART NUMBER	
ORGANIZATION	TI	ALTERNATE SOURCES	PARTNUMBER	
1 Meg × 9	. TI		TM124EAD9B	
	1	Dense-Pac	DPD1MX8	
		Fujitsu	MB85230/MB855231	
		Fujitsu	MB85250	
		Hitachi	HB56A181/HB56C18	
		Micron	MT8C8024/25/26	
	1	Mitsubishi	MH1M08A	
	1	Motorola	MCM81000	
	ļ i	NEC	MC-421000A9	
	1	OKI	MSC2312	
	1.	Samsung	KMM581000	
	1	Toshiba	THM81000	
	<del> </del>	10311104		
1 Meg x 9	TI		TM124EAD9C	
		Dense-Pac	DPD1MX9	
		Fujitsu	MB85235/MB85237	
		Fujitsu	MB85265	
	1	Hitachi	HB56A19/HB56C19	
	1	Micron	MT8C9024/25/26	
		Mitsubishi	MH1M09A	
	1	Motorola	MCM9L1000	
	1	NEC	MC-421000A9	
	1	окі	MSC2312	
	1	Samsung	KMM591000	
		Siemens	HYM910005	
	]	Toshiba	THM91000	
4 Meg × 8	TI		TM4100GBD8	
	\ \ \	Dense-Pac	DPD4MX8	
		Hitachi	HB56A48A	
4 Meg × 9	TI		TM4100EBD9	
·	i	Dense-Pac	DPD4MX9	
		Hitachi	HB56A49A	
		NEC	MC-424100A9	
	1	OKI	MSC2340	
		Siemens	HYM940005	
256K × 36	TI		TM256KBK36B	
250K × 50	Ti I	·	TM256KBK36C	
	''	Hitachi	HB56D25636	
		Micron	MT8C36256	
		NEC	MC-424256A36	
		OKI	MSC2320A	
		Samsung	KMM36256	
		Toshiba	THM3625600A	
		Vitelic	VM55C104K36	



# **Alternate Source Directory**

# **DRAM Modules (Concluded)**

ORGANIZATION		VENDOR	DARTHUMBER
	TI	ALTERNATE SOURCES	PART NUMBER
512K × 36	TI		TM512LBK36B
	TI .		TM512LBK36C
		Hitachi	HB56D51236
		Micron	MT8C36512
		NEC	MC-424512A36
		ÓKI	MSC2321A
		Samsung	KMM36512
		Toshiba	THM365120AS
		Vitelic	VM55C1042K36
1 Meg × 36	τı		TM124MBK36A
	TI		TM124MBK36B
		Hitachi	HB56D136B
		NEC .	MC-421000A36

# EPROMs/OTPs/Flash EEPROMs

0001117171011		VENDOR	
ORGANIZATION	TI	ALTERNATE SOURCES	PART NUMBER
16K× 8	TI		TMS27C128
CMOS	, TI		TMS27PC128
		AMD	AM27C128
		Atmel	AT27C128
		Cypress	CY7C251
		Fujitsu	MBM27C128/MBM27128
		GI	27C128
		Intel	27C128
		Hitachi	HN27128A/HN4827128G
		Microchip	27HC256
		Mitsubishi	M5L27128/M5M27C128
	i	National	NMC27CP128
		NEC	mPD27128
		OKI	MSM27128/MSM27C128
		S-MOS	SPM27129C
		SEEQ	27128
	1	Sharp	LH57126/7/8
		Toshiba	TMM27128
		VLSI	VT27C128
	ĺ	· VTI	VT27C128
		Waferscale	WS57C128F/WS57C251
16K× 8	TI		SMJ27C128
Military		AMD	AM27128
CMOS		Intel	MD27128A
		Microchip	27C128
		SEEQ	27128

# EPROMs/OTPs/Flash EEPROMs (Continued)

		VENDOR	
ORGANIZATION	TI	ALTERNATE SOURCES	PART NUMBER
32K × 8	TI		TMS27C256
CMOS	TI		TMS27PC256
		AMD	Am27C256/Am27256
ļ		Atmel	AT27C256/AT27256
]	1	Catalyst	CAT27HC256
		Cypress	CY7C271/4/7/9
1		Fujitsu	MBM27C256/MBM27256
		Hitachi	HN27C256/HN27256
	]	GI	27C256/27256
		Intel	27256/27C256
		Microchip	27C256
		Mitsubishi	M5M27C256/M5L27256
		Motorola	MCM67256/9
		National	NMC27C256
		NEC	mPD27256
}		OKI	MSM27C256/MSM27256
		Panatech	RD27C256
1		S-MOS	SPM27C256
		SEEQ	27C256
		SGS	M27256A
		Sharp	LH57254/5/6
		Signetics	27C256
		Thomson	TS27C256
		Toshiba	TMM27256/TC57256/54256
}		Waferscale	WS57C256F
32K × 8	TI		SMJ27C256
Military		AMD	Am27256
CMOS		Atmel	AT27C256
}		Intel	MD27256/27C256
		Microchip	27C256
ł		SEEQ	DM27256/27C256
		Signetics	27C256 ·
32K × 8	TI		TMS29F256 (5-V EEPROM)
Flash EEPROM	T1 1		TMS29F258 (5-V EEPROM)
	TI		TMS29F259 (5-V EEPROM)
,		AMD	Am28F256
		Intel	28F256 (12-V EPROM)

# EPROMs/OTPs/Flash EEPROMs (Continued)

		VENDOR	
ORGANIZATION	TI	ALTERNATE SOURCES	PART NUMBER
64K× 8	TI		TMS27C512
CMOS	TI		TMS27PC512
	ΤI		TMS27C510 <sup>†</sup>
	TI		TMS27PC510 <sup>†</sup>
		AMD	Am27512/Am27C512
*		Atmel	AT27C512
		Catalyst	CAT27512
		Cypress	CY7C285/6/7/9
		Fujitsu	MBM27C512
		GI	27C512
		Hitachi	HN27512
		Intel	27C512
	l .	Mitsubishi	M5L27512
		National	NMC27C512
		NEC	mPD27C512
		. OKI	MSM27512
		Panatech	TMS27C512
		Toshiba	TMM27512/TC57512/54512
64K× 8	TI		SMJ27C512
Military		AMD	Am27512
CMOS		Atmel	AT27C512
		Intel	MD27512
1		Microchip	27C512
64K × 8	TI		TMS29F512 <sup>†</sup>
Flash EEPROM		AMD	Am28F512
	1	Intel	28F512 (12-V EPROM)
		National	NMC48F512
64K× 16	TI		TMS27C210A
CMOS	TI		TMS27PC210A
		AMD	Am27C1024
		Atmel	AT27C1024
		Catalyst	CAT27C210
		Fujitsu	MBM27C1024
:		Hitachi	HN27C1024
		Intel	27C210
		Microchip	27HC1616
		National	NMC27C1024
		NEC	mPD27C1000
		окі	MSM271024/MSM27C1024
		SGS	M27C1024
		Toshiba	TC571024
		Waferscale	WS27C210

<sup>†</sup> Product under development by TI



# EPROMs/OTPs/Flash EEPROMs (Concluded)

ORGANIZATION		VENDOR	PART NUMBER
ORGANIZATION	TI	ALTERNATE SOURCES	PART NUMBER
64K × 16	TI		- SMJ27C210
Military		Atmel	AT27C1024
CMOS			
128K × 8	TI		TMS27C010A
CMOS	TI		TMS27PC010A
		AMD	Am27C010
	ļ	Atmel	AT27C010
		Catalyst	CAT27010
		Dense-Pac	DPV27C101
		Fujitsu	MBM27C1000/1
		Hitachi	HN27C101/301
		Intel	27C010
		Mosaic	MLM8128
		Mitsubishi	M5M27C100/1/2
		NEC	μPD27C1000
		National	NMC27C010/020
		ОКІ	MCM271000
		SGS	M27C1011
	]	Sharp	LH571000/0001
		Toshiba	TC571000/TC54100
		Waferscale	WS27C010
128K× 8	TI		SMJ27C010
Military		AMD	Am27C010
CMOS		Atmel	AT27C010
128K× 8	TI		TMS29F010 <sup>†</sup>
CMOS		AMD	Am28F010
Flash EEPROM		Catalyst	CAT28F010
		Hitachi	HN29C101
		Intel	28F010 (12-V EPROM)
		SEEQ	28C010
		Signetics	48F010
256K× 8	ΤI	İ	TMS27C020 <sup>†</sup>
CMOS		AMD	Am27C020/2048
		Intel	27C020
		Mitsubishi	M5M27C201/2
· · · · · · · · · · · · · · · · · · ·		National	NMC27020
512K× 8	TI	·	TMS27C040†
CMOS	TI		TMS27PC040 <sup>†</sup>
		AMD	Am27C040
		Intel	27C040
		Mitsubishi	M5M27C402
		National	NMC27040
		Toshiba	TC57400
256K × 16	TI		TMS27C240 <sup>†</sup>
CMOS	TI		TMS27PC240†
	[	AMD	Am27C04096
		Hitachi	HN27C4096

<sup>†</sup> Product under development by TI



# **Application Specific Memories**

ORGANIZATION		VENDOR	
	TI	ALTERNATE SOURCES	PART NUMBER
256K × 4	, TI		TMS44C250
Video RAM	TI		TMS44C251
		Fujitsu	MB81C4251/MB81C4253
		Hitachi	HM534251/2/3
		NEC	μPD42274
		Micron	MT42C4256
		Mitsubishi	M5M442256
		OKI	MSM514251/MSM514252
		Samsung	KM42C4256
		Toshiba	TC524256/TC524257
256K × 4	TI		SMJ44C250 <sup>†</sup>
Military	TI.		SMJ44C251 <sup>†</sup>
Video RAM	TI .		SMJ44C251A <sup>†</sup>
		Micron	MT42C4256 883C
256K × 4	TI		TMS44C260
Parity		Micron	MT4C1664
128K × 8	TI		TMS48C121 <sup>†</sup>
Video RAM		Hitachi	HM538121/2/3
		Micron	MT42C8128
		Mitsubishi	N5N482128
ĺ		NEC	μPD424400
		Toshiba	TC528126A

 $<sup>^{\</sup>dagger}$  Product under development by TI

3-11

General Information	41
Selection Guide	2
Alternate Source Directory	8
Glossary/Timing Conventions/Data Sheet Structure	4
Dynamic RAMs	<b>5</b>
Dynamic RAM Modules	6
EPROMs/OTPs/Flash EEPROMs	7
Application Specific Memories	8
Military Products	9
Datapath VLSI Products	10
Logic Symbols	11
Quality and Reliability	12
Electrostatic Discharge Guidelines	13
Mechanical Data	14

1	General Information
2	Selection Guide
8	Alternate Source Directory
4	Glossary/Timing Conventions/Data Sheet Structure
* 5	Dynamic RAMs
<b>;6</b>	Dynamic RAM Modules
7	EPROMs/OTPs/Flash EEPROMs
8	Application Specific Memories
- 9	Military Products
10	Datapath VLSI Products
11	Logic Symbols
12	Quality and Reliability
13	Electrostatic Discharge Guidelines
14	Mechanical Data

#### **GENERAL CONCEPTS AND TYPES OF MEMORIES**

Address - Any given memory location in which data can be stored or from which it can be retrieved.

Automatic Chip-Select/Power Down - see Chip Enable Input.

Bit – Contraction of Binary digIT; i.e., a 1 or a 0. In electrical terms, the value of a bit may be represented by the presence or absence of charge, voltage, or current.

Byte - A word of 8 bits (see Word).

C of C - Certification of Conformance.

CDIP - Ceramic Dual In-Line Package.

CERPAC - CERamic flat PACk (hermetic).

CMOS – A complementary MOS technology that uses transisitors with electron (N-channel) and hole (P-channel) conduction.

Chip Enable Input – A control input to an integrated circuit that, when active, permits operation of the integrated circuit for input, internal transfer, manipulation, refreshing, and/or output of data and, when inactive, causes the integrated circuit to be in a reduced-power standby mode.

**Chip Select Input** – Chip select inputs are gating inputs that control the input to and output from the memory. They may be of two kinds:

- 1. Synchronous Clocked/latched with the memory clock. Affects the inputs and outputs for the duration of that memory cycle.
- 2. Asynchronous Has direct asynchronous control of inputs and outputs. In the read mode, an asynchronous chip select functions like an output enable.

Column Address Strobe (CAS) – A clock used in dynamic RAMs to control the input of column addresses. It can be active high (CAS) or active low (CAS).

CPAK - Ceramic flatPAcK.

CSOJ - Ceramic Small-Outline J-lead integrated circuit package.

CZIP - Ceramic Zig-zag In-line Package.

**Data** – Any information stored or retrieved from a memory device.

Die - Unpackaged semiconductor.

DIP - Dual In-line Package.

**DESC** – Defense Electronics Supply Center.

**Dynamic (Read/Write) Memory (DRAM)** – A read/write memory in which the cells require the repetitive application of control signals in order to retain the stored data.

#### NOTES:

- 1. The words "read/write" may be omitted from the term when no misunderstanding will result.
- 2. Such repetitive application of the control signals is normally called a refresh operation.
- 3. A dynamic memory may use static addressing or sensing circuits.
- 4. This definition applies whether the control signals are generated inside or outside the integrated circuit.



Electrically Erasable Programmable Read-Only Memory (EEPROM) – A nonvolatile memory that can be field-programmed like an OTP PROM or EPROM but that can be electrically erased by a combination of electrical signals at its inputs.

EPIC - Enhanced Performance Implanted CMOS.

Erasable and Programmable Read-Only Memory (EPROM) – A field-programmable read-only memory that can have the data content of each memory cell altered more than once.

Erase – Typically associated with EPROMs and EEPROMs. The procedure whereby programmed data is removed and the device returns to its unprogrammed state.

ESD - Electrostatic Discharge.

Field Memory (FMEM) — A serial-access memory that performs high-speed, asynchronous read/write operations. (Used mainly for fields of digital TV/VTR that require higher speed operation, lower power consumption, and larger capacity.)

Fit - Originally stood for Failures-In-Time. Currently means a failure rate of one failure in one billion hours.

FRAM - First-in first-out pseudo-static RAM or Field RAM.

Field-Programmable Read-Only Memory - See One-Time Programmable Read-Only Memory.

Fixed Memory – A common term for ROMs, EPROMs, EEPROMs, etc., containing data that is not normally changed. A more precise term for EPROMs and EEPROMs is nonvolatile since their data may be easily changed.

Fully Static RAM – In a fully static RAM, the periphery as well as the memory array is fully static. The periphery is thus always active and ready to respond to input changes without the need of clocks. There is no precharge required for static periphery.

GENERIC DATA - Group A, B, C, & D Quality Conformance Data.

JAN - Joint Army Navy, Specifically, a JM38510 qualified device.

JANB - Class B screened JAN device.

JANS - Class S screened JAN device.

JEDEC - Joint Electronic Device Engineering Council.

JTAG - Joint Testability Action Group.

K – When used in the context of specifying a given number of bits of information,  $1K = 2^{10} = 1024$  bits. Thus,  $64K = 64 \times 1024 = 65536$  bits.

Large-Scale Integration (LSI) – The description of any IC technology that enables condensing more than 100 gates onto a single chip.

LDCC - Ceramic Leaded Chip Carrier.

LCCC - Leadless Ceramic Chip Carrier.

Mask-Programmed Read-Only Memory – A read-only memory in which the data content of each cell is determined during manufacture by the use of a mask, the data content thereafter being unalterable.

Memory - A medium capable of storing information that can be retrieved.

Memory Card - A pocket-size memory storage system.



- **Memory Cell** The smallest subdivision of a memory into which a unit of data has been or can be entered in which it is or can be stored, and from which it can be retrieved.
- **Metal-Oxide Semiconductor (MOS)** The technology involving photolithographic layering of metal and oxide to produce a semiconductor device.
- MIL-M-38510 A military controlling specification pertaining mainly to JAN qualified devices (microcircuits).
- MIL-STD-883 A military controlling specification containing detailed descriptions of the screening processes pertaining to Class B and Class S devices (microcircuits).
- NMOS A type of MOS technology in which the basic conduction mechanism is governed by electrons. (Short for N-channel MOS.)
- Nonvolatile Memory A memory in which the data content is maintained whether the power supply is connected or not.
- OTP One-Time Programmable.
- One-Time Programmable (OTP) Read-Only Memory A read-only memory that, after being manufactured, can have the data content of each memory cell altered once. Also referred to as OTP.
- Output Enable A control input that, when true, permits data to appear at the memory output, and when false, causes the output to assume a high-impedance state. (See also chip select.)
- PDIP Plastic Dual-In-line Package.
- PLCC Plastic Leaded Chip Carrier.
- **PMOS** A type of MOS technology in which the basic conduction mechanism is governed by holes. (Short for P-channel MOS.)
- Parallel Access A feature of a memory by which all the bits of a byte or word are entered simultaneously at several inputs or retrieved simultaneously from several outputs.
- **Power Down** A mode of a memory during which the device is operating in a low-power or standby mode. Normally read or write operations of the memory are not possible under this condition.
- **Program** Typically associated with EPROM and OTP memories, the procedure whereby logical 0s (or 1s) are stored into various desired locations in a previously erased device.
- **Program Enable** An input signal that, when true, puts a programmable memory device into the program mode.
- Programmable Read-Only Memory (PROM) See One-Time Programmable (OTP) Read-Only Memory.
- **Printed Wiring Board (PWB)** A substrate of epoxy glass, clad material, or other material upon which a pattern of conductive traces is formed to interconnect the components that will be mounted upon it.
- **Read** A memory operation whereby data is output from a desired address location.
- **Read-Only Memory (ROM)** A memory in which the contents are not intended to be altered during normal operation. NOTE: Unless otherwise qualified, the term "read-only memory" implies that the contents are determined by its structure and are unalterable.
- Read/Write Memory A memory in which each cell may be selected by applying appropriate electrical input signals and the stored data may be either (a) sensed at appropriate output terminals, or (b) changed in response to other similar electrical input signals.
- Row Address Strobe (RAS) A clock used in dynamic RAMs to control the input of the row addresses. It can be active high (RAS) or active low (RAS).



SCD - Source Control Drawings.

Scaled-MOS (SMOS) – MOS technology under which the device is scaled down in size in three dimensions and in operating voltages allowing improved performance.

Semi-Static (Quasi-Static, Pseudo-Static) RAM — In a semi-static RAM, the periphery is clock-activated (i.e., dynamic). Thus the periphery is inactive until clocked, and only one memory cycle is permitted per clock. The peripheral circuitry must be allowed to reset after each active memory cycle for a minimum precharge time. No refresh is required.

Serial Access – A feature of a memory by which all the bits are entered sequentially at a single input or retrieved sequentially from a single output.

SIP - Single In-line Package.

Small Outline Integrated Circuit (SOIC) — A package in which an integrated circuit chip can be mounted to form a surface-mounted component. It is made of a plastic material that can withstand high temperatures and has leads formed in a gull-wing shape along its two longer sides for connection to a PWB footprint.

SMD - Standard Military Drawing.

SOLCC - Small Outline Leadless ceramic Chip Carrier.

SOJ - Small Outline J-lead package.

Static RAM (SRAM) – A read/write random-access device within which information is stored as latched voltage levels. The memory cell is a static latch that retains data as long as power is applied to the memory array. No refresh is required. The type of periphery circuitry sub-categorizes static RAMs.

ThinSOJ - Thin Small-Outline J-lead package.

ThinSOP - Thin Small-Outline package.

Very-Large-Scale Integration (VLSI) – The description of an IC technology that is much more complex than large-scale integration (LSI) and involves a much higher equivalent gate count. At this time an exact definition including a minimum gate count has not been standardized by JEDEC or the IEEE.

Video RAM (VRAM) - A dual-port dynamic random-access memory with a on-chip serial data register.

Volatile Memory - A memory in which the data content is lost when the power supply is disconnected.

Word – A series of one or more bits that occupy a given address location and then can be stored and retrieved in parallel.

Write - A memory operation whereby data is written into a desired address location.

Write Enable – A control signal that when true causes the memory to assume the write mode, and when false causes it to assume the read mode.

ZIP - Zig-zag In-line Package.



#### OPERATING CONDITIONS AND CHARACTERISTICS (INCLUDING LETTER SYMBOLS)

#### Capacitance

The inherent capacitance on every pin, which can vary with various inputs and outputs.

Example symbology:

Ci

Input capacitance

 $C_0$ 

Output capacitance

C<sub>i(D)</sub>

Input capacitance, data input

#### Current

#### High-level input current, IIH

The current into an input when a high-level voltage is applied to that input.

#### High-level output current, IOH

The current into\* an output with input conditions applied that according to the product specification will establish a high level at the output.

#### Low-level input current, IIL

The current into an input when a low-level voltage is applied to that input.

#### Low-level output current, IOL

The current into\* an output with input conditions applied that according to the product specification will establish a low level at the output.

#### Off-state (high-impedance state) output current (of a three-state output,) loz

The current into\* an output having three-state capability with input conditions applied that according to the product specification will establish the high-impedance state at the output.

#### Short-circuit output current, IOS

The current into\* an output when the output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

#### Supply current, IBB, ICC, IDD, IPP

The current into, respectively, the V<sub>BB</sub>, V<sub>CC</sub>, V<sub>DD</sub>, V<sub>PP</sub> supply terminals.

#### **Operating Free-Air Temperature**

The temperature  $(T_A)$  range over which the device will operate and meet the specified electrical characteristics.

#### Voltage

#### High-level input voltage, VIH

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.



<sup>\*</sup>Current out of a terminal is given as a negative value.

#### High-level output voltage, VOH

The voltage at an output terminal with input conditions applied that according to the product specification will establish a high level at the output.

#### Low-level input voltage, VII

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A maximum is specified that is the most positive value of low-level input voltage for which operation of the logic elment within specification limits is guaranteed.

#### Low-level output voltage, VOL

The voltage at an output terminal with input conditions applied that according to the product specification will establish a low level at the output.

#### Supply voltages, VBB, VCC, VDD, VPP

The voltages supplied to the corresponding voltage pins that are required for the device to function. From one to four of these supplies may be necessary, along with ground  $V_{SS}$ .

#### Time Intervals

New or revised data sheets in this book use letter symbols in accordance with standards recently adopted by JEDEC, the IEEE, and the IEC. Two basic forms are used. The first form is usually used in this book when intervals can easily be classified as access, cycle, disable, enable, hold, refresh, setup, transistion, or valid times and for pulse durations. The second form can be used generally but in this book primarily for time intervals not easily classifiable. The second (unclassified) form will be described first. Since some manufacturers use this form for all time intervals, symbols in the un-classified form are given with the examples for most of the classified time intervals.

#### Unclassified time intervals

Generalized letter symbols can be used to identify almost any time interval without classifying it using traditional or contrived definitions. Symbols for unclassified time intervals identify two signal events listed in from-to sequence using the format:

#### t<sub>AB-CD</sub>

Subscripts A and C indicate the names of the signals for which changes of state or level or establishment of state or level constitute signal events assumed to occur first and last, respectively, that is, at the beginning and end of the time interval. Every effort is made to keep the A and C subscript length down to one letter, if possible (e.g., R for  $\overline{\text{RAS}}$  and C for  $\overline{\text{CAS}}$ ).

Subscripts B and D indicate the direction of the transitions and/or the final states or levels of the signals represented by A and C, respectively. One or two of the following is used:

- H = high or transition to high
- L = low or transition to low
- V = a valid steady-state level
- X = unknown, changing, or "don't care" level
- Z = high-impedance (off) state

The hyphen between the B and C subscripts is omitted when no confusion is likely to occur.

For examples of symbols of this type, see TMS44C256 (e.g., t<sub>RICI</sub>).



#### Classified time intervals (general comments, specific times follow)

Because of the information contained in the definitions, frequently the identification of one or both of the two signal events that begin and end the intervals can be significantly shortened compared to the unclassified forms. For example, it is not necessary to indicate in the symbol that an access time ends with valid data at the output. However, if both signals are named (e.g., in a hold time), the from-to sequence is maintained.

#### Access time

The time interval between the application of a specific input pulse and the availability of valid signals at an output.

#### Example symbology:

Classifed	Unclassified	Description
t <sub>a(A)</sub> t <sub>a(S)</sub> , t <sub>a(CS)</sub>	t <sub>AVQV</sub> t <sub>SLQV</sub>	Access time from address Access time from chip select (low)

#### Cycle time

The time interval between the start and end of a cycle.

NOTE: The cycle time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval that must be allowed for the digital circuit to perform a specified function (e.g., read, write, etc.) correctly.

#### Example symbology:

Classifed	Unclassified	Description	
t <sub>c(R)</sub> , t <sub>c(rd)</sub>	t <sub>AVAV(R)</sub>	Read cycle time	
town	tavavoo	Write cycle time	

NOTE: R is usually used as the abbreviation for "read"; however, in the case of dynamic memories, "rd" is used to permit R to stand for RAS.

#### Disable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from either of the defined active levels (high or low) to a high-impedance (off) state.

#### Example symbology:

Classifed	Unclassified	Description
t <sub>dis(S)</sub>	tsHQZ	Output disable time after chip select (high)
t <sub>dis</sub> (W)	twLQZ	Output disable time after write enable (low)

These symbols supersede the older forms tpvz or tpxz.

#### Enable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from a high-impedance (off) state to either of the defined active levels (high or low).

NOTE: For memories these intervals are often classified as access times.

Example symbology:

Classifed Unclassified Description
ten(SL) tslQv Output enable time after chip select low

These symbols supersede the older from tpzv.



#### Hold time

The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

- NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
  - 2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.

#### Example symbology:

Classifed	Unclassified	Description
t <sub>h(D)</sub>	tWHDX	Data hold time (after write high)
th(RHrd)	tRHWH	Read (write enable high) hold time after RAS high
<sup>t</sup> h(CHrd)	t <sub>CHWH</sub>	Read (write enable high) hold time after CAS high
th(CLCA)	tCL-CAX	Column address hold time after CAS low
<sup>t</sup> h(RLCA)	t <sub>RL-CAX</sub>	Column address hold time after RAS low
t <sub>h(RA)</sub>	t <sub>RL-RAX</sub>	Row address hold time (after RAS low)

These last three symbols supersede the older forms:

IEW FORM	OLD FORM
<sup>t</sup> h(CLCA)	t <sub>h(AC)</sub>
<sup>t</sup> h(RLCA)	<sup>t</sup> h(ARL)
<sup>t</sup> h(RA)	<sup>t</sup> h(AR)

NOTE: The from-to sequence in the order of subscripts in the unclassified form is maintained in the classified form. In the case of hold times, this causes the order to seem reversed from what would be suggested by the terms.

#### Pulse duration (width)

The time interval between the specified reference points on the leading and trailing edges of the pulse waveform.

#### Example symbology:

Classifed	Unclassified	Description
t <sub>w(W)</sub>	twlwH	Write pulse duration
t <sub>w(RL)</sub>	t <sub>RLRH</sub>	Pulse duration, RAS low

#### Refresh time interval

The time interval between the beginnings of successive signals that are intended to restore the level in a dynamic memory cell to its original level.

NOTE: The refresh time interval is the actual time interval between two refresh operations and is determined by the system in which the digital circuit operates. A maximum value is specified that is the longest interval for which correct operation of the digital circuit is guaranteed.

#### Example symbology:

Classifed	Unclassified	Description
t <sub>rf</sub>		Refresh time interval



#### Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

- NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
  - 2. The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

#### Example symbology:

Classifed	Unclassified	Description
t <sub>su(D)</sub>	t <sub>DVWH</sub>	Data setup time (before write high)
t <sub>su(CA)</sub>	t <sub>CAV-CL</sub>	Column address setup time (before CAS low)
t <sub>su(RA)</sub>	<sup>t</sup> RAV-RL	Row address setup time (before RAS low)

#### Transition times (also called rise and fall times)

The time interval between two reference points (10% and 90% unless otherwise specified) on the same waveform that is changing from the defined low level to the defined high level (rise time) or from the defined high level to the defined low level (fall time).

#### Example symbology:

Classifed	Unclassified	Description
tt		Transition time (general)
t <sub>t(CH)</sub>	t <sub>CHCH</sub>	Low-to-high transition time of CAS
t <sub>r</sub> (C)	tchch	CAS rise time
t <sub>f</sub> (C)	t <sub>CLCL</sub>	CAS fall time

### Valid time

(a) General

The time interval during which a signal is (or should be) valid.

(b) Output data-valid time

The time interval in which output data continues to be valid following a change of input conditions that could cause the output data to change at the end of the interval.

#### Example symbology:

Classified	Unclassified	Description
t <sub>V(A)</sub>	t <sub>AXQX</sub>	Output data valid time after change of address
This supersedes the older form t <sub>PVX</sub> .		

	TIMING DIAGRAMS CONVENTIONS		
	· Meaning		
Timing Diagram Symbol	Input Forcing Functions	Output Response Functions	
	Must be steady high or low	Will be steady high or low	
	High-to-low changes permitted	Will be changing from high to low sometime during designated intervals	
	Low-to-high changes permitted	Will be changing from low to high sometime during designated intervals	
	Don't care	State unknown or changing	
$\longrightarrow$	(Does not apply)	Centerline represents high-impedance (off) state.	

#### **BASIC DATA SHEET STRUCTURE**

The front page of the data sheet begins with a list of key features such as organization, interface, compatibility, operation (static or dynamic), access and cycle times, technology (N- or P-channel, silicon or metal oxide gate), and power. In addition, the top view of the device is shown with the pinout provided. Next a general description of the device, system interface considerations, and elaboration on other device characteristics are presented. The next section is an explanation of the device's operation which includes the function of each pin (i.e., the relationship between each input (output) and a given type of memory). The functions basically involve starting, achieving, and ending a given type of memory cycle (e.g., programming or erasing EPROMs, or reading a memory location).

Augmenting the descriptive text there appears a logic symbol prepared in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12 and explained in Section 11 of this book. Following the symbol is usually a functional block diagram, a flowchart of the basic internal structure of the device showing the signal paths for data, addresses, and control signals, as well as the internal architecture. Usually the next few pages contain the absolute maximum ratings (e.g., voltage supplies, input voltage, and temperature) applicable over the operating free-air temperature range. If the device is used outside of these values, it may be permanently destroyed or at least it would not function as intended. Next, typically, are the recommended operating conditions, (e.g., supply voltages, input voltages, and operating temperature). The memory device is guaranteed to work reliably and to meet all data sheet parameters when operated in accord with the recommended operating conditions and within the specified timing. If the device is operated outside of these limits (minimum/maximum), it is no longer guaranteed to meet the data sheet parameters. Operation beyond the absolute maximum ratings can result in catastrophic failures.

The next section provides a table of electrical characteristics over full ranges of recommended operating conditions (e.g., input and output currents, output voltages, etc.). These are presented as minimum, typical, and maximum values. Typical values are representative of operation at an ambient temperature of  $T_A = 25^{\circ}$  C with all power supply voltages at nominal value. Next, input and output capacitances are presented. Each pin has a capacitance (whether an input, an output, or control pin). Minimum capacitances are not given, as the typical and maximum values are the most crucial.



The next few tables involve the device timing characteristics. The parameters are presented as minimum, typical (or nominal), and maximum. The timing requirements over recommended ranges of supply voltage and operating free-air temperature indicate the device control requirements such as hold times, setup times, and transition times. These values are referenced to the relative positioning of signals on the timing diagrams, which follow. The switching characteristics over recommended supply voltage range are device performance characteristics inherent to device operation once the inputs are applied. These parameters are guaranteed for the test conditions given. The interrelationship of the timing requirements to the switching characteristics is illustrated in timing diagrams for each type of memory cycle (e.g., read, write, program.)

At the end of a data sheet additional applications information may be provided such as how to use the device, graphs of electrical characteristics, or other data on electrical characteristics.

General Information
Selection Guide 2
Alternate Source Directory 3
Glossary/Timing Conventions/Data Sheet Structure 4
Dynamic RAMs 5
Dynamic RAM Modules 6
EPROMs/OTPs/Flash EEPROMs
Application Specific Memories 8
Military Products 9
Datapath VLSI Products
Logic Symbols 11
Quality and Reliability 12
Electrostatic Discharge Guidelines
Mechanical Data

.

1	General Information
2	Selection Guide
3	Alternate Source Directory
4	Glossary/Timing Conventions/Data Sheet Structure
. 5	Dynamic RAMs
6. 43.	Dynamic RAM Modules
√ <b>7</b> (1)	EPROMs/OTPs/Flash EEPROMs
8	Application Specific Memories
9	Military Products
10	Datapath VLSI Products
11	Logic Symbols
12	Quality and Reliability
13	Electrostatic Discharge Guidelines
14	Mechanical Data

BA.

٠,

# TMS44C256 262 144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY


SMGS256C — JUNE 1986 — REVISED NOVEMBER 1990

This data sheet is applicable to all TMS44C256s symbolized with Revision "D" and subsequent revisions as described on page 5-21.


- 262 144 × 4 Organization
- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR
	ta(R)	ta(C)	ta(CA)	WRITE
	(tRAC)	(tCAC)	(tCAA)	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
TMS44C256-60	60 ns	15 ns	30 ns	110 ns
TMS44C256-70	70 ns	18 ns	35 ns	130 ns
TMS44C256-80	80 ns	20 ns	40 ns	150 ns
TMS44C256-10	100 ns	25 ns	45 ns	180 ns
TMS44C256-12	120 ns	30 ns	55 ns	220 ns

- Enhanced Page Mode Operation with CAS-Before-RAS Refresh
- Long Refresh Period . . .
   512-Cycle Refresh in 8 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC<sup>™</sup> CMOS Process
- All Inputs and Clocks Are TTL Compatible
- High-Reliability Plastic 20-Pin 300-Mil-Wide DIP, 20/26 J-Lead Surface Mount (SOJ) ('44C256-60 and '44C256-70 Available in SOJ Only), 20/26 J-Lead Thin Surface Mount (ThinSOJ), or 20-Pin Zig-Zag In-Line (ZIP) Packages
- Operation of TI's Megabit CMOS DRAMs
   Can Be Controlled by TI's SN74ALS6301
   and SN74ALS6302 Dynamic RAM
   Controllers
- Operating Free-Air Temperature ... 0°C to 70°C



#### DJ and DN Packages† (Top View)



<sup>†</sup>The packages shown here are for pinout reference only. The DJ package is actually 75% of the length of the N package.

PIN NOMENCLATURE							
A0-A8	Address Inputs						
CAS	Column-Address Strobe						
DQ1-DQ4	Data In/Data Out						
<del>G</del>	Data-Output Enable						
RAS	Row-Address Strobe						
TF	Test Function						
$\overline{W}$	Write Enable						
V <sub>CC</sub>	5-V Supply						
Vss	Ground						

#### description

The TMS44C256 series are high-speed, 1 048 576-bit dynamic random access memories, organized as 262 144 words of four bits each. They employ state-of-the-art EPIC<sup>™</sup> (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at low cost.

EPIC is a trademark of Texas Instruments Incorporated



Copyright © 1990, Texas Instruments Incorporated

# TMS44C256 262 144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SMGS256C — JUNE 1986 — REVISED NOVEMBER 1990

#### description (continued)

These devices feature maximum  $\overline{RAS}$  access times of 60 ns, 70 ns, 80 ns, 100 ns, and 120 ns. Maximum power dissipation is as low as 305 mW operating and 11 mW standby on 120 ns devices.

The EPIC technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout.  $I_{CC}$  peaks are 140 mA typical, and a - 1-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 54/74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS44C256 is offered in a 20-pin dual-in-line (N suffix) package, a 20-pin zig-zag in-line (SD suffix) package, a 20/26 J-lead plastic surface mount SOJ (DJ suffix), and a 20/26 J-lead thin plastic surface mount SOJ (DN suffix). The TMS44C256-60 and TMS44C256-70 are available in the 20/26 J-lead plastic surface mount SOJ (DJ suffix) only. These packages are guaranteed for operation from 0°C to 70°C.

#### operation

#### enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the CAS page cycle time used. With minimum CAS page cycle time, all 512 columns specified by column addresses A0 through A8 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the TMS44C256 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as "enhanced page mode." Valid column address may be presented immediately after  $t_{h(RA)}$  (row address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{a(C)}$  max (access time from  $\overline{CAS}$  low), if  $t_{a(CA)}$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{a(C)}$  or  $t_{a(CP)}$  (access time from rising edge of  $\overline{CAS}$ ).

#### address (A0 through A8)

Eighteen address bits are required to decode 1 of 262 144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from the standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out will remain in the high-impedance state for the entire cycle, permitting a write operation with  $\overline{G}$  grounded.



#### data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{G}$  must be high to bring the output buffers to high-impedance prior to impressing data on the I/O lines.

#### data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  and  $\overline{G}$  are brought low. In a read cycle the output becomes valid after the access time interval  $t_{a(C)}$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_{a(R)}$  and  $t_{a(CA)}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  and  $\overline{G}$  are low.  $\overline{CAS}$  or  $\overline{G}$  going high returns it to a high-impedance state. This is accomplished by bringing  $\overline{G}$  high prior to applying data, thus satisfying  $t_{d(GHD)}$ .

#### output enable (G)

 $\overline{G}$  controls the impedance of the output buffers. When  $\overline{G}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{G}$  low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both  $\overline{AAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until either  $\overline{G}$  or  $\overline{CAS}$  is brought high.

#### refresh

A refresh operation must be performed at least once every eight milliseconds to retain data. This can be achieved by strobing each of the 512 rows (A0-A8). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding  $\overline{\text{CAS}}$  at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{CAS}}$  at  $V_{\text{IL}}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle.

#### CAS-before-RAS refresh

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  [see parameter  $t_{d(\text{CLRL})R}$ ] and holding it low after  $\overline{\text{RAS}}$  falls [see parameter  $t_{d(\text{RLCH})R}$ ]. For successive  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh option.

#### power-up


To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after power-up to the full  $V_{CC}$  level.

#### test function pin

During normal device operation the TF pin must either be disconnected or biased at a voltage less than or equal to  $V_{CC}$ .




# logic symbol†



 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the N package.

#### functional block diagram



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1)	٧
Voltage range on V <sub>CC</sub> 1 V to 7	V
Short circuit output current	Α
Power dissipation	Ν
Operating free-air temperature range	С
Storage temperature range – 65°C to 150°C	С

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	МОМ	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



## TMS44C256 262 144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SMGS256C — JUNE 1986 — REVISED NOVEMBER 1990

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TMS44C	256-60	TMS44C256-70		UNIT
		TEST CONDITIONS	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4	V
l <sub>l</sub>	Input current (leakage)	V <sub>I</sub> = 0 to 5.8 V, V <sub>CC</sub> = 5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		± 10	μA
10	Output current (leakage)	VO = 0 V to VCC, VCC = 5.5 V, CAS high		± 10		± 10	μА
ICC1	Read/write cycle current	t <sub>C(rdW)</sub> = minimum, V <sub>CC</sub> = 5.5 V		95		80	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, V <sub>1H</sub> = 2.4 V		2		2	mA
lCC3	Average refresh circuit (RAS-only, or CBR)	t <sub>C(rdW)</sub> = minimum, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low, after CAS low (CBR)		90		80	mA
ICC4	Average page current	t <sub>c(P)</sub> = minimum, V <sub>CC</sub> = 5.5 V, RAS low, CAS cycling		70		60	mA

DADAMETED		TEST	TMS44C	256-80	TMS44C256-10		TMS44C256-12		UNIT
	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Voн	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		>
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
lį	Input current (leakage)	V <sub>I</sub> = 0 to 5.8 V, V <sub>CC</sub> = 5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		± 10		± 10	μΑ
lo	Output current (leakage)	$V_O = 0$ to $V_{CC}$ , $V_{CC} = 5.5 \text{ V, CAS high}$		± 10		± 10		± 10	μΑ
lCC1	Read/write cycle current	t <sub>c(rdW)</sub> = minimum, V <sub>CC</sub> = 5.5 V	•	75		65		55	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V		2		2		2	mA
lCC3	Average refresh circuit (RAS-only, or CBR)	t <sub>C(rdW)</sub> = minimum, V <sub>CC</sub> = 5.5 V RAS cycling, CAS high (RAS-only), RAS low, after CAS low (CBR)		70	-	60		50	mA
ICC4	Average page current	$t_{C(P)}$ = minimum, $V_{CC}$ = 5.5 V, RAS low, $\overline{CAS}$ cycling		50		45		35	mA

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\,\text{MHz}$ (see Note 3)

	PARAMETER	MIN TYP MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	5	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input	5	pF
C <sub>i(G)</sub>	Input capacitance, output-enable input	5	pF
СО	Output capacitance	7	pF

NOTE 3:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

	DADAMETER	ALT.	TMS44C256-60		TMS44C	UNIT	
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNII
ta(C)	Access time from CAS low	tCAC		15		18	ns
ta(CA)	Access time from column-address	tCAA		30		35	ns
ta(R)	Access time from RAS low	tRAC		60		70	ns
ta(G)	Access time from G low	tGAC		15		18	ns
ta(CP)	Access time from column precharge	tCAP		35		40	ns
td(CLZ)	CAS low to output in low Z	· tCLZ	0		0		ns
<sup>t</sup> dis(CH)	Output disable time after CAS high (see Note 4)	tOFF	0	15	0	18	ns
<sup>t</sup> dis(G)	Output disable time after G high (see Note 4)	tGOFF	0	15	0	18	ns

	PARAMETER		TMS44C	256-80	TMS44C	256-10	TMS44	C256-12	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(C)	Access time from CAS low	tCAC		20		25		30	ns
ta(CA)	Access time from column-address	<sup>t</sup> CAA		40		45		55	ns
ta(R)	Access time from RAS low	†RAC		80		100		120	ns
ta(G)	Access time from G low	†GAC		20		25		30	ns
ta(CP)	Access time from column precharge	<sup>t</sup> CAP		40		50		60	ns
td(CLZ)	CAS low to output in low Z	tCLZ	0		0	•	0		ns
<sup>t</sup> dis(CH)	Output disable time after CAS high (see Note 4)	tOFF	0	20	0	25	0	30	ns
tdis(G)	Output disable time after G high (see Note 4)	tGOFF	0	20	0	25	0	30	ns

NOTE 4: tdis(CH) and tdis(G) are specified when the output is no longer driven.

# TMS44C256 262 144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SMGS256C — JUNE 1986 — REVISED NOVEMBER 1990

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

	DADAMETER	ALT.	TMS44	1C256-60	TMS44C256-70		UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNII
tc(rd)	Read cycle time (see Note 6)	†RC	110		130		ns
t <sub>c(W)</sub>	Write cycle time	ţWC	110		130		ns
t <sub>c(rdW)</sub>	Read-write/read-modify-write cycle time	tRWC	155		181		ns
t <sub>C</sub> (P)	Page-mode read or write cycle time (see Note 7)	tPC	40		45		ns
t <sub>c(PM)</sub>	Page-mode read-modify-write cycle time	<sup>t</sup> PCM	85		96		ns
tw(CH)	Pulse duration, CAS high	tcp	10		10		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	tCAS	15	10 000	18	10 000	ns
t <sub>w(RH)</sub>	Pulse duration, RAS high (precharge)	t <sub>RP</sub>	40		50		ns
tw(RL)	Non-page-mode pulse duration, RAS low (see Note 9)	tRAS	60	10 000	70	10 000	ns
t <sub>w(RL)P</sub>	Page-mode pulse duration, RAS low (see Note 9)	tRASP	60	100 000	70	100 000	ns
tw(WL)	Write pulse duration	tWP	15		15		ns
t <sub>su(CA)</sub>	Column-address setup time before CAS low	tASC	0		0		ns
t <sub>su(RA)</sub>	Row-address setup time before RAS low	†ASR	0		0		ns
t <sub>su(D)</sub>	Data setup time before W low (see Note 10)	tDS	0		0		ns
t <sub>su(rd)</sub>	Read setup time before CAS low	tRCS	0		0		ns
t <sub>su</sub> (WCL)	W-low setup time before CAS low (see Note 11)	twcs	0		0		ns
t <sub>su</sub> (WCH)	W-low setup time before CAS high	tCWL	15		18		ns
t <sub>su</sub> (WRH)	W-low setup time before RAS high	tRWL	15		18		ns
th(CA)	Column-address hold time after RAS low	†CAH	10		15		ns
<sup>t</sup> h(RA)	Row-address hold time after RAS low	†RAH	10		10		ns
th(RLCA)	Column-address hold time after RAS low (see Note 12)	tAR	50		55		ns

Continued next page.

NOTES: 5. Timing measurements in this table are referenced to  $V_{IL}$  max and  $V_{IH}$  min.

6. All cycle times assume t<sub>1</sub> = 5 ns.
7. To guarantee t<sub>C</sub>(P) min, t<sub>SU</sub>(CA) should be greater than or equal to t<sub>W</sub>(CH).

To guarantee t<sub>C</sub>(P) min, t<sub>SU</sub>(CA) should be greater than or equal to t<sub>W</sub>(CH).

- 8. In a read-modify-write cycle, td(CLWL) and tsu(WCH) must be observed. (Depending on the user's transition times, this may require additional CAS low time [tw(CL)]).
- 9. In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. (Depending on the user's transition times, this may require additional RAS low time [t<sub>W</sub>(RL)]).

  10. Later of CAS or W in write operations.
- 11. Early write operation only.
- 12. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

·	DADAMETED		ALT. TMS44C256-80		TMS4	C256-10	TMS44C256-12		UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
tc(rd)	Read cycle time (see Note 6)	tRC	150		180		220		ns
tc(W)	Write cycle time	twc	150		180		220		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	205		245		295		ns
t <sub>c(P)</sub>	Page-mode read or write cycle time (see Note 7)	tPC	50		55		65		ns
tc(PM)	Page-mode read-modify-write cycle time	<sup>t</sup> PCM	100		120		135		ns
tw(CH)	Pulse duration, CAS high	tCP	10		10		15		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	tCAS	20	10 000	25	10 000	30	10 000	ns
tw(RH)	Pulse duration, RAS high (precharge)	t <sub>RP</sub>	60		70		90		ns
<sup>t</sup> w(RL)	Non-page-mode pulse duration, RAS low (see Note 9)	tRAS	80	10 000	100	10 000	120	10 000	ns
tw(RL)P	Page-mode pulse duration, RAS low (see Note 9)	tRASP	80	100 000	100	100 000	120	100 000	ns
tw(WL)	Write pulse duration	tWP	15		15		20		ns
t <sub>su(CA)</sub>	Column-address setup time before CAS low	tASC	0		0		0		ns
t <sub>su(RA)</sub>	Row-address setup time before RAS low	t <sub>ASR</sub>	0		0		0		ns
t <sub>su(D)</sub>	Data setup time before W low (see Note 10)	tDS	0		0		0		ns
<sup>t</sup> su(rd)	Read setup time before CAS low	tRCS	0		0		0		ns
tsu(WCL)	W-low setup time before CAS low (see Note 11)	twcs	0		0		0		ns
t <sub>su(WCH)</sub>	W-low setup time before CAS high	tCWL	20		25		30		ns
t <sub>su</sub> (WRH)	W-low setup time before RAS high	tRWL	20		25		30		ns
<sup>t</sup> h(CA)	Column-address hold time after RAS low	tCAH	15		20		20		ns
<sup>t</sup> h(RA)	Row-address hold time after RAS low	<sup>t</sup> RAH	12		15		15		ns
th(RLCA)	Column-address hold time after RAS low (see Note 12)	tAR	60		70		80		ns

Continued next page.

NOTES: 5. Timing measurements in this table are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

- 6. All cycle times assume t<sub>1</sub> = 5 ns.
  7. To guarantee t<sub>C</sub>(P) min, t<sub>Su</sub>(CA) should be greater than or equal to t<sub>W</sub>(CH).
  8. In a read-modify-write cycle, t<sub>d</sub>(CLWL) and t<sub>Su</sub>(WCH) must be observed. (Depending on the user's transition times, this may require
- additional CAS low time [t<sub>W</sub>(CL)]).

  9. In a read-modify-write cycle, t<sub>d</sub>(RLWL) and t<sub>su(WRH)</sub> must be observed. (Depending on the user's transition times, this may require additional RAS low time [tw(RL)]).
- 10. Later of CAS or W in write operations.
- 11. Early write operation only.
- 12. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.

# TMS44C256 262 144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SMGS256C — JUNE 1986 — REVISED NOVEMBER 1990

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		ALT.	TMS440	C256-60	TMS44C256-70		
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT
th(D)	Data hold time after CAS low (see Note 10)	t <sub>DH</sub>	10		15		ns
th(RLD)	Data hold time after RAS low (see Note 12)	t <sub>DHR</sub>	50		55		ns
th(WLGL)	G hold time after W low	tGH	15		18		ns
th(CHrd)	Read hold time after CAS high (see Note 13)	t <sub>RCH</sub>	0		0		ns
th(RHrd)	Read hold time after RAS high (see Note 13)	trrh	0	,	0		ns
th(CLW)	Write hold time after CAS low (see Note 11)	twch	15		15		ns
th(RLW)	Write hold time after RAS low (see Note 12)	twcr	50		55		ns
td(RLCH)	Delay time, RAS low to CAS high	t <sub>CSH</sub>	60		70		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		ns
td(CLRH)	Delay time, CAS low to RAS high	trsh	15		18		ns
<sup>t</sup> d(CLWL)	Delay time, CAS low to W low (see Note 14)	tCWD	40		46		ns
td(RLCL)	Delay time, RAS low to CAS low (see Note 15)	tRCD	20	45	20	52	ns
td(RLCA)	Delay time, RAS low to column-address (see Note 15)	tRAD	15	30	15	35	ns
td(CARH)	Delay time, column-address to RAS high	†RAL	30		35		ns
td(CACH)	Delay time, column-address to CAS high	†CAL	30		35		ns
td(RLWL)	Delay time, RAS low to W low (see Note 14)	tRWD	85		98		ns
td(CAWL)	Delay time, column-address to $\overline{W}$ low (see Note 14)	tAWD	55		63		ns
<sup>t</sup> d(GHD)	Delay time, G high before data at DQ	tGDD	15		18		ns
<sup>t</sup> d(GLRH)	Delay time, G low to RAS high	tGSR	10		10		ns
td(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	tCHR	15		15		ns
td(CLRL)R	Delay time, CAS low RAS low (see Note 16)	tCSR	10		10		ns
td(RHCL)R	Delay time, RAS high CAS low (see Note 16)	tRPC	0		0		ns
t <sub>rf</sub>	Refresh time interval	tREF		8		8	ms
t <sub>t</sub>	Transition time	tΤ	3	50	3	50	ns

Continued next page.

NOTES: 5. Timing measurements in this table are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min. 10. Later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  in write operations.

- 11. Early write operation only.

  12. The minimum value is measured when t<sub>d(RLCL)</sub> is set to t<sub>d(RLCL)</sub> min as a reference.

  13. Either t<sub>h(RHrd)</sub> or t<sub>h(CHrd)</sub> must be satisfied for a read cycle.

  14. Read-modify-write operation only.

  15. Maximum value specified only to guarantee access time.

16. CAS-before-RAS refresh only.

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		ALT.	TMS440	256-80	TMS44	C256-10	TMS440	2256-12	
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
th(D)	Data hold time after CAS low (see Note 10)	tDH	15		20		25		ns
th(RLD)	Data hold time after RAS low (see Note 12)	†DHR	60		70		85		ns
th(WLGL)	G hold time after W low	tGH	20		25		30		ns
th(CHrd)	Read hold time after CAS high (see Note 13)	tRCH	0		0	_	0		ns
<sup>t</sup> h(RHrd)	Read hold time after RAS high (see Note 13)	tRRH	0		0		0		ns
th(CLW)	Write hold time after CAS low (see Note 11)	twch	15		20		25		ns
th(RLW)	Write hold time after RAS low (see Note 12)	twcr	60		70		85		ns
<sup>t</sup> d(RLCH)	Delay time, RAS low to CAS high	tCSH	80		100		120		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		ns
td(CLRH)	Delay time, CAS low to RAS high	tRSH	20		25		30		ns
td(CLWL)	Delay time, CAS low to W low (see Note 14)	tcwD	50		60		70		ns
td(RLCL)	Delay time, RAS low to CAS low (see Note 15)	tRCD	22	60	25	75	25	90	ns
<sup>t</sup> d(RLCA)	Delay time, RAS low to column-address (see Note 15)	<sup>t</sup> RAD	17	40	20	55	20	65	ns
td(CARH)	Delay time, column-address to RAS high	†RAL	40		45		55		ns
td(CACH)	Delay time, column-address to CAS high	tCAL	40		45		55		ns
td(RLWL)	Delay time, RAS low to W low (see Note 14)	tRWD	110		135		160		ns
td(CAWL)	Delay time, column-address to $\overline{W}$ low (see Note 14)	tAWD	70		80		95		ns
<sup>t</sup> d(GHD)	Delay time, G high before data at DQ	tGDD	20		25		30		ns
<sup>†</sup> d(GLRH)	Delay time, G low to RAS high	tgsr	10		10		10		ns
td(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	tCHR	20		25		25		ns
td(CLRL)R	Delay time, CAS low RAS low (see Note 16)	tCSR	10		10		10		ns
td(RHCL)R	Delay time, RAS high CAS low (see Note 16)	tRPC	0		0		0		ns
trf	Refresh time interval	tREF		8		8		8	ms
t <sub>t</sub>	Transition time	t⊤	3	50	3	50	3	50	ns

- NOTES: 5. Timing measurements in this table are referenced to  $V_{IL}$  max and  $V_{IH}$  min.
  - 10. Later of CAS or W in write operations.
  - 11. Early write operation only.
  - 12. The minimum value is measured when  $t_{\mbox{d(RLCL)}}$  is set to  $t_{\mbox{d(RLCL)}}$  min as a reference.
  - 13. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.
    14. Read-modify-write operation only.

  - 15. Maximum value specified only to guarantee access time.
  - 16. CAS-before-RAS refresh only.

### PARAMETER MEASUREMENT INFORMATION





Figure 1. Load Circuits for Timing Parameters

#### read cycle timing




NOTE 17: Output may go from high-impedance to an invalid data state prior to the specified access time.



#### early write cycle timing t<sub>c</sub>(W) tw(RL) $V_{IH}$ RAS $V_{IL}$ tw(RH) td(CLRH) td(RLCL) td(CHRL) td(RLCH) tw(CL) VIH CAS VIL t<sub>su(CA)</sub> tw(CH) tsu(RA) → td(CACH) th(RA) td(CARH) th(RLCA) $v_{\text{IH}}$ Don't Care A0-A8 Column $v_{\text{IL}}$ td(RLCA) tsu(WCH) tsu(WRH) th(RLW) - th(CLW) tsu(WCL) $V_{IH}$ XXX Don't Care Don't Care VIL tw(WL) th(RLD) **←** t<sub>h(D)</sub> tsu(D) $v_{\text{IH}}$ DQ1-Don't Care Valid Data DQ4 $V_{IL}$ $v_{\text{IH}}$ Don't Care


#### late write cycle timing t<sub>c</sub>(W) tw(RL) $v_{\text{IH}}$ RAS VIL tw(RH) td(CLRH) td(RLCL) td(CHRL) d(RLCH) tw(CL) $v_{\text{IH}}$ CAS $V_{IL}$ th(RLCA) tw(CH) tsu(CA) th(RA) tq(CACH) tsu(RA) → td(CARH) VIH A0-A8 ( Column VIL th(CA) tsu(WCH) td(RLCA) tsu(WRH) Don't Care tw(WL) th(D) th(RLD) † th(RLW) tw(WL) VIH / VOH Don't Care XXXXX Don't Care Valld Data VIL / VOL ➡ th(WLGL) – td(GHD) –► VIH Don't Care

## read-write/read-modify-write cycle timing



NOTE 17: Output may go from high-impedance to an invalid data state prior to the specified access time.


#### enhanced page-mode read cycle timing



NOTES: 17. Output may go from high-impedance to an invalid data state prior to the specified access time.

- 18. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
- 19. Access time is ta(CP) or ta(CA) dependent.


#### enhanced page-mode write cycle timing



NOTES: 20. A read cycle or a read-modify-write cycle can be intermixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.

21. Referenced to CAS or W, whichever occurs last.

#### enhanced page-mode read-modify-write cycle timing




NOTES: 17. Output may go from high-impedance to an invalid data state prior to the specified access time.


22. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

# **RAS**-only refresh timing tc(rd) tw(RL) $v_{\text{IH}}$ RAS $V_{IL}$ tw(RH) td(CHRL) -- td(RHCL)R · VIH Don't Care $V_{IL}$ tsu(RA) th(RA) · VIH Don't Care A0-A8 Row Row ·VIL · VIH V<sub>IL</sub>/V<sub>OL</sub> · VIH


# hidden refresh cycle (enhanced page mode)



# automatic (CAS-before-RAS) refresh cycle timing



### device symbolization




SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990


This Data Sheet Is Applicable to All TMS4C1024/5/7s Symbolized with Revision "D" and Subsequent Revisions as Described on Page 5-62.

- 1 048 576 × 1 Organization
- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS TIME ta(R) (tRAC) (MAX)	ACCESS TIME ta(C) (tCAC) (MAX)	ACCESS TIME ta(CA) (tCAA) (MAX)	READ OR WRITE CYCLE (MIN)
TMS4C1024-60	60 ns	15 ns	30 ns	110 ns
TMS4C1024-70	70 ns	18 ns	35 ns	130 ns
TMS4C10280	80 ns	20 ns	40 ns	150 ns
TMS4C10210	100 ns	25 ns	45 ns	180 ns
TMS4C10212	120 ns	30 ns	55 ns	220 ns

- TMS4C1024 Enhanced Page Mode Operation for Faster Memory Access
  - Higher Data Bandwidth than Conventional Page-Mode Parts
  - RandomSingle-Bit Access Within a Row With a Column Address
- TMS4C1025 4-Bit Nibble Mode Operation
  - Four Sequential Single-Bit Access Within a Row By Toggling CAS
- TMS4C1027- Static Column Decode Mode Operation
  - Random Single-Bit Access Within a Row With Only a Column Address Change
- One of Ti's CMOS Megabit DRAM Family, Including TMS44C256 – 256K× 4 Enhanced Page Mode
- CAS-Before-RAS Refresh
- Long Refresh Period . . . 512-Cycle Refresh in 8 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC<sup>™</sup> CMOS Process
- All Inputs/Outputs and Clocks Are TTL Compatible
- Operating Free-Air Temperature Range
   ... 0°C to 70°C
- High-Reliability Plastic 18-Pin 300-Mil-Wide DIP, 20/26 J-Lead Surface Mount (SOJ), 20/26 Thin J-Lead Surface Mount (ThinSOJ) or 20-Pin Zig-Zag In-line (ZIP) Packages





†The packages shown here are for pinout reference only. The DJ package is actually 75% of the length of the N package.

Р	IN NOMENCLATURE			
A0-A9	Address Inputs			
CAS	Column-Address Strobe			
D Data In				
NC No Connection				
Q	Data Out			
RAS	Row-Address Strobe			
TF	Test Function			
W	Write Enable			
vcc	5-V Supply			
VSS	Ground			

Operations of TI's Megabit CMOS DRAMs
 Can Be Controlled by TI's SN74ALS6301
 and SN74ALS6302 Dynamic RAM
 Controllers

EPIC is a trademark of Texas Instruments Incorporated.

Texas Instruments

SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990

#### description

The TMS4C1024, TMS4C1025, and TMS4C1027 are high-speed, 1 048 576-bit dynamic random access memories, organized as 1 048 576 words of one bit each. They employ state-of-the-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

These devices feature maximum  $\overline{\text{RAS}}$  access times of 60 ns, 70 ns, 80 ns, 100 ns, and 120 ns. Maximum power dissipation is as low as 305 mW operating and 11 mW standby on 120 ns devices.

The EPIC technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout.  $I_{CC}$  peaks are 140 mA typical, and a - 1-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS4C102\_ are offered in an 18-pin plastic dual-in-line (N suffix) package, a 20/26 J-lead plastic surface mount SOJ (DJ suffix) package, a 20/26 J-lead thin plastic surface mount SOJ (DN suffix), and a 20-pin zig-zag in-line (SD suffix) package. The TMS4C1024-60 and TMS4C1024-70 are available in the 20/26 J-lead plastic surface mount SOJ (DJ suffix) only. These packages are characterized for operation from 0°C to 70°C.

#### operation

#### enhanced page mode (TMS4C1024)

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the CAS page cycle time used. With minimum CAS page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the TMS4C1024 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as "enhanced page mode". Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{a(C)}$  max (access time from  $\overline{CAS}$  low), if  $t_{a(CA)}$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{a(C)}$  or  $t_{a(CP)}$  (access time from rising edge of  $\overline{CAS}$ ).

SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990

#### nibble mode (TMS4C1025)

Nibble-mode operation allows high-speed read, write, or read-write-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at  $t_{a(C)}$  time as long as  $t_{a(R)}$  and  $t_{a(CA)}$  are satisfied. The next sequential bits can be read or written by cycling  $\overline{\text{CAS}}$  while  $\overline{\text{RAS}}$  remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Row A9 and column A9 provide the two binary bits for initial selection, with row A9 being the least-significant address and column A9 being the most significant. Thereafter, the falling edge of  $\overline{\text{CAS}}$  will access the next bit of the circular 4-bit nibble in the following sequence.



Data written in a sequence of more than 4 consecutive cycles shall be capable of being read back without exiting from the nibble mode. In a sequence of consecutive nibble-mode cycles the control of the high-impedance state for the data out (Q) pin is determined by each individual cycle. This facilitates fully mixed nibble-mode cycles (e.g., read/write/read-modify-write/read etc.).

#### static column decode mode (TMS4C1027)

The static column decode mode of operation allows high-speed read, write, or read-modify-write by reducing the number of required signal setup, hold, and transition timings. This is achieved by first addressing the row and column in the normal manner, but after the first access, maintaining  $\overline{\text{CAS}}$  low. Subsequently changing the column address produces valid data at  $t_{a(CA)}$ . The first bit is accessed in the normal manner with read coming out at  $t_{a(R)}$  time. Similarly, write or read-modify-write cycle times can be achieved with appropriate toggling of  $\overline{\text{W}}$ . The addresses are latched during the write operation, and remain latched until  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  no longer remains low.

#### address (A0 through A9) (TMS4C1024, TMS4C1025)

Twenty address bits are required to decode 1 of 1 048 576 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by the row-address strobe (RAS). The ten column-address bits are set up on pins A0 through A9 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the output buffer, as well as latching the address bits onto the column-address buffer.

#### address (A0 through A9) (TMS4C1027)

Twenty address bits are required to decode 1 of 1 048 576 storage cell locations. Ten row-address bits are set up on pins A0 through A9 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). The ten column-address bits are set up on pins A0 through A9. Row addresses must be stable on or before the falling edges of  $\overline{RAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. In a write cycle, the later of  $\overline{CAS}$  or  $\overline{W}$  latches the column address bits.

## write enable (W)

The read or write mode is selected through the write enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from the standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out will remain in the high-impedance state for the entire cycle, permitting common I/O operation.

SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990

#### data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  strobes data into the on-chip data latch. In an early write cycle,  $\overline{\text{W}}$  is brought low prior to  $\overline{\text{CAS}}$  and the data is strobed in by  $\overline{\text{CAS}}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{\text{CAS}}$  will already be low, thus the data will be strobed in by  $\overline{\text{W}}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{CAS}}$  is brought low. In a read cycle the output becomes valid after the access time interval  $t_{a(C)}$  that begins with the negative transition of  $\overline{\text{CAS}}$  as long as  $t_{a(R)}$  and  $t_{a(CA)}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{\text{CAS}}$  is  $\overline{\text{CAS}}$  going high returns it to a high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least once every eight milliseconds to retain data. This can be achieved by strobing each of the 512 rows (A0-A8). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding  $\overline{\text{CAS}}$  at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{CAS}}$  at  $V_{\text{IL}}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle.

#### CAS-before-RAS refresh

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  [see parameter  $t_{d(\text{CLRL})R}$ ] and holding it low after  $\overline{\text{RAS}}$  falls [see parameter  $t_{d(\text{RLCH})R}$ ]. For successive  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh cycles.

#### power-up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved.


#### test function pin

During normal device operation the TF pin must either be disconnected or biased at a voltage less than or equal to  $V_{CC}$ .



SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990

# logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

The pin numbers are for the 18-pin dual-in-line N package.

SMGS024F — MAY 1986 — REVISED NOVEMBER 1990

#### functional block diagram



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1)	– 1 V to 7 V
Voltage range on V <sub>CC</sub>	– 1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	5°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	1		8.0	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



SMGS024F --- MAY 1986 --- REVISED NOVEMBER 1990

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	DADAMETER	TEST CONDITIONS	TMS4C1024-60	TMS4C1024-70	UNIT	
	PARAMETER	TEST CONDITIONS	MIN MAX	MIN MAX	UNII	
Voн	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4	2.4	V	
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0.4	0.4	V	
l <sub>l</sub>	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5.5 V, All other pins = 0 to V <sub>CC</sub>	± 10	± 10	μΑ	
lo	Output current (leakage)	VO = 0 to VCC, VCC = 5.5 V, CAS high	± 10	± 10	μА	
lCC1	Read or write cycle current	Minimum cycle, V <sub>CC</sub> = 5.5 V	95	80	mA	
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V	2	2	mA	
ІССЗ	Average refresh current (RAS-only, or CBR)	Minimum cycle, V <sub>CC</sub> = 5.5 V RAS cycling, CAS high (RAS-only), RAS low, after CAS low (CBR)	90	80	mA	
lCC4	Average page current (TMS4C1024)	t <sub>C(P)</sub> = minimum, V <sub>CC</sub> = 5.5 V, RAS low, CAS cycling	70	60	mA	

	PARAMETER	TEST CONDITIONS	TMS4C1 TMS4C1 TMS4C1	025-80	TMS4C1 TMS4C1 TMS4C1	025-10	TMS4C1 TMS4C1 TMS4C1	025-12	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
Voн	High-level output voltage	I <sub>OH</sub> = 5 mA	2.4		2.4		2.4		>
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
h	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5.5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		± 10		± 10	μА
Ю	Output current (leakage)	$V_O = 0$ to $V_{CC}$ , $V_{CC} = 5.5$ V, $\overline{CAS}$ high		± 10		± 10		± 10	μΑ
I <sub>CC1</sub>	Read or write cycle current	Minimum cycle, V <sub>CC</sub> = 5.5 V		75		65		55	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V		2		2		2	mA
lCC3	Average refresh current (RAS-only, or CBR)	Minimum cycle, V <sub>CC</sub> = 5.5 V RAS cycling, CAS high (RAS-only), RAS low, after CAS low (CBR)		70		60		50	mA
ICC4	Average page current (TMS4C1024)	t <sub>C(P)</sub> = minimum, V <sub>CC</sub> = 5.5 V, RAS low, CAS cycling		50		45		35	mA
lCC5	Average nibble current (TMS4C1025)	$\frac{t_{C(N)}}{RAS}$ low, $\overline{CAS}$ cycling for 4 cycles		50		45		40	mA
lCC6	Average static column decode current (TMS4C1027)	t <sub>C(rdW)</sub> SC = minimum, V <sub>CC</sub> = 5.5 V, RAS low, CAS cycling		50		45		35	mA

SMGS024F --- MAY 1986 -- REVISED NOVEMBER 1990

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\ \text{MHz}$ (see Note 3)

	PARAMETER	MIN TYP M	AX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		5	pF
C <sub>i(D)</sub>	Input capacitance, data input		5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		5	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input		5	pF
Co	Output capacitance		7	pF

NOTE 3:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

	DADAMETED	ALT.	TMS4C1024-60		TMS4C1024-70		UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	ONIT
ta(C)	Access time from CAS low†	tCAC		15		18	ns
ta(CA)	Access time from column-address†	tCAA		30		35	ns
ta(R)	Access time from RAS low <sup>†</sup>	tRAC		60		70	ns
ta(CP)	Access time from column precharge (TMS4C1024 only)	tCAP		35		40	ns
td(CLZ)	CAS low to output in low Z	tCLZ	0		0		ns
tdis(CH)	Output disable time after CAS high (see Note 4)	tOFF	0	15	0	18	ns

	PARAMETER	ALT.	TMS4C1	0280	TMS4C1	0210	TMS4C1	0212	UNIT
	PANAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN MAX 30 55 120 60 0 25 35 115	MAX	ONII
ta(C)	Access time from CAS low†	tCAC		20		25		30	ns
ta(CA)	Access time from column-address†	tCAA		40		45		55	ns
ta(R)	Access time from RAS low <sup>†</sup>	tRAC		80		100		120	ns
ta(CP)	Access time from column precharge (TMS4C1024 only)	tCAP		40		50		60	ns
td(CLZ)	CAS low to output in low Z	tCLZ	0		0		0		ns
ta(C)N	Access time CAS low (TMS4C1025 only)	tNCAC		20		25		25	ns
ta(WHQ)	Access time from W high (TMS4C1027 only)	twra		20		30		35	ns
ta(WLQ)	Access time from W low (TMS4C1027 only)	tALW		75		95		115	ns
<sup>t</sup> h(CAQ)	Static column decode mode output hold time after address change (TMS4C1027 only)	<sup>t</sup> AOH	5		5		5		ns
th(WQ)	Static column decode mode output hold time after W low (TMS4C1027 only)	twoн	0	.,,,,	0		0		ns
tdis(CH)	Output disable time after CAS high (see Note 4)†	tOFF	0	20	0	25	0	30	ns

<sup>†</sup>Parameters apply uniformly to TMS4C1024, TMS4C1025, TMS4C1027.

NOTE 4: tdis(CH) is specified when the output is no longer driven.

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Load Circuits For Timing Parameters

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		ALT.	TMS4	C1024-60	TMS4	C1024-70	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	0
tc(rd)	Read cycle time (see Note 6)	tRC	110		130		ns
tc(W)	Write cycle time	twc	110		130		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	130		153		ns
t <sub>c(P)</sub>	Page-mode read or write cycle time (see Note 7)	tPC	40		45		ns
t <sub>c(PM)</sub>	Page-mode read-modify-write cycle time	†PCM	60		68		ns
tw(CH)	Pulse duration, CAS high	tCP	10		10		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	tCAS	15	10 000	18	10 000	ns
tw(RH)	Pulse duration, RAS high (precharge)	tRP	40		50		ns
tw(RL)	Non-page-mode pulse duration, RAS low (see Note 9)	tRAS	60	10 000	70	10 000	ns
tw(RL)P	Page-mode pulse duration, RAS low (see Note 9)	tRASP	60	100 000	70	100 000	ns
tw(WL)	Write pulse duration	tWP	15		15		ns
t <sub>su(CA)</sub>	Column-address setup time before CAS low	tASC	0		0		ns
t <sub>su(RA)</sub>	Row-address setup time before RAS low	tASR	0		0		ns
t <sub>su(D)</sub>	Data setup time (see Note 10)	tos	0		0		ns
tsu(rd)	Read setup time before CAS low	tRCS	0		0		ns
t <sub>su(WCL)</sub>	W-low setup time before CAS low (see Note 11)	twcs	0		0		ns
t <sub>su(WCH)</sub>	W-low setup time before CAS high	tCWL	15		18		ns
t <sub>su</sub> (WRH)	W-low setup time before RAS high	tRWL	15		18		ns
th(CA)	Column-address hold time after CAS low	†CAH	10		15		ns
th(RA)	Row-address hold time after RAS low	†RAH	10		10		ns
th(RLCA)	Column-address hold time after RAS low (see Note 12)	tAR	50		55		ns
th(D)	Data hold time (see Note 10)	†DH	10		15		ns
th(RLD)	Data hold time after RAS low (see Note 12)	tDHR	50		55		ns

Continued next page.

- 6. All cycle times assume  $t_t = 5$  ns.
- 7. To guarantee  $t_{C(P)}$  min,  $t_{SU(CA)}$  should be greater than or equal to  $t_{W(CH)}$ .
- 8. In a read-modify-write cycle, td(CLWL) and tsu(WCH) must be observed.
- 9. In a read-modify-write cycle, t<sub>d</sub>(RLWL) and t<sub>su</sub>(WRH) must be observed.

  10. Referenced to the later of CAS or W in write operations.
- 11. Early write operation only.
- 12. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.



SMGS024F --- MAY 1986 -- REVISED NOVEMBER 1990

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		ALT.	TMS4	C1024-80	TMS4C1024-10		TMS4C1024-12		
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tc(rd)	Read cycle time (see Note 6)	tRC	150		180		220		ns
t <sub>c(W)</sub>	Write cycle time	twc	150		180		220		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	175		210		255		ns
t <sub>c(P)</sub>	Page-mode read or write cycle time (see Note 7)	tPC	50		55		65		ns
t <sub>C</sub> (PM)	Page-mode read-modify-write cycle time	tPCM	75		85		100		ns
tw(CH)	Pulse duration, CAS high	tCP	10		10	-	15		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	tCAS	20	10 000	25	10 000	30	10 000	ns
tw(RH)	Pulse duration, RAS high (precharge)	tRP	60		70		90		ns
t <sub>w(RL)</sub>	Non-page-mode pulse duration, RAS low (see Note 9)	tRAS	80	10 000	100	10 000	120	10 000	ns
tw(RL)P	Page-mode pulse duration, RAS low (see Note 9)	tRASP	80	100 000	100	100 000	120	100 000	ns
tw(WL)	Write pulse duration	t <sub>WP</sub>	15		15		20		ns
tsu(CA)	Column-address setup time before CAS low	tASC	0		0		0		ns
t <sub>su(RA)</sub>	Row-address setup time before RAS low	t <sub>ASR</sub>	0		0		0		ns
t <sub>su(D)</sub>	Data setup time (see Note 10)	tDS	0		0		0		ns
t <sub>su(rd)</sub>	Read setup time before CAS low	tRCS	0		0		0		ns
t <sub>su(WCL)</sub>	W-low setup time before CAS low (see Note 11)	twcs	0		0		0		ns
t <sub>su</sub> (WCH)	W-low setup time before CAS high	tCWL	20		25		30		ns
tsu(WRH)	W-low setup time before RAS high	tRWL	20		25		30		ns
<sup>t</sup> h(CA)	Column-address hold time after CAS low	tCAH	15		20		20		ns
th(RA)	Row-address hold time after RAS low	tRAH	12		15		15		ns
th(RLCA)	Column-address hold time after RAS low (see Note 12)	tAR	60		70		80		ns
th(D)	Data hold time (see Note 10)	t <sub>DH</sub>	15		20		25		ns
th(RLD)	Data hold time after RAS low (see Note 12)	<sup>t</sup> DHR	60		70		85		ns

Continued next page.

- 6. All cycle times assume tt = 5 ns.
- 7. To guarantee t<sub>C</sub>(P) min, t<sub>Su</sub>(CA) should be greater than or equal to t<sub>W</sub>(CH).

  8. In a read-modify-write cycle, t<sub>d</sub>(CLWL) and t<sub>Su</sub>(WCH) must be observed.

  9. In a read-modify-write cycle, t<sub>d</sub>(RLWL) and t<sub>Su</sub>(WRH) must be observed.

  10. Referenced to the later of CAS or W in write operations.

- 11. Early write operation only.
- 12. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.

SMGS024F — MAY 1986 — REVISED NOVEMBER 1990

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		ALT.	TMS4C1	1024-60	4-60 TMS4C1024-70		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	Civil
<sup>t</sup> h(CHrd)	Read hold time after CAS high (see Note 15)	†RCH	0		0		ns
<sup>t</sup> h(RHrd)	Read hold time after RAS high (see Note 15)	tRRH	0		0		ns
th(CLW)	Write hold time after CAS low (see Note 11)	twcH	15		15		ns
th(RLW)	Write hold time after RAS low (see Note 12)	twcr	50		55		ns
<sup>t</sup> d(RLCH)	Delay time, RAS low to CAS high	t <sub>CSH</sub>	60		70		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		ns
td(CLRH)	Delay time, CAS low to RAS high	tRSH	15		18		ns
<sup>t</sup> d(CLWL)	Delay time, CAS low to W low (see Note 13)	tCWD	15		18		ns
<sup>t</sup> d(RLCL)	Delay time, RAS low to CAS low (see Note 14)	tRCD	20	45	20	52	ns
t <sub>d</sub> (RLCA)	Delay time, RAS low to column address (see Note 14)	tRAD	15	30	15	35	ns
<sup>t</sup> d(CARH)	Delay time, column-address to RAS high	†RAL	30		35		ns
td(CACH)	Delay time, column-address to CAS high	†CAL	30		35		ns
<sup>t</sup> d(RLWL)	Delay time, RAS low to W low (see Note 13)	tRWD	60		70		ns
td(CAWL)	Delay time, column-address to $\overline{W}$ low (see Note 13)	tAWD	30		35		ns
td(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	tCHR	15		15		ns
<sup>t</sup> d(CLRL)R	Delay time, CAS low to RAS low (see Note 16)	tCSR	10		10		ns
td(RHCL)R	Delay time, RAS high to CAS low (see Note 16)	tRPC	0		0		ns
<sup>t</sup> rf	Refresh time interval	tREF		8		8	ms
t <sub>t</sub>	Transition time	t⊤	3	50	3	50	ns

Continued next page.

NOTES: 5. Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

- 11. Early write operation only.
- 12. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.
- 13. Read-modify-write operation only.
- 14. Maximum value specified only to guarantee access time.
- 15. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.
  16. CAS-before-RAS refresh only.

SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		ALT.	TMS4C1024-80		TMS4C	1024-10	TMS4C1024-12		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	OATT
<sup>t</sup> h(CHrd)	Read hold time after CAS high (see Note 15)	tRCH	0		0		0		ns
<sup>t</sup> h(RHrd)	Read hold time after RAS high (see Note 15)	trrh	0		0		0		ns
<sup>t</sup> h(CLW)	Write hold time after CAS low (see Note 11)	tWCH	15		20		25		ns
<sup>t</sup> h(RLW)	Write hold time after RAS low (see Note 12)	twcr	60		70		85		ns
<sup>t</sup> d(RLCH)	Delay time, RAS low to CAS high	tcsh	80		100	-	120		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		ns
td(CLRH)	Delay time, CAS low to RAS high	tRSH	20		25		30		ns
td(CLWL)	Delay time, CAS low to W low (see Note 13)	tcwD	20		25		30		ns
td(RLCL)	Delay time, RAS low to CAS low (see Note 14)	tRCD	22	60	25	75	25	90	ns
<sup>t</sup> d(RLCA)	Delay time, RAS low to column address (see Note 14)	tRAD	17	40	20	55	20	65	ns
td(CARH)	Delay time, column-address to RAS high	†RAL.	40		45		55		ns
td(CACH)	Delay time, column-address to CAS high	tCAL	40		45		55		ns
t <sub>d</sub> (RLWL)	Delay time, RAS low to W low (see Note 13)	t <sub>RWD</sub>	80		100		120		ns
<sup>†</sup> d(CAWL)	Delay time, column-address to $\overline{W}$ low (see Note 13)	tAWD	40		45		55		ns
td(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	tCHR	20		25		25		ns
td(CLRL)R	Delay time, CAS low to RAS low (see Note 16)	tcsn	10		10		10		ns
td(RHCL)R	Delay time, RAS high to CAS low (see Note 16)	tRPC	0		0		0		ns
t <sub>rf</sub>	Refresh time interval	†REF		8		8		8	ms
t <sub>t</sub>	Transition time	tŢ	3	50	3	50	3	50	ns

- 11. Early write operation only.
- 12. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.
- 13. Read-modify-write operation only.
- 14. Maximum value specified only to guarantee access time.
- 15. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.
  16. CAS-before-RAS refresh only.

SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990

### timing requirements over recommended ranges of supply voltage and operating free-air temperature

		ALT.	TMS4C	1025-80	TMS4C	1025-10	TMS4C	UNIT	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> c(rd)	Read cycle time (see Note 6)	tRC	150		180		220		ns
t <sub>c(W)</sub>	Write cycle time	twc	150		180		220		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	175		210		255		ns
t <sub>C</sub> (N)	Nibble-mode read or write cycle time	tNC	40		45		50		ns
<sup>t</sup> c(rdW)N	Nibble-mode read-modify-write cycle time	tNRMW	65		75		80		ns
tw(CH)	Pulse duration, CAS high	tCP	10		10		15		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	†CAS	20	10 000	25	10 000	25	10 000	ns
tw(RH)	Pulse duration, RAS high (precharge)	tRP	60		70	-	90		ns
tw(RL)	Pulse duration, RAS low (see Note 9)	tRAS	80	10 000	100	10 000	120	10 000	ns
tw(WL)	Write pulse duration	tWP	15		15		20		ns
t <sub>su(CA)</sub>	Column-address setup time before CAS low	<sup>t</sup> ASC	0		0		0		ns
t <sub>su(RA)</sub>	Row-address setup time before RAS low	†ASR	0		0		0		ns
t <sub>su(D)</sub>	Data setup time (see Note 10)	tDS	0		0		0		ns
tsu(rd)	Read setup time before CAS low	tRCS	0		0		0		ns
t <sub>su(WCL)</sub>	W-low setup time before CAS low (see Note 11)	twcs	0		0		0		ns
t <sub>su(WCH)</sub>	W-low setup time before CAS high	tcwL	20		25	- 110.7400	25		ns
tsu(WRH)	W-low setup time before RAS high	tRWL	20		25		25		ns
th(CA)	Column-address hold time after CAS low	<sup>t</sup> CAH	15		20		, 20		ns
th(RA)	Row-address hold time after RAS low	tRAH	12		15		15		ns
<sup>t</sup> h(RLCA)	Column-address hold time after RAS low (see Note 12)	<sup>t</sup> AR	60	·	70		80		ns
th(D)	Data hold time (see Note 10)	t <sub>DH</sub>	15		20		25		ns
<sup>t</sup> h(RLD)	Data hold time after RAS low (see Note 12)	t <sub>DHR</sub>	60		70		85		ns
<sup>t</sup> h(CHrd)	Read hold time after CAS high	<sup>t</sup> RCH	0		0		. 0		ns
th(RHrd)	Read hold time after RAS high	tRRH	0		.0		. 10		ns

Continued next page.

- 6. All cycle times assume  $t_1 = 5$  ns.
- 8. In a read-modify-write cycle,  $t_{\mbox{\scriptsize d(CLWL)}}$  and  $t_{\mbox{\scriptsize Su(WCH)}}$  must be observed.
- 9. In a read-modify-write cycle, t<sub>d</sub>(RLWL) and t<sub>su</sub>(WRH) must be observed.

  10. Referenced to the later of CAS or W in write operations.
- 11. Early write operation only.
- 12. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference



SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		ALT.	TMS4C1	025-80	TMS4C1025-10		TMS4C1	025-12	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
th(CLW)	Write hold time after CAS low (see Note 11)	twch	15		20		25		ns
th(RLW)	Write hold time after RAS low (see Notes 11 and 12)	twcr	60		70		85		ns
<sup>t</sup> d(RLCH)	Delay time, RAS low to CAS high	tCSH	80		100		120		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		ns
td(CLRH)	Delay time, CAS low to RAS high	tRSH	20		25		25		ns
td(CLWL)	Delay time, CAS low to W low (see Note 13)	tCWD	20		25		25		ns
td(RLCL)	Delay time, RAS low to CAS low (see Note 14)	tRCD	22	60	25	75	. 25	90	ns
<sup>t</sup> d(RLCA)	Delay time, RAS low to column-address (see Note 14)	tRAD	17	40	20	55	20	65	ns
td(CARH)	Delay time, column-address to RAS high	†RAL.	40		45		55	-	ns
td(CACH)	Delay time, column-address to CAS high	†CAL.	40		45		55		ns
<sup>t</sup> d(RLWL)	Delay time, RAS low to W low (see Note 13)	tRWD	80		100		120		ns
td(CAWL)	Delay time, column-address to $\overline{W}$ low (see Note 13)	tAWD	40		45		55		ns
td(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	tCHR	20		25		25		ns
td(CLRL)R	Delay time, CAS low to RAS low (see Note 16)	†CSR	10		10		10		ns
td(RHCL)R	Delay time, RAS high to CAS low	tRPC	0		0		0		ns
<sup>t</sup> rf	Refresh time interval	†REF		8		8		8	ms
tt	Transition time	tŢ	3	50	. 3	50	3	50	ns

<sup>11.</sup> Early write operation only.

<sup>12.</sup> The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.

<sup>13.</sup> read-modify-write operation only.

<sup>14.</sup> Maximum value specified only to guarantee access time.

<sup>16.</sup> CAS-before-RAS refresh only.

SMGS024F --- MAY 1986 --- REVISED NOVEMBER 1990

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		ALT.	TMS4C1027-80		TMS40	C1027-10	TMS40	UNIT	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	· MAX	0
tc(rd)	Read cycle time (see Note 6)	<sup>t</sup> RC	150		180		220		ns
tc(W)	Write cycle time	tWC	150		180		220		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	175		210		255		ns
tc(rd)SC	Static column decode mode read cycle time	tSCR	45		50		60		ns
tc(W)SC	Static column decode mode write cycle time	tscw	45		50		60		ns
tc(rdW)SC	Static column decode mode read-modify-write cycle time	tSCRMW	80		100		120		ns
tw(CH)	Pulse duration, CAS high	tCP	10		10		15		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	tCAS	20	10 000	25	10 000	30	10 000	ns
tw(RH)	Pulse duration, RAS high (precharge)	tRP	60		70		90		ns
tw(RL)	Non-static column decode mode pulse duration, RAS low (see Note 9)	tRAS	80	10 000	100	10 000	120	10 000	ns
t <sub>w(RL)P</sub>	Static column decode mode pulse duration, RAS low (see Note 9)	<sup>t</sup> RASP	80	100 000	100	100 000	120	100 000	ns
tw(WL)	Write pulse duration	twp	15		15		20		ns
tw(CA)	Static column decode mode column-address pulse duration	†ADP	40		45		55		ns
tw(WH)	Static column decode mode $\overline{W}$ high pulse duration, inactive	tWI	10		10		15		ns
t <sub>su(CA)</sub>	Column-address setup time before $\overline{\text{CAS}}$ , $\overline{\text{W}}$ low (see Note 10)	<sup>t</sup> ASC	0		0		0		ns
t <sub>su(CAR)</sub>	Row-address setup time before RAS	tCAR .	45		50		60		ns
tsu(RA)	Row-address setup time before RAS low	t <sub>ASR</sub>	0		0		0		ns.
tsu(D)	Data setup time	tDS	0		0		0		ns
t <sub>su(rd)</sub>	Read setup time before CAS low	tRCS	0		0		0		ns
t <sub>su(WCL)</sub>	W-low setup time before CAS low (see Note 11)	twcs	0		0		0		ns
tsu(WCH)	W-low setup time before CAS high	tCWL	20		25		30		ns
t <sub>su(WRH)</sub>	W-low setup time before RAS high	†RWL	20		25		. 30		ns

Continued next page.

- 6. All cycle times assume t<sub>1</sub> = 5 ns.
  8. In a read-modify-write cycle, t<sub>d</sub>(CLWL) and t<sub>su</sub>(WCH) must be observed.
  9. In a read-modify-write cycle, t<sub>d</sub>(RLWL) and t<sub>su</sub>(WRH) must be observed.
  10. Referenced to the later of CAS or W in write operations.
- 11. Early write operation only.

SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		ALT.	TMS4C1027-80 T		TMS4C1	027-10	TMS4C1027-12		
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>su</sub> (WHCH)	Setup time, $\overline{W}$ high to $\overline{CAS}$ high for early write, high impedance	tWH	0		0		0		ns
th(CA)	Column-address hold time after $\overline{CAS}$ or $\overline{W}$ low (see Note 10)	<sup>t</sup> CAH	15		20		20		ns
th(RA)	Row-address hold time after RAS low	tRAH	12		15		15		ns
th(RLCA)	Column-address hold time after RAS low (see Note 18)	t <sub>AR</sub>	80		100		120		ns
th(D)	Data hold time (see Note 10)	<sup>t</sup> DH	15		20		25		ns
<sup>†</sup> h(RLD)	Data hold time after RAS low (see Note 17)	tohr	60		70		85		ns
<sup>t</sup> h(CHrd)	Read hold time after CAS high (see Note 18)	<sup>t</sup> RCH	0		0		0		ns
<sup>t</sup> h(RḤrd)	Read hold time after RAS high (see Note 18)	tRRH	0	*	0		10		ns
th(CLW)	Write hold time after CAS low (see Note 11)	twch	15		20		25	, ,	ns
th(RLW)	Write hold time after RAS low (see Note 17)	twcr	60		70		85		ns
<sup>t</sup> h(RHCA)	Column-address hold time after RAS high	t <sub>AH</sub>	10	-	10		15		ns
th(WLCA2)	Static column decode mode second column-address hold time after W low (see Note 13)	<sup>t</sup> AHLW	.75		95		115		ns
td(RLCH)	Delay time, RAS low to CAS high	tcsH	80		100		120		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0	•	0		ns
td(CLRH)	Delay time, CAS low to RAS high	tRSH	20		25		30		ns

Continued next page.

NOTES: 5. Timing measurements are referenced to VIL max and VIH min. 10.Referenced to the later of  $\overline{\text{CAS}}$  or  $\overline{W}$  in write operations.

- 11. Early write operation only.
- 13. Read-modify-write operation only.

  17. The minimum value is measured when t<sub>d(RLCA)</sub> is set to t<sub>d(RLCA)</sub> min as a reference.

  18. Either t<sub>h</sub>(RHrd) or t<sub>h</sub>(CHrd) must be satisfied for a read cycle.

SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		ALT.	TMS4C	1027-80	TMS4C	027-10	TMS4C1027-12		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> d(CLWL)	Delay time, CAS low to W low (see Note 13)	tCWD	20		25		30		ns
<sup>t</sup> d(RLCL)	Delay time, RAS low to CAS low (see Note 14)	<sup>t</sup> RCD	22	60	25	75	25	90	ns
<sup>†</sup> d(RLCA)	Delay time, RAS low to column-address (see Note 14)	<sup>t</sup> RAD	17	40	20	` 55	20	65	ns
<sup>t</sup> d(WLCA)	Delay time, $\overline{W}$ low to column address (see Note 14)	tLWAD	20	35	25	50	30	60	ns
<sup>t</sup> d(CARH)	Delay time, column-address to RAS high	t <sub>RAL</sub>	40	-	45		55		ns
td(CACH)	Delay time, column-address to CAS high	<sup>t</sup> CAL	40		45		55		ns
td(RLWL)	Delay time, RAS low to W low (see Note 13)	†RWD	80		100		120		ns
td(RLWL2)	Static column decode mode delay time, RAS low to second W low	<sup>t</sup> RSW	80		100		120		ns
td(CAWL)	Delay time, column-address to $\overline{W}$ low (see Note 13)	tAWD	40		45		55		ns
td(WQ)	Delay time, $\overline{W}$ high to output transition from high impedance to active	tow	0		0		0		ns
td(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	<sup>‡</sup> CHR	20		25		25		ns
td(CLRL)R	Delay time, CAS low to RAS low (see Note 16)	tCSR	10		10		10	i	ns
td(RHCL)R	Delay time, RAS high to CAS low (see Note 16)	<sup>†</sup> RPC	0		0		0		ns
<sup>t</sup> rf	Refresh time interval	tREF		8		8		8	ms
t <sub>t</sub>	Transition time	tΤ	3	50	3	50	3	50	ns

<sup>13.</sup> Read-modify-write operation only.

<sup>14.</sup> Maximum value specified only to guarantee access time.

<sup>16.</sup> CAS-before-RAS refresh only.

SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990

#### read cycle timing tc(rd) $V_{IH}$ tw(RL) RAS VIL td(CLRH) td(RLCL) td(CHRL) td(RLCH) tw(CL) $v_{\text{IH}}$ CAS td(RLCA) $v_{iL}$ tw(CH) tsu(CA) th(RA) td(CACH) tsu(RA) td(CARH) th(RLCA) ٧н Don't Care Column VIL th(CA) th(RHrd) tsu(rd) th(CHrd) ۷н $v_{iL}$ td(CLZ) ta(C) tdis(CH) ta(CA) ۷он Valid (see Note 19) VOL - ta(R)


NOTE 19: Output may go from high-impedance to an invalid state prior to the specified access time.

#### read cycle timing tc(rd) ٧н tw(RL) RAS $v_{iL}$ td(CLRH) tw(RH) td(RLCL) td(CHRL) td(RLCH) tw(CL) $V_{IH}$ CAS td(RLCA) VIL tw(CH) th(RA) td(CACH) <sup>- t</sup>h(RHCA) t<sub>su(RA)</sub> td(CARH) th(RLCA) $v_{IH}$ A0-A9 Column $v_{IL}$ - <sup>t</sup>h(RHrd) tsu(rd) th(CHrd) $V_{IH}$ Don't Care td(CLZ) $V_{IL}$ ta(C) tdis(CH) ta(CA) VOH HI-Z Valid (see Note 19) VOL ta(R)


NOTE 19: Output may go from high-impedance to an invalid state prior to the specified access time.

SMGS024F — MAY 1986 — REVISED NOVEMBER 1990

### early write cycle timing



SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990



NOTE 10: Referenced to the later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  in the write operations.


SMGS024F — MAY 1986 — REVISED NOVEMBER 1990

#### write cycle timing tc(W) tw(RL) $V_{IH}$ RAS $V_{IL}$ td(CLRH) - tw(RH) td(RLCL) td(CHRL) td(RLCH) tw(CL) $v_{IH}$ CAS VIL tsu(CA) tw(CH) th(RA) td(CARH) tsu(RA) td(CACH) th(RLCA) ٧н Column A0-A9 VIL th(CA) tsu(WCH) tsu(WRH) $v_{IH}$ Don't Care $v_{iL}$ th(RLW) tw(WL) th(D) t<sub>su(D)</sub> → th(RLD) $v_{\text{IH}}$ Don't Care Don't Caré Valid Data tdis(CH) ۷он Not Valid Q VOL

#### write cycle timing t<sub>c</sub>(W) tw(RL) VIН RAS VIL td(CLRH) t<sub>t</sub>−⊳ tw(RH) td(RLCL) td(CHRL) td(RLCH) tw(CL) VIH CAS $V_{IL}$ tsu(CA) tw(CH) th(RA) td(CARH) tsu(RA) td(CACH) th(RLCA) VIH XXXXXXXXXX Don't Care Column A0-A9 $v_{IL}$ th(CA) (see Note 10) td(RLCA) t<sub>su(WCH)</sub> tsu(WRH) VIH Don't Care $v_{IL}$ th(RLW) tw(WL) th(D) tsu(D) th(RLD) ٧н Don't Care Valid Data $v_{IL}$ tdls(CH) Vон Not Valid VOL


NOTE 10: Referenced to the later of  $\overline{CAS}$  or  $\overline{W}$  in the write operation.

#### read-write/read-modify-write cycle timing



NOTE 19: Output may go from high-impedance to an invalid state prior to the specified access time.

## read-write/read-modify-write cycle timing




NOTE 19: Output may go from high-impedance to an invalid state prior to the specified access time.

# TMS4C1024 1 048 576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

SMGS024F — MAY 1986 — REVISED NOVEMBER 1990

#### enhanced page-mode read cycle timing



NOTES: 19. Output may go from high-impedance to an invalid state prior to the specified access time.


20. Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent.

21.A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.

# TMS4C1024 1 048 576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990

# enhanced page-mode write cycle timing




NOTES: 22. A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

23. Referenced to  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$ , whichever occurs last.

# TMS4C1024 1 048 576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

SMGS024F — MAY 1986 — REVISED NOVEMBER 1990


## enhanced page-mode read-modify-write cycle timing



NOTES: 19. Output may go from high-impedance to an invalid state prior to the specified access time.

24. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

# nibble-mode read cycle timing




NOTE 19: Output may go from high-impedance to an invalid state prior to the specified access time.


# TMS4C1025 1 048 576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

 ${\sf SMGS024F-MAY\,1986-REVISED\,NOVEMBER\,1990}$ 

# nibble-mode write cycle timing




# nibble-mode read-modify-write cycle timing



NOTE 19: Output may go from high-impedance to an invalid state prior to the specified access time.

SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990


# static column decode mode read timing with CAS cycling



NOTE 19: Output may go from high-impedance to an invalid state prior to the specified access time.

SMGS024F — MAY 1986 — REVISED NOVEMBER 1990

# static column decode mode read cycle timing




NOTE 19: Output may go from high-impedance to an invalid state prior to the specified access time.

# TMS4C1027 1 048 576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990


## static column decode mode early write cycle timing




# TMS4C1027 1 048 576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

SMGS024F -- MAY 1986 -- REVISED NOVEMBER 1990

# static column decode mode late write cycle timing



# static column decode mode read-modify-write cycle timing with CAS cycling




NOTE 19: Output may go from high-impedance to an invalid data state prior to the specified access time.

# TMS4C1027 1 048 576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

SMGS024F — MAY 1986 — REVISED NOVEMBER 1990

# static column decode mode with read-modify-write cycle timing




# TMS4C1024, TMS4C1025, TMS4C1027 1 048 576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

SMGS024F --- MAY 1986 --- REVISED NOVEMBER 1990

# RAS only refresh timing tw(RL) $V_{IH}$ RAS $V_{IL}$ td(RHCL)R $v_{\text{IH}}$ CAS VIL td(CHRL) th(RA) VIH Row Row $v_{IL}$ $V_{IH}$ ۷он HI-Z VOL

# TMS4C1024, TMS4C1025, TMS4C1027 1 048 576-BIT DYNAMIC RANDOM-ACCESS MEMORIES


SMGS024F --- MAY 1986 --- REVISED NOVEMBER 1990




# TMS4C1024, TMS4C1025, TMS4C1027 1 048 576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

SMGS024F --- MAY 1986 --- REVISED NOVEMBER 1990

## automatic (CAS-before-RAS) refresh timing



# device symbolization



DJ Package†

SMGS128A — DECEMBER 1989 — REVISED DECEMBER 1990

- 131 072 × 8 Organization
- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

4	CCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR
	(trac)	(tCAC)	(tCAA)	WRITE
•	•			CYCLE
	(MAX)	(MAX)	(MAX)	(MAX)
'48C128/C138-70	70 ns	25 ns	40 ns	130 ns
'48C128/C138-80	80 ns	25 ns	40 ns	150 ns
'48C128/C138-10	100 ns	30 ns	45 ns	180 ns

- TMS48C128 Enhanced Page Mode
   Operation with CAS-Before-RAS Refresh
- TMS48C138 Write-Per-Bit Operation
- Long Refresh Period . . .
   512-Cycle Refresh in 8 ms (Max)
- 3-State Unlatched Output
- Lower Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs and Clocks Are TTL Compatible
- High-Reliability Plastic 24/26-lead
   300-Mil-Wide Surface Mount (SOJ) Package
- Operating Free-Air Temperature Range ... 0°C to 70°C

	D0 1 40	mage.	
	(Top \	√iew)	
DQ1 DQ2 DQ3 DQ4 <u>W</u> RAS	[ 1 [ 2 [ 3 [ 4 [ 5 [ 6	26 ] 25 ] 24 ] 23 ] 22 ] 21 ]	V <sub>SS</sub> DQ8 DQ7 DQ6 DQ5 CAS
NC A0 A1 A2 A3 Vcc	[ 8	19 ] 18 ] 17 ] 16 ] 15 ]	G A8 A7 A6 A5

†The package is shown for pinout reference only.

PIN NOMENCLATURE						
A0-A8	Address Inputs					
CAS	Column-Address Strobe					
DQ1-DQ8	Data In/Data Out					
G	Data-Output Enable					
NC	No Connect					
RAS	Row-Address Strobe					
$\overline{W}$	Write Enable					
Vcc	5-V Supply					
V <sub>SS</sub>	Ground					

#### description

The TMS48C128 and the TMS48C138 series are high-speed, 1 048 576-bit dynamic random-access memories organized as 131 072 words of eight bits each. They employ state-of-the-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

These devices feature maximum  $\overline{RAS}$  access times of 70 ns, 80 ns, and 100 ns. Maximum power dissipation is as low as 413 mW operating and 11 mW standby on 80 ns devices.

The EPIC™ technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. I<sub>CC</sub> peaks are 140 mA typical, and a − 1-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS48C128 and TMS48C138 are offered in a 300-mil 24/26-lead plastic surface mount SOJ (DJ suffix) package. This package is characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.



SMGS128A -- DECEMBER 1989 -- REVISED DECEMBER 1990

#### operation

#### enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{CAS}$  page cycle time used. With minimum  $\overline{CAS}$  page cycle time, all 256 columns specified by column addresses A0 through A7 can be accessed without intervening  $\overline{RAS}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the TMS48C128 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as "enhanced page mode." Valid column address may be presented immediately after  $t_{RAH}$  (row address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{CAC}$  max (access time from  $\overline{CAS}$  low) if  $t_{CAA}$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{CAC}$  or  $t_{CAP}$  (access time from rising edge of  $\overline{CAS}$ ).

# write-per-bit operation (TMS48C138)

The  $\overline{W}$  pin selects the write-per-bit option. The TMS48C138 is equipped with two modes of write operations. If  $\overline{W}$  is held low on the falling edge of  $\overline{RAS}$  (during a random access operation), the write-per-bit mode is enabled. When  $\overline{RAS}$  has latched the write-per-bit mask on-chip, input data is driven onto the DQ pins and is latched on the falling edge of the latter of  $\overline{CAS}$  or  $\overline{W}$  (for early write operation,  $\overline{W}$  can remain low for the entire  $\overline{RAS}$  low period). If a 0 is strobed into a particular I/O pin on the falling edge of  $\overline{RAS}$ , then the write circuits for that particular I/O. If a 1 is strobed into a particular I/O pin on the falling edge of  $\overline{RAS}$ , then the write circuits for that particular I/O will not be inhibited and data will be written from that I/O.

Important: The write-per-bit operation is selected only if  $\overline{W}$  is held low on the falling edge of  $\overline{RAS}$ . If  $\overline{W}$  is held high on the falling edge of  $\overline{RAS}$ , the write-per-bit function is not enabled and the write operation is identical to a standard ×4 or ×8 DRAM, with all I/Os being written by the data appearing on the DQ pins when the latter of  $\overline{W}$  or  $\overline{CAS}$  is brought low.

 W
 DQ1-DQ8
 MODE

 1
 X
 Write enable at DQ1-DQ8

 0
 1
 Write to DQ enabled

 0
 0
 Write to DQ disabled

Table 1. State When RAS Falls

#### SMGS128A - DECEMBER 1989 - REVISED DECEMBER 1990

#### address (A0 through A8)

Seventeen address bits are required to decode 131 072 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched on to the chip by the row-address strobe ( $\overline{RAS}$ ). Then eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the first column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from the standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out will remain in the high-impedance state for the entire cycle, permitting a write operation with  $\overline{G}$  grounded.

#### data in (DQ1-DQ8)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{G}$  must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

#### data out (DQ1-DQ8)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{CAS}}$  and  $\overline{\text{G}}$  are brought low. In a read cycle the output becomes valid after the access time interval  $t_{\text{CAC}}$  that begins with the negative transition of  $\overline{\text{CAS}}$  as long as  $t_{\text{RAC}}$  and  $t_{\text{CAA}}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{\text{CAS}}$  and  $\overline{\text{G}}$  are low.  $\overline{\text{CAS}}$  or  $\overline{\text{G}}$  going high returns it to a high-impedance state.

#### output enable (G)

 $\overline{G}$  controls the impedance of the output buffers. When  $\overline{G}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{G}$  low during a normal cycle will activate the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until either  $\overline{G}$  or  $\overline{CAS}$  is brought high.

SMGS128A — DECEMBER 1989 — REVISED DECEMBER 1990.

#### refresh

A refresh operation must be performed at least once every eight milliseconds to retain data. This can be achieved by strobing each of the 512 rows (A0-A8). A normal read or write cycle will refresh all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at V<sub>IL</sub> after a read operation and cycling RAS after a specified precharge period, similar to a RAS-only refresh cycle.


#### CAS-before-RAS refresh

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{\text{CSR}}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{\text{CHR}}$ ). For successive  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh option.

#### power-up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after power-up to the full  $V_{CC}$  level.

## logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SMGS128A — DECEMBER 1989 — REVISED DECEMBER 1990

#### functional block diagram



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

1 V to 7 V
– 1 V to 7 V
50 mA
1 W
0°C to 70°C
– 65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	МОМ	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		٧
VIH	High-level input voltage	2.4		6.5	· V
VIL	Low-level input voltage (see Note 2)	-1 <sup>†</sup>		0.8	٧
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



<sup>†</sup> Characterized at 5.5 V VCC.

SMGS128A - DECEMBER 1989 - REVISED DECEMBER 1990

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		28-70 38-70		28-80 38-80	'48C128-10 '48C138-10		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
Voн	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		٧	
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧	
11	Input current (leakage)	V <sub>I</sub> = 0 to 5.8 V, V <sub>CC</sub> = 5 V, All other pins = 0 to V <sub>CC</sub>		± 10		± 10		± 10	μΑ	
lo	Output current (leakage)	$\frac{V_O}{CAS}$ high		± 10		± 10		± 10	μΑ	
ICC1	Read/write cycle current	t <sub>RWC</sub> = minimum, V <sub>CC</sub> = 5.5 V		85		80		70	mA	
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V		2		2		2	mA	
lcc3	Average refresh circuit (RAS-only or CBR)	t <sub>RWC</sub> = minimum, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)		80		75		65	mA	
ICC4	Average page current	tpc = minimum, Vcc = 5.5 V, RAS low, CAS cycling		60		50		45	mA	

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER	MIN	TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs			5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs			. 7	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input			7	pF
C <sub>i(G)</sub>	Input capacitance, output-enable input			7	pF
СО	Output capacitance			7	pF

NOTE 3:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

PARAMETER		′48C1 ′48C1		'48C128-80 '48C138-80		'48C128-10 '48C138-10		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	1
tCAC	Access time from CAS low		25		25		30	ns
tCAA	Access time from column address		40		40		45	ns
tRAC	Access time from RAS low		70		80		100	ns
†GAC	Access time from G low		25		25		30	ns
t <sub>CAP</sub>	Access time from column precharge		45		45		50	ns
tOFF	Output disable time after CAS high (see Note 4)	0	20	0	20	0	25	ns
tGOFF	Output disable time after G high (see Note 4)	0	20	0	20	0	25	ns

NOTE 4: topp and toops are specified when the output is no longer driven.



SMGS128A — DECEMBER 1989 — REVISED DECEMBER 1990

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

		'48C128-70 '48C138-70		l	128-80 138-80	'48C	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	
†RC	Read cycle time (see Note 6)	130		150		180		ns
twc	Write cycle time	130		150		180		ns
tRWC	Read-write/read-modify-write cycle time	185		205		245		ns
tPC	Page-mode read or write cycle time (see Note 7)	50		50		55		ns
tPCM	Page-mode read-modify-write cycle time	105		105		120		ns
tCP	Pulse duration, CAS high	10		10		10		ns
tCAS	Pulse duration, CAS low (see Note 8)	25	10 000	25	10 000	30	10 000	ns
tRP	Pulse duration, RAS high (precharge)	50		60		70		ns
tRAS	Non-page-mode pulse duration, RAS low (see Note 9)	70	10 000	80	10 000	100	10 000	ns
tRASP	Page-mode pulse duration, RAS low (see Note 9)	70	100 000	80	100 000	100	100 000	ns
tWP	Write pulse duration	15		15		15		ns
tASC	Column-address setup time before CAS low	0		0		0		ns
t <sub>ASR</sub>	Row-address setup time before RAS low	0		0		0		ns
tDS	Data setup time before $\overline{W}$ low (see Note 10)	0		0		0		ns
tRCS	Read setup time before CAS low	0		0		0		ns
twcs	W-low setup time before CAS low (see Note 11)	0		0		0		ns
†CWL	W-low setup time before CAS high	20		20		25		ns
tRWL	W-low setup time before RAS high	20		20		25		ns
<sup>t</sup> CAH	Column-address hold time after CAS low (see Note 10)	15		15		20		ns
<sup>t</sup> RAH	Row-address hold time after RAS low	. 10		12		15		ns
<sup>t</sup> AR	Column-address hold time after RAS low (see Note 12)	55		60		70		ns
<sup>t</sup> DH	Data hold time after CAS low (see Note 10)	15		15		20		ns
<sup>t</sup> DHR	Data hold time after RAS low (see Note 12)	55		60		70		ns
<sup>t</sup> RCH	Read hold time after CAS high (see Note 13)	0		0		0		ns
tRRH	Read hold time after RAS high (see Note 13)	0		0		10		ns
tWCH	Write hold time after CAS low (see Note 11)	15		15		20		ns
twcr	Write hold time after RAS low (see Note 12)	55		60		70		ns

#### Continued next page.

- NOTES: 5. Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.
  - 6. All cycle times assume  $t_T = 5$  ns.

  - 7. To guarantee t<sub>C</sub>(P) min, t<sub>SU(CA)</sub> should be greater than or equal to t<sub>W</sub>(CH).
     8. In a read-modify-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (tCAS).
  - 9. In a read-modify-write cycle, t<sub>RWD</sub> and t<sub>RWL</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (tRAS).
  - 10. Later of CAS or W in write operations.
  - 11. Early write operation only.
  - 12. The minimum value is measured when  $t_{\mbox{RCD}}$  is set to  $t_{\mbox{RCD}}$  min as a reference.
  - 13. Either tRCH or tRRH must be satisfied for a read cycle.



SMGS128A — DECEMBER 1989 — REVISED DECEMBER 1990

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5) (concluded)

		'48C128-70 '48C138-70			28-80 38-80	′48C1 ′48C1		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> GH	G command hold time	20		20		25		ns
<sup>t</sup> CSH	Delay time, RAS low to CAS high	70		80		100		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	25		25		30		ns
tCWD	Delay time, CAS low to W low (see Note 14)	55		55		65		ns
tRCD	Delay time, RAS low to CAS low (see Note 15)	20	45	22	55	25	70	ns
tRAD	Delay time, RAS low to column address (see Note 15)	15	30	17	40	20	55	ns
tRAL	Delay time, column address to RAS high	40		40		45		ns
tCAL	Delay time, column address tó CAS high	40		40		45		ns
tRWD	Delay time, RAS low to W low (see Note 14)	100		110		135		ns
tAWD	Delay time, column address to W low (see Note 14)	70		70		80		ns
tCLZ	Delay time, CAS low to DQ in low-Z	0		0		0		ns
tGDD	Delay time, G high before data at DQ	20		20		25		ns
tGSR	Delay time, G low to RAS high	25		25		30		ns
tCHR	Delay time, RAS low to CAS high (see Note 16)	15		20		25		ns
tCSR	Delay time, CAS low to RAS low (see Note 16)	10		10		10		ns
tRPC	Delay time, RAS high to CAS low (see Note 16)	0		0		0		ns
twBS	Write-per-bit setup time	0		0		0		ns
twBH	Write-per-bit hold time	10		10		10		ns
twds	Write-per-bit selection setup time	0		0		0		ns
tWDH	Write-per-bit selection hold time	10		10		10		ns
†REF	Refresh time interval		. 8		8		8	ms
tŢ	Transition time	3	50	3	50	3	50	ns

NOTES: 5. Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min.

- 14. Read-modify-write operation only.
- 15. Maximum value specified only to guarantee access time.
- 16. CAS-before-RAS refresh only.

SMGS128A — DECEMBER 1989 — REVISED DECEMBER 1990





Figure 1. Load Circuits For Timing Parameters


# read cycle timing




NOTE 17: Output may go from high impedance to an invalid data state prior to the specified access time.

# SMGS128A — DECEMBER 1989 — REVISED DECEMBER 1990


## early write cycle timing



## early write cycle (write-per-bit selected)




# write cycle timing




NOTE 10: Later of  $\overline{CAS}$  or  $\overline{W}$  in write operation.

## write cycle (write-per-bit selected)




SMGS128A -- DECEMBER 1989 -- REVISED DECEMBER 1990

## read-modify-write cycle (write-per-bit selected)




## read-modify-write cycle timing



SMGS128A — DECEMBER 1989 — REVISED DECEMBER 1990


## enhanced page-mode read cycle timing



NOTES:17. Output may go from high impedance to an invalid data state prior to the specified access time.

- 18. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
- 19. Access time is tCAP or tCAA dependent.


# enhanced page-mode write cycle timing



NOTES:20. A read cycle or a read-modify-write cycle can be intermixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.


21. Referenced to CAS or W, whichever occurs last.

## enhanced page-mode write cycle (write-per-bit selected)



SMGS128A - DECEMBER 1989 - REVISED DECEMBER 1990


# enhanced page-mode read-modify-write cycle timing




NOTES:17. Output may go from high impedance to an invalid data state prior to the specified access time.

22. A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write cycle timing specifications are not violated.

#### enhanced page-mode read-modify-write cycle (write-per-bit selected)




#### **RAS-only refresh timing**




SMGS128A — DECEMBER 1989 — REVISED DECEMBER 1990

#### hidden refresh cycle



#### automatic (CAS-before-RAS) refresh cycle timing



# TMS48C128, TMS48C138 131 072-WORD BY 8-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES SMGS128A — DECEMBER 1989 — REVISED DECEMBER 1990



#### **DYNAMIC RANDOM-ACCESS MEMORY**

SMHS410B — SEPTEMBER 1989 — REVISED JANUARY 1991

This Data Sheet is Applicable to All TMS44100s Symbolized With Revision "B" and Subsequent Revisions as Described on Page 5-106.

- Organization . . . 4 194 304 × 1
- Single 5-V Power Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	(trac)	(tCAC)	(taa)	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
TMS44100-60	60 ns	15 ns	30 ns	110 ns
TMS44100-70	70 ns	18 ns	35 ns	130 ns
TMS44100-80	80 ns	20 ns	40 ns	150 ns
TMS44100-10°	100 ns	25 ns	45 ns	180 ns

- Enhanced Page-Mode Operation for Faster Memory Access
  - -- Higher Data Bandwidth than Conventional Page-Mode Parts
  - Random Single-Bit Access Within a Row With a Column Address
- CAS-Before-RAS Refresh
- Long Refresh Period . . .
   1024-Cycle Refresh in 16 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC<sup>™</sup> CMOS Process
- All Inputs/Outputs and Clocks are TTL Compatible

DM and DJ Packages <sup>†</sup> (Top Vlew)				ckage† Vlew)
A1	1 26 2 25 3 24 4 23 5 22 9 18 10 17 11 16 12 15 13 14	VSS Q CAS NC A9 A8 A7 A6 A5 A4	A9 1 Q 3 D 5 RAS 7 NC 9 A0 11 A2 13 Vcc 15 A5 17	2 CAS 4 C Vss 6 W 8 A10 10 NC 12 A1 14 A3 16 A4 18 A6 20 A8

<sup>†</sup>The packages shown are for pinout reference only.

PI	N NOMENCLATURE
A0-A10	Address Inputs
CAS	Column-Address Strobe
D	Data In
NC .	No Connection
Q	Data Out
RAS	Row-Address Strobe
₩	Write Enable
Vcc	5-V Supply
V <sub>SS</sub>	Ground

- High-Reliability Plastic 300-mil and 350-mil 20/26-Lead Surface Mount (SOJ) Packages and a 20-Pin Zig-Zag In-line Package
- Operating Free-Air Temperature Range
   ...0°C to 70°C

#### description

The TMS44100 series are high-speed 4 194 304-bit dynamic random-access memories, organized as 4 194 304 words of one bit each. They employ state-of-the-art EPIC<sup>™</sup> (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

These devices feature maximum  $\overline{RAS}$  access times of 60 ns, 70 ns, 80 ns, and 100 ns. Maximum power dissipation is as low as 360 mW operating and 6 mW standby.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS44100 is offered in a 300-mil 20/26-lead plastic surface mount SOJ package (DJ suffix), a 350-mil 20/26-lead plastic surface mount SOJ package (DM suffix), and a 20-pin plastic ZIP package (SD suffix). All packages are characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.

Texas Instruments

#### TMS44100 4 194 304-BIT

#### **DYNAMIC RANDOM-ACCESS MEMORY**

SMHS410B — SEPTEMBER 1989 — REVISED JANUARY 1991

#### operation

#### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the CAS page cycle time used.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the TMS44100 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as the column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as *enhanced page mode*. Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{CAC}$  max (access time from  $\overline{CAS}$  low), if  $t_{AA}$  max (access time from column address) has been satisfied. In the event that column addresses for the next cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{CAC}$  or  $t_{CPA}$  (access time from rising edge of  $\overline{CAS}$ ).

#### address (A0 through A10)

Twenty address bits are required to decode 1 of 4 194 304 storage cell locations. Eleven row-address bits are set up on inputs A0 through A10 and latched onto the chip by the row-address strobe (RAS). The eleven column-address bits are set up on pins A0 through A10 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffer.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out will remain in the high-impedance state for the entire cycle, permitting common I/O operation.

#### data in (D)

Data is written during a write or read-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle the output becomes valid after the access time interval  $t_{CAC}$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_{RAC}$  and  $t_{AA}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  is low;  $\overline{CAS}$  going high returns it to a high-impedance state. In a delayed-write or read-write cycle, the output will follow the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least once every sixteen milliseconds to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding  $\overline{\text{CAS}}$  at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used



for a  $\overline{\text{RAS}}$ -only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{CAS}}$  at  $V_{\text{IL}}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored during the hidden refresh cycles.

#### CAS-before-RAS refresh

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  [see parameter  $t_{\text{CSR}}$ ] and holding it low after  $\overline{\text{RAS}}$  falls [see parameter  $t_{\text{CHR}}$ ]. For successive  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally.

#### power-up


To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or  $\overline{CAS}$ -before- $\overline{RAS}$ ) cycle.

#### test mode

An industry standard Design For Test (DFT) mode is incorporated in the TMS44100. A  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  cycle with  $\overline{\text{W}}$  low (WCBR) cycle is used to enter test mode. In the test mode, data is written into and read from eight sections of the array in parallel. Data is compared upon reading and if all bits are equal, the data out pin will go high. If any one bit is different, the data out pin will go low. Any combination of read, write, read-write, or page-mode can be used in the test mode. The test mode function reduces test times by enabling the 4 meg DRAM to be tested as if it were a 512K DRAM, where row address 10, column address 10, and also column address 0 are not used. A  $\overline{\text{RAS}}$ -only or CBR refresh cycle is used to exit the DFT mode.




### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the 20/26 pin SOJ package.

#### functional block diagram



absolute maximum ratings over operating free-air temperature range (	unless otherwise noted)†
Voltage range on any pin (see Note 1)	– 1 V to 7 V
Voltage range on V <sub>CC</sub>	1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	55°C to 150°C

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TMS44100-60 TMS44100-7			100-70	TMS44	100-80	TMS44100-10		UNIT
	FANAMETEN	1231 CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧
11	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5.5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		± 10		± 10		± 10	μΑ
lo	Output current (leakage)	$V_O = 0$ to $V_{CC}$ , $V_{CC} = 5.5$ V, $\overline{CAS}$ high		± 10		± 10		± 10		± 10	μА
lCC1	Read or write cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		95		85		75		65	mA
lCC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)		2		2		2		2	mA
		After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS)		1		1		1		1	mA
ССЗ	Average refresh current (RAS-only or CBR) (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)		95		85		75		65	mA
ICC4	Average page current (see Note 4)	tpc = minimum, Vcc = 5.5 V, RAS low, CAS cycling		70		60		50		40	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{\parallel L}$ .

4. Measured with a maximum of one address change while CAS = VIH.



<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER	MIN	TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs			5	pF
C <sub>i(D)</sub>	Input capacitance, data input			5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs			7	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input			7	pF
CO	Output capacitance			7	рF

NOTE 5:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TMS44100-60		TMS44100-70		TMS44100-80		TMS44100-10	
			MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>AA</sub>	Access time from column-address		30		35		40		45	ns
tCAC	Access time from CAS low		15		18		20		25	ns
tCPA	Access time from column precharge		35		40		45		50	ns
tRAC	Access time from RAS low		60		70		80		100	ns
tCLZ	CAS to output in low Z	0		0		0		0		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	0	25	ns

NOTE 6: topp is specified when the output is no longer driven.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature

		TMS	44100-60	TMS44100-70		TMS44100-80		TMS44100-10		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
tRC	Random read or write cycle (see Note 7)	110		130		150		180		ns
tRWC	Read-write cycle time	130		153		175		210		ns
<sup>t</sup> PC	Page-mode read or write cycle time (see Note 8)	40		45		50		55		ns
†PRWC	Page-mode read-write cycle time	60		68		75		85	·.	ns
tRASP	Page-mode pulse duration, RAS low (see Note 9)	60	100 000	70	100 000	80	100 000	100	100 000	ns
<sup>t</sup> RAS	Non-page-mode pulse duration, RAS low (see Note 9)	60	10 000	70	10 000	80	10 000	100	10 000	ns
tCAS	Pulse duration, CAS low (see Note 10)	15	10 000	18	10 000	20	10 000	25	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		70		ns
twp	Write pulse duration	15		15		15		20		ns
tASC	Column-address setup time before CAS low	0		0		0		0		ns
t <sub>ASR</sub>	Row-address setup time before RAS low	0		0		0	-	0		ns
tDS	Data setup time (see Note 11)	0		0		0		0		ns
tRCS	Read setup time before CAS low	0		0		0		0		ns
tCWL	W-low setup time before CAS high	15		18		20		25		ns
tRWL	W-low setup time before RAS high	15		18		20		25		ns
twcs	W-low setup time before CAS low (Early write operation only)	0		0		0		0		ns
twsR	W-high setup time (CAS-before-RAS refresh only)	10		10		10		10		ns
twrs	W-low setup time (test mode only)	10		10		10		10		ns
†CAH	Column-address hold time after CAS low	10		15		15		20		ns
tDHR	Data hold time after RAS low (see Note 13)	50		55		60		75		ns
<sup>t</sup> DH	Data hold time (see Note 10)	10		15		15		20		ns
<sup>t</sup> AR	Column-address hold time after RAS low (see Note 13)	50		55		60		75		ns
t <sub>RAH</sub>	Row-address hold time after RAS low	10		10		10		15		ns
tRCH	Read hold time after CAS high (see Note 12)	0		0		0		0		ns
tRRH	Read hold time after RAS high (see Note 12)	0		0		0		0		ns
twch	Write hold time after CAS low (Early write operation only)	15		15		15		20		ns
twcr	Write hold time after RAS low (see Note 12)	50		55		60		75		ns
twhr	W-high hold time (CAS-before-RAS refresh only)	10		10		10		10		ns
tWTH	W-low hold time (test mode only)	10		10		10		10		ns
tAWD	Delay time, column address to $\overline{W}$ low (Read-write operation only)	30		35		40		45		ns

#### Continued next page.

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

- 8. To assure tpc min, tASC should be greater than or equal to tcp. 9. In a read-write cycle, tRWD and tRWL must be observed.
- 10. In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.
  11. Referenced to the later of CAS or W in write operations.
- 12. Either tare or tare must be satisfied for a read cycle.
- 13. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.



# timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		TMS44100-60		TMS44100-70		TMS44100-80		TMS44100-10		UNIT
l		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
tCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	15		15		20		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		100		ns
tCSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10		10		10		10		ns
tCWD	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (Read-write operation only)	15		18		20		25		ns
tRAD	Delay time, RAS low to column-address (see Note 14)	15	30	15	35	15	40	20	50	ns
tRAL	Delay time, column-address to RAS high	30		35		40		45		ns
†CAL	Delay time, column address to CAS high	30		35		40		45		ns
tRCD	Delay time, RAS low to CAS low (see Note 14)	20	45	20	52	20	60	25	75	ns
tRPC	Delay time, RAS high to CAS low	0		0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		25		ns
tRWD	Delay time, $\overline{RAS}$ low to $\overline{W}$ low (Read-write operation only)	60		70		80		100		ns
tTAA	Access time from address (test mode)	35		40		45		50		ns
tTCPA	Access time from column precharge (test mode)	40		45		50		55		ns
tTRAC	Access time from RAS (test mode)	65		75		85		105		ns
tREF	Refresh time interval		16		16		16		16	ms
t⊤	Transition time	2	50	2	50	2	50	2	50	ns

NOTE 14: The maximum value is specified only to assure access time.

#### PARAMETER MEASUREMENT INFORMATION






Figure 1. Load Circuits for Timing Parameters

#### read cycle timing t<sub>RAS</sub> $v_{iH}$ RAS $\nu_{\text{IL}}$ tcsh **t**RCD tCRP. tRSH - tT tCAS. $v_{\text{IH}}$ CAS $v_{IL}$ † tRAD tASC **tRAL** <sup>t</sup>RAH tCAL. VIH. Don't Care X Row Column $V_{IL}$ **t**RCS tRCH - tCAH $V_{IH}$ Don't Care Don't Care ۷<sub>IL</sub> <sup>t</sup>CAC tOFF ۷он Valid (see Note 15) VOL tCLZ - tRAC


NOTE 15: Output may go from three-state to an invalid data state prior to the specified access time.

#### early write cycle timing






#### read-write cycle timing



NOTE 15: Output may go from three-state to an invalid data state prior to the specified access time.


#### enhanced page-mode read cycle timing



NOTES: 15. Output may go from three-state to an invalid data state prior to the specified access time.

Access time is t<sub>CPA</sub> or t<sub>AA</sub> dependent.


#### enhanced page-mode write cycle timing



NOTES: 17. Referenced to  $\overline{CAS}$  or  $\overline{W}$ , whichever occurs last.

18. A read cycle or a read-write cycle can be intermixed with write cycle as long as read and read-write timing specifications are not violated.


#### enhanced page-mode read-write cycle timing




NOTES: 15. Output may go from three-state to an invalid data state prior to the specified access time.

19. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.


#### RAS-only refresh timing



NOTE 20: A10 is a don't care.




#### hidden refresh cycle (read)




hidden refresh cycle (write) Refresh Cycle **Memory Cycle** Refresh Cycle t<sub>RP</sub> tRP -tRAS → tRAS → ۷ін RAS ٧ıL tCHR -- tCAS  $V_{1H}$ CAS  $v_{IL}$ tCAH **t**ASC <sup>t</sup>RAH tAR Don't Care Col A0-A10 <sup>t</sup>RRH - twhr twcs twsR **tWCR** tDHR tDS  $v_{\text{IH}}$  $V_{IL}$ νон HI-Z Q VOL



#### test mode entry cycle



#### device symbolization




This Data Sheet is Applicable to All TMS44101s Symbolized with Revision "B" and Subsequent Revisions as Described on Page 5-124.

- Organization . . . 4 194 304 × 1
- Single 5-V Power Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	(trac)	(tCAC)	(taa)	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
TMS44101-60	60 ns	15 ns	30 ns	110 ns
TMS44101-70	70 ns	18 ns	35 ns	130 ns
TMS44101-80	80 ns	20 ns	40 ns	150 ns
TMS44101-10	100 ns	25 ns	45 ns	180 ns

- 4-Bit Nibble Mode Operation
  - Four Sequential Single-Bit Access
     Within a Row by Toggling CAS
- CAS-Before-RAS Refresh
- Long Refresh Period . . .
   1024-Cycle Refresh in 16 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC<sup>™</sup> CMOS Process
- All Inputs/Outputs and Clocks are TTL Compatible



<sup>†</sup>The packages shown are for pinout reference only.

PI	N NOMENCLATURE
A0-A10	Address Inputs
CAS	Column-Address Strobe
D	Data In
NC	No Connection
Q	Data Out
RAS	Row-Address Strobe
W	Write Enable
Vcc	5-V Supply
Vss	Ground

- High-Reliability Plastic 300-mil and 350-mil 20/26-Lead Surface Mount (SOJ) Packages and a 20-Pin Zig-Zag In-line Package
- Operating Free-Air Temperature Range . . . 0°C to 70°C

#### description

The TMS44101 series are high-speed 4 194 304-bit dynamic random-access memories, organized as 4 194 304 words of one bit each. They employ state-of-the-art EPIC<sup>™</sup> (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

These devices feature maximum  $\overline{\text{RAS}}$  access times of 60 ns, 70 ns, 80 ns, and 100 ns. Maximum power dissipation is as low as 360 mW operating and 6 mW standby.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS44101 is offered in a 350-mil 20/26-lead plastic surface mount SOJ package (DM suffix), a 300-mil 20/26-lead plastic surface mount SOJ package (DJ suffix), and a 20-pin plastic ZIP package (SD suffix). All packages are quaranteed for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.



#### operation

#### nibble mode

Nibble-mode operation allows high-speed read, write, or read-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at tCAC as long as tRAC and tAA are satisfied. The next sequential bits can be read or written by cycling CAS while RAS remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Row A10 and column A10 provide the two binary bits for initial selection, with row A10 being the least-significant address and column A10 being the most significant. Therefore, the falling edge of CAS will access the next bit of the circular 4-bit nibble in the following sequence



Data written in a sequence of more than 4 consecutive cycles shall be capable of being read back without exiting from the nibble mode. In a sequence of consecutive nibble-mode cycles the control of the high-impedance state for the data out (Q) pin is determined by each individual cycle. This facilitates fully mixed nibble-mode cycles (e.g., read/write/read-write, etc.)

#### address (A0 through A10)

Twenty address bits are required to decode 1 of 4 194 304 storage cell locations. Eleven row-address bits are set up on inputs A0 through A10 and latched onto the chip by the row-address strobe (RAS). The eleven column-address bits are set up on pins A0 through A10 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffer.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{\text{CAS}}$  (early write), data out will remain in the high-impedance state for the entire cycle, permitting common I/O operation.

#### data in (D)

Data is written during a write or read-write cycle. Depending on the mode of operation, the falling edge of CAS or  $\overline{W}$  strobes data into the on-chip data latch. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by CAS with setup and hold times referenced to this signal. In a delayed-write or read-write cycle,  $\overline{\sf CAS}$  will already be low, thus the data will be strobed in by  $\overline{\sf W}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{CAS}}$  is brought low. In a read cycle the output becomes valid after the access time interval  $t_{\text{CAC}}$  that begins with the negative transition of  $\overline{\text{CAS}}$  as long as  $t_{\overline{\text{RAC}}}$  and  $t_{\overline{\text{AA}}}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{\sf CAS}$  is low;  $\overline{\sf CAS}$  going high returns it to a high-impedance state. In a delayed-write or read-write cycle, the output will follow the sequence for the read cycle.



#### refresh

A refresh operation must be performed at least once every sixteen milliseconds to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding  $\overline{\text{CAS}}$  at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{CAS}}$  at  $V_{\text{IL}}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored during the hidden refresh cycles.

#### CAS-before-RAS refresh

CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS [see parameter t<sub>CSR</sub>] and holding it low after RAS falls [see parameter t<sub>CHR</sub>]. For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.


#### power-up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CAS-before-RAS) cycle.

#### test mode


An industry standard Design For Test (DFT) mode is incorporated in the TMS44101. A  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  cycle with  $\overline{\text{W}}$  low (WCBR) cycle is used to enter the test mode. In the test mode, data is written into and read from eight sections of the array in parallel. Data is compared upon reading and if all bits are equal, the data out pin will go high. If any one bit is different, the data out pin will go low. Any combination read, write, read-write, or page-mode can be used in the test mode. The test mode function reduces test times by enabling the 4 meg DRAM to be tested as if it were a 512K DRAM, where row address 10, column address 10, and also column address 0 are not used. A  $\overline{\text{RAS}}$ -only or CBR refresh cycle is used to exit the DFT mode.

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the 20/26 pin SOJ package.

#### functional block diagram





#### 

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	· -1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	DADAMETED	TEST COMPLETIONS	TMS44101-60		TMS44101-70		TMS44101-80		TMS44101-10			
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		2.4		V	
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	.V	
1 <sub>1</sub>	Input current (leakage) <sup>‡</sup>	V <sub>I</sub> = 0 to 6.5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		± 10		± 10		± 10	μА	
Ю	Output current (leakage)‡	VO = 0 to VCC, CAS high		± 10		± 10		± 10		± 10	μА	
ICC1	Read or write cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		95		85		75		65	mA	
	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)		2		2		2		2	mA	
ICC2		After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V		1		1		1		1	IIIA	
ICC3	Average refresh current (RAS-only or CBR) (see Note 3)‡	RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)	-	95		85		75		65	mA	
ICC5	Average nibble mode current‡	RAS low, CAS cycling		70		60		50		40	mA	

<sup>&</sup>lt;sup>‡</sup> Minimum cycle, V<sub>CC</sub> = 5.5 V.

NOTE 3: Measured with a maximum of one address change while RAS = VIL.



<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 4)

	PARAMETER	MIN TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		5	pF
C <sub>i(D)</sub>	Input capacitance, data input		5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		7	рF
C <sub>i(W)</sub>	Input capacitance, write-enable input		7	pF
СО	Output capacitance		7	pF

NOTE 4:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TMS44101-60		TMS44101-70		TMS44101-80		TMS44101-10	
			MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tAA	Access time from column-address		30		35		40		45	ns
tCAC	Access time from CAS low		15		18		20		25	ns
†NCAC	Access time from CAS low (nibble operation)		15		18		20		25	ns
<sup>t</sup> RAC	Access time from RAS low		60		70		80		100	ns
†CLZ	CAS to output in low Z	0		0		0		0		ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 5)	0	15	0	18	0	20	0	25	ns

NOTE 5: tOFF is specified when the output is no longer driven.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature

		TMS4	4101-60	TMS44101-70		TMS44101-80		TMS44101-10		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Random read or write cycle (see Note 6)	110		130		· 150		180		ns
tRWC	Read-write cycle time	130		153		175		210		ns
<sup>t</sup> NC	Nibble-mode read or write cycle time	35		38		40		45		ns
<sup>t</sup> NRWC	Nibble-mode read-write cycle time	55		61		65		75		ns
†RAS	Pulse duration, RAS low (see Note 7)	60	10 000	70	10 000	80	10 000	100	10 000	ns
t <sub>CAS</sub>	Pulse duration, CAS low (see Note 8)	15	10 000	18	10 000	20	10 000	25	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		10		ns
t <sub>RP</sub>	Pulse duration, RAS high (precharge)	40		50		60		70		ns
twp	Write pulse duration	15		15		15		20		ns
tASC	Column-address setup time before CAS low	0		0		0		0		ns
t <sub>ASR</sub>	Row-address setup time before RAS low	0		0		0		0		ns
tDS	Data setup time (see Note 9)	0		0		0		0		ns
tRCS	Read setup time before CAS low	0		0		0		0		ns
tCWL	W-low setup time before CAS high	15		18		20		25		ns
t <sub>RWL</sub>	W-low setup time before RAS high	15		18		20		25		ns
twcs	W-low setup time before CAS low (Early write operation only)	0		0		0		0		ns
twsR	W-high setup time (CAS-before-RAS refresh only)	10		10		10		10		ns
twrs	W-low setup time (test mode only)	10		10		10		10		ns
<sup>t</sup> CAH	Column-address hold time after CAS low	10		15		15		20		ns

Continued next page.

NOTES: 6. All cycle times assume  $t_T = 5$  ns.

- 7. In a read-write cycle, tRWD and tRWL must be observed.
- 8. In a read-write cycle, tCWD and tCWL must be observed.
- 9. Referenced to the later of CAS or W in write operations.



# timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		TMS44101-60		TMS44	101-70	TMS44101-80		TMS44101-10		
		·MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> DHR	Data hold time after RAS low	50		55		60		75		ns
<sup>t</sup> DH	Data hold time (see Note 9)	10		15		15		20		ns
<sup>t</sup> AR	Column-address hold time after RAS low	50		55		60		75	7	ns
†RAH	Row-address hold time after RAS low	10		10		10		15		ns
<sup>t</sup> RCH	Read hold time after CAS high (see Note 10)	0		0		0		0		ns
<sup>t</sup> RRH	Read hold time after RAS high (see Note 10)	0		0		0		0		ns
tWCH	Write hold time after CAS low (Early write operation only)	15		15		15		20		ns
tWCR	Write hold time after RAS low	50		55		60		75		ns
twhr	W-high hold time (CAS-before-RAS refresh only)	10		10		10		10		ns
tWTH	W-low hold time (test mode only)	10		10		10		10		ns
†AWD	Delay time, column address to $\overline{W}$ -low (Read-write operation only)	30		35		40		45		ns
<sup>†</sup> CHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	15		15		20		20		ns
<sup>t</sup> CRP	Delay time, CAS high to RAS low	0		0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		100		ns
<sup>t</sup> CSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10		10		10		10		ns
tCWD	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ -low (Read-write operation only)	15		18		20		25		ns
<sup>†</sup> RAD	Delay time, RAS low to column-address . (see Note 11)	15	30	15	35	15	40	20	50	ns
<sup>t</sup> RAL	Delay time, column-address to RAS high	30		35		40		45		ns
<sup>t</sup> CAL	Delay time, column-address to CAS high	30		35		40		45		ns
<sup>t</sup> RCD	Delay time, RAS low to CAS low (see Note 11)	20	45	20	52	20	60	25	75	ns
<sup>t</sup> RPC	Delay time, RAS high to CAS low	0		0		0		0		ns
<sup>t</sup> RSH	Delay time, CAS low to RAS high	15		18		20		25		ns
<sup>t</sup> RWD	Delay time, $\overline{RAS}$ low to $\overline{W}$ -low (Read-write operation only)	60		70		80		100		ns
<sup>t</sup> TAA	Access time from address (test mode)	35		40		45		50		ns
<sup>t</sup> TRAC	Access time from RAS (test mode)	65		75		85		105		ns
<sup>t</sup> REF	Refresh time interval		16		16		16		16	ms
tŢ	Transition time	2	50	2	50	2	50	2	50	ns

NOTES: 9. Referenced to the later of  $\overline{CAS}$  or  $\overline{W}$  in write operations.

10. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

11. The maximum value is specified only to guarantee access time.


(a) Load Circuit

# PARAMETER MEASUREMENT INFORMATION 1.31 V $V_{CC} = 5 \text{ V}$ Output Under Test $C_L = 100 \text{ pF}$ $C_L = 100 \text{ pF}$ $R_1 = 828 \Omega$ $R_2 = 295 \Omega$


Figure 1. Load Circuits for Timing Parameters

(b) Alternate Load Circuit

#### read cycle timing



NOTE 12: Output may go from three-state to an invalid data state prior to the specified access time.




#### write cycle timing tRC **t**RAS $v_{\text{IH}}$ RAS $v_{\text{IL}}$ <sup>t</sup>RSH **tRCD** <sup>t</sup>CRP tCAS tcsH $v_{\text{IH}}$ CAS VIL <sup>t</sup>ASC tCAL <sup>t</sup>RAH ◆ ─ tCAH tcp tAR t<sub>A</sub>SR $v_{iH}$ Don't Care Column VIL tCWL d—t<sub>RAD</sub> —▶ **tRWL** twcr tos $v_{\text{IH}}$ Don't Care |**←** t<sub>DH</sub> **→** tDHR- $\nu_{\text{IH}}$ Don't Care Valid Data tCLZ toff → νон Not Valid Q

 $v_{\text{OL}}$ 

#### read-write cycle timing tRWC tRAS $V_{IH}$ RAS $V_{IL}$ - tT P⊢ t<sub>RP</sub> tCAS **t**RCD ► tCRP $V_{IH}$ CAS VIL <sup>t</sup>RAH **tASC** trad → <sup>⊢</sup> tCAH $V_{IH}$ XXXXXXXX Don't Care Column $v_{iL}$ tCWL <sup>t</sup>CAH tRWL **t**RCS twp --▶ tAWD. $v_{iH}$ tCWD **t**RWD t<sub>DS</sub> --▶ $v_{IH}$ Don't Care Valid In - toff -4---tcLz -(see Note 12) νон Valid Out HI-Z VOL - tCAC - t<sub>AA</sub> -


NOTE 12: Output may go from three-state to an invalid data state prior to the specified access time.

### nibble-mode read cycle timing



NOTE 12: Output may go from three-state to an invalid data state prior to the specified access time.


### nibble-mode write cycle timing



NOTES: 13. Referenced to CAS or W, whichever occurs last.

14. The output may go to an invalid state if a late write is completed.

### nibble-mode read-write cycle timing




NOTES: 12. Output may go from three-state to an invalid data state prior to the specified access time.

15. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.


### **RAS-only refresh timing tRC** t<sub>RAS</sub> $v_{\text{IH}}$ RAS VIL tCRP ← tcrp tT tRPC - $V_{IH}$ Don't Care $v_{iL}$ <sup>t</sup>RAH **tASR** $v_{IH}$ Don't Care Row Row $v_{\mathsf{IL}}$ Don't Care Don't Care $v_{IL}$ ۷он VOL NOTE 16: A10 is a don't care. automatic (CAS-before-RAS) refresh cycle timing tRC tRAS $V_{\text{IH}}$ RAS $v_{IL}$ tCSR tRPC tCHR $v_{\text{IH}}$ CAS $V_{IL}$ twsR twnR $v_{IH}$ ۷н ۷ін $v_{iL}$ ۷он VOL

### hidden refresh cycle (read)




### hidden refresh cycle (write) Refresh Cycle Memory Cycle Refresh Cycle tRP tras tRAS -▶ $v_{iH}$ RAS $v_{IL}$ tCHR tCAS $V_{IH}$ CAS $v_{iL}$ <sup>t</sup>CAH tASC <sup>t</sup>RAH tasr. Row A0-A10 **TRRH** tw\$R tWCR. -t<sub>DH</sub> -→ <sup>t</sup>DHR tDS $\nu_{\text{IH}}$ Don't Care νон HI-Z VOL

### test mode entry cycle



### device symbolization



This Data Sheet Is Applicable to All TMS44400s Symbolized With Revision "B" and Subsequent Revisions as Described on Page 5-144.

- Organization . . . 1 048 576 × 4
- Single 5-V Power Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS	<b>ACCESS</b>	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	(trac)	(tCAC)	(taa)	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
TMS44400-60	60 ns	15 ns	30 ns	155 ns
TMS44400-70	70 ns	18 ns	35 ns	181 ns
TMS44400-80	80 ns	20 ns	40 ns	205 ns
TMS44400-10	100 ns	25 ns	50 ns	245 ns

- Enhanced Page Mode Operation for Faster Memory Access
  - Higher Data Bandwidth than
     Conventional Page-Mode Parts
  - Random Single-Bit Access Within a Row With a Column Address
- CAS-Before-RAS Refresh
- Long Refresh Period . . .
   1024-Cycle Refresh in 16 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC<sup>™</sup> CMOS Process
- All Inputs/Outputs and Clocks are TTL Compatible
- High-Reliability Plastic 300-Mil and 350-Mil 20/26-Lead Surface Mount (SOJ) Packages and 20-Pin Zig-Zag In line (ZIP) Package
- Operating Free-Air Temperature Range
   ...0°C to 70°C

#### DM AND DJ Packages<sup>†</sup> (Top View) DQ1 [ ] $V_{SS}$ DQ2 DQ4 25 WΓ 3 24 DQ3 RAS [ CAS 4 23 OE A9 🗀 22 A0 🗌 \_\_ A8 9 18 A1 □ 10 17 ☐ A7 A2 🗌 16 A6 11 ☐ A5 А3 Г 12 15 13 □ A4 v<sub>cc</sub> L 14

#### SD Package<sup>†</sup> (Top View)

OE DQ3 Vss DQ2 RAS A0 A2 Vcc A5 A7	1 3 5 7 9 11 13 15 17	2	CAS DQ4 DQ1 W A9 A1 A3 A4 A6
---	---	---	--

†The packages shown are for pinout reference only.

PI	NOMENCLATURE
A0-A9	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ4	Data in/Data Out
ŌĒ	Output Enable
RAS	Row-Address Strobe
$\overline{w}$	Write Enable
V <sub>CC</sub>	5-V Supply
V <sub>SS</sub>	Ground

#### description

The TMS44400 series are high-speed 4 194 304-bit dynamic random-access memories, organized as 1 048 576 words of four bits each. They employ state-of-the-art EPIC<sup>™</sup> (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

These devices feature maximum  $\overline{\text{RAS}}$  access times of 60 ns, 70 ns, 80 ns, and 100 ns. Maximum power dissipation is as low as 360 mW operating and 6 mW standby.

EPIC is a trademark of Texas Instruments Incorporated.



### TMS44400 1 048 576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

REV A - SMHS440B - OCTOBER 1989 - REVISED JANUARY 199

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS44400 is offered in a 300-mil 20/26-lead plastic surface mount SOJ package (DJ), a 350-mil 20/26-lead plastic surface mount SOJ package (DM) and a 20-pin zig-zag in-line package (SD suffix). All packages are characterized for operation from 0°C to 70°C.

### operation

#### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the CAS page cycle time used. With minimum CAS page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the TMS44400 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as the column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as *enhanced page mode*. Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{CAC}$  max (access time from  $\overline{CAS}$  low), if  $t_{AA}$  max (access time from column address) has been satisfied. In the event that column addresses for the next cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{CAC}$  or  $t_{CPA}$  (access time from rising edge of  $\overline{CAS}$ ).

### address (A0 through A9)

Twenty address bits are required to decode 1 of 1 048 576 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by the row-address strobe (RAS). The ten column-address bits are set up on pins A0 through A9 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffer.

### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out will remain in the high-impedance state for the entire cycle permitting a write operation independent of the state of  $\overline{OE}$ . This permits early write operation to be completed with  $\overline{OE}$  grounded.

### data in/out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  and  $\overline{OE}$  are brought low. In a read cycle the output becomes valid after all access times are satisfied. The output remains valid while  $\overline{CAS}$  and  $\overline{OE}$  are low.  $\overline{CAS}$  or  $\overline{OE}$  going high returns it to a high-impedance state. This is accomplished by bringing  $\overline{OE}$  high prior to applying data, thus satisfying  $t_{OED}$ .



### output enable (OE)

 $\overline{\text{OE}}$  controls the impedance of the output buffers. When  $\overline{\text{OE}}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{\text{OE}}$  low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until either  $\overline{\text{OE}}$  or  $\overline{\text{CAS}}$  is brought high.

#### refresh

A refresh operation must be performed at least once every sixteen milliseconds to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding  $\overline{\text{CAS}}$  at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{CAS}}$  at  $V_{\text{IL}}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored during the hidden refresh cycles.

#### CAS-before-RAS refresh

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  [see parameter  $t_{\text{CSR}}$ ] and holding it low after  $\overline{\text{RAS}}$  falls [see parameter  $t_{\text{CHR}}$ ]. For successive  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally.

#### power-up


To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CAS-before-RAS) cycle.

#### test mode


A Design For Test (DFT) mode is incorporated in the TMS44400. A  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  with  $\overline{\text{W}}$  low (WCBR) cycle is used to enter test mode. In the test mode, data is written into and read from eight sections of the array in parallel. All data is written into the array through DQ1. Data is compared upon reading and if all bits are equal, all DQ pins will go high. If any one bit is different, a DQ pin will go low. Any combination of read, write, read-write, or page-mode can be used in the test mode. The test mode function reduces test times by enabling the 1 meg  $\times$  4 DRAM to be tested as if it were a 512K DRAM where column address 0 is not used. A  $\overline{\text{RAS}}$ -only or CBR refresh cycle is used to exit the DFT mode.

REV A - SMHS440B - OCTOBER 1989 - REVISED JANUARY 1991

### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the 20/26 pin SOJ packages.



absolute maximum ratings over operating free-air temperature range (unle	ess otherwise noted)†
Voltage range on any pin (see Note 1)	– 1 V to 7 V
Voltage range on V <sub>CC</sub>	– 1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	– 55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### NOTE 1: All voltage values in this data sheet are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	DADAMETED	TEST CONDITIONS	TMS44	400-60	TMS44400-70		TMS44400-80		TMS44400-10		
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧
l <sub>l</sub>	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5.5 V, All other pins = 0 to V <sub>CC</sub>		± 10		± 10		± 10		± 10	μΑ
lo	Output current (leakage)	$V_O = 0$ to $V_{CC}$ , $V_{CC} = 5.5$ V, $\overline{CAS}$ high		± 10		± 10		± 10		± 10	μΑ
ICC1	Read or write cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		95		85		75		65	mA
		After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V (TTL)		2		2		2		2	mA
CC2	Standby current	After 1 memory cycle,  RAS and CAS high,  VIH = VCC - 0.2 V (CMOS)		1		1		1		1	mA
ССЗ	Average refresh current (RAS-only or CBR) (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)		95		85		75		65	mA
ICC4	Average page current (see Note 4)	tpc = minimum, Vcc = 5.5 V, RAS low, CAS cycling		70		60		50		40	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ .

<sup>4.</sup> Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ .



### TMS44400 1 048 576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY REV A — SMHS440B — OCTOBER 1989 — REVISED JANUARY 1991

### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER	MIN	TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs			5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs			7	рF
C <sub>i(W)</sub>	Input capacitance, write-enable input			7	pF
СО	Output capacitance			7	pF

NOTE 5:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TMS44400-60		TMS44400-70		TMS44400-80		TMS44400-10	
			MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>AA</sub>	Access time from column-address		30		35		40		45	ns
tCAC	Access time from CAS low		15		18		20		25	ns
<sup>†</sup> CPA	Access time from column precharge		35		40		45		50	ns
tRAC	Access time from RAS low		60		70		80		100	ns
tOEA	Access time from OE low		15		18		20		25	ns
tCLZ	CAS to output in low Z	0		0		0		0		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	0	25	ns
tOEZ	Output disable time after OE high (see Note 6)	0	15	0	18	0	20	0	25	ns

NOTE 6: toff and tofz are specified when the output is no longer driven.

### timing requirements over recommended ranges of supply voltage and operating free-air temperature

		TMS4	4400-60	TMS44400-70		TMS44400-80		TMS44400-10		LINUT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Random read or write cycle (see Note 7)	110		130		150		180		ns
tRWC	Read-write cycle time	155		181		205		245		ns
tPC .	Page-mode read or write cycle time (see Note 8)	40		45		50		55		ns
tPRWC	Page-mode read-write cycle time	85		96		105		120		ns
†RASP	Page-mode pulse duration, RAS low (see Note 9)	60	100 000	70	100 000	80	100 000	100	100 000	ns
†RAS	Non-page-mode pulse duration, $\overline{RAS}$ low (see Note 9)	60	10 000	70	10 000	80	10 000	100	10 000	ns
tCAS	Pulse duration, CAS low (see Note 10)	15	10 000	18	10 000	20	10 000	25	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		70		ns
twp	Write pulse duration	15		15		15		20		ns
tASC	Column-address setup time before CAS low	0		0		0		0		ns
tASR	Row-address setup time before RAS low	0		0		0		0		ns
tDS	Data setup time (see Note 11)	0		0		0		0		ns
tRCS	Read setup time before CAS low	0		0		0		0		ns
tCWL	W-low setup time before CAS high	15		18		20		25		ns
tRWL	W-low setup time before RAS high	15		18		20		25		ns
twcs	W-low setup time before CAS low (Early write operation only)	0		0		0		0		ns
twsr	W-high setup time (CAS-before-RAS refresh only)	10		10		10		10		ns
twrs	W-low setup time (test mode only)	10		10		10		10		ns
tCAH	Column-address hold time after CAS low	10		15		15		20		ns
<sup>t</sup> DHR	Data hold time after RAS low (see Note 12)	50		55		60		75		ns
<sup>t</sup> DH	Data hold time (see Note 11)	10		15		15		20		ns
<sup>t</sup> AR	Column-address hold time after RAS low (see Note 12)	50		55		60		75		ns
tRAH	Row-address hold time after RAS low	10		10		10		15		ns
<sup>t</sup> RCH	Read hold time after CAS high (see Note 13)	0		0		0		0		ns
t <sub>RRH</sub>	Read hold time after RAS high (see Note 13)	0		0		0		0		ns
twch	Write hold time after CAS low (Early write operation only)	15		15		15		20		ns
twcn	Write hold time after RAS low (see Note 12)	50		55		60		75		ns
tWHR	W-high hold time (CAS-before-RAS refresh only)	10		10		10		10		ns
twTH	W-low hold time (test mode only)	10		10		10		10		ns
tAWD	Delay time, column address to $\overline{W}$ low (Read-write operation only)	55		63		70		80		ns

Continued next page.

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

- 8. To guarantee tpc min, tASC should be greater than or equal to tcp.
- 9. In a read-write cycle, tRWD and tRWL must be observed.
- 10. In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.
  11. Referenced to the later of CAS or W in write operations.
- 12. The minimum value is measured when  $t_{\mbox{\scriptsize RCD}}$  is set to  $t_{\mbox{\scriptsize RCD}}$  min as a reference.
- 13. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.



REV A - SMHS440B - OCTOBER 1989 - REVISED JANUARY 1991

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

			TMS44400-60 T		TMS44400-70		TMS44400-80		TMS44400-10	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	15		15		20		20		ns
tCRP	Delay time, CAS high to RAS low	. 0		0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		100		ns
tCSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10		10		10		10		ns
tCWD	Delay time, CAS low to W low (Read-write operation only)	40		46		50		60		ns
tOEH	OE command hold time	15		18		20		25		ns
tOED	OE to data delay	15		18		20		25		ns
t <sub>ROH</sub>	RAS hold time referenced to OE	10		10		10		10		ns
tRAD	Delay time, RAS low to column-address (see Note 14)	15	30	15	35	15	40	20	50	ns
†RAL	Delay time, column-address to RAS high	30		35		40		45		ns
†CAL	Delay time, column address to CAS high	30		35		40		45		ns
tRCD	Delay time, RAS low to CAS low (see Note 14)	20	45	20	52	20	60	25	75	ns
†RPC	Delay time, RAS high to CAS low	0		0		0		0		ns
tRSH	Delay time, CAS low to RAS high	- 15		18		20		25		ns
tRWD	Delay time, $\overline{RAS}$ low to $\overline{W}$ low (Read-write operation only)	85		98		110		135		ns
tTAA	Access time from address (test mode)	35		40		45		50		ns
<sup>t</sup> TCPA	Access time from column precharge (test mode)	40		45		50		55		ns
tTRAC	Access time from RAS (test mode)	65		75		85		105		ns
tREF	Refresh time interval		16		16		16		16	ms
tŢ	Transition time	2	50	2	50	2	50	2	50	ns

NOTE 14: The maximum value is specified only to guarantee access time.

### PARAMETER MEASUREMENT INFORMATION






Figure 1. Load Circuits for Timing Parameters






NOTE 15: Output may go from three-state to an invalid data state prior to the specified access time.

### early write cycle timing




### write cycle timing




REV A - SMHS440B - OCTOBER 1989 - REVISED JANUARY 1991

## read-write cycle timing



NOTE 15: Output may go from three-state to an invalid data state prior to the specified access time.


### enhanced page-mode read cycle timing



NOTES: 15. Output may go from three-state to an invalid data state prior to the specified access time.

16. Access time is tCPA or tAA dependent.


### enhanced page-mode write cycle timing



NOTES: 17. Referenced to CAS or W, whichever occurs last.

18. A read cycle or a read-write cycle can be intermixed with write cycle as long as read and read-write timing specifications are not violated.


### enhanced page-mode read-write cycle timing



NOTES: 15. Output may go from three-state to an invalid data state prior to the specified access time.


19. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

### RAS-only refresh timing




### automatic (CAS-before-RAS) refresh cycle timing tRAS · VIH RAS $v_{IL}$ tRPC tCHR · VIH CAS $v_{IL}$ twsR tWHR · VIH ٧н ٧н $v_{\text{IH}}$ DQ1-DQ4 - HI-Z $v_{iL}$

### hidden refresh cycle (read)




### hidden refresh cycle (write) Refresh Cycle **Memory Cycle** Refresh Cycle tRP tRP tRAS → tras > $v_{IH}$ RAS $V_{IL}$ <sup>t</sup>CHR tCAS VIH CAS $\nu_{\text{IL}}$ tCAH **tASC** <sup>t</sup>RAH tAR tASR Don't Care A0-A9 <sup>t</sup>RRH twcs ₩ twsR twch <sup>t</sup>DH **tDHR** Valid Data X Don't Care DQ1-DQ4 Don't Care

### test mode entry cycle



### device symbolization




- Organization . . . 1 048 576 × 4
- Single 5-V Power Supply (±10% Tolerance)
- Performance Ranges:

·	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	(trac)	(tCAC)	$(t_{AA})$	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
TMS44410-60	60 ns	15 ns	30 ns	155 ns
TMS44410-70	70 ns	18 ns	35 ns	181 ns
TMS44410-80	80 ns	20 ns	40 ns	205 ns
TMS44410-10	100 ns	25 ns	45 ns	245 ns

- Enhanced Page Mode Operation for Faster Memory Access
  - Higher Data Bandwidth than
     Conventional Page-Mode Parts
  - —Random Single-Bit Access Within a Row With a Column Address
  - Write-Per-Bit Functionality
- CAS-Before-RAS Refresh
- Long Refresh Period . . . 1024-Cycle Refresh in 16 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC<sup>™</sup> CMOS Process
- All Inputs/Outputs and Clocks are TTL Compatible
- High-Reliability Plastic 300-mil and 350-mil 20/26-Lead Surface Mount (SOJ) Packages and 20-Pin Zig-Zag In line (ZIP) Package
- Operating Free-Air Temperature Range ... 0°C to 70°C

#### DM and DJ Package<sup>†</sup> (Top View)



#### SD Package<sup>†</sup> (Top View)

W3/DQ3 VSS W2/DQ2 RAS A0 A2 VCC A5	1 3 5 7 9 11 13 15 17	2	CAS W4/DQ4 W1/DQ1 WB/W A9 A1 A3 A4 A6 A8

† The packages shown are for pinout reference only.

	PIN NOMENCLATURE										
ſ	A0-A9	Address inputs									
	CAS	Column-Address Strobe									
	W1/DQ1-W4/DQ4	Write-Per-Bit Data Mask/Data In/Data Out									
1	ŌĒ	Output Enable									
1	RAS	Row-Address Strobe									
1	WB/W	Write-Per-Bit Enable/Write Enable									
1	Vcc	5-V Supply									
	$V_{SS}$	Ground									

#### description

The TMS44410 series are high-speed 4 194 304-bit dynamic random-access memories, organized as 1 048 576 words of four bits each. They employ state-of-the-art EPIC<sup>™</sup> (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

These devices feature maximum  $\overline{\text{RAS}}$  access times of 60 ns, 70 ns, 80 ns, and 100 ns. Maximum power dissipation is as low as 360 mW operating and 6 mW standby.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

EPIC is a trademark of Texas Instruments Incorporated.



### TMS44410 1 048 576-WORD BY 4-BIT WRITE-PER-BIT DYNAMIC RANDOM-ACCESS MEMORY

REV A - SMHS441 - JANUARY 1991

The TMS44410 is offered in a 350-mil 20/26-lead plastic surface mount SOJ package (DM), a 300-mil 20/26-lead plastic surface mount SOJ package (DJ), and a 20-pin zig-zag in-line package (SD suffix). These packages are quaranteed for operation from 0°C to 70°C.

#### operation

#### enhanced page-mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum  $\overline{RAS}$  low time and the CAS page cycle time used. With minimum CAS page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of RAS. The buffers act as transparent or flow-through latches while CAS is high. The falling edge of CAS latches the column addresses. This feature allows the TMS44410 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when CAS transitions low. This performance improvement is referred to as enhanced page mode. Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of CAS. In this case, data is obtained after t<sub>CAC</sub> max (access time from CAS low), if t<sub>AA</sub> max (access time from column address) has been satisfied. In the event that column addresses for the next cycle are valid at the time CAS goes high, access time for the next cycle is determined by the later occurrence of t<sub>CAC</sub> or t<sub>CPA</sub> (access time from rising edge of <del>CAS</del>).

### write-per-bit operation

The TMS44410 allows for writing only to selected quadrants using write-per-bit operations. This is accomplished by having WB/W low when RAS drops, which latches in the write mask from the Wn/DQn pins. For each quadrant which the Wn/DQn pin is held low when RAS drops, the write operations will be inhibited and will remain inhibited until RAS is taken high. The setup and hold times for both WB/W and Wn/DQn pins are referenced to the falling edge of RAS. Write-per-bit functionality can be used on all write, read-write, page-mode, and hidden refresh write cycles.

By keeping WB/W high when RAS drops, the TMS44410 will complete a standard, nonwrite-per-bit, write operation (see tWBH).

#### address (A0 through A9)

Twenty address bits are required to decode 1 of 1 048 576 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by the row-address strobe (RAS). The ten column-address bits are set up on pins A0 through A9 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffer.

### write-per-bit enable/write enable (WB/W)

The read or write mode is selected through the write-per-bit enable/write-enable (WB/W) input. A logic high on the WB/W input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When WB/W goes low prior to CAS (early write), data out will remain in the high-impedance state for the entire cycle permitting a write operation independent of the state of  $\overline{OE}$ . This permits early write operation to be completed with OE grounded.



### TMS44410 1 048 576-WORD BY 4-BIT WRITE-PER-BIT DYNAMIC RANDOM-ACCESS MEMORY

REV A - SMHS441 - JANUARY 1991

### write-per-bit data mask/data in/out (W1/DQ1-W4DQ4)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  and  $\overline{OE}$  are brought low. In a read cycle the output becomes valid after all access times are satisfied. The output remains valid while  $\overline{CAS}$  and  $\overline{OE}$  are low.  $\overline{CAS}$  or  $\overline{OE}$  going high returns it to a high-impedance state. This is accomplished by bringing  $\overline{OE}$  high prior to applying data, thus satisfying  $t_{OED}$ .

#### output enable (OE)

 $\overline{OE}$  controls the impedance of the output buffers. When  $\overline{OE}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{OE}$  low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until either  $\overline{OE}$  or  $\overline{CAS}$  is brought high.

#### refresh

A refresh operation must be performed at least once every sixteen milliseconds to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding  $\overline{CAS}$  at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{CAS}$  at  $V_{IL}$  after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle. The external address is ignored during the hidden refresh cycles.

### CAS-before-RAS refresh

CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS [see parameter t<sub>CSR</sub>] and holding it low after RAS falls [see parameter t<sub>CHR</sub>]. For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.


#### power-up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CAS-before-RAS) cycle.

#### test mode


A Design For Test (DFT) mode is incorporated in the TMS44410. A  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  with  $\overline{\text{WB/W}}$  low (WCBR) cycle is used to enter test mode. In the test mode, data is written into and read from eight sections of the array in parallel. All data is written into the array through DQ1. Data is compared upon reading and if all bits are equal, all DQ pins will go high. If any one bit is different, all the DQ pins will go low. Any combination read, write, read-write, or page-mode can be used in the test mode. The test mode function reduces test times by enabling the 1 meg × 4 DRAM to be tested as if it were a 512K DRAM where column address 0 is not used. A  $\overline{\text{RAS}}$ -only or CBR refresh cycle is used to exit the DFT mode.

### logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12, for the SOJ packages.

### functional block diagram



### TMS44410 1 048 576-WORD BY 4-BIT WRITE-PER-BIT DYNAMIC RANDOM-ACCESS MEMORY

REV A - SMHS441 - JANUARY 1991

### 

### recommended operating conditions

		MIN	МОМ	MAX	UNIT
Vcc	Supply voltage	4.5	. 5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTES: 21. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TMS44410-60		TMS44410-70		TMS44410-80		TMS44410-10		UNIT
	FANAMETEN	1EST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧
II	Input current (leakage)	V <sub>I</sub> =0 to 6.5 V, V <sub>CC</sub> = 5.5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		± 10		± 10		± 10	μΑ
Ю	Output current (leakage)	V <sub>O</sub> = 0 to V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V, CAS high		± 10		± 10		± 10		± 10	μΑ
ICC1	Read or write cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		95		85		75		65	mA
		After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V (TTL)		2		2		2		2	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS)		1		1		1		1	mA
ICC3	Average refresh current (RAS-only or CBR) (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling CAS high (RAS-only), RAS low after CAS high (CBR)		95		85		75		65	mA
ICC4	Average page current (see Note 4)	tpc = minimum, Vcc = 5.5 V, RAS low, CAS cycling		70		60		50		40	mA

NOTES: 22. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ .

23. Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ .

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 20:All voltage values in this data sheet are with respect to VSS.

### TMS44410 1 048 576-WORD BY 4-BIT WRITE-PER-BIT DYNAMIC RANDOM-ACCESS MEMORY REV A — SMHS441 — JANUARY 1991

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER	MIN	TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs			5	pF
C <sub>i(D)</sub>	Input capacitance, data inputs		-	5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs			7	pF
C <sub>i(OE)</sub>	Input capacitance, output enable			7	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input			7	pF
СО	Output capacitance			7	рF

NOTE 24: $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

		TMS44410-60		TMS44410-70		TMS44410-80		TMS44410-10		
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tAA	Access time from column-address		30		35		40		45	ns
tCAC	Access time from CAS low		15		18		20		25	ns
tCPA	Access time from column precharge		35		40		45		50	ns
†RAC	Access time from RAS low		60		70		80		100	ns
<sup>†</sup> OEA	Access time from OE low		15		18		20		25	ns
tCLZ	CAS to output in low Z	0		0		0		0		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	0	25	ns
tOEZ	Output disable time after OE high (see Note 6)	0	15	0	18	0	20	0	25	ns

NOTE 25:tOFF and tOEZ are specified when the output is no longer driven.

### TMS44410 1 048 576-WORD BY 4-BIT WRITE-PER-BIT DYNAMIC RANDOM-ACCESS MEMORY

REV A — SMHS441 — JANUARY 1991

### timing requirements over recommended ranges of supply voltage and operating free-air temperature

		TMS	14410-60	TMS44410-70		TMS44410-80		TMS44410-10		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
†RC	Random read or write cycle (see Note 7)	110		130		150		180		ns
tRWC	Read-write cycle time	155		181		205		245		ns
tPC	Page-mode read or write cycle time (see Note 8)	40		45		50		55		ns
<sup>t</sup> PRWC	Page-mode read-write cycle time	85		96		105		120		ns
tRASP	Page-mode pulse duration, RAS low (see Note 9)	60	100 000	70	100 000	80	100 000	100	100 000	ns
t <sub>RAS</sub>	Non-page-mode pulse duration, RAS low (see Note 9)	60	10 000	70	10 000	80	10 000	100	10 000	ns
†CAS	Pulse duration, CAS low (see Note 10)	15	10 000	18	10 000	20	10 000	25	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		10		ns
t <sub>RP</sub>	Pulse duration, RAS high (precharge)	40		50		60		70		ns
tWP	Write pulse duration	15		15		15		20		ns
tASC	Column-address setup time before CAS low	0		0		0		0		ns
tASR	Row-address setup time before RAS low	0		0		0		0		ns
tDS	Data setup time (see Note 11)	0		0		0		0		ns
†RCS	Read setup time before CAS low	0		0		0		0		ns
tCWL	WB/W-low setup time before CAS high	15		18		20		25		ns
tRWL	WB/W-low setup time before RAS high	15		18		20		25		ns
twcs	WB/W-low setup time before CAS low (Early write operation only)	0		0		0		0		ns
<sup>t</sup> WSR	WB/W-high setup time (CAS-before-RAS refresh only)	10	•	10		10		10		ns
twrs	WB/W-low setup time (test mode only)	10		10		10		10		ns
t <sub>CAH</sub>	Column-address hold time after CAS low	10		15		15		20		ns
tDHR	Data hold time after RAS low (see Note 12)	50		55		60		75		ns
<sup>t</sup> DH	Data hold time (see Note 11)	10		15		15		20		ns
<sup>t</sup> AR	Column-address hold time after RAS low (see Note 12)	50		55		60		75		ns
tRAH	Row-address hold time after RAS low	10		10		10		15		ns
tRCH	Read hold time after CAS high (see Note 13)	0		0		0		0		ns
tRRH	Read hold time after RAS high (see Note 13)	0		0		0		0		ns
tWCH	Write hold time after CAS low (Early write operation only)	15		15		15		20		ns
twcR	Write hold time after RAS low (see Note 12)	50		55		60		75		ns
tWHR	WB/W-high hold time (CAS-before-RAS refresh only)	10		10		10		10		ns
twth	WB/W-low hold time (test mode only)	10		10		10		10		ns
twas	Write setup before RAS low (WPB)	0		0		0		0		ns
twps	Data setup before RAS low (WPB)	0		0		0		0		ns
twBH	Write hold after RAS low (WPB)	10		10		10		10		ns

Continued next page.

NOTES: 26. All cycle times assume  $t_T = 5$  ns.

- 27. To guarantee tpc min, tASC should be greater than or equal to tcp.
- 28. In a read-write cycle, tRWD and tRWL must be observed.
- 29. In a read-write cycle, tcWD and tcWL must be observed.
  30. Referenced to the later of CAS or W in write operations.
- 31. The minimum value is measured when  $t_{\mbox{RCD}}$  is set to  $t_{\mbox{RCD}}$  min as a reference.
- 32. Either tRRH or tRCH must be satisfied for a read cycle.



# timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		TMS44	410-60	TMS44410-70		TMS44410-80		TMS44410-10		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tWDH	Data hold after RAS low (WPB)	10		10		10		10		ns
†AWD	Delay time, column address to WB/W low (Read-write operation only)	55		63		70		80		ns
tCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	15		15		20		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		100		ns
tCSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10		10		10		10		ns
tCWD	Delay time, CAS low to WB/W low (Read-write operation only)	40		46		50		60 .		ns
†OEH	OE command hold time	15		18		20		25		ns
tOED	OE to data delay	15		18		20		25		ns
<sup>t</sup> ROH	RAS hold time referenced to OE	10		10		10		10		ns
<sup>t</sup> RAD	Delay time, RAS low to column-address (see Note 14)	15	30	15	35	15	40	20	50	ns
tRAL	Delay time, column-address to RAS high	30		35		40		45		ns
tCAL	Delay time, column address to CAS high	30		35		40		45		ns
tRCD	Delay time, RAS low to CAS low (see Note 14)	20	45	25	52	20	60	25	75	ns
tRPC	Delay time, RAS high to CAS low	0		0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		25		ns
tRWD	Delay time, RAS low to WB/W low (Read-write operation only)	85	•	98		110		135		ns
tTAA	Access time from address (test mode)	35		40		45		50		ns
tTCPA	Access time from column precharge (test mode)	40		45		50		55		ns
tTRAC	Access time from RAS (test mode)	65		75		85		105		ns
tREF	Refresh time interval		16		16		16		16	ms
tŢ	Transition time	2	50	2	50	2	50	2	50	ns

NOTE 33: The maximum value is specified only to guarantee access time.

### PARAMETER MEASUREMENT INFORMATION






Figure 2. Load Circuits for Timing Parameters




NOTE 34: Output may go from three-state to an invalid data state prior to the specified access time.

#### early write cycle timing <sup>t</sup>RAS $V_{\text{IH}}$ RAS $V_{IL}$ tRSH **tRCD tCRP** tCAS tcsh VιΗ CAS tasR tasc -<sup>t</sup>CAL tRAL <del>✓</del> tCAH <sup>t</sup>RAH V<sub>IH</sub> Don't Care A0-A9 ·VIL tCWL tRWL twas **twc**R - twch ₩B/W - twcs twBH twp tWDH tDS twps -W1/DQ1- X Mask Data Valid Data

REV A -- SMHS441 -- JANUARY 199




### read-write cycle timing



NOTE 15: Output may go from three-state to an invalid data state prior to the specified access time.

REV A - SMHS441 - JANUARY 1991


### enhanced page-mode read cycle timing



NOTES: 15. Output may go from three-state to an invalid data state prior to the specified access time.

35. Access time is tCPA or tAA dependent.


### enhanced page-mode write cycle timing



NOTES: 36. Referenced to CAS or W, whichever occurs last.

37. A read cycle or a read-write cycle can be intermixed with write cycle as long as read and read-write timing specifications are not violated.


# enhanced page-mode read-write cycle timing




NOTES:15. Output may go from three-state to an invalid data state prior to the specified access time.

38. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

# TMS44410 1 048 576-WORD BY 4-BIT WRITE-PER-BIT DYNAMIC RANDOM-ACCESS MEMORY REV A — SMHS441 — JANUARY 1991




BEV A - SMHS441 - JANUARY 1991



# TMS44410 1 048 576-WORD BY 4-BIT WRITE-PER-BIT DYNAMIC RANDOM-ACCESS MEMORY REV A — SMHS441 — JANUARY 1991

# hidden refresh cycle (read)




REV A -- SMHS441 -- JANUARY 199

### hidden refresh cycle (write) Memory Cycle Refresh Cycle - t<sub>RP</sub> 🕕 **t**RAS - tRAS → ٧щ RAS $v_{IL}$ tCHR tCAS $v_{\text{IH}}$ CAS $V_{IL}$ t<sub>CAH</sub> †ASC <sup>t</sup>RAH $v_{IH}$ Don't Care Column A0-A9 **twc**R - twch twbH - twhr twsR - twp twas WB/W <sup>t</sup>DH tWDH <sup>t</sup>DHR twos tDS W1/DQ1-W4/DQ4 Mask Data Valid Data


# TMS44410 1 048 576-WORD BY 4-BIT WRITE-PER-BIT DYNAMIC RANDOM-ACCESS MEMORY

REV A - SMHS441 - JANUARY 199

# test mode entry cycle



## device symbolization



# TMS416100 16 777 216-BIT DYNAMIC RANDOM-ACCESS MEMORY

REV A - SMKS610- REVISED JANUARY 1991

- Organization . . . 16 777 216 × 1
- Single 5-V Power Supply (10% Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	<sup>t</sup> RAC (MAX)	tCAC (MAX)	t <sub>AA</sub> (MAX)	CYCLÉ (MIN)
TMS416100-60	60 ns	15 ns	30 ns	110 ns
TMS416100-70	70 ns	18 ns	35 ns	130 ns
TMS416100-80	80 ns	20 ns	40 ns	150 ns
TMS416100-10	100 ns	25 ns	45 ns	180 ns

- Enhanced Page Mode Operation for Faster Memory Access
- CAS-before-RAS Refresh
- Long Refresh Period . . . 4096 Cycles Refresh in 64 ms
- 3-State Unlatched Output
- Low Power Dissipation
- All Inputs, Outputs and Clocks are TTL Compatible
- Operating Free-Air Temperature Range ... 0°C to 70°C
- This Specification Is Fully Compatible with the Preliminary 16 Megabit DRAM Specification From Hitachi.

DZ Package (Top View)									
V <sub>CC</sub> D D D NC D W D RAS D A11	1 2 3 4 5	28 ] 27 ] 26 ] 25 ] 24 ] 23 ]	V <sub>SS</sub> Q NC CAS NC A9						
A10 [ A0 [ A1 [ A2 [ A3 [ Vcc [	9 10 11 12 13	20 ] 19 ] 18 ] 17 ] 16 ] 15	A8 A7 A6 A5 A4 V <sub>SS</sub>						

PIN NOMENCLATURE					
A0-A11	Address Inputs				
CAS	Column-Address Strobe				
D	Data In				
NC	No Connect				
Q	Data Out				
RAS	Row-Address strobe				
₩	Write Enable				
V <sub>CC</sub>	5-V Supply				
Vss	Ground				

### description

The TMS416100 series are high-speed 16 777 216-bit dynamic random-access memories, organized as 16 777 216-bit words by one bit each. They employ state-of-the-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

These devices feature maximum RAS access times of 60 ns, 70 ns, 80 ns, and 100 ns.

All inputs, outputs, and clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS416100 is offered in a 400-mil 24/28-pin surface mount SOJ package (DZ suffix). The package is characterized for operation from 0°C to 70°C.

#### operation

#### enhanced page mode

Page mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to set up and strobe row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by  $t_{RAS}$ , the maximum  $\overline{RAS}$ -low width.

EPIC is a trademark of Texas Instruments, Incorporated



# TMS416100 16 777 216-BIT DYNAMIC RANDOM-ACCESS MEMORY

REV A - SMKS610 - JANUARY 1991

The Column Address Buffers in this CMOS device are activated on the falling edge of  $\overline{RAS}$ . They act as a transparent or flow-through latch, while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the addresses into these buffers and also serves as an output enable.

This feature allows the TMS416100 to operate at a higher data bandwidth than conventional page-mode parts, since retrieval begins as soon as the column address is valid, rather than when  $\overline{CAS}$  transitions low. The performance improvement is referred to as "enhanced page mode". Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after t<sub>CAC</sub> max (access time from  $\overline{CAS}$  low), if t<sub>AA</sub> max (access time from column address) and t<sub>BAC</sub> have been satisfied. In the event that the column address for the next cycle is valid at the time  $\overline{CAS}$  goes high, access time is determined by the later occurrence of t<sub>CBA</sub> or t<sub>CAC</sub>.

#### address (A0-A11)

Twenty-four address bits are required to decode 1 of 16 777 216 storage cell locations. Twelve row-address bits are set on inputs A0 through A11 and latched during a normal access and during  $\overline{\text{RAS}}$ -only refresh as the device requires 4096 refresh cycles. All addresses must be stable on or before the falling edges of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ .  $\overline{\text{RAS}}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{\text{CAS}}$  is used as a chip select, activating the output buffer, as well as latching the address bits into the column buffer.

#### write enable (W)

The read or write mode is selected through the write-enable  $\overline{W}$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out will remain in the high-impedance state for the entire cycle, permitting common I/O operation.

#### data-in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

#### data-out (Q)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fan-out of two Series 74 TTL loads. The output is in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle the output becomes valid at the latest occurrence of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$ , or  $t_{CPA}$  and remains valid while  $\overline{CAS}$  is low.  $\overline{CAS}$  going high returns it to a high-impedance state. In a delayed-write or read-modify-write cycle, the output does not change, but retains the state just read.



REV A - SMKS610 - JANUARY 1991

#### refresh

A refresh operation must be performed at least once every sixty-four milliseconds to retain data. This can be achieved by strobing each of the 4096 rows (A0-A11). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding  $\overline{CAS}$  at a high (inactive) level, thus conserving power since the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh. Hidden refresh may be performed by holding  $\overline{CAS}$  at  $V_{IL}$  after a read operation and cycling  $\overline{RAS}$  after the specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle except with  $\overline{CAS}$  held low. Valid data is maintained at the output throughout the hidden refresh cycle. An internal refresh address provides the refresh address during hidden refresh.

#### CAS-before-RAS refresh

CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS (see parameter t<sub>CSR</sub>) and holding it low after RAS falls (see parameter t<sub>CHR</sub>). For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. For this mode of refresh, the external addresses are ignored and the refresh address is generated internally.


#### power-up

To achieve proper device operation, an initial pause of 200  $\mu$ s followed by a minimum of eight initialization cycles is required after full V<sub>CC</sub> level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CAS-before-RAS) cycle.

#### test mode

The test mode is initiated with a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle while simultaneously holding the  $\overline{\text{W}}$  input low (WCBR). The initiate cycle performs an internal refresh cycle while internally setting the device to perform parallel read or write on subsequent cycles. While in test mode, any desired data sequence can be performed on the device. The device exits the test mode if a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  (CBR) refresh cycle, with  $\overline{\text{W}}$  input held high, or a  $\overline{\text{RAS}}$ -only refresh (ROR) cycle is performed.

Test mode causes the part to be internally reconfigured into a  $1024K \times 16$  bit device, with 16-bit parallel read and write data path. Column addresses CA0, CA1, CA10, and CA11 are not used. During a read cycle all 16 bits of the internal data bus are compared. If all bits are the same data state, the output pin will go high. If one or more bits disagree, the output pin will go low. Test time in test mode can thus be reduced by a factor of 16, compared to normal memory mode.




 $\dagger$  The states of  $\overline{W}$ , Data-in, and Address are defined by the type of cycle used during test mode.

Figure 1. Test Mode Cycle




REV A — SMKS610 — JANUARY 1991

### logic symbol†



 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# functional block diagram



absolute maximum ratings over operating	free-air temperature range (unless otherwise noted)†
Voltage on any pin (see Note 1)	– 1 V to 7 V
Voltage on V <sub>CC</sub>	1 V to 7 V
	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	– 55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
ViH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

		TEST TMS416100-60 T		TMS416100-70	TMS416100-80	TMS416100-10	UNIT
	PARAMETER CONDI		MIN MAX	MIN MAX	MIN MAX	MIN MAX	UNII
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4	2.4	2.4	2.4	>
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0.4	0.4	0.4	0.4	٧
t <sub>i</sub>	Input current (leakage) <sup>‡</sup>	V <sub>I</sub> = 0 to 6.5 V, All other pins = 0 V to VCC	± 10	± 10	± 10	± 10	μΑ
ю	Output current (leakage)‡	VO = 0 to VCC. CAS high	± 10	± 10	± 10	± 10	μΑ
lCC1	Read or write cycle current (see Note 3)	Minimum cycle, VCC = 5.5 V	90	80	70	60	mA
	Charalle	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)	2	2	2	2	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)	1	1	1	1	mA
<sup>1</sup> CC3	Average refresh current (RAS-only or CBR)‡	RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)	90	80	70	60	mA
ICC4	Average page current (see Note 4)‡	RAS low, CAS cycling	70	60	50	45	mA
ICC7	Standby current output enable‡	RAS = V <sub>IH</sub> , CAS = V <sub>IL</sub> , Data out = enabled	5	5	5	5	mA

<sup>&</sup>lt;sup>‡</sup> Minimum cycle, V<sub>CC</sub> = 5.5 V.

NOTES: 3. Measured with a maximum of one address change while RAS = VII .

<sup>4.</sup> Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ .



# TMS416100 16 777 216-BIT DYNAMIC RANDOM-ACCESS MEMORY REV A — SMKS610 — JANUARY 1991

### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER	MIN TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		5	pF
C <sub>i(D)</sub>	Input capacitance, data input		5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		7	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input		7	pF
CO	Output capacitance		7	pF

NOTE 5:  $V_{CC}$  equal to 5.0 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		PARAMETER TMS416100-60		TMS416100-70		TMS416100-80		TMS416100-10		UNIT
		MIN	MIN MAX		MIN MAX		MAX	MIN MAX		0
tAA	Access time from column-address		30		35		40		45	ns
tCAC	Access time from CAS low		15		18		20		25	ns
<sup>t</sup> CPA	Access time from column precharge		35		40		45		50	ns
†RAC	Access time from RAS low		60		70		80		100	ns
†CLZ	CAS to output in low Z	0		0		0		0		ns
tон	Output disable start of CAS high	3		3		3		3		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	0	25	ns

NOTE 6: topp is specified when the output is no longer driven.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature

		TMS4	16100-60	TMS416100-70		TMS416100-80		-80 TMS416100-10		
	·	MIN	MAX	MIN	MAX	MIN	MAX	MiN	MAX	UNIT
†RC	Random read or write cycle (see Note 7)	110		130		150		180		ns
tRWC	Read-write cycle time	130		153		175		210		ns
<sup>t</sup> PC	Page-mode read or write cycle time (see Note 8)	40		45		50		55		ns
†PRWC	Page-mode read-write cycle time	60		68		75		85		ns
tRASP	Page-mode pulse duration, RAS low (see Note 9)	60	100 000	70	100 000	80	100 000	100	100 000	ns
†RAS	Non-page-mode pulse duration, RAS low (see Note 9)	60	10 000	70	10 000	80	10 000	100	10 000	ns
tCAS	Pulse duration, CAS low (see Note 10)	15	10 000	18	10 000	20	10 000	25	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		70		ns
tWP	Write pulse duration	15		15		15		15		ns
tASC	Column-address setup time before CAS low	0		0		0		0		ns
tASR	Row-address setup time before RAS low	0		0		0		0		ns
tDS	Data setup time (see Note 11)	0		0		0		0		ns
tRCS	Read setup time before CAS low	0		0 -		0		0		ns
tCWL	W-low setup time before CAS high	15		18		20		25		ns
tRWL	W-low setup time before RAS high	15		18		20		25		ns
twcs	W-low setup time before CAS low (Early write operation only)	0		0		0		0		ns
twsr	W-high setup time (CAS-before-RAS refresh only)	10		10		10		10		ns
twrs	W-low setup time (test mode only)	10		10		10		10	Ì	ns
tCAH	Column-address hold time after CAS low	15		15		15		15		ns
tDHR	Data hold time after RAS low (see Note 12)	50		55		60		75		ns
tDH	Data hold time (see Note 10)	15		15		15		15		ns
tAR	Column-address hold time after RAS low (see Note 12)	50		55		60		75		ns
tRAH	Row-address hold time after RAS low	10		10		10		10		ns
tRCH	Read hold time after CAS high (see Note 13)	0		0		0		0		ns
tRRH	Read hold time after RAS high (see Note 13)	5		5		5		5		ns
tWCH	Write hold time after CAS low (Early write operation only)	15		15		15		15		ns
twcr	Write hold time after RAS low (see Note 12)	50		55		60		75		ns
twhr	W-high hold time (CAS-before-RAS refresh only)	10		10		10		10		ns
tWTH	W-low hold time (test mode only)	10		10		10		10		ns

#### Continued next page.

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

- 8. To guarantee tpc min, tASC should be greater than or equal to tcp.
- 9. In a read-write cycle, t<sub>RWD</sub> and t<sub>RWL</sub> must be observed.
- 10. In a read-write cycle, tCWD and tCWL must be observed.

  11. Referenced to the later of CAS or W in write operations.
- 12. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.
- 13. Either tRRH or tRCH must be satisfied for a read cycle.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		TMS41	6100-60	TMS41	6100-70	TMS416100-80		TMS41	6100-10	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> AWD	Delay time, column address to $\overline{W}$ low (Read-write operation only)	30		35		40		45		ns
tCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	20		20		20		20		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		5		ns
tCSH	Delay time, RAS low to CAS high	60	-	70		80		100		ns
<sup>t</sup> CSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10		10		10		10		ns
†CWD	Delay time, CAS low to W low (Read-write operation only)	15		18		20		25		ns
tRAD	Delay time, RAS low to column-address (see Note 14)	15	30	15	35	15	40	15	55	ns
tRAL	Delay time, column-address to RAS high	30		35		40		45		ns
tCAL	Delay time, column-address to CAS high	30		35		40		45		ns
tRCD	Delay time, RAS low to CAS low (see Note 14)	20	45	20	52	20	60	20	75	ns
tRPC	Delay time, RAS high to CAS low	0		0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20	-	25		ns
tRWD	Delay time, RAS low to W low (Read-write operation only)	60		70		80		100		ns
tCPRH	RAS hold time from CAS precharge	35		40		45		50	•	ns
tCPW	Delay time, W from CAS precharge	35		40		45		50		ns
tTAA	Access time from address (test mode)	35		40		45		50		ns
<sup>t</sup> TCPA	Access time from column precharge (test mode)	40		45		50		55		ns
tTRAC	Access time from RAS (test mode)	65		75		85		105		ns
tREF	Refresh time interval		64		64		64		64	ms
tŢ	Transition time	3	30	3	30	3	30	3	30	ns

NOTE 14: The maximum value is specified only to guarantee access time.

# PARAMETER MEASUREMENT INFORMATION






Figure 2. Load Circuits for Timing Parameters






NOTE 15: Output may go from three-state to an invalid data state prior to the specified access time.


# early write cycle timing








# read-write cycle timing



NOTE 15: Output may go from three-state to an invalid data state prior to the specified access time.

# enhanced page-mode read cycle timing




NOTES: 15. Output may go from three-state to an invalid data state prior to the specified access time.

16. Access time is t<sub>CPA</sub> or t<sub>AA</sub> dependent.

REV A - SMKS610 - JANUARY 1991


# enhanced page-mode write cycle timing



NOTES: 17. Referenced to  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$ , whichever occurs last.

18. A read cycle or a read-write cycle can be intermixed with write cycle as long as read and read-write timing specifications are not violated.

### enhanced page-mode read-write cycle timing




NOTES: 15. Output may go from three-state to an invalid data state prior to the specified access time.

19.A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.


# **RAS-only refresh timing t**RC **t**RAS $v_{\text{IH}}$ RAS VIL **t**CRP ← tCRP tRPC $v_{iH}$ XXXXXXXX Don't Care $V_{IL}$ - tRAH $v_{IH}$ Row Row $v_{\mathsf{IL}}$ $V_{IH}$ $^{\sim}$ $_{ m VIL}$ $v_{IH}$ VIL $v_{\text{OH}}$ HI-Z


VOL






### hidden refresh cycle (read)











test mode exit cycle (CAS-before-RAS refresh cycle)





**ADVANCE INFORMATION** 

# device symbolization



# TMS416100 16 777 216-BIT DYNAMIC RANDOM-ACCESS MEMORY REV A — SMKS610 — JANUARY 1991



# TMS416400 4 194 304-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

REV A - SMKS640 - JANUARY 1991

- Organization . . . 4 194 304 × 4
- Single 5-V Power Supply (10% Tolerance)
- Performance Ranges:

	ACCESS TIME tRAC (MAX)	ACCESS TIME tCAC (MAX)	ACCESS TIME t <sub>AA</sub> (MAX)	READ OR WRITE CYCLE (MIN)
TMS416400-60	60 ns	15 ns	30 ns	110 ns
TMS416400-70	70 ns	18 ns	35 ns	130 ns
TMS416400-80	80 ns	20 ns	40 ns	150 ns
TMS416400-10	100 ns	25 ns	45 ns	180 ns

- Enhanced Page Mode Operation for Faster Memory Access
- CAS-before-RAS Refresh
- Long Refresh Period . . . 4096 Cycles Refresh in 64 ms
- 3-State Unlatched Output
- Low Power Dissipation
- All Inputs, Outputs, and Clocks are TTL Compatible
- Operating Free-Air Temperature Range
   ... 0°C to 70°C
- This specification is Fully Compatible with the Preliminary 16 Megabit DRAM Specification From Hitachi

DZ Package (Top View)								
V <sub>CC</sub>	1	28 ]	V <sub>SS</sub>					
DQ1	2	27 ]	DQ4					
DQ2	3	26 ]	DQ3					
W	4	25 ]	CAS					
RAS	5	24 ]	OE					
A11	6	23 ]	A9					
A10	9	20 ]	A8					
A0	10	19 ]	A7					
A1	11	18 ]	A6					
A2	12	17 ]	A5					
A3	13	16 ]	A4					
V <sub>CC</sub>	14	15 ]	V <sub>SS</sub>					

PIN NOMENCLATURE		
A0-A11	Address Inputs	
CAS	Column-Address Strobe	
DQ1-DQ4	Data In/Data Out	
ŌĒ	Output Enable	
RAS	Row-Address Strobe	
W	Write Enable	
Vcc	5-V Supply	
VSS	Ground	

### description

The TMS416400 series are high-speed 16 777 216-bit dynamic random-access memories, organized as 4 194 304-bit words by four bits each. They employ state-of-the-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

These devices feature maximum RAS access times of 60 ns, 70 ns, 80 ns, and 100 ns.

All inputs, outputs, and clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS416400 is offered in a 400-mil 28/24-pin surface mount SOJ package (DZ suffix). The package is characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments, Incorporated



# TMS416400 4 194 304-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

REV A - SMKS640 - JANUARY 1991

#### operation

#### enhanced page mode

Page mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to set up and strobe row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by  $t_{RAS}$ , the maximum  $\overline{RAS}$  low width.

The Column Address Buffers in this CMOS device are activated on the falling edge of  $\overline{RAS}$ . They act as a transparent or flow-through latch, while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the addresses into these buffers and also serves as an output enable.

This feature allows the TMS416400 to operate at a higher data bandwidth than conventional page-mode parts, since retrieval begins as soon as the column address is valid, rather than when  $\overline{\text{CAS}}$  transitions low. The performance improvement is referred to as "enhanced page mode". Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{\text{CAS}}$ . In this case, data is obtained after t<sub>CAC</sub> max (access time from  $\overline{\text{CAS}}$  low), if t<sub>AA</sub> max (access time from column address) and t<sub>AAS</sub> have been satisfied. In the event that the column address for the next cycle is valid at the time  $\overline{\text{CAS}}$  goes high, access time is determined by the later occurrence of t<sub>CPA</sub> or t<sub>CAC</sub>.

#### address (A0-A11)

Twenty-two address bits are required to decode 1 of 4 194 304 storage cell locations. Twelve row-address bits are set on inputs A0 through A11 and latched onto the chip by the Row Address Strobe  $\overline{\text{RAS}}$ . Ten column-address bits are set on A0 through A9. CA10 and CA11 are not used. Row address A11 is required during a normal access and during  $\overline{\text{RAS}}$  only refresh as the device requires 4096 refresh cycles. All addresses must be stable on or before the falling edges of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ .  $\overline{\text{RAS}}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{\text{CAS}}$  is used as a chip select, activating the output buffer, as well as latching the address bits into the column buffer.

#### write enable (W)

The read or write mode is selected through the write-enable  $\overline{W}$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out will remain in the high-impedance state for the entire cycle permitting a write operation independent of the state of  $\overline{OE}$ . This permits early write operation to be completed with  $\overline{OE}$  grounded.

#### data-in/data-out (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In the early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed write or read-modify write cycle,  $\overline{CAS}$  will already be low, thus data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fan-out of two Series 74 TTL loads. The output is in the high-impedance (floating) state until  $\overline{\text{CAS}}$  is brought low. In a read cycle the output becomes valid at the latest occurrence of  $t_{\text{RAC}}$ ,  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$ , or  $t_{\text{CPA}}$  and remains valid while  $\overline{\text{CAS}}$  is low.  $\overline{\text{CAS}}$  going high returns it to a high-impedance state. In a delayed-write or read-modify-write cycle, the output does not change, but retains the state just read.



#### output enable (OE)

 $\overline{\text{OE}}$  controls the impedance of the output buffers. When  $\overline{\text{OE}}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{\text{OE}}$  low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain for the low-impedance state until either  $\overline{\text{OE}}$  or  $\overline{\text{CAS}}$  is brought high.

#### refresh

A refresh operation must be performed at least once every sixty-four milliseconds to retain data. This can be achieved by strobing each of the 4096 rows (A0-A11). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding  $\overline{\text{CAS}}$  at a high (inactive) level, thus conserving power since the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh. Hidden refresh may be performed by holding  $\overline{\text{CAS}}$  at  $V_{\text{IL}}$  after a read operation and cycling  $\overline{\text{RAS}}$  after the specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle except with  $\overline{\text{CAS}}$  held low. Valid data is maintained at the output throughout the hidden refresh cycle. An internal refresh address provides the refresh address during hidden refresh.

#### CAS-before-RAS refresh

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{\text{CSR}}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{\text{CHR}}$ ). For successive  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . For this mode of refresh, the external addresses are ignored and the refresh address is generated internally.

#### power-up


To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full VCC level is achieved. These eight initialization cycles need to include at least one refresh ( $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$ ) cycle.

REV A - SMKS640 - JANUARY 1991

#### test mode

The test mode is initiated with a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle while simultaneously holding the  $\overline{\text{W}}$  input low (WCBR). The initiate cycle performs an internal refresh cycle while internally setting the device to perform parallel read or write on subsequent cycles. While in test mode, any desired data sequence can be performed on the device. The device exits test mode if a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  (CBR) refresh cycle, with  $\overline{\text{W}}$  input held high, or a  $\overline{\text{RAS}}$ -only refresh (ROR) cycle is performed.


The part is configured as  $1024K \times 4 \times 4$  bit device in test mode, where each DQ pin has a separate 4-bit parallel read and write data bus where CA0 and CA1 are ignored. During a read cycle, the 4 internal bits are compared for each DQ pin separately. If the 4 bits agree, the DQ pin will go high, if not, the DQ pin will go low. All 4 bits are written to the state of their respective DQ pin during a parallel write. Thus, each DQ pin is independent of the other and any data pattern desired may be written on each DQ pin. Test time is thus reduced by a factor of 4 for this series.



† The states of W, Data-in, and Address are defined by the type of cycle used during test mode.

Figure 1. Test Mode Cycle


# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

REV A - SMKS640 - JANUARY 1991

#### functional block diagram



† Column Address 10 and Column Address 11 are not used.

REV A - SMKS640 - IANI IARY 1991

# absolute maximum ratings over operating free-air temperature†

Voltage on any pin (see Note 1)	. $-1 V to 7 V$
Voltage range on V <sub>CC</sub>	. $-1$ V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range –	55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
T <sub>A</sub>	Operating free-air temperature	0		70	°C

NOTE 2: Then algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST	TMS4164	TMS416400-60		3400-70	TMS416	3400-80	TMS416	TMS416400-10	
	PAHAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VOH	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧
t <sub>l</sub>	Input current (leakage) <sup>‡</sup>	V <sub>I</sub> = 0 to 6.5 V, All other pins = 0 V to VCC		± 10		± 10		± 10		± 10	μΑ
Ю	Output current (leakage)‡	V <sub>O</sub> = 0 to V <sub>CC</sub> , CAS high		± 10		± 10		± 10		± 10	μΑ
ICC1	Read or write cycle current (see Note 3)	Minimum cycle, VCC = 5.5 V		90		80		70		60	mA
	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)		2		2		2		2	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		1		1		1		1	mA
ІССЗ	Average refresh current (RAS-only or CBR)‡	RAS cycling CAS high (RAS-only), RAS low after CAS low (CBR)		90		80		70		60	mA
ICC4	Average page current (see Note 4)‡	RAS low, CAS cycling		70		60		50		45	mA
ICC7	Standby current output enable‡	RAS = V <sub>IH</sub> , CAS = V <sub>IL</sub> , Data out = enabled		5		5		. 5		5	mA

<sup>&</sup>lt;sup>‡</sup> Minimum cycle, V<sub>CC</sub> = 5.5 V.

<sup>4.</sup> Measured with a maximum of one adddress change while  $\overline{CAS} = V_{IH}$ .



NOTE 1: All voltage values in this data sheet are with respect to VSS.

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{\parallel L}$ .

# TMS416400 4 194 304-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

REV A - SMKS640 - JANUARY 1991

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER	MIN	TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs			5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs			7	pF
C <sub>i(OE)</sub>	Input capacitance, output enable			7	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input			7	·pF
CO	Output capacitance			10	pF

NOTE 5:  $V_{CC}$  equal to 5.0 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		TMS41	6400-60	TMS41	6400-70	TMS41	6400-80	TMS41	6400-10	UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
tAA	Access time from column-address		30		35		40		45	ns
tCAC	Access time from CAS low		15		18		20		25	ns
tCPA	Access time from column precharge		35		40		45		50	ns
tRAC	Access time from RAS low		60		70		80		100	ns
<sup>t</sup> OEA	Access time from OE low		15		18		20		25	ns
tCLZ	CAS to output in low Z	0		0		0		0		ns
tон	Output disable start of CAS high	3		3		3		3		ns
tоно	Output disable time start of OE high	3		3		3		3		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	0	25	ns
tOEZ	Output disable time after OE high (see Note 6)	0	15	0	18	0	20	0	25	ns

NOTE 6: tOFF is specified when the output is no longer driven.



# TMS416400 4 194 304-WORD BY 4-BIT **DYNAMIC RANDOM-ACCESS MEMORY**

REV A - SMKS640 - JANUARY 1991

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		TMS4	16400-60	TMS416400-70		TMS4	16400-80	TMS416400-10		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Random read or write cycle (see Note 7)	110		130		150		180		ns
tRWC	Read-write cycle time	155		181		205		245		ns
tPC	Page-mode read or write cycle time (see Note 8)	40		45		50		55		ns
tPRWC	Page-mode read-write cycle time	85		96		105		120		ns
tRASP	Page-mode pulse duration, RAS low (see Note 9)	60	100 000	70	100 000	80	100 000	100	100 000	ns
tRAS	Non-page-mode pulse duration, RAS low (see Note 9)	60	10 000	70	10 000	80	10 000	100	10 000	ns
tCAS	Pulse duration, CAS low (see Note 10)	15	10 000	18	10 000	20	10 000	25	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		70		ns
t <sub>WP</sub>	Write pulse duration	15		15		15		15		ns
tASC	Column-address setup time before CAS low	0		0		0		0		ns
tASR	Row-address setup time before RAS low	0		0		0		0		ns
tDS	Data setup time (see Note 11)	0		0		0		0		ns
tRCS	Read setup before CAS low	0		0		0		0		ns
tCWL	W-low setup time before CAS high	15		18		20		25		ns
tRWL	W-low setup time before RAS high	15		18		20		25		ns
twcs	W-low setup time before CAS low (Early write operation only)	0		0		0		0		ns
twsR	W-high setup time (CAS-before-RAS refresh only)	10		10	,	10		.10		ns
twrs	W-low setup time (test-mode only)	10		10		10		10		ns
<sup>t</sup> CAH	Column-address hold time after CAS low	15		15		15		15		ns
tDHR	Data hold time after RAS low (see Note 12)	50		55		60		75		ns
<sup>†</sup> DH	Data hold time (see Note 11)	15		15		15		15		ns
t <sub>AR</sub>	Column-address hold time after RAS low (see Note 12)	50		55		60		75		ns
tRAH	Row-address hold time after RAS low	10		10		10		10		ns
tRCH	Read hold time after CAS high (see Note 13)	0		0		0		0		ns
tRRH	Read hold time after RAS high (see Note 13)	5		5		5		5		ns
twch	Write hold time after CAS low (Early write operation only)	15		15		15		15		ns
twcr	Write hold time after RAS low (see Note 12)	50		55		60		75		ns
tWHR	W-high hold time (CAS-before-RAS refresh only)	10		10		10		10		ns
twth	W-low hold time (test mode only)	10		10		10		10		ns

#### Continued next page.

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

- 8. To guarantee tpc min, tASC should be greater than or equal to tcp.
- 9. In a read-write cycle, tRWD and tRWL must be observed.
- 10. In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.

  11. Referenced to the later of CAS or W in write operations.
- 12. The minimum value is measured when tRCD is set to tRCD min as a reference.
- 13. Either tare or tare must be satisfied for a read cycle.



# TMS416400 4 194 304-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY REV A — SMKS640 — JANUARY 1991

timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		TMS41	TMS416400-60		6400-70	TMS41	6400-80	TMS416400-10		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	OMI
<sup>t</sup> AWD	Delay time, column address to $\overline{W}$ low (Read-write operation only)	55		63		70		80		ns
tCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	20		20		20		20		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		5		ns
<sup>t</sup> CSH	Delay time, RAS low to CAS high	60		70		80		100		ns
<sup>t</sup> CSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10		10		10		10		ns
tCWD	Delay time, $\overline{CAS}$ low to $\overline{W}$ low (Read-write operation only)	40		46		50		60		ns
<sup>t</sup> OEH	OE command hold time	15		18		20		25		ns
<sup>t</sup> OED	OE to data delay	15		18		20		25		ns
tROH	RAS hold time referenced to OE	10		10		10		10		ns
<sup>t</sup> RAD	Delay time, RAS low to column-address (see Note 14)	15	30	15	35	15	40	15	55	ns
†RAL	Delay time, column-address to RAS high	30		35		40		45		ns
<sup>†</sup> CAL	Delay time, column-address to CAS high	30		35		40		45		ns
<sup>t</sup> RCD	Delay time, RAS low to CAS low (see Note 14)	20	45	20	52	20	60	20	75	ns
tRPC	Delay time, RAS high to CAS low	0		0		0		0		ns
<sup>t</sup> RSH	Delay time, CAS low to RAS high	15		18		20		25		ns
tRWD	Delay time, $\overline{RAS}$ low to $\overline{W}$ low (Read-write operation only)	85		98		110		135		ns
<sup>t</sup> CPRH	RAS hold time from CAS precharge	35		40		45		50		ns
<sup>t</sup> CPW	Delay time, W from CAS precharge	55		63		70		80		ns
tTAA	Access time from address (test mode)	35		40		45		50		ns
tTCPA	Access time from column precharge (test mode)	40		45		50		55		ns
tTRAC	Access time from RAS (test mode)	65		75		85		105		ns
tREF	Refresh time interval		64		64		64		64	ms
tŢ	Transition time	3	30	3	30	3	30	3	30	ns

NOTE 14: The maximum value is specified only to guarantee access time.

#### PARAMETER MEASUREMENT INFORMATION





Figure 2. Load Circuits for Timing Parameters


## read cycle timing




NOTE 15:Output may go from three-state to an invalid data state prior to the specified access time.




# early write cycle timing








# read-write cycle timing



NOTE 15: Output may go from three-state to an invalid data state prior to the specified access time.

# enhanced page-mode read cycle timing




NOTES: 15. Output may go from three-state to an invalid data state prior to the specified access time.

16. Access time is topa or tag dependent.




# enhanced page-mode write cycle timing



NOTES: 17. Referenced to CAS or W, whichever occurs last.

18. A read cycle or a read-write cycle can be intermixed with write cycle as long as read and read-write timing specifications are not violated.


# enhanced page-mode read-write cycle timing




NOTES: 15. Output may go from three-state to an invalid data state prior to the specified access time.

19.A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

# RAS-only refresh timing




# automatic (CAS-before-RAS) refresh cycle timing





**ADVANCE INFORMATION** 

# hidden refresh cycle (read)







# TMS416400 4 194 304-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

REV A - SMKS640 - JANUARY 1991

## hidden refresh cycle (write)





# 



- toff

Don't Care

HI-Z

VIL


 $V_{IH}$ 

 $V_{IL}$ 

# TMS416400 4 194 304-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

REV A - SMKS640 - JANUARY 1991

# device symbolization



General Information	1 12
Selection Guide	2
Alternate Source Directory	<b>3</b>
Glossary/Timing Conventions/Data Sheet Structure	9
Dynamic RAMs	5
Dynamic RAM Modules	6
EPROMs/OTPs/Flash EEPROMs	7
Application Specific Memories	8
Military Products	9
Datapath VLSI Products	10
Logic Symbols	10
Quality and Reliability	12
Electrostatic Discharge Guidelines	13
Mechanical Data	14

<u>-</u>

male and the second sec	General Information
2	Selection Guide
3	Alternate Source Directory
4	Glossary/Timing Conventions/Data Sheet Structure
5	Dynamic RAMs
6 1.	Dynamic RAM Modules
7	EPROMs/OTPs/Flash EEPROMs
8	Application Specific Memories
9	Military Products
-10	Datapath VLSI Products
111	Logic Symbols
12	Quality and Reliability
13_	Electrostatic Discharge Guidelines
14	Mechanical Data

REV A - SMMS292B - AUGUST 1989 - REVISED JANUARY 1991

U Single-in-line

Dookogo

This Data Sheet is Applicable to All TM256GU9Cs Symbolized with Code "D" as Described on Page 6-6.

- 262 144 × 9 Organization
- Single 5-V Power Supply
- 30-Pin Single-In-Line Package (SIP)
- Utilizes Three 1-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJs) Packages
- Long Refresh Period . . . 8 ms (512 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS	ACCESS	READ	Vcc
	TIME	TIME	OR	TOLERANCE
	tRAC -	†CAC	WRITE	
			CYCLE	
	(MAX)	(MAX)	(MIN)	
'256GU9C-6	60 ns	15 ns	110 ns	5%
'256GU9C-70	70 ns	18 ns	130 ns	10%
'256GU9C-80	80 ns	20 ns	150 ns	10%
'256GU9C-10	100 ns	25 ns	180 ns	10%

- Low Power Dissipation
- Operating Free-Air Temperature Range ... 0°C to 70°C

# description

The TM256GU9C is a 2304K, dynamic random-access memory module organized as 262 144 × 9 [bit nine is generally used for parity] in a 30-pin single-in-line package.

The TM256GU9C is composed of two TMS44C256, 262 144  $\times$  4-bit dynamic RAMs in 20/26-lead plastic small-outline J-lead (SOJs) packages, and one TMS4C1024, 1 048 576  $\times$  1 bit dynamic RAM in a 20/26-lead plastic small-outline J-lead (SOJ) package .

VCC 1		Packag	
VCC 1		(Top Vie	:w)
	CAS 2 DQ1 3 A0 4 A1 5 DQ2 6 A2 7 A3 8 VSS 10 A4 11 A5 12 DQ4 13 A6 14 A7 15 DQ5 16 A8 17 NC 18 DQ6 20 W 21 VSS 22 DQ7 23 PRD 24 DQ8 25 Q9 26 RAS 27 CAS 29 Q9 29		$\oplus$

PIN I	PIN NOMENCLATURE				
A0-A8 CAS, CAS9	Address Inputs Column-Address Strobe				
DQ1-DQ8	Data In/Data Out				
D9 NC	Data In No Connect				
PRD	Presence Detect (VSS)				
Q9 RAS	Data Out Row-Address Strobe				
Vcc	5-V Supply				
$V_{SS}$	Ground				

The TM256GU9C is mounted on a substrate together with three  $0.2 \cdot \mu F$  decoupling capacitors. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. With the elimination of bypass capacitors on the motherboard, reduced P.C. board size, and fewer plated through-holes, a cost savings can be realized.



Copyright © 1991, Texas Instruments Incorporated

# TM256GU9C 262 144-WORD BY 9-BIT DYNAMIC RAM MODULE

REV A - SMMS292B - AUGUST 1989 - REVISED JANUARY 1991

The TM256GU9C features AS access times of 60 ns, 70 ns, 80 ns, and 100 ns maximum. All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM256GU9C is characterized for operation from 0°C to 70°C.

#### operation

The TM256GU9C operates as two TMS44C256s and one TMS4C1024 connected as shown in the functional block diagram. The common I/O features of the TM256GU9C dictates the use of early write cycles to prevent contention on the DQ lines.

# specifications

Refresh period is extended to 8 milliseconds and, during this period, each of the 512 rows must be strobed with RAS in order to retain data.


#### single-in-line package and components

PC substrate: 1,27 mm (0.05 inch) nominal thickness on contact area

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

# functional block diagram



<sup>&</sup>lt;sup>†</sup> Address pin A9 is connected to V<sub>SS</sub>.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range on any pin (see Note 1)	– 1 V to 7 V
Voltage range on V <sub>CC</sub>	– 1 V to 7 V
Short circuit output current	50 mA
Power dissipation	3 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.



# TM256GU9C 262 144-WORD BY 9-BIT DYNAMIC RAM MODULE

REV A — SMMS292B — AUGUST 1989 — REVISED JANUARY 1991

## recommended operating conditions

		MIN	МОМ	MAX	UNIT
Vcc	Supply voltage (TM256GU9C-6)	4.75	5	5.25	٧
Vcc	Supply voltage (TM256GU9C-70/-80/-10)	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	>
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	ô

NOTE 2: The algebraic convention, where the more negataive (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	ARAMETER	TEST CONDITIONS	TM2560	U9C-6	TM256G	U9C-70	TM2560	U9C-80	TM256GU9C-10		UNIT	
	ARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
Vон	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		2.4		V .	
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧	
I <sub>1</sub>	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5 V, All other pins = 0 V to V <sub>CC</sub>	ı	±10		±10		±10		±10	μΑ	
ю	Output current (leakage)	$V_O = 0$ to $V_{CC}$ , $V_{CC} = 5.5$ V, $\overline{CAS}$ high		±10		±10		±10		±10	μΑ	
ICC1	Read or write cycle current	Minimum cycle, V <sub>CC</sub> = 5.5 V		285		240		225		195	mA	
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V		6		6		6		6	mA	
Іссз	Average refresh current	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high		270		240		210		180	mA	
ICC4	Average page current	$t_{C(P)}$ = minimum, $V_{CC}$ = 5.5 V, $\overline{RAS}$ low, $\overline{CAS}$ cycling		210		180		150		135	mA	

NOTE 3:  $V_{CC}$  equal 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\ \text{MHz}$

		MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		15	pF
C <sub>i(DQ)</sub>	Output capacitance, data inputs/outputs		7	pF
C <sub>i(RAS)</sub>	Input capacitance, RAS input		15	pF
C <sub>i(W)</sub>	Input capacitance, $\overline{W}$ input		15	рF
C <sub>i(CAS9)</sub>	Input capacitance, CAS9 input		5	pF
C <sub>i(CAS)</sub>	Input capacitance, CAS input		10	рF
C <sub>i(D9)</sub>	Input capactiance, D9 input		5	рF
C <sub>0</sub> (Q9)	Output capacitance, Q9 input		7	рF

REV A - SMMS292B - AUGUST 1989 - REVISED JANUARY 1991

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

			TM2560	3U9C-6	TM2560	TM256GU9C-70		U9C-80	TM256G	U9C-10	
	PARAMETER	ALT. SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(C)	Access time from CAS low	†CAC		15		18		20		25	ns
ta(CA)	Access time from column-address	†CAA		30		35		40		45	ns
ta(R)	Access time from RAS low	†RAC		60		70		80		100	ns
ta(CP)	Access time from column precharge	tCAP		35		40		40		50	ns
td(CLZ)	CAS low to output in low Z	†CLZ	0		0		0		0		ns
<sup>t</sup> dis(CH)	Output disable time after CAS high (see Note 4)	tOFF	0	15	0	18	0	20	0	25	ns

NOTE 4: tdis(CH) is specified when the output is no longer driven.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature

		ALT.	TM25	6GU9C-6	TM25	6GU9C-70	TM25	6GU9C-80	TM256GU9C-10		UNIT	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	וואט	
tc(rd)	Read cycle time (see Note 5)	tRC	110		130		150		180		ns	
t <sub>C</sub> (W)	Write cycle time	twc	110		130		150		180		ns	
t <sub>c(P)</sub>	Page-mode read or write cycle time (see Note 6)	<sup>t</sup> PC	40		45		50		55		ns	
tw(CH)	Pulse duration CAS high	tCP	10		10		10		10		ns	
<sup>t</sup> w(CL)	Pulse duration CAS low	tCAS	15	10 000	18	10 000	20	10 000	25	10 000	ns	
tw(RH)	Pulse duration, RAS high (precharge)	tRP	40		50		60		70		ns	
tw(RL)	Non-page-mode pulse duration, RAS low	†RAS	60	10 000	70	10 000	80	10 000	100	10 000	ns	
tw(RL)P	Page-mode pulse duration, RAS low	tRASP	60	100 000	70	100 000	80	100 000	100	100 000	ns	
tw(WL)	Write pulse duration	tWP	15		15		15		15		ns	
t <sub>su(CA)</sub>	Column-address setup time before CAS low	†ASC	0		0		0		0		ns	
t <sub>su(RA)</sub>	Row-address setup time before RAS low	t <sub>ASR</sub>	0		0		0		0		ns	
t <sub>su(D)</sub>	Data setup time before CAS low	tDS	0		0		0		0		ns	
t <sub>su(rd)</sub>	Read setup time before CAS low	t <sub>RCS</sub>	0		0		0		0		ns	
t <sub>su</sub> (WCL)	W-low setup time before CAS low	twcs	0		0		0		0		ns	
t <sub>su</sub> (WCH)	W-low setup time before CAS high	tCWL	15		18		20		25		ns	
t <sub>su(WRH)</sub>	W-low setup time before	t <sub>RWL</sub>	15		18		20		25		ns	
<sup>t</sup> h(CA)	Column-address hold time after CAS low	<sup>†</sup> CAH	10		15		15		20		ns	
th(RA)	Row-address hold time after RAS low	<sup>t</sup> RAH	10		10		12		15		ns	
th(RLCA)	Column-address hold time after RAS low (see Note 7)	<sup>t</sup> AR	50		55		60		70		ns	
th(D)	Data hold time after CAS low	· tDH	10		15		15		20		ns	

NOTES: 5. All cycle times assume t<sub>t</sub> = 5 ns.

6. To guarantee t<sub>C</sub>(P) min, t<sub>su(CA)</sub> should be greater than or equal to t<sub>w(CH)</sub>.

7. The minimum value is measured when t<sub>d(RLCL)</sub> is set to t<sub>d(RLCL)</sub> min as a reference.



REV A - SMMS292B - AUGUST 1989 - REVISED JANUARY 1991

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		ALT.	TM2560	GU9C-6	TM256G	U9C-70	TM256G	U9C-80	TM256G	U9C-10	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> h(RLD)	Data hold time after RAS low (see Note 7)	tDHR	50		55		60		70		ns
<sup>t</sup> h(CHrd)	Read hold time after CAS high (see Note 8)	<sup>t</sup> RCH	0		0		0		0		ns
<sup>t</sup> h(RHrd)	Read hold time after RAS high (see Note 8)	tRRH	0		0		0		0		ns
<sup>t</sup> h(CLW)	Write hold time after CAS low	†wcн	15		15		15		20		ns
th(RLW)	Write hold time after RAS low (see Note 7)	twcr	50		55		60		70		ns
td(RLCH)	Delay time, RAS low to CAS high	<sup>t</sup> CSH	60		70		80		100		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		0		ns
td(CLRH)	Delay time, CAS low to RAS high	<sup>t</sup> RSH	15		18		20		25		ns
td(RLCL)	Delay time RAS low to CAS low (see Note 10)	tRCD	20	45	20	52	22	60	25	75	ns
<sup>t</sup> d(RLCA)	Delay time, RAS low to column-address (see Note 9)	†RAD	15	30	15	35	17	40	20	55	ns
td(CARH)	Delay time, column-address to RAS high	<sup>t</sup> RAL	30		35		40		45		ns
td(CACH)	Delay time, column-address to CAS high	<sup>t</sup> CAL	30		35		40		45		ns
td(RLCH)R	Delay time, RAS low to CAS high (see Note 10)	tCHR	15		15		20		25		ns
td(CLRL)R	Delay time, CAS low to RAS low (see Note 10)	tCSR	10		10		10		10		ns
td(RHCL)R	Delay time, RAS high to CAS low (see Note 10)	tRPC	0		0		0		0		ns
t <sub>rf</sub>	Refresh time interval	tREF		8		8		8		8	ms
t <sub>t</sub>	Transition time	tΤ	3	50	3	50	3	50	3	50	ns

NOTES: 7. The minimum value is measured when t<sub>d(RLCL)</sub> is set to t<sub>d(RLCL)</sub> min as a reference.

8. Either th(CHrd) or th(RHrd) must be satisfied for the read cycle.

9. Maximum value specified only to guarantee access time.

10. CAS-before-RAS refresh only.

## device symbolization




Figure 1. Device Symbolization



SMMS108A - MARCH 1990 - REVISED NOVEMBER 1990

This Data Sheet is Applicable to All TM024GAD8s Manufactured With TMS4C1024s Symbolized With Revision "D" and Subsequent Revisions.


- TM024GAD8 . . . 1 048 576 × 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-In-Line Package (SIP)
   Leadless Module for Use With Sockets
- Utilizes Eight 1-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period . . . 8 ms (512 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Performance of Unmounted RAMs:


	ACCESS	ACCESS	READ	Vcc
	TIME	TIME	OR	TOLERANCE
	tRAC	tCAC	WRITE	
			CYCLE	
	(MAX)	(MAX)	(MIN)	
TMS4C1024-6	60 ns	15 ns	110 ns	5%
TMS4C1024-70	70 ns	18 ns	130 ns	10%
TMS4C1024-80	80 ns	20 ns	150 ns	10%
TMS4C1024-10	100 ns	25 ns	180 ns	10%

- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free Air Temperature
   . . . 0°C to 70°C

#### description

The TM024GAD8 is a 8192K (dynamic) random-access memory module organized as 1 048 576 × 8 in a 30-pin single-in-line (SIP) module. The TM024GAD8 is composed of eight TMS4C1024DJ, 1 048 576 × 1-bit dynamic RAMs, each in 20/26-lead plastic small-outline J-lead packages (SOJ), mounted on a substrate together with decoupling capacitors.





PIN	PIN NOMENCLATURE									
A0-A9	Address Inputs									
CAS	Column-Address Strobe									
DQ1-DQ8	Data In/Data Out									
NC	No Connection									
RAS	Row-Address Strobe									
Vcc	5-V Supply									
VSS	Ground									
W	Write Enable									



# TM024GAD8 1 048 576 BY 8-BIT DYNAMIC RAM MODULE

SMMS108A -- MARCH 1990 -- REVISED NOVEMBER 1990

The TMS4C1024DJ is described in its data sheet and is fully electrically tested and processed according to TI MIL-STD-883B flows (as amended for commercial applications) prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed.

The TM024GAD8 SIP is available in the AD single-sided, leadless module for use with sockets.

The TM024GAD8 SIP is rated for operation from 0°C to 70°C.

#### operation

The TM024GAD8 operates as eight TMS4C1024DJs connected as shown in the functional block diagram. Refer to the TMS4C1024 data sheet for details of its operation. The common I/O feature of the TM024GAD8 dictates the use of early write cycles to prevent contention on D and Q.

# specifications

For TMS4C1024DJ electrical specifications, refer to the TMS4C1024 data sheet.


#### single-in-line package and components

PC substrate: 1,27 (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic


Contact area for socketable devices: Nickel plate and solder plate (or coat) on top of copper

# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std. 9-1084 and IEC Publication 617-12.

## functional block diagram





SMMS108A - MARCH 1990 - REVISED NOVEMBER 1990

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Voltage range on any pin (see Note 1) - 1 V to 7 V Voltage range on V<sub>CC</sub> (see Note 1) - 1 V to 7 V Short circuit output current 50 mA Power dissipation 8 W Operating free-air temperature range 0°C to 70°C Storage temperature range - 65°C to 150°C

#### NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	МОМ	MAX	UNIT
VCC	Supply voltage (TM024GAD8-6)	4.75	5	5.25	V
Vcc	Supply voltage (TM024GAD8-70/-80/-10)	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	DADAMETED	TEST COMPLETIONS	TM0240	AD8-6	TM024G	AD8-70	TM024G	AD8-80	TM024G	AD8-10	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧
11	Input current (leakage)	$V_I = 0$ to 6.5 V, $V_{CC} = 5.5$ V, All other pins = 0 V to $V_{CC}$		± 10		± 10		± 10		± 10	μА
10	Output current (leakage)	$V_O = 0$ to $V_{CC}$ , $V_{CC} = 5.5$ V, $\overline{CAS}$ high		± 10		± 10		± 10		± 10	μΑ
ICC1	Read or write cycle current	Minimum cycle, V <sub>CC</sub> = 5.5 V		760		640		600		520	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V		16		16		16		16	mA
ІССЗ	Average refresh current (RAS- only or CBR)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS- only), RAS low after CAS low (CBR)		720		640	-	560		480	mA
ICC4	Average page current	$t_{C(P)}$ =minimum, $V_{CC}$ =5.5 V, $\overline{RAS}$ low, $\overline{CAS}$ cycling		560		480		400		360	mA

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)


	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		40	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		40	рF
C <sub>i(W)</sub>	Input capacitance, write-enable input		40	pF
Co	Output capacitance (DQ1-DQ8)		10	рF

NOTE 3:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.



<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# TI single-in-line package nomenclature



# TM124GU8A 1 048 576-WORD BY 8-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULE

SMMS181 - JANUARY 1991

This Data Sheet is Applicable to All TM124GU8As Symbolized with Revision "B" and Subsequent Revisions as Described on Page 6-19.

- 1 048 576 × 8 Organization
- Single 5-V Power Supply
- 30-Pin Single-In-Line Package (SIP)
- TM124GU8A Utilizes Two 4-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead Packages (SOJs)
- Long Refresh Period
   ... 16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS	ACCESS	READ	Vcc
	TIME	TIME	OR	TOLERANCE
	(trac)	(taa)	WRITE	
			CYCLE	
	(MAX)	(MAX)	(MIN)	
'124GU8A-6	60 ns	30 ns	110 ns	±5%
'124GU8A-70	70 ns	35 ns	130 ns	±10%
'124GU8A-80	80 ns	40 ns	150 ns	±10%
'124GU8A-10	100 ns	45 ns	180 ns	±10%

- Low Power Dissipation
- Operating Free-Air Temperature Range ... 0°C to 70°C

#### description

The TM124GU8A is a dynamic random-access memory module organized as 1 048 576  $\times$  8 in a 30-pin single-in-line package.

The TM124GU8A is composed of two TMS44400, 1 048 576  $\times$  4 bit dynamic RAMs in 20/26-lead plastic small-outline J-lead packages (SOJs).

VCC 1 CAS 2 DQ1 3 A0 4 A1 5 DQ2 6 A2 7 A3 8 DQ3 10 DQ3 10 A4 11 A5 12 DQ4 13 A6 14 A7 15 DQ5 16 A8 17 A9 18 NC 19 DQ6 20 W 21 VSS 22 DQ7 23 NC 24 DQ8 25 DQ7 23 NC 24 DQ8 25 DQ7 23 NC 26 RAS 27
NC 28 NC 29 VCC 30

U Single-In-Line

PIN NOMENCLATURE				
A0-A9	Address Inputs Column-Address Strobe			
DQ1-DQ8	Data In/Data Out No Internal Connect			
RAS	Row-Address Strobe			
Vcc Vss	5-V Supply Ground			

The TM124GU8A is mounted on a substrate with decoupling capacitors. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated through-holes, a cost savings can be realized.



# TM124GU8A 1 048 576-WORD BY 8-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULE

SMMS181 — JANUARY 1991

The TM124GU8A features  $\overline{\text{RAS}}$  access times of 60 ns, 70 ns, 80 ns, and 100 ns. All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM124GU8A is characterized for operation from 0°C to 70°C.

#### operation

The TM124GU8A operates as two TMS44400s connected as shown in the functional block diagram. The common I/O features of the TM124GU8A dictates the use of early write cycles to prevent contention on the DQ lines.

# specifications

Refresh period is extended to 16 milliseconds and, during this period, each of the 1024 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

## single-in-line package and components


PC substrate: 1,27 mm (0.05 inch) nominal thickness on contact area

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

SMMS181 - JANUARY 1991

## functional block diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range on any pin (see Note 1)	– 1 V to 7 V
Voltage range on V <sub>CC</sub>	<ul><li>1 V to 7 V</li></ul>
Short circuit output current	50 mA
Power dissipation	2 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	5°C to 125°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

SMMS181 — JANUARY 1991

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage (TM124GU8A-6)	4.75	5	5.25	٧
Vcc	Supply voltage (TM124GU8A-70/-80/-10)	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	1		0.8	٧
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted) $\ \ '$

_			TM124	GU8A-6	TM1240	GU8A-70	TM1240	08-A8U	TM1240	U8A-10	
P	ARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧
11	Input current (leakage)	$V_I = 0$ to 6.5 V, $V_{CC} = 5$ V, All other pins = 0 V to $V_{CC}$		±10		±10		±10		±10	μΑ
ю	Output current (leakage)	$V_O = 0$ to $V_{CC}$ , $V_{CC} = 5.5$ V, $\overline{CAS}$ high		±10		±10		±10		±10	μΑ
<sup>I</sup> CC1	Read or write cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		190		170		150		130	mA
1	Standby	After 1 memory cycle,  RAS and CAS high,  V <sub>IH</sub> = 2.4 V (TTL)		4		4		4		4	mA
CC2	Current	After 1 memory cycle,  RAS and CAS high,  V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS)		2		2		2		2	mA
lCC3	Average refresh current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high		190		170		150		130	mA
ICC4	Average page current (see Note 4)	t <sub>C(P)</sub> = minimum, V <sub>CC</sub> = 5.5 V, RAS low, CAS cycling		140		120		100		80	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{1L}$ .

4. Measrued with a maximum of one address change while  $\overline{CAS} = V_{IH}$ .

SMMS181 — JANUARY 1991

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz

	PARAMETER	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	10	pF
C <sub>i(DQ)</sub>	Input capacitance, data inputs/outputs	7	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	14	pF
C <sub>i(W)</sub>	Input capacitance, $\overline{W}$ input	14	pF

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

		′124GU8A-6		'124GU8A-70		'124GU8A-80		'124GU8A-10		UNIT
	PARAMETER	MIN	MAX	MIN	N MAX	MIN	MAX	MIN	MAX	UNIT
tAA	Access time from column-address		30		35		40		45	ns
†CAC	Access time from CAS low		15		18		20		25	ns
tCPA	Access time from column precharge		35		40		45		50	ns
tRAC	Access time from RAS low		60		70		80		100	ns
tCLZ	CAS to output in low Z	0		0		0		0		ns
tOFF	Output disable time after CAS high (see Note 5)	0	15	0	18	0	20	0	25	ns

NOTE 5: topp is specified when the otuput is no longer driven.

SMMS181 - JANUARY 1991

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature

		′124	GU8A-6	'1240	GU8A-70	1240	3U8A-80	′1240	U8A-10	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Random read or write cycle (see Note6)	110		130		150		180		ns
<sup>t</sup> PC	Page-mode read or write cycle time (see Note 7)	40		45		50		55		ns
TRASP	Page-mode pulse duration, RAS low	60	100 000	70	100 000	80	100 000	100	100 000	ns
†RAS	Non-page-mode pulse duration, RAS low	60	10 000	70	10 000	80	10 000	100	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	25	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		70		ns
t <sub>WP</sub>	Write pulse duration	15		15		15		20		ns
tASC	Column-address setup time before CAS low	0		0		0		0		ns
tASR	Row-address setup time before RAS low	0		0		0		0		ns
tDS	Data setup time	0		0		0		0		ns
tRCS	Read setup time before CAS low	0		0		0		0		ns
tCWL	W-low setup time before CAS high	15		18		20		25		ns
tRWL	W-low setup time before RAS high	15		18		20		25		ns
twcs	W-low setup time before CAS low	0		0		0		0		ns
twsn	W-high setup time (CAS-before-RAS refresh only)	10		10		10		10		ns
twrs	W-low setup time (test mode only)	10		10		10		10		ns
<sup>t</sup> CAH	Column-address hold time after CAS low	10		15		15		20		ns
tDHR	Data hold time after RAS low (see Note 8)	50		55		60		75		ns
<sup>t</sup> DH	Data hold time	10		15		15		20		ns
<sup>t</sup> AR	Column-address hold time after RAS low (see Note 8)	50		55		60		75		ns
tRAH	Row-address hold time after RAS low	10		10		10		15		ns
<sup>t</sup> RCH	Read hold time after CAS high (see Note 9)	0		0		0		0		ns
<sup>t</sup> RRH	Read hold time after RAS high (see Note 9)	0		0		0		0		ns
tWCH	Write hold time after CAS low	15		15		15		20		ns
twcr	Write hold time after RAS low (see Note 9)	50		55		60		75		ns
tWHR	W-high hold time (CAS-before-RAS refresh only)	10		10		10		10		ns
twTH	W-low hold time (test mode only)	10		10		10		10		ns

Continued next page.

NOTES: 6. All cycle times assume  $t_T = 5$  ns.

- 7. To guarantee tpc min, t<sub>ASC</sub> should be greater than or equal to t<sub>CP</sub>.
  8. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.
- 9. Either tare or tare must be satisfied for a read cycle.

SMMS181 --- JANUARY 1991

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		′124GI	J8A-6	′124GL	I8A-70	′124GL	18A-80	'124GU8A-10		LINUT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	15		15		20		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		. 0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		100		ns
tCSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10		10		10		10		ns
tRAD	Delay time, RAS low to column-address (see Note 10)	15	30	15	35	15	40	20	50	ns
†RAL	Delay time, column-address to RAS high	30		35		40		45		ns
†CAL	Delay time, column-address to CAS high	30		35		40		45		ns
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	. 20	60	25	75	ns
tRPC	Delay time, RAS high to CAS low	0		0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		25		ns
<sup>t</sup> TAA	Access time from address (test mode)	35		40		45		50		ns
<sup>t</sup> TCPA	Access time from column precharge (test mode)	40		45		50		55		ns
<sup>t</sup> TRAC	Access time from RAS (test mode)	65		75		85		. 105		ns
tREF	Refresh time interval		16		16		16		16	ms
tŢ	Transition time	2	50	2	50	2	50	2	50	ns

NOTE 10: The maximum value is specified only to guarantee access time.

### device symbolization

The specifications contained in this data sheet are applicable to all TM124GU8As symbolized as shown in Figure 1. Please note that the location of the part number may vary.




Figure 1. Device Symbolization

SMMS181 — JANUARY 1991



SMMS232 — JANUARY 1991

This Data Sheet is Applicable to All TM256BBK32s and TM512CBK32s Symbolized with Revision "B" and Subsequent Revisions as Described on Page 6-30.

- TM256BBK32 . . . 262 144 × 32 Organization
- TM512CBK32...524 288 x 32 Organization
- Single 5-V Power Supply
- 72-pin Single-In-Line Package (SIP)
   Leadless Module for Use with Sockets
- TM256BBK32... Utilizes Eight 1-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead Packages (SOJs)
- TM512CBK32... Utilizes Sixteen 1-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead Packages (SOJs)
- Distributed Refresh Period . . . 8 ms (512 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible

- 3-State Output
- Common CAS Control for Eight Common Data-In and Data-Out Lines, in Four Blocks
- Performance Ranges:

	ACCESS	ACCESS	READ	Vcc
•	TIME	TIME	OR	TOLERANCE
	ta(R)	ta(C)	WRITE	
	(trac)	(tCAC)	CYCLE	
	(MAX)	(MAX)	(MIN)	
'256BBK32-6	60 ns	15 ns	110 ns	5%
'256BBK32-70	70 ns	18 ns	130 ns	10%
'256BBK32-80	80 ns	20 ns	150 ns	10%
'256BBK32-10	100 ns	25 ns	180 ns	10%
'512CBK32-6	60 ns	15 ns	110 ns	5%
'512CBK32-70	70 ns	18 ns	130 ns	10%
'512CBK32-80	80 ns	20 ns	150 ns	10%
'512CBK32-10	100 ns	25 ns	180 ns	10%

- Low Power Dissipation
- Operating Free-Air Temperature Range . . . 0°C to 70°C

#### description

#### TM256BBK32

The TM256BBK32 is a 8388K dynamic random-access memory module organized as four times  $262\ 144 \times 8$  in a 72-pin single-in-line package (SIP).

The SIP is composed of eight TMS44C256DJ, 262 144 × 4-bit dynamic RAMs, each in a 20/26-lead plastic small-outline J-lead package (SOJs), mounted on a substrate together with decoupling capacitors. Each TMS44C256DJ is described in the TMS44C256 data sheet.

The TM256BBK32 SIP is available in the single-sided BK leadless module for use with sockets.

The TM256BBK32 SIP features  $\overline{\text{RAS}}$  access times of 60 ns, 70 ns, 80 ns, and 100 ns. This device is characterized for operation from 0°C to 70°C.

#### TM512CBK32

The TM512CBK32 is a 16 777K dynamic random-access memory module organized as four times  $524\ 288 \times 8$  in a 72-pin single-in-line package (SIP).

The SIP is composed of sixteen TMS44C256DJ, 262  $144 \times 4$ -bit dynamic RAMs, each in a 20/26-lead plastic small-outline J-lead package (SOJs), mounted on a substrate with decoupling capacitors. Each TMS44C256DJ is described in the TMS44C256 data sheet.

The TM512CBK32 SIP is available in a double-sided BK leadless module for use with sockets.

The TM512CBK32 SIP features  $\overline{RAS}$  access times of 60 ns, 70 ns, 80 ns, and 100 ns. This device is rated for operation from 0°C to 70°C.



SMMS232 --- JANUARY 1991

#### operation

#### TM256BBK32

The TM256BBK32 operates as eight TMS44C256DJs connected as shown in the functional block diagram. Refer to the TMS44C256 data sheet for details of operation.

The common I/O feature of the TM256BBK32 dictates the use of early write cycles to prevent contention on D and Q.

#### TM512CBK32

The TM512CBK32 operates as sixteen TMS44C256DJs connected as shown in the functional block diagram. Refer to the TMS44C256 data sheets for details of operation.

The common I/O feature of the TM512CBK32 dictates the use of early write cycles to prevent contention on D and Q.

#### specifications


Refresh period is extended to 8 milliseconds and, during this period, each of the 512 rows must be strobed with RAS in order to retain data. Address line A8 must be used as most significant refresh address line (lowest frequency) to assure correct refresh for the TMS44C256. CAS can remain high during the refresh sequence to conserve power.

#### single-in-line package and components

PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness on contact area


Bypass capacitors: Multilayer ceramic


Contact area for socketable devices: Nickel plate and gold plate on top of copper



<sup>†</sup> The packages shown here are for pinout reference only and are not drawn to scale. Parts locations may vary.







232 — JANUARY 1991

SMMS232 - JANUARY 1991

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1)	1 V to 7 V
Voltage range on V <sub>CC</sub> (see Note 1)	1 V to 7 V
Short circuit output current	50 mA
Power dissipation	8 W
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range –	55°C to 125°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage (TM256BBK32-6 and TM512CBK32-6)	4.75	5	5.25	V
Vcc	Supply voltage (TM256BBK32-70/-80/-10 and TM512CBK32-70/-80/-10)	4.5	5	5.5	V
ViH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	DADAMETED	TEST COMPLETIONS	'256BI	3K32-6	'256BE	3K32-70	'256BE	K32-80	'256BB	K32-10	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧
կ	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5.5 V, All other pins = 0 to V <sub>CC</sub>		±10		±10		±10		±10	μА
Ιο	Output current (leakage)	VO = 0 to VCC, VCC = 5.5 V, CAS high		±10		±10		±10		±10	μА
lCC1	Read or write cycle current (see Note 3)	Minimum cycle, VCC = 5.5 V		760		640		600		520	mA
logo	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)		16		16		16		16	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS)		8		8		8		8	mA
ССЗ	Average refresh current (RAS-only or CBR) (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)		720		640		560		480	mA
ICC4	Average page current (see Note 4)	t <sub>C(P)</sub> = minimum, V <sub>CC</sub> = 5.5 V, RAS low, CAS cycling		560		480		400		360	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{\parallel L}$ .

<sup>4.</sup> Measured with a maximum of one address change while CAS = VIH.



SMMS232 --- JANUARY 1991

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

			'512C	BK32-6	'512CE	3K32-70	'512CE	K32-80	'512CE	K32-10	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		2.4		V,
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧
ij	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5.5 V, All other pins = 0 to V <sub>CC</sub>		±10		±10		±10		±10	μΑ
Ю	Output current (leakage)	$V_O = 0$ to $V_{CC}$ , $V_{CC} = 5.5 \text{ V}$ , $\overline{CAS}$ high		±10		±10		±10		±10	μΑ
I <sub>CC1</sub>	Read or write cycle current (see Note 3)	Minimum cycle, VCC = 5.5 V		. 776		656		616		536	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)		32		32		32		32	mA
		After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		16		16		16		16	mA
<sup>1</sup> CC3	Average refresh current (RAS-only or CBR) (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high, (RAS-only), RAS low after CAS low (CBR)		736		656		576		496	mA
ICC4	Average page current (see Note 4)	t <sub>C(P)</sub> = minimum, V <sub>CC</sub> = 5.5 V, RAS low, CAS cycling		576		496		416		376	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ .

4. Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ .

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\ \text{MHz}$

		TM256	TM256BBK32			
	PARAMETER	MIN	MAX	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		40		80	pF
C <sub>i(C)</sub>	Input capacitance, CAS input		10		20	pF
C <sub>i(R)</sub>	Input capacitance, RAS input		20		20	рF
C <sub>i(W)</sub>	Input capacitance, write-enable input		40		80	pF
C <sub>o(DQ)</sub>	Output capacitance on DQ pins		7		14	pF

NOTE 5:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.



SMMS232 — JANUARY 1991

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		ALT. SYMBOL	'256BE '512CE			K32-70 K32-70	′256BB ′512CB		<sup>'256BB</sup> '512CB		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(C)	Access time from CAS	tCAC		15		18		20		25	ns
ta(CA)	Access time from column- address	tCAA		30		35		40		45	ns
ta(R)	Access time from RAS	tRAC		60		70		80		100	ns
<sup>t</sup> a(CP)	Access time from column precharge	tCAP		35		40		40		50	ns
td(CLZ)	CAS to output in low Z	tCLZ	0		0		0		0		ns
<sup>t</sup> dis(CH)	Output disable time after CAS high (see Note 6)	tOFF	0	15	0	18	0	20	0	25	ns

NOTE 6: topp is specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	ALT.		BK32-6 BK32-6		BK32-70 BK32-70		BK32-80 BK32-80		BK32-10 BK32-10	UNIT
	FARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	CIVIT
<sup>t</sup> c(rd)	Read cycle time (see Note 7)	<sup>t</sup> RC	110		130		150		180		ns
t <sub>c(W)</sub>	Write cycle time	twc	110		130		150		180		ns
<sup>t</sup> c(P)	Page-mode read or write cycle time	tPC	40		45		50		55		ns
tw(CH)	Pulse duration, CAS high	tCP	10		10		- 10		10		ns
tw(CL)	Pulse duration, CAS low	tCAS	15	10 000	18	10 000	20	10 000	25	10 000	ns
tw(RH)	Pulse duration, RAS high (precharge)	t <sub>RP</sub>	40		50		60		70	- · · · <del>-</del> · · · <del>-</del> · ·	ns
tw(RL)	Non-page-mode pulse duration, RAS low	tRAS	60	10 000	70	10 000	80	10 000	100	10 000	ns
t <sub>w(RL)P</sub>	Page-mo <u>de pulse</u> duration, RAS low	tRASP	60	100 000	70	100 000	80	100 000	100	100 000	ns
tw(WL)	Write pulse duration	t <sub>WP</sub>	15		15		15		15		ns
t <sub>su(CA)</sub>	Column-address setup time before CAS low	tASC	0		0		0		0		ns
t <sub>su(RA)</sub>	Row-address setup time before RAS low	<sup>t</sup> ASR	0		. 0		. 0		0		ns
t <sub>su(D)</sub>	Data setup time before CAS low	t <sub>DS</sub>	0		0		0		0		ns
tsu(rd)	Read setup time before CAS low	tRCS	0		0	I	0	1	0		ns
t <sub>su(WCL)</sub>	W-low setup time before CAS low	twcs	0		0		0		0		ns
t <sub>su(WCH)</sub>	W-low setup time before CAS high	tCWL	15		18		20		25		ns
t <sub>su</sub> (WRH)	W-command setup time before RAS high	tRWL	15		18		20		25		ns

NOTE 7: All cycle times assume  $t_t = 5$  ns.



SMMS232 -- JANUARY 1991

timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

	DADAMETED	ALT.		3K32-6 3K32-6		K32-70 K32-70		K32-80 K32-80		K32-10 K32-10	UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> h(CA)	Column-address hold time after CAS low	<sup>†</sup> CAH	10		15		15		20		ns
<sup>t</sup> h(RA)	Row-address hold time after RAS low	<sup>t</sup> RAH	10		10		12		15		ns
<sup>t</sup> h(RLCA)	Column-address hold time after RAS low (see Note 8)	t <sub>AR</sub>	50		55		60		70		ns
<sup>t</sup> h(RLD)	Data hold time after RAS low (see Note 8)	<sup>†</sup> DHR	50		55		60		70		ns
<sup>t</sup> h(D)	Data hold time after CAS low	<sup>†</sup> DH	10		15		15		20	•	ns
<sup>t</sup> h(CHrd)	Read hold time after CAS high (see Note 9)	<sup>t</sup> RCH	0		0		0		0		ns
<sup>t</sup> h(RHrd)	Read hold time after RAS high (see Note 9)	<sup>t</sup> RRH	0		0		0		0		ns
<sup>t</sup> h(CLW)	Write hold time after CAS low	twch	15		15		15		20	i	ns
<sup>t</sup> h(RLW)	Write hold time after RAS low	twcr	50		55		60		70		ns
<sup>t</sup> d(RLCH)	Delay time, RAS low to CAS high	<sup>t</sup> CSH	60		70		80		100		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		0		ns
<sup>t</sup> d(CLRH)	Delay time, CAS low to RAS high	<sup>t</sup> RSH	15		18		20		25		ns
<sup>t</sup> d(RLCL)	Delay time RAS low to CAS low (see Note 10)	<sup>†</sup> RCD	20	45	20	52	22	60	25	75	ns
<sup>†</sup> d(RLCA)	Delay time, RAS low to column-address	tRAD	15	30	15	35	17	40	20	55	ns
<sup>t</sup> d(CARH)	Delay time, column-address to RAS high	<sup>t</sup> RAL	30		35		40		45		ns
<sup>t</sup> d(CACH)	Delay time, column-address to CAS high	†CAL	30		35		40		45		ns
<sup>†</sup> d(RLCH)R	Delay time, RAS low to CAS high (see Note 11)	tCHR	15		15		20		25		ns
<sup>†</sup> d(CLRL)R	Delay time, CAS low to RAS low (see Note 11)	<sup>t</sup> CSR	10		10		10		10		ns
t <sub>d</sub> (RHCL)R	Delay time, RAS high to CAS low (see Note 11)	<sup>t</sup> RPC	0		0		0		0		ns
t <sub>rf</sub>	Distribution refresh time interval	<sup>t</sup> REF		8		8		8		8	ms
tţ	Transition time	tΤ	3	50	3	50	3	50	3	50	ns

NOTES: 8. The minimum value is measured when t<sub>d(RLCL)</sub> is set to t<sub>d(RLCL)</sub> min as a reference.

9. Either th<sub>(RHrd)</sub> or th<sub>(CHrd)</sub> must be satisfied for the read cycle.

10. Maximum value specified only to guarantee access time.

11. CAS-before-RAS refresh only.

SMMS232 - JANUARY 1991

### device symbolization

The specifications contained in the data sheet are applicable to all TM256BBK32s and TM512CBKs symbolized as shown in Figure 1. Please note that the location of the part number may vary.




Figure 1. Device Symbolization

SMMS109A -- MARCH 1990 -- REVISED NOVEMBER 1990

This Data Sheet is Applicable to All TM024EAD9s Manufactured With TMS4C1024s Symbolized With Revision "D" and Subsequent Revisions.


- TM024EAD9 . . . 1 048 576 × 9 Organization
- Single 5-V Supply (10% Tolerance)
- 30-pin Single-In-Line Package (SIP)
   Leadless Module for Use with Sockets
- Utilizes Nine 1-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period . . . 8 ms (512 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Performance of Unmounted RAMs:


		ACCESS	ACCESS	READ	vcc
		TIME	TIME	OR	TOLERANCE
		trac .	tCAC	WRITE	
				CYCLE	
		(MAX)	(MAX)	(MIN)	
,	TMS4C1024-6	60 ns	15 ns	110 ns	5%
	TMS4C1024-70	70 ns	18 ns	130 ns	10%
	TMS4C1024-80	80 ns	20 ns	150 ns	10%
	TMS4C1024 10	100 ne	25 nc	180 ne	10%

- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Separate CAS Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free Air Temperature ...0°C to 70°C


#### description

The TM024EAD9 is a 9216K (dynamic) random-access memory module, organized as 1 048 576  $\times$  9 bits [bit nine (D9, Q9) is generally used for parity and is controlled by  $\overline{\text{CAS9}}$  in a 30-pin single-in-line (SIP) Package.





	PIN	NOMENCLATURE
	A0-A9	Address Inputs
	CAS, CAS9	Column-Address Strobe
Ì	DQ1-DQ8	Data In/Data Out
	D9	Data in
	NC	No Internal Connection
	Q9	Data Out
	RAS	Row-Address Strobe
	Vcc	5-V Supply
	V <sub>SS</sub>	Ground
	∣ ₩	Write Enable



Copyright © 1990, Texas Instruments Incorporated

### TM024EAD9 1 048 576 BY 9-BIT DYNAMIC RAM MODULE

SMMS109A — MARCH 1990 — REVISED NOVEMBER 1990

The TM024EAD9 is composed of nine TMS4C1024DJ, 1 048 576  $\times$  1-bit dynamic RAMs, each in 20/26-lead plastic small-outline J-lead package (SOJ), mounted on a substrate together with decoupling capacitors.

The TMS4C1024DJ is described in the TMS4C1024 data sheet and is fully electrically tested and processed according to TI MIL-STD-883B flows (as ammended for commercial applications) prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed.

The TM024EAD9 SIP is available in the AD single-sided, leadless module for use with sockets.

The TM024EAD9 SIP is rated for operation from 0°C to 70°C.

#### operation

The TM024EAD9 operates as nine TMS4C1024DJs shown in the functional block diagram. Refer to the TMS4C1024 data sheet for details of its operation. The common I/O feature of the TM024EAD9 dictates the use of early write cycles to prevent contention on D and Q.

#### specifications

For TMS4C1024DJ electrical specifications, refer to the TMS4C1024 data sheet.

#### single-in-line package and components

PC substrate: 1,27 (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for socketable devices; Nickel plate and solder plate (or coat) on top of copper

#### functional block diagram Α1 A2 A3 8 11 Α4 12 A5 A6 14 A7 15 17 A8 A9 18 RAS 27 CAS 2 $\overline{\overline{W}}$ $\overline{\underline{21}}$ A0-A9 A0-A9 1024K × 1 1024K × 1 RAS RAS CAS CAS $\overline{\mathbf{w}}$ w DQ1 3 16 Q Vss Vcc Q **Vcc** ٧ss DQ5 A0-A9 A0-A9 1024K × 1 1024K × 1 RAS RAS CAS CAS $\overline{\mathbf{w}}$ W DQ2 6 Q $v_{\text{SS}}$ Vcc Vss Q Vcc DQ6 A0-A9 A0-A9 1024K × 1 RAS 1024K × 1 RAS CAS CAS $\overline{W}$ $\overline{\mathbf{w}}$ DQ3 10 DQ7 23 Q Vcc Vss Vcc ٧ss A0-A9 A0-A9 1024K × 1 1024K × 1 RAS RAS CAS CAS $\overline{\mathbf{w}}$ $\overline{\mathbf{w}}$ DQ8 25 DQ4 13 Vcc Vss Q Q Vcc ٧ss D A0-A9 1024K × 1 RAS CAS9 28 CAS $\overline{\mathbf{w}}$ D9 <u>29</u> Q9 Q Vcc Vss D $V_{CC} \frac{1}{30}$ VCC VSS 22



Vss

6-33

absolute maximum ratings over opera	ating free-air temperature range (unless otherwi	se noted)†
Voltage range on any pin (see Note 1)		- 1 V to 7 V

Voltage range on V<sub>CC</sub> (see Note 1) -1 V to 7 V
Short circuit output current 50 mA
Power dissipation: 9 W

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage (TM024EAD9-6)	4.75	5	5.25	V
Vcc	Supply voltage (TM024EAD9-70/-80/-10)	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	V
V <sub>IL</sub>	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TM024	EAD9-6	TM024EAD9-70		TM024EAD9-80		TM024EAD9-10		UNIT
	FARANICIER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	<b>&gt;</b>
lj	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5 V, All other pins = 0 to V <sub>CC</sub>		±10		±10		±10		±10	μА
10	Output current (leakage)	$V_O = 0$ to $V_{CC}$ , $V_{CC} = 5.5$ V, $\overline{CAS}$ high		±10		±10		±10		±10	μА
ICC1	Read or write cycle current	Minimum cycle, V <sub>CC</sub> = 5.5 V		855		720		675		585	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V		18		18		18		18	mA
ICC3	Average refresh current (RAS-only or CBR)	Minimum cycle, VCC = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)		810		720		630		540	mA
ICC4	Average page current	$t_{C(P)} = minimum,$ $V_{CC} = 5.5 \text{ V},$ $\overline{RAS} \text{ low, } \overline{CAS} \text{ cycling}$		630		540		450		405	mA

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


SMMS109A — MARCH 1990 — REVISED NOVEMBER 1990

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	45	pF
C <sub>i(D)</sub>	Input capacitance, data input (D9 only)	5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	45	ρF
C <sub>i(W)</sub>	Input capacitance, write-enable input	45	pF
C <sub>o(DQ)</sub>	Output capacitance (DQ1-DQ8)	10	pF
Co	Output capacitance (Q9 only)	7	pF

NOTE 3:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

### TI single-in-line package nomenclature





SMMS191 - JANUARY 1991

This Data Sheet is Applicable to All TM124EAD9Bs and TM124EAD9Cs Symbolized with Revision "B" and Subsequent Revisions as Described on Page 6-44.

- 1 048 576 × 9 Organization
- Single 5-V Power Supply
- 30-Pin Single-In-Line Package (SIP)
- TM124EAD9B... Utilizes Two 4-Megabit and One 1-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead Packages (SOJs)
- TM124EAD9C... Utilizes Three 4-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead Packages (SOJs)
- Long Refresh Period . . . 16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS	ACCESS	READ	vcc
	TIME	TIME	OR	TOLERANCE
	t <sub>RAC</sub>	tAA	WRITE	
			CYCLE	
	(MAX)	(MAX)	(MIN)	
'124EAD9B/C-6	60 ns	30 ns	110 ns	±5%
'124EAD9B/C-70	70 ns	35 ns	130 ns	±10%
'124EAD9B/C-80	80 ns	40 ns	150 ns	±10%
'124FAD9B/C-10	100 ns	45 ns	180 ns	+10%

- Low Power Dissipation
- Operating Free-Air Temperature Range ...0°C to 70°C

#### description

The TM124EAD9B and TM124EAD9C are 9216K, dynamic random-access memory modules organized as  $1048\,576\times9$  [bit nine is generally used for parity] in 30-pin single-in-line packages.

	AD Single-In-Line Package
	(Top View)
VDD 1 CAS 2 DQ1 3 A0 4 A1 5 DQ2 6 A2 7 A3 8 VSS 9 DQ3 10 A4 11 A5 12 DQ4 13 A6 14 A7 15 DQ5 15 DQ5 15 DQ5 22 DQ7 23 NC 19 DQ6 21 VSS 22 DQ7 23 NC 24 DQ8 25 DQ7 23 NC 24 DQ8 25 DQ9 26 RAS 27 CAS9 28 D9 29 VDD 30	

	PIN NOMENCLATURE
A0-A9	Address Inputs
CAS, CAS9	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
D9	Data In
NC	No Connect
Q9	Data Out
RAS	Row-Address Strobe
V <sub>DD</sub>	5-V Supply
VSS	Ground
W	Write Enable

The TM124EAD9B is composed of two TMS44400, 1048 576  $\times$  4-bit dynamic RAMs in 20/26-lead plastic small-outline J-lead packages (SOJs), and one TMS4C1024, 1048 576  $\times$  1-bit dynamic RAM in a 20/26-lead plastic small-outline J-lead package (SOJ).



SMMS191 - JANUARY 1991

The TM124EAD9C is composed of two TMS44400, 1 048 576  $\times$  4-bit dynamic RAMs in 20/26-lead plastic small-outline J-lead packages (SOJs), and one TMS44100, 4 194 304  $\times$  1-bit dynamic RAM in a 20/26-lead plastic small-outline J-lead package (SOJ).

The TM124EAD9B and TM124EAD9C are both mounted on a substrate together with three  $0.2\,\mu\text{F}$  decoupling capacitors. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated through-holes, a cost savings can be realized.

The TM124EAD9B and TM124EAD9C each feature RAS access times of 60 ns, 70 ns, 80 ns, and 100 ns.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM124EAD9B and TM124EAD9C are characterized for operation from 0°C to 70°C.

#### operation

The TM124EAD9B operates as two TMS44400s and one TMS4C1024 connected as shown in the functional block diagram.

The TM124EAD9C operates as two TMS44400s and one TMS44100 connected as shown in the functional block diagram.

The common I/O features of the TM124EAD9B and TM124EAD9C dictate the use of early write cycles to prevent contention on the DQ lines.

### specifications

The refresh period is extended to 16 milliseconds and, during this period, each of the 1024 rows must be strobed with  $\overline{RAS}$  in order to retain data.  $\overline{CAS}$  can remain high during the refresh sequence to conserve power. For the TM124EAD9B, the nine least significant row addresses (A0-A8) must be refreshed every 8 ms as required by the TMS4C1024.

#### single-in-line package and components

PC substrate: 1,27 mm (0.05 inch) nominal thickness on contact area


Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze




SMMS191 — JANUARY 1991

#### functional block diagram (TM124EAD9B)



SMMS191 - JANUARY 1991

### functional block diagram (TM124EAD9C)



SMMS191 — JANUARY 1991

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

•	•	_	•	• '	•
Supply voltage range on any	pin (see	Note 1)	 		– 1 V to 7 V
Voltage range on V <sub>CC</sub>			 		– 1 V to 7 V
Short circuit output current			 		50 mA
Power dissipation			 		3 W
Operating free-air temperatu	re range		 		0°C to 70°C
Storage temperature range			 		_ 55°C to 125°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage (TM124EAD9B-6 and TM124EAD9C-6)	4.75	5	5.75	V
Vcc	Supply voltage (TM124EAD9B-70/-80/-10 and TM124EAD9C-70/-80/-10)	4.5	. 5	5.5	٧
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	′124EA		′124EA	D9B-70 D9C-70		D9B-80 D9C-80	′124EAI ′124EAI		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧
l <sub>1</sub>	Input current (leakage)	V <sub>I</sub> =0 to 6.5 V, V <sub>CC</sub> = 5.5 V, All other pins = 0 V to V <sub>CC</sub>		± 30		± 30		± 30		± 30	μΑ
ю	Output current (leakage)	VO = 0 to VCC, VCC = 5.5 V, CAS high		± 10		± 10		± 10		± 10	μΑ
lcc1	Read or write cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		285		255		225		195	mA
1		After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V (TTL)		6		6		6		6	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		3		3		3		3	mA
<sup>1</sup> CC3	Average refresh current (RAS-only or CBR) (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)		285		255		225		195	mA
ICC4	Average page current (see Note 4)	tpc = minimum, Vcc = 5.5 V, RAS low, CAS cycling		210		180		150		120	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ .

4. Measured with a maximum of one address change while  $\overline{\text{CAS}} = V_{IH}$ .



6-41

SMMS191 — JANUARY 1991

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\,\text{MHz}$ (see Note 5)

	PARAMETER	TM124EADS		UNIT	
	· · · · · · · · · · · · · · · · · · ·	MIN	TM124EAD9B TM124EAD9C MIN MAX 15 12 21 21 7		
C <sub>i(A)</sub>	Input capacitance, address inputs			15	pF
C <sub>i(DQ)</sub>	Input capacitance, data inputs/outputs			12	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs			21	pF
C <sub>i(W)</sub>	Input capacitance, W input			21	pF
C <sub>i(CAS9)</sub>	Input capacitance, CAS9 input			7	pF
C <sub>i(D9)</sub>	Input capacitance on D9			5	pF
C <sub>o(Q9)</sub>	Output capacitance on Q9			7	pF

NOTE 5:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'124EAD9B-6 '124EAD9C-6		'124EAD9B-70 '124EAD9C-70		'124EAD9B-80 '124EAD9C-80		'124EAD9B-10 '124EAD9C-10	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tAA	Access time from column-address		30		35		40		45	ns
tCAC	Access time from CAS low		15		18		20		25	ns
tCPA	Access time from column precharge		35		40		45		50	ns
tRAC	Access time from RAS low		60		70		80		100	ns
tCLZ	CAS to output in low Z	0		0		0		0		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	0	25	ns

NOTE 6: topp is specified when the output is no longer driven.

SMMS191 — JANUARY 1991

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

			AD9B-6 AD9C-6		AD9B-70 AD9C-70		AD9B-80 AD9C-80		AD9B-10 AD9C-10	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	0,,,,
†RC	Random read or write cycle (see Note 7)	110		130		150		180		ns
<sup>t</sup> PC	Page-mode read or write cycle time (see Note 8)	40		45		50		55		ns
tRASP	Page-mode pulse duration, RAS low	60	100 000	70	100 000	80	100 000	100	100 000	ns
tRAS	Non-page-mode pulse duration, RAS low	60	10 000	70	10 000	80	10 000	100	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	25	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		70		ns
twp	Write pulse duration	15		15		15		20		ns
tASC	Column-address setup time before CAS low	0		0		0		0		ns
tASR	Row-address setup time before RAS low	0		0		0		0		ns
tDS	Data setup time	0		0		0		0		ns
†RCS	Read setup time before CAS low	0		0		0		0		ns
tCWL	W-low setup time before CAS high	15		18		20		25		ns
tRWL	W-low setup time before RAS high	15		18		20		25		ns
twcs	W-low setup time before CAS low	0		0		0		0		ns
twsn	W-high setup time (CAS-before-RAS refresh only)	10		10		10		10		ns
<sup>t</sup> CAH	Column-address hold time after CAS low	10		15		15		20		ns
tDHR	Data hold time after RAS low (see Note 9)	50		55		60		75		ns .
<sup>t</sup> DH	Data hold time	10		15		15		20		ns
t <sub>AR</sub>	Column-address hold time after RAS low (see Note 9)	50		55		60		75		ns
<sup>t</sup> RAH	Row-address hold time after RAS low	10		10		10		15		ns
<sup>t</sup> RCH	Read hold time after CAS high (see Note 10)	0		0		0		0		ns
<sup>t</sup> RRH	Read hold time after RAS high (see Note 10)	0		0		0		0		ns
tWCH	Write hold time after CAS low	15		15		15		20		ns
twcn	Write hold time after RAS low (see Note 10)	50		55		60		75		ns
twhr	W-high hold time (CAS-before-RAS refresh only)	10		10		10		10		ns

Continued next page.

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

- 8. To guarantee tpc min, tasc should be greater than or equal to tcp.
- 9. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.
- 10. Either tare or tach must be satisfied for a read cycle.

SMMS191 -- JANUARY 1991

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		′124EA ′124EA		′124EA		′124EAI ′124EAI		'124EAD9B-10 '124EAD9C-10		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	15		15		20		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		100		ns
tCSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10	,	10		10		10		ns
tRAD	Delay time, RAS low to column-address (see Note 11)	15	30	15	35	15	40	20	50	ns
tRAL	Delay time, column-address to RAS high	30		35		40		45		ns
†CAL	Delay time, column-address to CAS high	30		35		40		45		ns
tRCD	Delay time, RAS low to CAS low (see Note 11)	20	45	20	52	20	60	25	75	ns
tRPC	Delay time, RAS high to CAS low	0		0		0		0		ns
<sup>t</sup> RSH	Delay time, CAS low to RAS high	15		18		20		25		ns
tREF	Distributed refresh time interval		16		16		16		16	ms
t <sub>T</sub>	Transition time	2	50	2	50	2	50	2	50	ns

NOTE 11: The maximum value is specified only to guarantee access time.

### device symbolization

The specifications contained in this data sheet are applicable to all TM124EAD9Bs and TM124EAD9Cs symbolized as shown in Figure 1. Please note that the location of the part number may vary.




Figure 1. Device Symbolization

SMMS236 — JANUARY 1991

- TM256KBK36B...262 144 x 36
   Organization
- TM512LBK36B...524 288 x 36
   Organization
- Single 5-V Power Supply
- 72-pin Single-In-Line Package (SIP)
   Leadless Module for Use With Sockets
- TM256KBK36B... Utilizes Eight 1-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages and One 1-Megabit Quad-CAS Dynamic RAM in a Plastic Small-Outline J-Lead (SOJ) Package
- TM512LBK36B... Utilizes Sixteen
   1-Megabit Dynamic RAMs in Plastic
   Small-Outline J-Lead (SOJ) Packages and
   Two 1-Megabit Quad-CAS Dynamic RAMs
   in Plastic Small-Outline J-Lead (SOJ)
   Packages
- Long Refresh Period . . . 8 ms (512 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible

- Enhanced Page Mode Operation With CAS-Before-RAS, RAS-Only, and Hidden Refresh
- 3-State Output
- Common CAS Control for Nine Common Data-In and Data-Out Lines, in Four Blocks
- Performance Ranges:

	ACCESS	ACCESS	READ OR	Vcc
	TIME	TIME	WRITE	TOLERANCE
	<b>tRAC</b>	tCAC	CYCLE	
	(MAX)	(MAX)	(MIN)	
'256KBK36B-6	60 ns	15 ns	110 ns	±5%
'256KBK36B-70	70 ns	18 ns	130 ns	±10%
'256KBK36B-80	80 ns	20 ns	150 ns	±10%
'256KBK36B-10	100 ns	25 ns	180 ns	±10%
'512LBK36B-6	60 ns	15 ns	110 ns	±5%
'512LBK36B-70	70 ns	18 ns	_ 130 ns	±10%
'512LBK36B-80	80 ns	20 ns	150 ns	±10%
'512LBK36B-10	100 ns	25 ns	180 ns	±10%

- Low Power Dissipation
- Operating Free-Air Temperature Range . . . 0°C to 70°C

#### description

#### TM256KBK36B

The TM256KBK36B is a 9437K (dynamic) random-access memory module organized as four times 262  $144 \times 9$  [bit nine is generally used for parity] in a 72-pin single-in-line package (SIP). The SIP is composed of eight TMS44C256DJ, 262  $144 \times 4$ -bit dynamic RAMs, each in 20/26-lead plastic small-outline J-lead packages (SOJs) and one TMS44C260DJ, 262  $144 \times 4$ -bit Quad- $\overline{CAS}$  dynamic RAM in a 24/26-lead plastic small-outline J-lead package (SOJ), mounted on a substrate together with decoupling capacitors. Each TMS44C256DJ and TMS44C260DJ is described in the TMS44C256 or TMS44C260 data sheets (repectively).

The TM256KBK36B is available in a single-sided BK leadless module for use with sockets.


The TM256KBK36B features RAS access times of 60 ns, 70 ns, 80 ns, and 100 ns. This device is rated for operation from 0°C to 70°C.

#### TM512LBK36B

The TM512LBK36B is a 18 874K (dynamic) random-access memory module organized as four times 524 288  $\times$  9 [bit nine is generally used for parity] in a 72-pin single-in-line package (SIP). The SIP is composed of sixteen TMS44C256DJ, 262 144  $\times$  4-bit dynamic RAMs, each in 20/26-lead plastic small-outline J-lead packages (SOJs) and two TMS44C260DJ, 262 144  $\times$  4-bit Quad- $\overline{\text{CAS}}$  dynamic RAMs in a 24/26-lead plastic small-outline J-lead package (SOJ), mounted on a substrate together with decoupling capacitors. Each TMS44C256DJ and TMS44C260DJ is described in the TMS44C256 or TMS44C260 data sheets (repectively).



SMMS236 - JANUARY 1991



<sup>†</sup> The packages shown here are for pinout reference only and are not drawn to scale.



SMMS236 - JANUARY 1991

The TM512LBK36B is available in a double-sided BK leadless module for use with sockets.

The TM512LBK36B features  $\overline{RAS}$  access times of 60 ns, 70 ns, 80 ns, and 100 ns. This device is rated for operation from 0°C to 70°C.

#### operation

#### TM256KBK36B

The TM256KBK36B operates as eight TMS44C256DJs and one TMS44C260DJ connected as shown in the functional block diagram and Table 1. The parity bits MP0-MP3 are provided by the TMS44C260DJ and are controlled by RAS2. To ensure proper parity bit operation all memory accesses must include a RAS2 pulse. Refer to the TMS44C256 and TMS44C260 data sheets for details of operation. The common I/O feature of the TM256KBK36B dictates the use of early write cycles to prevent contention on D and Q.

#### TM512LBK36B

The TM512LBK36B operates as sixteen TMS44C256DJs and two TMS44C260DJs connected as shown in the functional block diagram and Table 1. The parity bits MP0-MP3 are provided by the TMS44C260DJs and are controlled by RAS2 and RAS3 on side 1 and side 2 respectively. To ensure proper parity bit operation all memory accesses to side 1/side 2 must include a RAS2/RAS3 pulse. Refer to the TMS44C256 and TMS44C260 data sheets for details of operation. The common I/O feature of the TM512LBK36B dictates the use of early write cycles to prevent contention on D and Q.

#### single-in-line package and components

PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic


Contact area for socketable devices: Nickel plate and gold plate on top of copper

Table 1. Connection Table

DATA BLOCK	RA	0454	
DATA BLOCK	SIDE 1	SIDE 2	CASx
DQ0-DQ7	RAS0	RAS1	CASO
MP0	RAS2	RAS3	CASO
DQ8-DQ15	RAS0	RAS1	CAS1
MP1	RAS2	RAS3	CAS1
DQ16-DQ23 MP2			CAS2 CAS2
DQ24-DQ31	RAS2	RAS3	CAS3
MP3	RAS2	RAS3	CAS3


SMMS236 - JANUARY 1991

#### functional block diagram (for TM256KBK36B and TM512LBK36B)



SMMS236 - JANUARY 1991

### functional block diagram (for TM512LBK36B)



SMMS236 - JANUARY 1991

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $^\dagger$

Voltage range on any pin (see Note 1)	- 1 V to 7 V
Voltage range on V <sub>CC</sub> (see Note 1)	– 1 V to 7 V
Short circuit output current	50 mA
Power dissipation	9 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range – 5	55°C to 125°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage (TM256KBK36B-6 and TM512LBK36B-6)	4.75	5	5.25	V
Vcc	Supply voltage (TM256KBK36B-70/-80/-10 and TM512LBK36B-70/-80/-10)	4.5	5	5.5	٧
Vss	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	- 1		0.8	٧
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	'256KBK36B-6	'256KBK36B-70	'256KBK36B-80	'256KBK36B-10	UNIT
	PANAMETER	TEST CONDITIONS	MIN MAX	MIN MAX	MIN MAX	MIN MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = –5 mA	2.4	2.4	2.4	2.4	٧
VOL	Low-level output voltage	1 <sub>OL</sub> = 4.2 mA	0.4	0.4	0.4	0.4	٧
l <sub>1</sub>	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5.5 V, All other pins = 0 V to V <sub>CC</sub>	± 90	± 90	± 90	± 90	μА
ю	Output current (leakage)	$V_O = 0$ to $V_{CC}$ , $V_{CC} = 5.5 \text{ V}$ , $\overline{CAS}$ high	± 10	± 10	± 10	± 10	μΑ
ICC1	Read or write cycle current	Minimum cycle, V <sub>CC</sub> = 5.5 V	. 855	720	675	585	mA
ICC2	Standby current	After 1 memory cycle,  RAS and CAS high,  VIH = 2.4 V	18	18	18	18	mA
ICC3	Average refresh current (RAS-only or CBR)	Minimum cycle, V <sub>CC</sub> = 5.5 V, <del>RAS</del> cycling, <del>CAS</del> high ( <del>RAS</del> -only), <del>RAS</del> low after <del>CAS</del> low (CBR)	810	720	630	540	mA
ICC4	Average page current	$t_{C(P)}$ = minimum, $V_{CC}$ = 5.5 V, $\overline{RAS}$ low, $\overline{CAS}$ cycling	630	540	450	405	mA

SMMS236 — JANUARY 1991

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	DADAMETED	TEST CONDITIONS	'512LBK36B-6		'512LBK36B-70		'512LBK36B-80		'512LBK36B-10		UNIT
	PARAMETER		MIN	MAX	MIN	MAX	MIN M	AX	MIN	MAX	UNII
Vон	High-level output voltage	1 <sub>OH</sub> = -5 mA	2.4		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧
Ħ	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5.5 V, All other pins = 0 V to V <sub>CC</sub>		± 180		± 180	± '	180		± 180	μΑ
ю	Output current (leakage)	V <sub>O</sub> = 0 to V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V, CAS high		± 20		± 20	<u>+</u>	20		± 20	μА
ICC1	Read or write cycle current	Minimum cycle, VCC = 5.5 V		873		738		593		603	mA
ICC2	Standby current	After 1 memory cycle,  RAS and CAS high,  VIH = 2.4 V		36		36		36		. 36	mA
ICC3	Average refresh current (RAS-only or CBR)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)		828		738	6	548		558	mA
I <sub>CC4</sub>	Average page current	$t_{C(P)}$ = minimum, $V_{CC}$ = 5.5 V, $\overline{RAS}$ low, $\overline{CAS}$ cycling		648		558	4	168		423	mA

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\ \text{MHz}$ (see Note 3)

	24244	TM256KBK36B	TM512L	TM512LBK36B	
	PARAMETER	MIN MAX	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	45		90	pF
C <sub>i(R)</sub>	Input capacitance, RAS inputs	25		25	pF
C <sub>i(C)</sub>	Input capacitance, CAS inputs	15		30	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input	45		90	рF
C <sub>o(DQ)</sub>	Output capacitance on DQ pins	7		14	pF
C <sub>o(MP)</sub>	Output capacitance on MP pins	7		14	pF

NOTE 3:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

SMMS236 — JANUARY 1991

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER			K36B-6 K36B-6		K36B-70 K36B-70		K36B-80 K36B-80		K36B-10 K36B-10	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(C)	Access time from CAS	tCAC		15		18		20		25	ns
ta(CA)	Access time from columnaddress	†CAA		30		35		<sup>`</sup> 40		45	ns
ta(R)	Access time from RAS	tRAC		60		70		80		100	ns
ta(CP)	Access time from column precharge	<sup>†</sup> CAP		35		40		40		50	ns
td(CLZ)	CAS to output in low Z	tCLZ	0				0		0		ns
<sup>t</sup> dis(CH)	Output disable time after CAS high (see Note 4)	tOFF	0	15	0	18	0	20	0	25	ns

NOTE 4: tOFF is specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	ALT.		BK36B-6 BK36B-6		3K36B-70 3K36B-70		K36B-80 K36B-80	'256KBK36B-10 '512LBK36B-10		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>c(rd)</sub>	Read cycle time (see Note 5)	tRC	110		130		150		180		ns
tc(W)	Write cycle time	twc	110		130		150		180		ns
t <sub>c(P)</sub>	Page-mode read or write cycle time	<sup>t</sup> PC	40		45		50		55		ns
tw(CH)	Pulse duration, CAS high	tCP	10		10		10		10		ns
tw(CL)	Pulse duration, CAS low	tCAS	15	10 000	18	10 000	20	10 000	25	10 000	ns
tw(RH)	Pulse duration, RAS high (precharge)	t <sub>RP</sub>	40		50		60		70		ns
tw(RL)	Non-page-mode pulse duration, RAS low	†RAS	60	10 000	70	10 000	80	10 000	100	10 000	ns
tw(RL)P	Page-mode pulse duration, RAS low	tRASP	60	100 000	70	100 000	80	100 000	100	100 000	ns
tw(WL)	Write pulse duration	t <sub>WP</sub>	15		15		15		15		ns
t <sub>su(CA)</sub>	Column-address setup time before CAS low	†ASC	0		0		0		0		ns
t <sub>su(RA)</sub>	Row-address setup time before RAS low	†ASR	0		0		0		0		ns
t <sub>su(D)</sub>	Data setup time before CAS low	tDS	0		0		0		0		ns
t <sub>su(rd)</sub>	Read setup time before CAS low	tRCS	0		0		0		0		ns
<sup>t</sup> su(WCL)	W-low setup time before CAS low	twcs	0		0		0		0		ns
t <sub>su</sub> (WCH)	W-low setup time before CAS high	tCWL	15		18		20		25		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	15		18	_	20		25		ns

NOTE 5: All cycle times assume  $t_t = 5$  ns.



SMMS236 — JANUARY 1991

timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

	PARAMETER	ALT.		K36B-6 K36B-6		K36B-70 K36B-70		K36B-80 K36B-80		K36B-10 K36B-10	UNIT
	TANAMETEN	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	0
<sup>t</sup> h(CA)	Column-address hold time after CAS low	<sup>t</sup> CAH	10		15		15		20		ns
<sup>t</sup> h(RA)	Row-address hold time after RAS low	tRAH	10		10		. 12		15		ns
th(RLCA)	Column-address hold time after RAS low (see Note 6)	tAR	50		55		60		70		ns
th(CLCH)	Hold time, CAS low to CAS high (see Note 7)	t <sub>AR</sub>	50		55		60		70		ns
<sup>t</sup> h(RLD)	Data hold time after RAS low (see Note 6)	<sup>t</sup> DHR	50		55		60		70		ns
<sup>t</sup> h(D)	Data hold time after CAS low	†DH	10		15		15		20		ns
<sup>t</sup> h(CHrd)	Read hold time after CAS high (see Note 8)	<sup>t</sup> RCH	0		0		0		0		ns
<sup>t</sup> h(RHrd)	Read hold time after RAS high (see Note 8)	tRRH	0		0		0		0		ns
<sup>t</sup> h(CLW)	Write hold time after CAS low	tWCH	15		15		15		20		ns
th(RLW)	Write hold time after RAS low	twcr	50		55		60		70		ns
<sup>t</sup> d(RLCH)	Delay time, RAS low to CAS high	tcsH	60		70		80		100		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		0		ns
<sup>t</sup> d(CLRH)	Delay time, CAS low to RAS high	<sup>t</sup> RSH	15	-	18		20		25		ns
<sup>t</sup> d(RLCL)	Delay time, RAS low to CAS (see Note 9)	<sup>t</sup> RCD	20	45	20	52	22	60	25	75	ns
td(RLCA)	Delay time, RAS low to column-address	<sup>t</sup> RAD	15	30	15	35	17	40	20	55	ns
<sup>t</sup> d(CARH)	Delay time, column-ad- dress to RAS high	†RAL	30		35		40		45		ns
<sup>t</sup> d(CACH)	Delay time, column-ad- dress to CAS high	†CAL	30		35		40		45		ns
td(RLCH)R	Delay time, RAS low to CAS high (see Note 10)	<sup>t</sup> CHR	15		15		20		25		ns
td(CLRL)R	Delay time, CAS low to RAS low (see Note 10)	tCSR	10		10		10		10		ns
td(RHCL)R	Delay time, RAS high to CAS low (see Note 10)	<sup>t</sup> RPC	0		0		0		0		ns
t <sub>rf</sub>	Distribution refresh time interval	tREF		8		8		8		8	ms
tt	Transition time	tτ	3	50	3	50	3	50	3	50	ns

NOTES: 6. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.

- 7. Reference TMS44C260 data sheet.
- 8. Either  $t_h(RHrd)$  or  $t_h(CHrd)$  must be satisfied for the read cycle. 9. Maximum value specified only to guarantee access time.
- 10. CAS-before-RAS refresh only.



#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Load Circuits for Timing Parameters

SMMS237 -- JANUARY 1991

- TM256KBK36C . . . 262 144 × 36-Bit Organization
- TM512LBK36C . . . 524 288 × 36-Bit Organization
- Single 5-V Power Supply
- 72-pin Single-In-Line Package (SIP)
   Leadless Module for Use With Sockets
- TM256KBK36C... Utilizes Eight
   1-Megabit Dynamic RAMs in Plastic
   Small-Outline J-Lead (SOJ) Packages and
   Two 1-Megabit Quad-CAS Dynamic RAMs
   in Plastic Small-Outline J-Lead (SOJ)
   Packages
- TM512LBK36C... Utilizes Sixteen
   1-Megabit Dynamic RAMs in Plastic
   Small-Outline J-Lead (SOJ) Packages and
   Four 1-Megabit Quad-CAS Dynamic RAMs
   in Plastic Small-Outline J-Lead (SOJ)
   Packages
- Long Refresh Period . . . 8 ms (512 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output

## Performance Ranges:

	ACCESS TIME	ACCESS TIME	READ OR WRITE	V <sub>CC</sub> TOLERANCE
	tRAC	†CAC	CYCLE	
	(MAX)	(MAX)	(MIN)	
'256KBK36C-6	60 ns	15 ns	110 ns	±5%
'256KBK36C-70	70 ns	18 ns	130 ns	±10%
'256KBK36C-80	80 ns	20 ns	150 ns	±10%
'256KBK36C-10	100 ns	25 ns	180 ns	±10%
'512LBK36C-6	60 ns	15 ns	110 ns	±5%
'512LBK36C-70	70 ns	18 ns	130 ns	±10%
'512LBK36C-80	80 ns	20 ns	150 ns	±10%
'512LBK36C-10	100 ns	25 ns	180 ns	±10%

- Common CAS Control for Nine Common Data-In and Data-Out Lines
- Separate RAS Control for Eighteen
   Data-In and Data-Out Lines in Two Blocks
- Low Power Dissipation
- Operating Free-Air Temperature Range . . . 0°C to 70°C
- Enhanced Page Mode Operation with CAS-before-RAS, RAS-only, and Hidden Refresh

#### description

#### TM256KBK36C

The TM256KBK36C is a 9216K dynamic random-access memory module organized as four times 262 144 × 9 [bit nine is generally used for parity] in a 72-pin single-in-line package (SIP). The SIP is composed of eight TMS44C256DJ, 262 144 × 4-bit dynamic RAMs, each in 20/26-lead plastic small-outline J-lead packages (SOJs) and two TMS44C260DJ, 262 144 × 4-bit Quad-CAS dynamic RAMs in 24/26-lead plastic small-outline J-lead packages (SOJs), mounted on a substrate together with decoupling capacitors. Each TMS44C256DJ and TMS44C260DJ is described in the TMS44C256 or TMS44C260 data sheets (respectively).

The TM256KBK36C SIP is available in a single-sided BK leadless module for use with sockets.

The TM256KBK36C SIP features RAS access times of 60 ns, 70 ns, 80 ns and 100 ns. This device is rated for operation from 0°C to 70°C.



SMMS237 - JANUARY 1991

#### TM512LBK36C

The TM512LBK36C is a 18 432K dynamic random-access memory module organized as four times 524  $288 \times 9$  [bit nine is generally used for parity] in a 72-pin single-in-line package (SIP). The SIP is composed of sixteen TMS44C256DJ, 262  $144 \times 4$ -bit dynamic RAMs, each in 20/26-lead plastic small-outline J-lead packages (SOJs) and four TMS44C260DJ, 262  $144 \times 4$ -bit Quad- $\overline{CAS}$  dynamic RAMs in 24/26-lead plastic small-outline J-lead packages (SOJs), mounted on a substrate together with decoupling capacitors. Each TMS44C256DJ and TMS44C260DJ is described in the TMS44C256 or TMS44C260 data sheets (respectively).

The TM512LBK36C is available in a double-sided BK leadless module for use with sockets.

The TM512LBK36C features RAS access times of 60 ns, 70 ns, 80 ns and 100 ns. This device is rated for operation from 0°C to 70°C.

#### operation

#### TM256KBK36C

The TM256KBK36C operates as eight TMS44C256DJs and two TMS44C260DJs connected as shown in the functional block diagram and Table 1. Refer to the TMS44C256 and TMS44C260 data sheets for details of operation. The common I/O feature of the TM256KBK36C dictates the use of early write cycles to prevent contention on D and Q.

#### TM512LBK36C

The TM512LBK36C operates as sixteen TMS44C256DJs and four TMS44C260DJs connected as shown in the functional block diagram and Table 1. Refer to the TMS44C256 and TMS44C260 data sheets for details of operation. The common I/O feature of the TM512LBK36C dictates the use of early write cycles to prevent contention on D and Q.

#### single-in-line package and components

PC substrate: 1,27 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage


Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and gold plate on top of copper

Table 1. Connection Table

DATA BLOCK	RA	Sx	CASx
DAIA BEOOK	Side 1	Side 2	
DQ0-DQ7 MP0	RAS0	RAS1	CASO
DQ8-DQ15 MP1			CAS1
DQ16-DQ23 MP2	RAS2	RAS3	CAS2
DQ24-DQ31 MP3	RAS2	RAS3	CAS3

SMMS237 — JANUARY 1991





<sup>†</sup> The packages shown here are for pinout reference only and are not drawn to scale.



SMMS237 - JANUARY 1991

## functional block diagram (TM256KBK36C)





SMMS237 - JANUARY 199

SMMS237 — JANUARY 1991

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1)	. $-1 V to 7 V$
Voltage range on V <sub>CC</sub>	. $-1 V to 7 V$
Short circuit output current	
Power dissipation	10 W
Operating free-air temperature range	
Storage temperature range –	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage (TM256KBK36C-6 and TM512LBK36C-6)	4.75	5	5.25	٧
Vcc	Supply voltage (TM256KBK36C-70/-80/-10 and TM512LBK36C-70/-80/-10)	4.5	5	5.5	٧
Vss	Supply voltage		0		٧
·VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		8.0	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

Γ.	PARAMETER	TEST CONDITIONS	′256KB	K36C-6	'256KBI	(36C-70	'256KBH	(36C-80	'256KBK	36C-10	UNIT
'	PAHAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
VOH	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		2.4		٧
VoL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	<b>V</b>
lı	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5 V All other pins = 0 V to V <sub>CC</sub>		±100		±100	4.	±100		±100	μΑ
io	Output current (leakage)	V <sub>O</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5.5 V, <del>CAS</del> high		±10		±10		±10		±10	μΑ
ICC1	Read or write cycle current	t <sub>RWC</sub> = minimum, V <sub>CC</sub> = 5.5 V		950		800		750		650	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V		20		20		20		20	mA
<sup>1</sup> CC3	Average refresh current (RAS-only or CBR)	t <sub>RWC</sub> = minimum, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)		900		800		700		600	mA
ICC4	Average page current	tpC = minimum, VCC = 5.5 V, RAS low, CAS cycling		700		600		500		450	mA

SMMS237 — JANUARY 1991

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	ADAMETED	TEST CONDITIONS	′512LBI	K36C-6	′512LB	(36 <b>C-</b> 70	′512LBF	(36C-80	′512LBk	36C-10	UNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	IOH = - 5 mA	2.4		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧
11	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5 V, All other pins = 0 V to V <sub>CC</sub>		±200		±200	-	±200		±200	μΑ
!O	Output current (leakage)	V <sub>O</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5.5 V, <del>CAS</del> high		±20		±20		±20		±20	μΑ
lCC1	Read or write cycle current	tRWC = minimum, VCC = 5.5 V		970		820		770		670	mA
ICC2	Standby current	After 1 memory cycle,  RAS and CAS high,  VIH = 2.4 V		40		40		40		40	mA
ICC3	Average refresh current (RAS-only or CBR)	t <sub>RWC</sub> = minimum, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)		920		820		720		620	mA
I <sub>CC4</sub>	Average page current	tpc = minimum, Vcc = 5.5 V, RAS low, CAS cycling		720		620		520		470	mA

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	DADALISTED.	TM256KBK36C	TM512LBK36C	
	PARAMETER	MIN MAX	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	50	100	pF
C <sub>i(R)</sub>	Input capacitance, RAS inputs	25	25	pF
C <sub>i(C)</sub>	Input capacitance, CAS inputs	15	30	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input	50	100	pF
C <sub>o(DQ)</sub>	Output capacitance, DQ	7	14	pF
C <sub>o(MP)</sub>	Output capacitance on MP pins	7	14	pF

NOTE 3:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

SMMS237 --- JANUARY 1991

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TM256KBK36C-6 TM512LBK36C-6			TM256KBK36C-70 TM512LBK36C-70		BK36C-80 BK36C-80	TM256KBK36C-10 TM512LBK36C-10		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tCAC	Access time from CAS low		15		18		20		25	ns
†CAA	Access time from column-address		30		35		40		45	ns
tRAC	Access time from RAS low		60		70		80		100	ns
tCAP	Access time from column precharge		35		40		40		50	ns
tOFF	Output disable time after CAS high (see Note 4)	0	15	0	18	0	20	0	25	ns

NOTE 4: topp is specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		BK36C-6 BK36C-6		K36C-70 K36C-70		K36C-80 K36C-80		K36C-10 K36C-10	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Read cycle time (see Note 6)	110		130		150		180		ns
twc	Write cycle time	110		130		150		180		ns
tPC	Page-mode read or write cycle time (see Note 7)	40		45		50		55		ns
tCP	Pulse duration, CAS high	10		10		10		10		ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	25	10 000	ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		70		ns
†RAS	Non-page-mode pulse duration, RAS low	60	10 000	70	10 000	80	10 000	100	10 000	ns
tRASP	Page-mode pulse duration, RAS low	60	100 000	70	100 000	80	100 000	100	100 000	ns
twp	Write pulse duration	15		15		15		15		ns
tASC	Column-address setup time before CAS low	0		0		0		0		ns
tASR	Row-address setup time before RAS low	0		0		0		0		ns
tDS	Data setup time before W low	0		0		0		0		ns
tRCS	Read setup time before CAS low	0		0		0		0		ns
twcs	W-low setup time before CAS low	. 0		0		0		0		ns
tCWL	W-low setup time before CAS high	15		18		20		25		ns
tRWL	W-low setup time before RAS high	15		18		20		25		ns
tCAH	Column-address hold time after CAS low	10		15		15		20		ns
tRAH	Row-address hold time after RAS low	10		10		12		15		ns
†AR	Column-address hold time after RAS low (see Note 8)	50		55		60		70		ns

NOTES: 5. Timing measurements are referenced to  $V_{IL}\,\text{max}$  or  $V_{IH}\,\text{min}.$ 

- 6. All cycle times assume t<sub>t</sub> = 5 ns.
- 7. tpC > tCP min + tCAS min + 2tT.
- 8. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.

SMMS237 - JANUARY 1991

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

<u>.</u>	PARAMETER		K36C-6 K36C-6		K36C-70 K36C-70	'256KBH '512LBH		'256KBH '512LBH		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	l
<sup>t</sup> CLCH	Hold time, CAS low to CAS high (see Note 12)	5		5		5		5		ns
<sup>t</sup> DH	Data hold time after CAS low	10		15		15		20		ns
<sup>t</sup> DHR	Data hold time after RAS low (see Note 8)	50		55		60		70		ns
<sup>t</sup> RCH	Read hold time after CAS high (see Note 9)	0		0		0		0		ns
<sup>t</sup> RRH	Read hold time after RAS high (see Note 9)	0		0		0		0		ns
twch	Write hold time after CAS low	15		15		15		20		ns
tWCR	Write hold time after RAS low (see Note 8)	50		55		60		70		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		100		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		.0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		25		ns
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	22	60	25	75	ns
<sup>t</sup> RAD	Delay time, RAS low to column-address (see Note 10)	15	30	15	35	17	40	20	55	ns
tRAL	Delay time, column-address to RAS high	30		35		40		45		ns
tCAL	Delay time, column-address to CAS high	30		35		40		45		ns
tCHR	Delay time, RAS low to CAS high (see Note 11)	15		15		20		25		ns
tCSR	Delay time, CAS low to RAS low (see Note 11)	10		10		10		10		ns
tRPC	Delay time, RAS high to CAS low (see Note 11)	0		0		0		0		ns
<sup>t</sup> REF	Refresh time interval		8		8		8		8	ms
t⊤	Transitiion time	3	50	3	50	3	50	3	50	ns

NOTES: 8. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.
9. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for the read cycle.

- 10. Maximum value specified only to guarantee access time.
- 11. CAS-before-RAS refresh only.
- 12. See TMS44C260 data sheet.

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Load Circuits for Timing Parameters

BD Single-In-Line

SMMS408 -- JANUARY 1991

This Data Sheet is Applicable to All TM4100GBD8s Symbolized with Revision "B" and Subsequent Revisions as Described on Page 6-71.

- 4 194 304 × 8 Organization
- Single 5-V Power Supply
- 30-Pin Single-In-Line Package (SIP)
   Leadless Module for Use with Sockets
- Utilizes Eight 4-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead Packages (SOJs)
- Long Refresh Period . . . 16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Performance Ranges:

	ACCESS TIME	ACCESS ACCESS TIME TIME		READ OR
	tRAC	tAA	tCAC	WRITE
				CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'4100GBD8-6	60 ns	30 ns	15 ns	110 ns
'4100GBD8-70	70 ns	35 ns	18 ns	130 ns
'4100GBD8-80	80 ns	40 ns	20 ns	150 ns
'4100GBD8-10	100 ns	50 ns	25 ns	180 ns

- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Seperate CAS Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature Range
   ... 0°C to 70°C

#### description

The TM4100GBD8 is a 36 864K (dynamic) random-access memory module organized as 4 194 304  $\times$  8-bits in a 30-pin single-in-line package (SIP).

Package<sup>†</sup> (Top View) Vcc CAS 2 DQ1 3 Α0 4 Α1 5 DQ2 6 7 A2 АЗ 8 ·Vss 9 DQ3 10 11 A4 Α5 12 DQ4 13 A6 14 Α7 15 DQ5 16 17 8A Α9 18 A10 19 DQ6 20  $\overline{\mathsf{w}}$ 21 V<sub>SS</sub> DQ7 22 23 NC 24 DQ8 25 NC 26 RAS 27 NC 28 NC 29 Vcc 30

† The package shown is for pinout reference only.

. PIN NOMENCLATURE									
A0-A10	Address Inputs								
CAS	Column-Address Strobe								
DQ1-DQ8	Data In/Data Out								
NC	No Connection								
RAS	Row-Address Strobe								
Vcc	5-V Supply								
V <sub>SS</sub>	Ground								
Write Enable									

The SIP is composed of eight TMS44100DM or TMS44100DJ, 4 194 304 × 1-bit dynamic RAMs in 20/26-lead plastic small-outline J-lead packages (SOJ), mounted on a substrate with decoupling capacitors.



SMMS408 - JANUARY 1991

The TMS4100GBD8 SIP is available in the BD single-sided, leadless module for use with sockets.

The TMS4100GBD8 SIP is characterized for operation from 0°C to 70°C.

## operation

The TMS4100GBD8 operates as eight TMS44100DMs or TMS44100DJs connected as shown in the functional block diagram. Refer to the TMS44100 data sheet for details of its operation. The common I/O feature of the TM4100GBD8 dictates the use of early write cycles to prevent contention on D and Q.

#### single-in-line package and components

PC substrate: 1,27 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage


Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and solder plate on top of copper



SMMS408 - JANUARY 1991

## functional block diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range on any pin (see Note 1)	 · · · · · · · · · · · · · · · · · · ·	- 1 V to 7 V
Voltage range on V <sub>CC</sub>	 	– 1 V to 7 V
Short circuit output current	 	50 mA
Power dissipation	 	8 W
Operating free-air temperature range	 ·	0°C to 70°C
Storage temperature range	_ 5	5°C to 125°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.



SMMS408 — JANUARY 1991

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage (TM4100GBD8-6)	4.75	5	5.25	<b>V</b>
Vcc	Supply voltage (TM4100GBD8-70/-80/-10)	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER			′41000	BD8-6	'4100G	BD8-70	'4100G	BD8-80	'4100GI	3D8-10	
		TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	1 <sub>OH</sub> = -5 mA	2.4		2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧
Ŋ	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5 V, All other pins = 0 V to V <sub>CC</sub>		±10		±10		±10		±10	μΑ
10	Output current (leakage)	V <sub>O</sub> = 0 to V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V, <del>CAS</del> high		±10		±10		±10		±10	μΑ
I <sub>CC1</sub>	Read or write cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		760		680		600		520	mA
•	Standby	After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V (TTL)		16		16		16		16	16 mA
ICC2	Current	After 1 memory cycle,  RAS and CAS high,  VIH = VCC - 0.2 V (CMOS)		8		8		8		8	mA
ICC3	Average refresh current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high		760		680		600		520	mA
ICC4	Average page current (see Note 4)	$t_{C(P)}$ = minimum, V <sub>CC</sub> = 5.5 V, RAS low, $\overline{CAS}$ cycling		560		480		400		320	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ .

4. Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ .

SMMS408 - JANUARY 1991

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\ \text{MHz}$

	PARAMETER	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	40	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	. 56	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input	56	pF
Со	Output capacitance (pins DQ1-DQ8)	12	pF

NOTE 5:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on the pin under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		GBD8-6	'4100G	'4100GBD8-70 '4100GBD8-80 '4100GBD8-10		BD8-10			
			MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>AA</sub>	Access time from column-address		30		35		40		45	ns
tCAC	Access time from CAS low		15		18		20		25	ns
tCPA	Access time from column precharge		35		40		45		50	ns
tRAC	Access time from RAS low		60		70		80		100	ns
tCLZ	CAS to output in low Z	0		0		0		0		ns
tOFF	Output disable time after CAS high (see Note 6)	. 0	15	0	18	0	. 20	0	25	ns

NOTE 6: topp is specified when the output is no longer driven.

SMMS408 — JANUARY 1991

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'4100GBD8-6		'4100	GBD8-70	'4100	GBD8-80	'4100GBD8-10		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Random read or write cycle (see Note 7)	110		130		150		180		ns
<sup>t</sup> PC	Page-mode read or write cycle time (see Note 8)	40		45		50		55	,	ns
tRASP	Page-mode pulse duration, RAS low	60	100 000	70	100 000	80	100 000	100	100 000	ns
tRAS	Non-page-mode pulse duration, RAS low	60	10 000	70	10 000	80	10 000	100	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	25	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		10		ns
t <sub>RP</sub>	Pulse duration, RAS high (precharge)	40		50		60		70		ns
twp	Write pulse duration	15		15		15		20		ns
tASC	Column-address setup time before CAS low	0		0		0		0		ns
†ASR	Row-address setup time before RAS low	0		0		0		0		ns
tDS	Data setup time	0		0		0		0		ns
tRCS	Read setup time before CAS low	0		0		0		0		ns
tCWL	W-low setup time before CAS high	15		18		20		25		ns
tRWL	W-low setup time before RAS high	15		18		20		25		ns
twcs	W-low setup time before CAS low	, O		0		. 0		0		ns
twsn	W-high setup time (CAS-before-RAS refresh only)	10		10	•	10		10		ns
twrs	W-low setup time (test mode only)	10		10		10		10		ns
<sup>t</sup> CAH	Column-address hold time after CAS low	10		15		15		20		ns
tDHR	Data hold time after RAS low (see Note 9)	50		55		60		75		ns
<sup>t</sup> DH	Data hold time	10	-	15		15		20		ns
tAR	Column-address hold time after RAS low (see Note 9)	50		55		60		75		ns
tRAH	Row-address hold time after RAS low	10		10		10		15		ns
tRCH	Read hold time after CAS high (see Note 10)	0		0		0		0		ns
<sup>t</sup> RRH	Read hold time after RAS high (see Note 10)	0		0		0		0		ns
tWCH	Write hold time after CAS low	15		15		- 15		20		ns
twcr	Write hold time after RAS low (see Note 10)	50		55		60		75		ns
tWHR	W-high hold time (CAS-before-RAS refresh only)	10		10		10		10		ns
twth	W-low hold time (test mode only)	10		10		10		10		ns

Continued next page.

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

8. To guarantee tpc min, tASC should be greater than or equal to tcp.

9. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.

10. Either tart or tach must be satisfied for a read cycle.

SMMS408 - JANUARY 1991

timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		'4100GBD8-6		'4100GI	3D8-70	'4100GI	BD8-80	'4100GBD8-10		LINUT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	15		15		20		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		. 0		0		ns
tCSH	Delay time, RAS low to CAS high	60	_	70		80		100		ns
tCSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10		10		10		10		ns
tRAD	Delay time, RAS low to column-address (see Note 11)	15	30	15	35	15	40	20	50	ns
tRAL	Delay time, column-address to RAS high	30		35		40		45		ns
tCAL	Delay time, column-address to CAS high	30		35		40		45		ns
tRCD	Delay time, RAS low to CAS low (see Note 11)	20	45	20	52	20	60	25	75	ns
tRPC	Delay time, RAS high to CAS low	0		0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		25		ns
tTAA	Access time from address (test mode)	35		40		45		50		ns
<sup>t</sup> TCPA	Access time from column precharge (test mode)	40		45		50		55		ns
tTRAC	Access time from RAS (test mode)	65		75		85		105		ns
†REF	Refresh time interval		16		16		16		16	ms
tγ	Transition time	2	50	2	50	2	50	2	50	ns

NOTE 11: The maximum value is specified only to guarantee access time.

## device symbolization

The specifications contained in this data sheet are applicable to all TM4100GBD8s symbolized as shown in Figure 1. Please note that the location of the part number may vary.




Figure 1. Device Symbolization

SMMS408 — JANUARY 1991



SMMS132 — JANUARY 1991

This Data Sheet is Applicable to All TM124BBK32s Symbolized with Revision "B" and Subsequent Revisions as Described on Page 6-79.

- TM124BBK32...1 048 576 x 32 Organization
- Single 5-V Power Supply
- 72-pin Single-In-Line Package (SIP)
   Leadless Module for Use With Sockets
- Utilizes Eight 4-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Distributed Refresh Period . . . 16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible

- 3-State Output
- Common CAS Control for Eight Common Data-In and Data-Out Lines, In Four Blocks
  - Performance Ranges:

ACCESS	ACCESS	READ	Vcc
TIME	TIME	OR 1	OLERANCE
<sup>t</sup> RAC	tCAC	WRITE	
		CYCLE	
(MAX)	(MAX)	(MIN)	
'124BBK32-6 60 ns	15 ns	110 ns	±5%
'124BBK32-70 70 ns	18 ns	130 ns	±10%
'124BBK32-80 80 ns	20 ns	150 ns	±10%
'124BBK32-10 100 ns	25 ns	180 ns	±10%

- Low Power Dissipation
- Operating Free-Air-Temperature Range . . . 0°C to 70°C

#### description

The TM124BBK32 is a 33 526K (dynamic) random-access memory organized as four times 1 048 576  $\times$  8 in a 72-pin single-in-line package (SIP). The SIP is composed of eight TMS44400, 1 048 576  $\times$  4-bit dynamic RAMs, each in 20/26-lead plastic small-outline J-lead packages (SOJs), mounted on a substrate with decoupling capacitors mounted beneath the SOJs. Each TMS44400 is described in the TMS44400 data sheet.

The TM124BBK32 SIP is available in the single-sided BK leadless module for use with sockets.

The TM124BBK32 SIP features  $\overline{RAS}$  access times of 60 ns, 70 ns, 80 ns, and 100 ns. This device is rated for operation from 0°C to 70°C

#### operation

The TM124BBK32 operates as eight TMS44400DMs connected as shown in the functional block diagram. Refer to the TMS44400 data sheet for details of operation. The common I/O feature of the TM124BBK32 dictates the use of early write cycles to prevent contention on D and Q.

## specifications

Refresh period is extended to 16 milliseconds and, during this period, each of the 1024 rows must be strobed with  $\overline{RAS}$  in order to retain data. A0-A9 address lines must be refreshed every 16 ms as required by the TMS44400 DRAM.  $\overline{CAS}$  can remain high during the refresh sequence to conserve power.

#### single-in-line package and components

PC substrate: 1,27  $\pm$  0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and gold plate on top of copper



TM124BBK32† BK Single-in-line Package<sup>†</sup> (Top View) (Side View) +23 4 5 6 7 8 9 10 11 2 13 14 15 16 17 18 19 20 12 22 32 22 22 28 29 30 13 23 34 5 36 NC VSS CAS00 CAS01 37 38 39 40 1 42 43 44 45 64 47 48 49 50 1 52 53 54 55 66 66 66 66 66 67 71 72 PIN NOMENCLATURE A0-A9 Address Inputs CASO-CAS3 Column-Address Strobe DQ0-DQ31 Data In/Data Out NC No Internal Connection RAS0-RAS3 Row-Address Strobe Vcc 5-V Supply V<sub>SS</sub> ₩ Ground Write Enable ۷ss (+

<sup>&</sup>lt;sup>†</sup> The packages shown here are for pinout reference only and are not drawn to scale.



1 048 576 BY 32-BIT DYNAMIC RAM MODULE

TM124BBK32

## TM124BBK32 1 048 576 BY 32-BIT DYNAMIC RAM MODULE

SMMS132 - JANUARY 1991

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

ge range on any pin (see Note 1)	- 1 V to 7 V
ge range on V <sub>CC</sub> (see Note 1)	- 1 V to 7 V
circuit output current	50 mA
er dissipation	
ating free-air temperature range	0°C to 70°C
ge temperature range – 55	i°C to 125°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage (TM124BBK32-6)	4.75	5	5.25	V
Vcc	Supply voltage (TM124BBK32-70/-80/-10)	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

			′124BE	3K32-6	'124BE	3K32-70	′124BB	K32-80	'124BB	K32-10	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4	·	2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧
lį	Input current (leakage)	V <sub>1</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5 V, All other pins = 0 to V <sub>CC</sub>		±10		±10		±10		±10	μΑ
Ю	Output current (leakage)	VO = 0 to VCC, VCC = 5.5 V, CAS high		±10		±10		±10		±10	μΑ
lCC1	Read or write cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		760		680		600		520	mA
1	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)		16		16		16		16	
ICC2	Standby Current	After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		. 8		8		8		8	mA
ССЗ	Average refresh current (RAS-only or CBR) (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS · high (RAS-only), RAS low after CAS low (CBR)		760		680		600		520	mA
ICC4	Average page current (see Note 4)	tpc = minimum, Vcc = 5.5 V, RAS low, CAS cycling		560		480		400		320	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ .

<sup>4.</sup> Measured with a maximum of one address change while CAS = VIH.



SMMS132 - JANUARY 1991

## capacitance over recommended ranges of supply voltage and operating free-air temperature f = 1 MHz (see Note 5)

		MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	40	pF
C <sub>i(R)</sub>	Input capacitance, RAS	28	pF
C <sub>i(C)</sub>	Input capacitance, CAS	14	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input	56	pF
Co(DQ)	Output capacitance on DQ pins	7	pF

NOTE 5:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'124BBK32-6		124BBK32-70		K32-80	'124BBK32-10		UNIT
			MAX	MIN	MAX	MIN	MAX	MIN	MAX	ONII
tAA	Access time from column-address		30		35		40		45	ns
tCAC	Access time from CAS low		15		18		20		25	ns
tCPA	Access time from column precharge		35		40		45		. 50	ns
tRAC	Access time from RAS low		60		70	_	80		100	ns
tCLZ	CAS to output in low Z	0		0		0		0		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	0	25	ns

NOTE 6: topp is specified when the output is no longer driven.

## TM124BBK32 1 048 576 BY 32-BIT DYNAMIC RAM MODULE SMMS132 — JANUARY 1991

## timing requirements over recommended range of supply voltage and operating free-air temperature

		′124E	BK32-6	'124B	BK32-70	′124B	BK32-80	′124B	BK32-10	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Random read or write cycle	110		130		150		180		ns
tPC	Page-mode read or write cycle time	40		45		50		55		ns
tCP	Pulse duration, CAS high	10		10		10		10		ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	25	10 000	ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		70		ns
<sup>t</sup> RASP	Page-mode pulse duration, RAS low	60	100 000	70	100 000	80	100 000	100	100 000	ns
<sup>t</sup> RAS	Non-page-mode pulse duration, RAS low	60	10 000	70	10 000	80	10 000	100	10 000	ns
tWP	Write pulse duration	15		15		15		20		ns
tASC	Column-address setup time before CAS low	0		0		0		0		ns
tASR	Row-address setup time before RAS low	0		0		0		0		ns
tDS	Data setup time before CAS low	. 0		0		0		0		ns
tRCS	Read setup time before CAS low	0		0		0		0		ns
twcs	W-low setup time before CAS low	0		0		0		0		ns
twsn -	W-high setup time (CAS-before-RAS refresh only)	10		10		10		. 10		ns
tCWL	W-low setup time before CAS high	15		18		20		25	,	ns
tRWL	W-low setup time before RAS high	15		18		20		25		ns
<sup>t</sup> CAH	Column-address hold time after CAS low	10		15		15		20		ns
tRAH	Row-address hold time after RAS low	10		10		10		15		ns
t <sub>AR</sub>	Column-address hold time after RAS low (see Note 7)	50		55		60		75		ns
tohr	Data hold time after RAS low (see Note 7)	50		55		60		75		ns
<sup>t</sup> DH	Data hold time after CAS low	10		15		15		20		ns
tRCH	Read hold time after CAS high (see Note 8)	0		0		0	_	0		ns
tRRH	Read hold time after RAS high (see Note 8)	0		0		0		0		ns

NOTES: 7. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.

8. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

SMMS132 — JANUARY 1991

## timing requirements over recommended range of supply voltage and operating free-air temperature (concluded)

		′124BE	3K32-6	′124BB	K32-70	'124BB	K32-80	'124BB	K32-10	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tWCH	Write hold time after CAS low	15		15		15		20		ns
twhr	W-high hold time (CAS-before-RAS refresh only)	10		10		10		10		ns
twcr	Write hold time after RAS low	50		55		60		75		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		100		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		0		ns
tRCD	Delay time, RAS low to CAS low (see Note 9)	20	45	20	52	20	60	25	75	ns
<sup>t</sup> CHR	Delay time, RAS low to CAS high (see Note 10)	15		15		20		20		ns
tCSR	Delay time, CAS low to RAS low (see Note 10)	10		10		10		10		ns
tRAD	Delay time, RAS low to column-address	15	30	15	35	15	40	. 20	50	ns
tRAL	Delay time, column-address to RAS high	30		35		40		45	-	ns
tCAL	Delay time, column-address to CAS high	30		35		40		45		ns
†RPC	Delay time, RAS high to CAS low (see Note 10)	0		0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		25		ns
twrs	W-low setup time (test mode only)	10		10		10		10		ns
twrH	W-low hold time (test mode only)	10		10		10		10		ns
tTAA	Access time from address (test mode)	35		40		45		50		ns
tTRAC	Access time from RAS (test mode)	65		75		85		105		ns
<sup>t</sup> TCPA	Access time from column precharge (test mode)	40		45		50		55		ns
tREF	Refresh time interval		16		16		16		16	ms
tŢ	Transition time	2	50	2	50	2	50	2	50	ns

NOTES: 9. Maximum value specified only to guarantee access time.

## device symbolization

The specifications contained in the data sheet are applicable to all TM124BBK32s symbolized as shown in Figure 1. Please note that the location of the part number may vary.




Figure 1. Device Symbolization



<sup>10.</sup> CAS-before-RAS refresh only.

## TM124BBK32 1 048 576 BY 32-BIT DYNAMIC RAM MODULE SMMS132 — JANUARY 1991

REV A - SMMS409A - JANUARY 1990 - REVISED JANUARY 1991

BD Single-In-Line Package<sup>†</sup>

This Data Sheet is Applicable to All TM4100EBD9s Symbolized with Revision "B" and Subsequent Revisions as Described on Page 6-87.

- 4 194 304 × 9 Organization
- 30-Pin Single-In-Line Package (SIP)
   Leadless Module for Use with Sockets
- Utilizes Nine 4-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Single 5-V Power Supply
- Long refresh period ... 16 ms (1024) cycles
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Output
- Performance of Unmounted RAMs:

	ACCESS	ACCESS	READ
	TIME	TIME	OR
	<sup>t</sup> RAC	†CAC	WRITE
	(MAX)	(MAX)	CYCLE
			(MIN)
TMS44100-6	60 ns	15 ns	110 ns
TMS44100-70	70 ns	18 ns	130 ns
TMS44100-80	80 ns	20 ns	150 ns
TMS44100-10	100 ns	25 ns	180 ns

- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Separate CAS Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free Air Temperature ... 0°C to 70°C


#### description

The TM4100EBD9 is 36 864K dynamic random-access memory module organized as 4 194 304 bits [bit nine (D9, Q9) is generally used for parity and is controlled by CAS9] in a 30-pin single-in-line (SIP) package.

The SIP is composed of nine TMS44100, 4 194 304  $\times$  1 bit dynamic RAMs, each in a 20/26-lead plastic small-outline J-lead package (SOJ), mounted on a substrate with decoupling capacitors.


The TM4100EBD9 SIP is available in the BD single-sided, leadless module for use with sockets.

The TM4100EBD9 SIP/is characterized for operation from 0°C to 70°C.



†The package shown is for pinout reference only.

PIN I	PIN NOMENCLATURE											
A0-A10 CAS, CAS9 DQ1-DQ8 D9 NC Q9 RAS VCC VSS W	Address Inputs Column-Address Strobe Data In / Data Out Data In No Connection Data Out Row-Address Strobe 5-V Supply Ground Write Enable											





Copyright © 1991, Texas Instruments Incorporated

REV A — SMSS409A — JANUARY 1990 — REVISED JANUARY 1991

#### operation

The TM4100EBD9 operates as nine TMS44100s connected as shown in the functional block diagram. Refer to the TMS4100 data sheet for details of its operation. The common I/O feature of the TM4100EBD9 dictates the use of early write cycles to prevent contention on D and Q.


## single-in-line package and components

PC substrate: 1,27 (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and solder plate (or coat) on top of copper

## functional block diagram



REV A — SMSS409A — JANUARY 1990 — REVISED JANUARY 1991

#### 

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V<sub>SS</sub>.

Storage temperature range ...... – 55°C to 150°C

#### recommended operating conditions

		MIN	МОМ	MAX	UNIT
Vcc	Supply voltage (TM4100EBD9-6)	4.75	5	5.25	V
VCC	Supply voltage (TM4100EBD0-70/-80/-10)	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
$T_A$	Operating free-air temperature	0		70	ပ္

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

			'4100E	BD9-6	'4100E	BD9-70	'4100E	BD9-80	'4100EI	BD9-10	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	IOH = - 5 mA	2.4		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧
lį	Input current (leakage)	$V_I = 0$ to 6.5 V, $V_{CC} = 5$ V, All other pins = 0 V to $V_{CC}$		±10		±10		±10		±10	μΑ
10	Output current (leakage)	V <sub>O</sub> = 0 V to V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V, CAS high		±10		±10		±10		±10	μА
lCC1	Read or write cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		855		765		675		585	mA
IGG2	Standby Current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)		18		18		18		18	mA
1002	Standby Golffent	After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		9		9		9		9	
I <sub>CC3</sub>	Average refresh current (RAS-only or CBR) (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)		855		765		675		585	mA
I <sub>CC4</sub>	Average page current (see Note 4)	tpc = minimum, Vcc = 5.5 V, RAS low, CAS cycling	,	630		540		450		360	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{II}$ .

4. Measured with a maximum of one address change while CAS = VIH.



REV A — SMSS409A — JANUARY 1990 — REVISED JANUARY 1991

#### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		45	pF
C <sub>i(D)</sub>	Input capacitance, data input (D9 only)	ĺ	5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		63	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input		63	pF
C <sub>o(DQ)</sub>	Output capacitance (DQ1-DQ8)		12	pF
Со	Output capacitance (Q9 only)		7	pF

NOTE 5:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	DADAMETED		'4100EBD9-6		'4100EBD9-70		'4100EBD9-80		'4100EBD9-10	
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tAA	Access time from column-address		30		35		40		45	ns
tCAC	Access time from CAS low		15		18		20		25	ns
<sup>t</sup> CPA	Access time from column precharge		35		40		45		50	ns
†RAC	Access time from RAS low		60		70		80		100	ns
tCLZ	CAS to output in low Z	0		0		. 0		0		ns
tOFF	Output disable time after CAS high (see Note 5)	0	15	0	18	0	20	0	25	ns

NOTE 6: toppe is specified when the output is no longer driven

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'4100EBD9-6		'4100EBD9-70		'4100EBD9-80		'4100EBD9-10		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Random read or write cycle (see Note 7)	110		130		150		180		ns
tPC	Page-mode read or write cycle time (see Note 8)	40		45		50		55		ns
tRASP	Page-mode pulse duration, RAS low (see Note 9)	60	100 000	70	100 000	80	100 000	100	100 000	ns
tRAS	Pulse duration, RAS low (see Note 9)	60	10 000	70	10 000	80	10 000	100	10 000	ns
tCAS	Pulse duration, CAS low (see Note 10)	15	10 000	18	10 000	. 20	10 000	25	10 000	ns .
tCP	Pulse duration, CAS high	10		10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		70		ns
twp	Write pulse duration	15		15		15		20		ns
tASC	Column-address setup time before CAS low	0		0		0	·	0		ns
tASR	Row-address setup time before RAS low	0		0		0		0		ns
tDS	Data setup time (see Note 11)	0		0		0		0		ns
tRCS	Read setup time before CAS low	0		0		0		0		ns
tCWL	W-low setup time before CAS high	15		18		20		25		ns
tRWL	W-low setup time before RAS high	15		18		20		25		ns

Continued next page.

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

- 8. To guarantee tpc min, tasc should be greater than or equal to tcp.
- 9. In a read-write cycle, t<sub>RWD</sub> and t<sub>RWL</sub> must be observed.
- 10. In a read-write cycle, tCWD and tCWL must be observed.

  11. Referenced to the later of CAS or W in write operations.



REV A - SMSS409A - JANUARY 1990 - REVISED JANUARY 1991

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		'4100EBD9-6		'4100EBD9-70		'4100EBD9-80		'4100EBD9-10		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	TINU
twcs	W-low setup time before CAS low (Early write operation only)	0		0		0		0		ns
twsR	W-high setup time (CAS-before-RAS refresh only)	10		10		10		10		ns
twrs	W-low setup time (test mode only)	10		10		10		10		ns
tCAH	Column-address hold time after CAS low	10		15		15		20		ns
<sup>t</sup> DHR	Data hold time after RAS low (see Note 12)	50		55		60		75		ns
tDH	Data hold time (see Note 10)	10		15		15		20		ns
tAR	Column-address hold time after RAS low (see Note 12)	50		55		60		75		ns
<sup>t</sup> RAH	Row-address hold time after RAS low	10		10		10		15		ns
tRCH	Read hold time after CAS high (see Note 13)	0		0		0		0		ns
tRRH	Read hold time after RAS high (see Note 13)	0		Ó		0		0		ns
twcH	Write hold time after CAS low (Early write operation only)	15		15		15		20		ns
twcn	Write hold time after RAS low (see Note 12)	50		55		60		75		ns
twhr	W-high hold time (CAS-before-RAS refresh only)	10		10		10		10		ns
tWTH	W-low hold time (test mode only)	10		10		10		10		ns
tCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	. 15		15		20		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		100		ns
tCSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10		10		10		10		ns
<sup>t</sup> RAD	Delay time, RAS low to column-address (see Note 14)	15	30	15	35	15	. 40	20	50	ns
†RAL	Delay time, column-address to RAS high	30		35		40		45		ns
†CAL_	Delay time, column-address to CAS high	30	!	35		40		45		ns
<sup>t</sup> RCD	Delay time, RAS low to CAS low (see Note 14)	20	45	20	52	20	60	25	75	ns
tRPC	Delay time, RAS high to CAS low	0		0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		25		ns
tTAA	Access time from address (test mode)	35		40		45		50		ns
TRAC	Access time from RAS (test mode)	65	<del></del>	75		85		105		ns
<sup>t</sup> TCPA	Access time from column precharge (test mode)	40		45		50		55		ns
<sup>t</sup> REF	Refresh time interval		16		16		16		16	ms
t⊤	Transition time	2	50	2	50	2	50	2	50	ns

NOTES: 10. In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.



<sup>12.</sup> The minimum value is measured when  $t_{\mbox{RCD}}$  is set to  $t_{\mbox{RCD}}$  min as a reference.

<sup>13.</sup> Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

<sup>14.</sup> The maximum value is specified only to guarantee access time.

REV A — SMSS409A — JANUARY 1990 — REVISED JANUARY 1991

## device symbolization

The specifications contained in this data sheet are applicable to all TM4100EBD9s symbolized as shown in Figure 1. Please note that the location of the part number may vary.




Figure 1. Device Symbolization

# TM4100EBD9 4 194 304 BY 9-BIT DYNAMIC RAM MODULE

REV A — SMSS409A — JANUARY 1990 — REVISED JANUARY 1991



This Data Sheet is Applicable to All TM124MBK36As Symbolized with Revision "B" and Subsequent Revisions as Described on Page 6-95.

- TM124MBK36A . . . 1 048 576 × 36
   Organization
- Single 5-V Power Supply (±5% Tolerance)
- 72-pin Single-In-Line Package (SIP)
   Leadless Module for Use With Sockets
- Utilizes Eight 4-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ)
   Packages and Four 1-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ)
   Packages
- Long Refresh Period
   ... 16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output

- Common CAS Control for Nine Common Data-In and Data-Out Lines, in Four Blocks
- Separate RAS Control for Eighteen Data-In and Data-Out Lines, in Two Blocks
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR
	<sup>t</sup> RAC	†CAC	tAA	WRITE
				CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
TM124MBK36A-6	60 ns	15 ns	30 ns	110 ns
TM124MBK36A-7	70 ns	18 ns	35 ns	130 ns
TM124MBK36A-8	80 ns	20 ns	40 ns	150 ns

- Low Power Dissipation
- Operating Free-Air Temperature Range . . . 0°C to 70°C
- Presence Detect

# description

The TM124MBK36A is a 37 748K (dynamic) random-access memory organized as four times 1 048 576 × 9 [bit 9 is generally used for parity] in a 72-pin single-in-line package (SIP). The SIP is composed of eight TMS44400DM or TMS44400DJ, 1 048 576 × 4-bit dynamic RAMs, each in 20/26-lead plastic small-outline J-lead packages (SOJs), and four TMS4C1024DJ, 1 048 576 × 1-bit dynamic RAMs, each in 20/26-lead plastic small-outline J-lead packages (SOJs) mounted on a substrate with decoupling capacitors. Each TMS44400DM or TMS44400DJ and TMS4C1024DJ is described in the TMS44400 and TMS4C1024 data sheets (respectively).

The TM124MBK36A SIP is available in a double-sided BK leadless module for use with sockets.

The TM124MBK36A SIP features  $\overline{RAS}$  access times of 60 ns, 70 ns, and 80 ns. This device is rated for operation from 0°C to 70°C

### operation

The TM124MBK36A operates as eight TMS44400DMs or TMS44400DJs and four TMS4C1024DJs connected as shown in the functional block diagram and Table 1. Refer to the TMS44400 and TMS4C1024 data sheets for details of operation. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.


### specifications

Refresh period is extended to 16 milliseconds and, during this period, each of the 1024 rows must be strobed with  $\overline{\text{RAS}}$  in order to retain data. Address line A9 must be used as most significant refresh address line (lowest frequency) to assure correct refresh for both TMS44400 and TMS4C1024. A0-A8 address lines must be refreshed every 8 ms as required by the TMS4C1024 DRAM.  $\overline{\text{CAS}}$  can remain high during the refresh sequence to conserve power.



# TM124MBK36A 1 048 576 BY 36-BIT DYNAMIC RAM MODULE

SMMS136 - JANUARY 1991



<sup>&</sup>lt;sup>†</sup> The package shown here is for pinout reference only and is not drawn to scale.



Table 1. Connection Table

DATA BLOCK	RASx	CASx
DQ-DQ7 MP0	RAS0	CAS0
DQ8-DQ15 MP1	RAS0	CAS1
DQ16-DQ23 MP2	RAS2	CAS2
DQ24-DQ31 MP3	RAS2	CAS3

# single-in-line package and components

PC substrate:  $1,27 \pm 0,1$  mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and gold plate on top of copper



functional block diagram

A0 12

TEXAS INSTRUMENTS
POST OFFICE BOX 1443 HOUSTON, TEXAS 77001

ratings over operating free-air temperature range (unless otherwise noted) <sup>†</sup>
any pin (see Note 1) 1 V to 7 V
V <sub>CC</sub> (see Note 1) – 1 V to 7 V
ut current 50 mA
1 12 W
r temperature range 0°C to 70°C
ure range – 55°C to 125°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

# recommended operating conditions

		MIN	МОМ	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	′124ME	K36A-6	′124MB	K36A-7	′124MB	K36A-8	UNIT
	PANAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
Voн	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
tį	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5.5 V, All other pins = 0 V to V <sub>CC</sub>		± 120		± 120		± 120	μΑ
10	O Output current (leakage) VO = 0 to VCC, VCC = 5.5 V, CAS high			± 10		± 10	μΑ		
ICC1	Read or write cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		1140		1000		900	mA
		After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V (TTL)		24		24		24	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS)		12		12		12	mA
¹CC3	Average refresh current (RAS-only or CBR) (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)		1120		1000		880	mA
ICC4	Average page current (see Note 4)	tpc = minimum, Vcc = 5.5 V, RAS low, CAS cycling		840		720		600	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ .

4. Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ .



f = 1 MHz (see Note 5)

capacitance over recommended ranges of supply voltage and operating free-air temperature,

	PARAMETER	MIN TYP MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	60	pF
C <sub>i(C)</sub>	Input capacitance, CAS inputs	19	pF
C <sub>i(R)</sub>	Input capacitance, RAS inputs	38	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input	76	pF
C <sub>o(DQ)</sub>	Output capacitance on DQ pins	7	pF
C <sub>O(MP)</sub>	Output capacitance on MP pins	12	pF

NOTE 5:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		'124MBK36A-6		'124MBK36A-7		'124MBK36A-8		UNIT
1	PAHAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>AA</sub>	Access time from column-address		30		35		40	ns
tCAC	Access time from CAS low		15		18		20	ns
tCPA	Access time from column precharge		35		40		45	ns
tRAC	Access time from RAS low		60		70		80	ns
tCLZ	CAS to output in low Z	0		0		0		ns -
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: tOFF is specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

-		′124M	BK36A-6	′124N	IBK36A-7	124M	BK36A-8	LIMIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Random read or write cycle (see Note 7)	110		130		150		ns
tPC	Page-mode read or write cycle time (see Note 8)	40		45		50		ns
†RASP	Page-mode pulse duration, RAS low	60	100 000	70	100 000	80	100 000	ns
tRAS	Non-page-mode pulse duration, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
tWP	Write pulse duration	15		15		15		ns
tASC	Column-address setup time before CAS low	0		0		0		ns
†ASR	Row-address setup time before RAS low	0		0		0		ns
tDS	Data setup time	0		0		0		ns
tRCS	Read setup time before CAS low	0		0		0		ns
tCWL	W-low setup time before CAS high	15		18		20		ns
tRWL	W-low setup time before RAS high	15		18		20		ns
twcs	W-low setup time before CAS low	0		0		0		ns
twsn	W-high setup time (CAS-before-RAS refresh only)	10		10		10		ns

NOTES: 7. All cycles assume  $t_T = 5$  ns.

8. To guarantee tpc min, tASC should be greater than or equal to tcp.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		'124MBK36A-6		′124MB	K36A-7	124ME	3K36A-8	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
†CAH	Column-address hold time after CAS low	10		15		15		ns
tDHR	Data hold time after RAS low (see Note 9)	50		55		60		ns
<sup>t</sup> DH	Data hold time	10		15		15		ns
t <sub>AR</sub>	Column-address hold time after RAS low (see Note 9)	50		55		60		ns
<sup>t</sup> RAH	Row-address hold time after RAS low	10		10		12		ns
tRCH	Read hold time after CAS high (see Note 10)	0		0		0		ns
tRRH	Read hold time after RAS high (see Note 10)	0		0		0		ns
tWCH	Write hold time after CAS low	15		15		15		ns
twcn	Write hold time after RAS low (see Note 10)	50		55		60		ns
twhr	W-high hold time (CAS-before-RAS refresh only)	10		10		10		ns
tCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	15		15		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10		10		10		ns
tRAD	Delay time, RAS low to column-address (see Note 11)	15	30	15	35	17	40	ns
tRAL	Delay time, column-address to RAS high	30		35		40		ns
†CAL	Delay time, column-address to CAS high	30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 11)	20	45	20	52	22	60	ns
tRPC	Delay time, RAS high to CAS low	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		ns
tREF	Refresh time interval		16		16		16	ms
tΤ	Transition time	3	50	3	50	3	50	ns

- NOTES: 9. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.
  - 10. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
  - 11. The maximum value is specified only to guarantee access time.

# device symbolization

The specifications contained in this data sheet are applicable to all TM124MBK36As symbolized as shown in Figure 1. Please note that the location of the part number may vary.




Figure 1. Device Symbolization



This Data Sheet is Applicable to All TM124MBK36Bs Symbolized with Revision "B" and Subsequent Revisions as Described on Page 6-103.

- TM124MBK36B . . . 1 048 576 × 36 Organization
- Single 5-V Power Supply (5% Tolerance)
- 72-pin Single-In-Line Package (SIP)
   Leadless Module for Use With Sockets
- Utilizes Eight 4-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages and One 4-Megabit Quad-CAS Dynamic RAM in a Plastic Small-Outline J-Lead (SOJ) Package
- Long Refresh Period . . . 16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output

- Common CAS Control for Nine Common Data-In and Data-Out Lines, in Four Blocks
- Enhanced Page Mode Operation with CAS-Before-RAS, RAS-Only, and Hidden Refresh
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR
	<sup>t</sup> RAC	tAA	†CAC	WRITE
				CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'124MBK36B-6	60 ns	30 ns	15 ns	110 ns
'124MBK36B-7	70 ns	35 ns	18 ns	130 ns
'124MBK36B-8	80 ns	40 ns	20 ns	150 ns

- Low Power Dissipation ·
- Operating Free-Air-Temperature Range...0°C to 70°C
- Presence Detect

# description

The TM124MBK36B is a 37 748K (dynamic) random-access memory organized as four times 1 048 576 × 9 [bit 9 is generally used for parity] in a 72-pin single-in-line package (SIP). The SIP is composed of eight TMS44400DM or TMS44400DJ, 1 048 576 × 4-bit dynamic RAMs, each in 20/26-lead plastic small-outline J-lead packages (SOJs), and one TMS44460DJ, 1 048 576 × 4-bit Quad-CAS dynamic RAM, in a 24/26-lead plastic small-outline J-lead package (SOJ) mounted on a substrate with decoupling capacitors. Each TMS44400DM or TMS44400DJ and TMS44460DJ is described in the TMS44400 and TMS44460 data sheets (respectively).


The TM124MBK36B SIP is available in the single-sided BK leadless module for use with sockets.

The TM124MBK36B SIP features RAS access times of 60 ns, 70 ns, and 80 ns. This device is rated for operation from 0°C to 70°C

# operation

The TM124MBK36B operates as eight TMS44400DMs or TMS44400DJs and one TMS44460DJ connected as shown in the functional block diagram and Table 1. The parity bits MP0-MP3 are provided by the TMS44460DJ and are controlled by  $\overline{RAS2}$ . To ensure proper parity bit operation all memory accesses should include a  $\overline{RAS2}$  pulse. Refer to the TMS44400 and TMS44460 data sheets for details of operation. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.





<sup>†</sup> The package shown here is for pinout reference only and is not drawn to scale.



Table 1. Connection Table

DATA BLOCK	RASX	CASx
DQ0-DQ7	RASO	CASO
MP0	RAS2	CASO
DQ8-DQ15	RASO	CAS1
MP1	RAS2	CAS1
DQ16-DQ23	RAS2	CAS2
MP2	RAS2	CAS2
DQ24-DQ31	RAS2	CAS3
MP3	RAS2	CAS3


# single-in-line package and components

PC substrate: 1,27  $\pm$  0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and gold plate on top of copper

### functional block diagram





# 

Voltage range on V<sub>CC</sub> (see Note 1) -1 V to 7 V
Short circuit output current 50 mA
Power dissipation 9 W
Operating free-air temperature range 0°C to 70°C
Storage temperature range -55°C to 125°C

### recommended operating conditions

		MIN	МОМ	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
ViH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	'124MBK36B-6		'124MBK36B-7		'124MBK36B-8		UNIT	
	PARAMETER TEST COND.		MIN	MAX	MIN	MAX	MIN	MAX	UNII	
Vон	High-level output voltage	IOH = - 5 mA	2.4		2.4		2.4		٧	
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V	
II	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5.5 V, All other pins = 0 V to V <sub>CC</sub>		± 90		± 90		± 90	μA	
10	Output current (leakage)	$V_O = 0$ to $V_{CC}$ , $V_{CC} = 5.5$ V, $\overline{CAS}$ high	± 10		± 10 ± 10			± 10	μΑ	
lCC1	Read or write cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		855		765		675	mA	
		After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V (TTL)		18		18		18	mA	
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS)		9		9		9	mA	
1CC3	Average refresh current (RAS-only or CBR) (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)	855			765		675	mA	
ICC4	Average page current (see Note 4)	tPC = minimum, VCC = 5.5 V, RAS low, CAS cycling	630			540		450	mA	

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ .

4. Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ .



<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER	MIN	TYP MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		45	pF
C <sub>i(R)</sub>	Input capacitance, RAS inputs		35	pF
C <sub>i(C)</sub>	Input capacitance, CAS inputs		21	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input		63	pF
C <sub>o(DQ)</sub>	Output capacitance on DQ pins		7	pF
C <sub>o(MP)</sub>	Output capacitance on MP pins		7	pF

NOTE 5:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

			'124MBK36B-6		'124MBK36B-7		'124MBK36B-8	
PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tCAC	Access time from CAS low		15		18		20	ns
t <sub>AA</sub>	Access time from column-address		30		35		40	ns
tRAC	Access time from RAS low		60		70		80	ns
tCPA	Access time from column precharge		35		40		45	ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: topp is specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'124MBK36B-6 '124MBK		BK36B-7	3K36B-7 124MBK36B-8			
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Random read or write cycle (see Note 7)	110		130		150		ns
twc	Write cycle time	110		130		150		ns
tPC	Page-mode read or write cycle time (see Note 8)	40		45		50		ns
tRASP	Page-mode pulse duration, RAS low	60	100 000	70	100 000	80	100 000	ns
tRAS	Non-page-mode pulse duration, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60	-	ns
twp	Write pulse duration	15		15		15		ns
tASC	Column-address setup time before CAS low	0		0		0		ns
tASR	Row-address setup time before RAS low	0		0		0		ns
tDS	Data setup time	0		0		0		ns
†RCS	Read setup time before CAS low	0		0		0		ns
tCWL	W-low setup time before CAS high	15		18		20		ns
tRWL	W-low setup time before RAS high	15		18		20		ns
twcs	W-low setup time before CAS low	0		0		0		ns
twsn	W-high setup time (CAS-before-RAS refresh only)	10		10		10		ns

NOTES: 7. All cycles assume  $t_T = 5$  ns.

8. To guarantee tpc min, tASC should be greater than or equal to tcp.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		'124MBK36B-6		'124MBK36B-7		'124MBK36B-8		
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
†CAH	Column-address hold time after CAS low	10		15		15		ns .
tDHR	Data hold time after RAS low (see Note 9)	50		55		60		ns
tDH	Data hold time	10		15		15		ns
t <sub>AR</sub>	Column-address hold time after RAS low (see Note 9)	50		55		60		ns
tCLCH	Hold time, CAS low to CAS high	5		5		5		ns
<sup>t</sup> RAH	Row-address hold time after RAS low	10		10		10		ns
tRCH	Read hold time after CAS high (see Note 10)	0		0		0		ns
tRRH	Read hold time after RAS high (see Note 10)	0		0		0		ns
tWCH	Write hold time after CAS low	15		15		15		ns
twcr	Write hold time after RAS low (see Note 10)	50		55		60		ns
tWHR	W-high hold time (CAS-before-RAS refresh only)	10		10		10		ns
tCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	15		15		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10		10		10		ns
tRAD	Delay time, RAS low to column-address (see Note 11)	15	30	15	35	15	40	ns
tRAL	Delay time, column-address to RAS high	30		35		40		ns
tCAL	Delay time, column-address to CAS high	30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 11)	20	45	20	52	20	60	ns
tRPC	Delay time, RAS high to CAS low	0		0		0		ns
†RSH	Delay time, CAS low to RAS high	15		18		20		ns
†REF	Refresh time interval		16		16		16	ms
t⊤	Transition time .	2	50	2	50	2	50	ns

NOTES: 9. The minimum value is measured when  $t_{\mbox{\scriptsize RCD}}$  is set to  $t_{\mbox{\scriptsize RCD}}$  min as a reference.

- 10. Either tRRH or tRCH must be satisfied for a read cycle.
- 11. The maximum value is specified only to guarantee access time.

### device symbolization

The specifications contained in this data sheet are applicable to all TM124MBK36Bs symbolized as shown in Figure 1. Please note that the location of the part number may vary.




Figure 1. Device Symbolization



# TM124MBK36B 1 048 576 BY 36-BIT DYNAMIC RAM MODULE SMMS137 — JANUARY 1991



#### TEXAS INSTRUMENTS MEMORY CARDS

#### Overview

With smaller and more dense end-equipment systems emerging in the marketplace, the needs of memory customers are changing. Memories need to be smaller and more dense to fit in these systems. To meet this need, Texas Instruments has developed a compact "memory card".

This new packaging technology allows several memory devices to be surface-mounted together on a memory card substrate with a two-piece pin-and-socket edge connector. The finished card is about the size of a credit card. Current versions can hold as many as 12 devices, offering customers high-density memory in a small package.

### **Memory Card Evolution**

Texas Instruments began working on the memory card concept a few years ago when a need arose for compact font storage solution using one-time-programmable PROMs (OTPs). Since then, the needs and applications for memory cards have expanded, creating the need for an industry standard. TI participates as a member of various standards organizations to try to meet this need.

Both the Japan Electronic Industry Development Association (JEIDA) and the Personal Computer Memory Card International Association (PCMCIA) have agreed to accept the same standard to encourage the use of IC memory cards. Their guidelines propose that the standard IC card be 85.6 mm × 54 mm in size with a two-row 68-pin connector that will transfer data in an MS-DOS format. The Type I memory card guideline is 3.3 mm thick. This standard was needed so that memory cards can be interchanged between systems (i.e., desktop PC to laptop PC).

JEDEC format also is  $85.6 \text{ mm} \times 54 \text{ mm}$  in size, but uses a 60 -pin, two-piece connector with 3.4 mm or 3.5 mm card thickness.

Texas Instruments offers standard memory cards that follow the JEIDA and PCMCIA Type I memory card standards or the JEDEC format.

Individual device packaging improvements were needed to allow for the evolution of memory cards. Thin and light-weight packages that did not compromise device functionality had to be developed. To meet these requirements, TI developed the ThinSOJ, ThinSOP, QFP, and SQFP (small quad-flat package) packages to surface mount the individual devices in the compact memory card.

### **Applications**

There are many potential applications for memory cards. These credit-card size storage devices are often used in place of floppy-disk drives in portable and hand-held computers since they reduce the cost and bulk. Below are a few of the other applications for memory cards:

#### - Computers

- Personal Computers
- Notebook/Pocket Computers
- Pocket Diaries

### - Office Equipment/Peripherals

- Facsimile and Copy Machines (Usage Control)
- Printer and Typewriter Fonts
- Word Processors (Text Storage)

### - Sales Automation

- Hand-held terminals (Inventory Control)
- Electronic Cash Register

#### - Factory Automation

- Machinery Control
- Programmable Controllers
  - (Process Control Data Storage)



# **Memory Card Overview**

Not only are there several segmented applications for memory cards, but some card technologies are better suited for different applications. OTP memory cards are ideal for font storage; DRAM memory cards are good for PC, facsimile machine, and printer applications; and Flash EEPROMs can be used in "solid-state" disk applications.

# **Product Offering**

TI has the capability to produce many standard and custom memory cards to meet the needs of our customers.

Currently, TI offers standard cards made with OTPs and DRAMs. Flash EEPROM versions are in development. Drivers or decoders, as applicable, are included on these memory cards to simplify system design. The table below lists a few of TI's most popular OTP memory cards.

DENSITY (KB)	BIT WIDTH (BITS)	ACCESS TIME	CARD SIZE	CONNECTOR TYPE
64	16	200 ns	85.6 mm × 54 mm × 3.5 mm	60-pin, two-piece
128	16	200 ns	85.6 mm × 54 mm × 3.5 mm	60-pin, two-piece
256	16	200 ns	85.6 mm × 54 mm × 3.5 mm	60-pin, two-piece
512	16	200 ns	85.6 mm × 54 mm × 3.5 mm	60-pin, two-piece
32	8	200 ns	85.6 mm × 54 mm × 3.5 mm	60-pin, two-piece
64	8	200 ns	85.6 mm × 54 mm × 3.5 mm	60-pin, two-piece
128	8	200 ns	85.6 mm × 54 mm × 3.5 mm	60-pin, two-piece

OTP PROM MEMORY CARD SELECTION GUIDE

Custom memory cards can be designed and developed for customers with a high-volume specific application. These cards can contain additional IC circuitry to further enhance the memory card functionality.

85.6 mm × 54 mm × 3.5 mm

60-pin, two-piece

The figure on the next page illustrates the typical construction of a memory card.

200 ns

### **Quality and Reliability**

256

TI is committed to total quality control. There are quality checks at every step of the design and production processes to make sure that TI memory products meet or exceed TI and industry quality standards.

All individual components are carefully tested as standard TI product prior to assembly on the memory card. After assembly, the memory card is then tested as a complete memory array.




Figure 1. Memory Card Construction

	General Information	
	Selection Guide	2
	Alternate Source Directory	3
	Glossary/Timing Conventions/Data Sheet Structure	4
	Dynamic RAMs	5
	Dynamic RAM Modules	6
•	EPROMs/OTPs/Flash EEPROMs	7
	Application Specific Memories	
	Military Products	9
	Datapath VLSI Products	10 .
	Logic Symbols	ii .
	Quality and Reliability	2
	Electrostatic Discharge Guidelines	ક
	Mechanical Data	4

1 General Information
2 Selection Guide
Alternate Source Directory
4 Glossary/Timing Conventions/Data Sheet Structure
5 Dynamic RAMs
6 Dynamic RAM Modules
7 EPROMs/OTPs/Flash EEPROMs
Application Specific Memories
9 Military Products
Datapath VLSI Products
11 Logic Symbols
12 Quality and Reliability
Electrostatic Discharge Guidelines
14 Mechanical Data

REV A — SMLS128D — OCTOBER 1984 — REVISED JANUARY 1991

This Data Sheet is Applicable to All TMS27C128s and TMS27PC128s Symbolized with Code "B" as Described on Page 7-12.

- Organization . . . 16K × 8
- Single 5-V Power Supply
- Pin Compatible With Existing 128K MOS ROMs, PROMs, and EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Times

V <sub>CC</sub> ± 5%	$V_{CC} = 10\%$		
'27C128-100		100	ns
'27C128-120	'27C128-12	120	ns
'27C/PC128-1	'27C/PC128-15	150	ns
'27C/PC128-2	'27C/PC128-20	200	ns
'27C/PC128	'27C/PC128-25	250	ns


- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation ( $V_{CC} = 5.25 \text{ V}$ )
  - Active . . . 158 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- PEP4 Version Available With 168 Hour **Burn-in and Choices of Operating** Temperature Ranges
- 128K EPROM Available With MIL-STD-883C Class B High-Reliability Processing (SMJ27C128)

#### description


The TMS27C128 series are 131 072-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC128 series are 131 072-bit, onetime, electrically programmable read-only memories.

### J and N Packages (Top View)



#### FM Package (Top View)



PIN NOMENCLATURE								
E C G O O O O O O O O O O O O O O O O O O	ddress Inputs hip Enable/Powerdown utput Enable round o Connection ake No External Connection rogram puts (programming)/Outputs V Power Supply 2-13 V Programming Power Supply							

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright @ 1991, Texas Instruments Incorporated

REV A — SMLS128D — OCTOBER 1984 — REVISED JANUARY 1991

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C128 and the TMS27PC128 are pin compatible with 28-pin 128K MOS ROMs, PROMs, and EPROMs.

The TMS27C128 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C128 is offered with two operating temperature ranges of 0°C to 70°C and -40°C to 85°C (TMS27C128-\_\_JL and TMS27C128-\_\_JE, respectively). The TMS27C128 is also offered with 168-hour burn-in temperature ranges (TMS27C128-\_\_JL4 and TMS27C128-\_\_JE4, respectively). (See table below).

The TMS27PC128 PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC128 is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix). The TMS27PC128 is also offered with two operating temperature ranges of 0°C to 70°C and – 40°C to 85°C (TMS27PC128-\_\_NL, TMS27PC128-\_\_NE and TMS27PC128-\_\_FML, TMS27PC128-\_\_FME respectively). The TMS27PC128 is also offered with 168 hour burn-in temperature ranges (TMS27PC128-\_\_NL4, TMS27PC128-\_\_NE4 and TMS27PC128-\_\_FML4, TMS27PC128-\_\_FME4, respectively). (See table below).

All package styles conform to JEDEC standards.

EPROM AND PROM	TEMPERAT	R OPERATING URE RANGES PEP4 BURN-IN	SUFFIX FOR OPERATING TEMPERATURE RANGES WITH PEP4 168 HR. BURN-IN			
1110111	0°C TO 70°C	- 40°C TO 85°C	0°C TO 70°C	- 40°C TO 85°C		
TMS27C128-XXX	JL	JE	JL4	JE4		
TMS27PC128-XXX	NL	NE	NL4	NE4		
TMS27PC128-XXX	FML	FME	FML4	FME4		

These EPROMs and PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 12-13 V supply is needed for programming . All programming signals are TTL level. These devices are programmable by using the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a Vpp of 13 V and a V $_{\rm CC}$  of 6.5 V for a nominal programming time of two seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

REV A - SMLS128D - OCTOBER 1984 - REVISED JANUARY 1991

# operation

There are seven modes of operation listed in the following table. Read mode requires a single 5-V supply. All inputs are TTL level except for V<sub>PP</sub> during programming (13 V for SNAP! Pulse) and 12 V on A9 for signature mode.

	MODE									
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNA MO	TURE DE		
Ē	VIL	VIL	VIH	VIL	VIL	VIH	VIL			
G	VIL	VIH	Χ <sup>†</sup>	VIH	VIL	X	VIL			
PGM	VIH	VIH	X	VIL	VIH	X	VIH			
V <sub>PP</sub>	Vcc	Vcc	Vcc	V <sub>PP</sub>	Vpp	VPP	Vcc			
Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vo	CC		
A9	Х	Х	X	×	X	×	VΗ	VH <sup>‡</sup>		
Α0	X	Х	X	×	X	×	VIL	VIH		
						•		CODE		
DQ1-DQ8	Data Out	HI-Z	HI-Z	Data In	Data Out	HI-Z	MFG	DEVICE		
						97	83			

 $<sup>^{\</sup>dagger}$  X can be V<sub>IL</sub> or V<sub>IH</sub>.  $^{\ddagger}$  V<sub>H</sub> = 12 V  $\pm$  0.5 V.

REV A - SMLS128D - OCTOBER 1984 - REVISED JANUARY 1991

#### read/output disable

When the outputs of two or more TMS27C128s or TMS27PC128s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins DQ1 through DQ8.

### latchup immunity

Latchup immunity on the TMS27C128 and TMS27PC128 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.

# power down

Active  $I_{CC}$  supply current can be reduced from 30 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL or CMOS signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C128)

Before programming, the TMS27C128 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are at the logic high level. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum ultraviolet light exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C128, the window should be covered with an opaque label.

#### initializing (TMS27PC128)

The one-time programmable TMS27PC128 PROM is provided with all bits at the logic high level. The logic lows are programmed into the desired locations. Logic lows programmed into a PROM cannot be erased.

# **SNAP!** Pulse programming

The 128K EPROM and PROM are programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which programs in a nominal time of two seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins DQ1 to DQ8. Once addresses and data are stable,  $\overline{\text{PGM}}$  is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds ( $\mu$ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- $\mu$ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP}=13$  V,  $V_{CC}=6.5$  V,  $\overline{G}=V_{IH}$ , and  $\overline{E}=V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC}=V_{PP}=5$  V.

### program inhibit

Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  or  $\overline{PGM}$  pin.



REV A - SMLS128D - OCTOBER 1984 - REVISED JANUARY 1991

### program verify

Programmed bits may be verified with  $V_{PP} = 13 \text{ V}$  when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ .

# signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0; i.e., A0 =  $V_{IL}$  accesses the manufacturer code, which is output on DQ1-DQ8; A0 =  $V_{IH}$  accesses the device code, which is output on DQ1-DQ8. All other addresses must be held at  $V_{IL}$ . Each byte possesses odd parity on bit DQ8. The manufacturer code for these devices is 97, and the device code is 83.

REV A — SMLS128D — OCTOBER 1984 — REVISED JANUARY 1991





Figure 1. SNAP! Pulse Programming Flowchart



REV A — SMLS128D — OCTOBER 1984 — REVISED JANUARY 1991

# logic symbols†



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are J and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) <sup>‡</sup>
Supply voltage range, V <sub>CC</sub> (see Note 1)
Supply voltage range, Vpp (see Note 1)
Input voltage range (see Note 1), All inputs except A9 0.6 V to 6.5 V
A9 – 0.6 V to 13.5 V
Output voltage range (see Note 1)
Operating free-air temperature range ('27C128JL and JL4, '27PC128NL, and NL4
FML, and FML4)
Operating free-air temperature range ('27C128JE and JE4, '27PC128NE, NE4,
FME, and FME4) – 40°C to 85°C
Storage temperature range – 65°C to 150°C

<sup>&</sup>lt;sup>‡</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.



7-7

REV A -- SMLS128D -- OCTOBER 1984 -- REVISED JANUARY 1991

# recommended operating conditions

			'2' '2' '2'	7C128-1 7C128-1 7C/PC1: 7C/PC1: 7C/PC1:	120 28-1 28-2	'27C128-12 '27C/PC128-15 '27C/PC128-20 '27C/PC128-25			UNIT	
			MIN	NOM	MAX	MIN	МОМ	MAX		
V <sub>CC</sub> Supply Voltage	Read mode	(see Note 2)	4.75	5	5.25	4.5	5	5.5	٧	
VCC oupply voltage	SNAP! Puls	e programming algorithm	6.25	6.5	6.75	6.25	6.5	6.75		
Vpp Supply voltage	Read mode	(see Note 3)	V <sub>CC</sub> - 0.6		VCC+ 0.6	V <sub>C</sub> C- 0.6		V <sub>CC</sub> + 0.6	v	
VPP Supply voltage	SNAP! Puls	se programming algorithm	12.75	13	13.25	12.75	13	13.25	V	
Mar. High lovel input up	ltage	TTL	2		V <sub>CC</sub> +1	2		V <sub>CC</sub> +1		
V <sub>IH</sub> High-level input vo	mage	CMOS	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	V	
VII Low-level input vo	Itage	TTL	- 0.5		0.8	- 0.5		0.8	V	
VIC Cow-level input vo	naye	CMOS	- 0.5		0.2	- 0.5		0.2	٧	
TA Operating free-air	temperature	'27C128JL,JL4 '27PC128NL,NL4 FML, FML4	0		70	0		70	°C	
T <sub>A</sub> Operating free-air	temperature	'27C128JE,JE4 '27PC128NE,NE4 FME, FME4	- 40		85	- 40		85	°C	

NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

# electrical characteristics over full ranges of operating conditions

	PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VOH High-level output voltage		I <sub>OH</sub> = -2.5 mA	3.5			V	
		I <sub>OH</sub> = -20μA	V <sub>CC</sub> - 0.1			V	
V. Law law law law bushan		I <sub>OL</sub> = 2.1 mA			0.4	V	
VOL	Low-level output voltage		I <sub>OL</sub> = 20 μA			0.1	V
l <sub>l</sub>	Input current (leakage)		V <sub>I</sub> = 0 to 5.5 V			±1	μА
lo	Output current (leakage)		VO = 0 to VCC			±1	μΑ
IPP1	Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V		1	10	μА
IPP2	Vpp supply current (during prog	ram pulse)	Vpp = 13 V		35	50	· mA
lCC1	ACC anbbis corrett (standay)	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		250	500	μА
001		CMOS-input level	V <sub>CC</sub> = 5.5 V, <del>E</del> = V <sub>CC</sub>		100	250	μΑ
I <sub>CC2</sub>	V <sub>CC</sub> supply current (active)		VCC = 5.5 V, E = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open		15	30	mA

<sup>†</sup> Typical values are at TA = 25°C and nominal voltages.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0, f = 1 MHz		6	10	pF
СО	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz		10	14	рF

<sup>†</sup> Typical values are at T<sub>A</sub> = 25°C and nominal voltages.

<sup>&</sup>lt;sup>‡</sup> Capacitance measurements are made on sample basis only.



<sup>3.</sup> Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp.

REV A — SMLS128D — OCTOBER 1984 — REVISED JANUARY 1991

# switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

	PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C128-100		'27C128-120 '27C128-12		UNIT
	e ·	(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			100		120	ns
ta(E)	Access time from chip enable	C <sub>L</sub> = 100 pF,		100		120	ns
ten(G)	Output enable time from $\overline{G}$	1 Series 74 TTL Load,		50		55	ns
t <sub>dis</sub>	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\dagger$	Input t <sub>r</sub> ≤ 20 ns, Input t <sub>f</sub> ≤ 20 ns	0	40	0	45	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $^{\dagger}$		0		0		ns

PARAMETER		TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C/PC128-1 '27C/PC128-15		'27C/PC128-2 '27C/PC128-20		'27C/PC128 '27C/PC128-25		UNIT
		(SEE NOTES 4 AND S)	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			150		200		250	ns
ta(E)	Access time from chip enable	7		150		200		250	ns
ten(G)	Output enable time from $\overline{G}$	C <sub>L</sub> = 100 pF,		75		75		100	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $^{\dagger}$	1 Series 74 TTL Load, Input t <sub>r</sub> ≤ 20 ns, Input t <sub>f</sub> ≤ 20 ns	0	60	0	60	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $\dagger$		0		0		0		ns

<sup>†</sup> Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

# switching characteristics for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 4)

	PARAMETER	MIN	NOM	MAX	UNIT
tdis(G)	Output disable time from $\overline{G}$	0		130	ns
ten(G)	Output enable time from $\overline{G}$			150	ns

# recommended timing requirements for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ =13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 4)

			MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	SNAP! Pulse programming algorithm	95	100	105	μS
tsu(A)	Address setup time		2			μ\$
t <sub>su(E)</sub>	E setup time		2			μs
t <sub>su(G)</sub>	G setup time		2			μS
tsu(D)	Data setup time		2			μs
tsu(VPP)	Vpp setup time		2			μ\$
tsu(VCC)	V <sub>CC</sub> setup time		2			μS
th(A)	Address hold time		.0			μS
th(D)	Data hold time		2			μS

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (reference page 7-10).

5. Common test conditions apply for tdis except during programming.



REV A — SMLS128D — OCTOBER 1984 — REVISED JANUARY 1991

### PARAMETER MEASUREMENT INFORMATION






Figure 2. AC Testing Output Load Circuit

# AC testing input/output wave forms




AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

# read cycle timing



REV A - SMLS128D - OCTOBER 1984 - REVISED JANUARY 1991

# program cycle timing




 $<sup>^\</sup>dagger$   $t_{dis(G)}$  and  $t_{en(G)}$  are characteristics of the device but must be accommodated by the programmer. ‡ 13-V V<sub>PP</sub> and 6.5-V V<sub>CC</sub> for SNAP! Pulse programming.

REV A — SMLS128D — QCTOBER 1984 — REVISED JANUARY 1991


# device symbolization


This data sheet is applicable to all TI TMS27C128 CMOS EPROMs and TMS27PC128 PROMs with the data sheet revision code "A" as shown below.





REV A - SMLS128D - OCTOBER 1984 - REVISED JANUARY 1991


### TYPICAL TMS27C/PC128 CHARACTERISTICS














7-13

# TMS27C128 131 072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC128 131 072-BIT PROGRAMMABLE READ-ONLY MEMORY

REV A — SMLS128D — OCTOBER 1984 — REVISED JANUARY 1991



REV A — SMLS256E — SEPTEMBER 1984 — REVISED JANUARY 1991

This Data Sheet is Applicable to All TMS27C256s and TMS27PC256s Symbolized with Code "B" as Described on Page 7-25.

- Organization ... 32K × 8
- Single 5-V Power Supply
- Pin Compatible With Existing 256K MOS ROMs, PROMs, and EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

V <sub>CC</sub> ± 5%	$V_{CC} \pm 10\%$	
'27C/PC256-100	'27C/PC256-10	100 ns
'27C/PC256-120	'27C/PC256-12	120 ns
'27C/PC256-150	'27C/PC256-15	150 ns
'27C/PC256-1	'27C/PC256-17	170 ns
'27C/PC256-2	'27C/PC256-20	200 ns
'27C/PC256	'27C/PC256-25	250 ns


- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active ... 165 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- PEP4 Version Available With 168 Hour Burn-in, and Choices of Operating Temperature Ranges
- 256K EPROM Available With MIL-STD-883C Class B High Reliability Processing (SMJ27C256)

### description


The TMS27C256 series are 262 144-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC256 series are 262 144-bit, one-time, electrically programmable read-only memories.

#### J and N Packages (Top View)



#### FM Package (Top View)



	PIN NOMENCLATURE
A0-A14	Address Inputs
Ē	Chip Enable/Powerdown
G	Output Enable
GND	Ground
NC	No Internal Connection
NU	Make No External Connection
DQ1-DQ8	Inputs (programming)/Outputs
Vcc	5-V Power Supply
V <sub>PP</sub>	13 V Programming Power Supply



Copyright © 1991, Texas Instruments Incorporated

REV A - SMLS256E - SEPTEMBER 1984 - REVISED JANUARY 1991

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C256 and the TMS27PC256 are pin compatible with 28-pin 256K MOS ROMs, PROMs, and EPROMs.

The TMS27C256 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC256 OTP PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC256 OTP PROM is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix).

The TMS27C256 and TMS27PC256 are offered with two choices of temperature ranges of 0°C to 70°C and –40°C to 85°C (TMS27C256-\_\_JL and TMS27C256-\_\_JE; TMS27PC256-\_\_NL and TMS27PC256-\_\_NE; TMS27PC256-\_\_FML and TMS27PC256-\_\_FME, respectively). The TMS27C256 and the TMS27PC256 are also offered with 168-hour burn-in on both temperature ranges (TMS27C256-\_\_JL4 and TMS27C256-\_\_JE4; TMS27PC256-\_\_FML4 and TMS27PC256-\_\_FME4, respectively); see table below.

All package styles conform to JEDEC standards.

EPROM AND OTP	TEMPERAT	R OPERATING URE RANGES EP4 BURN-IN	SUFFIX FOR PEP4 168 HR. BURN-IN VS TEMPERATURE RANGE		
PROM	0°C TO 70°C	- 40°C TO 85°C	0°C TO 70°C	- 40°C TO 85°C	
TMS27C256-XXX	JL	JE	JL4	JE4	
TMS27PC256-XXX	NL	NE	NL4	NE4	
TMS27PC256-XXX	FML	FME	FML4	FME4	

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 13-V supply is needed for programming . All programming signals are TTL level. These devices are programmable by the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a Vpp of 13-V and a  $V_{CC}$  of 6.5-V for a nominal programming time of four seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

REV A — SMLS256E — SEPTEMBER 1984 — REVISED JANUARY 1991

#### operation

There are seven modes of operation listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for  $V_{PP}$  during programming (13-V for SNAP! Pulse) and 12-V on A9 for signature mode.

		,		MODI	E			
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT		ATURE DDE
Ē	VIL	VIL	VIH	VIL	VIH	ViH	V	IL
G	VIL	VIH	χţ	VIH	VIL	ViH	V	IL
Vpp	Vcc	Vcc	Vcc	V <sub>PP</sub>	Vpp	VPP	Vo	CC
Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vo	CC
A9	X	X	Х	×	Х	×	VH <sup>‡</sup>	VH <sup>‡</sup>
A0	X	·x	Х	×	Х	×	VIL	ViH
							CODE	
DQ1-DQ8	Data Out	HI-Z	HI-Z	Data In	Data Out	HI-Z	MFG	DEVICE
							97	04

<sup>&</sup>lt;sup>†</sup> X can be V<sub>IL</sub> or V<sub>IH</sub>.

#### read/output disable

When the outputs of two or more TMS27C256s or TMS27PC256s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins DQ1 through DQ8.

#### latchup immunity

Latchup immunity on the TMS27C256 and TMS27PC256 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.

#### power down

Active  $I_{CC}$  supply current can be reduced from 30 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL or CMOS signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C256)

Before programming, the TMS27C256 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic high state. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15-W•s/cm². A typical 12-mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C256, the window should be covered with an opaque label.



 $<sup>^{\</sup>ddagger}$  V<sub>H</sub> = 12 V  $\pm$  0.5 V.

REV A - SMLS256E - SEPTEMBER 1984 - REVISED JANUARY 1991

#### initializing (TMS27PC256)

The one-time programmable TMS27PC256 PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.

## **SNAP!** Pulse programming

The 256K EPROM and OTP PROM are programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which programs in a nominal time of four seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins DQ1 to DQ8. Once addresses and data are stable, E is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds ( $\mu$ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- $\mu$ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP}=13$  V,  $V_{CC}=6.5$  V,  $\overline{G}=V_{IH}$ , and  $\overline{E}=V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC}=V_{PP}=5$  V.

## program inhibit

Programming may be inhibited by maintaining a high level inputs on the  $\overline{E}$  and  $\overline{G}$  pins.

#### program verify

Programmed bits may be verified with  $V_{PP} = 13 \text{ V}$  when  $\overline{G} = V_{II}$  and  $\overline{E} = V_{IH}$ .

### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0; i.e., A0 =  $V_{IL}$  accesses the manufacturer code, which is output on DQ1-DQ8; A0 =  $V_{IL}$  accesses the device code, which is output on DQ1-DQ8. All other addresses must be held at  $V_{IL}$ . Each byte possesses odd parity on bit DQ8. The manufacturer code for these devices is 97, and the device code is 04.

REV A — SMLS256E — SEPTEMBER 1984 — REVISED JANUARY 1991 Start Address = First Location Program  $V_{CC} = 6.5 \text{ V}, V_{PP} = 13 \text{ V}$ Mode Increment Address Program One Pulse = t<sub>W</sub> = 100 μs No Last Address? Yes Address = First Location X = 0 Program One Pulse = t<sub>W</sub> = 100 μs Fail Increment Verify X = X + 1X = 10? Address One Byte Interactive Mode Pass No Last Address? Yes Yes Device Failed VCC = Vpp = 5 V ±10% Compare Fail Final All Bytes To Original Verification Data

Figure 1. SNAP! Pulse Programming Flowchart


**Pass** 

**Device Passed** 



REV A — SMLS256E — SEPTEMBER 1984 — REVISED JANUARY 1991

## logic symbol†



<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J and N packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub> (see Note 1)
Supply voltage range, Vpp – 0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9 0.6 V to 6.5 V
A9 – 0.6 V to 13.5 V
Output voltage range (see Note 1) $-0.6\text{V}$ to $\text{V}_{\text{CC}}$ + 1 V
Operating free-air temperature range ('27C256JL and JL4, '27PC256NL, NL4, FML,
and FML4)
Operating free-air temperature range ('27C256JE and JE4, '27PC256NE, NE4, FME,
and FME4) – 40° C to 85°C
Storage temperature range – 65°C to 150°C

<sup>&</sup>lt;sup>‡</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

REV A - SMLS256E - SEPTEMBER 1984 - REVISED JANUARY 1991

## recommended operating conditions

				TMS2 TMS2 TMS2 TMS2	27C/PC2 27C/PC2 27C/PC2 27C/PC2 27C/PC2 27C/PC2	56-120 56-150 56-1 56-2	TMS2 TMS2 TMS2 TMS2	7C/PC2 7C/PC2 7C/PC2 7C/PC2 7C/PC2 7C/PC2	56-12 56-15 56-17 56-20	UNIT
				MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	Read mo	de (see Note 2)	4.75	5	5.25	4.5	5	5.5	V
		SNAP! P	ulse programming algorithm	6.25	6.5	6.75	6.25	6.5	6.75	
Vpp	Supply voltage	Read mo	de (see Note 3)	V <sub>CC</sub> - 0.6		V <sub>CC</sub> +0.6	V <sub>CC</sub> - 0.6		V <sub>CC</sub> +0.6	
	,p.,go	SNAP! P	ulse programming algorithm	12.75	13	13.25	12.75	13	13.25	
VIH	High-level input v	oltage	TTL	2		V <sub>CC</sub> +1	2		V <sub>CC</sub> +1	V
- 111			CMOS	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	·
VIL	Low-level input vo	ltage	TTL	- 0.5		0.8	- 0.5		0.8	V
	·	Ū	смоѕ	- 0.5		0.2	- 0.5		0.2	
TA	Operating free-ai temperature	r .	'27C256JL, JL4 '27PC256NL, NL4, FML, FML4	0		70	0		70	°C
TA	Operating free-ai temperature	r	'27C256 JE, JE4 '27PC256 NE, NE4, FME, FME4	- 40		85	40		85	°C

NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

## electrical characteristics over full ranges of operating conditions

	PARAMETEI	₹	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VOH	High-level output voltage		I <sub>OH</sub> = 2.5 mA	3.5			V
1.011	. ng. novo. oc.par romago		I <sub>OH</sub> = - 20 μA	V <sub>CC</sub> - 0.1			•
Voi	VOL Low-level output voltage		I <sub>OL</sub> = 2.1 mA			0.4	
101			I <sub>OL</sub> = 20 μA			0.1	
l <sub>i</sub>	Input current (leakage)		V <sub>I</sub> = 0 to 5.5 V	to 5.5 V		±1	μΑ
10	Output current (leakage)		$V_O = 0$ to $V_{CC}$			±1	μΑ
IPP1	Vpp supply current		VPP = VCC = 5.5 V		1	10	μΑ
IPP2	Vpp supply current (during prog	ram pulse)	Vpp = 13 V		35	50	mA
loor	V <sub>CC</sub> supply current (standby)	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		250	500	μΑ
<sup>1</sup> CC1	VCC supply culterit (standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>		100	250	μΛ
¹CC2	V <sub>CC</sub> supply current (active)		V <sub>CC</sub> = 5.5 V, $\overline{E}$ = V <sub>I</sub> L, t <sub>cycle</sub> = minimum cycle time, outputs open		15	30	mA

<sup>†</sup>Typical values are at  $T_A = 25$ °C and nominal voltages.

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0, f = 1 MHz		6	10	pF
Co	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz		10	14	pF

<sup>†</sup>Typical values are at  $T_A = 25$ °C and nominal voltages.

<sup>‡</sup> Capacitance measurements are made on a sample basis only.



<sup>3.</sup> Vpp can be connected to Vcc directly (except in the program mode). Vcc supply current in this case would be Icc + Ipp.

REV A - SMLS256E - SEPTEMBER 1984 - REVISED JANUARY 1991

## switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

	PARAMETER	TEST CONDITIONS (see Notes 4 and 5)	′27P0 ′27C2	256-100 256-100 256-10 256-10	'27PC	56-120 256-120 56-12 256-12	'27PC	56-150 256-150 56-15 256-15	UNIT
1			MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			100		120		150	ns
ta(E)	Access time from chip enable	C <sub>L</sub> = 100 pF,		100		120		150	ns
ten(G)	Output enable time from G	1 Series 74 TTL Load,		55		55		75	ns
t <sub>dis</sub>	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $$	Input $t_f \le 20 \text{ ns}$ , Input $t_f \le 20 \text{ ns}$	0	45	0	45	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $\dagger$		0		0		0		ns

	PARAMETER TEST CONDITIONS (see Notes 4 and 5)		'27C256-1 '27PC256-1 '27C256-17 '27PC256-17		'27C256-2 '27PC256-2 '27C256-20 '27PC256-20		'27C256 '27PC256 '27C256-25 '27PC256-25		UNIT
j		<b>.</b>	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			170		200		250	ns
ta(E)	Access time from chip enable	C <sub>I</sub> = 100 pF,		170		200		250	ns
ten(G)	Output enable time from $\overline{G}$	1 Series 74 TTL Load,		75		75		100	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\dagger$	Input t <sub>r</sub> ≤ 20 ns, Input t <sub>f</sub> ≤ 20 ns	0	60	0	60	0	60	ns
t <sub>v(A)</sub>	Output data valid time after change of address, E, or G, whichever occurs first <sup>†</sup>		0		0		0		ns

<sup>†</sup>Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

## switching characteristics for programming: $V_{CC}$ = 6.50 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 4)

	PARAMETER	MIN	МОМ	MAX	UNIT
tdis(G)	Output disable time from G	0		130	ns
ten(G)	Output enable time from G			150	ns

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low). (Reference page 7-23.)

<sup>5. .</sup>Common test conditions apply for the  $t_{\mbox{dis}}$  except during programming.

REV A — SMLS256E — SEPTEMBER 1984 — REVISED JANUARY 1991

recommended timing requirements for programming:  $V_{CC}$  = 6.5 V and  $V_{PP}$  = 13 V,  $T_A$  = 25°C (see Note 4)

		MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	95	100	105	μS
t <sub>su(A)</sub>	Address setup time	2			μs
t <sub>su(G)</sub>	G setup time	2			μs
t <sub>su(E)</sub>	E setup time	2	-		μS
tsu(D)	Data setup time	2			μs
t <sub>su(VPP)</sub>	Vpp setup time	2			μs
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time	2			μS
th(A)	Address hold time	0			μS
th(D)	Data hold time	2			μS

NOTE 4: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low). (Reference page 7-23.)

### PARAMETER MEASUREMENT INFORMATION





Figure 2. AC Testing Output Load Circuit


## AC testing input/output wave forms




A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

REV A - SMLS256E - SEPTEMBER 1984 - REVISED JANUARY 1991

## read cycle timing



## program cycle timing (SNAP! Pulse programming)




 $<sup>^\</sup>dagger$  t<sub>dis(G)</sub> and t<sub>en(G)</sub> are characteristics of the device but must be accomodated by the programmer.  $^\ddagger$  13-V V<sub>PP</sub> and 6.5-V V<sub>CC</sub> for SNAP! Pulse programming.

REV A — SMLS256E — SEPTEMBER 1984 — REVISED JANUARY 1991


## device symbolization


This data sheet is applicable to all TI TMS27C256 CMOS EPROMs and TMS27PC256 CMOS OTP PROMs with the data sheet revision code "B" as shown below.





REV A — SMLS256E — SEPTEMBER 1984 — REVISED JANUARY 1991


## TYPICAL TMS27C/PC256 CHARACTERISTICS














## ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

REV A — SMJS256C — MARCH 1989 — REVISED JANUARY 1991

- Organization 32K x 8
- Single 5-V Power Supply
- HVCMOS Technology
- All Inputs/Outputs TTL Compatible
- Max Access/Min Cycle Time

V <sub>CC</sub> ± 5%	V <sub>CC</sub> ± 10%	
'29F256/8/9-170		170 ns
'29F256/8/9-200	'29F256/8/9-20	200 ns
'29F256/8/9-250	'29F256/8/9-25	250 ns
'29F256/8/9-300	'29F256/8/9-30	300 ns

- Self-Timed Erasure of the Entire Memory Before any Reprogramming (15 ms MAX)
- Single Byte and Page (64 Bytes) Program:
  - Latched Address and Data
  - Self-Timed Programming Operation (15 ms MAX)
  - Data Polling Verification
- 100, 1000, and 10000 Cycles Endurance Versions
- Software Inadvertent Write Protection
- Software Erase Mode Entry
- TMS29F256 Pinout Compatible With EPROM JEDEC Standard
- TMS29F258 Pinout Compatible With EEPROM JEDEC Standard
- Choice of Operating Temperature Ranges

### description

The TMS29F256, TMS29F258, and TMS29F259 are 262 144-bit, programmable read-only memories that can be electrically bulk-erased and reprogrammed. These devices are fabricated using HVCMOS flotox technology for high reliability and very low power dissipation. They perform the erase/program operations automatically with a single 5-V supply, and they can program a single byte or any number of bytes between 1 and 64.

The TMS29F256, TMS29F258, and TMS29F259 Flash EEPROMs are offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers. The TMS29F256, TMS29F258, and TMS29F259 in

		. N Package . J Package		58 N Package 58 J Package
	(Top V	iew)	(	Top View)
, W		hv	A14 🛘 1	
	1	28 VCC		28 VCC
A12[	1 -	27   A14	A12 2	- E
A7[	3	26 A13	A7∐ 3	26∐ A13
A6[	4	25 🛚 A8	A6[] 4	25 🛚 A8
A5[	5	24 🛮 A9	A5[] 5	24 A9
A4[	6	23 A11	A4[] 6	23 A11
A3[	7	22 🛚 Ğ	A3[] 7	22 🛚 Ğ
A2[	8	21 A10	A2[] 8	21 A10
A1[	9	20 ] Ē	A1 [] 9	20 E
A0[	10	19 DQ7	A0[] 1	0 19 DQ7
DQ0[	11	18 DQ6	DQ0[] 1	1 18]] DQ6
DQ1[	12	17 🛮 DQ5	DQ1[] 1	2 17 DQ5
DQ2[	13	16]] DQ4	DQ2[] 1	3 16 DQ4
V <sub>SS</sub> [	14	15 DQ3	V <sub>SS</sub> [] 1	4 15 DQ3
	L			

TMS29F259 . . . N Package TMS29F259 . . . J Package

(Top View)

NC	1	U	32	Vcc
NC	2		31	$[\overline{w}]$
NC[	3		30	] NC
A12[	4		29	] A14
A7[	5		28	] A13
A6[	6		27	] A8
A5[	7		26	] A9
A4[	8		25	] A11
A3[	9		24	] G
A2[	10		23	] A10
A1 [	11		22	Ē
A0[	12		21	DQ7
DQ0[	13		20	DQ6
DQ1[	14		19	] DQ5
DQ2[	15		18	DQ4
V <sub>SS</sub> [	16		17	DQ3
1				

PIN NOMENCLATURE			
A0-A14	Address Inputs		
Ē G	Chip Enable		
G	Output Enable		
NC	No Internal Connection		
₩	Write Enable		
DQ0-DQ7	Data In/Data Out		
Vcc	5-V Power Supply		
VSS	Ground		


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



## **ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORIES**

REV A — SMJS256C — MARCH 1989 — REVISED JANUARY 1991

the ceramic package are each offered with three guaranteed temperature ranges of 0°C to 70°C, - 40°C to 85°C, and - 40°C to 125°C (TMS29F256-\_\_JL, TMS29F258-\_\_JL, and TMS29F259-\_\_JL for 0°C to 70°C; TMS29F256-\_\_JE, TMS29F258-\_\_JE, and TMS29F259-\_\_JE for - 40°C to 85°C; and TMS29F256-\_\_JQ, TMS29F258-\_\_JQ, and TMS29F259-\_\_JQ for - 40°C to 125°C).



The TMS29F256, TMS29F258, and TMS29F259 are also offered with 168 hour burn-in temperature ranges (TMS29F256-\_\_JL4, JE4, and JQ4; TMS29F258-\_\_JL4, JE4, and JQ4; TMS29F259-\_\_JL4, JE4, and JQ4, respectively). (See table on page 7-29.)

The TMS29F256, TMS29F258, and TMS29F259 are also offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers. The TMS29F256, TMS29F258, and TMS29F259 are offered in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix). These packages are guaranteed from 0°C to 70°C (NL or FML suffix).

The TMS29F256, TMS29F258, and TMS29F259 are organized as  $32K \times 8$  bits. They feature internal circuitry to minimize the external hardware interface that provides latched address and data, self-timed programming, and data polling verification. In the erased state all bits are at a logic high. To reprogram, all memory bits are erased first, then those bits that should be logic lows are programmed accordingly. During programming, the data polling function is enabled, causing the memory to respond with the last data read except that the most significant bit is inverted to inform the host microprocessor that the memory is busy until the programming is completed.

The TMS29F256, TMS29F258, and TMS29F259 are available in 100 cycle endurance versions and will be available in 1000 and 10 000 cycle endurance versions.

REV A - SMJS256C - MARCH 1989 - REVISED JANUARY 1991

			MOI	DE		
FUNCTION (PINS) Read	Read	Output Disable	Standby and Write Inhibit	Write	Signatu	ıre Mode
Ē (20)§	VIL	V <sub>IL</sub>	VIH	VIL	V	'IL
Ğ (22)§	VIL	VIH	χt	VIH	V	'IL
A0 (10) <sup>§</sup>	х	×	×	×	VIL	V <sub>IH</sub>
A9 (24) <sup>§</sup>	х	×	×	×	V	H <sup>‡</sup>
₩ (1)§	VIH	VIH	×	VIL.	V	'iH
DQ0-DQ7	D-4- O-4	111.7	7	Data In	MFG	DEVICE
(11-13, 15-19)§	Data Out	HI-Z	HI-Z	Data In	97	F1

 $<sup>^{\</sup>dagger}$  X = Don't care for V < V<sub>CC</sub>.

### operation

#### read/output disable

When the outputs of two or more TMS29F256s, TMS29F258s, and TMS29F259s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices.

To read the output of the TMS29F256, TMS29F258, or TMS29F259 a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

#### power down

Active  $I_{CC}$  current can be reduced from 20 mA to 2 mA typically, by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all the outputs are in the high-impedance state.

#### single-byte program

The single-byte program initiates with  $\overline{W}$  low and  $\overline{G}$  high applied to a selected device. The addresses on the address pins will be latched on the falling edge of  $\overline{E}$  or  $\overline{W}$ , whichever comes first. Figure 1 illustrates the single-byte programming flow.

After the latching operations are completed, the device starts automatically programming the data in the addressed location within the memory array. This internal programming operation is completed in 15 ms maximum.


FLASH EEPROM	SUFFIX FOR OPERATING TEMPERATURE RANGES WITHOUT PEP4 BURN-IN		SUFFIX FOR PEP4 168 HR. BURN-IN VS TEMPERATURE RANGES		N	
LLI HOM	0°C to 70°C	- 40°C to 85°C	- 40°C to 125°C	0°C to 70°C	- 40°C to 85°C	- 40°C to 125°C
TMS29F256-xxx	JL,NL,FML	JE	JQ	JL4	JE4	JQ4
TMS29F258-xxx	JL,NL,FML	JE	JQ	JL4	JE4	JQ4
TMS29F259-xxx	JL,NL,FML	JE	JQ	JL4	JE4	JQ4



<sup>&</sup>lt;sup>‡</sup> 12.5 V < V<sub>H</sub> < 15 V.

<sup>§</sup> TMS29F256 J and N package pins.

REV A - SMJS256C - MARCH 1989 - REVISED JANUARY 1991



NOTES: 1. Upon the three-step sequence completion, the device is latched into programming mode. The byte is latched and the byte programming operation starts if a subsequent rising edge of W is not detected within 100 μs.

2. Similar to the page programming mode.

Figure 1. Single-byte Programming Flowchart



## ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORIES REV A - SMJS256C - MARCH 1989 - REVISED JANUARY 1991


#### automatic page program

The page mode of the '29F256, '29F258, and '29F259 allow the user to program 2 to 64 bytes at a time. These bytes are initially loaded in the internal device register and then automatically stored in the addressed memory locations within the memory array. The internal programming operation is completed in 15 ms maximum, regardless of the number of bytes (64 maximum) loaded. During the page loading, the page address (A6 to A14) must be the same as the initial page address. Figure 2 illustrates the automatic page programming flow.

The page mode operation initiates in the same way as the single byte mode. After the first byte has been loaded, the '29F256, '29F258, and '29F259 can be loaded with 1 to 63 additional bytes. Each byte load cycle starts with the falling edge of  $\overline{W}$ , or  $\overline{E}$ , whichever comes last. A successive byte must be loaded within 100  $\mu$ s from the rising edge of the previous byte load cycle. If a subsequent rising edge of  $\overline{W}$  is not detected within 100  $\mu$ s, the internal programming operation starts automatically and subsequent attempts to load additional bytes are ignored until the operation is completed.

Note that both the single byte and the automatic page programs can be entered after a proper "dummy" sequence of bytes has been loaded (see inadvertent write protection).

REV A - SMJS256C - MARCH 1989 - REVISED JANUARY 1991



NOTES: 3. Upon the three-step sequence completion, the device is latched into programming mode. From 2 up to 64 bytes are latched at a rate of 1 µs up to 100 µs per byte.

- Upon the three-step sequence completion, the device is latched into the program verify mode. All the bytes are read with a sense voltage of: (internal V<sub>Sense</sub> volt) + (program margin voltage).
- 5. Upon the three-step sequence completion, the device exits the program verify mode and returns to the page write setup.

Figure 2. Page Programming Flowchart — Entire Memory Algorithm



## TMS29F256, TMS29F258, TMS29F259 262 144-BIT FLASH ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

## REV A — SMJS256C — MARCH 1989 — REVISED JANUARY 1991

### data polling

During a programming operation, the data polling software function is enabled to notify the host microcomputer that the memory is busy with programming and ignores any command until the programming operation is completed. If an attempt to read any byte occurs during the programming cycle, the device answers with the last loaded byte, but with the inverted logical value of DQ7. (See page 7-44 for data polling timing diagram.)

#### flash erase mode


The flash erase operation can be activated via software by loading a dummy sequence of data/address strings. The timing characteristics of this sequence are the same as those used for the page mode. The device detects this particular sequence and automatically starts the self-timed erase. If the sequence load cycle is longer than  $100~\mu s$ , the device ignores it. This sequence should not be used in the actual software program to prevent inadvertent flash erase operations.

The specified dummy sequence to initiate the flash erase mode is:

STEP	MODE	A14-A0	DQ7-DQ0
1	Access Write	5555	AA
2	Access Write	2AAA	55
3	Access Write	5555	80
4	Access Write	5555	AA
5 .	Access Write	2AAA	55
6	Access Write	5555	10

The self-timed flash erase mode starts automatically.

REV A - SMJS256C - MARCH 1989 - REVISED JANUARY 1991




NOTES: 3. Upon the three-step sequence completion, the device is latched into programming mode. From 2 up to 64 bytes are latched at a rate of 1  $\mu$ s up to 100  $\mu$ s per byte.

- Upon the three-step sequence completion, the device is latched into the program verify mode. All the bytes are read with a sense voltage of: (internal V<sub>SenSe</sub> volt) + (program margin voltage).
- 5. Upon the three-step sequence completion, the device exits the program verify mode and returns to the page write setup.

Figure 3. Page Programming Flowchart — Standard Algorithm



REV A — SMJS256C — MARCH 1989 — REVISED JANUARY 1991



- NOTES: 6. The bulk-erase operation starts automatically once the six-step sequence is completed.
  - The device is latched into the Erase Verify mode once the three-step sequence is completed. All bytes are read with a sense voltage
    of: (internal V<sub>Sense</sub> voltage) (erase margin voltage).
  - 8. Upon the three-step sequence completion, the device is de-latched and returns to Flash operating setup.

Figure 4. Flash Erase Flowchart

## **ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORIES**

REV A - SMJS256C - MARCH 1989 - REVISED JANUARY 1991

#### signature mode

The signature mode provides access to two bytes contained in a spare row. One byte designates the manufacturer, the other byte designates the device code. The signature mode can be entered through either a hardware or a software operation.

The hardware entry mode is specified in the mode table in the description section. Setting the device in the read mode and applying  $V_H$  on pin A9 produces the manufacturer byte code at the I/O pins if A0 =  $V_{IL}$ , or the device identifier byte code if A0 =  $V_{IH}$ . The information provided by these two bytes helps the programmer select the proper programming algorithm.

The signature mode software entry sequence is specified as follows:

STEP	MODE	A14-A0	DQ7-DQ0
1	Access Write	5555	AA
2	Access Write	2AAA	55
3	Access Write	5555	90

#### exit mode

The software exit sequence for any mode is specified as follows:

STEP	MODE	A14-A0	DQ7-DQ0
1	Access Write	5555	AA
2	Access Write	2AAA	55
3	Access Write	5555	F0

### program verify mode

The program verify mode allows the programmer to verify the adequacy of the programming.

STEP	MODE	A14-A0	DQ7-DQ0
1	Access Write	5555	AA
2	Access Write	2AAA	55
3	Access Write	5555	B0

Upon completion of the three-step sequence, the device is latched into the program verify mode. All the bytes are read with a sense voltage of:

(internal V<sub>sense</sub> voltage) + (program margin voltage)

The three access write (steps 1-3) are used only to enable the program verify mode: no data will actually be written to the device.

The software exit sequence must be applied to exit this program verify mode.

#### erase verify mode

The erase verify mode allows the programmer to verify the extent of erasure.

The device provides the following software sequence to access the erase verify mode:

STEP	MODE	A14-A0	DQ7-DQ0
1	Access Write	5555	AA
2	Access Write	2AAA	55
3	Access Write	5555	D0

Upon completion of the three-step sequence, the device is latched into erase verify mode. All the bytes are read with a sense voltage of:

(internal V<sub>sense</sub> voltage) – (erase margin voltage)

The software exit sequence must be applied to exit this program verify mode.



REV A — SMJS256C — MARCH 1989 — REVISED JANUARY 1991

## inadvertent write protection

The device is protected against write commands during power-up and power down. The protection is released only if  $V_{CC}$  is higher than 3 V. Moreover, the device provides a hardware and a software protection against inadvertent write commands that may occur even with a stable  $V_{CC}$ .


The hardware protection consists of noise immunity to a pulse on  $\overline{W}$  shorter than 20 ns, which is unable to start a program cycle, and of a logic inhibit that prevents starting the program cycle unless the conditions of  $\overline{W}$  low,  $\overline{E}$  low, and  $\overline{G}$  high are satisfied simultaneously.

The software protection is such that no program operation is enabled unless preceded by a sequence of three dummy write operations. Should the specified sequence not be loaded before any program operation or the sequence load cycle is longer than 100  $\mu$ s, the device ignores the program commands.

The inadvertent write protection software sequence is specified as follows:

STEP	MODE	A14-A0	DQ7-DQ0
1 .	Access Write	5555	AA
2	Access Write	2AAA	55
3	Access Write	5555	A0
4	Page Program	page address + 1st byte address up to the 64th	1st data up to the 64th

## logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/EEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the TMS29F256 J and N packages.



REV A - SMJS256C - MARCH 1989 - REVISED JANUARY 1991

## functional block diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 9)
Input voltage range: All except $\overline{G}$ and A9
G and A9
Output voltage (see Note 9) 0.6 V to V <sub>CC</sub> + 0.6 V
Operating free-air temperature range ('29F256 JL, JL4, NL, and FML;
'29F258 JL, JL4, NL, and FML; '29F259 JL, JL4, NL, and FML) 0°C to 70°C
Operating free-air temperature range ('29F256 JE and JE4;
'29F258 JE and JE4; '29F259 JE and JE4)
Operating free-air temperature range ('29F256 JQ and JQ4;
'29F258 JQ and JQ4; '29F259 JQ and JQ4) 40°C to 125°C
Storage temperature range – 65°C to 125°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 9: All voltage values are with respect to the most negative supply voltage VSS (substrate).



BEV A - SMJS256C - MARCH 1989 - BEVISED JANUARY 1991

## recommended operating conditions

			'29F256-170 '29F258-170 '29F259-170 '29F256-200 '29F258-200	) ) )	'29F256-250 '29F258-250 '29F259-250 '29F256-300 '29F258-300	'29F256-2 '29F258-2 '29F259-2 '29F256-2 '29F258-2	20 '2 20 '2 25	29F256-30 29F258-30 29F259-30	UNIT
			'29F259-200 MIN	NOM	′29F259-300 MAX	′29F259-2 MIN	NOM	MAX	
Vcc	Supply voltage		4.75	5		4.5	5	5.5	V.
		ΤL	2		V <sub>CC</sub> +1	2		V <sub>CC</sub> +1	`,,
VIH	High-level input voltage	CMOS	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	٧
17.	V <sub>IL</sub> Low-level input voltage	TTL	- 0.5		0.8	0.5		0.8	
۷IL		CMOS	- Ó.5	_	GND+0.2	0.5		GND+0.2	V
TA	Operating free-air temperature	'29F256JL,JL4,NL,FML '29F258 JL,JL4,NL,FML '29F259 JL,JL4,NL,FML	0		70	0		70	°C
TA	Operating free-air temperature	'29F256JE,JE4 '29F258JE,JE4 '29F259JE,JE4	<b>–</b> 40		85	<b>– 40</b>		85	°C
TA	Operating free-air temperature	'29F256JQ,JQ4 '29F258JQ,JQ4 '29F259JQ,JQ4	<b>–</b> 40		125	- 40	· · · · ·	125	°C

## electrical characteristics over full range of operating conditions

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
Voн	VOH High-level output voltage		ΙΟΗ = - 400 μΑ 2.4				V	
VOL	Low-level output voltage		I <sub>OL</sub> = 2.1 mA			0.4	٧	
I <sub>I</sub> Input current (leakage)		All except A9	V <sub>I</sub> = 0 to 5.5 V			±1	^	
		A9	V <sub>I</sub> = 0 to 15 V			±50	μΑ	
10	Output current (leakage)		V <sub>O</sub> = 0.1 V to V <sub>CC</sub>			±10	μΑ	
1	Ve a supply ourrest (standby)	TTL-input level	V <sub>CC</sub> = 5.5 V, <del>E</del> = V <sub>IH</sub>		2	3.5	mA	
ICC1	CC1 VCC supply current (standby) CMOS-inpu		V <sub>CC</sub> = 5.5 V, <del>E</del> = V <sub>CC</sub>		1.5	3	IIIA	
lCC2	V <sub>CC</sub> average supply current (a	ctive read)	t <sub>cycle</sub> = minimum cycle time, outputs open			15	mA	
ICC3 VCC average supply current (active write)		t <sub>cycle</sub> = 15 ms			10	mA		

<sup>&</sup>lt;sup>†</sup> Typical values are at  $T_A = 25^{\circ}$  C and nominal voltages.

## **ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORIES**

REV A - SMJS256C - MARCH 1989 - REVISED JANUARY 199

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\ddagger}$

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0, f = 1 MHz		4	6	pF
CO	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz		8	12	рF

<sup>†</sup> Typical values are at TA = 25°C and nominal voltage.

#### PARAMETER MEASUREMENT INFORMATION





Figure 5. Output Load Circuit

## AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic high and 0.4 for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for both inputs and outputs. Each device should have a 0.1  $\mu$ F ceramic capacitor connected between V<sub>CC</sub> and V<sub>SS</sub> as close as possible to the device pins.

<sup>‡</sup> Capacitance measurements are made on sample basis only.

# ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORIES REV A — SMJS256C — MARCH 1989 — REVISED JANUARY 1991

## switching characteristics over full ranges of recommended operating conditions†

PARAMETER		′29F2	256-170 258-170 259-170	'29F2 '29F2 '29F2 '29F2	256-200 258-200 259-200 256-20 258-20 259-20	'29F2 '29F2 '29F2 '29F2	256-250 258-250 259-250 256-25 258-25 259-25	'29F2 '29F2 '29F2 '29F2	256-300 258-300 259-300 256-30 258-30 259-30	UNIT
			MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address		170		200		250		300	ns
ta(E)	Access time from chip enable		170		200		250		300	ns
ten(G)	Output enable time from $\overline{\mathbf{G}}$		75		85		100	}	120	ns
t <sub>c(R)</sub>	Read cycle time	170		200		250		300		ns
t <sub>d(E)</sub>	Delay time, chip enable low to output	10	40	15	50	20	60	25	70	ns
td(G)	Delay time, output enable low to output	10	40	15	50	20	60	25	70	ns
th(E)	Hold time, chip enable to HI-Z output	10	40	15	50	20	60	25	70	ns
th(G)	Hold time, output enable to HI-Z output	10	40	15	50	20	60	25	70	ns
th(D)	Hold time, data valid to address	20	40	30	50	40	60	50	70	ns


<sup>†</sup> These parameters are guaranteed in regular read mode only.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature


		MIN	MAX	UNIT
tc(W)	Write cycle time		15	ms
tc(W)B	Byte load cycle time	1	100	μS
t <sub>su(A)</sub>	Address setup time	10 .		ns.
t <sub>su(W)</sub>	Write setup time	0		ns
t <sub>su(D)</sub>	Data setup time	80		ns
t <sub>su(G)</sub>	Output enable setup time	10		ns
th(A)	Address hold time	150		ns
th(W)	Write hold time	0		ns
<sup>t</sup> h(G)	Output enable hold time	10		ns
th(D)	Data hold time	10		ns
t <sub>w(W)</sub>	Write pulse duration	200		ns
tr(W)	Write high recovery time	800		ns
t <sub>rec(W)</sub>	Write high recovery time in page mode	800		ns
t <sub>r(E)</sub>	Chip enable high recovery time	800		ns
t <sub>V(D)</sub>	Data valid time		300	μ\$
t <sub>w(E)</sub>	Chip enable pulse duration	200		ns

REV A - SMJS256C - MARCH 1989 - REVISED JANUARY 199

## read cycle




## W controlled write cycle




## ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

## **E** controlled write cycle t<sub>c(W)</sub> A0-A14 t<sub>su(A)</sub> → Ē tw(E) - t<sub>su(G)</sub> ►+ th(G) t<sub>su(W)</sub> **←** th(W) $\overline{\mathbf{w}}$ **◄**- t<sub>V(D)</sub> DQ0-DQ7 Data In Valid t<sub>su(D)</sub> - th(D) page write cycle




# ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORIES REV A — SMJS256C — MARCH 1989 — REVISED JANUARY 1991

## data polling



The following 32-pin Thin Small-Outline Package (TSOP) is under developement by Texas Instruments for the TMS29F259. Please see *Chapter 14*, *Mechanical Data* for complete package specifications.





 $<sup>\</sup>ensuremath{^{\dagger}}$  The package shown is for pinout reference only.



## TMS87C257 262 144-BIT LATCHED UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

AS/V<sub>PP</sub>

A12

Α7 3

A6

A5 5

A4 6

A3[

A1 [ 9

DQ0[] 11

A0 10

7 A2

J Package (Top View)

28 🛛 Vcc

27 A14

26 A13

25 A8

24 A9

23 A11

21 A10

18 DQ6

22 G

20 TE

19 DQ7

SMLS857 -- NOVEMBER 1990

Organization ... 32K × 8 Single 5-V Power Supply Intergrated Address Latch Max Access/Min Cycle Time (V<sub>CC</sub> ± 5%) TMS87C257-150 150 ns TMS87C257-1 170 ns TMS87C257-2 200 ns TMS87C257 250 ns

- Power-Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming
- 3-State Output Buffers
- Low Power Dissipation ( $V_{CC} = 5.5 \text{ V}$ )
  - Active ... 263 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)

des	cri	ptic	n

The TMS87C257 series are 262 144-bit, ultraviolet-light erasable, electrically programmable read-only memories.

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of

	DQ1 [ 12 17 ] DQ5 DQ2 [ 13 16 ] DQ4 GND [ 14 15 ] DQ3						
	PIŇ NOMENCLATURE						
A0-A14	Address Inputs						
Ē	Chip Enable/Powerdown						
G	Output Enable						
GND	Ground						
NC	No Internal Connection						
NU	Make No External Connection						
DQ0-DQ7	Inputs (programming)/Outputs						
Vcc	5-V Power Supply						

Power Supply

Address Strobe/13-V Programming

external pullup resistors. Each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus.

AS/Vpp

The TMS87C257 incorporates internal address latches on address inputs A0-A7. The internal address latch allows address and data pins to be tied directly to the processor's multiplexed address/data pins which can simplify design, reduce chip connect, and lower the cost of multiplexed bus systems.

The TMS87C257 is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS87C257 is characterized for operation from - 40°C to 85°C (E suffix).

These EPROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 13 V supply is needed for programming. All programming signals are TTL level. These devices are programmable by the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a  $V_{PP}$  of 13 V and a  $V_{CC}$  of 6.5 V for a nominal programming time of four seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

# TMS87C257 262 144-BIT LATCHED UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMLS857 - NOVEMBER 1990

#### operation

There are seven modes of operation listed in the following table. The read mode requires a single 5-V supply. AS/V<sub>PP</sub> during programming requires 13 V for SNAP! Pulse and 12 V on A9 for signature mode.

		MODE									
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATURE MODE				
Ē	VIL	VIL	VIH	VIL	VIH	ViH	V	IL			
G	VIL	VIH	χţ	VIH	VIL	×	VIL				
AS/Vpp	V <sub>IL</sub> §	X	Х	V <sub>PP</sub>	Vpp	Vpp	VIH				
Vcc	VCC	Vcc	Vcc	Vcc	Vcc	Vcc	· Vcc				
A9	X	х	Х	x	Х	×	∨ <sub>H</sub> ‡	VH <sup>‡</sup>			
A0	X	Х	Х	X	×	×	VIL	VIH			
							CODE MFG DEVIC				
DQ0-DQ7	Data Out	HI-Z	HI-Z	Data In	Data Out	HI-Z					
							97	C2			

TX can be VIL or VIH.

#### read/output disable

When the outputs of two or more TMS87C257s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to the  $\overline{G}$  pin while the device is powered up ( $\overline{E}$  is low). Output data is accessed at pins DQ0 through DQ7.

### latchup immunity

Latchup immunity on the TMS87C257 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry-standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.

## power down

Active  $I_{CC}$  supply current can be reduced from 30 mA to 250  $\mu$ A (CMOS-level inputs) by applying a high-level (CMOS) signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state, independent of  $\overline{G}$ . Data and address inputs are at static CMOS levels.

#### erasure

Before programming, the TMS87C257 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic high state. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS87C257, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed zero low can be erased only by ultraviolet light.



<sup>‡</sup>VH = 12 V ± 0.5 V.

<sup>§</sup> VII. latches the address inputs A0-A7, VIH unlatches those inputs.

# TMS87C257 262 144-BIT LATCHED UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMLS857 - NOVEMBER 1990

#### **SNAP!** Pulse programming

The 256K latched CMOS EPROM is programmed using the TI SNAP! Pulse programming algorithm as illustrated by the flowchart in Figure 1, which can reduce time to a nominal of four seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins DQ0 to DQ7. Once addresses and data are stable,  $\overline{E}$  is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds ( $\mu$ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- $\mu$ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when AS/V<sub>PP</sub> = 13 V, V<sub>CC</sub> = 6.5 V,  $\overline{G}$  = V<sub>IH</sub>, and  $\overline{E}$  = V<sub>IL</sub>. During the programming mode, the address latch becomes effectively transparent. More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with V<sub>CC</sub> = V<sub>PP</sub> = 5 V.

#### program inhibit

Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  pin.

#### program verify

Programmed bits may be verified with AS/V<sub>PP</sub> = 13 V when  $\overline{G} = V_{IL}$  and  $\overline{E} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0; i.e., A0 =  $V_{IL}$  accesses the manufacturer code, which is output on DQ0-DQ7; A0 =  $V_{IH}$  accesses the device code, which is output on DQ0-DQ7. All other addresses must be held at  $V_{IL}$ . Each byte possesses odd parity on bit DQ7. The manufacturer code for these devices is 97, and the device code is C2.

#### memory address lines

Fifteen memory address lines (A0-A14) are provided on the device and are used in conjunction with  $\overline{G}$  and  $\overline{E}$  to select one of 32 768 eight bit locations in the memory array. Addresses A0 through A7 are latched on the negative edge of the address strobe signal.

### address strobe line

The address strobe (AS) input is multiplexed with V<sub>PP</sub> on pin 1. The negative edge of AS latches the low order address lines (A0-A7) to demultiplex the address/data bus while the positive edge of AS unlatches these address lines.





Figure 1. SNAP! Pulse Programming Flowchart



SMLS857 - NOVEMBER 1990

## logic symbol†



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub> (see Note 1)	– 0.6 V to 7 V
Supply voltage range, VPP	– 0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9	– 0.6 V to 6.5 V
A9	0.6 V to 13.5 V
Output voltage range (see Note 1)	– 0.6 V to V <sub>CC</sub> + 1 V
Operating free-air temperature range ('87C257JE	– 40° C to 85°C
Storage temperature range	– 65°C to 150°C

<sup>&</sup>lt;sup>‡</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to GND.



# TMS87C257 262 144-BIT LATCHED UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMLS857 -- NOVEMBER 1990

## recommended operating conditions

			TMS87C257-150 TMS87C257-1 TMS87C257-2 TMS87C257			UNIT
	,		MIN	NOM	MAX	
Vcc	Supply voltage	Read mode (see Note 2)	4.75	5.	5.25	V
100		SNAP! Pulse programming algorithm	6.25	6.5	6.75	]
\/	Cupply voltage	Read mode (see Note 3)	VCC - 0.6		VCC + 0.6	V
VPP	Supply voltage	SNAP! Pulse programming algorithm	12.75	13	13.25	1 °
V <sub>IH</sub>	High-level input voltage (CMOS)		VCC × 0.7		VCC + 1	V
VIL	Low-level input voltage (CMOS)		- 0.5		0.8	V
TA	Operating free-air temperature		- 40		85	°C

NOTES: 2. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied.

## electrical characteristics over full ranges of operating conditions

	PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
			I <sub>OH</sub> = - 2.5 mA	3.5				
VOH	High-level output voltage		I <sub>OH</sub> = - 20 μA	V <sub>CC</sub> - 0.1			V	
			I <sub>OL</sub> = 2.1 mA			0.4		
VOL	Low-level output voltage	•	I <sub>OL</sub> = 20 μA	0			1	
l <sub>l</sub>	Input current (leakage)		V <sub>I</sub> = 0 to 5.5 V			±1	μΑ	
ĪO	Output current (leakage)		V <sub>O</sub> = 0 to V <sub>CC</sub>			±1	μΑ	
IPP1	Vpp supply current		VPP = VCC = 5.5 V		1	10	μΑ	
IPP2	Vpp supply current (during pro-	gram pulse)	Vpp = 13 V		35	50	mA	
ICC1	V <sub>CC</sub> supply current (standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>		100	250	μA	
ICC2	V <sub>CC</sub> supply current (active)		V <sub>CC</sub> = 5.5 V, E = V <sub>IL</sub> , t <sub>Cycle</sub> = minimum cycle time, outputs open		15	30	· mA	

<sup>†</sup>Typical values are at  $T_A = 25$ °C and nominal voltages.

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance §	V <sub>I</sub> = 0, f = 1 MHz		6	10	рF
CO	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz		10	14	pF

 $<sup>^{\</sup>dagger}$ Typical values are at  $T_A$  = 25°C and nominal voltages.

<sup>3.</sup> Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp.

<sup>&</sup>lt;sup>‡</sup> Capacitance measurements are made on a sample basis only.

<sup>§</sup> AS/Vpp is not included in input capacitance.

# TMS87C257 262 144-BIT LATCHED UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMLS857 -- NOVEMBER 1990

## switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

	DADAMETED	TEST CONDITIONS	'87C257-150		'87C257-1		'870	257-2	'87C257		UNIT
	PARAMETER (SEE NOTES 4 & 5)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
ta(A)	Access time from address			150		170		200		250	ns
ta(E)	Access time from chip enable			150		170		200		250	ns
ten(G)	Output enable time from	5		75		75		75		100	ns
<sup>t</sup> dis	Output disable time from G or E, whichever occurs first†	C <sub>L</sub> = 100 pF, 1 Series 74 TTL Load, Input t <sub>r</sub> ≤ 20 ns,	0	60	0	60	0	60	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G, whichever occurs first†	Input t <sub>f</sub> ≤ 20 ns	0		0		0		0		ns
t <sub>su(AS)</sub>	Address to AS/Vpp fall	·	20		20		20		20		ns
t <sub>w(AS)</sub>	Address strobe pulse width		90		90		90		90		ns
th(AS)	Address hold from AS/Vpp fall		30		30		30		30		ns

<sup>&</sup>lt;sup>†</sup>Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

## switching characteristics for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V, $T_A$ = 25°C (see Note 4)

	PARAMETER			MAX	UNIT
t <sub>dis(G)</sub>	Output disable time from $\overline{G}$	0		130	ns
ten(G)	Output enable time from $\overline{\mathbf{G}}$			150	ns

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to V<sub>CC</sub> × 0.7 V. Timing measurements are made at 3 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)

<sup>5.</sup> Common test conditions apply for the tdis except during programming.

# TMS87C257 262 144-BIT LATCHED UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMLS857 -- NOVEMBER 1990

# recommended timing requirements for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V, $T_A$ = 25°C (see Note 4)

		MIN	МОМ	MAX	UNIT
tw(PGM)	Program pulse duration	95	100	105	μS
tsu(A)	Address setup time	2			μS
t <sub>su(G)</sub>	G setup time	2			μS
t <sub>su(E)</sub>	E setup time	2			μS
t <sub>su(D)</sub>	Data setup time	2			μS
t <sub>su(VPP)</sub>	Vpp setup time	2			μS
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time	2			μs
t <sub>h(A)</sub>	Address hold time	0			μS
t <sub>h(D)</sub>	Data hold time	2			μs

NOTE 4: For all switching characteristics the input pulse levels are 0.4 V to V<sub>CC</sub> × 0.7 V. Timing measurements are made at 3 V for logic high and 0.8 V for logic low). (reference AC Testing Waveform)

#### PARAMETER MEASUREMENT INFORMATION






Figure 2. AC Testing Output Load Circuit

## AC testing input/output wave forms




A.C. testing inputs are driven at  $V_{CC} \times 0.7$  V for logic high and 0.4 V for logic low. Timing measurements are made at 3 V for logic high and 0.8 V for logic low for both inputs and outputs.

SMLS857 - NOVEMBER 1990



## program cycle timing (SNAP! Pulse programming)



 $<sup>^{\</sup>dagger}$  t<sub>dis(G)</sub> and t<sub>en(G)</sub> are characteristics of the device but must be accommodated by the programmer.  $^{\ddagger}$  13-V V<sub>PP</sub> and 6.5-V V<sub>CC</sub> for SNAP! Pulse programming.



## TMS87C257 262 144-BIT LATCHED UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMLS857 -- NOVEMBER 1990



- Organization . . . 64K × 8
- Single 5-V Power Supply
- Pin Compatible With Existing 1 Meg MOS ROMs, PROMs, and EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Times

V <sub>CC</sub> ± 5%	V <sub>CC</sub> ± 10%	<u>6</u> .
'27C/PC510-120	'27C510-12	120 ns
'27C/PC510-150	'27C/PC510-15	150 ns
'27C/PC510-170	'27C/PC510-17	170 ns
'27C/PC510-200	'27C/PC510-20	200 ns
'27C/PC510-250	'27C/PC510-25	250 ns


- Power Saving CMOS Technology
- Very High Speed SNAP! Pulse Programming
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.25 V)
  - Active . . . 158 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS-Input Levels)
- PEP4 Version Available With 168 Hour Burn-In, and Choices of Operating Temperature Range
- 512K EPROM Available with MIL-STD-883C Class B High Reliability Processing (SMJ27C510)


#### description

The TMS27C510 series are 524 288-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC510 series are 524 288-bit, onetime, electrically programmable read-only memories.

These devices are fabricated using power saving CMOS technology for high speed and simple inter-





PIN NOMENCLATURE						
A0-A15 E G GND NC DQ1-DQ8	Address Inputs Chip Enable Output Enable Ground No Connection Inputs (programming)/Outputs					
V <sub>CC</sub>	5-V Power Supply 12-13 V Programming Power Supply					

Texas Instruments

SMLS510 --- AUGUST 1990

face with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common buś. The TMS27C510 and the TMS27PC510 are pin compatible with 32-pin 1M MOS ROMs, PROMs, and EPROMs.

The TMS27C510 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C510 is available with two choices of temperature ranges of 0°C to 70°C and – 40°C to 85°C (TMS27C510-\_\_JL and TMS27C510-\_\_JE, respectively). The TMS27C510 is also offered with 168 hour burn-in on both temperature ranges (TMS27C510-\_\_JL4 and TMS27C510-\_\_JE4, respectively). (See table below).

The TMS27PC510 PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC510 is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix). The TMS27PC510 is specified for operation from  $0^{\circ}$ C to  $70^{\circ}$ C, and  $-40^{\circ}$ C to  $85^{\circ}$ C.

All package styles conform to JEDEC standards.

EPROM	TEMPERAT	R OPERATING URE RANGES PEP4 BURN-IN	SUFFIX FOR PEP4 168 HR. BURN-IN VS TEMPERATURE RANGES		
Γ	0°C TO 70°C	- 40°C TO 85°C	0°C TO 70°C	- 40°C TO 85°C	
TMS27C510-XXX	JL.	· JE	JL4	JE4	
TMS27PC510-XXX	NL, FML	NE, FME		NE4, FME4	

These EPROMs and PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 12-13 V supply is needed for programming. All programming signals are TTL level. These devices are programmable by a SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a  $V_{PP}$  of 13.0 V and a  $V_{CC}$  of 6.5 V for a nominal programming time of seven seconds. For programming outside the system, existing EPROM programers can be used. Locations may be programmed singly, in blocks, or at random.

#### operation

There are seven modes of operation in the following table. Read mode requires a single 5-V supply. All inputs are TTL level except for V<sub>PP</sub> during programming (13.0 V for SNAP! Pulse) and 12 V on A9 for signature mode.

	MODE									
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT		ATURE ODE		
Ē	V <sub>IL</sub>	VIL	VIH	VIL	VIH	VIH	\	VIL.		
G	VIL	VIH	χt	VIH	VIL	×	, ·	√IL		
VPP	Vcc	Vcc	Vcc	Vpp	Vpp	V <sub>PP</sub>	V	'cc		
Vcc	Vcc	Vcc	Vcc	Vcc	VCC	Vcc	V	'cc		
A9	Х	×	.X.	X	×	×	VH <sup>‡</sup>	V <sub>H</sub> ‡		
A0	X	×	×	X	X	×	VIL	VIH		
							CC	ODE		
DQ1-DQ8	Data Out	HI-Z	HI-Z	Data In	Data Out	HI-Z	MFG	DEVICE		
							97	15		

<sup>&</sup>lt;sup>†</sup> X can be V<sub>IL</sub> or V<sub>IH</sub>.



<sup>‡</sup> V<sub>H</sub> = 12 V ± 0.5 V.

SMLS510 -- AUGUST 1990

#### read/output disable

When the outputs of two or more TMS27C510s or TMS27PC510s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins DQ1 to DQ8.

#### latchup immunity

Latchup immunity on the TMS27C510 and TMS27PC510 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001; "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family."

#### powerdown

Active  $I_{CC}$  current can be reduced from 30 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C510)

Before programming, the TMS27C510 EPROM is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is 15 watt-seconds per square centimeter. A typical 12-milliwatt-per-square-centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C510, the window should be covered with an opaque label. After erasure (all bits in logic 1 state), logic 0s are programmed into the desired locations. A programmed zero can be erased only by ultraviolet light.

#### initializing (TMS27PC510)

The one-time programmable TMS27PC510 PROM is provided with all bits in logic 1 state, then logic 0s are programmed into the desired locations. Logic 0s programmed into a PROM cannot be erased.

#### SNAP! Pulse programming

The 512K EPROM and PROM can be programmed using the TI SNAP! Pulse programming algorithm as illustrated by the flowchart of Figure 1, which can reduce programming time to a nominal of 7 seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins DQ1 to DQ8. Once addresses and data are stable,  $\overline{E}$  is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds ( $\mu$ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- $\mu$ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP} = 13.0 \, \text{V}$ ,  $V_{CC} = 6.5 \, \text{V}$ ,  $\overline{G} = V_{IH}$ , and  $\overline{E} = V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \, \text{V}$ .

## program inhibit

Programming may be inhibited by maintaining a high level input on the E pin.

#### program verify

Programmed bits may be verified with  $V_{PP} = 13.0 \text{ V}$  when  $\overline{G} = V_{II}$  and  $\overline{E} = V_{IH}$ .



SMLS510 -- AUGUST 1990

### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0; i.e., A0 =  $V_{IL}$  accesses the manufacturer code which is output on DQ1-DQ8; A0 =  $V_{IH}$  accesses the device code which is output on DQ1-DQ8. All other addresses must be held at  $V_{IL}$ . Each byte possesses odd parity on bit DQ8. The manufacturer code for these devices is 97, and the device code is 15.

SMLS510 --- AUGUST 1990





Figure 1. SNAP! Pulse Programming Flowchart



SMLS510 - AUGUST 1990

### logic symbols†



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. J and N packages illustrated.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub> (see Note 1)	– 0.6 V to 7 V
Supply voltage range, VPP (see Note 1)	– 0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9	– 0.6 V to 6.5 V
A9	– 0.6 V to 13.5 V
Output voltage range (see Note 1)	$-0.6 \text{ V to V}_{CC} + 1 \text{ V}$
Operating free-air temperature range ('27C510 JL and JL4;	
'27PC510 NL, FML, NE, and FM	1E) 0°C to 70°C
Operating free-air temperature range ('27C510 JE, JE4, NE4, and FM	E4) – 40°C to 85°C
Storage temperature range	– 65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

SMLS510 - AUGUST 1990

## recommended operating conditions

				'27C510-12 '27C510-15 '27C510-17 '27C510-20 '27C510-25	0, '27P0 '0, '27P0 0, '27P0	C510-170 C510-200	'27C510-12 '27C510-15 '27C510-17 '27C510-20 '27C510-25	, '27PC: , '27PC: , '27PC:	510-17 510-20	UNIT
				MIN	NOM	MAX	MIN	МОМ	MAX	
		Read mode (see Note 2)		4.75	5	5.25	4.5	5	5.5	V
V <sub>CC</sub> Supply voltage	SNAP! Pulse programming algorithm		6.25	6.5	6.75	6.25	6.5	6.75		
	Read mode (see Note 3)			V <sub>CC</sub> - 0.6		V <sub>CC</sub> +0.6	V <sub>CC</sub> - 0.6		VCC+0.6	
VPP	Supply voltage	SNAP! Pulse programming algorithm		12.75	13	13.25	12.75	13	13.25	V
			TTL	2		V <sub>CC</sub> +1	2		V <sub>CC</sub> +1	
νін	High-level input voltage		CMOS	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	V
V <sub>II</sub> Low-level input voltage		TTL -0.		- 0.5		0.8	- 0.5		0.8	V
		CMOS	- 0.5		0.2	- 0.5		0.2		
TA	TA Operating free-air temperature (see Table, page 2)		(see T	able, pa	ge 2)	(see Ta	able, pa	ge 2)	°C	

- NOTES: 2. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied.
  - 3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp.

## electrical characteristics over full ranges of recommended operating conditions

		9						
	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
Voн	High-level output voltage		I <sub>OH</sub> = - 2.5 mA	3.5			V	
VOH			ΙΟΗ = – 20 μΑ	Vcc -	0.1		•	
VOL Low-level output voltage			I <sub>OL</sub> = 2.1 mA			0.4	V	
VOL	Low-level output voltage	I <sub>OL</sub> = 20 μA			0.1	٧		
łį	Input current (leakage)		V <sub>I</sub> = 0 to 5.5 V			±1	μΑ	
10	O Output current (leakage)		VO = 0 to VCC			±1	μΑ	
IPP1	Vpp supply current	•	Vpp = VCC = 5.5 V		1	10	μΑ	
IPP2	Vpp supply current (during program pulse)		Vpp = 13 V		35	50	mA	
loor	VCC supply current (standby)	TTL-input level	V <sub>CC</sub> = 5.5 V, <del>E</del> = V <sub>IH</sub>		250	500	μΑ	
ICC1 VCC supply current (standby)		CMOS-input level	V <sub>CC</sub> = 5.5 V, $\overline{E}$ = V <sub>CC</sub>		100	250	μΑ	
ICC2	VCC supply current (active)		V <sub>CC</sub> = 5.5 V, E = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open		15	30	mA	

 $<sup>^{\</sup>dagger}$  Typical values are at T<sub>A</sub> = 25°C and nominal voltages.

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0, f = 1 MHz		6	10	pF
Со	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz		10	14	pF

<sup>†</sup> Typical values are at TA = 25°C and nominal voltages.



<sup>‡</sup> Capacitance measurements are made on sample basis only.

SMLS510 --- AUGUST 1990

## switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

PARAMETER		TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C510-120 '27C510-12		'27C510-150 '27PC510-150 '27C510-15 '27PC510-15		UNIT
			MIN	MAX	MIN	MAX	
ta(A)	Access time from address			120		150	ns
ta(E)	Access time from chip enable	C <sub>L</sub> = 100 pF,		120		150	ns
ten(G)	Output enable time from G	1 Series 74 TTL Load,		55		75	ns
tdis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\dagger$	Input $t_r \le 20$ ns,	0	45	0	60	ns
t <sub>v(A)</sub>	Output data valid time after change of address, E, or G, whichever occurs first <sup>†</sup>	Input t <sub>f</sub> ≤ 20 ns	0		0		ns

PARAMETER		PARAMETER TEST CONDITIONS (SEE NOTES 4 AND 5)		'27C510-170 '27PC510-170 '27C510-17 '27PC510-17		'27C510-200 '27PC510-200 '27C510-20 '27PC510-20		'27C510-250 '27PC510-250 '27C510-25 '27PC510-25	
			MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			170		200		250	ns
ta(E)	Access time from chip enable	C <sub>I</sub> = 100 pF,		170		200		250	ns
ten(G)	Output enable time from G	1 Series 74 TTL Load,		75		75		100	ns
t <sub>dis</sub>	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\dagger$	Input t <sub>r</sub> ≤ 20 ns, Input t <sub>f</sub> ≤ 20 ns	0	60	0	60	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G, whichever occurs first †		0		0		0		ns

<sup>†</sup> Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

## switching characteristics for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13.0 V (SNAP! Pulse), $T_A$ = 25°C (see Note 4)

	PARAMETER	MIN	NOM	MAX	UNIT
tdis(G)	Output disable time from $\overline{G}$	0		130	ns
ten(G)	Output enable time from $\overline{G}$			150	ns

## recommended timing requirements for programming, $V_{CC}$ = 6.5 V and $V_{PP}$ = 13.0 V (SNAP! Pulse), $T_A$ = 25°C (see Note 4)

			MIN	NOM	MAX	UNIT
tw(PGM)	Program pulse duration	SNAP! Pulse programming algorithm	95	100	105	μs
t <sub>su(A)</sub>	Address setup time		2	-		μs
tsu(G)	G setup time		2			μs
t <sub>su(E)</sub>	E setup time		2			μs
tsu(D)	Data setup time		2			μs
t <sub>su(VPP)</sub>	Vpp setup time		2			μs
tsu(VCC)	V <sub>CC</sub> setup time		2			μs
th(A)	Address hold time		0			μs
<sup>t</sup> h(D)	Data hold time		2			μs

NOTES: 4. For all switching characteristics, the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic 1 and 0.8 V for logic 0. (Reference page 7-65.)

<sup>5.</sup> Common test conditions apply for the tdis except during programming.



# **ADVANCE INFORMATION**

#### PARAMETER MEASUREMENT INFORMATION






Figure 3. Output Load Circuit

## AC testing input/output wave forms




AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

## read cycle timing



SMLS510 - AUGUST 1990


## program cycle timing



 $<sup>^\</sup>dagger$  t<sub>dis(G)</sub> and t<sub>en(G)</sub> are characteristics of the device but must be accommodated by the programmer.  $^\ddagger$  13.0-V Vpp and 6.5-V V<sub>CC</sub> for SNAP! Pulse programming.


SMLS510 — AUGUST 1990








# **ADVANCE INFORMATION**


## TYPICAL TMS27C/PC510 CHARACTERISTICS














SMLS512D - NOVEMBER 1985 - REVISED OCTOBER 1990

This Data Sheet is Applicable to All TMS27C512s and TMS27PC512s Symbolized with Code "B" as Described on Page 7-79.

- Organization ... 64K × 8
- Single 5-V Power Supply
- Pin Compatible With Existing 512K MOS ROMs, PROMs, and EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time


V <sub>CC</sub> ± 5%	V <sub>CC</sub> ± 10%	
'27C/PC512-100	'27C/PC512-10	100 ns
'27C/PC512-120	'27C/PC512-12	120 ns
'27C/PC512-150	'27C/PC512-15	150 ns
'27C/PC512-2	27C/PC512-20	200 ns
'27C/PC512	'27C/PC512-25	250 ns

- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.25 V)
  - Active ... 158 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- PEP4 Version Available With 168 Hour Burn-in, and Choices of Operating Temperature Ranges
- 512K EPROM Available With MIL-STD-883C Class B High Reliability Processing (SMJ27C512)


## description

The TMS27C512 series are 524 288-bit, ultraviolet-light erasable, electrically programmable read-only memories.

J and N Packages (Top View)



FM Package (Top View)



PIN NOMENCLATURE						
A0-A15	Address Inputs					
Ē	Chip Enable/Powerdown					
G/V <sub>PP</sub>	13 V Programming Power Supply					
GND	Ground					
NC	No Internal Connection					
NU	Make No External Connection					
DQ1-DQ8	Inputs (Programming) / Outputs					
Vcc	5-V Power Supply					

The TMS27PC512 series are 524 288-bit, one-time, electrically programmable read-only memories.



SMLS512D - NOVEMBER 1985 - REVISED OCTOBER 1990

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C512 and the TMS27PC512 are pin compatible with 28-pin 512K MOS ROMs, PROMs, and EPROMs.

The TMS27C512 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC512 OTP PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC512 OTP PROM is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix).

The TMS27C512 and TMS27PC512 are offered with two choices of temperature ranges of 0°C to 70°C and – 40°C to 85°C (TMS27C512-\_\_JL and TMS27C512-\_\_JE; TMS27PC512-\_\_NL and TMS27PC512-\_\_NE; TMS27PC512-\_\_FML and TMS27PC512-\_\_FME respectively). The TMS27C512 and TMS27PC512 are also offered with 168-hour burn-in on both temperature ranges (TMS27C512-\_\_JL4 and TMS27C512-\_\_JE4; TMS27PC512-\_\_NL4 and TMS27PC512-\_\_NE4; TMS27PC512-\_\_FML4 and TMS27PC512-\_\_FME4, respectively); see table below.

All package styles conform to JEDEC standards.

EPROM AND OTP	TEMPERATI	R OPERATING URE RANGES EP4 BURN-IN	SUFFIX FOR PEP4 168 HR. BURN-IN VS TEMPERATURE RANGES			
PROM	0°C TO 70°C	- 40°C TO 85°C	0°C TO 70°C	- 40°C TO 85°C		
TMS27C512-XXX	JL	JE	JL4	JE4		
TMS27PC512-XXX	NL	NE	NL4	NE4		
TMS27PC512-XXX	FML.	FME	FML4	FME4		

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 13-V supply is needed for programming. All programming signals are TTL level. The device is programmed using Tl's SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a VPP of 13-V and a  $V_{CC}$  of 6.5-V for a nominal programming time of seven seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

SMLS512D - NOVEMBER 1985 - REVISED OCTOBER 1990

## operation

There are seven modes of operation listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for V<sub>PP</sub> during programming (13 V for SNAP! Pulse) and 12 V on A9 for signature mode.

	MODE									
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT		ATURE DDE		
Ē	VIL	VIL	VIH	VIL	VIL	VIH	V	lL		
G/V <sub>PP</sub>	V <sub>IL</sub>	ViH	χ <sup>†</sup>	V <sub>PP</sub>	V <sub>IL</sub>	V <sub>PP</sub>	V	ĬL.		
Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vo	CC		
A9	X	X	X	Х	Х	X	VH <sup>‡</sup>	VH <sup>‡</sup>		
A0	Х	X	Х	×	Х	X	VIL	VIH		
							co	DE		
DQ1-DQ8	Data Out HI-Z HI-Z	HI-Z	Data In	Data Out	HI-Z	MFG	DEVICE			
							97	85		

 $<sup>^\</sup>dagger$  X can be V<sub>IL</sub> or V<sub>IH</sub>.

#### read/output disable

When the outputs of two or more TMS27C512s or TMS27PC512s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  /  $V_{PP}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 through Q8.

#### latchup immunity

Latchup immunity on the TMS27C512 and TMS27PC512 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.

#### power down

Active  $I_{CC}$  supply current can be reduced from 30 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL / CMOS signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C512)

Before programming, the TMS27C512 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 angstroms). EPROM erasure before programming is necessary to assure that all bits are in the logic high state. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C512, the window should be covered with an opaque label.



 $<sup>^{\</sup>ddagger}$  VH = 12 V ± 0.5 V.

SMLS512D - NOVEMBER 1985 - REVISED OCTOBER 1990

#### initializing (TMS27PC512)

The one-time programmable TMS27PC512 PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into a PROM cannot be erased.

#### **SNAP!** Pulse programming

The 512K EPROM and OTP PROM is programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which programs in a nominal time of seven seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins DQ1 to DQ8. Once addresses and data are stable,  $\overline{E}$  is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds ( $\mu$ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- $\mu$ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved with  $\overline{G}/V_{PP}=13$  V,  $V_{CC}=6.5$  V, and  $\overline{E}=V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC}=5$  V,  $\overline{G}/V_{PP}=V_{IL}$  and  $\overline{E}=V_{IL}$ .

#### program inhibit

Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  pin.

#### program verify

Programmed bits may be verified when  $\overline{G}$  /  $V_{PP}$  and  $\overline{E} = V_{IL}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0; i.e., A0 =  $V_{IL}$  accesses the manufacturer code, which is output on DQ1-DQ8; A0 =  $V_{IL}$  accesses the device code, which is output on DQ1-DQ8. All other addresses must be held at  $V_{IL}$ . Each byte possesses odd parity on bit DQ8. The manufacturer code for these devices is 97, and the device code is 85.

SMLS512D - NOVEMBER 1985 - REVISED OCTOBER 1990





Figure 1. SNAP! Pulse Programming Flowchart



SMLS512D - NOVEMBER 1985 - REVISED OCTOBER 1990

## logic symbols†



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J and N packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub> (see Note	∍ 1)	– 0.6 V to 7 V
Supply voltage range, VPP		
Input voltage range (see Note 1): All	inputs except A9	
A9		0.6 V to 13.5 V
Output voltage range (see Note 1) .		$\dots$ - 0.6 V to V <sub>CC</sub> + 1 V
Operating free-air temperature range	('27C512 JL and JL4, '27PC512	_NL and NL4,
	and FML and FML4)	0°C to 70°C
Operating free-air temperature range	('27C512 JE and JE4, '27PC512	_NE and NE4,
	and FME and FME4)	– 40°C to 85°C
Storage temperature range		– 65°C to 150°C

<sup>&</sup>lt;sup>‡</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

SMLS512D - NOVEMBER 1985 - REVISED OCTOBER 1990

## recommended operating conditions

				TMS27C/PC512-100 TMS27C/PC512-120 TMS27C/PC512-150 TMS27C/PC512-2 TMS27C/PC512-2		TMS27C/PC512-10 TMS27C/PC512-12 TMS27C/PC512-15 TMS27C/PC512-20 TMS27C/PC512-25			UNIT	
				MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	Rea	ad mode (see Note 2)	4.75	5	5.25	4.5	5	5.5	V
ACC. Subbily voltage SN		SNA	AP! Pulse programming algorithm	6.25	6.5	6.75	6.25	6.5	6.75	v
G/V <sub>P</sub>	P Supply voltage	SNA	AP! Pulse programming algorithm	12.75	13	13.25	12.75	13	13.25	V
	VIH High-level input voltage		ΠL	2		V <sub>CC</sub> +1	2		V <sub>CC</sub> +1	V
VIH			CMOS	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	•
VIL	High-level input	1	TTL	- 0.5		0.8	- 0.5		0.8	V
VIL.	voltage		CMOS	- 0.5		0.2	- 0.5		0.2	
TA	Operating free-atemperature	air	'27C512JL, JL4 '27PC512NL, NL4, FML, FML4	0 (		70	0		70	°C
TA	Operating free-atemperature	air	'27C512JE, JE4 '27PC512NE, NE4, FME, FME4	- 40		85	- 40		85	°C

NOTE 2: V<sub>CC</sub> must be applied before or at the same time as  $\overline{G}$  / Vpp and removed after or at the same time as  $\overline{G}$  / Vpp. The device must not be inserted into or removed from the board when Vpp or V<sub>CC</sub> is applied.

## electrical characteristics over full ranges of recommended operating conditions

	PARAMET	ER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
\/-··	High lavel output valtage		I <sub>OH</sub> = - 2.5 mA 3.5				V
Voн	High-level output voltage		I <sub>OH</sub> = - 20 μA	V <sub>CC</sub> - 0.1			V
			I <sub>OL</sub> = 2.1 mA		0.		V
VOL	Low-level output voltage		I <sub>OL</sub> = 20 μA			0.1	V
lį.	Input current (leakage)		V <sub>I</sub> = 0 to 5.5 V			±1	μΑ
10	Output current (leakage)		V <sub>O</sub> = 0 to V <sub>CC</sub>		,	±1	μА
lpp	G / Vpp supply current (during	program pulse)	G/Vpp = 13 V		35	50	mA
1	V = = = = = = = = (ata = db. a	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>1H</sub>		250	500	
<sup>1</sup> CC1	VCC supply current (standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>		100	250	μА
lCC2	V <sub>CC</sub> supply current (active)		$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{1L},$ $t_{cycle} = minimum cycle time,$ outputs open		15	30	mA

<sup>†</sup> Typical values are at TA = 25°C and nominal voltages.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\ \text{MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0, f = 1 MHz		6	10	pF
CO	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz		. 10	14	pF
CG / VPP	G / Vpp input capacitance	G / Vpp = 0, f = 1 MHz		20	25	pF

 $<sup>^{\</sup>dagger}$  Typical values are at T<sub>A</sub> = 25°C and nominal voltages.



<sup>‡</sup> Capacitance measurements are made on a sample basis only.

SMLS512D - NOVEMBER 1985 - REVISED OCTOBER 1990

## switching characteristics over full ranges of recommended operating conditions (see Notes 3 and 4)

	PARAMETER	TEST CONDITIONS (SEE NOTES 3 AND 4)	TMS27C/PC512-100 TMS27C/PC512-10		TMS27C/PC512-120 TMS27C/PC512-12		UNIT
		(SEE NOTES S AND 4)	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			100		120	ns
ta(E)	Access time from chip enable	$C_{l} = 100 \text{ pF},$		100		120	ns
ten(G)	Output enable time from $\overline{G}$ / Vpp	1 Series 74 TTL Load,	·	55		55	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ / Vpp or $\overline{E}$ , whichever occurs first $\dagger$	Input t <sub>r</sub> ≤ 20 ns, Input t <sub>f</sub> ≤ 20 ns	0	45	0	45	ns
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G / Vpp, whichever occurs first	]	0		0		ns

PARAMETER		TEST CONDITIONS (SEE NOTES 3 AND 4)	TMS27C/F	UNIT	
		(SEE NOTES 3 AND 4)	MIN	MAX	
ta(A)	Access time from address			150	ns
ta(E)	Access time from chip enable	C <sub>I</sub> = 100 pF,		150	ns
ten(G)	Output enable time from $\overline{G}$ / $Vpp$	1 Series 74 TTL Load,		75	ns
t <sub>dis</sub>	Output disable time from $\overline{G}$ / $Vpp$ or $\overline{E}$ , whichever occurs first $\dagger$	Input $t_r \le 20 \text{ ns}$ , Input $t_f \le 20 \text{ ns}$	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G / Vpp, whichever occurs first		0		ns

PARAMETER		TEST CONDITIONS (SEE NOTES 3 AND 4)	TMS27C/PC512-2 TMS27C/PC512-20		TMS27C/PC512 TMS27C/PC512-25		UNIT
		(SEE NOTES S AND 4)	MIN	MAX	MIN	MAX	•
ta(A)	Access time from address			200		250	ns
ta(E)	Access time from chip enable	C <sub>L</sub> = 100 pF,		200		250	ns
ten(G)	Output enable time from $\overline{G}$ / Vpp	1 Series 74 TTL Load,		75		100	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ / $Vpp$ or $\overline{E}$ , whichever occurs first $\dagger$	Input t <sub>r</sub> ≤ 20 ns, Input t <sub>f</sub> ≤ 20 ns	0	60	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ / $V_{PP}$ , whichever occurs first $\dagger$		0		0		ns

<sup>†</sup> Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

# switching characteristics for programming: $V_{CC}$ = 6.50 V and $\overline{G}/V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 3)

PARAMETER		NOM MAX	UNIT
tdis(G) Output disable time from G / Vpp	0	130	ns

NOTES: 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (Reference page 7-77).

4. Common test conditions apply for  $t_{\mbox{dis}}$  except during programming.

SMLS512D - NOVEMBER 1985 - REVISED OCTOBER 1990

recommended timing requirements for programming:  $V_{CC} = 6.50$  and  $\overline{G}/V_{PP} = 13$  V (SNAP! Pulse),  $T_A = 25^{\circ}C$  (see Note 3)

		MIN	TYP	MAX	UNIT
tw(IPGM)	Inital program pulse duration	95	100	105	μ\$
t <sub>su(A)</sub>	Address setup time	2			μs
t <sub>su(D)</sub>	Data setup time	2			μs
t <sub>su(VPP)</sub>	G / Vpp setup time	2			μs
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time	2			μ\$
<sup>t</sup> h(A)	Address hold time	0			μS
<sup>t</sup> h(D)	Data hold time	2			μS
th(VPP)	G / Vpp hold time	2			μS
trec(PG)	G / Vpp recovery time	2			μS
<sup>t</sup> EHD	Data valid from E low			1	μs
t <sub>r(PG)G</sub>	G / VPP rise time	50			ns

NOTE 3: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (Reference below).

#### PARAMETER MEASUREMENT INFORMATION





Figure 2. AC Testing Output Load Circuit


## AC testing input/output wave forms




A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

SMLS512D - NOVEMBER 1985 - REVISED OCTOBER 1990

#### read cycle timing



## program cycle timing (SNAP! Pulse programming)




 $<sup>\</sup>dagger\,t_{\mbox{dis}(\mbox{G})}$  is a characteristic of the device but must be accommodated by the programmer.

<sup>‡ 13-</sup>V G / VPP and 6.5-V V<sub>CC</sub> for SNAP! Pulse programming.

SMLS512D - NOVEMBER 1985 - REVISED OCTOBER 1990

## device symbolization

This data sheet is applicable to all TI TMS27C512 CMOS EPROMs and TMS27PC512 CMOS OTP PROMS with the data sheet revision code "B" as shown below.



SMLS512D - NOVEMBER 1985 - REVISED OCTOBER 1990



## TMS29F512 524 288-BIT FLASH/BLOCK ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS512 --- JANUARY 1991


- Organization 64K x 8 or 2 Blocks of 32K x 8 Each
- Single 5-V Power Supply
- HVCMOS Technology
- All Inputs/Outputs TTL Compatible
- Max Access/Min Cycle Time

V <sub>CC</sub> ± 5%	<b>V<sub>CC</sub> ± 10%</b>	
'29F512-100		100 ns
'29F512-120	'29F512-12	120 ns
'29F512-150	'29F512-15	150 ns
'29F512-200	'29F512-20	200 ns


- Self-Timed Erasure of the Entire Memory or Block-Erase Option (2 Blocks) Before any Reprogramming (20 ms Max)
- Single Byte and Page (128 Bytes) Program:
  - Latched Address and Data
  - Self-Timed Programming Operation (10 ms Max)
  - Data Polling Verification
- 1000- and 10 000-Cycle Endurance Versions
- Software Inadvertent Write Protection
- Software Erase Mode Entry
- Operating Free-Air Temperature Range
   ... 0°C to 70°C

#### description

The TMS29F512 is a 524 288-bit, programmable read-only memory that can be electrically bulk-erased or block erased and reprogrammed. The device is fabricated using HVCMOS flotox technology for high reliability and very low power dissipation. It performs the erase/program operations automatically with a single 5-V supply voltage, and it can program a single byte or any number of bytes between 1 and 128.



FM Package (Top View)




PIN NOMENCLATURE						
A0-A15 E G NC W DQ0-DQ7 VCC VSS	Address Inputs Chip Enable Output Enable No Internal Connection Write Enable Data In/Data Out 5-V Power Supply Ground					

The TMS29F512 Flash/Block EEPROM is offered in a dual-in-line ceramic package (J suffix) and a dual-in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers. The TMS29F512 is also offered in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix). These packages are characterized for operation from 0°C to 70°C.



The following 32-pin Thin Small-Outline Package (TSOP) is under developement by Texas Instruments for the TMS29F512. Please see *Chapter 14, Mechanical Data* for complete package specifications.

## DD Package<sup>†</sup> Top View



<sup>†</sup> The package shown is for pinout reference only.



# TMS27C010A 1 048 576-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC010A 1 048 576-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS110 - NOVEMBER 1990

- Organization . . . 128K × 8
- Single 5-V Power Supply
- Operationally Compatible With Existing Megabit EPROMs
- Industry Standard 32-Pin Dual-In-line Package and 32-Lead Plastic Chip Carrier
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time


$\frac{V_{CC} \pm 5\%}{}$	$V_{CC} \pm 10\%$	
'27C010A-100		100 ns
'27PC010A-100	•	100 ns
'27C010A-120	'27C010A-12	120 ns
'27PC010A-120	'27PC010A-12	120 ns
'27C010A-150	'27C010A-15	150 ns
'27PC010A-150	'27PC010A-15	150 ns
'27C010A-200	'27C010A-20	200 ns
'27PC010A-200	'27PC010A-20	200 ns

- 8-Bit Output For Use in Microprocessor-Based Systems
- Very High-Speed SNAP! Pulse Programming
- Power-Saving CMOS Technology
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active . . . 165 mW Worst Case
  - Standby . . . 0.55 mW Worst Case (CMOS-Input Levels)
- PEP4 Version Available With 168 Hour Burn-In and Choices of Operating Temperature Ranges


#### description

The TMS27C010A series are 1 048 576-bit, ultraviolet-light erasable, electrically programmable read-only memories.





#### FM Package (Top View)



PIN NOMENCLATURE						
A0-A16 Address Inputs  E Chip Enable G Output Enable GND Ground NC No Internal Connectic PGM Program DQ1-DQ8 Inputs (programming) VCC 5-V Supply VPP 13-V Power Supply						

<sup>†</sup>Only in program mode.

PRODUCTION DATA documents contain information current as of publication date. Products conform to apecifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1990, Texas Instruments Incorporated

SMLS110 -- NOVEMBER 1990

The TMS27PC010A series are 1 048 576-bit, one-time, electrically programmable read-only memories.

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the the use of external pullup resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The TMS27C010A EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C010A is also offered with two choices of temperature ranges of 0°C to 70°C and – 40°C to 85°C (TMS27C010A-\_\_JL and TMS27C010A-\_\_JE, respectively). The TMS27C010A is also offered with 168 hour burn-in on both temperature ranges (TMS27C010A-\_\_JL4 and TMS27C010A-\_\_JE4, respectively). (See table below).

The TMS27PC010A OTP PROM is offered in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix). The TMS27PC010A is offered with two choices of temperature ranges of 0°C to 70°C and – 40°C to 85°C (TMS27PC010A-\_ \_FML and TMS27PC010A-\_ \_FME, respectively). (See table below).

EPROM AND OTP PROM	TEMPERAT	R OPERATING URE RANGES EP4 BURN-IN	SUFFIX FOR PEP4 168 HOUR BURN-IN VS TEMPERATURE RANGES				
	0°C to 70°C	- 40°C to 85°C	0°C to 70°C	- 40°C to 85°C			
TMS27C010A-xxx	JL.	JE	JL4	JE4			
TMS27PC010A-xxx	FML	FME					

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 13-V supply is needed for programming. All programming signals are TTL level. These devices are programmable using the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a  $\rm V_{PP}$  of 13 V and a  $\rm V_{CC}$  of 6.5 V for a nominal programming time of thirteen seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

#### operation

There are seven modes of operation listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for  $V_{PP}$  during programming (13 V for SNAP! Pulse) and 12 V on A9 for signature mode.

				MODE				
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT		TURE DE
Ē	V <sub>IL</sub>	VIL	VIH	VIL	V <sub>IL</sub>	ViH	>	IL
G	VIL	ViH	χţ	VIH	V <sub>IL</sub>	X	V	IL
PGM	X	Х	X	VIL	ViH	×	>	<
Vpp	Vcc	Vcc	Vcc	Vpp	Vpp .	Vpp	۷ر	cc
Vcc	V <sub>C</sub> C	Vcc	Vcc	Vcc	Vcc	VCC	Vo	CC
A9	Х	X	X	X	Х	X	V <sub>H</sub> ‡	VH <sup>‡</sup>
A0	X	Х	X	×	Х	X	VIL	VIH
							СО	DE
DQ1-DQ8	Data Out	HI-Z	HI-Z	Data In	Data Out	HI-Z	MFG	DEVICE
							97	D6

TX can be VIL or VIH.



 $<sup>^{\</sup>ddagger}$  V<sub>H</sub> = 12 V ± 0.5 V.

SMLS110 - NOVEMBER 1990

#### read/output disable

When the outputs of two or more TMS27C010As or TMS27PC010As are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

#### latchup immunity

Latchup immunity on the TMS27C010A and TMS27PC010A is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.

#### power down

Active  $I_{CC}$  supply current can be reduced from 30 mA to 500  $\mu$ A for a high TTL input on  $\overline{E}$  and to 100  $\mu$ A for a high CMOS input on  $\overline{E}$ . In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C010A)

Before programming, the TMS27C010A EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity  $\times$  exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C010A, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.

#### initializing (TMS27PC010A)

The one-time programmable TMS27PC010A PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.

#### SNAP! Pulse programming

The TMS27C010A and TMS27PC010A are programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which programs in a nominal time of thirteen seconds. Actual programming time will vary as a function of the programmer used.

The SNAP! Pulse programming algorithm uses an initial pulse of 100 microseconds (μs) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100-μs pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP} = 13 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ ,  $\overline{E} = V_{IL}$ ,  $\overline{G} = V_{IH}$ . Data is presented in parallel (eight bits) on pins DQ1 through DQ8. Once addresses and data are stable.  $\overline{PGM}$  is pulsed low.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V} \pm 10\%$ .

#### program inhibit

Programming may be inhibited by maintaining a high level input on the E or PGM pins.

#### program verify

Programmed bits may be verified with  $V_{PP} = 13 \text{ V}$  when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ .



SMLS110 - NOVEMBER 1990




Figure 1. SNAP! Pulse Programming Flowchart



SMLS110 -- NOVEMBER 1990


## signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All addresses must be held low. The signature code for these devices is 97D6. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code D6 (Hex), as shown by the signature mode table below.

IDENTIFIER†					Pil	NS				
IDENTIFIER	A0	DQ8	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	1	1	1	97
DEVICE CODE	VIH	1	1	0	1	0	1	1	0	D6

 $\dagger \overline{E} = \overline{G} = V_{IL}$ , A1-A8 = V<sub>IL</sub>, A9 = V<sub>H</sub>, A10-A16 = V<sub>IL</sub>, V<sub>PP</sub> = V<sub>CC</sub>.

## logic symbol‡



<sup>&</sup>lt;sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. J package illustrated.

SMLS110 -- NOVEMBER 1990

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, V<sub>CC</sub> (see Note 1) ..... – 0.6 V to 7 V Supply voltage range, Vpp ..... – 0.6 V to 14 V Operating free-air temperature range ('27C010A- JL and JL4, '27PC010A-\_\_FML) ..... 0°C to 70°C Operating free-air temperature range ('27C010A-\_\_JE and JE4, '27PC010A-\_\_FME) .... - 40°C to 85°C Storage temperature range ..... – 65°C to 150°C † Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section

## recommended operating conditions

			'27C010A/PC010A-100 '27C010A/PC010A-120 '27C010A/PC010A-150 '27C010A/PC010A-200 '27C010A/PC010A-20				10A-15	UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX	
Ve a Supply voltage	Read mode (see	Note 2)	4.75	5	5.25	4.5	5	5.5	V
V <sub>CC</sub> Supply voltage	SNAP! Pulse pro	gramming algorithm	6.25	6.5	6.75	6.25	6.5	6.75	V
Vpp Supply voltage	Read mode (see	d mode (see Note 3)		Vcc	V <sub>CC</sub> + 0.6	V <sub>CC</sub> -0.6	Vcc	V <sub>CC</sub> + 0.6	V
VPP Supply voltage	SNAP! Pulse pro	gramming algorithm	12.75	13	13.25	12.75	13	13.25	٧
Ver High level in put	t valta = a	TTL	2.0		V <sub>CC</sub> + 0.5	2.0		V <sub>CC</sub> + 0.5	v
VIH High-level input	voltage	смоѕ	V <sub>CC</sub> -0.2		V <sub>CC</sub> + 0.5	V <sub>CC</sub> -0.2		V <sub>CC</sub> + 0.5	· ·
M. Law law library		TTL	- 0.5		0.8	- 0.5		0.8	V
VIL Low-level input voltage		смоѕ	- 0.5		GND + 0.2	- 0.5		GND + 0.2	V
TA Operating free-air temperature 27C010AJL,JL4 27PC010AFML		0		70	0		. 70	°C	
T <sub>A</sub> Operating free-a	air temperature	'27C010AJE,JE4 '27PC010AFME	- 40		85	- 40		85	°C

NOTES: 2. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied.

3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp. During programming, Vpp must be maintained at 13 V ± 0.25 V.



of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to GND.

SMLS110 - NOVEMBER 1990

### electrical characteristics over full range of operating conditions

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
Vон	High-level output voltage		!OH = - 20 μA	V <sub>CC</sub> 0.2		V
VOH	riigii-ievei oaipat voitage		I <sub>OH</sub> = -2.5 mA	3.5		•
V/01	Low-level output voltage		I <sub>OL</sub> = 2.1 mA		0.4	V
VOL	Low-level output voltage		I <sub>OL</sub> = 20 μA		0.1	
11	Input current (leakage)		V <sub>I</sub> = 0 to 5.5 V		±1	μΑ
Ю	Output current (leakage)		V <sub>O</sub> = 0 to V <sub>CC</sub>		±1	μΑ
IPP1	Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V		10	μА
IPP2	Vpp supply current (during prog	gram pulse)	Vpp = 13 V		50	mA
	V = = oungly ourront (standby)	TTL-input level	Ē = V <sub>IH</sub> , V <sub>CC</sub> = 5.5 V		500	11.0
I CC1	VCC supply current (standby)	CMOS-input level	$\overline{E} = V_{CC} \pm 0.2 \text{ V}, V_{CC} = 5.5 \text{ V}$		100	μΑ
ICC2 VCC supply current (active) (output open)		$\overline{E}$ = V <sub>IL</sub> , V <sub>CC</sub> = 5.5 V, t <sub>cycle</sub> = minimum cycle time <sup>†</sup> , outputs open		30	mA	

<sup>†</sup> Minimum cycle time = maximum access time.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\ MHz^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0, f = 1 MHz		4	8	pF
Со	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz		6	10	pF

<sup>‡</sup> Capacitance measurements are made on sample basis only.

## switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

	PARAMETER	TEST CONDITIONS (SEE NOTES 4 & 5)	'27C01 '27PC01	0A-100 0A-100	'27PC0'	10A-120 10A-120 010A-12 010A-12	'27PC0 '27C	10A-150 10A-150 010A-15 010A-15	'27PC0 '27C	10A-200 10A-200 010A-20 010A-20	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			100		120		150		200	ns
ta(E)	Access time from chip enable	C <sub>L</sub> = 100 pF, 1 Series 74		100		120		150		200	ns
ten(G	Output enable time from G	TTL load,		55		55		75		75	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\P$	Input $t_r \le 20 \text{ ns}$ , Input $t_f \le 20 \text{ ns}$	0	50	0	50	0	60	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first		0		0		0		0		ns

 $<sup>\</sup>P$  Value calculated from 0.5-V delta to measured output level.

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2.V for logic high and 0.8 V for logic low (reference AC Testing Wave Form).

5. Common test conditions apply for tdis except during programming.



<sup>§</sup> All typical values are at  $T_A = 25$ °C and nominal voltages.

SMLS110 - NOVEMBER 1990

# switching characteristics for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 4)

	PARAMETER			MAX	UNIT
tdis(G)	Output disable time from $\overline{G}$	0		130	ns
ten(G)	Output enable time from G			150	ns

# recommended timing requirements for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C, (see Note 4)

			MIN	TYP	MAX	UNIT
tw(PGM)	Program pulse duration	SNAP! Pulse programming algorithm	95	100	105	μS
t <sub>su(A)</sub>	Address setup time		2			μ\$
t <sub>su(E)</sub>	E setup time		2			μS
t <sub>su(G)</sub>	G setup time		2			μS
t <sub>su(D)</sub>	Data setup time		2			μS
t <sub>su(VPP)</sub>	Vpp setup time		2			μS
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time		2			μS
th(A)	Address hold time		0			μ\$
th(D)	Data hold time		2			μs

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (reference AC Testing Wave Form).

SMLS110 - NOVEMBER 1990

#### PARAMETER MEASUREMENT INFORMATION






Figure 2. AC Test Output Load Circuit

# AC testing input/output wave forms




AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

#### read cycle timing



SMLS110 -- NOVEMBER 1990

## program cycle timing (SNAP! Pulse programming)



 $<sup>\</sup>dagger$   $t_{dis(G)}$  and  $t_{en(G)}$  are characteristics of the device but must be accommodated by the programmer.

<sup>‡ 13-</sup>V V<sub>PP</sub> and 6.5-V V<sub>CC</sub> for SNAP! Pulse programming.

# TMS29F010 1 048 576-BIT FLASH/BLOCK ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS010A — AUGUST 1990 — REVISED DECEMBER 1990

- Organization 128K x 8 or 4 Blocks of 32K x 8 Each
- Single 5-V Power Supply
- HVCMOS Technology
- All Inputs/Outputs TTL Compatible
- Max Access/Min Cycle Time

$V_{CC} \pm 5\%$	$V_{CC} \pm 10\%$	
'29F010-100		100 ns
'29F010-120	'29F010-12	120 ns
'29F010-150	'29F010-15	150 ns
'29F010-200	'29F010-20	200 ns


- Self-Timed Erasure of the Entire Memory Or Block-Erase Option (4 Blocks) Before any Reprogramming (20 ms Max)
- Single Byte and Page (128 Bytes) Program:
  - Latched Address and Data
  - Self-Timed Programming Operation (10 ms Max)
  - Data Polling Verification
- 10K Cycles Endurance
- Software inadvertent Write Protection
- Software Erase Mode Entry
- Pinout Compatible With EPROM JEDEC Standard
- Low Power Dissipation (V<sub>CC</sub> = 5.25 V)
  - Active Write . . . 52.5 mW
  - Active Read . . . 82.5 mW
  - Standby . . . 5.25 mW


(CMOS-Input Levels)

 PEP4 Version Available With 168 Hour Burn-In, and Choices of Operating Temperature Ranges

## description

The TMS29F010 is a 1 048 576-bit, programmable read-only memory that can be electrically bulk-erased or block-erased and reprogrammed. The device is fabricated using HVCMOS flotox technology for high reliability and very low power dissipation.





PIN NOMENCLATURE					
A0-A16 E G NC W DQ0-DQ7 VCC VSS	Address Inputs Chip Enable Output Enable No Connection Write Enable Data In/Data Out 5-V Power Supply Ground				



# TMS29F010 1 048 576-BIT FLASH/BLOCK

#### **ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY**

SMJS010A -- AUGUST 1990 -- REVISED DECEMBER 1990

It performs the erase/program operations automatically with a single 5-V supply, and it can program a single byte or any number of bytes between 1 and 128.

The TMS29F010 Flash/Block EEPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers. The TMS29F010 in the ceramic package is offered with three choices of operating temperature ranges of 0°C to 70°C, -40°C to 105°C, and -40°C to 125°C (TMS29F010-\_\_\_JL,TMS29F010-\_\_\_JE, and TMS29F010-\_\_\_JQ, respectively). The TMS29F010 in the ceramic package is also offered with 168 hour burn-in on all temperature ranges (TMS29F010-\_\_\_JL4, TMS29F010-\_\_\_JE4, and TMS29F010-\_\_\_JQ4, respectively); see table.

The TMS29F010 is also offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers, and a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix). The plastic-packaged TMS29F010s operating free-air temperature range is from 0°C to 70°C (NL or FML suffix). This temperature range is also offered with 168 hour burn-in (NL4 or FML4 suffix); see table.

The TMS29F010 is organized as 128K × 8 bits or as 4 blocks of 32K × 8 bits each. It features internal circuitry to minimize the external hardware interface that provides latched address and data, self-timed programming, and data polling verification. In the erased state all bits are logic high. To reprogram, all memory bits are erased first, and then those bits that should be logic low are programmed accordingly. During programming the data polling function is enabled to inform the host microprocessor that the memory is busy until the programming is completed.

FUNCTION	MODE						
(PINS)§	READ	OUTPUT DISABLE	STANDBY AND WRITE INHIBIT	WRITE		ATURE ODE	
Ē (22)§	VIL	VIL	VIH	V <sub>IL</sub>	V	'IL	
Ğ (24) <sup>§</sup>	VIL	. VIH	x†	VIH	\	'IL	
A0 (12) <sup>§</sup>	×	×	X	Х	V <sub>1</sub> L	VIH	
A9 (26) <sup>§</sup>	×	×	х	Х	v	H <sup>‡</sup>	
₩ (31) <sup>§</sup>	VIH	VIH	х	VIL	V	'iH	
DQ0-DQ7	Data			Data	MFG	DEVICE	
(13-15, 17-21)§	Out	HI-Z	HI-Z	1n	97	F4	

TX = VIL or VIH.

In the flash-erase operating mode, all memory bits are erased before reprogramming. In the block-erase operating mode, all the bits of a particular block are erased before reprogramming, whereas all the bits of the other three blocks remain unchanged.

FLASH/BLOCK EEPROM	EPROM WITHOUT PEP4 BURN-IN		SUFFIX FOR PEP4 168 ± 8 HR. BURN-IN VS TEMPERATURE RANGES			
			- 40°C to 125°C	0°C to 70°C	- 40°C to 105°C	- 40°C to 125°C
TMS29F010-xxx	JL	JE	JQ	JL4	JE4	JQ4
TMS29F010-xxx	NL			NL4		
TMS29F010-xxx	FML			FML4		



<sup>&</sup>lt;sup>‡</sup> 12.5 V < V<sub>H</sub> < 15 V.

<sup>§</sup> N and J packages.

## TMS29F010 1 048 576-BIT FLASH/BLOCK ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS010A - AUGUST 1990 - REVISED DECEMBER 1990

#### operation

#### read/output disable

When the outputs of two or more TMS29F010s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices.

To read the output of the TMS29F010, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

#### power down


Active  $I_{CC}$  current can be reduced from 15 mA to 1 mA typical by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all the outputs are in the high-impedance state.

#### single-byte program

The single-byte program initiates with  $\overline{W}$  low and  $\overline{G}$  high applied to a selected device. The addresses on the address pins will be latched on the falling edge of  $\overline{E}$  or  $\overline{W}$ , whichever comes last. Figure 1 illustrates the single-byte programming flow.

After the latching operations are completed, the device starts automatically programming the data in the addressed location within the memory array. This internal programming operation is completed in 10 ms maximum.

SMJS010A — AUGUST 1990 — REVISED DECEMBER 1990



NOTES: 1. Upon the three-step sequence completion, the device is latched into the programming mode. The byte is latched and the byte programming operation starts if a subsequent rising edge of W is not detected within 100 μs.

2. Similar to the page programming mode.

Figure 1. Single-Byte Programming Flowchart



## TMS29F010 1 048 576-BIT FLASH/BLOCK ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS010A — AUGUST 1990 — REVISED DECEMBER 1990

#### automatic page program (entire array program only)

The page mode of the TMS29F010 allows the user to program 2 to 128 bytes at a time. These bytes are initially loaded in the internal device register and then automatically stored in the addressed memory locations within the memory array. The internal programming operation is completed in 10 ms maximum, regardless of the number of bytes (128 maximum) loaded. During the page loading, the page address (A5 to A14) must be the same as the initial page address whereas A0, A1, A2, A3, A4, A15, and A16 can change with the byte location. Figure 1 illustrates the automatic page programming flow.

The page mode operation initiates in the same way as the single byte mode. After the first byte has been loaded, the TMS29F010 can be loaded with 1 to 127 additional bytes. Each byte load cycle starts with the falling edge of  $\overline{W}$ , or  $\overline{E}$ , whichever comes last. A successive byte must be loaded within 100  $\mu s$  from the rising edge of the previous byte load cycle. If a subsequent rising edge of  $\overline{W}$  is not detected within 100  $\mu s$ , the internal programming operation starts automatically and subsequent attempts to load additional bytes are ignored until the operation is completed.


Note that both the single byte and the automatic page programs can be entered after a proper "dummy" sequence of bytes has been loaded (see sequence write commands).

Note that if only a single block is required to be programmed at a time, then the page mode allows the user to program 2 to 32 bytes in a specified block. During the page loading, the page address (A5 to A16) must be the same as the initial page address whereas A0, A1, A2, A3, and A4 can change with the byte location. Figure 2 illustrates the automatic page programming flow within a block.

NOTE: The whole memory array is divided in 4 blocks that are identified with addresses A15 and A16. The logic table is as follows:

Block Name	A15	A16
Top left	0	0
Top right	0	1
Bottom left	1	." 0
Bottom right	1	1

SMJS010A -- AUGUST 1990 -- REVISED DECEMBER 1990




NOTES: 3. Upon the three-step sequence completion, the device is latched into the programming mode. From 2 up to 32 bytes are latched at a rate of 1 µs up to 100 µs per byte. There are 1024 pages.

- Upon the three-step sequence completion, the device is latched into the program verify mode. All the bytes are read with a sense voltage of: (internal V<sub>Sense</sub> volt) + (program margin voltage).
- 5. Upon the three-step sequence completion, the device exits the program verify mode and returns to the page write setup.

Figure 2. Page Programming Flowchart — Block Memory Algorithm



SMJS010A - AUGUST 1990 - REVISED DECEMBER 1990



- NOTES: 4. Upon the three-step sequence completion, the device is latched into the program verify mode. All the bytes are read with a sense voltage of: (internal V<sub>sense</sub> volt) + (program margin voltage).
  - 5. Upon the three-step sequence completion, the device exits the program verify mode and returns to the page write setup.
  - 6. Upon the three-step sequence completion, the device is latched into the programming mode. From 2 up to 128 bytes are latched at a rate of 1 μs up to 100 μs per byte. There are 1024 pages.

Figure 3. Page Programming Flowchart — Entire Memory Algorithm



#### ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS010A -- AUGUST 1990 -- REVISED DECEMBER 1990

#### data polling

During a programming operation, the data polling software function is enabled to notify the host microcomputer that the memory is busy with programming and ignores any command until the programming operation is completed. If an attempt to read the last loaded byte occurs during the programming cycle, the device answers with the inverted logic value of DQ7. (See data polling diagram.)

#### flash-erase mode

The flash-erase operation can be activated via software by loading a dummy sequence of data/address strings. The timing characteristics of this sequence are the same as those used for the page mode. The device detects this particular sequence and automatically starts the self-timed erase. If the sequence is different from that specified (see table below) or the sequence load cycle is longer than  $100 \, \mu s$ , the device ignores it. This sequence should not be used in the actual software program to prevent inadvertent flash-erase operations.

The specified dummy sequence to initiate the flash-erase mode is:


Step	Mode	A14-A0	DQ7-DQ0
1	Access Write	5555	AA
2	Access Write	2AAA	55
3	Access Write	5555	80
4	Access Write	5555	AA
5	Access Write	2AAA	55
6	Access Write	5555	10

#### block-erase mode

Each of the four 32K-byte blocks can be activated via software by loading a dummy sequence of data/address strings. The timing characteristics of this sequence are the same as those used for the page mode. The device detects this particular sequence and automatically starts the self-timed erase. If the sequence is different from that specified (see the table below) or the sequence load cycle is longer than 100 µs, the device ignores it. This sequence should not be used in the actual software program to prevent inadvertent flash-erase operations.

Step	Mode	A14-A0	Top Left DQ7-DQ0	Top Right DQ7-DQ0	Bottom Left DQ7-DQ0	Bottom Right DQ7-DQ0
1	Access Write	5555	AA	AA	AA	AA
2	Access Write	2AAA	55	55	55	55
3	Access Write	5555	80	80	80 ·	80
4	Access Write	5555	AA	AA	AA	AA
5	Access Write	2AAA	55	55	55	55
6	Access Write	5555	13	15	16	19

SMJS010A — AUGUST 1990 — REVISED DECEMBER 1990




- NOTES: 4. Upon the three-step sequence completion, the device is latched into the program verify mode. All the bytes are read with a sense voltage of: (internal V<sub>sense</sub> volt) + (program margin voltage).
  - 5. Upon the three-step sequence completion, the device exits the program verify mode and returns to the page write setup.
  - Upon the three-step sequence completion, the device is latched into the programming mode. From 2 up to 128 bytes are latched at a rate of 1 μs up to 100 μs per byte. There are 1024 pages.

Figure 4. Page Programming Flowchart — Standard Algorithm



SMJS010A -- AUGUST 1990 -- REVISED DECEMBER 1990



- NOTES: 7. The bulk-erase operation starts automatically once the six-step sequence is completed. If any block-erase is selected, the specified dummy sequences need to be accessed. (see Page 7-102)
  - 8. The device is latched into the Erase Verify mode once the three-step sequence is completed. All bytes are read with a sense voltage of: (internal V<sub>SenSe</sub> voltage) (erase margin voltage).
  - 9. Upon the three-step sequence completion, the device is de-latched and returns to Flash operating setup.

Figure 5. Flash-Erase Flowchart

SMJS010A — AUGUST 1990 — REVISED DECEMBER 1990

#### signature mode

The signature mode provides access to two bytes contained in a spare row. One byte designates the manufacturer, the other byte designates the device code. The signature mode can be entered through either a hardware or a software operation.

The hardware entry mode is specified in the mode table in the description section. Setting the device in the read mode and applying  $V_H$  on pin A9 produces the manufacturer byte code at the I/O pins if A0 =  $V_{IL}$ , or the device identifier byte code if A0 =  $V_{IH}$ . The information provided by these two bytes helps the programmer select the proper programming algorithm.

The signature mode software entry sequence is specified as follows:

Step	Mode	A14-A0	DQ7-DQ0
1	Access Write	5555	AA
2	Access Write	2AAA	55
3	Access Write	5555	90

#### exit mode

The software exit sequence for any mode is specified as follows:

Step	Mode	A14-A0	DQ7-DQ0
1	Access Write	5555	AA
2	Access Write	2AAA	55
3	Access Write	5555	F0

#### program verify mode

The program verify mode allows the programmer to verify the adequacy of the programming.

Step	Mode	A14-A0	DQ7-DQ0
1	Access Write	5555	AA
2	Access Write	2AAA	55
3	Access Write	5555	B0

Upon completion of the three-step sequence, the device is latched into the program verify mode. All the bytes are read with a sense voltage of:

(internal V<sub>sense</sub> voltage) + (program margin voltage)

The three access write (steps 1-3) are used only to enable the program verify mode: no data will actually be written to the device.

The software exit sequence must be applied to exit this program verify mode.

# **ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY**

SMJS010A - AUGUST 1990 - REVISED DECEMBER 1990

#### erase verify mode

The erase verify mode allows the programmer to verify the extent of erasure.

The device provides the following software sequence to access the erase verify mode:

Step	Mode	A14-A0	DQ7-DQ0
1	Access Write	5555	AA
2	Access Write	2AAA	55
3	Access Write	5555	D0

Upon completion of the three-step sequence, the device is latched into erase verify mode. All the bytes are read with a sense voltage of:

(internal V<sub>sense</sub> voltage) – (erase margin voltage)

The software exit sequence must be applied to exit this program verify mode.

#### sequence write commends

The device is protected against write commands during power-up and powerdown. The protection is released only if  $V_{CC}$  is higher than 3 V. Moreover, the device provides a hardware and a software protection against inadvertent write commands that may occur even with a stable  $V_{CC}$ .

The hardware protection consists of *noise immunity* to a pulse on  $\overline{W}$  shorter than 20 ns, which is unable to start a program cycle, and of a logic inhibit that prevents starting the program cycle unless the conditions of  $\overline{W}$  low,  $\overline{E}$  low, and  $\overline{G}$  high are satisfied simultaneously.

The software protection is such that no program operation is enabled unless preceded by a sequence of three "dummy" write operations. Should the specified sequence not be loaded before any program operation or the sequence load cycle is longer than 100 us, the device ignores the program commands.


The inadvertent write protection software sequence is specified as follows:

Step	Mode	A14-A0	DQ7-DQ0
1	Access Write	5555	AA .
2	Access Write	2AAA	55
3	Access Write	5555	A0
4	Page Program	page address + 1st byte address up to the last (see automatic pa program on page	•

After step three is completed, the data polling operation can be used.

SMJS010A — AUGUST 1990 — REVISED DECEMBER 1990

# logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/EEE Std 91-1984 and IEC Publication 617-12. J and N packages shown.

## **ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY**

SMJS010A — AUGUST 1990 — REVISED DECEMBER 1990

## functional block diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 10)	$\dots$ $-$ 0.6 V to 7 V
Input voltage range: All except A9	- 0.6 V to 6.5 V
A9	- 0.6 V to 15 V
Output voltage (see Note 10)	V to V <sub>CC</sub> + 0.6 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	- 65°C to 125°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 10: Under absolute maximum ratings, voltage values are with respect to the most negative supply voltage VSS (substrate).



# TMS29F010 1 048 576-BIT FLASH/BLOCK ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS010A — AUGUST 1990 — REVISED DECEMBER 1990

## recommended operating conditions

		B,	'29F01 '29F01 '29F01 '29F01	0-120 0-150 0-200	′29F0 ′29F0 ′29F0	10-15 10-20	UNIT
			MIN	MAX	MIN	MAX	
Vcc	Supply voltage		4.75	5.25	4.5	5.5	V
V <sub>IH</sub> High-level input voltage	TTL	2	V <sub>CC</sub> +1	2	V <sub>CC</sub> +1	V	
	night-level input voltage	CMOS	V <sub>CC</sub> - 0.2	V <sub>CC</sub> +0.2	V <sub>CC</sub> - 0.2	V <sub>CC</sub> +0.2	
VIL	Low-level input voltage	TTL	0.5	0.8	- 0.5	0.8	V
VIL.	Low-level input voitage	CMOS	GND - 0.2	GND+0.2	GND - 0.2	GND+0.2	·
TA	Operating free-air temperature	'29F010 JL and JL4 '29F010 NL and NL4 '29F010 FML and FML4	0	70	0	70	°C
TA	Operating free-air temperature	'29F010 JE and JE4	- 40	105	- 40	105	°C
TA	Operating free-air temperature	'29F010JQ and JQ4	- 40	125	- 40	125	°C

## electrical characteristics over full range of operating conditions

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
۷он	High-level output voltage  Low-level output voltage		ΙΟΗ = - 400 μΑ				٧
VOL			I <sub>OL</sub> = 2.1 mA			0.4	V
11	Input current (leakage)	All except A9	V <sub>I</sub> = 0 to 5.5 V			±1	
"	input current (leakage)	A9	V <sub>I</sub> = 0 to 15 V			±50	μА
ю	Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>CC</sub>			±10	μΑ
lCC1	V <sub>CC</sub> supply current (standby)	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		1	1.5	mA
1001	CMOS-input level		V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>		0.5	1	
ICC2	V <sub>CC</sub> average supply current (active read)		t <sub>cycle</sub> = minimum cycle time, outputs open			15	mA
<sup>1</sup> CC3	V <sub>CC</sub> average supply current (a	ctive write)	t <sub>cycle</sub> = 10 ms			10	mA

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\ \text{MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0, f = 1 MHz		6	10	pF
CO	Output capacitance	Vo = 0, f = 1 MHz		10	14	ρF

 $<sup>\</sup>dagger$  Capacitance measurements are made on sample basis only.



<sup>&</sup>lt;sup>‡</sup> Typical values are at T<sub>A</sub> = 25° and nominal voltages.

## **ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY**

SMJS010A -- AUGUST 1990 -- REVISED DECEMBER 1990

#### PARAMETER MEASUREMENT INFORMATION





Figure 5. Output Load Circuit

#### AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1  $\mu$ F ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  as close as possible to the device pins.

## switching characteristics over full ranges of recommended operating conditions<sup>†</sup>

PARAMETER		TEST CONDITIONS	′29F010-100		'29F010-120 '29F010-12		'29F010-150 '29F010-15		'29F010-200 '29F010-20		UNIT
		CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			100		120		150		200	ns
ta(E)	Access time from chip enable	,		100		120		150		200	ns
t <sub>dp(E)</sub>	Access time from chip enable in data polling	C <sub>I</sub> = 100 pF		75		85		100		120	ns
ten(G)	Output enable time from G			75		85		100		120	ns
t <sub>c(R)</sub>	Read cycle time		100		120		150		200		ns
t <sub>d</sub> (E)	Delay time, chip enable low to output	1 Series 74 TTL Load	0		0		0		0		ns
<sup>t</sup> d(G)	Delay time, output enable low to output	Input t <sub>f</sub> ≤ 20 ns Input t <sub>f</sub> ≤ 20 ns	0		0		0		0		ns
t <sub>h(E)</sub>	Hold time, chip enable to HI-Z output		0	40	0	50	0	60	0	70	ns
th(G)	Hold time, output enable to HI-Z output		0	40	0	50	0	60	0	70	ns
th(D)	Hold time, data valid from address, E, or G		0		0		0	-	0		ns

<sup>†</sup> These parameters are guaranteed in regular read mode only.



# TMS29F010 1 048 576-BIT FLASH/BLOCK ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY


SMJS010A — AUGUST 1990 — REVISED DECEMBER 1990

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
t <sub>c</sub> (W)	Write cycle time		10	ms
tc(W)B	Byte load cycle time	1	100	μS
t <sub>su(A)</sub>	Address setup time	10		ns
tsu(W)	Write setup time	0		ns
tsu(D)	Data setup time	80		ns
t <sub>su(G)</sub>	Output enable setup time	. 10		ns
<sup>t</sup> h(A)	Address hold time	150		ns
th(W)	Write hold time	0		ns
th(G)	Output enable hold time	10		ns
<sup>t</sup> h(D)	Data hold time	10		ns
tw(W)	Write pulse duration	200		ns
tr(W)	Write high recovery time	800		ns
trec(W)	Write high recovery time in page mode	800		ns
tr(E)	Chip enable high recovery time	800		ns
t <sub>V(D)</sub>	Data valid time		300	ns
t <sub>w(E)</sub>	Chip enable pulse duration	200		ns
t <sub>c(E)</sub>	Flash erase cycle time		20	ms




#### read cycle




# W controlled write cycle


**ADVANCE INFORMATION** 




# **E** controlled write cycle



#### page write cycle




# TMS29F010 1 048 576-BIT FLASH/BLOCK ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY SMJS010A — AUGUST 1990 — REVISED DECEMBER 1990





# data polling




<sup>†</sup> Same address



# TMS29F010 1 048 576-BIT FLASH/BLOCK ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY SMJS010A — AUGUST 1990 — REVISED DECEMBER 1990



The following 32-pin Thin Small-Outline Package (TSOP) is under developement by Texas Instruments for the TMS29F010. Please see *Chapter 14*, *Mechanical Data* for complete package specifications.



<sup>†</sup> The package shown is for pinout reference only.



# **ADVANCE INFORMATION**

# TMS27C210A 1 048 576-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC210A 1 048 576-BIT PROGRAMMABLE READ-ONLY MEMORY

- Wide-Word Organization . . . 64K × 16
- Single 5-V Power Supply
- **Operationally Compatible With Existing** Megabit EPROMs
- 40-Pin Dual-In-Line Package and 44-Lead Plastic Leaded Chip Carrier
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

V <sub>CC</sub> ± 5%	V <sub>CC</sub> ± 10%	
'27C210A-120	'27C210A-12	120 ns
'27PC210A-120	'27PC210A-12	120 ns
'27C210A-150	'27C210A-15	150 ns
'27PC210A-150	'27PC210A-15	150 ns
'27C210A-200	'27C210A-20	200 ns
'27PC210A-200	'27PC210A-20	200 ns
'27C210A-250	'27C210A-25	250 ns
'27PC210A-250	'27PC210A-25	250 ns

- 16-Bit Output For Use in Microprocessor-Based Systems
- Very High-Speed SNAP! Pulse **Programming**
- Power-Saving CMOS Technology
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation
  - Active . . . 165 mW Worst Case
  - -- Standby . . . 0.55 mW Worst Case (CMOS-Input Levels)
- PEP4 Version Available With 168 Hour **Burn-In and Choices of Operating Temperature Ranges**

#### description

The TMS27C210A series are 1 048 576-bit, ultraviolet-light erasable, electrically programmable read-only memories.

V <sub>PP</sub> [	1	$\overline{}$	40	] Vcc
Ē[	2		39	] PGM
DQ16[	3		38	] NC
DQ15[	4		37	] A15
DQ14[	5		36	] A14
DQ13[	6		35	A13
DQ12[	7		34	] A12
DQ11[	8		33	] A11
DQ10[	9		32	] A10
DQ9[	10		31	] A9
GND†[	11		30	] GND <sup>†</sup>
DQ8[	12		29	
DQ7[	13		28	] A7
DOE	14		27	1 16

DQ5

DQ4

DQ3

DQ2

DO1 [[ 10

J Package (Top View)

	$\overline{G}$ 20 21 A0
PI	N NOMENCLATURE
A0-A15 E G GND NC PGM DQ1-DQ16	Address Inputs Chip Enable Output Enable Ground No Connection Program Inputs (programming)/Outputs 5-V Supply

26 A5

25 A4

24 A3


23 🛚 A2

22 T A 1

13-V Power Supply‡ † Pins 11 and 30 must be connected externally to ground.

VPP

#### FN Package (Top View)



Copyright @ 1990, Texas Instruments Incorporated



Only in program mode.

SMLS310 - NOVEMBER 1990

The TMS27PC210A series are 1 048 576-bit, one-time, electrically programmable read-only memories.

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The TMS27C210A EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C210A is also offered with two guaranteed temperature ranges of 0°C to 70°C and - 40°C to 85°C (TMS27C210A-\_\_JL and TMS27C210A-\_\_JE, respectively). The TMS27C210A is also offered with 168 hour burn-in on both temperature ranges (TMS27C210A-\_\_JL4and TMS27C210A-\_\_JE4, respectively). (See table below).

The TMS27PC210A OTP PROM is offered in a 44-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FN suffix). The TMS27PC210A is offered with a temperature range of 0°C to 70°C.

EPROM AND OTP PROM	SUFFIX FOR OPERATING TEMPERATURE RANGES WITHOUT PEP4 BURN-IN		SUFFIX FOR PEP4 168 HOUR BURN-IN VS TEMPERATURE RANGES		
	0°C to 70°C	- 40°C to 85°C	0°C to 70°C	- 40°C to 85°C	
TMS27C210A-xxx	JL	JE	JL4	JE4	
TMS27PC210A-xxx	FNL				

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor based systems. One other (13 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

#### operation

There are seven modes of operation for the TMS27C210A and TMS27PC210A which are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for V<sub>PP</sub> during programming (13 V) and 12 V on A9 for signature mode.

				MODE				
FUNCTION	READ	Output Disable	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT		ATURE DE
Ë	VIL	VIL	VIH	VIL	VIL	VIH	VIL	
G	VIL	VIH	Χ <sup>†</sup>	VIН	VIL	X	V	IL
PGM	Х	Х	Х	VIL	VIH	×	Х	
Vpp	Vcc	Vcc	Vcc	Vpp	Vpp	Vpp	Vcc	
VCC	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	
A9	Х	Х	X	X	Х	×	VH <sup>‡</sup>	VH <sup>‡</sup>
A0	Х	Х	X	X	X	X	VIL	VIH
							CODE	
DQ1-DQ16	Data Out	HI-Z	HI-Z	Data In	Data Out	HI-Z	MFG	DEVICE
							97	AB

<sup>&</sup>lt;sup>†</sup> X can be V<sub>IL</sub> or V<sub>IH</sub>.



 $<sup>^{\</sup>ddagger}$  V<sub>H</sub> = 12 V  $\pm$  0.5 V.

SMLS310 - NOVEMBER 1990

#### read/output disable

When the outputs of two or more TMS27C210As or TMS27PC210As are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

#### latchup immunity

Latchup immunity on the TMS27C210A and TMS27PC210A is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.

#### power down

Active  $I_{CC}$  supply current can be reduced from 30 mA to 500  $\mu$ A for a high TTL input on  $\overline{E}$  and to 100  $\mu$ A for a high CMOS input on  $\overline{E}$ . In this mode all outputs are in the high impedance state.

## erasure (TMS27C210A)

Before programming, the TMS27C210A is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15-W•s/cm². A typical 12-mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C210A the window should be covered with an opaque label.

#### initializing (TMS27PC210A)

The one-time programmable TMS27PC210A PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.

#### SNAP! Pulse programming

The TMS27C210A and TMS27PC210A are programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which can program in a nominal time of seven seconds. Actual programming time will vary as a function of the programmer used.

The SNAP! Pulse programming algorithm uses an initial pulse of 100 microseconds ( $\mu$ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- $\mu$ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP}$  = 13 V,  $V_{CC}$  = 6.5 V,  $\overline{E}$  =  $V_{IL}$ ,  $\overline{G}$  =  $V_{IH}$ . Data is presented in parallel (sixteen bits) on pins DQ1 through DQ16. Once addresses and data are stable,  $\overline{PGM}$  is pulsed low.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V} \pm 10\%$ .



SMLS310 -- NOVEMBER 1990

#### program inhibit

Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  or  $\overline{PGM}$  pins.

#### program verify

Programmed bits may be verified with  $V_{PP} = 13 \text{ V}$  when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V. Two identifier bytes are accessed by toggling A0. DQ1-DQ8 contain the valid codes. All other addresses must be held low. The signature code for these devices is 97AB. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code AB (Hex), as shown by the signature mode table below.

#### signature mode†

PINS										
IDENTIFIERT	A0	DQ8	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	1	1	1	97
DEVICE CODE	VIH	1	0	1	0	1	0	1	1	AB

 $<sup>\</sup>dagger \overline{E} = \overline{G} = V_{IL}$ , A9 =  $V_{H}$ , A1-A8 =  $V_{IL}$ , A10-A15 =  $V_{IL}$ ,  $V_{PP} = V_{CC}$ ,  $\overline{PGM} = V_{IH}$  or  $V_{IL}$ .


SMLS310 - NOVEMBER 1990 Start Address = First Location Program Mode V<sub>CC</sub> = 6.5 V ± 0.25 V, V<sub>PP</sub> = 13 V ± 0.25 V Program One Pulse = t<sub>W</sub> = 100 μs Increment Address No Last Address? Yes Address = First Location X = 0 Program One Pulse =  $t_W = 100 \mu s$ No Fail Increment Verify X = X + 1 X = 10? Address One Byte Interactive Mode Pass No Last Address?  $V_{CC} = V_{PP} = 5 V \pm 0.5 V$ Device Failed Compare Fail Final All Bytes to Original Verification Data **Pass Device Passed** 

Figure 1. SNAP! Pulse Programming Flowchart



SMLS310 -- NOVEMBER 1990

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91–1984 and IEC Publication 617–12.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub> (see Note 1)	– 0.6 V to 7 V
Supply voltage range, VPP	– 0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9	$-0.6 \text{ V to V}_{CC} + 1 \text{ V}$
A9	– 0.6 V to 13.5 V
Output voltage range (see Note 1)	$\dots - 0.6 \text{ V to V}_{CC} + 1 \text{ V}$
Operating free-air temperature range ('27C210AJL and JL4, '27PC21	0AFNL) 0° C to 70°C
Operating free-air temperature range ('27C210AJE and JE4)	– 40° C to 85°C
Storage temperature range	– 65°C to 150°C

<sup>&</sup>lt;sup>‡</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to GND.

TEXAS INSTRUMENTS

SMLS310 - NOVEMBER 1990

#### recommended operating conditions

			TMS2	TMS27C/PC210A-120 TMS27C/PC210A-150 TMS27C/PC210A-200 TMS27C/PC210A-250			TMS27C/PC210A-12 TMS27C/PC210A-15 TMS27C/PC210A-20 TMS27C/PC210A-25			
				MIN	NOM	MAX	MIN	NOM	MAX	
.,	Vcc Supply voltage		ode (see Note 2)	4.75	5	5.25	4.5	5	5.5	V
vcc			Pulse programming algorithm	6.25	6.5	6.75	6.25	6.5	6.75	
	Vpp Supply voltage		ode (see Note 3)	V <sub>CC</sub> -0.6	Vcc	VCC+0.6	VCC-0.6	VCC	VCC+0.6	V
VPP			Pulse programming algorithm	12.75	13	13.25	12.75	13	13.25	•
ViH	High-level input	voltage	TTL	2 -		V <sub>CC</sub> +0.5	2		V <sub>CC</sub> +0.5	V
* 1171	riigir ieveriiipat	vonago	CMOS	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +0.5	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +0.5	<b>V</b>
V	Low-level input v	oltaga	TTL	- 0.5		0.8	- 0.5		0.8	V
VIL	Low-level input v	ronage	CMOS	- 0.5		GND+0.2	- 0.5		GND+0.2	
TA	Operating free-air temperature		'27C210A JL, JL4 '27PC210A FNL	0		70	0		70	°C
TA	Operating free-a temperature	ir	'27C210AJE, JE4	- 40		85	- 40		85	°C

NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp.

#### electrical characteristics over full ranges of operating conditions

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
Voн	High-level output voltage		!OH = - 20 μA	V <sub>CC</sub> - 0.2		V
VOH	JH High-level output voltage		1 <sub>OH</sub> = -2 mA	2.4		]
V	Low level output voltage		1 <sub>OL</sub> = 2.1 mA		0.4	v
VOL	VOL Low-level output voltage		I <sub>OL</sub> = 20 μA		0.1	]
11	Input current (leakage)		V <sub>I</sub> = 0 to 5.5 V		±1	μА
10	Output current (leakage)		V <sub>O</sub> = 0 to V <sub>CC</sub>		±1	μΑ
IPP1	Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V		10	μΑ
IPP2	Vpp supply current (during pro-	gram pulse)	Vpp = 13 V		50	mA
loor	VCC supply current (standby)	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		500	μА
ICC1	CMOS-input leve		V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>		100	] μλ
ICC2			V <sub>CC</sub> = 5.5 V, $\overline{E}$ = V <sub>I</sub> L, t <sub>cycle</sub> = minimum cycle time, outputs open <sup>†</sup>		30	mA

<sup>†</sup> Minimum cycle time = maximum address access time.

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0, f = 1 MHz .		8	12	pF
Co	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz		12	15	pF

<sup>‡</sup> Capacitance measurements are made on a sample basis only.



<sup>§</sup> Typical values are at T<sub>A</sub> = 25°C and nominal voltages.

SMLS310 -- NOVEMBER 1990

## switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

PARAMETER		TEST CONDITIONS (SEE NOTES 4 & 5)	'27PC21	0A-120 0A-120 210A-12 210A-12	'27PC2'	10A-150 10A-150 210A-15 210A-15	'27PC2'	10A-200 10A-200 210A-20 210A-20	'27PC2 '27C	10A-250 10A-250 210A-25 210A-25	UNIT
			MIN	MAX	MiN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			120		150		200		250	ns
ta(E)	Access time from chip enable	C <sub>L</sub> = 100 pF, 1 Series 74		120		150		200		250	ns
t <sub>en(G</sub>	Output enable time from G	TTL load,		55		75		75		100	ns
tdis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\dagger$	Input $t_f \le 20 \text{ ns}$ , Input $t_f \le 20 \text{ ns}$	0	50	0	60	0	60	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $\dagger$		0		0		0		0	-	ns

† Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)

5. Common test conditions apply for tdis except during programming.

## switching characteristics for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 4)

		PARAMETER	MIN	NOM	MAX	UNIT
<sup>t</sup> dis(G)	Output disable time from $\overline{G}$		0		100	ns
ten(G)	Output enable time from $\overline{G}$				150	ns

## recommended timing requirements for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C, (see Note 4)

			MIN	TYP	MAX	UNIT
tw(PGM)	Program pulse duration	SNAP! Pulse programming algorithm	95	100	105	μs
t <sub>su(A)</sub>	Address setup time		2			μ\$
t <sub>su(E)</sub>	E setup time		2			μs
t <sub>su(G)</sub>	G setup time		2			μs
t <sub>su(D)</sub>	Data setup time		2			μs
t <sub>su(VPP)</sub>	Vpp setup time		2			μS
tsu(VCC)	V <sub>CC</sub> setup time		2			μS
th(A)	Address hold time		0			μs
t <sub>h(D)</sub>	Data hold time		2			μs

NOTE: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low). (reference AC Testing Wave Form)








Figure 2. AC Testing Output Load Circuit

#### AC testing input/output wave forms




A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

#### read cycle timing



#### program cycle timing (SNAP! Pulse programming)



 $^\dagger$   $t_{dis(G)}$  and  $t_{en(G)}$  are characteristics of the device but must be accomodated by the programmer.  $^\ddagger$  13-V Vpp and 6.5-V VCC for SNAP! Pulse programming.

**ADVANCE INFORMATION** 

J Package

SMLS020 - NOVEMBER 1990

- Organization . . . 256K × 8
- Single 5-V Power Supply
- Operationally Compatible With Existing Megabit EPROMs
- Industry Standard 32-Pin Dual-In-line Package
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

V <sub>CC</sub> ± 5%	$V_{CC} \pm 10\%$	
'27C020-100		100 ns
'27C020-120	· '27C020-12	120 ns
'27C020-150	'27C020-15	150 ns
'27C020-200	'27C020-20	200 ns
'27C020-250	'27C020-25	250 ns

- 8-Bit Output For Use in Microprocessor-Based Systems
- Very High-Speed SNAP! Pulse Programming
- Power Saving CMOS Technology
- 3-State Output Buffers
- 400 mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active . . . 165 mW Worst Case
  - --- Standby . . . 0.55 mW Worst Case (CMOS-Input Levels)

PII	PIN NOMENCLATURE							
A0-A17	Address Inputs							
Ē	Chip Enable							
Ğ	Output Enable							
GND	Ground							
PGM	Program '							
DQ1-DQ8	Inputs (programming)/Outputs							
Vcc	5-V Supply							
VPP	13-V Power Supply <sup>†</sup>							

<sup>†</sup> Only in program mode.

 PEP4 Version Available With 168 Hour Burn-In, and Choices of Operating Temperature Ranges

#### description

The TMS27C020 series are 2 097 152-bit, ultraviolet-light erasable, electrically programmable read-only memories.

This device is fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pullup resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The TMS27C020 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C020 is also offered with two choices of temperature ranges of 0° to 70°C and – 40°C to 85°C (TMS27C020-\_\_JL and TMS27C020-\_\_JE, respectively). The TMS27C020 is also offered with 168 hour burn-in on both temperature ranges (TMS27C020-\_\_JL4 and TMS27C020-\_\_JL4, respectively). (See table on next page).



SMLS020 -- NOVEMBER 1990

EPROM		ATING TEMPERATURE OUT PEP4 BURN-IN	SUFFIX FOR PEP4 168 HR. BURN-IN VS. TEMPERATURE RANGES		
	0°C to 70°C	- 40°C to 85°C	0°C to 70°C	40°C to 85°C	
TMS27C020-XXX	JL	JE	JL4	JE4	

These EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (13 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

#### operation

There are seven modes of operation for the TMS27C020, which are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for  $V_{PP}$  during programming (13 V) and  $V_H$  (12 V) on A9 for signature mode.

	MODE										
FUNCTION	Read	Output Disable	Standby	Programming	Verify	Program Inhibit		ature ode			
Ē	VIL	VIL	VIH	VIL	VIL	VIH	V	IL			
G	VIL	VIH	χt	VIH	VIL	×	VIL				
PGM	Х	Х	X	V <sub>IL</sub>	VIH	×	×				
Vpp	Vcc	Vcc	Vcc	Vpp	Vpp	Vpp	Уcc				
Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	V	CC			
A9	Х	X	X	X	Х	×	VH <sup>‡</sup>	V <sub>H</sub> ‡			
Α0	Х	, X	X	X	X	×	V <sub>IL</sub>	V <sub>IH</sub>			
							. cc	DE			
DQ1-DQ8	Data Out	HI-Z	HI-Z	Data In	Data Out	HI-Z	MFG	DEVICE			
					1		97	32			

TX can be VIL or VIH

#### read/output disable

When the outputs of two or more TMS27C020s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

#### latchup immunity

Latchup immunity on the TMS27C020 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.

#### power down

Active  $I_{CC}$  supply current can be reduced from 30 mA to 500  $\mu$ A for a high TTL input on  $\overline{E}$  and to 100  $\mu$ A for a high CMOS input on  $\overline{E}$ . In this mode all outputs are in the high impedance state.



 $<sup>^{\</sup>ddagger}V_{H} = 12 V \pm 0.5 V$ 

SMI S020 --- NOVEMBER 1990

#### erasure

Before programming, the TMS27C020 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C020, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.

#### **SNAP!** Pulse programming

The TMS27C020 is programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1 which programs in a nominal time of twenty-six seconds. Actual programming time will vary as a function of the programmer used.

The SNAP! Pulse programming algorithm uses an initial pulse of 100 microseconds (μs) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100-μs pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP}$  = 13 V,  $V_{CC}$  = 6.5 V,  $\overline{E}$  =  $V_{IL}$ ,  $\overline{G}$  =  $V_{IH}$ . Data is presented in parallel (eight bits) on pins DQ1 through DQ8. Once addresses and data are stable,  $\overline{PGM}$  is pulsed low.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V} \pm 10\%$ .

#### program inhibit

Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  or  $\overline{PGM}$  pins.

#### program verify

Programmed bits may be verified with  $V_{PP} = 13 \text{ V}$  when  $\overline{G} = V_{II}$ ,  $\overline{E} = V_{II}$ , and  $\overline{PGM} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All addresses must be held low. The signature code for the TMS27C020 is 9732. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code 32 (Hex), as shown by the signature mode table below.

					PI	NS				
IDENTIFIER†	A0	DQ8	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	1	1	1	97
DEVICE CODE	VIH	0	0	1	1	0	0	1	0	32

 $\dagger \, \overline{E} = \overline{G} = V_{1L}, \, A1-A8 = V_{2L}, \, A9 = V_{H}, \, A10-A17 = V_{1L}, \, V_{PP} = V_{CC}.$ 



SMLS020 -- NOVEMBER 1990





Figure 1. SNAP! Pulse Programming Flowchart



#### logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SMLS020 - NOVEMBER 1990

absolute maximum ratings over operating free-air temperature range	e (unless otherwise noted)†
Supply voltage range, V <sub>CC</sub> (see Note 1)	– 0.6 V to 7 V
Supply voltage range, VPP	– 0.6 V to 14 V
Input voltage range (see Note 1), All inputs except A9	– 0.6 V to V <sub>CC</sub> + 1 V
A9	– 0.6 V to 13.5 V
Output voltage range, with respect to V <sub>SS</sub> (see Note 1)	– 0.6 V to V <sub>CC</sub> + 1 V
Operating free-air temperature range ('27C020 JL and JL4)	0°C to 70°C
Operating free-air temperature range ('27C020JE and JE4)	40°C to 85°C
Storage temperature range	– 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

#### recommended operating conditions

			'2 '2 '2	7C020-1 7C020-1 7C020-1 7C020-2 7C020-2	20 50 00	, 2 12	27C020- 27C020- 27C020- 27C020-	15 20	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
	Read mode (see	Note 2)	4.75	5	5.25	4.5	5	5.5	٧
VCC Supply voltage	SNAP! Pulse pro	gramming algorithm	6.25	6.5	6.75	6.25	6.5	6.75	V
	Read mode (see Note 3)		V <sub>CC</sub> - 0.6	Vcc	V <sub>CC</sub> + 0.6	V <sub>CC</sub> -0.6	Vcc	V <sub>CC</sub> + 0.6	V
Vpp Supply voltage	SNAP! Pulse pro	gramming algorithm	12.75	13	13.25	12.75	13	13.25	V
		TTL	2		V <sub>CC</sub> + 0.5	2		V <sub>CC</sub> +0.5	V
V <sub>IH</sub> High-level inpu	it voltage	CMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> + 0.5	V <sub>CC</sub> -0.2		V <sub>CC</sub> + 0.5	V
	11	ΠL	- 0.5		0.8	- 0.5		0.8	
V <sub>IL</sub> Low-level inpu	it voitage	CMOS	- 0.5		GND + 0.2	- 0.5		GND + 0.2	
T <sub>A</sub> Operating free	-air temperature	'27C020 JL, JL4	0		70	0		70	°C
T <sub>A</sub> Operating free	-air temperature	'27C020JE, JE4	- 40		85	- 40		85	°C

NOTES: 2. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied.

3. Vpp can be connected to V<sub>CC</sub> directly (except in the program mode). V<sub>CC</sub> supply current in this case would be I<sub>CC</sub> + I<sub>PP</sub>. During programming, V<sub>PP</sub> must be maintained at 13 V ± 0.25 V.



SMLS020 - NOVEMBER 1990

#### electrical characteristics over full ranges of operating conditions

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
	V <sub>OH</sub> High-level output voltage		I <sub>OH</sub> = -20 μA	V <sub>CC</sub> - 0.2		V
∨он			I <sub>OH</sub> = -2 mA	2.4		· ·
Voi	Low-level output voltage		I <sub>OL</sub> = 2.1 mA		0.4	V
VOL Low-level output voltage			I <sub>OL</sub> = 20 μA		0.1	ľ
l <sub>l</sub>	Input current (leakage)		V <sub>I</sub> = 0 to 5.5 V		±1	μА
10	Output current (leakage)		VO = 0 to VCC		±1	μΑ
IPP1	Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V		10	μА
IPP2	Vpp supply current (during prog	gram pulse)	Vpp = 13 V		50	mA
lCC1	VCC supply current (standby)	TTL-input level	Ē = V <sub>IH</sub> , V <sub>CC</sub> = 5.5 V		500	μА
. ССТ - ССС		CMOS-input level	Ē = V <sub>CC</sub> ± 0.2 V, V <sub>CC</sub> = 5.5 V		100	,
I <sub>CC2</sub>	ICC2 VCC supply current (active)		E = V <sub>IL</sub> , V <sub>CC</sub> = 5.5 V t <sub>cycle</sub> = minimum cycle time, outputs open <sup>†</sup>		30	mA

<sup>†</sup> Minimum cycle time = maximum access time.

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0, f = 1 MHz		4	8	рF
CO	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz		6	10	рF

<sup>&</sup>lt;sup>‡</sup> Capacitance measurements are made on sample basis only.

## switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

	PARAMETER	TEST CONDITIONS	′27C02	20-100	'27C02		′27C0 ′27C0	20-150 20-15	′27C02	20-200 20-20	'27C0:	20-250 20-25	UNIT
		(SEE NOTES 4 & 5)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			100		120		150		200		250	ns
t <sub>a(E)</sub>	Access time from chip enable			100		120		150		200		250	ns
t <sub>en(G)</sub>	Output enable time from G	C <sub>L</sub> = 100 pF, 1 Series 74		55		55		75		75		100	ns
tdis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $^{1}$	TTL load, Input t <sub>r</sub> ≤ 20 ns,	0	50	0	50	0	60	0	60	0	80	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first	Input t <sub>f</sub> ≤ 20 ns	0		0		0		0		0		ns

 $<sup>\</sup>P$  Value calculated from 0.5-V delta to measured output level. This parameter is sampled and not 100% tested.



<sup>§</sup> All typical values are at T<sub>A</sub> = 25°C and nominal voltages.

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)

<sup>5.</sup> Common test conditions apply for t<sub>dis</sub> except during programming.

SMLS020 — NOVEMBER 1990

## switching characteristics for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 4)

	PARAMETER	MIN	NOM	MAX	UNIT
tdis(G)	Output disable time from $\overline{G}$	0		100	ns
ten(G)	Output enable time from $\overline{G}$			150	ns

# recommended timing requirements for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C, (see Note 4)

			MIN	TYP	MAX	UNIT
tw(PGM)	Program pulse duration	SNAP! Pulse programming algorithm	95	100	105	μs
t <sub>su(A)</sub>	Address setup time		.2			μs
t <sub>su(E)</sub>	E setup time		2			μS
t <sub>su(G)</sub>	G setup time		2			μS
tsu(D)	Data setup time		2			μS
t <sub>su(VPP)</sub>	Vpp setup time		2			μs
tsu(VCC)	V <sub>CC</sub> setup time	· ·	2			μs
th(A)	Address hold time		0			μs
th(D)	Data hold time		2			μS

NOTE 4: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic logic low. (reference AC Testing Wave Form)

#### PARAMETER MEASUREMENT INFORMATION






Figure 2. AC Testing Output Load Circuit

#### AC testing input/output wave forms




AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

#### read cycle timing





#### program cycle timing (SNAP! Pulse programming)



 $<sup>^{\</sup>dagger}$   $t_{dis(G)}$  and  $t_{en(G)}$  are characteristics of the device but must be accommodated by the programmer.

<sup>‡ 13-</sup>V VPP and 6.5-V VCC for SNAP! Pulse programming.

SMLS040 --- NOVEMBER 1990

<ul> <li>Orga</li> </ul>	anization		512K	×	8
--------------------------	-----------	--	------	---	---

- Single 5-V Power Supply
- Industry Standard 32-Pin Dual-In-line
   Package and 32-Lead Plastic Chip Carrier
- All Inputs/Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time

$V_{CC} = 5\%$	$V_{CC} = 10\%$	
'27C/PC040-8	'27C/PC040-80	80 ns
'27C/PC040-100	'27C/PC040-10	100 ns
'27C/PC040-120	'27C/PC040-12	120 ns
'27C/PC040-150	'27C/PC040-15	150 ns

- 8-Bit Output For Use in Microprocessor-Based Systems
- Power-Saving CMOS Technology
- 3-State Output Buffers
- 400-mV Guaranteed DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active . . . 275 mW Worst Case
  - Standby . . . 0.55 mW Worst Case (CMOS-Input Levels)
- Choice of Two Operating Temperature Ranges


#### description

The TMS27C040 series are 4 194 304-bit, ultraviolet-light erasable, electrically programmable read-only memories.


The TMS27PC040 series are 4 194 304-bit, one-time electrically programmable read-only memories.

These devices are fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits. Each output can drive one Series 74





#### TMS27PC040 FM Package (Top View)



PIN NOMENCLATURE						
A0-A18	Address Inputs					
Ē	Chip Enable					
G	Output Enable					
GND	Ground					
DQ0-DQ7	Inputs (programming)/Outputs					
Vcc	5-V Supply					
VPP	13-V Power Supply <sup>†</sup>					

† Only in program mode.



SMLS040 -- NOVEMBER 1990

TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus.

The TMS27C040 is offered in a 600-mil dual-in-line cerdip package (J suffix). The TMS27C040 is offered with two choices of temperature ranges of 0°C to 70°C and -40°C to 85°C (TMS27C040-\_\_JL and TMS27C040-\_\_JL, respectively). The TMS27C040 is also offered with 168 hour burn-in on both temperature ranges (TMS27C040-\_\_ JL4 and TMS27C040-\_\_ JE4 respectively). (See table below.)

The TMS27PC040 is offered in a 32-lead plastic leaded chip carrier package (FM suffix). The TMS27PC040 is characterized for operation from 0°C to 70°C (TMS27PC040- \_FML).

	TEMPERAT	R OPERATING URE RANGES PEP4 BURN-IN	SUFFIX FOR OPERATING TEMPERATURE RANGES WITH PEP4 168 HR. BURN-IN		
	0°C TO 70°C	- 40°C TO 85°C	0°C TO 70°C	- 40°C TO 85°C	
TMS27C040-XXX	JL	JE	JL4	JE4	
TMS27PC040-XXX	FML				

These EPROMs and PROMS operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (13 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

#### operation

There are seven modes of operation listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for  $V_{PP}$  during programming (13 V) and  $V_{H}$  (12 V) on A9 for signature mode.

				FUNC	CTION		·· <del>····</del>
MODE	Ē	G	Vpp	Vcc	A9	A0	DQ0-DQ7
Read	VIL	VIL	Vcc	Vcc	X	Х	Data Out
Output Disable	VIL	ViH	. Vcc	Vcc	X	Х	HI-Z
Standby	ViH	Х	Vcc	Vcc	X	Х	HI-Z
Programming	VIL	VIH	Vpp	Vcc	Х	Х	Data In
Program Inhibit	VIH	VIH	V <sub>PP</sub>	Vcc	X	Х	HI-Z
Verify	VIH	V <sub>IL</sub>	Vpp	Vcc	X	х	Data Out
Signature Mode	\ \v_{ii}	\/	\\\	Vcc		VIL	MFG Code 97
Signature Mode	VIL	VIL	IL VCC		Vн	VIH	Device Code 50

<sup>&</sup>lt;sup>†</sup> X can be V<sub>IL</sub> or V<sub>IH</sub>

#### read/output disable

When the outputs of two or more TMS27C040s or TMS27PC040s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from compéting outputs of the other devices. To read the output of a single device, a low level signal is applied to the E and G pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

#### latchup immunity

Latchup immunity on the TMS27C040 and TMS27PC040 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.



 $<sup>^{\</sup>ddagger}V_{H} = 12 V \pm 0.5 V$ 

SMLS040 -- NOVEMBER 1990

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.

#### power down

Active  $I_{CC}$  supply current can be reduced from 50 mA to 1 mA for a high TTL input on  $\overline{E}$  and to 100  $\mu$ A for a high CMOS input on  $\overline{E}$ . In this mode all outputs are in the high impedance state.

#### erasure (TMS27C040)

Before programming, the TMS27C040 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet-light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity  $\times$  exposure time) is 15-W·s/cm² . A typical 12-mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C040, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.

#### initializing (TMS27PC040)

The one-time programmable TMS27PC040 PROM is provided with all bits in logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.

#### SNAP! Pulse programming

The TMS27C040 and TMS27PC040 are programmed by using the SNAP! Pulse programming algorithm. The programming sequence is shown in the SNAP! Pulse programming flow chart (Figure 1).

The initial setup is  $V_{PP} = 13 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ ,  $\overline{E} = V_{IH}$ , and  $\overline{G} = V_{IH}$ . Once the initial location is selected, the data is presented in parallel (eight bits) on pins DQ0 through DQ7. Once addresses and data are stable, the programming mode is achieved when  $\overline{E}$  is pulsed low  $(V_{IL})$  with a pulse duration of  $t_{W(PGM)}$ . Every location is programmed only once before going to interactive mode.

In the interactive mode, the word is verified at  $V_{PP} = 13 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ ,  $\overline{E} = V_{IH}$ , and  $\overline{G} = V_{IL}$ . If the correct data is not read, the programming is performed by pulling  $\overline{E}$  low with a pulse duration of  $t_{W(PGM)}$ . This sequence of verification and programming is performed up to a maximum of 10 times. When the device is fully programmed, all bytes are verified with  $V_{CC} = V_{PP} = 5 \text{ V} \pm 10\%$ .

#### program inhibit

Programming may be inhibited by maintaining high level inputs on the  $\overline{E}$  and  $\overline{G}$  pins.

#### program verify

Programmed bits may be verified with  $V_{PP} = 13 \text{ V}$  when  $\overline{G} = V_{IL}$ , and  $\overline{E} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. The signature code for the TMS27C040 is 9750. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code 50 (Hex), as shown by the signature mode table below.

					PII	NS				
IDENTIFIER†	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	1	1	1	97
DEVICE CODE	VIH	0	1	0	1	0	0	0	0	50

 $<sup>\</sup>dagger \vec{E} = \vec{G} = V_{IL}$ , A1-A8 =  $V_{IL}$ , A9 =  $V_{H}$ , A10-A18 =  $V_{IL}$ ,  $V_{PP} = V_{CC}$ .



SMLS040 - NOVEMBER 1990





Figure 1. SNAP! Pulse Programming Flow Chart



SMLS040 - NOVEMBER 1990

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SMLS040 - NOVEMBER 1990

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

		•
Sι	upply voltage range, V <sub>CC</sub> (see Note 1)	$\ldots$ $-$ 0.6 V to 7 V
Sı	upply voltage range, VPP (see Note 1)	$\dots$ - 0.6 V to 14 V
Inj	put voltage range (see Note 1), All inputs except A9	$\dots$ - 0.6 V to 6.5 V
	A9	$\dots$ – 0.6 V to 13 V
Ot	utput voltage range, with respect to VSS (see Note 1)	$-0.6  \text{V}  \text{to}  \text{V}_{\text{CC}} + 1  \text{V}$
0	perating free-air temperature range ('27C040JL and JL4; '27PC040FML)	0°C to 70°C
O	perating free-air temperature range ('27C040JE and JE4)	40°C to 85°C
St	torage temperature range	– 65°C to 125°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

#### recommended operating conditions

			'27C/PC040-8 '27C/PC040-100 '27C/PC040-120 '27C/PC040-150			'27 '27	C/PC04 C/PC04 C/PC04 C/PC04	10-10 10-12	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
\/	Complement	Read mode (see Note 2)	4.75	5	5.25	4.5	5	5.5	V
VCC S	Supply voltage	SNAP! Pulse programming algorithm	6.25	6.5	6.75	6.25	6.5	6.75	V
\/	Cupalityoltogo	Read mode (see Note 3)	V <sub>CC</sub> - 0.7		Vcc	V <sub>CC</sub> - 0.7		Vcc	V
VPP	Supply voltage	SNAP! Pulse programming algorithm	12.75	13	13.25	12.75	13	13.25	V
VIH	High-level input vo	Itage	2		V <sub>CC</sub> +0.5	2		V <sub>CC</sub> +0.5	V
VIL	Low-level input vol	tage	- 0.5		0.8	- 0.5		0.8	٧
ТА	Operating free-air temperature	'27C040JL and JL4 '27PC040FML	0		70	0		70	°C
TA	Operating free-air temperature	'27C040JE and JE4	- 40		85	- 40		85	°C

NOTES: 2. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied.

3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp. During programming, Vpp must be maintained at 13 V ± 0.25 V.

#### electrical characteristics over full ranges of operating conditions

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
Vон	High-level output voltage		I <sub>OH</sub> = - 400 μA	2.4		V
*UH	riigir lever output voltage		1 <sub>OH</sub> = - 20 μA	V <sub>CC</sub> - 0.1		7 `
Vol	/a. Law lovel output valtage		I <sub>OL</sub> = 2.1 mA		0.4	V
VOL	Low-level output voltage		l <sub>OL</sub> = 20 μA		0.1	] <u> </u>
l <sub>l</sub>	Input current (leakage)		V <sub>I</sub> = 0 to 5.5 V		±1	μА
Ю	Output current (leakage)		V <sub>O</sub> = 0 to V <sub>CC</sub>		±1	μΑ
IPP1	Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V		10	μΑ
IPP2	Vpp supply current (during prog	gram pulse)	Vpp = 12.75 V		50	mA
loor	V <sub>CC</sub> supply current (standby)	TTL-Input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		1	mA
ICC1	ACC ambbilit criticalis (astronom)	CMOS-Input level	V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>		100	μА
ICC2	VCC supply current (active)		E = V <sub>IL</sub> , V <sub>CC</sub> = 5.5 V t <sub>cycle</sub> = minimum cycle time, outputs open <sup>‡</sup>		50	mA

<sup>&</sup>lt;sup>‡</sup> Minimum cycle time = maximum access time.



SMLS040 - NOVEMBER 1990

### capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0		4	8	pF
СО	Output capacitance	V <sub>O</sub> = 0		8	12	рF

<sup>†</sup> Capacitance measurements are made on sample basis only.

## switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

	PARAMETER	TEST CONDITIONS	'27C/PC		'27C/PC		'27C/PC	040-120 040-12	′27C/PC	040-150 040-15	UNIT
		(SEE NOTES 4 & S)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			80		100		120		150	ns
ta(E)	Access time from chip enable	C <sub>L</sub> = 100 pF, 1 Series 74		80		100		120		150	ns
t <sub>en(G)</sub>	Output enable time from $\overline{G}$	TTL load,		50		50		50		50	ns
t <sub>dis</sub>	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first§	Input t <sub>r</sub> ≤ 20 ns, Input t <sub>f</sub> ≤ 20 ns	0	50	0	50	0	50	0	50	ns
t <sub>v(A)</sub>	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first§		0		0		0		0		ns

<sup>§</sup> Value calculated from 0.5-V delta to measured output level.

## switching characteristics for programming: $V_{CC} = 6.5 \text{ V}$ and $V_{PP} = 13 \text{ V}$ (SNAP! Pulse), $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER	MIN	NOM	MAX	UNIT
tdis(G)	Output disable time from $\overline{\overline{G}}$	0		100	ns
t <sub>en(G)</sub>	Output enable time from $\overline{G}$			150	ns

## recommended timing requirements for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C, (see Note 4)

			MIN	TYP	MAX	UNIT
tw(PGM)	Program pulse duration	SNAP! Pulse programming algorithm	95	100	105	μS
t <sub>su(A)</sub>	Address setup time		2			μ\$
t <sub>su(E)</sub>	E setup time		2			μs
t <sub>su(G)</sub>	G setup time		2			μS
t <sub>su(D)</sub>	Data setup time		2	,		μS
t <sub>su(VPP)</sub>	Vpp setup time		2			μS
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time		2			μS
th(A)	Address hold time		0			μS
th(D)	Data hold time		2			μS

NOTE 4: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic logic low. (reference AC Testing Wave Form)



<sup>&</sup>lt;sup>‡</sup> All typical values are at T<sub>A</sub> = 25°C and nominal voltages.

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)

<sup>5.</sup> Common test conditions apply for tdis except during programming.

# **ADVANCE INFORMATION**

#### PARAMETER MEASUREMENT INFORMATION






Figure 2. AC Testing Output Load Circuit

#### AC testing input/output wave forms



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

#### read cycle timing



 $v_{iL}$ 

#### program cycle timing (SNAP! Pulse programming) Program $V_{IH}$ A0-A18 Address Stable VIL ► t<sub>su(A)</sub> th(A) VIH/VOH Data Out DQ0-DQ7 Data in Stable Stable VIL/VOL tdis(G) ten(G) t<sub>su(D)</sub> Vpp ۷рр Vcc tsu(VPP) V<sub>CC</sub>+1 vcc t<sub>su(E)</sub> Vcc th(D) tsu(VCC) $v_{\text{IH}}$ Ē VIL t<sub>su(G)</sub> tw(PGM) $v_{\text{IH}}$

 $\overline{\mathbf{G}}$ 



SMLS040 - NOVEMBER 1990



SMLS240 - NOVEMBER 1990

•	Wide-Word	Organization	256K ×	16

- Single 5-V Power Supply
- All Inputs/Outputs Fully TTL Compatible
- Static Operations (No Clocks, No Refresh)
- Max Access/Min Cycle Time

V <sub>CC</sub> ± 5%	V <sub>CC</sub> ± 10%	
'27C/PC240-8	'27C/PC240-80	80 ns
'27C/PC240-100	'27C/PC240-10	100 ns
'27C/PC240-120	'27C/PC240-12	120 ns
'27C/PC240-150	'27C/PC240-15	150 ns

- Very High Speed SNAP! Pulse Programming
- Power-Saving CMOS Technology
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- No Pullup Resistors Required
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active ... 275 mW Worst Case
  - Standby . . . 0.55 mW Worst Case (CMOS-Input Levels)
- PEP4 Version Available With 168 Hour Burn-In, and Choices of Operating Temperature Ranges

#### description

The TMS27C240 series are 4 194 304-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC240 series are 4 194 304-bit, one-time, electrically programmable read-only memories.

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by

Vpp[	1	40	]vcc
Ē[	2	39	]A17
DQ15[	3	38	] A16
DQ14[	4	37	] A15
DQ13[	5	36	] A14
DQ12[	6	35	]A13
DQ11[	7	34	] A12
DQ10[	8	33	] A11
DQ9[	9	32	] A10
DO8[	10	31	] A9
GND†[	11	30	] GND1
DQ7[	12	29	] A8
DQ6[	13	28	A7
DQ5[	14	27	] A6
DQ4[	15	26	] A5
DQ3[	16	25	] A4
DQ2[	17	24	] A3

DQ1[] 18

DQO

20∏ 19 G∏ 20

TMS27C240 J Package (Top View)

NOMENCLATURE
Address Inputs
Chip Enable
Output Enable
Ground
No Connection
Inputs (programming)/Outputs
5-V Supply
13-V Power Supply <sup>‡</sup>


23 A2

22 A1

21 A0

† Pins 11 and 30 must be connected externally to ground. ‡ Only in program mode.

> TMS27PC240 FN Package (Top View)





SMLS240 — NOVEMBER 1990

Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The TMS27C240 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C240 is also offered with two choices of temperature ranges of 0°C to 70°C and –40°C to 85°C (TMS27C240-\_ \_JL and TMS27C240-\_ \_JE, respectively). The TMS27C240 is also offered with 168 hour burn-in on both temperature ranges (TMS27C240-\_ \_JL4 and TMS27C240-\_ \_JE4, respectively). (See table below).

The TMS27PC240 OTP PROM is offered in a 44-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FN suffix). The TMS27PC240 is characterized for a temperature range of 0°C to 70°C.

	TEMPERAT	R OPERATING URE RANGES EP4 BURN-IN	168 HR.	FOR PEP4 BURN-IN TURE RANGES
Ī	0°C TO 70°C	- 40°C TO 85°C	0°C TO 70°C	- 40°C TO 85°C
TMS27C240-XXX	JL	JE	JL4	JE4
TMS27PC240-XXX	FNL	N/A	N/A	N/A

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), it is ideal for use in microprocessor-based systems. One other (13 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

#### operation

There are eight modes of operation for the TMS27C240 and TMS27PC240 which are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for  $V_{PP}$  during programming (13 V for SNAP! Pulse) and 12 V on A9 for signature mode.

				FUNCTION			
. ]	Ē	G	Vpp	Vcc	A9	A0	1/0
Read	VIL	VIL	Vcc	Vcc	х	×	DQ0-DQ7 DQ8-DQ15
Output Disable	VIL	VIH	V <sub>C</sub> C	Vcc	×	×	HI-Z
Standby	VIH	χt	Vcc	Vcc	×	×	HI-Z
Programming	ViL	VIH	V <sub>PP</sub>	Vcc	X	×	Data In
Verify	VIH	VIL	V <sub>PP</sub>	Vcc	×	×	Data Out
Program Inhibit	V <sub>IH</sub>	VIH	V <sub>PP</sub>	Vcc	×	×	HI-Z
Signature Mode (Mfg)	VIL	ViL	Vcc	Vcc	∨ <sub>H</sub> ‡	٧jL	Mfg Code 0097
Signature Mode (Device)	VIL	VIL	Vcc	Vcc	VH‡	ViH	Device Code 0030

TX can be VIL or VIH.

#### read/output disable

When the outputs of two or more TMS27C240s or TMS27PC240s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.



<sup>‡</sup> V<sub>H</sub> = 12 V ± 0.5 V.

SMLS240 -- NOVEMBER 1990

#### latchup immunity

Latchup immunity on the TMS27C240 and TMS27PC240 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.

#### power down

Active  $I_{CC}$  supply current can be reduced from 50 mA to 1 mA for a high TTL input on  $\overline{E}$  and to 100  $\mu$ A for a high CMOS input on  $\overline{E}$ . In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C240)

Before programming, the TMS27C240 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A 12-mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C240, the window should be covered with an opaque label.

#### initializing (TMS27PC240)

The one-time programmable TMS27PC240 PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.

#### SNAP! Pulse programming

The TMS27C240 and TMS27PC240 are programmed by using the SNAP! Pulse programming algorithm. The programming sequence is shown in the SNAP! Pulse programming flow chart (Figure 1).

The initial setup is  $V_{PP} = 13 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ ,  $\overline{E} = V_{IH}$ , and  $\overline{G} = V_{IH}$ . Once the initial location is selected, the data is presented in parallel (eight bits) on pins DQ0 through DQ15. Once addresses and data are stable, the programming mode is achieved when  $\overline{E}$  is pulsed low  $(V_{IL})$  with a pulse duration of  $t_{W(PGM)}$ . Every location is programmed only once before going to interactive mode.

In the interactive mode, the word is verified at  $V_{PP}=13~V$ ,  $V_{CC}=6.5~V$ ,  $\overline{E}=V_{IH}$ , and  $\overline{G}=V_{IL}$ . If the correct data is not read, the programming is performed by pulling  $\overline{E}$  low with a pulse duration of  $t_{W(PGM)}$ . This sequence of verification and programming is performed up to a maximum of 10 times. When the device is fully programmed, all bytes are verified with  $V_{CC}=V_{PP}=5~V\pm10\%$ .

#### program inhibit

Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  and  $\overline{G}$  pins.

#### program verify

Programmed bits may be verified with  $V_{PP} = 13 \text{ V}$  when  $\overline{G} = V_{IL}$  and  $\overline{E} = V_{IH}$ .



SMLS240 - NOVEMBER 1990

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 31 for the J package) is forced to 12 V. Two identifier bytes are accessed by toggling A0. DQ0-DQ7 contain the valid codes. Each byte possesses odd parity on bit DQ7. All other addresses must be held low. The signature code for these devices is 9730. A0 low selects the manufacturer's code 97 (HEX), and A0 high selects the device code 30 (HEX), as shown by the signature mode table below.

#### signature mode†

PINS										
IDENTIFIER†	A0	DQ8	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	HEX
MANUFACTURER CODE	1	0	0	1	0	0	1	1	1	97
DEVICE CODE	1	0	0	0	0	0	1	1	0	30

 $<sup>\</sup>dagger \overline{E} = \overline{G} = V_{IL}$ , A9 =  $V_{H}$ , A1-A8 =  $V_{IL}$ , A10-A17 =  $V_{IL}$ ,  $V_{PP} = V_{CC}$ ,  $\overline{PGM} = V_{IH}$  or  $V_{IL}$ .





Figure 1. SNAP! Pulse Programming Flowchart

SMLS240 - NOVEMBER 1990

#### logic symbol<sup>†</sup>



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub> (see Note 1)	– 0.6 V to 7 V
Supply voltage range, V <sub>PP</sub>	– 0.6 V to 13 V
Input voltage range (see Note 1): All inputs except A9	
A9	– 0.6 V to 13.5 V
Output voltage range (see Note 1)	– 0.6 V to V <sub>CC</sub> + 1 V
Operating free-air temperature range ('27C240JL and JL4,	
'27PC240FNL)	0° C to 70°C
Operating free-air temperature range ('27C240JE and JE4)	– 40° C to 85°C
Storage temperature range	- 65°C to 150°C

<sup>&</sup>lt;sup>‡</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.



SMLS240 -- NOVEMBER 1990

#### recommended operating conditions

				TMS2	7C/PC	240-8 240-100 240-120 240-150	TMS2	27C/PC 27C/PC 27C/PC 27C/PC	240-10 240-12	UNIT
				MIN	NOM	MAX	MIN	NOM	MAX	
V/00	V <sub>CC</sub> Supply voltage Read m		de (see Note 2)	4.75	5	5.25	4.5	5	5.5	V
VCC	Supply voltage	SNAP! P	ulse programming algorithm	6.25	6.5	6.75	6.25	6.5	6.75	•
VPP	Supply voltage	Read mo	Read mode (see Note 3)			V <sub>CC</sub> +0.6	V <sub>CC</sub> - 0.6		V <sub>CC</sub> +0.6	V
· PP		SNAP! Pulse programming algorithm		12.75	13	13.25	12.75	13	13.25	
VIH	High-level input		ΠL	2		V <sub>CC</sub> +0.5	2		V <sub>CC</sub> +0.5	V
VIH	voltage		CMOS	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +0.5	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +0.5	
V	1 avv laval innut v	.altaaa	ΠL	- 0.5		0.8	- 0.5		0.8	V
LVIL	V <sub>IL</sub> Low-level input voltage		смоѕ	- 0.5		0.2	- 0.5		0.2	
T <sub>A</sub> Operating free-air temperature		'27C240JL, JL4 '27PC240FNL	0		70	0		70	°C	
ТД	Operating free-ai temperature	г	'27C240 JE, JE4	- 40		85	- 40		85	ç

- NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.
  - 3. Vpp can be connected to V<sub>CC</sub> directly (except in the program mode). V<sub>CC</sub> supply current in this case would be I<sub>CC</sub> + I<sub>PP</sub>. During programming, VPP must be maintained at 13 V ± 0.25 V.

#### electrical characteristics over full ranges of operating conditions

	PARAMETE							
Vон	High-level output voltage		1 <sub>OH</sub> = 2.5 mA	2.4				
VОН	riigii-ievei odipat voitage		ΙΟΗ = 20 μΑ	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.1			
			I <sub>OL</sub> = 2.1 mA		0.4	V		
VOL	Low-level output voltage		I <sub>OL</sub> = 20 μA	0.1				
11	Input current (leakage)		V <sub>I</sub> = 0 to 5.5 V	= 0 to 5.5 V				
Ю	Output current (leakage)	,	V <sub>O</sub> = 0 to V <sub>CC</sub>	VO = 0 to VCC				
IPP1	Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V		10	μΑ		
IPP2	Vpp supply current (during prog	gram pulse)	Vpp = 13 V		50	mA		
loor	V <sub>CC</sub> supply current (standby)	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		1	, mA		
ICC1	ACC anbbis content (standay)	CMOS-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>		100	μΑ		
ICC2	V <sub>CC</sub> supply current (active)		VCC = 5.5 V, E = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open		50	mA		

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0		4	8	pF
Co	Output capacitance	V <sub>O</sub> = 0		8	12	pF

<sup>†</sup>Capacitance measurements are made on a sample basis only.



<sup>‡</sup> Typical values are at T<sub>A</sub> = 25°C and nominal voltages.

SMLS240 - NOVEMBER 1990

## switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

	PARAMETER	TEST CONDITIONS					'27C/PC240-120 '27C/PC240-12		'27C/PC240-150 '27C/PC240-15		UNIT
		(SEE NOTES 4 & S)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	01111
ta(A)	Access time from address	C <sub>L</sub> = 100 pF, 1 Series 74		80		100		120		150	ns
ta(E)	Access time from chip enable			80		100		120		150	ns
ten(G)	Output enable time from G			50		50		50		50	ns
t <sub>dis</sub>	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first§	TTL load, Input t <sub>r</sub> ≤ 20 ns,	0	50	0	50	0	50	0	50	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first§	Input t <sub>f</sub> ≤ 20 ns	0		0		0		0		ns

†Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)

5. Common test conditions apply for tdis except during programming.

## switching characteristics for programming: $V_{CC} = 6.5 \text{ V}$ and $V_{PP} = 13 \text{ V}$ (SNAP! Pulse), $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER	MIN	KAM MON	UNIT
tdis(G)	Output disable time from $\overline{G}$	0	100	ns
ten(G)	Output enable time from $\overline{\overline{G}}$		150	

## recommended timing requirements for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_{\Delta}$ = 25°C, (see Note 4)

			MIN	TYP	MAX	UNIT
tw(PGM)	Program pulse duration	SNAP! Pulse programming algorithm	95	100	105	μS
t <sub>su(A)</sub>	Address setup time		2			μS
t <sub>su(E)</sub>	E setup time		2			μS
t <sub>su(G)</sub>	G setup time		2			μS
t <sub>su(D)</sub>	Data setup time		2			μs
t <sub>su(VPP)</sub>	Vpp setup time		2			μs
tsu(VCC)	V <sub>CC</sub> setup time		2			μ\$
t <sub>h(A)</sub>	Address hold time		0			μ\$
th(D)	Data hold time		2			μS

NOTE 4: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)






Figure 2. AC Testing Output Load Circuit

#### AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.


#### read cycle timing



# TMS27C240 4 194 304-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC240 4 194 304-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS240 - NOVEMBER 1990

# programming cycle timing (SNAP! Pulse programming)




General Information	1
Selection Guide	2
Alternate Source Directory	3
Glossary/Timing Conventions/Data Sheet Structure	4
Dynamic RAMs	5
Dynamic RAM Modules	6
EPROMs/OTPs/Flash EEPROMs	7
Application Specific Memories	8
Application Specific Memories  Military Products	9
Military Products	
Military Products  Datapath VLSI Products	
Military Products  Datapath VLSI Products  Logic Symbols	

1	General Information
2	Selection Guide
- 3	Alternate Source Directory
4	Glossary/Timing Conventions/Data Sheet Structure
5	Dynamic RAMs
6	Dynamic RAM Modules
7	EPROMs/OTPs/Flash EEPROMs
8	Application Specific Memories
9	Military Products
10	Datapath VLSI Products
	Logic Symbols
12	Quality and Reliability
-13	Electrostatic Discharge Guidelines
14	Mechanical Data

# TMS29F816 16 384-BIT SCOPE™ DIARY JTAG ADDRESSABLE STORAGE DEVICE

- Device is a Member of Texas Instruments
   SCOPE™ Family of Testability Products
- IEEE 1149.1 Serial Test Bus Compatible
- Embedded 2048 × 8-Bit Flash Memory
- 5-Volt Program/Erase/Read Operation
- 4 Flash Erasable Blocks (128, 384, 512, and 1024 Byte Size)
- Software Sequence Write/Erase Protection
- Write-Once Protection Bits
- Self-Timed Write/Erase Cycles
- Data Flow Read Mode
- 32-Byte Page Programming Mode
- CMOS Technology
- Single 5-V Power Supply (±10% Tolerance)
- 18-Pin Plastic Leaded Chip Carrier Package (FM Sufix)
- Operating Free-Air Temperature Range ...0°C to 70°C



PIN NOMENCLATURE				
TMS	Test Mode Select			
TCK	Test Clock			
TDI	Test Data In			
TDO	Test Data Out			
DLA	Disable Lock A			
DLB	Disable Lock B			
Vcc	5-V Power Supply			
GND	Ground			
NC	No Connect			

## description

The TMS29F816 SCOPE™ Diary is a 16 384-bit, programmable storage device that can be electrically bulk-erased and reprogrammed. All device operations are accomplished via a 4-wire Test Access Port (TAP) interface. This interface complies with the IEEE 1149.1 Serial Test Bus standard (JTAG). The interface consists of two control signals; Test Mode Select (TMS) and Test Clock (TCK); and two test data pins, Test Data In (TDI) and Test Data Out (TDO). The JTAG Test Access Protocol defines how this 4-wire test bus is used to scan-in instructions and data, to execute instructions, and to scan-out the resulting data.

All test information is serially loaded into the chip via TDI and out of the chip via TDO. The Diary has the three JTAG mandatory components, a Test Access Port (TAP) controller, a set of Test Data Registers, and an Instruction Register. The TAP controller interfaces the Test Data Registers and the Instruction Register to the 4-wire test bus. The Test Data Registers apply and/or capture test data. The Instruction Register selects the Test Data Register to be accessed and the test to be performed.

The Test Data Registers consists of three different types: the Data Scan Registers (DSR), the Bypass Register (BR), and the Device Identification Register (DIR).

The TMS29F816 SCOPE Diary features an embedded Flash EEPROM array, internal circuitry for self-timed programming/erasing, and completion polling. In the erased state all bits are at a logic 1. To reprogram, all memory bits in a selected block are erased first, and then those bits that should be logic zeroes are programmed accordingly. The device is fabricated using HVCMOS flotox technology for high-reliability and very low power dissipation. It performs the erase/program operations automatically with a single 5-V supply, and it can program a single byte or any number of bytes between 1 and 32 within the same page. During programming and erasing, the completion status is available, allowing the system to maximize throughput.

SCOPE is a trademark of Texas Instruments



# TMS29F816 16 384-BIT SCOPE™ DIARY JTAG ADDRESSABLE STORAGE DEVICE

SMJS816 - NOVEMBER 1990

The TMS29F816 is divided into four independently flash erasable blocks. These block are configured as 128, 384, 512, and 1024 bytes in size. Four write-once, lock-bits can be programmed to prevent erasure and programming of each block.

The device is protected against write and erase commands during power-up and power down by an on-chip power supply reference comparator. Software sequences are used to protect against inadvertent program and erase commands during normal operation.

The TMS29F816 is available in a 1000 cycle endurance version, and is characterized for operation from 0°C to 70°C.

The TMS29F816 is offered in an 18-pin plastic leaded chip carrier package (FM suffix).

## pin descriptions


PIN NO.	1/0	DESCRIPTION
TMS	ī	Test Mode Select. Controls transition of TAP finite state machine. This input is sampled on the rising edge of TCK.
TCK	ı	Test Clock. Input clock to TAP finite state machine. All changes in state are synchronous to the test clock TCK.
TDI	. 1	Test Data In. Data input to the internal register scan path. Data on this pin is sampled on the rising edge of TCK.
TDO	0	Test Data Out. Data output from the internal register scan path. Data is updated on this pin on the falling edge of TCK.
DLA	ţ	Disable Lock A. Controls lock-bit functionally for memory array bank 0. When DLA = $V_{IL}$ , the state of lock-bit 0 (LCK0) determines whether bank 0 can be erased or programmed. When DLA = $V_{IH}$ , bank 0 can be erased or programmed irrespective of the state of lock-bit 0. (When DLA = $V_{H}$ ( $V_{H} >> V_{CC}$ ), the device enters a special manufacturing test mode.
DLB	. 1	Disable Lock B. Input that controls lock bit functionality for memory banks 1, 2 and 3. When DLB = V <sub>IL</sub> , the states of lock-bits 1, 2 and 3 (LCK1, LCK2, LCK3) determine whether their respective banks (1, 2 and 3) can be erased or programmed. When DLB = V <sub>IH</sub> , banks 1, 2 and 3 can be erased or programmed, irrespective of the state of their associated lock-bits.
Vcc	ī	5-V Power Supply. 5-V ± 10% operating power supply connection.



REV A - SMVS250 - JUNE 1990 - REVISED JANUARY 1991

- DRAM: 262 144 Words × 4 Bits
   SAM: 512 Words × 4 Bits
- Dual Port Accessibility Simultaneous and Asynchronous Access from the DRAM and SAM Ports
- Bidirectional Data Transfer Function
   Between the DRAM and the Serial Data
   Register
- Write Per Bit Feature for Selective Write to Each RAM I/O.
- Enhanced Page Mode Operation for Faster Access
- CAS-before-RAS and Hidden Refresh Modes
- RAM Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Long Refresh Period . . . Every 8 ms (Max)
- DRAM Port Is Compatible with the TMS44C256
- Up to 33 MHz Uninterrupted Serial Data Streams
- 3-State Serial I/Os Allow Easy Multiplexing of Video Data Streams
- 512 Selectable Serial Register Starting Locations
- All Inputs and Outputs TTL Compatible
- Performance Ranges: V<sub>CC</sub> ± 10%

	ACCESS	ACCESS	ACCESS	ACCESS
	TIME	TIME	TIME	TIME
	ROW	COLUMN	SERIAL	SERIAL
	ADDRESS	ENABLE	DATA	ENABLE
	(MAX)	(MAX)	(MAX)	(MAX)
	ta(R)	<sup>t</sup> a(C)	ta(SC)	ta(SE)
TMS44C250-10	100 ns	25 ns	30 ns	20 ns
TMS44C250-12	2 120 ns	30 ns	35 ns	25 ns



PIN NOMENCLATURE					
A0-A8 CAS DO0-DQ3 SE RAS SC SDQ0-SDQ3 TRG W GND/NC VCC VSS GND	Address Inputs Column Enable DRAM Data In-Out/Write Mask Bit Serial Enable Row Enable Serial Data Clock Serial Data In-Out Transfer Register/Q Output Enable Write Mask Select/Write Enable No Connect or Ground Only 5-V Supply Ground Ground (Important: not connected to internal VSS)				

Performance Ranges: V<sub>CC</sub> ± 5%

	ACCESS	ACCESS	ACCESS	ACCESS
	TIME	TIME	TIME -	TIME
	ROW	COLUMN	SERIAL	SERIAL
	ADDRESS	ENABLE	DATA	ENABLE
	(MAX)	(MAX)	(MAX)	(MAX)
	t <sub>a(R)</sub>	ta(C)	ta(SC)	<sup>t</sup> a(SE)
1MS44C250-	·1 100 ns	25 ns	30 ns	20 ns

Texas Instruments EPIC™ CMOS Process

#### description

The TMS44C250 Multiport Video RAM is a high speed, dual ported memory device. It consists of a dynamic random-access memory (DRAM) organized as 262 144 words of 4 bits each, interfaced to a serial data register, or Serial Access Memory (SAM), organized as 512 words of 4 bits each. The TMS44C250 supports three basic types of operation: random access to and from the DRAM, serial access to and from the serial register, and bidirectional transfer of data between any row in the DRAM and the serial register. Except during transfer

EPIC is a trademark of Texas Instruments Incorporated.



Copyright © 1991, Texas Instruments Incorporated

REV A — SMVS250 — JUNE 1990 — REVISED JANUARY 1991

operations, the TMS44C250 can be accessed simultaneously and asynchronously from the DRAM and SAM ports. During transfer operation, the 512 columns of the DRAM are connected to the 512 positions in the serial data register. The  $512 \times 4$  bit serial data register can be loaded from the memory row (transfer read) or else the contents of the  $512 \times 4$  bit serial data register can be written to the memory row (transfer write).

The SAM can also be configured in input mode, accepting serial data from an external device. Once the serial register within the SAM is loaded, its contents can be transferred to the corresponding column positions in any row in memory in a single memory cycle. The SAM port is designed for maximum performance. Data can be input to or accessed from the SAM at serial rates up to 33 MHz.

All inputs, outputs, and clock signals on the TMS44C250 are compatible with Series 74 TTL. All address lines and data-in are latched on-chip to simplify system design. All data-outs are unlatched to allow greater system flexibility.


The TMS44C250 employs state-of-the-art Texas Instruments EPIC™ scaled-CMOS, double level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The TMS44C250 is offered in a 28-pin small-outline J-leaded package (DZ suffix) for direct surface mounting in rows on 400-mil (5,08-mm) centers. It is also offered in a 400-mil, 28-pin zig-zag in-line package (SD suffix). Both packages are characterized for operation from 0°C to 70°C (L suffix).

The TMS44C250 and other Multiport Video RAMs are supported by a broad line of graphics processor and control devices from Texas Instruments.



## functional block diagram



## **Detailed Pin Description vs Operational Mode**

PIN	DRAM	TRANSFER	SAM
A0-A8	Row, Column Address	Row, Tap Address	
CAS	Column Enable, Output Enable	Tap Address Strobe	
DQi	DRAM Data I/O, Write Mask Bits		
SE		Serial-In Mode Enable	Serial Enable
RAS	Row Enable	Row Enable	1
sc			Serial Clock
SDQi			Serial Data I/O
TRG	Q Output Enable	Transfer Enable	
W	Write Enable, Write per Bit Select	Transfer Write Enable	
Vcc	5-V Supp	ly (typical)	
VSS	Device G	round	
GND/NC	No Conn	ect or Ground Only	
GND	System 0	Ground	

REV A - SMVS250 - JUNE 1990 - REVISED JANUARY 1991

#### operation

#### random access operation

Refer to Table 1, Functional Table, for Random Access and Transfer Operations. Random access operations are denoted by the designator "R" and transfer operations are denoted by a "T."

## transfer register select and DQ enable (TRG)

The TRG pin selects either register or random access operation as RAS falls. For random access (DRAM) mode, TRG must be held high as RAS falls. Asserting TRG high as RAS falls causes the 512 storage elements of each data register to remain disconnected from the corresponding 512-bit lines of the memory array. (Asserting TRG low as RAS falls connects the 512-bit positions in the serial register to the bit lines and indicates that a transfer will occur between the data registers and the selected memory row. See "Transfer Operation" for details.)

During random access operations, TRG also functions as an output enable for the random (Q) outputs. Whenever TRG is held high, the Q outputs are in the high-impedance state to prevent an overlap between the address and DRAM data. This organization allows the connection of the address lines to the data I/O lines but prohibits the use of the early write cycle. It also allows read-modify-write cycles to be performed by providing a three-state condition to the common I/O pins so that write data can be driven onto the pins after output read data has been externally latched.

### address (A0 through A8)

Eighteen address bits are required to decode 1 of 262 144 storage cell locations. Nine row address bits are set up on pins A0 through A8 and latched onto the chip on the falling edge of RAS. Then, the nine column address bits are set up on pins A0 through A8 and latched onto the chip on the falling edge of CAS. All addresses must be stable on or before the falling edges of RAS and CAS.

## RAS and CAS address strobes and device control clocks

 $\overline{\text{RAS}}$  is a control input that latches the states of the row address,  $\overline{\text{W}}$ ,  $\overline{\text{TRG}}$ ,  $\overline{\text{SE}}$ , and  $\overline{\text{CAS}}$ , onto the chip to invoke the various DRAM and Transfer functions of the TMS44C250.  $\overline{\text{RAS}}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{\text{CAS}}$  is a control input that latches the states of the column address.  $\overline{\text{CAS}}$  also acts as an output enable for the DRAM output pins.

## write enable, write-per-bit enable (W)

The  $\overline{W}$  pin enables data to be written to the DRAM and is also used to select the DRAM write per bit mode of operation. A logic high level on the  $\overline{W}$  input selects the read mode and logic low level selects the write mode. In an early write cycle,  $\overline{W}$  is brought low before  $\overline{CAS}$  and the DRAM output pins (DQ) remain in the high-impedance state for the entire cycle. During DRAM write cycles, holding  $\overline{W}$  low on the falling edge of  $\overline{RAS}$  will invoke the write per bit operation.

A four-bit binary code (the write-per-bit mask) is input to the device via the random DQ pins and is latched on the falling edge of  $\overline{RAS}$ . The write-per-bit mask selects which of the four random I/Os are written and which are not. After  $\overline{RAS}$  has latched the write mask on-chip, input data is driven onto the DQ pins and is latched on the falling edge of the later of  $\overline{CAS}$  or  $\overline{W}$ . If a 0 was strobed into a particular I/O pin on the falling edge of  $\overline{RAS}$ , data will not be written to that I/O. If a 1 was strobed into a particular I/O pin on the falling edge of  $\overline{RAS}$ , data will be written to that I/O.

See the corresponding timing diagrams for details. IMPORTANT: The write-per-bit operation is invoked only if  $\overline{W}$  is held low on the falling edge of  $\overline{RAS}$ . If  $\overline{W}$  is held high on the falling edge of  $\overline{RAS}$ , write per bit is not enabled and the write operation is identical to that of standard × 4 DRAMs.



REV A — SMVS250 — JUNE 1990 — REVISED JANUARY 1991

## data I/O (DQ0-DQ3)

DRAM data is written during a write or read-modify-write cycle. The falling edge of  $\overline{W}$  strobes data into the on-chip data latches. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with data setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{CAS}$  will already be low. Thus, the data will be strobed-in by  $\overline{W}$  with data setup and hold times referenced to this signal.

The three-state output buffers provide direct TTL compatability (no pullup resistors required) with a fanout of two Series 74 TTL loads. Data-out is the same polarity as data-in. The outputs are in the high impedance (floating) state as long as  $\overline{CAS}$  or  $\overline{TRG}$  is held high. Data will not appear at the outputs until after both  $\overline{CAS}$  and  $\overline{TRG}$  have been brought low. Once the outputs are valid, they remain valid while  $\overline{CAS}$  and  $\overline{TRG}$  are low.  $\overline{CAS}$  and  $\overline{TRG}$  going high returns the outputs to a high-impedance state. In an early write cycle, the outputs are always in the high-impedance state. In a register transfer operation (memory to register or register to memory), the outputs remain in the high-impedance state for the entire cycle.

#### enhanced page mode

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the TMS44C250 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as "enhanced page mode." Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{a(C)}$  max (access time from  $\overline{CAS}$  low), if  $t_{a(CA)}$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{a(C)}$  or  $t_{a(CP)}$  (access time from rising edge of  $\overline{CAS}$ ).

Enhanced page mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row address setup, row address hold, and address multiplex is thus eliminated, and a memory cycle time reduction of up to  $3 \times \text{can}$  be achieved, compared to minimum  $\overline{\text{RAS}}$  cycle times. The maximum number of columns that may be accessed is determined by the maximum  $\overline{\text{RAS}}$  low time and page mode cycle time used. The TMS44C250 allows a full page (512 cycles) of information to be accessed in read, write, or read-modify-write mode during a single  $\overline{\text{RAS}}$  low period using relatively conservative page mode cycle times.

#### refresh

A refresh operation must be performed to each row at least once every eight milliseconds to retain data. Since the output buffer is in the high-impedance state (unless  $\overline{CAS}$  is applied), the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 512 row addresses with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power.

#### CAS-before-RAS refresh

CAS-before-RAS refresh is accomplished by bringing CAS low earlier than RAS. The external row address is ignored and the refresh address is generated internally.

## GND

This pin is reserved for the manufacturer's test operation. It is an input and should be tied to system ground or left floating (no connection) to ensure proper device operation.

IMPORTANT: GND is not connected internally to V<sub>SS</sub>.



Table 1. Functional Table

T Y		RAS FALL			ADDRESS		DQ0-DQ3		FINATION
P E <sup>†</sup>	CAS	TRG	w	SE	RAS	CAS	RAS	CAS‡ W	FUNCTION
R	L	χ§	X	Х	Х	×	×	X	CAS-Before-RAS Refresh
Т	Н	L	L	L	Row Addr	Tap Point	×	×	Register to Memory Transfer (Transfer Write)
Т	н	L	L	н	Refresh Addr	Tap Point	×	х	Serial Write-mode Enable (Pseudo-Transfer Write)
Т	н	L	н	Χ.,	Row Addr	Tap Point	×	×	Memory to Register Transfer (Transfer Read)
R	Н	н	L	х	Row Addr	Col Addr	Write Mask	Valid Data	Load and use Write Mask, Write Data to Dram
R	н	Н	н	х	Row Addr	Col Addr	×	Valid Data	Normal Dram Read/Write (Non Masked)

<sup>†</sup> R = Random access operation; T = Transfer operation.

WRITE MASK = 1 write to I/O enabled.

## random port to serial port interface




Figure 1. Block Diagram Showing One Random and One Serial I/O Interface

 $<sup>\</sup>ddagger$  DQ0-3 are latched on the later of  $\overline{W}$  or  $\overline{CAS}$  falling edge.

<sup>§</sup> X = Don't care.

REV A - SMVS250 - JUNE 1990 - REVISED JANUARY 1991

### random address space to serial address space mapping

The 512 bits in each of the four data registers of the SAM are connected to the 512 column locations of each of the four random I/Os. Data can be accessed in or out of the SAM starting at any of the 512 data bit locations. This start location is selected by addresses A0 through A8 on the falling edge of CAS during any transfer cycle. The SAM is accessed starting from the selected start address, proceeding from the lowest to the highest significant bits. After the most significant bit position (511) is accessed, the serial counter wraps around such that bit 0 is accessed on the next clock pulse. The selected start address is stored and used for all subsequent transfer cycles until CAS is again brought low during any transfer cycle. Thus, the start address can be set once and CAS held high during all subsequent transfer cycles and the start address point will not change regardless of data present on A0 through A8.

### transfer operations

As illustrated in Table 1, the TMS44C250 supports three basic transfer modes of operation:

- 1. Write Transfer (SAM to DRAM)
- 2. Pseudo Write Transfer (Switches serial port from serial out mode to serial in mode. No actual data transfer takes place between the DRAM and the SAM.)
- 3. Read Transfer (Transfer entire contents of DRAM to SAM)

## transfer register select (TRG)

Transfer operations between the memory array and the data registers are invoked by bringing  $\overline{TRG}$  low before  $\overline{RAS}$  falls. The states of  $\overline{W}$  and  $\overline{SE}$ , which are also latched on the falling edge of  $\overline{RAS}$ , determine which transfer operation will be invoked. (See Table 2.)

During read transfer cycles, TRG going high causes the addressed row of data to be transferred into the data register. Although the previous data in the data register is overwritten, the last bit of data appearing at SDQ before TRG goes high will remain valid until the first positive transition of SC after TRG goes high. The data at SDQ will then switch to new data beginning from the selected start, or "tap," position.

### transfer write enable (W)

In register transfer mode,  $\overline{W}$  determines whether a read or a write transfer will occur. To perform a write transfer,  $\overline{W}$  and  $\overline{SE}$  are held low as  $\overline{RAS}$  falls. If  $\overline{SE}$  is high during this transition, no transfer of data from the data register to the memory array occurs, but the SDQs are put into the input mode. This allows serial data to be input into the SAM. To perform a read transfer operation,  $\overline{W}$  is held high and  $\overline{SE}$  is a Don't Care as  $\overline{RAS}$  falls. This cycle also puts the SDQs into the read mode, allowing serial data to be shifted out of the data register. (See Table 2.)

## column enable (CAS)

If  $\overline{\text{CAS}}$  is brought low during a control cycle, the address present on the pins A0 through A8 will become the new register start location. If  $\overline{\text{CAS}}$  is held high during a control cycle, the previous tap address will be retained from the last transfer cycle in which  $\overline{\text{CAS}}$  went low to set the tap address.

#### addresses (A0 through A8)

Nine address bits are required to select one of the 512 possible rows involved in the transfer of data to or from the data registers. The states of A0-A8 are latched on the fallling edge of RAS to select one of 512 rows for the transfer operation.

To select one of the 512 positions in the SAM from which the first serial data will be accessed, the appropriate 9-bit column address (A0-A8) must be valid when  $\overline{CAS}$  falls. However, the  $\overline{CAS}$  and start (tap) position need not be supplied every cycle, only when changing to a different start position.

## serial access operation

Refer to Tables 2 and 3 for the following discussion on serial access operation.



REV A - SMVS250 - JUNE 1990 - REVISED JANUARY 1991

#### serial clock (SC)

Data (SDQ) is accessed in or out of data registers on the rising edge of SC. The TMS44C250 is designed to work with a wide range of clock duty cycles to simplify system design. Since the data registers comprising the SAM are of static design, there are no SAM refresh requirements and there is no minimum SC clock operating frequency.

## serial data input/output (SDQ0-SDQ3)

SD and SQ share a common I/O pin. Data is input to the device when  $\overline{SE}$  is low during write mode and data is output from the device when  $\overline{SE}$  is low during read mode. The data in the SAM will be accessed in the direction from least significant bit to most significant bit. The data registers operate modulo 512. Thus, after bit 511 is accessed, the next bits to be accessed will be bits 00, 01, 02, and so on.

## serial enable (SE)

The Serial Enable pin has two functions: first, it is latched on the falling edge of  $\overline{RAS}$ , with both  $\overline{TRG}$  and  $\overline{W}$  low to select one of the transfer functions (see Table 3.) If  $\overline{SE}$  is low during this transition, then a transfer write occurs. If  $\overline{SE}$  is high as  $\overline{RAS}$  falls, then a write mode control cycle is performed. The function of this cycle is to switch the SDQs from the output mode to the input mode, thus allowing data to be shifted into the data register. NOTE: All transfer read and serial mode enable (pseudo transfer write) operations will perform a memory refresh operation on the selected row.

Second, during serial access operations,  $\overline{SE}$  is used as an SDQ enable/disable. In the write mode,  $\overline{SE}$  is used as an input enable.  $\overline{SE}$  high disables the input and  $\overline{SE}$  low enables the input. To take the device out of the write mode and into the read mode, a transfer read cycle must be performed. The read mode allows data to be accessed from the data register. While in the read mode,  $\overline{SE}$  high disables the output and  $\overline{SE}$  low enables the output.

IMPORTANT: While  $\overline{SE}$  is held high, the serial clock is NOT disabled. Thus, external SC pulses will increment the internal serial address counter regardless of the state of  $\overline{SE}$ . This ungated serial clock scheme minimizes access time of serial output from  $\overline{SE}$  low since the serial clock input buffer and the serial address counter are not disabled by  $\overline{SE}$ .

**Table 2. Transfer Operation Logic** 

[	TRG	W	SE	MODE
ſ	L	L	L	Register to memory (write) transfer
	L	L	Н	Serial write mode enable
ı	L	Н	Х	Memory to register (read) transfer

NOTE: Above logic states are assumed valid on the falling edge of RAS.

Table 3. Serial Operation Logic

LAST TRANSFER CYCLE	SE	SDQ
Serial write mode enable†	L	Input enable
Serial write mode enable†	н	Input disable
Memory to register	L	Output enabled
Memory to register	Н	Hi-Z

<sup>†</sup>Pseudo transfer write

#### power up

To achieve proper device operation, an initial pause of 200  $\mu$ s is required after power up, followed by a minimum of eight  $\overline{RAS}$  cycles or eight  $\overline{CAS}$ -before- $\overline{RAS}$  cycles, a memory-to-register transfer cycle and two SC cycles.



REV A — SMVS250 — JUNE 1990 — REVISED JANUARY 1991

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Voltage on any pin except DQ and S	DQ (see Note 1) – 1 V to 7 V
Voltage on DQ and SDQ (see Note	) – 1'V to V <sub>CC</sub>
	0 V to 7 V
Short circuit output current (per outp	ut) 50 mA
Power dissipation	1 W
Operating free-air temperature range	
Storage temperature range	– 65°C to 150°C
tracage beyond those listed wader "Aback to Mark	anna Datingall many agree agreement describe the device. This is a store retire and the

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

			MIN	NOM	MAX	UNIT
\/	Cupalii Valtaga	TMS44C250-1	4.75	5	5.25	
Vcc	Supply Voltage	TMS44C250-10, TMS44C250-12	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage			0		V
VIH	High-level input vo	ltage	2.4		Vcc	V
V <sub>IL</sub>	Low-level input vo	Itage (see Note 2)	- 1.0		8.0	٧
Vон	High-level output v	/oltage	2.4		Vcc	V
VOL	Low-level output v	olage	-1		0.4	٧
TA	Operating free-air	temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

REV A — SMVS250 — JUNE 1990 — REVISED JANUARY 1991

# electrical characteristics over full ranges of recommended operating conditions

	PARAMETER		TEST CONDITIONS	TMS44C250-1 TMS44C250-10		TMS44C250-12		UNIT
			[	MIN	MAX	MIN MAX		•
Voн	High level output voltage		I <sub>OH</sub> = - 5.0 mA	2.4		2.4		٧
VOL	Low level output voltage		I <sub>OL</sub> = 4.2 mA		0.4		. 0.4	٧
_		TMS44C250-10, TMS44C250-12	V <sub>I</sub> = 0 V to 5.8 V, V <sub>CC</sub> = 5.5 V All other pins = 0 V to V <sub>CC</sub>		±10		±10	μΑ
IL.	Input leakage current	TMS44C250-1	V <sub>I</sub> = 0 V to 5.55 V, V <sub>CC</sub> = 5.25 V All other pins = 0 V to V <sub>CC</sub>		±10		±10	μΑ
lo	Output leakage current (see Note 3)	TMS44C250-10, TMS44C250-12	V <sub>O</sub> = 0 V to V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V		±10		±10	μΑ
Ю	Output leakage current (see Note 3)	TMS44C250-1	V <sub>O</sub> = 0 V to V <sub>CC</sub> , V <sub>CC</sub> = 5.25 V		±10		±10	μΑ

	PARAMETER	SAM PORT	TMS440 TMS440		TMS44	C250-12	UNIT
			MIN MAX		MIN	MIN MAX	
lCC1	Operation current t <sub>c(RW)</sub> = Minimum	Standby		90		80	
ICC1A	$t_{C(SC)} = Minimum$	Active		110		95	
lCC2	Standby current, All clocks = VCC	Standby		10		10	
ICC2A	t <sub>C</sub> (SC) = Minimum	Active		35		35	ĺ
Іссз	RAS-only refresh current, t <sub>c(RW)</sub> = Minimum	Standby		90		80	
ІССЗА	$t_{C(SC)} = Minimum$	Active		110		95	mA
ICC4	Page mode current, t <sub>C(P)</sub> = Minimum	Standby		50		45	
ICC4A	$t_{C(SC)} = Minimum$	Active		60		55	' · ·
<sup>1</sup> CC5	CAS-before-RAS current, tc(RW) = Minimum	Standby		90		80	
ICC5A	$t_{C(SC)} = Minimum$	Active		110		95	
ICC6	Data transfer current, t <sub>C(RW)</sub> = Minimum	Standby		90		80	
ICC6A	t <sub>C</sub> (SC) = Minimum	Active		110		95	

NOTE 3: SE is disabled for SDQ output leakage tests.

REV A - SMVS250 - JUNE 1990 - REVISED JANUARY 1991

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 4)

	PARAMETER	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	6	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	7	pF
C <sub>i(W)</sub>	Input capacitance, write enable input	7	pF
C <sub>i(SC)</sub>	Input capacitance, serial clock	7	pF
C <sub>i(SE)</sub>	Input capacitance, serial enable	7	pF
C <sub>i(TRG)</sub>	Input capacitance, transfer register input	7	pF
C <sub>0</sub> (O)	Output capacitance, SDQ and DQ	7	pF

NOTE 4:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V for TMS44C250-10, and TMS44C250-12; 5 V  $\pm$  0.25 V for TMS44C250-1, and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

PARAMETER		TEST	ALT.	TMS44C250-1 TMS44C250-10		TMS44C250-12		UNIT	
	, anome len	CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	OMI	
ta(C)	Access time from CAS	t <sub>d</sub> (RLCL) = MAX	tCAC	0	25		30	ns	
tA(CA)	Access time from column address	td(RLCL) = MAX	†CAA		50		60	ns	
ta(CP)	Access time from CAS high	td(RLCL) = MAX	tCAP		55	[	65	ns	
ta(R)	Access time from RAS	td(RLCL) = MAX	tRAC		100		120	ns	
ta(G)	Access time of Q from TRG low		<sup>†</sup> OEA		25		30	ns	
ta(SQ)	Access time of SQ from SC high	C <sub>L</sub> = 50 pF	tSCA		30		35	ns	
ta(SE)	Access time of SQ from SE low	C <sub>L</sub> = 50 pF	t <sub>SEA</sub>		20		25	ns	
tdis(CH)	Random output disable time from CAS high	C <sub>L</sub> = 100 pF	tOFF	0	20	0	20	ns	
tdis(G)	Random output disable time from TRG high	CL = 100 pF	tOEZ	0	20	0	20	ns	
tdis(SE)	Serial output disable time from SE high	C <sub>L</sub> = 50 pF	tSEZ	0	20	0	20	ns	

NOTE 5: Switching times assume C<sub>L</sub> = 100 pF unless otherwise noted (see Figure 2).

REV A — SMVS250 — JUNE 1990 — REVISED JANUARY 1991

# timing requirements over recommended ranges of supply voltage and operating free-air temperature $\!\!\!\!^{\dagger}$

		ALT.	TMS44C250-1 TMS44C250-10		TMS44C250-12		UNIT
,	•	SYMBOL	MIN	MAX	MIN	MAX	0
tc(rd)	Read cycle time (see Note 6)	tRC	190		220		ns
tc(W)	Write cycle time	twc	190		220		ns
tc(rdW)	Read-modify-write cycle time	tRWC	250		290		ns
t <sub>C</sub> (P)	Page-mode read, write cycle time	tPC	60		70		ns
t <sub>c</sub> (RDWP)	Page-mode read-modify-write cycle time	tRWC	105		125		ns
tc(TRD)	Transfer read cycle time	tRC	190		220		ns
tc(TW)	Transfer write cycle time	twc	190		220		ns
tc(SC)	Serial clock cycle time (see Note 7)	tscc	30		35	-	ns
tw(CH)	Pulse duration, CAS high	tCP	10		15		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	tCAS	25	75 000	30	75 000	ns
tw(RH)	Pulse duration, RAS high	t <sub>RP</sub>	80		90	*****	ns
tw(RL)	Pulse duration, RAS low (see Note 9)	tRAS	100	75 000	120	75 000	ns
tw(WL)	Pulse duration, W low	twp	25		25		ns
tw(TRG)	Pulse duration, TRG low		25		35		ns
tw(SCH)	Pulse duration, SC high	tsc	10		12.		ns
tw(SCL)	Pulse duration, SC low	tSCP	10		12		ns
t <sub>su(CA)</sub>	Column address setup time	tASC	0		0		ns
<sup>t</sup> su(RA)	Row address setup time	tASR	0	****	0		ns
t <sub>su</sub> (WMR)	W setup time before RAS low	twsR	0		0		ns
tsu(DQR)	DQ setup time before RAS low	tMS	0		0		ns
t <sub>su</sub> (TRG)	TRG setup time before RAS low	tTLS	0		0	-	ns
tsu(SE)	SE setup time before RAS low	tESR	0		0		ns
t <sub>su(DCL)</sub>	Data setup time before CAS low	tDSC	0		0		ns
t <sub>su(DWL)</sub>	Data setup time before W low	tDSW	0		0		ns
<sup>t</sup> su(rd)	Read command setup time	tRCS	0		0		ns
t <sub>su</sub> (WCL)	Early write command setup time before CAS low	twcs	- 5		- 5		ns
t <sub>su(WCH)</sub>	Write setup time before CAS high	tCWL	25		30		ns
t <sub>su</sub> (WRH)	Write setup time before $\overline{RAS}$ high with $\overline{TRG} = \overline{W} = low$	tRWL	25	<del></del>	30		ns
tsu(SDS)	SD setup time before SC high	tsds	3		3		ns
th(CLCA)	Column address hold time after CAS low	tCAH	20		20		ns
th(RA)	Row address hold time after RAS low	tRAH	15		15		ns

## Continued next page.

† Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

NOTES: 6. All cycle times assume  $t_1 = 5$  ns.

- 7. When the odd tap is used (tap address can be 0-511, and odd taps are 1,3,5, etc.), the cycle time for SC in serial data out cycle needs to be 50 ns minimum.
- 8. In a read-modify-write cycle,  $t_d(CLWL)$  and  $t_{SU(WCH)}$  must be observed. Depending on the user's transition times, this may require additional  $\overline{CAS}$  low time  $[t_W(CL)]$ .
- 9. In a read-modify-write cycle,  $t_{d(RLWL)}$  and  $t_{su(WRH)}$  must be observed. Depending on the user's transition times, this may require additional  $\overline{RAS}$  low time  $[t_{W(RL)}]$ .



REV A - SMVS250 - JUNE 1990 - REVISED JANUARY 1991

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) $^{\dagger}$

		ALT. SYMBOL	4	TMS44C250-1 TMS44C250-10		C250-12	UNIT
		STWIBOL	MIN	MAX	MIN	MAX	
th(TRG)	TRG hold time after RAS low	<sup>‡</sup> TLH	15		15		ns
th(SE)	SE hold time after RAS low with TRG = W = low	tREH	15		15		ns
th(RWM)	Write mask, transfer enable hold time after RAS low	tRWH	15		15		ns
th(RDQ)	DQ hold time after RAS low (write mask operation)	t <sub>MH</sub>	15		15		ns
th(RLCA)	Column address hold time after RAS low (see Note 9)	t <sub>AR</sub>	45		45		ns
th(CLD)	Data hold time after CAS low	t <sub>DH</sub>	20		25		ns
<sup>t</sup> h(RLD)	Data hold time after RAS low (see Note 10)	t <sub>DHR</sub>	45		50		ns
<sup>t</sup> h(WLD)	Data hold time after $\overline{W}$ low	t <sub>DH</sub>	20		25		ns
<sup>t</sup> h(CHrd)	Read hold time after CAS (see Note 11)	tRCH	0		Ö		ns
<sup>t</sup> h(RHrd)	Read hold time after RAS (see Note 11)	tRRH	10		10		ns
<sup>t</sup> h(CLW)	Write hold time after CAS low	twch	25		30		ns
<sup>t</sup> h(RLW)	Write hold time after RAS low (see Note 10)	twcr	50		55		ns
th(WLG)	TRG hold time after W low (see Note 12)	<sup>t</sup> OEH	25		30		ns
th(SDS)	SD hold time after SC high	tSDH	5		5		ns
th(SHSQ)	SQ hold time after SC high	tsон	10		10		ns
td(RLCH)	Delay time, RAS low to CAS high	tCSH	100		120		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		· ns
td(CLRH)	Delay time, CAS low to RAS high	tRSH	30		35	i	ns
<sup>t</sup> d(CLWL)	Delay time, CAS low to W low (see Notes 13 and 14)	tCWD	55		65		ns
td(RLCL)	Delay time, RAS low to CAS low (see Notes 15 and 16)	tRCD	25	75	25	90	ns
td(CARH)	Delay time, column address to RAS high	<sup>t</sup> RAL	50		60		ns
<sup>t</sup> d(RLWL)	Delay time, RAS low to W low (see Note 13)	tRWD	130		155		ns
td(CAWL)	Delay time, column address to $\overline{W}$ low (see Note 13)	tAWD	85		100		ns
td(RLCH)	Delay time, RAS low to CAS high (see Note 11)	tCHR	25		25		ns
td(CLRL)	Delay time, CAS low to RAS low (see Note 17)	tCSR	10		10		ns
<sup>t</sup> d(RHCL)	Delay time, RAS high to CAS low (see Note 17)	tRCP	5		5		ns
<sup>t</sup> d(CLGH)	Delay time, CAS low to TRG high	t <sub>CTH</sub>	25		35		ns
td(GHD)	Delay time, TRG high before data applied at DQ		25		30		ns
td(RLTH)	Delay time, RAS low to TRG high	tRTH	90		95		ns

## Continued next page.

- † Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.
- NOTES: 9. In a read-modify-write cycle, t<sub>d</sub>(RLWL) and t<sub>SU(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time [t<sub>w</sub>(RL)].
  - 10. The minimum value is measured when  $t_{\mbox{\scriptsize d(RLCL)}}$  is set to  $t_{\mbox{\scriptsize d(RLCL)}}$  min as a reference.
  - 11. Either th(RHrd) or t(CHrd) must be satisfied for a read cycle.
  - 12. Output enable controlled write. Output remains in the high-impedance state for the entire cycle.
  - 13. Read-modify-write operation only.
  - 14. TRG must disable the output buffers prior to applying data to the DQ pins.
  - 15. Read cycles only.
  - 16. Maximum value specified only to guarantee RAS access time.
  - 17. CAS-before-RAS refresh operation only.



# timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)†

		ALT. SYMBOL	TMS440		TMS440	250-12	UNIT
		STMBOL	MIN	MAX	MIN	MAX	
td(RLSH)	Delay time, RAS low to first SC high after TRG high (see Note 18)	tRSD	130		135		ns
td(CLSH)	Delay time, CAS low to first SC high after TRG high (see Note 18)	tCSD	40		45		ns
td(SCTR)	Delay time, SC high to TRG high (see Notes 18 and 19)	tTSL	10		15		ns
td(THRH)	Delay time, TRG high to RAS high (see Note 18)	†TRD	- 10		- 10		ns
td(SCRL)	Delay time, SC high to $\overline{RAS}$ low with $\overline{TRG} = \overline{W} = low$ (see Notes 20 and 21)	tsrs	10		10		ns
td(SCSE)	Delay time, SC high to SE high in serial input mode		20		20		ns
td(RHSC)	Delay time, RAS high to SC high (see Note 21)	tSRD	25		30		ns
td(THRL)	Delay time, TRG high to RAS low (see Note 22)	tTRP	tw(RH)		tw(RH)		ns
td(THSC)	Delay time, TRG high to SC high (see Note 22)	tTSD	35		40		ns
td(SESC)	Delay time, SE low to SC high (see Note 23)	tsws	10		15		ns
trf(MA)	Refresh time interval, memory	tREF		8		8	ms
tt	Transition time	tŢ	3	50	3	50	ns

<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

- NOTES: 18. Memory to register (read) transfer cycles only.
  - 19. In a transfer read cycle, the state of SC when TRG rises is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when TRG goes high.
  - 20. In a transfer write cycle, the state of SC when RAS falls is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when RAS goes low.
  - 21. Register to memory (write) transfer cycles reserved only.
  - 22. Memory to register (read) and register to memory (write) transfer cycles only.
  - 23. Serial data-in cycles only.

## PARAMETER MEASUREMENT INFORMATION






Figure 2. Load Circuit

# read cycle timing




## early write cycle timing



NOTE 24: See "Write Cycle State Table" for the logic state of "1", "2", and "3".

# delayed write cycle timing




NOTE 24: See "Write Cycle State Table" for the logic state of "1", "2", and "3".

REV A — SMVS250 — JUNE 1990 — REVISED JANUARY 1991

# write cycle state table


	STATE				
CYCLE	1	2	3		
Write mask load/use Write DQs to I/Os	L	Write Mask	Valid Data		
Normal early or late Write operation	Н	Don't Care	Valid Data		

## read-write/read-modify-write cycle timing



NOTE 24: See "Write Cycle State Table" for the logic state of "1", "2", and "3". Same logic as delayed write cycle.

## enhanced page-mode read cycle timing




NOTE 25: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.

 $<sup>^{\</sup>dagger}$  Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent.  $^{\ddagger}$  Output may go from high-impedance state to an invalid data state prior to the specified access time.

REV A — SMVS250 — JUNE 1990 — REVISED JANUARY 1991

## enhanced page mode write cycle timing




<sup>†</sup> Referenced to CAS or W, whichever occurs last.

NOTES: 24. See "Write Cycle State Table" for the logic state of "1", "2", and "3".

26. A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. TRG must remain high throughout the entire page-mode operation if the late write feature is used, to guarantee page-mode cycle time. If the early write cycle timing is used, the state of TRG is a Don't Care after the minimum period th(TRG) from the falling edge of RAS.

## enhanced page-mode read-modify-write cycle timing




<sup>†</sup> Output may go from the high-impedance state to an invalid data state prior to the specified access time.


NOTES: 24. See "Write Cycle State Table" for the logic state of "1", "2", and "3".

<sup>27.</sup> A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

# RAS-only refresh timing




# CAS-before-RAS refresh






## hidden refresh cycle timing



## write-mode control pseudo write transfer timing


The write-mode control cycle is used to change the SDQs from the output mode to the input mode. This allows serial data to be written into the data register. The diagram below assumes that the device was originally in the serial read mode.



NOTES: 28. Random-mode Q outputs remain in the high-impedance state for the entire write-mode control.

29. SE must be high as RAS falls in order to perform a write-mode control cycle.


## data register to memory timing, serial input enabled



NOTES: 30. Random mode Q outputs remain in the high-impedance state for the entire data register to memory transfer cycle. This cycle is used to transfer data from the data register to the memory array. Every one of the 512 locations in each data register is written into the corresponding 512 columns of the selected row. Data in the data register may proceed from a serial shift-in or from a parallel load from one of the memory array rows. The above diagram assumes that the device is in the serial write mode (i.e., SD is enabled by a previous write mode control cycle, thus allowing data to be shifted-in).


- 31. Successive transfer writes can be performed without serial clocks for applications requiring fast memory array clears.
- 32. SC transitions are not allowed between RAS low and TRG high.
- 33. For multiple transfer write operation; a transfer read cycle needs to be done from the same row after the first transfer write is carried out, then do multiple transfer write for subsequent rows.





- NOTES: 34. Random mode (Q outputs) remain in the high-impedance state for the entire memory to data register transfer cycle. The memory to data register transfer cycle is used to load the data registers in parallel from the memory array. The 512 locations in each data register are written into from the 512 corresponding columns of the selected row. The data that is transferred into the data registers may be either shifted out or transferred back into another row.
  - 35. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), thus allowing data to be shifted out of the registers. Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive transition of SC.


### serial data-in timing



The serial data-in cycle (SD) is used to input serial data into the data registers. Before data can be written into the data registers via SD, the device must be put into the write mode by performing a write mode control, or pseudo-transfer, cycle. Transfer write cycles occurring between the write mode control cycle and the subsequent writing of data will take the device out of the write mode. However, a transfer read cycle during that time will take the device out of the write mode and put it into the read mode, thus disabling the input of data. Data will be written starting at the location specified by the input address loaded on the previous transfer cycle.

While accessing data in the serial data registers, the state of  $\overline{TRG}$  is a Don't Care as long as  $\overline{TRG}$  is held high when  $\overline{RAS}$  goes low to prevent data transfers between memory and data registers.

## serial data-out timing



- NOTES: 7. When the odd tap is used (tap addresses can be 0-511, and odd taps are 1,3,5 ... etc.), the cycle time for SC in serial data out cycle needs to be 50 ns minimum.
  - 36. While reading data through the serial data register, the state of TRG is a Don't Care as long as TRG is held high when RAS goes low. This is to avoid the initiation of a register to memory or memory to register data transfer operation.


The serial data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer read cycle. Transfer write cycles occurring between the transfer read cycle and the subsequent shifting out of data will not take the device out of the read mode. But a write mode control cycle at that time will take the device out of the read mode and put it in the write mode, thus not allowing the reading of data.



SMVS251F -- AUGUST 1988 -- REVISED DECEMBER 1990

This Data Sheet Is Applicable to All TMS44C251s Symbolized With Revision "I" and Subsequent Revisions as Described on Page 8-71.

- DRAM: 262 144 Words × 4 Bits
   SAM: 512 Words × 4 Bits
- Dual Port Accessibility Simultaneous and Asynchronous Access from the DRAM and SAM Ports
- Bidirectional Data Transfer Function Between the DRAM and the Serial Data Register
- 4 x 4-Block Write Feature for Fast Area Fill Operations. As Many as Four Memory Address Locations Written Per Cycle From an On-Chip Color Register
- Write-Per-Bit Feature for Selective Write to Each RAM I/O. Two Write-Per-Bit Modes to Simplify System Design
- Enhanced Page Mode Operation for Faster Access
- CAS-Before-RAS and Hidden Refresh Modes
- RAM Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Long Refresh Period . . . Every 8 ms (Max)
- DRAM Port Is Compatible with the TMS44C256
- Up to 33 MHz Uninterrupted Serial Data Streams
- Split Serial Data Register for Simplified Realtime Register Reload
- 3-State Serial I/Os Allow Easy Multiplexing of Video Data Streams
- 512 Selectable Serial Register Starting Locations
- All Inputs and Outputs TTL Compatible
- Texas Instruments EPIC<sup>™</sup> CMOS Process



<sup>†</sup>The packages shown here are for pinout reference only and are not drawn to scale.

PIN NOMENCLATURE					
A0-A8 CAS DQ0-DQ3 SE RAS SC SDQ0-SDQ3 TRG W DSF QSF VCC VSS NC/GND	Address Inputs Column Enable DRAM Data In-Out/Write Mask Bit Serial Enable Row Enable Serial Data Clock Serial Data In-Out Transfer Register/Q Output Enable Write Mask Select/Write Enable Special Function Select Split-Register Activity Status 5-V Supply Ground No Connect/Ground (Important:				

#### Performance Ranges:

V<sub>CC</sub> ± 5%

	ACCESS TIME ROW ADDRESS (MAX) ta(R)	ACCESS TIME COLUMN ENABLE (MAX) ta(C)	ACCESS TIME SERIAL DATA (MAX) ta(SQ)	ACCESS TIME SERIAL ENABLE (MAX) ta(SE)	
TMS44C251-1	100 ns	25 ns	30 ns	20 ns	
	Vcc	± 10%			
TMS44C251-10		25 ns 30 ns	30 ns 35 ns	20 ns 25 ns	

EPIC is a trademark of Texas Instruments Incorporated.

SMVS251F -- AUGUST 1988 -- REVISED DECEMBER 1990

## description

The TMS44C251 multiport video RAM is a high speed, dual ported memory device. It consists of a dynamic random-access memory (DRAM) organized as 262 144 words of 4 bits each interfaced to a serial data register, or Serial Access Memory (SAM), organized as 512 words of 4 bits each. The TMS44C251 supports three basic types of operation: random access to and from the DRAM, serial access to and from the serial register, and bidirectional transfer of data between any row in the DRAM and the serial register. Except during transfer operations, the TMS44C251 can be accessed simultaneously and asynchronously from the DRAM and SAM ports. During transfer operations, the 512 columns of the DRAM are connected to the 512 positions in the serial data register. The 512 × 4 bit serial data register can be loaded from the memory row (transfer read), or else the contents of the 512 × 4 bit serial data register can be written to the memory row (transfer write).

The TMS44C251 is equipped with several features designed to provide higher system-level bandwidth and simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates can be achieved by the device's 4 × 4 Block Write mode. The Block Write mode allows four bits of data present in an on-chip color data register to be written to any combination of four adjacent column address locations. As many as 16 bits of data can be written to memory during each  $\overline{CAS}$  cycle time. Also on the DRAM port, a write mask register provides a persistent write-per-bit mode without repeated mask loading.

On the serial register, or SAM port, the TMS44C251 offers a split-register transfer read (DRAM to SAM) option, which enables realtime register reload implementation for truly continuous serial data streams without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. This new realtime register reload implementation allows truly continuous serial data. For applications not requiring realtime register reload (for example, reloads done during CRT retrace periods), the single register mode of operation is retained to simplify design. The SAM can also be configured in input mode, accepting serial data from an external device. Once the serial register within the SAM is loaded, its contents can be transferred to the corresponding column positions in any row in memory in a single memory cycle.

The SAM port is designed for maximum performance. Data can be input to or accessed from the SAM at serial rates up to 33 MHz. During a split-register mode of operation, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate open-drain output, designated QSF, is included to indicate which half of the serial register is active at any given time in the split register mode.

All inputs, outputs, and clock signals on the TMS44C251 are compatible with Series 74 TTL. All address lines and data-in are latched on-chip to simplify system design. All data-outs are unlatched to allow greater system flexibility.


The TMS44C251 employs state-of-the-art Texas Instruments EPIC<sup>™</sup> scaled-CMOS, double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The TMS44C251 is offered in a 28-pin small-outline J-lead package (DZ suffix) for direct surface mounting in rows on 400-mil (5,08-mm) centers. It is also offered in a 400-mil, 28-pin zig-zag in-line package (SD suffix). Both packages are characterized for operation from 0°C to 70°C (L suffix).

The TMS44C251 and other Multiport Video RAMs are supported by a broad line of graphics processor and control devices from Texas Instruments, including the TMS34020 Graphics System Processor.



# functional block diagram



# **Detailed Pin Description vs Operational Mode**

PIN	DRAM	TRANSFER	SAM
A0-A8	Row, Column Address	Row, Tap Address	
CAS .	Column Enable, Output Enable	Tap Address Strobe	
DQi	DRAM Data I/O, Write Mask Bits		
DSF	Block Write Enable	Split-Register Enable	
	Persistent Write-per-Bit Enable	Alternate Write Transfer Enable	
	Color Register Load Enable		
	Write-per-Bit Mask Load Enable		
RAS	Row Enable	Row Enable	
SE		Serial-In Mode Enable	Serial Enable
sc			Serial Clock
SDQi			Serial Data I/O
TRG	Q Output Enable	Transfer Enable	
W	Write Enable, Write-per-Bit Select	Transfer Write Enable	
QSF			Split Register
			Active Status
Vcc	5-V Supp	ly (typical)	
Vss	Device G	round	
NC/GND	Make No	External Connection or Tie to Syste	em Ground



SMVS251F — AUGUST 1988 — REVISED DECEMBER 1990

### operation

#### random-access operation

Refer to Table 1, Function Table, for Random-Access and Transfer Operations. Random-access operations are denoted by the designator "R" and transfer operations are denoted by a "T".

#### transfer register select and DQ enable (TRG)

The TRG pin selects either register or random-access operation as RAS falls. For the random-access (DRAM) mode, TRG must be held high as RAS falls. Asserting TRG high as RAS falls causes the 512 storage elements of each data register to remain disconnected from the corresponding 512-bit lines of the memory array. (Asserting TRG low as RAS falls connects the 512-bit positions in the serial register to the bit lines and indicates that a transfer will occur between the data registers and the selected memory row. See "Transfer Operation" for details.)

During random-access operations, TRG also functions as an output enable for the random (Q) outputs. Whenever TRG is held high, the Q outputs are in the high-impedance state to prevent an overlap between the address and DRAM data. This organization allows the connection of the address lines to the data I/O lines but prohibits the use of the early write cycle. It also allows read-modify-write cycles to be performed by providing a three-state condition to the common I/O pins so that write data can be driven onto the pins after output read data has been externally latched.

## address (A0 through A8)

Eighteen address bits are required to decode 1 of 262 144 storage cell locations. Nine row address bits are set up on pins A0 through A8 and latched onto the chip on the falling edge of RAS. Then, the nine column address bits are set up on pins A0 through A8 and latched onto the chip on the falling edge of CAS. All addresses must be stable on or before the falling edges of RAS and CAS.

### RAS and CAS address strobes and device control clocks

RAS is a control input that latches the states of the row address, W, TRG, SE, CAS, and DSF onto the chip to invoke the various DRAM and Transfer functions of the TMS44C251. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is a control input that latches the states of the column address and DSF to control various DRAM and Transfer functions. CAS also acts as an output enable for the DRAM output pins.

## special function select (DSF)

The Special Function Select input is latched on the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ , similarly to an address, and serves four functions. First, during write cycles DSF invokes persistent write-per-bit operation. If  $\overline{TRG}$  is high,  $\overline{W}$  is low, and DSF is low on the falling edge of  $\overline{RAS}$ , the write mask will be reloaded with the data present on the DQ pins. If DSF is high, the mask will not be reloaded but will retain the data from the last mask reload cycle.

Second, DSF is used to change the internally stored write-per-bit mask register (or write mask) via the load write mask cycle. The data present on the DQ pins when  $\overline{W}$  falls is written to the write mask rather than to the addressed memory location. See "Delayed Write Cycle Timing" and the accompanying "Write Cycle State Table" in the timing diagram section. Once the write mask is loaded, it can be used on subsequent masked write-per-bit cycles. This feature allows systems with a common address and data bus to use the write-per-bit feature, eliminating the time needed for multiplexing the write mask and input data on the data bus.

Third, DSF is used to load an on-chip four-bit data, or "color", register via the Load Color Register cycle. The contents of this register can subsequently be written to any combination of four adjacent column memory locations using the  $4 \times 4$ -Block Write feature. The load color register cycle is performed using normal write cycle timing except that DSF is held high on the falling edges of  $\overline{AAS}$  and  $\overline{CAS}$ . Once the color register is loaded, it retains data until power is lost or until another load color register cycle is performed.




SMVS251F -- AUGUST 1988 -- REVISED DECEMBER 1990

After loading the color register, the block write cycle can be enabled by holding DSF high on the falling edge of  $\overline{\text{CAS}}$ . During block write cycles, only the seven most significant column addresses (A2-A8) are latched on the falling edge of  $\overline{\text{CAS}}$ . The two least significant addresses (A0-A1) are replaced by the four DQ bits, which are also latched on the later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  falling. These four bits are used as an address mask and indicate which of the four column address locations addressed by A2-A8 will be written with the contents of the color register during the write cycle, and which ones will not. DQ0 enables a write to column address A1 is low, A0 is low; DQ1 enables a write to A1 is low, A0 is high; DQ2 enables a write to A1 is high, A0 is low; and DQ3 enables a write to A1 is high, A0 is high. A logic high level enables a write and a logic low level disables the write. A maximum of 16 bits can be written to memory during each  $\overline{\text{CAS}}$  cycle (see Figure 1, Block Write Diagram).

Fourth, the DSF pin is used to invoke the split-register transfer and serial access operation, described in the sections "Transfer Operation" and "Serial Operation".





<sup>†</sup> W must be low during the Block Write Cycle.

- 1. Refresh Address
- 2. Row Address
- 3. Block Address (A2-A8)
- Color Register Data
- Column Mask Data 5.
- DQ Mask Data

= Don't Care 

Figure 1. Block Write Diagram

#### write enable, write-per-bit enable $(\overline{W})$

The W pin enables data to be written to the DRAM and is also used to select the DRAM write-per-bit mode of operation. A logic level high on the W input selects the read mode and a logic low level selects the write mode. In an early write cycle, W is brought low before CAS, and the DRAM output pins (DQ) remain in the high-impedance state for the entire cycle. During DRAM write cycles, holding W low on the falling edge of RAS will invoke the write-per-bit operation. Two modes of write-per-bit operation are supported.



<sup>‡</sup> DQ0-DQ3 (CAS) are latched on the later of W or CAS falling edge. DQ0-DQ3 (RAS) are latched on RAS falling edge. Legend:

SMVS251F — AUGUST 1988 — REVISED DECEMBER 1990

Case 1. If DSF is low on the falling edge of  $\overline{RAS}$ , the write mask is reloaded. Accordingly, a four-bit binary code (the write-per-bit mask) is input to the device via the random DQ pins and is latched on the falling edge of  $\overline{RAS}$ . The write-per-bit mask selects which of the four random I/Os are written and which are not. After  $\overline{RAS}$  has latched the write mask on-chip, input data is driven onto the DQ pins and is latched on the falling edge of the later of  $\overline{CAS}$  or  $\overline{W}$ . If a low was strobed into a particular I/O pin on the falling edge of  $\overline{RAS}$ , data will not be written to that I/O. If a high was strobed into a particular I/O pin on the falling edge of  $\overline{RAS}$ , data will be written to that I/O.

Case 2. If DSF is high on the falling edge of RAS, the mask is not reloaded from the DQ pins but instead retains the value stored during the last write-per-bit mask reload. This mode of operation is known as Persistent Write-per-Bit, since the write-per-bit mask is persistent over an arbitrary number of cycles.

See the corresponding timing diagrams for details.

IMPORTANT: The write-per-bit operation is invoked only if  $\overline{W}$  is held low on the falling edge of  $\overline{RAS}$ . If  $\overline{W}$  is held high on the falling edge of  $\overline{RAS}$ , write-per-bit is not enabled and the write operation is identical to that of standard  $\times$  4 DRAMs.

#### data I/O (DQ0-DQ3)

DRAM data is written during a write or read-modify-write cycle. The falling edge of  $\overline{W}$  strobes data into the on-chip data latches. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with data setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{CAS}$  will already be low. Thus, the data will be strobed-in by  $\overline{W}$  with data setup and hold times referenced to this signal.

The three-state output buffers provide direct TTL compatibility (no pullup resistors required) with a fanout of two Series 74 TTL loads. Data-out is the same polarity as data-in. The outputs are in the high impedance (floating) state as long as  $\overline{CAS}$  or  $\overline{TRG}$  is held high. Data will not appear at the outputs until after both  $\overline{CAS}$  and  $\overline{TRG}$  have been brought low. Once the outputs are valid, they remain valid while  $\overline{CAS}$  and  $\overline{TRG}$  are low.  $\overline{CAS}$  or  $\overline{TRG}$  going high returns the outputs to a high-impedance state. In an early write cycle, the outputs are always in the high-impedance state. In a register transfer operation (memory to register or register to memory), the outputs remain in the high-impedance state for the entire cycle.

#### enhanced page mode

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the TMS44C251 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as enhanced page mode. Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{a(C)}$  max (access time from  $\overline{CAS}$  low), if  $t_{a(CA)}$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{a(C)}$  or  $t_{a(CP)}$  (access time from rising edge of  $\overline{CAS}$ ).

Enhanced page mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row address setup, row address hold, and address multiplex is thus eliminated, and a memory cycle time reduction of up to  $3 \times \text{can}$  be achieved, compared to minimum  $\overline{\text{RAS}}$  cycle times. The maximum number of columns that may be accessed is determined by the maximum  $\overline{\text{RAS}}$  low time and page mode cycle time used. The TMS44C251 allows a full page (512 cycles) of information to be accessed in read, write, or read-modify-write mode during a single  $\overline{\text{RAS}}$  low period using relatively conservative page mode cycle times.

During write-per-bit operations, the DQ pins are used to load the write-per-bit mask register using either mode of write-per-bit operation described above under the  $\overline{W}$  pin description.

During block write operations, the DQ pins are used to load the on-chip color register during the load color register cycle and are also used as a write enable during block write cycles.



SMVS251F — AUGUST 1988 — REVISED DECEMBER 1990

#### refresh

A refresh operation must be performed to each row at least once every eight milliseconds to retain data. Since the output buffer is in the high-impedance state (unless  $\overline{CAS}$  is applied), the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 512 row addresses with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power.

#### CAS-before-RAS refresh

CAS-before-RAS refresh is accomplished by bringing CAS low earlier than RAS. The external row address is ignored and the refresh address is generated internally.

#### NC/GND

This pin is reserved for the manufacturer's test operation. It is an input and should be tied to system ground or left floating for proper device operation.

IMPORTANT: NC/GND is not connected internally to V<sub>SS</sub>.

SMVS251F — AUGUST 1988 — REVISED DECEMBER 1990

Table 1. Function Table

T Y		RA	S FALI	_		CAS FALL	ADDR	ESS	DG	10-3	FUNCTION
P E†	CAS	TRG	₩¶	DSF	SE	DSF	RAS	CAS	RAS	CAS‡ W	FUNCTION
R	L	χ§	Х	Х	Х	Х	Х	X	X	X	CAS-Before-RAS Refresh
Т	н	L	L	х	L	х	Row Addr	Tap Point	×	×	Register to Memory Transfer (Transfer Write)
Т	н	ال	٦	Н	х	х	Row Addr	Tap Point	×	х	Alternate Transfer Write (Independent of SE)
Т	Н	L	L	L	н	х	Refresh Addr	Tap Point	x	×	Serial Write-Mode Enable (Pseudo-Transfer Write)
Т	Н	L	Н	L	х	x	Row Addr	Tap Point	×	x	Memory To Register Transfer (Transfer Read)
Т	н	L	Н	н	х	х	Row Addr	Tap Point	х	х	Split Register Transfer Read (Must Reload Tap)
R	Н	Н	L	L	x	L	Row Addr	Col Addr	Write Mask	Valid Data	Load and Use Write Mask, Write Data to DRAM
R	Н	Н	L	L	x	н	Row Addr	Col A2-A8	Write Mask	Addr Mask	Load and Use Write Mask, Block Write to DRAM
R	Ħ	н	L	Н	x	L	Row Addr	Col Addr	x	Valid Data	Persistent Write-per-Bit, Write Data to DRAM
R	Ξ	Н	L	Н	Х	π	Row Addr	Col A2-A8	X	Addr Mask	Persistent Write-per-Bit, Block Write to DRAM
R	Η	Н	Н	L	x	٦	Row Addr	Col Addr	×	Valid Data	Normal DRAM Read/Write (Non-Masked)
R	н	Н	Н	L	×	н	Row Addr	Col A2-A8	×	Addr Mask	Block Write to DRAM (Non-Masked)
R	Н	н	н	Н	X	L	Refresh Addr	х	X	Write Mask	Load Write Mask
R	н	н	н	Н	Х	н	Refresh Addr	х	x .	Color Data	Load Color Register

<sup>†</sup> R = Random access operation; T = Transfer operation.

Addr Mask = 1; write to address location enabled.

Write Mask = 1; write to I/O enabled.

<sup>‡</sup> DQ0-3 are latched on the later of  $\overline{W}$  or  $\overline{CAS}$  falling edge.

<sup>§</sup> X = Don't care.

 $<sup>\</sup>P$  In persistent write-per-bit function,  $\overline{W}$  must be high during the refresh cycles.

## random port to serial port interface




Figure 2. Block Diagram Showing One Random and One Serial I/O Interface

#### random-address space to serial-address space mapping

The 512 bits in each of the four data registers of the SAM are connected to the 512 column locations of each of the four random I/Os. Data can be accessed in or out of the SAM starting at any of the 512 data bit locations. This start location is selected by addresses A0 through A8 on the falling edge of CAS during any transfer cycle. The SAM is accessed starting from the selected start address, proceeding from the lowest to the highest significant bits. After the most significant bit position (511) is accessed, the serial counter wraps around such that bit 0 is accessed on the next clock pulse. The selected start address is stored and used for all subsequent transfer cycles until CAS is again brought low during any transfer cycle. Thus, the start address can be set once and CAS held high during all subsequent transfer cycles and the start address point will not change regardless of data present on A0 through A8.

#### split-register mode random-address to serial address-space mapping

In split-register transfer operations, the serial data register is split into halves, the low half containing bits 0 through 255 and the high half containing bits 256 through 511. When a split-register transfer cycle is performed, the tap address must be strobed in on the falling edge of  $\overline{\text{CAS}}$ . The most significant column address bit (A8) determines which register half will be reloaded from the memory array. The eight remaining column address bits (A0-A7) are used to select the SAM starting location for the register half selected by A8.



SMVS251F -- AUGUST 1988 -- REVISED DECEMBER 1990

To insure proper operation when using the split-register read transfer feature, a non-split-register transfer must precede any split-register sequence. The serial start address must be supplied for every split-register transfer. (See Split Register Operating Sequence on page 8-69.)

#### transfer operations

As illustrated in Table 1, the TMS44C251 supports five basic transfer modes of operation:

- 1. Normal Write Transfer (SAM to DRAM)
- 2. Alternate Write Transfer (independent of the state of SE)
- 3. Pseudo Write Transfer (Switches serial port from serial-out mode to serial-in mode. No actual data transfer takes place between the DRAM and the SAM.)
- 4. Normal Read Transfer (Transfer entire contents of DRAM to SAM)
- 5. Split-Register Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred to the SAM while the other half is read from the serial I/O port.)
- NOTES: A. All transfer write operations will switch the SDQ pins into the input (write) mode. Before data can be clocked into the serial port via the SDQ pins and SC serial clock, it is necessary to switch the SDQ pins into input mode via a previous transfer write operation.
  - B. Pseudo Transfer Write Mode has the same meaning as the term "Write Mode Control Cycle" as used in some VRAM data sheets. Both modes, or control cycles, serve to switch the direction of the SDQs without an actual data transfer taking place.
  - C. All transfer read operations will switch the SDQ pins into the output (read) operation
  - D. All transfer read operations and the pseudo transfer write operation perform a memory refresh on the selected row.

TRG w SE DSF MODE Register to memory (write) transfer, L. х L L. serial write mode enable Alternate register to memory transfer, Х Н serial write mode enable Pseudo write transfer, serial write L н 1. mode enable Memory to register (read) transfer х Split-register read transfer

**Table 2. Transfer Operation Logic** 

NOTE: Above logic states are assumed valid on the falling edge of  $\overline{\text{RAS}}$ .

#### transfer register select (TRG)

Transfer operations between the memory array and the data registers are invoked by bringing  $\overline{RRG}$  low before  $\overline{RAS}$  falls. The states of  $\overline{W}$ ,  $\overline{SE}$ , and DSF, which are also latched on the falling edge of  $\overline{RAS}$ , determine which transfer operation will be invoked. (See Table 2.)

During read transfer cycles,  $\overline{TRG}$  going high causes the addressed row of data to be transferred into the data register. Although the previous data in the data register is overwritten, the last bit of data appearing at SDQ before  $\overline{TRG}$  goes high will remain valid until the first positive transition of SC after  $\overline{TRG}$  goes high. The data at SDQ will then switch to new data beginning from the selected start, or *tap*, position.

#### transfer write enable (W)

In any transfer operation, the state of  $\overline{W}$  while  $\overline{RAS}$  falls determines whether a read or write transfer will occur. To invoke any of the three possible write transfer operations, modes 1, 2, or 3 above,  $\overline{W}$  must be low when  $\overline{RAS}$  falls. If  $\overline{W}$  is high when  $\overline{RAS}$  falls, the transfer operation will be a read transfer (mode 4 or 5 above).

## serial enable (SE)

The serial enable pin has two functions, one that controls the transfer operations and one that controls the serial access operation.

For transfer operation,  $\overline{SE}$  is latched together with DSF on the falling edge of  $\overline{RAS}$  during any transfer write operation, i.e. when  $\overline{TRG}$  and  $\overline{W}$  are low when  $\overline{RAS}$  falls (see Table 2):



SMVS251F -- AUGUST 1988 -- REVISED DECEMBER 1990

- If SE is low at that time, a regular transfer write operation will occur.
- If SE is high and DSF is low at that time, a pseudo write transfer will occur, i.e. the SDQ pins will be switched from output to input mode without any data transfer from register to memory.
- If DSF is high, then an alternate register to memory transfer will occur, i.e. the state of SE is don't care.

#### column enable (CAS)

If  $\overline{\text{CAS}}$  is brought low during a transfer cycle, the address present on the pins A0 through A8 will become the new register start location. If  $\overline{\text{CAS}}$  is held high during a control cycle, the previous tap address will be retained from the last transfer cycle in which  $\overline{\text{CAS}}$  went low to set the tap address.

#### addresses (A0 through A8)

Nine address bits are required to select one of the 512 possible rows involved in the transfer of data to or from the data registers. The states of A0-A8 are latched on the fallling edge of  $\overline{RAS}$  to select one of 512 rows for the transfer operation.

If  $\overline{\text{CAS}}$  makes a high-to-low transition during any transfer cycle, the 9-bit address present on A0-A8 selects one of the 512 possible positions in the SAM from which the first serial data will be read or into which the first serial data will be written. This is also referred to as setting the tap point. During the very first transfer cycle, the tap point must be set. In subsequent transfer cycles,  $\overline{\text{CAS}}$  need not go low, in which case the previously set tap point will be used.

In the split-register transfer mode, the most significant column address bit (A8) selects which half of the register will be reloaded from the memory array. The remaining eight addresses (A0-A7) determine the register starting location for the register to be reloaded.

#### special function input (DSF)

In the read transfer mode, holding DSF high on the falling edge of  $\overline{RAS}$  selects the split-register mode transfer operation. This mode divides the serial data register into a high order half and a low order half; one active, and one inactive. When the cycle is initiated, a transfer occurs between the memory array and either the high half or the low half register, depending on the state of the most significant column address bit (A8) that is strobed in on the falling edge of  $\overline{CAS}$ . If A8 is high, the transfer is to the high half of the register. If A8 is low, the transfer is to the low half of the register. Use of the split-register mode read transfer feature allows on-the-fly read transfer operation without synchronizing  $\overline{TRG}$  to the serial clock.

In the write transfer mode, holding DSF high on the falling edge of  $\overline{RAS}$  permits use of an alternate mode of transfer write. This mode allows  $\overline{SE}$  to be high on the falling edge of  $\overline{RAS}$  without permitting a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.

#### serial access operation

Refer to Table 2 for the following discussion on serial access operation.

#### serial clock (SC)

Data (SDQ) is accessed in or out of data registers on the rising edge of SC. The TMS44C251 is designed to work with a wide range of clock duty cycles to simplify system design. Since the data registers comprising the SAM are of static design, there are no SAM refresh requirements and there is no minimum SC clock operating frequency.

## serial data input/output (SDQ0-SDQ3)

SD and SQ share a common I/O pin. Data is input to the device when  $\overline{SE}$  is low during write mode, and data is output from the device when  $\overline{SE}$  is low during read mode. The data in the SAM will be accessed in the direction from least significant bit to most significant bit. The data registers operate modulo 512. Thus, after bit 511 is accessed, the next bits to be accessed will be bits 00, 01, 02, and so on.



SMVS251F — AUGUST 1988 — REVISED DECEMBER 1990

## serial enable (SE)

For serial access operation,  $\overline{SE}$  enables or disables the SDQ pins. If the SDQ pins have been switched into input mode (write) by a previous transfer operation,  $\overline{SE}$  high disables input and  $\overline{SE}$  low enables input. If a previous transfer operation has switched the SDQ pins into output mode (read),  $\overline{SE}$  high disables output and  $\overline{SE}$  low enables output.

IMPORTANT NOTE: While  $\overline{SE}$  is held high, the serial clock is NOT disabled. Thus, any SC pulses applied will increment the internal serial address counter regardless of the state of  $\overline{SE}$ . This ungated serial clock scheme minimizes access time of serial output from  $\overline{SE}$  low since the serial clock input buffer and the serial address counter are not disabled by  $\overline{SE}$ .

#### QSF active status output for revision "I" and subsequent revision devices

During the split-register mode of serial access operation, QSF indicates which half of the serial register in the SAM is being accessed. If QSF is low, then the serial address pointer is accessing the lower (least significant) 256 bits of the SAM. If QSF is high, then the pointer is accessing the higher (most significant) 256 bits of the SAM. QSF changes state upon completing a transfer cycle, and the state of QSF is determined by the tap point loaded in that transfer cycle. QSF also changes state upon crossing the boundary between the two register halves in split-register mode. QSF is not an open-drain output pin.

#### QSF active status output for revision "H" devices

QSF is an open-drain output pin. During the split register mode of serial access operation, QSF indicates which half of the serial register in the SAM is being accessed. If QSF is low, then the serial address pointer is accessing the lower (least significant) 256 bits of the SAM. IF QSF is high, then the pointer is accessing the higher (most significant) 256 bits of the SAM.

QSF changes state upon crossing the boundary between the two register halves. When the SAM is not operating in split-register mode, the QSF output remains in the high-impedance state.

QSF is designed as an open drain output to allow OR-tying of QSF outputs from several chips. Thus, an external pullup resistor is required for the zero to one transition on QSF and the output rise time is determined by the load-capacitance and the value of the pullup resistor. The specification for QSF switching time assumes a pullup resistor of 820 ohms and a load capaticance of 50 picofarads illustrated as follows.




Figure 3. QSF Load Circuit (Revision "H" only)

#### power-up

To achieve proper device operation, an initial pause of 200  $\mu s$  is required after power-up, followed by a minimum of eight RAS cycles or eight CAS-before-RAS cycles, a memory-to-register transfer cycle, and two SC cycles.



SMVS251F -- AUGUST 1988 -- REVISED DECEMBER 1990

# absolute maximum ratings over operating free-air temperature†

Voltage on any pin except DQ and SDQ (see Note 1)	
Voltage on DQ and SDQ (see Note 1)	
Voltage range on V <sub>CC</sub> (see Note 1)	
Short circuit output current (per output)	
Power dissipation	
Operating free-air temperature range	0°C to 70°C
Storage temperature range	– 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

## recommended operating conditions

			MIN	МОМ	MAX	UNIT
Vcc	Supply voltage	TMS44C251-1	4.75	5	5.25	
· VCC	Oupply voltage	TMS44C251-10, TMS44C251-12	4.5	5	5.5	٧
Vss	Supply voltage			0		V
VIH	High-level input v	oltage	2.4		V <sub>CC</sub> +1	V
VIL	Low-level input vo	oltage (see Note 2)	-1		0.8	V
Vон	High-level output	voltage	2.4		Vcc	V
VOL	Low-level output	volage	-1		0.4	V
TA	Operating free-air	temperature	0	25	70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

SMVS251F -- AUGUST 1988 -- REVISED DECEMBER 1990

# electrical characteristics over full ranges of recommended operating conditions

	PARAMETER	TEST CONDITIONS	TMS44C251-1 TMS44C251-10		TMS44C251-12		UNIT	
				MIN	MAX	MIN	MAX	
Voн	High-level output voltage		I <sub>OH</sub> = -2 mA	2.4		2.4		V
VOL	Low-level output voltage		I <sub>OL</sub> = 2 mA		0.4		0.4	V
1.	Input lookage ourrent	TMS44C251-10, TMS44C251-12	V <sub>I</sub> = 0 to 5.8 V, V <sub>CC</sub> = 5.5 V All other pins = 0 to V <sub>CC</sub>		±10		±10	μА
ונ	Input leakage current	TMS44C251-1	V <sub>I</sub> = 0 to 5.55 V, V <sub>CC</sub> = 5.25 V All other pins = 0 to V <sub>CC</sub>		±10		±10	μА
10	Output leakage current (see Note 3)	TMS44C251-10, TMS44C251-12	V <sub>O</sub> = 0 to V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V		±10		±10	μΑ
	(000 110.0 0)	TMS44C251-1	V <sub>O</sub> = 0 to V <sub>CC</sub> , V <sub>CC</sub> = 5.25 V		±10		±10	μА

	PARAMETER	SAM PORT	TMS44C251-1 TMS44C251-10		TMS44C251-12		UNIT
	<u> </u>		MIN	MAX	MIN	MAX	
ICC1	Operation current, t <sub>c(RW)</sub> = Minimum	Standby		90		80	
ICC1A	t <sub>C</sub> (SC) = Minimum	Active		110		95	
ICC2	Standby current, All clocks = VCC	Standby		10		10	
ICC2A	$t_{C(SC)} = Minimum$	Active		35		35	
ICC3	RAS-only refresh current, t <sub>c(RW)</sub> = Minimum	Standby		90		80	
ІССЗА	$t_{C(SC)} = Minimum$	Active		110		95	mA
ICC4	Page mode current, t <sub>C(P)</sub> = Minimum	Standby		50		45	
ICC4A	$t_{C(SC)} = Minimum$	Active		60		55	
ICC5	CAS-before-RAS current, t <sub>c(RW)</sub> = Minimum	Standby		90		80	
ICC5A	$t_{C(SC)} = Minimum$	Active		110		95	
ICC6	Data transfer current, t <sub>C(RW)</sub> = Minimum	Standby		90		80	
ICC6A	$t_{C(SC)} = Minimum$	Active		110		95	

NOTE 3: SE is disabled for SDQ output leakage tests.

SMVS251F -- AUGUST 1988 -- REVISED DECEMBER 1990

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 4)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		6	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		7	pF
C <sub>i(W)</sub>	Input capacitance, write enable input		7	pF
C <sub>i(SC)</sub>	Input capacitance, serial clock		7	pF
C <sub>i(SE)</sub>	Input capacitance, serial enable		7	pF
C <sub>i(DSF)</sub>	Input capacitance, special function		7	pF
C <sub>i(TRG)</sub>	Input capacitance, transfer register input		7	pF
C <sub>o(O)</sub>	Output capacitance, SDQ and DQ		7	pF
C <sub>o(QSF)</sub>	Output capacitance, QSF		10	pF

NOTE 4:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V for TMS44C251-10 and TMS44C251-12, 5 V  $\pm$  0.25 V for TMS44C251-1, and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

	PARAMETER		ALT. SYMBOL	TMS44C251-1 TMS44C251-10		TMS44C251-12		UNIT
		CONDITIONS	OT INDOE	MIN	MAX	MIN	MAX	
ta(C)	Access time from CAS	<sup>t</sup> d(RLCL) = MAX	†CAC		25		25	ns
<sup>t</sup> a(CA)	Access time from column address	td(RLCL) = MAX	†AA		50		25	ns
ta(CP)	Access time from CAS high	td(RLCL) = MAX	<sup>t</sup> CPA		55		25	ns
ta(R)	Access time from RAS	td(RLCL) = MAX	†RAC		100		25	ns
ta(G)	Access time of Q from TRG low		tOEA		25		30	ns
ta(SQ)	Access time of SQ from SC high	C <sub>L</sub> = 30 pF	tSCA		30		35	ns
ta(SE)	Access time of SQ from SE low	C <sub>L</sub> = 30 pF	tSEA		20		25	ns
ta(QSF)	Access time of QSF from SC low	C <sub>L</sub> = 30 pF			60		60	ns
<sup>t</sup> dis(CH)	Random output disable time from CAS high (See Note 6)	C <sub>L</sub> = 100 pF	<sup>t</sup> OFF	0	20	0	20	ns
<sup>t</sup> dis(G)	Random output disable time from TRG high (See Note 6)	C <sub>L</sub> = 100 pF	<sup>t</sup> OEZ	0	20	0	20	ns
<sup>t</sup> dis(SE)	Serial output disable time from SE high (See Note 6)	C <sub>L</sub> = 30 pF	tSEZ	0	20	0	20	ns

NOTES: 5. Switching times for RAM port output are measured with a load equivalent to 1TTL load and 100 pF, data out reference level is VOH/VOL = 2.4 V/0.8 V. Switching times for SAM port output are measured with a load equivalent to 1TTL load and 30 pF, serial data out reference level is VOH/VOL = 2 V/0.8 V.

<sup>6.</sup> tdis(CH), tdis(G), and tdis(SE) are specified when the output is no longer driven.

SMVS251F — AUGUST 1988 — REVISED DECEMBER 1990

# timing requirements over recommended ranges of supply voltage and operating free-air temperature $^{\dagger}\,$

		ALT. SYMBOL	TMS44	C251-1 C251-10	TMS44	C251-12	UNIT
		STMBOL	MIN	MAX	MIN	MAX	
tc(rd)	Read cycle time (see Note 7)	tRC	180		210		ns
t <sub>c</sub> (W)	Write cycle time	twc	180		210		ns
tc(rdW)	Read-modify-write cycle time	tRMW	240		280		ns
t <sub>C</sub> (P)	Page-mode read, write cycle time	tPC	60		70		ns
tc(RDWP)	Page-mode read-modify-write cycle time	tPRMW	105		125		ns
tc(TRD)	Transfer read cycle time	tRC	180		210		ns
tc(TW)	Transfer write cycle time	twc	180		210		ns
tc(SC)	Serial clock cycle time (see Note 8)	tscc	30		35		ns
tw(CH)	Pulse duration, CAS high	tCPN	10		15		ns
tw(CL)	Pulse duration, CAS low (see Note 9)	tCAS	25	75 000	30	75 000	ns
tw(RH)	Pulse duration, RAS high	tRP	70		80		ns
tw(RL)	Pulse duration, RAS low (see Note 10)	tRAS	100	75 000	120	75 000	ns
tw(WL)	Pulse duration, W low	twp	25		25		ns
tw(TRG)	Pulse duration, TRG low		25		30		ns
tw(SCH)	Pulse duration, SC high	tsc	10		12		ns
tw(SCL)	Pulse duration, SC low	tSCP	10		12		ns
tsu(CA)	Column address setup time	tASC	0		0		ns
t <sub>su(SFC)</sub>	DSF setup time before CAS low	tFSC	0		0		ns
tsu(RA)	Row address setup time	t <sub>ASR</sub>	0		0		ns
t <sub>su</sub> (WMR)	W setup time before RAS low	twsr	0		0		ns
t <sub>su(DQR)</sub>	DQ setup time before RAS low	tMS	0		0		ns
tsu(TRG)	TRG setup time before RAS low	tTHS	0		0		ns
t <sub>su(SE)</sub>	$\overline{SE}$ setup time before $\overline{RAS}$ low with $\overline{TRG} = \overline{W} = low$	t <sub>ESR</sub>	0		0		ns
t <sub>su(SFR)</sub>	DSF setup time before RAS low	tFSR	0		0		ns
t <sub>su(DCL)</sub>	Data setup time before CAS low	tDSC	0		0		ns
t <sub>su(DWL)</sub>	Data setup time before W low	tDSW	0		0		ns
t <sub>su(rd)</sub>	Read command setup time	tRCS	0		0		ns
t <sub>su(WCL)</sub>	Early write command setup time before CAS low	twcs	- 5		- 5		ns
t <sub>su(WCH)</sub>	Write setup time before CAS high	tCWL	25		30		ns
t <sub>su</sub> (WRH)	Write setup time before RAS high	†RWL	25		30		ns
t <sub>su(SDS)</sub>	SD setup time before SC high	tsps	3		3		ns
th(CLCA)	Column address hold time after CAS low	†CAH	20		20		ns
th(SFC)	DSF hold time after CAS low	<sup>t</sup> CFH	20		20		ns
th(RA)	Row address hold time after RAS low	t <sub>RAH</sub>	15		15		ns

## Continued next page.

 $\ensuremath{^{\dagger}}$  Timing measurements are referenced to VIL max and VIH min.

NOTES: 7. All cycle times assume  $t_t = 5$  ns.

- 8. For mid-line load,  $t_{C(SC)}$  = 50 ns for Revision I and subsequent revisions;  $t_{C(SC)}$  = 55 ns for Revision H only. For split-register,  $t_{C(SC)}$  = 40 ns for Revision H only.
- In a read-modify-write cycle, t<sub>d</sub>(CLWL) and t<sub>SU(WCH)</sub> must be observed. Depending on the user's transition times, this may require
  additional CAS low time [t<sub>W(CL)</sub>].
- In a read-modify-write cycle, t<sub>d</sub>(RLWL) and t<sub>SU(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time [t<sub>W(RL)</sub>].



SMVS251F — AUGUST 1988 — REVISED DECEMBER 1990

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)†

		ALT. SYMBOL		C251-1 C251-10	TMS44	C251-12	UNIT
		STMBUL	MIN	MAX	MIN	MAX	
th(TRG)	TRG hold time after RAS low	tтнн	15		15		ns
th(SE)	$\overline{SE}$ hold time after $\overline{RAS}$ low with $\overline{TRG} = \overline{W} = low$	tREH	15		15		ns
th(RWM)	Write mask, transfer enable hold time after RAS low	tRWH	15		15		ns
<sup>t</sup> h(RDQ)	DQ hold time after RAS low (write mask operation)	tMH	15		15		ns
th(SFR)	DSF hold time after RAS low	tRFH	15		15		ns
<sup>t</sup> h(RLCA)	Column address hold time after $\overline{RAS}$ low (see Note 10)	t <sub>AR</sub>	45		45		ns
th(CLD)	Data hold time after CAS low	t <sub>DH</sub>	20		25		ns
th(RLD)	Data hold time after RAS low (see Note 11)	t <sub>DHR</sub>	45		50		ns
th(WLD)	Data hold time after W low	t <sub>DH</sub>	20		25		ns
th(CHrd)	Read hold time after CAS (see Note 12)	tRCH	0		0		ns
th(RHrd)	Read hold time after RAS (see Note 12)	tRRH	10		10		ns
th(CLW)	Write hold time after CAS low	twch	25		30		ns
th(RLW)	Write hold time after RAS low (see Note 11)	twcn	50		55		ns
th(WLG)	TRG hold time after W low (see Note 13)	tOEH	25		30		ns
th(SDS)	SD hold time after SC high	tSDH	5		5		ns
th(SHSQ)	SQ hold time after SC high	tsон	5		5		ns
td(RLCH)	Delay time, RAS low to CAS high	tсsн	100		120		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		ns
td(CLRH)	Delay time, CAS low to RAS high	trsh	25		30		ns
td(CLWL)	Delay time, $\overline{CAS}$ low to $\overline{W}$ low (see Notes 14 and 15)	tCWD	55		65		ns
<sup>t</sup> d(RLCL)	Delay time, RAS low to CAS low (see Note 16)	†RCD	25	75	25	90	ns
td(CARH)	Delay time, column address to RAS high	tRAL	50		60		ns
td(RLWL)	Delay time, RAS low to W low (see Note 14)	tRWD	130		155		ns
<sup>†</sup> d(CAWL)	Delay time, column address to $\overline{W}$ low (see Note 14)	tAWD	85		100		ns
td(RLCH)	Delay time, RAS low to CAS high (see Note 17)	tCHR	25		25		ns
td(CLRL)	Delay time, CAS low to RAS low (see Note 17)	tCSR	10		10		ns
td(RHCL)	Delay time, RAS high to CAS low (see Note 17)	tRPC	5		5		ns

Continued next page.

NOTES: 10. In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time [tw(RL)].

11. The minimum value is measured when td(RLCL) is set to td(RLCL) min as a reference.

- 12. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.
   13. Output Enable controlled write. Output remains in the high-impedance state for the entire cycle.
- 14. Read-modify-write operation only.
- 15. TRG must disable the output buffers prior to applying data to the DQ pins.
- 16. Maximum value specified only to guarantee RAS access time.
- 17. CAS-before-RAS refresh operation only.



<sup>†</sup> Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

SMVS251F -- AUGUST 1988 -- REVISED DECEMBER 1990

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded) $^{\dagger}$

			ALT.	TMS44C		TMS44C	251-12	UNIT
			SYMBOL	MIN	MAX	MIN	MAX	]
td(CLGH)	Delay time, CAS low to TRG high		tcTH	25		35		ns
<sup>t</sup> d(GHD)	Delay time, TRG high before data applied at DQ		tOED	25		30		ns
t <sub>d</sub> (RLTH)	Delay time, RAS low to TRG high	Early load	tern	<sup>t</sup> h(TRG)		th(TRG)		ns
(HLIH)	Delay time, this low to tria high	Mid-line load	HIH	85		90		
t ((5) (0) ()	Delay time, RAS low to first SC high	Revision H	tRSD	125		135		ns
td(RLSH)	after TRG high (see Note 18)	Revision I	, HSD	105		115		
<sup>t</sup> d(CLSH)	Delay time, CAS low to first SC high after TRG high (see Note 18)		tCSD	35		40		ns
<sup>t</sup> d(SCTR)	Delay time, SC high to TRG high (see Notes 18 and 19)		tTSL	10		15		ns
td(THRH)	Delay time, TRG high to RAS high (see Note 18)		tTRD	- 10		- 10		ns
td(SCRL)	Delay time, SC high to $\overline{RAS}$ low with $\overline{TRG} = \overline{W} = \text{low}$ (see Notes 20 and 21)		tsrs	10		10		ns
td(SCSE)	Delay time, SC high to SE high in serial input mode			20		20		ns
td(RHSC)	Delay time, RAS high to SC high (see Note 21)		tSRD	25		30		ns
td(THRL)	Delay time, TRG high to RAS low (see Note 22)		tTRP	tw(RH)		tw(RH)		ns
t <sub>d(THSC)</sub>	Delay time, TRG high to SC high (see Note 22)	Revision H	tTSD	35		40		ns
a(THSC)	Delay time, The high to 30 high (see Note 22)	Revision I	130	30	,	35		
td(THSC)	Delay time, TRG high to SC high (see Note 22)		tTSD	35		40		ns
td(SESC)	Delay time, SE low to SC high (see Note 23)		tsws	10		15		ns
<sup>t</sup> d(RHMS)	Delay time, RAS high to last (most significant) rising edge of SC before boundary switch during split read transfer cycles			25		30		ns
<sup>t</sup> d(TPRL)	Delay time, first (TAP) rising edge of SC after boundary switch to RAS low during split read transfer cycles			20		25		ns
<sup>t</sup> rf(MA)	Refresh time interval, memory		†REF		8		8	ms
tt	Transition time		tΤ	3	50	3	50	ns


<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

NOTES: 18. Memory to register (read) transfer cycles only.

- 19. In a transfer read cycle, the state of SC when TRG rises is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when TRG goes high.
- 20. In a transfer write cycle, the state of SC when  $\overline{RAS}$  falls is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when  $\overline{RAS}$  goes low.
- 21. Register to memory (write) transfer cycles only.
- 22. Memory to register (read) and register to memory (write) transfer cycles only.
- 23. Serial data-in cycles only.




## read cycle timing



## early write cycle timing t<sub>c</sub>(W) tw(RL) ~ RAS - tw(RH) td(RLCH) **√**--- t<sub>t</sub> td(CLRH) td(RLCL) tw(CL) td(CHRL) CAS - th(RA) th(RLCA) tw(CH) tsu(RA) → tsu(CA) —▶ <mark>≯</mark> th(CLCA) A0-A8 <mark>→</mark> th(SFC) tsu(SFR) tsu(SFC) th(SFR) DSF - <sup>t</sup>h(TRG) TRG tsu(WMR) tsu(WCH) tsu(WRH) th(RLW) th(RWM) th(CLW) tsu(WCL) tsu(DQR) tw(WL) tsu(DCL) th(CLD) th(RDQ) th(RLD) DQ 5

NOTE 24: See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".

## delayed write cycle timing




NOTE 24: See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".

SMVS251F — AUGUST 1988 — REVISED DECEMBER 1990

# write cycle state table

CYCLE			STATE		·· ·· · · · · · · · · · · · · · · · ·
OTOLL	1	2	3	4	<b>'</b> 5
Write mask load/use write DQs to I/Os	L	L	L	Write Mask	Valid Data
Write mask load/use block write	L	Н	L	Write Mask	Addr Mask
Use previous write mask, write DQs to I/Os	н	L	L	Don't Care	Valid Data
Use previous write mask, block write	Н	Н	L	Don't Care	Addr Mask
Load write mask on later of $\overline{W}$ fall and $\overline{CAS}$ fall	н	L	Н	Don't Care	Write Mask
Load color register on later of $\overline{W}$ fall and $\overline{\overline{CAS}}$ fall	н	Н	Н	Don't Care	Color Data
Write mask disabled, block write to all I/Os	L	Н	Н	Don't Care	Addr Mask
Normal early or late write operation	L	L	Н	Don't Care	Valid Data


## read-write/read-modify-write cycle timing



NOTE 25: See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5". Same logic as delayed write cycle.

SMVS251F — AUGUST 1988 — REVISED DECEMBER 1990

## enhanced page-mode read cycle timing




<sup>†</sup> Access time is ta(CP) or ta(CA) dependent.

<sup>‡</sup> Output may go from high-impedance state to an invalid data state prior to the specified access time.

NOTE 26: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edges of RAS and CAS to select the desired write mode (normal, block write, etc.).

SMVS251F - AUGUST 1988 - REVISED DECEMBER 1990

## enhanced page-mode write cycle timing




<sup>&</sup>lt;sup>†</sup> Referenced to  $\overline{CAS}$  or  $\overline{W}$ , whichever occurs last.

NOTES: 24. See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".

27. A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. TRG must remain high throughout the entire page-mode operation if the late write feature is used, to guarantee page-mode cycle time. If the early write cycle timing is used, the state of TRG is a Don't Care after the minimum period th(TRG) from the falling edge of RAS.

## enhanced page-mode read-modify-write cycle timing




<sup>†</sup> Output may go from the high-impedance state to an invalid data state prior to the specified access time.

NOTES: 24. See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".

<sup>28.</sup> A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.


SMVS251F — AUGUST 1988 — REVISED DECEMBER 1990

# **RAS-only refresh timing**



NOTE 29: In persistent write-per-bit function,  $\overline{W}$  must be high during the refresh cycles.


# CAS-before-RAS refresh



NOTE 29: In persistent write-per-bit function,  $\overline{W}$  must be high during the refresh cycles.

8-59

## CAS-before-RAS refresh counter test timing




SMVS251F — AUGUST 1988 — REVISED DECEMBER 1990

#### hidden refresh cycle timing Refresh Cycle Memory Cycle tw(RH) → - Refresh Cycle tw(RH) -₩ + tw(RL) tw(RL) $v_{iH}$ RAS VIL td(RLCH) tw(CL) $v_{IH}$ CAS $V_{\text{IL}}$ H-th(CLCA) tsu(CA) th(RA) $V_{IH}$ A0-A8 Don't Care – <sup>t</sup>h(RHrd) tsu(rd) $v_{iH}$ $\overline{\mathbf{W}}$ – <sup>t</sup>a(C) tdis(CH) → – <sup>t</sup>a(R) → ۷он DQ Valid Data VOL tsu(TRG) - ta(G) tdis(G) th(TRG) · V<sub>IH</sub> TRG $V_{IL}$ $v_{\text{IH}}$

8-61


## write-mode control pseudo write transfer timing

The write-mode control cycle is used to change the SDQs from the output mode to the input mode. This allows serial data to be written into the data register. The diagram below assumes that the device was originally in the serial read mode.



NOTES: 30. Random-mode Q outputs remain in the high-impedance state for the entire write-mode control.

<sup>31.</sup> SE must be high as RAS falls in order to perform a write-mode control cycle.



NOTES: 32. Random mode Q outputs remain in the high-impedance state for the entire data register to memory transfer cycle. This cycle is used to transfer data from the data register to the memory array. Every one of the 512 locations in each data register is written into the corresponding 512 columns of the selected row. Data in the data register may proceed from a serial shift-in or from a parallel load from one of the memory array rows. The above diagram assumes that the device is in the serial write mode (i.e., SD is enabled by a previous write mode control cycle, thus allowing data to be shifted-in).

- 33. See "Register Transfer Function Table" for logic state of "1" and "3".
- 34. Successive transfer writes can be performed without serial clocks for applications requiring fast memory array clears.




SMVS251F — AUGUST 1988 — REVISED DECEMBER 1990


# register transfer function table

	RAS FALL						
FUNCTION	TRG	W	DSF (1)	SE (3)			
Register to memory transfer, serial input enabled, serial write mode enable	L	L	X	L			
Register to memory transfer, alternate transfer write, serial write mode enable	L	L	н	×			
Pseudo-transfer SDQ control, serial write mode enable	L	L	L	н			
Memory to register transfer	L	н	L	×			
Split-register transfer	L	Н	н	×			

## alternate data register to memory timing




## memory to data register transfer timing, early load operation



- NOTES: 35. Random mode (Q outputs) remain in the high-impedance state for the entire memory to data register transfer cycle. The memory to data register transfer cycle is used to load the data registers in parallel from the memory array. The 512 locations in each data register are written into from the 512 corresponding columns of the selected row. The data that is transferred into the data registers may be either shifted out or transferred back into another row.
  - 36. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), thus allowing data to be shifted out of the registers. Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive transition of SC.



## memory to data register transfer timing, mid-line load operation



NOTES: 35. Random mode (Q outputs) remain in the high-impedance state for the entire memory to data register transfer cycle. The memory to data register transfer cycle is used to load the data registers in parallel from the memory array. The 512 locations in each data register are written into from the 512 corresponding columns of the selected row. The data that is transferred into the data registers may be either shifted out or transferred back into another row.

36. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), thus allowing data to be shifted out of the registers. Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive transition of SC.




#### split-register mode read transfer timing tc(TRD) tw(RL) td(RLCL) RAS td(RLCH) tw(CL) CAS Id- th(RA) ► th(CLCA) tsu(CA) Don't Care TAP N + MSB A0-A8 td(RLTH) tsu(TRG) d-td(THRL) --▶ td(CLTH) ─₩ TRG th(SFR) tsu(SFR) DSF th(RWM) tsu(WMR) Don't Care $\overline{\mathbf{w}}$ td(RLSH) QSF Old MSB New MSB td(TPRL) td(RHMS) tw(SCL) tc(SC) ta(QSF) tw(SCH) TAP M BIT 255 SC M+256 ta(SQ) th(SHSQ) SDQ Bit 255 or 511 TAP M Bit 255 or 511 TAP N Н

NOTE 37: There must be a minimum of two SC clocks cycle between any two split-register reload cycles, and a minimum of one SC clock cycle between a transfer read cycle and a split-register cycle.

SE

SMVS251F -- AUGUST 1988 -- REVISED DECEMBER 1990



NOTES: 38. In the split-register mode, data can be transferred from different rows to the low and high halves of the data register.


39. When enabling or disabling the split-register mode, ta(OSF) is measured from RAS low in the transfer cycle.

#### application notes

- In order to achieve proper split-register operation, a normal read transfer, followed by a minimum of one serial clock cycle should be performed before the first split-register transfer cycle. This is necessary to initialize the data register and the starting tap location. Serial access can then begin after the normal transfer cycle.
- A split-register transfer into the inactive half is not allowed until t<sub>d(TPRL)</sub> is met. t<sub>d(TPRL)</sub> is the minimum delay time between the rising edge of the serial clock (SC) of the previously loaded tap point and the falling edge of RAS of the split-register transfer cycle into the inactive half.
- After t<sub>d(TPRL)</sub> is met, the split-register transfer into the inactive half must also satisfy the t<sub>d(RHMS)</sub> condition. t<sub>d(RHMS)</sub> is the minimum delay time between the rising edge of RAS of the split-register transfer cycle into the inactive half and the rising edge of the last serial clock (SC 255 or 511) of the active half.




### serial data-in timing



The serial data-in cycle is used to input serial data into the data registers. Before data can be written into the data registers via SD, the device must be put into the write mode by performing a write mode control (pseudo-transfer) or any transfer write cycle. A transfer read cycle is the only cycle that will take the device out of the write mode and put it into the read mode, thus disabling the input of data. Data will be written starting at the location specified by the input address loaded on the previous transfer cycle.

While accessing data in the serial data registers, the state of TRG is a Don't Care as long as TRG is held high when RAS goes low to prevent data transfers between memory and data registers.

### serial data-out timing




NOTES: 8. For mid-line load, t<sub>C</sub>(SC) = 50 ns for Revision I and subsequent revisions; t<sub>C</sub>(SC) = 55 ns for Revision H only. For split-register, t<sub>C</sub>(SC) = 40 ns for Revision H only.

40. While reading data through the serial data register, the state of TRG is a Don't Care as long as TRG is held high when RAS goes low. This is to avoid the initiation of a register to memory or memory to register data transfer operation.

The serial data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer read cycle. Transfer write cycles occurring between the transfer read cycle and the subsequent shifting out of data will not take the device out of the read mode. But a write mode control cycle at that time will take the device out of the read mode and put it in the write mode, thus not allowing the reading of data.

SMVS251F — AUGUST 1988 — REVISED DECEMBER 1990

### device symbolization



† For information on Revision "H" devices, refer to page 8-43.

## TMS44C251 262 144 BY 4-BIT MULTIPORT VIDEO RAM

SMVS251F — AUGUST 1988 — REVISED DECEMBER 1990



### TMS44C260 262 144 WORD BY 4-BIT QUAD CAS DYNAMIC RANDOM-ACCESS MEMORY

SMGS260B — JANUARY 1990 — REVISED NOVEMBER 1990

- 262 144 × 4 Organization
- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	<sup>t</sup> RAC	tCAC	<sup>t</sup> CAA	CYCLE
	(MAX)	(MAX)	(MAX)	(MAX)
TMS44C260-60	60 ns	15 ns	30 ns	110 ns
TMS44C260-70	70 ns	18 ns	35 ns	130 ns
TMS44C260-80	80 ns	20 ns	40 ns	150 ns
TMS44C260-10	100 ns	25 ns	45 ns	180 ns

- Four Separate CAS Pins Provide for Separate I/O Operation
- Parity Mode and Enhanced Page Mode Operation
- 512-Cycle Refresh in 8 ms (Max)
- 3-State Unlatched Output
- Lower Power Dissipation
- Texas Instruments EPIC<sup>™</sup> CMOS Process
- All Inputs, Outputs and Clocks are TTL Compatible
- High-Reliability Plastic 24/26-Lead
   300-Mil-Wide Surface Mount (SOJ) Package
- Operating Free-Air Temperature ...0°C to 70°C

### DJ Package† (Top View)

DQ1 🗆	1	26	□v <sub>ss</sub>
DQ2	2	25	DQ4
W□	3	24	DQ3
RAS 🗆	4	23	□CAS4
CAS1	5	22	□ OE
CAS2	6	21	☐ CAS3
TF 🖂	8	19	□NC
A0 🗆	9	18	□ A8
A1 ☐	10	17	□ A7
A2 🗀	11	16	□ A6
A3 🗀	12	15	□ A5
V <sub>CC</sub> □	13	14	□ A4

<sup>†</sup>The package shown here is for pinout reference only and is not drawn to scale.

PIN	PIN NOMENCLATURE					
A0-A8	Address Inputs					
CAS1-CAS4	Column-Address Strobe					
DQ1-DQ4	Data In/Data Out					
ŌĒ	Output Enable					
NC	No Connection					
RAS	Row-Address Strobe					
$\overline{w}$	Write Enable					
TF	Test Function					
Vcc	5-V Supply					
V <sub>SS</sub>	Ground					

### description

The TMS44C260 is a high-speed, 1 048 576-bit dynamic random access memory organized as 262 144 words of four bits each. It employs state-of-the-art EPIC<sup>™</sup> (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at low cost.

This device features maximum  $\overline{RAS}$  access times of 60 ns, 70 ns, 80 ns, and 100 ns. Maximum power dissipation is as low as 413 mW operating and 11 mW standby on 80 ns devices.

Four separate CAS pins (CAS1-CAS4) provide for separate I/O operation allowing this device to operate in parity mode. The TMS44C260 also functions in enhanced page mode, similar to the TMS44C256.

The EPIC™ technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. I<sub>CC</sub> peaks are 140 mA typical, and a − 1-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS44C260 is offered in a 300-mil wide 24/26 J-lead plastic surface mount SOJ (DJ suffix) package. This device is characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.

Texas Instruments

### TMS44C260 262 144 WORD BY 4-BIT QUAD CAS DYNAMIC RANDOM-ACCESS MEMORY

SMGS2608 - JANUARY 1990 - REVISED NOVEMBER 1990

### operation

### parity mode

Four CAS pins (CAS1-CAS4) are provided to give independent control of the four data I/O pins (DQ1-DQ4). For read or write cycles, the column address is latched on the first CASx falling edge. Each CASx pin going low enables its corresponding DQ pin with data coming from the column address latched on the first falling CASx edge. All address setup and hold parameters are referenced to the first falling CASx edge. The delay time from CASx low to valid data out (see parameter t<sub>CAC</sub>) is measured from each individual CAS to its corresponding DQx pin.

In order to latch in a new column address, all four  $\overline{\text{CASx}}$  pins must be brought high. The column precharge time (see parameter  $t_{CP}$ ) is measured from the last  $\overline{\text{CASx}}$  rising edge to the first falling  $\overline{\text{CASx}}$  edge of the new cycle. In order for a column address to remain valid while toggling  $\overline{\text{CASx}}$ , there exists a minimum setup time ( $t_{CLCH}$ ) where at least one  $\overline{\text{CASx}}$  must be brought low before all other  $\overline{\text{CASx}}$  pins are taken high.

For early write cycles, the data is latched on the first falling  $\overline{\text{CASx}}$  edge. Only the DQs that have the corresponding  $\overline{\text{CASx}}$  low will be written into. Each  $\overline{\text{CASx}}$  will have to meet  $t_{\text{CAS}}$  minimum in order to ensure writing into the storage cell. In order to latch a new address and new data, all  $\overline{\text{CASx}}$  pins need to come high and meet  $t_{\text{CP}}$ .

This DQ independence allows the TMS44C260 to provide four parity bits in memory designs which normally require the use of four  $256k \times 1$  DRAMs.

### enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the CASx page-mode cycle time used. With minimum CASx page cycle time, all 512 columns specified by column addresses A0 through A8 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of RAS. The buffers act as transparent or flow-through latches while CASx is high. The falling edge of the first CASx latches the column addresses. This feature allows the TMS44C260 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when CASx transitions low. This performance improvement is referred to as "enhanced page mode". Valid column address may be presented immediately after t<sub>RAH</sub> (row address hold time) has been satisfied, usually well in advance of the falling edge of CASx. In this case, data is obtained after t<sub>CAC</sub> max (access time from CASx low) if t<sub>CAA</sub> max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time CASx goes high, minimum access time for the next cycle is determined by t<sub>CAP</sub> (access time from rising edge of the last CASx).

### address (A0 through A8)

Eighteen address bits are required to decode 1 of 262 144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe (RAS). Then nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the first column-address strobe (CASx). All addresses must be stable on or before the falling edge of RAS and CASx. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. The TMS44C260 CASx is used as a chip select activating its corresponding output buffer, as well as latching the address bits into the column-address buffers.

### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from the standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CASx}$  (early write), data out will remain in the high-impedance state for the entire cycle permitting a write operation with  $\overline{OE}$  grounded.



### data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{\text{CASx}}$  or  $\overline{\text{W}}$  strobes data into the on-chip data latch. In an early write cycle,  $\overline{\text{W}}$  is brought low prior to  $\overline{\text{CASx}}$  and the data is strobed in by the first occurring  $\overline{\text{CASx}}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{\text{CASx}}$  will already be low, thus the data will be strobed in by  $\overline{\text{W}}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{\text{OE}}$  must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

### data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{CASx}}$  and  $\overline{\text{OE}}$  are brought low. In a read cycle the output becomes valid after the access time interval  $t_{\text{CAC}}$  that begins with the negative transition of  $\overline{\text{CASx}}$  as long as  $t_{\text{RAC}}$  and  $t_{\text{CAA}}$  are satisfied.

### output enable (OE)

 $\overline{OE}$  controls the impedance of the output buffers. When  $\overline{OE}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{OE}$  low during a normal cycle will activate the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CASx}$  to be brought low for the output buffers to go into low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until either  $\overline{OE}$  or  $\overline{CASx}$  is brought high.

### refresh

A refresh operation must be performed at least once every eight milliseconds to retain data. This can be achieved by strobing each of the 512 rows (A0-A8). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding all  $\overline{\text{CASx}}$  at the high (inactive) level, thus conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{CASx}}$  at  $V_{\text{IL}}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle.


### CASx-before-RAS refresh

CASx-before-RAS refresh is utilized by bringing at least one CASx low earlier than RAS (see parameter t<sub>CSR</sub>) and holding it low after RAS falls (see parameter t<sub>CHR</sub>). For successive CASx-before-RAS refresh cycles, CASx can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh option.

### power-up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after power-up to the full  $V_{CC}$  level.


### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.



### functional block diagram



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1)	 – 1 V to 7 V
Voltage range on V <sub>CC</sub>	 – 1 V to 7 V
Short circuit output current	 50 mA
Power dissipation	 1 W
Operating free-air temperature range	 0°C to 70°C
Storage temperature range	 5°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



### TMS44C260 262 144 WORD BY 4-BIT QUAD CAS DYNAMIC RANDOM-ACCESS MEMORY

SMGS260B — JANUARY 1990 — REVISED NOVEMBER 1990

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	DADAMETED	TEST	TMS44C260-	60	TMS440	260-70	TMS440	C260-80	TMS440	260-10	UNIT
1	PARAMETER	CONDITIONS	MIN MA	AΧ	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Voн	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	(	0.4		0.4		0.4		0.4	٧
1,	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5 V, All other pins = 0 V to V <sub>CC</sub>	±	10		± 10		± 10		± 10	μΑ
10	Output current (leakage)	$V_O = 0 \text{ to } 6.5 \text{ V},$ $V_{CC} = 5.5 \text{ V}, \overline{CAS} \text{ high}$	• ±	10		± 10		± 10		± 10	μΑ
ICC1	Read/write cycle current	t <sub>RWC</sub> = minimum, V <sub>CC</sub> = 5.5 V		95		80		75		65	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V		2		2		2		2	mA
ССЗ	Average refresh current (RAS-only or CBR)	t <sub>RWC</sub> = minimum, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low, after CAS low (CBR)		90		80		70		60	mA
ICC4	Average page current	tpC = minimum, VCC = 5.5 V, RAS low, CAS cycling		70		60		50		45	mA

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f=1~MHz (see Note 3) $^\dagger$

	PARAMETER		TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs			5	рF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs			5	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input			5	pF
C <sub>i(OE)</sub>	Input capacitance, output-enable input			5	pF
င	Output capacitance			7	pF

<sup>†</sup> Capacitance measurements are made on a sample basis only.

NOTE 3:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

	PARAMETER		TMS44C260-60		TMS44C260-70		TMS44C260-80		TMS44C260-10	
			MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tCAC	Access time from CAS low		15		18		20		25	ns
tCAA	Access time from column address		30		35		40		45	ns
tRAC	Access time from RAS low		-60		70		80		100	ns
tOEA	Access time from OE low		15		18		20		25	ns
tCAP	Access time from column precharge		35		40		40		50	ns
tOFF	Output disable time after CAS high (see Note 4)	0	15	0	18	0	20	0	25	ns
tOEZ	Output disable time after OE high (see Note 4)	0	15	0	18	0	20	0	25	ns

NOTE 4: topp and toez are specified when the output is no longer driven.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

		TMS44C260-60		TMS44C260-70		TMS44C260-80		TMS44C260-10		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
tRC	Read cycle time (see Note 6)	110		130		150		180		ns
twc	Write cycle time	110		130		150		180		ns
<sup>t</sup> RWC	Read-write/read-modify-write cycle time	155		181		205		245		ns
<sup>t</sup> PC	Page-mode read or write cycle time (see Note 7)	40		45		50		55		ns
<sup>t</sup> PCM	Page-mode read-modify-write cycle time	85		96		100		120		ns
tCP	Pulse duration, CAS high	10		10		10		10		ns
tCAS	Pulse duration, CAS low (see Note 8)	15	10 000	18	10 000	20	10 000	25	10 000	ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		70		ns
<sup>t</sup> RAS	Non-page-mode pulse duration, RAS low (see Note 9)	60	10 000	70	10 000	80	10 000	100	10 000	ns
tRASP	Page-mode pulse duration, RAS low (see Note 9)	60	100 000	70	100 000	80	100 000	100	100 000	ns
twp	Write pulse duration	15		15		15		15		ns
tASC	Column-address setup time before CAS low	0		0		0		0		ns
tASR	Row-address setup time before RAS low	0		0		0		0		ns
tDS	Data setup time before W low (see Note 10)	0		0		0		0		ns
tRCS	Read setup time before CAS low	0		0		0		0		ns
twcs	W-low setup time before CAS low (see Note 11)	0		0		0		0		ns
tCWL	W-low setup time before CAS high	15		18		20		25		ns
tRWL	W-low setup time before RAS high	15		18		20		25		ns
<sup>t</sup> CAH	Column-address hold time after $\overline{\text{CAS}}$ low (see Note 10)	10		15		15		20		ns
tRAH	Row-address hold time after RAS low	10		10		12		15		ns
<sup>t</sup> AR	Column-address hold time after RAS low (see Note 12)	50		55		60		70		ns
<sup>t</sup> CLCH	Hold time, CAS low to CAS high	5		5		5		5		ns
<sup>t</sup> DH	Data hold time after CAS low (see Note 10)	10		15		15		20		ns
<sup>t</sup> DHR	Data hold time after RAS low (see Note 12)	50		55		60		70		ns
tRCH	Read hold time after CAS high (see Note 13)	0		0		0		0		ns
tRRH	Read hold time after RAS high (see Note 13)	0		0		0		0		ns
twcH	Write hold time after CAS low (see Note 11)	15		15		15		20		ns
twcn	Write hold time after RAS low (see Note 12)	50		55		60		70		ns
<sup>t</sup> OEH_	OE command hold time	15		18		20		25		ns

### Continued next page.

NOTES: 5. Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

- 6. All cycle times assume  $t_T = 5$  ns.
- 7.  $t_{PC} > t_{CP} \min + t_{CAS} \min + 2t_{T}$ .
- 8. In a read-modify-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (t<sub>CAS</sub>).
- 9. In a read-modify-write cycle, t<sub>RWD</sub> and t<sub>RWL</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>RAS</sub>).
- 10. Later of CAS or W in write operations.
- 11. Early write operation only.
- 12. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.
- 13. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.



SMGS260B — JANUARY 1990 — REVISED NOVEMBER 1990

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5) (concluded)

		TMS44	C260-60	TMS44	C260-70	TMS44	C260-80	TMS44	C260-10	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tCSH	Delay time, RAS low to CAS high	60		70		80		100		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		· 18		20		25		ns
tCWD	Delay time, CAS low to W low (see Note 14)	40		46		50		60		ns
tRCD	Delay time, RAS low to CAS low (see Note 15)	20	45	20	52	22	60	25	75	ns
tRAD	Delay time, RAS low to column address (see Note 15)	15	30	15	35	17	40	20	55	ns
tRAL	Delay time, column address to RAS high	30		35		40		45		ns
<sup>t</sup> CAL	Delay time, column address to CAS high	30		35		40		45		ns
tRWD	Delay time, RAS low to W low (see Note 14)	85		98		110		135		ns
tAWD	Delay time, column address to $\overline{W}$ low (see Note 14)	55		63		70		80		ns
tCLZ	Delay time, CAS low to output low Z	0		0		0		0		ns
tOED	Delay time, OE high before data at DQ	15		18		20		25		ns
<sup>t</sup> ROH	Delay time, OE low to RAS high	10		10		10		10		ns
<sup>t</sup> CHR	Delay time, RAS low to CAS high (see Note 16)	15		15		20		25		ns
tCSR	Delay time, CAS low to RAS low (see Note 16)	10		10		10		10		ns
tRPC	Delay time, RAS high to CAS low (see Note 16)	0		0		0		0		ns
tREF	Refresh time interval		8		8		8		8	ms
tŢ	Transition time	3	50	3	50	3	50	3	50	ns

NOTES: 5.Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min.

- 14. Read-modify-write operation only.
- 15. Maximum value specified only to guarantee access time.
- 16. CAS-before-RAS refresh only.

### PARAMETER MEASUREMENT INFORMATION





Figure 1. Load Circuits for Timing Parameters

### read cycle




NOTES: 17. In order to hold the address latched by the first  $\overline{\text{CASx}}$  going low, the parameter t<sub>CLCH</sub> must be met.

- 18. tCAC is measured from CASx to its corresponding DQx.
- 19. CASx order is arbitrary.
- 20. Output may go from high-impedance to an invalid data state prior to the specified access time.



### SMGS260B — JANUARY 1990 — REVISED NOVEMBER 1990


### write cycle



- NOTES: 10. Later of  $\overline{CAS}$  or  $\overline{W}$  in write operations.
  - 17. In order to hold the address latched by the first  $\overline{\text{CASx}}$  going low, the parameter t<sub>CLCH</sub> must be met.
  - 18.  $t_{CAC}$  is measured from  $\overline{CASx}$  to its corresponding DQx.
  - 19. CASx order is arbitrary.



### early write cycle timing




NOTES: 17. In order to hold the address latched by the first \$\overline{CASx}\$ going low, the parameter to must be met.

18. to accept to measured from \$\overline{CASx}\$ to its corresponding DQx.

- 19. CASx order is arbitrary.




### read-write/read-modify-write cycle



- NOTES: 17. In order to hold the address latched by the first CASx going low, the parameter t<sub>CLCH</sub> must be met.
  - 18. tCAC is measured from CASx to its corresponding DQx.
  - 19. CASx order is arbitrary.



### enhanced page-mode read cycle timing




- NOTES: 17. In order to hold the address latched by the first CASx going low, the parameter touch must be met.
  - 18. tCAC is measured from CASx to its corresponding DQx.
  - 19. CASx order is arbitrary.
  - 20. Output may go from high-impedance to an invalid data state prior to the specified access time.
  - 21. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
  - 22. Access time is tCAP or tCAA dependent.



SMGS260B - JANUARY 1990 - REVISED NOVEMBER 1990


### enhanced page-mode write cycle timing



- NOTES:17. In order to hold the address latched by the first  $\overline{\text{CASx}}$  going low, the parameter t<sub>CLCH</sub> must be met.
  - 18.  $t_{CAC}$  is measured from  $\overline{CASx}$  to its corresponding DQx.
  - 19. CASx order is arbitrary.
  - 21. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
  - 23. Referenced to CASx or W, whichever occurs last.



### enhanced page mode read-modify-write cycle




- NOTES: 17. In order to hold the address latched by the first CASx going low, the parameter to LCH must be met.
  - 18. t<sub>CAC</sub> is measured from CASx to its corresponding DQx.
  - 19. CASx order is arbitrary.
  - 24. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write cycle timing specifications are not violated.



### TMS44C260 262 144 WORD BY 4-BIT QUAD CAS DYNAMIC RANDOM-ACCESS MEMORY


SMGS260B — JANUARY 1990 — REVISED NOVEMBER 1990

### RAS-only refresh timing




NOTE 25: All CASx must be high.

### hidden refresh cycle



### automatic (CAS-before-RAS) refresh cycle timing





## TMS44C260 262 144 WORD BY 4-BIT QUAD CAS DYNAMIC RANDOM-ACCESS MEMORY SMGS260B — JANUARY 1990 — REVISED NOVEMBER 1990



# **ADVANCE INFORMATION**

- DRAM: 131 072 Words × 8 Bits SAM: 256 × 8 Bits
- Dual Port Accessibility Simultaneous and Asynchronous Access From the DRAM and SAM Ports
- Bidirectional Data Transfer Function Between the DRAM and the Serial Data Register
- 4 x 8-Block Write Feature for Fast Area Fill Operations. As Many as Four Memory Address Locations Written Per Cycle From an On-Chip Color Register
- Write-Per-Bit Feature for Selective Write to Each RAM I/O. Two Write-Per-Bit Modes to Simplify System Design
- Enhanced Page-Mode Operation for Faster Access
- CAS-before-RAS and Hidden Refresh Modes
- Long Refresh Period . . . Every 8 ms (Max)
- Up to 33 MHz Uninterrupted Serial Data Streams
- Split Serial Data Register for Simplified Realtime Register Reload
- 3-State Serial I/Os Allow Easy Multiplexing of Video Data Streams
- 256 Selectable Serial Register Starting Locations
- All Input/Outputs and Clocks TTL Compatible
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	ACCESS
	TIME	TIME	TIME	TIME
	ROW	COLUMN	SERIAL	SERIAL
	ADDRESS	ENABLE	DATA	ENABLE
	(MAX)	(MAX)	(MAX)	(MAX)
	ta(R)	ta(C)	ta(SQ)	ta(SE)
TMS48C121-80	0 80 ns	20 ns	25 ns	20 ns
TMS48C121-10	100 ns	25 ns	30 ns -	20 ns
TMS48C121-12	2 120 ns	30 ns	35 ns	25 ns

Texas Instruments EPIC™ CMOS Process

sc [	10	40	$V_{SS}$
SDQ0 [	2	39	SDQ7
SDQ1	3	38	SDQ6
SDQ2 [	4	37	SDQ5
SDQ3	5	36	SDQ4
TRG [	6	35	SE
DQ0 [	7	34	DQ7
DQ1	8	33	DQ6
DQ2 [	9	32	DQ5
DQ3 [	10	31	DQ4
Vcc [	11	30	$V_{SS}$
w [	12	29	DSF
NC [	13	28	NC
RAS [	14	27	CAS
NC [	15	26	QSF
A8 [	16	25	A0
A6 [	17	24	A1
A5 [	18	23	A2
A4 [	19	22	A3
v <sub>cc</sub> [	20	21	A7

DZ Package (Top View)

	PIN NOMENCLATURE
A0-A8 CAS DQ0-DQ7 SE FAS SC SDQ0-SDQ7 TRG W DSF QSF VCC VSS	Address Inputs Column Enable DRAM Data In-Out/Write Mask Bit Serial Enable Row Enable Serial Data Clock Serial Data In-Out Transfer Register/Q Output Enable Write Mask Select/Write Enable Special Function Select Split-Register Activity Status 5-V Supply (TYP) Ground
IVO	No External Connect
CAS DQ0-DQ7 SE RAS SC SDQ0-SDQ7 TRG W DSF QSF VCC	Column Enable DRAM Data In-Out/Write Mask Bit Serial Enable Row Enable Serial Data Clock Serial Data In-Out Transfer Register/Q Output Enable Write Mask Select/Write Enable Special Function Select Split-Register Activity Status 5-V Supply (TYP)

EPIC is a trademark of Texas Instruments Incorporated.



### description

The TMS48C121 multiport video RAM is a high-speed dual-ported memory device. It consists of a dynamic random-access memory (DRAM), organized as 131 072 words of 8-bits each interfaced to a serial data register, or Serial Access Memory (SAM), organized as 256 words of 8-bits each. The TMS48C121 supports three basic types of operation: random access to and from the DRAM, serial access to and from the serial register, and bidirectional transfer of data between any row in the DRAM and the serial register. Except during transfer operations, the TMS48C121 can be accessed simultaneously and asynchronously from the DRAM and SAM ports. During transfer operation, the 256 columns of the DRAM are connected to the 256 positions in the serial data register. The 256  $\times$  8-bit serial data register can be loaded from the memory row (transfer read) or else the contents of the 256  $\times$  8-bit serial data register can be written to the memory row (transfer write).

The TMS48C121 is equipped with several features designed to provide higher system-level bandwidth and simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates can be achieved by the device's  $4 \times 8$ -Block Write mode. The Block Write mode allows eight bits of data present in an on-chip color data register to be written to any combination of four adjacent column address locations. As many as 32 bits of data can be written to memory during each  $\overline{\text{CAS}}$  cycle time. Also on the DRAM port, a write mask or a write-per-bit allows masking any combination of the 8 input/outputs on any write cycle. The persistent write-per-bit feature uses a mask register which, once loaded, can be used on subsequent write cycles. The mask register eliminates having to provide mask data on every mask write cycle.

On the serial register, or SAM port, the TMS48C121 offers a split-register transfer read (DRAM to SAM) option that enables realtime register reload implementation for truly continuous serial data streams, without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. This new realtime register reload implementation allows truly continuous serial data. For applications not requiring realtime register reload (for example, reloads done during CRT retrace periods), the single-register mode of operation is retained to simplify system design. The SAM can also be configured in input mode, accepting serial data from an external device. Once the serial register within the SAM is loaded, its contents can be transferred to the corresponding column positions in any row in memory in a single memory cycle.

The SAM port is designed for maximum performance. Data can be input to or accessed from the SAM at serial rates up to 33 MHz. During the split-register mode of operation, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate output, designated QSF, is included to indicate which half of the serial register is active at any given time in the split register mode.

All inputs, outputs, and clock signals on the TMS48C121 are compatible with Series 74 TTL. All address lines and data-in are latched on-chip to simplify system design. All data-outs are unlatched to allow greater system flexibility.

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row address setup, row address hold, and address multiplex is thus eliminated, and a memory cycle time reduction of up to  $3 \times \text{can}$  be achieved, compared to minimum  $\overline{\text{RAS}}$  cycle times. The maximum number of columns that may be accessed is determined by the maximum  $\overline{\text{RAS}}$  low time and page-mode cycle time used. The TMS48C121 allows a full page (256 cycles) of information to be accessed in read, write, or read-modify-write mode during a single  $\overline{\text{RAS}}$  low period using relatively conservative page-mode cycle times.


The TMS48C121 employs state-of-the-art Texas Instruments EPIC™ scaled-CMOS, double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The TMS48C121 is offered in a 40-pin small-outline J-lead package (DZ suffix) for direct surface mounting in rows on 400-mil (5,08-mm) centers.

The TMS48C121 and other Multiport Video RAMs are supported by a broad line of graphics processor and control devices from Texas Instruments, including the TMS34010 and TMS34020 Computer Video Products.



# functional block diagram



### **Detailed Pin Description vs Operational Mode**

PIN	DRAM	TRANSFER	SAM
A0-A8	Row, Column Address	Row, Tap Address	
CAS	Column Enable, DQ Output Enable	Tap Address Strobe	1
DQ	DRAM Data I/O, Write Mask Bits		
DSF	Block Write Enable	Split Register Enable	Į.
	Persistent Write-Per-Bit Enable	Alternate Write Transfer Enable	
	Color Register Load Enable		J
RAS	Row Enable	Row Enable	
SE		Serial-In Mode Enable	Serial Enable
sc			Serial Clock
SDQ			Serial Data I/O
TRG	Q Output Enable	Transfer Enable	ţ
$\overline{w}$	Write Enable, Write-Per-Bit Select	Transfer Write Enable	
QSF			Split Register
			Active Status
NC	Not Connected to External VSS		1
v <sub>cc</sub> †	5-V Supply		
v <sub>SS</sub> †	Ground		

<sup>†</sup> For proper device operation, both VCC pins must be connected to a 5-V supply and both VSS pins must be tied to ground.

### operation

### random access operation

Refer to Table 1, Functional Truth Table, for Random Access and Transfer Operations. Random access operations are denoted by the designator "R" and transfer operations are denoted by a "T".

### transfer register select and DQ enable (TRG)

The TRG pin selects either register or random access operation as RAS falls. For the random access (DRAM) mode, TRG must be held high as RAS falls. Asserting TRG high as RAS falls causes the 256 storage elements of each data register to remain disconnected from the corresponding 256-bit lines of the memory array. (Asserting TRG low as RAS falls connects the 256-bit positions in the serial register to the bit lines and indicates that a transfer will occur between the data registers and the selected memory row. (See "Transfer Operation" for details.)

During random access operations, TRG also functions as an output enable for the random (Q) outputs. Whenever TRG is held high, the Q outputs are in the high-impedance state to prevent an overlap between the address and DRAM data. This organization allows the connection of the address lines to the data I/O lines but prohibits the use of the early write cycle. It also allows read-modify-write cycles to be performed by providing a three-state condition to the common I/O pins so that write data can be driven onto the pins after output read data has been externally latched.

### address (A0 through A8)

Seventeen address bits are required to decode 1 of 131 072 storage cell locations. Nine row address bits are set up on pins A0 through A8 and latched onto the chip on the falling edge of  $\overline{\text{RAS}}$ . Then, eight column address bits are set up on pins A0 through A7 and latched onto the chip on the falling edge of  $\overline{\text{CAS}}$ . All addresses must be stable on or before the falling edges of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ .



SMVS121A - APRIL 1989 - REVISED NOVEMBER 1990

### RAS and CAS address strobes and device control clocks

RAS is a control input that latches the states of the row address, W, TRG, SE, CAS, and DSF onto the chip to invoke the various DRAM and transfer functions of the TMS48C121. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is a control input that latches the states of the column address and DSF to control various DRAM and transfer functions. CAS also acts as an output enable for the DRAM output pins.

### special function select (DSF)


The Special Function Select input is latched on the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ , similarly to an address, and serves four functions. First, during write cycles DSF invokes persistent write-per-bit operation. If  $\overline{TRG}$  is high,  $\overline{W}$  is low, and DSF is low on the falling edge of  $\overline{RAS}$ , the write mask will be reloaded with the data present on the DQ pins. If DSF is high, the mask will not be reloaded but will retain the data from the last mask reload cycle.


Secondly, the DSF is used to change the internally stored write per bit mask register (or write mask) via the load write mask cycle. The data present on the DQ pins when  $\overline{W}$  falls is written to the write mask rather than to the addressed memory location. See "Delayed Write Cycle Timing" and the accompanying "Write Cycle State Table" in the timing diagram section. Once the write mask is loaded, it can be used on subsequent masked write per bit cycles. This feature allows systems with a common address and data bus to use the write-per-bit feature, eliminating the time needed for multiplexing the write mask and input data on the data bus.

Third, the DSF is used to load an on-chip four-bit data, or "color," register via the Load Color Register cycle. The contents of this register can subsequently be written to any combination of four adjacent column memory locations using an  $4 \times 8$ -Block Write feature. The load color register cycle is performed using normal write cycle timing except that DSF is held high on the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ . Once the color register is loaded, it retains data until power is lost or until another load register cycle is performed.

After loading the color register, the block write cycle can be enabled by holding DSF high on the falling edge of  $\overline{\text{CAS}}$ . During block write cycles, only the six most significant column addresses (A2-A7) are latched on the falling edge of  $\overline{\text{CAS}}$ . The two least significant addresses (A0-A1) are replaced by four DQ bits (DQ0, DQ1, DQ2, and DQ3), which are also latched on the later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  falling. These four bits are used as an address mask or column select and indicate which of the four column address locations addressed by A2-A7 will be written with the contents of the color register during the write cycle. DQ0 enables a write to column address A1 = 0 (A1 low), A0 = 0 (A0 low) DQ1 enables a write to column address A1 = 0 (A1 low), A0 = 1 (A0 high); DQ2 enables a write to column address A1 = 1 (A1 high), A0 = 0 (A0 low); and DQ3 enables a write to column address A1 = 1 (A1 high), A0 = 1 (A0 high). A high logic level enables a write and a low logic level disables the write. A maximum of 32 bits can be written to memory during each  $\overline{\text{CAS}}$  cycle (see Figure 1, Block Write Diagram).

Fourth, the DSF pin is used to invoke the split register transfer and serial access operation described in the sections "Transfer Operation" and "Serial Operation."





† W must be low during the Block Write Cycle.

‡ DQ0-DQ7 (CAS) are latched on the later of W or CAS falling edge. DQ0-DQ7 (RAS) are latched on RAS falling edge. Legend:

- 1. Refresh Address
- 2. Row Address
- 3. Column Start Address (A0-A8)
- 4. Color Register Data
- 5. Column Mask Data
- 6. DQ Mask Data



Figure 1. Block Write Diagram

### write enable, write-per-bit enable and persistent write-per-bit enable $(\overline{W})$

The  $\overline{W}$  pin enables data to be written to the DRAM and also is used to select the DRAM write-per-bit mode of operation. A logic high level on the  $\overline{W}$  input selects the read mode and logic low level selects the write mode. In an Early Write cycle,  $\overline{W}$  is brought low before  $\overline{CAS}$  and the DRAM output pins (DQ) remain in the high-impedance state for the entire cycle. During DRAM write cycles, holding  $\overline{W}$  low on the falling edge of  $\overline{RAS}$  will invoke the write-per-bit operation. Two modes of write-per-bit operation are supported.



SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

Case 1. If DSF is low on the falling edge of  $\overline{RAS}$ , the write mask is reloaded. Accordingly, a four-bit binary code (the write-per-bit mask) is input to the device via the random DQ pins and is latched on the falling edge of  $\overline{RAS}$ . The write-per-bit mask selects which of the four random I/Os are written and which are not. After  $\overline{RAS}$  has latched the write mask on-chip, input data is driven onto the DQ pins and is latched on the falling edge of the later of  $\overline{CAS}$  or  $\overline{W}$ . If a low was strobed into a particular I/O pin on the falling edge of  $\overline{RAS}$ , data will not be written to that I/O. If a high was strobed into a particular I/O pin on the falling edge of  $\overline{RAS}$ , data will be written to that I/O.

Case 2. If DSF is high on the falling edge of RAS, the mask is not reloaded from the DQ pins but instead retains the value stored during the last write-per-bit mask reload. This mode of operation is known as *persistent write-per-bit*, since the write-per-bit mask is persistent over an arbitrary number of cycles.

See the corresponding timing diagrams for details. IMPORTANT: The write-per-bit operation is invoked only if  $\overline{W}$  is held low on the falling edge of  $\overline{RAS}$ . If  $\overline{W}$  is held high on the falling edge of  $\overline{RAS}$ , write-per-bit is not enabled and the write operation will be performed to all 8 inputs.

### data I/O (DQ0-DQ7)

DRAM data is written during a write or read-modify-write cycle. The falling edge of  $\overline{W}$  strobes into the on-chip data latches. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by early  $\overline{CAS}$  with data setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{CAS}$  will already be low. Thus, the data will be strobed-in by  $\overline{W}$  with data setup and hold times referenced to this signal.

The three-state output buffers provide direct TTL compatibility (no pull-up resistors) with a fanout of two Series 74 TTL loads. Data-out is the same polarity as data-in. The outputs are in the high-impedance (floating) state as long as  $\overline{CAS}$  or  $\overline{TRG}$  is held high. Data will not appear at the outputs until after both  $\overline{CAS}$  and  $\overline{TRG}$  have been brought low. Once the outputs are valid, they remain valid while  $\overline{CAS}$  and  $\overline{TRG}$  are low.  $\overline{CAS}$  or  $\overline{TRG}$  going high returns the outputs to a high-impedance state. In an early-write cycle, the outputs are always in the high-impedance state. In a register transfer operation (memory to register or register to memory), the outputs remain in the high-impedance state for the entire cycle.

### refresh

A refresh operation must be performed to each row at least once every eight milliseconds to retain data. Since the output buffer is in the high-impedance state (unless  $\overline{CAS}$  is applied), the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 512 row addresses with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power.

### CAS-before-RAS refresh

CAS-before-RAS refresh is accomplished by bringing CAS low earlier than RAS. The external row address is ignored and the refresh address is generated internally when using CAS-before-RAS refresh. 512 cycles must be performed within eight milliseconds, but not necessarily in succession. Other cycles may be performed in between CAS-before-RAS cycles without disturbing the internal address generation.

### NC

The pins should be tied to system ground or left floating (no connection) for proper device operation.

IMPORTANT: NC is not connected internally to VSS.



### Table 1. Function Table

T Y		RAS	S FAL	L		CAS FALL	ADDR	ESS	DQ0-	-DQ7	FUNCTION
P E†	CAS	TRG	₩¶	DSF	SE	DSF	RAS	CAS	RAS	CAS‡ W	TONOTION
R	L	χ§	Х	Х	Х	X	X	X	X	Х	CAS-before-RAS refresh
Т	н	L	L	Х	L	Х	Row Addr	Tap Point	×	×	Register to memory transfer (Transfer Write)
Т	н	L	L	н	X	X	Row Addr	Tap Point	×	х	Alternate transfer write (Independent of SE)
Т	Н	L	L	L	н	×	Refresh Addr	Tap Point	×	. <b>X</b>	Serial write-mode enable (Psuedo-transfer write)
Т	Н	L	н	L	x	×	Row Addr	Tap Point	×	х	Memory to register transfer (Transfer read)
T	Н	L	Н	н	х	X	Row Addr	Tap Point	×	х	Split register transfer read (Must reload tap)
R	Н	Н	L	٦	X	L	Row Addr	Col Addr	Write Mask	Valid Data	Load and use write mask, write data to DRAM
R	Н	Н	L	L	х	н	Row Addr	Col A2-A7	Write Mask	Addr Mask	Load and use write mask, block write to DRAM
R	H	н	L	Н	х	L	Row Addr	Col Addr	×	Valid Data	Persistent write per bit, write data to DRAM
R	Н	Н	L	н	Х	н	Row Addr	Col A2-A7	х	Addr Mask	Persistent write per bit, block write to DRAM
R	Н	Ŧ	Η	L	Х	L	Row Addr	Col Addr	×	Valid Data	Normal DRAM read/write (Non masked)
R	Н	Н	Н	L	х	Н	Row Addr	Col A2-A7	×	Addr Mask	Block write to DRAM (Non masked)
R	н	Н	н	Н	х	L	Refresh Addr	Х	×	Write Mask	Load write mask
R	Н	Н	H	Н	Х	Н	Refresh Addr	×	×	Color Data	Load color register

Addr Mask = H: Write to address/column location enabled (DQ0, DQ1, DQ2, DQ3).

Write Mask = H: Write to I/O enabled.

 $<sup>\</sup>dagger$  R = Random access operation; T = Transfer operation  $\dagger$  DQ0-DQ7 are latched on the later of  $\overline{W}$  or  $\overline{CAS}$  falling edge.

 $<sup>\</sup>P$  In persistent write-per-bit function,  $\overline{W}$  must be high during the refresh cycle.

### random port to serial port interface




Figure 1. Block Diagram Showing One Random and One Serial I/O Interface

### random-address space to serial-address space mapping

The 256 bits in each of the eight data registers of the SAM are connected to the 256 column locations of each of the eight random I/Os. Data can be accessed in or out of the SAM starting at any of the 256 data bit locations. This start location is selected by addresses A0 through A7 on the falling edge of CAS during any transfer cycle. The SAM is accessed starting from the selected start address, proceeding from the lowest to the highest significant bits. After the most significant bit position (255) is accessed, the serial counter wraps around such that bit 0 is accessed on the next clock pulse. The selected start address is stored and used for all subsequent transfer cycles until CAS is again brought low during any transfer cycle. Thus, the start address can be set once and CAS held high during all subsequent transfer cycles and the start address point will not change regardless of data present on A0 through A7.

### split-register mode random-address to serial-address space mapping

In split-register transfer operation, the serial-data register is split into halves, the low half containing bits 0 through 127 and the high half containing bits 128 through 255. When a split-register transfer cycle is performed, the "tap" address must be strobed in on the falling edge of  $\overline{CAS}$ . The most significant column address bit A7 determines which register half will be reloaded from the memory array. The seven remaining column address bits (A0-A6) are used to select the SAM starting location for the register half selected by A7.

To insure proper operation when using the split-register read transfer feature, a non-split register transfer must precede any split register sequence. The serial start address must be supplied for every split-register transfer. (See Split-Register Operating Sequence on page 8-123.)



SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

### transfer operations

The Serial Enable pin  $\overline{SE}$  has two functions: first, it is latched on the fallilng edge of  $\overline{RAS}$ , with both  $\overline{TRG}$  and  $\overline{W}$  low to select one of the transfer functions. If  $\overline{SE}$  is low during this transition, then a transfer write occurs. If  $\overline{SE}$  is high as  $\overline{RAS}$  falls and DSF is low, then a write mode control cycle is performed. The function of this cycle is to switch the SDQs from the output mode to the input mode, thus allowing data to be shifted into the data register.

NOTE: All transfer-write modes will switch the SDQs from the output mode to the input mode. All transfer read and serial mode enable (psuedo transfer write) operations will perform a memory refresh operation on the selected row.

As illustrated in Table 1, the TMS48C121 supports five basic modes of transfer operation:

- 1. Normal Write Transfer (SAM to DRAM)
- 2. Alternate Write Transfer (independent of the state of SE)
- 3. Pseudo Write Transfer (Switches serial port from serial out mode to serial in mode. No actual data transfer takes place between the DRAM and the SAM.)
- 4. Normal Read Transfer (Transfer entire contents of DRAM row to SAM)
- 5. Split-Register Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred to the SAM while the other half is read from the serial I/O port.)

Note: All transfer write modes will switch the SDQ's from the output mode into the input mode.

### transfer register select (TRG)

Transfer operations between the memory array and the data registers are invoked by bringing  $\overline{RRG}$  low before  $\overline{RAS}$  falls. The states of  $\overline{W}$ ,  $\overline{SE}$ , and DSF, which are also latched on the falling edge of  $\overline{RAS}$ , determine which transfer operation will be invoked.

During read transfer cycles, TRG going high causes the addressed row of data to be transferred into the data register. Although the previous data in the data register is overwritten, the last bit of data appearing at SDQ before TRG goes high will remain valid until the first positive transition of SC after TRG goes high. The data at SDQ will then switch to new data beginning from the selected start, or "tap" position.

### transfer write enable (W)

In the register-transfer mode,  $\overline{W}$  determines whether a read or a write transfer will occur. To perfom a write transfer,  $\overline{W}$  and  $\overline{SE}$  are held low as  $\overline{RAS}$  falls except for alternate transfer-write. If  $\overline{SE}$  is high during this transition, no transfer of data from the data register to the memory array occurs, but the SDQs are put into the input mode. This allows serial data to be input into the SAM. An alternative way to perform the transfer-write cycle is by holding DSF high on the falling edge of  $\overline{RAS}$ . In this way, the state of  $\overline{SE}$  is a don't care as  $\overline{RAS}$  falls. To perform a read transfer operation,  $\overline{W}$  is held high and  $\overline{SE}$  is a don't care as  $\overline{RAS}$  falls. This cycle also puts the SDQs into the read mode, allowing data to be shifted out of the data register.

### column enable (CAS)

If  $\overline{\text{CAS}}$  is brought low during a pseudo write transfer cycle, the address present on the pins A0 through A7 will become the new register start location. If  $\overline{\text{CAS}}$  is held high during a pseudo write transfer cycle, the previous tap address will be retained from the last transfer cycle in which  $\overline{\text{CAS}}$  went low to set the tap address.

### address (A0 through A8)

Nine bits are required to select one of the 512 possible rows involved in the transfer of data to or from the data registers. The states of A0-A8 are latched on the falling edge of  $\overline{RAS}$  to select one of 512 rows for the transfer operation.

To select one of the 256 positions in the SAM from which the first serial data will be accessed, the appropriate 8-bit column address (A0-A7) must be valid when  $\overline{CAS}$  falls. However, the  $\overline{CAS}$  and start (tap) position need not be supplied every cycle, only when changing to a different start position.



SMVS121A - APRIL 1989 - REVISED NOVEMBER 1990

In the split-register transfer mode, the most significant column address bit (A7) selects which half of the register will be reloaded from the memory array. The remaining seven addresses (A0-A6) determine the register starting location for the register to be reloaded.

### special function input (DSF)

In the read-transfer mode, holding DSF high on the falling edge of RAS selects the split-register mode transfer operation. This mode divides the serial data register into a high-order half and a low-order half; one active, and one inactive. When the cycle is initiated, a transfer occurs between the memory array and either the high-half or the low-half register, depending on the state of most significant column address bit (A7) that is strobed in on the falling edge of CAS. If A7 is high, the transfer is to the high half of the register. If A7 is low, the transfer is to the low half of the register. Use of the split-register-mode read-transfer feature allows on-the-fly read transfer operation without synchronizing TRG to the serial clock.

In the write-transfer mode, holding DSF high on the falling edge of  $\overline{RAS}$  permits use of an alternate mode of transfer write. This mode allows  $\overline{SE}$  to be high on the falling edge of  $\overline{RAS}$  without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.

### serial clock (SC)

Data (SDQ) is accessed in or out of the data registers on the rising edge of SC. The TMS48C121 is designed to work with a wide range of clock duty cycles to simplify system design. Since the data registers comprising the SAM are of static design, there are no SAM refresh requirements and there is no minimum SC clock operating frequency.

### serial data input/output (SDQ0-SDQ7)

SD and SQ share a common I/O pin. Data is input to the device when  $\overline{SE}$  is low during a write mode and data is output from the device when  $\overline{SE}$  is low during read mode. The data in the SAM will be accessed in the direction from least significant bit to the most significant bit. The data registers operate modulo 256. Thus, after bit 255 is accessed, the next bits to be accessed will be bits 00, 01, 02, and so on.

### serial enable (SE)

During serial access operations,  $\overline{SE}$  is used as an SDQ enable/disable. In the write mode,  $\overline{SE}$  is used as an input enable.  $\overline{SE}$  high disables the input and  $\overline{SE}$  low enables the input. To take the device out of the write mode and into the read mode, a transfer read cycle must be performed. The read mode allows data to be accessed from the data register. While in the read mode,  $\overline{SE}$  high disables the output and  $\overline{SE}$  low enables the output.

IMPORTANT: While  $\overline{SE}$  is held high, the serial clock is not disabled. Thus, external SC pulses will increment the internal serial address counter regardless of the state of  $\overline{SE}$ . This ungated serial clock scheme minimizes access time of serial output from  $\overline{SE}$  low since the serial clock input buffer and the serial address counter are not disabled by  $\overline{SE}$ .

### split-register active-status output (QSF)

During the split-register mode of serial access operation, QSF indicates which half of the serial register in the SAM is being accessed. If QSF is low, the serial address pointer is accessing the lower (least significant) 128 bits of the SAM. If QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM. QSF changes state upon crossing the boundary between the two register halves.

### power-up

To achieve proper device operation, an initial pause of 200  $\mu s$  is required after power-up, followed by a minimum of eight  $\overline{RAS}$  cycles or eight  $\overline{CAS}$ -before- $\overline{RAS}$  cycles, a memory to register transfer cycle, and two SC cycles.



# **ADVANCE INFORMATION**

### absolute maximum ratings over operating free-air temperature†

Voltage on any pin except DQ and SE	OQ (see Note 1)	– 1 V to 7 V
Voltage on DQ and SDQ (see Note 1)	)	– 1 V to 6.5 V
Voltage range on V <sub>CC</sub> (see Note 1)		– 1 V to 7 V
Short-circuit output current		50 mA
Power dissipation		
Operating free-air temperature range		0°C to 70°C
Storage temperature range		- 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

### recommended operating conditions

		MIN	МОИ	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
Vss	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less psoitive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

### electrical characteristics over full ranges of recommended operating conditions

	0.40.445750	TEST	SAM	TMS48C	121-80	TMS48C	121-10	TMS48C	121-12	
	PARAMETER	conditions port		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -2 mA		2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.4		0.4		0.4	V
lį	Input current (leakage)	V <sub>I</sub> = 0 to 5.8, V <sub>CC</sub> = 5.5 All other pins at 0 to V <sub>CC</sub>			±10		±10	,	±10	μΑ
IO	Output leakage current (see Note 3)	V <sub>O</sub> = 0 to V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V			±10		±10		±10	μΑ
ICC1	Operating current, t <sub>c(RW)</sub> =	minimum	Standby		100		80	_	70	
ICC1A	Operating current, tc(SC) =	minimum	Active		120		95		85	
ICC2	Standby current, All clocks	= V <sub>CC</sub>	Standby		10		10		10	
<sup>1</sup> CC2A	Standby current, tc(SC) = n	ninimum	Active		35		35		30	ı
ICC3	RAS-only refresh current, to	(RW) = minimum	Standby		100		80		70	
ІССЗА	RAS-only refresh current, to	c(SC) = minimum	Active		120		95		85	
ICC4	Page-mode current, t <sub>C(P)</sub> =	minimum	Standby		'55		45		40	mA
ICC4A	Page-mode current, ta(SC)	= minimum	Active		65		55		50	
<sup>1</sup> CC5	CAS-before-RAS current, to	(RW) = minimum	Standby		100		80		70	
I <sub>CC5A</sub>	CAS-before-RAS current, to	c(SC) = minimum	Active		120		95		85	
ICC6	Data transfer current, tc(RV	y) = minimum	Standby		100		80		70	
ICC6A	Data transfer current, tc(SC	) = minimum	Active		120	·	95		85	

NOTE 3: SE is disabled for SDQ output leakage tests.



# DVANCE INFORMATION

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 4)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		6	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		7	ρF
C <sub>i(W)</sub>	Input capacitance, write enable input		7	pF
C <sub>i(SC)</sub>	Input capacitance, serial clock		7	pF
C <sub>i(SE)</sub>	Input capacitance, serial enable		7	pF
C <sub>i(DSF)</sub>	Input capacitance, special function		7	pF
C <sub>i(TRG)</sub>	Input capacitance, transfer register input		7	pF
C <sub>o(O)</sub>	Output capacitance, SDQ and DQ		7	pF,
Co(QSF)	Output capacitance, QSF		10	pF

NOTE 4:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

PARAMETER		TEST	ALT.	TMS48	C121-80	TMS48C1	21-10	TMS48C121-12		UNIT
	PANAMETER	CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
ta(C)	Access time from CAS	td(RLCL) = Max	†CAC	·	20		25		30	ns
ta(CA)	Access time from column address	td(RLCL) = Max	†AA		40		50		60	ns
ta(CP)	Access time from CAS high	td(RLCL) = Max	<sup>t</sup> CPA		45		55		65	ns
ta(R)	Access time from RAS	td(RLCL) = Max	†RAC		80		100		120	ns
ta(G)	Access time of Q from TRG low		<sup>†</sup> OEA		20		25		30	ns
ta(SQ)	Access time of SQ from SC high	C <sub>L</sub> = 30 pF	<sup>t</sup> SCA		25		30		35	ns
ta(SE)	Access time of SQ from SE low	C <sub>L</sub> = 30 pF	<sup>t</sup> SEA		20		20		25	ns
ta(QSF)	Access time of QSF from SC low	C <sub>L</sub> = 30 pF			60		60		60	ns
<sup>t</sup> dis(CH)	Random output disable time from CAS high (see Note 6)	C <sub>L</sub> = 30 pF	tOFF	0	20	0	20	0.	20	ns
<sup>t</sup> dis(G)	Random output disable time from TRG high (see Note 6)	CL = 30 pF	†OEZ	0	20	0	20	0	20	ns
<sup>t</sup> dis(SE)	Serial output disable time from SE high (see Note 6)	C <sub>L</sub> = 30 pF	<sup>t</sup> SEZ	0	20	0	20	0	20	ns

NOTES: 5. Switching times for RAM port output are measured with a load equivalent to 1 TTL load and 100 pF. Data out reference level: VOH/VOL = 2.4 V/0.8 V. Switching times for SAM port output are measured with a load equivalent to 1 TTL load and 30 pF. Serial data out reference level: VOH/VOL = 2 V/0.8 V.

6. tdis(CH), tdis(G), and tdis(SE) are specified when the output is no longer driven.



### timing requirements over recommended ranges of supply voltage and operating free-air temperature†

		ALT.	TMS48	C121-80	TMS48C121-10		TMS48	C121-12	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tc(rd)	Read cycle time (see Note 7)	tRC	160		180		210		ns
tc(W)	Write cycle time	twc	160		180		210		ns
tc(rdW)	Read-modify-write cycle time	tRMW	215		240		280		ns
t <sub>c(P)</sub>	Page-mode read, write cycle time	tPC	50		60		70		√ns
tc(RDWP)	Page-mode read-modify-write cycle time	tPRMW	90		105		125		ns
tc(TRD)	Transfer read cycle time	tRC	160		180		210		ns
tc(TW)	Transfer write cycle time	twc	160		180		210		ns
tc(SC)	Serial clock cycle time	tscc	30.		30		35		ns
tw(CH)	Pulse duration, CAS	tCPN	10		10		15		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	tCAS	20	75 000	25	75 000	30	75 000	ns
tw(RH)	Pulse duration, RAS high	tRP	70		70		80		ns
tw(RL)	Pulse duration, RAS low (see Note 9)	tRAS	80	75 000	100	75 000	120	75 000	ns
tw(WL)	Pulse duration, W low	twp	15		25		25		ns
tw(TRG)	Pulse duration, TRG low		20		25		30		ns
tw(SCH)	Pulse duration, SC high	tsc	10		10		12		ns
tw(SCL)	Pulse duration, SC low	tSCP	10		10		12		ns
tsu(CA)	Column address setup time	tASC	0		0		. 0		ns
tsu(SFC)	DSF setup time before CAS low	tFSC	0		0		0		ns
tsu(RA)	Row address setup time	t <sub>ASR</sub>	0		0		0		ns
t <sub>su</sub> (WMR)	W setup time before RAS low	twsR	0		0		0		ns
t <sub>su</sub> (DQR)	DQ setup time before RAS low	tMS	0		0		0		ns
t <sub>su(TRG)</sub>	TRG setup time before RAS low	tTHS	0		0		0		ns
t <sub>su(SE)</sub>	SE setup time before RAS low	t <sub>ESR</sub>	0		0		0		ns
t <sub>su</sub> (SFR)	DSF setup time before RAS low	tFSR	0		0		0		ns
tsu(DCL)	Data setup time before CAS low	tDSC	0		0		0		ns
t <sub>su(DWL)</sub>	Data setup time before W low	tDSW	0		0		0		ns
<sup>t</sup> su(rd)	Read command setup time	tRCS	0		0		0		ns
tsu(WCL)	Early write command setup time before CAS low	twcs	0		0		0		ns
tsu(WCH)	Write setup time before CAS high	tCWL	20		25		30		ns
t <sub>su(WRH)</sub>	Write setup time before $\overline{RAS}$ high with $\overline{TRG} = \overline{W} = low$	†RWL	20		25		30		ns
t <sub>su</sub> (SDS)	SD setup time before SC high	tsps	3		3		3		ns
th(CLCA)	Column address hold time after CAS low	<sup>t</sup> CAH	20		20		20	·	ns
th(SFC)	DSF hold time after CAS low	<sup>t</sup> CFH	20		20		20		ns
<sup>t</sup> h(RA)	Row address hold time after RAS low	<sup>t</sup> RAH	15		15		15		ns
th(TRG)	TRG hold time after RAS low	t <sub>THH</sub>	15		15		15		ns
th(SE)	$\overline{SE}$ hold time after $\overline{RAS}$ low with $\overline{TRG} = \overline{W} = \text{low}$	<sup>t</sup> REH	15		15		15		ns
th(RWM)	Write mask, transfer enable hold time after RAS low	<sup>t</sup> RWH	15		15		15		ns

### Continued next page.

 $\ensuremath{^{\dagger}}$  Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min.

NOTES: 7. All cycle times assume  $t_t = 5$  ns.

8. In a read-modify-write cycle, td(CLWL) and tsu(WCH) must be observed. Depending on the user's transition times, this may require

additional CAS low time [tw(CL)].

9. In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time [tw(RL)].



SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) $^{\dagger}$

			ALT.	TMS48C	121-80	TMS48C1	21-10	TMS48C1	21-12	UNIT
		•	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> h(RDQ)	DQ hold time after RAS low (write mask operation)		tMH	15		15		15		ns
th(SFR)	DSF hold time after RAS low		tRFH	15		15		15		ns
<sup>t</sup> h(RLCA)	Column-address hold time after RA (see Note 9)	AS low	†AR	45		45		45		ns
th(CLD)	Data hold time after CAS low		tDH	20		25		25		ns
<sup>t</sup> h(RLD)	Data hold time after RAS low (see	Note 10)	tDHR	45		50		50		ns
th(WLD)	Data hold time after W low		t <sub>DH</sub>	20		25		25		ns
th(CHrd)	Read hold time after CAS (see Not	e 11)	tRCH	0		0		0		ns
th(RHrd)	Read hold time after RAS (see Not	e 11)	trrh	,10		10		10		ns
th(CLW)	Write hold time after CAS low		tWCH	15		25		30		ns
th(RLW)	Write hold time after RAS low (see	Note 10)	twcr	45		50		55		ns
th(WLG)	TRG hold time after W low (see No	ote 12)	tOEH	20		25		30		ns
th(SDS)	SD hold time after SC high		tSDH	5		5		5		ns
th(SHSQ)	SQ hold time after SC high		tson	5		5		5		ns
td(RLCH)	Delay time, RAS low to CAS high		tcsh	80		100		120		ns
td(CHRL)	Delay time, CAS high to RAS low		tCRP	0		0		0		ns
td(CLRH)	Delay time, CAS low to RAS high		tRSH	25		25		30		ns
td(CLWL)	Delay time, CAS low to W low (see Notes 13 and 14)		tCWD	45		55		65		ns
<sup>t</sup> d(RLCL)	Delay time, RAS low to CAS low (see Notes 15 and 16)	-	tRCD	20	60	25	75	25	90	ns
td(CARH)	Delay time, column address to RAS	S high	tRAL	40		50		60		ns
td(RLWL)	Delay time, RAS low to W low (see	Note 13)	tRWD	110		130		155		ns
<sup>t</sup> d(CAWL)	Delay time, column address to $\overline{W}$ (see Note 13)	ow	<sup>†</sup> AWD	75		85		100		ns
td(RLCH)	Delay time, RAS low to CAS high (	see Note 17)	tCHR	20		25		25		ns
td(CLRL)	Delay time, CAS low to RAS low (s	ee Note 17)	tCSR	10		10		10		ns
td(RHCL)	Delay time, RAS high to CAS low (see Note 17)		tRPC	5		5		5		ns
td(CLGH)	Delay time, CAS low to TRG high		tCTH	20		25		35		ns
td(GHD)	Delay time, TRG high before data a	applied at DQ	tOED	25		30		30		ns
	D D.O TES	Early load		th(TRG)	)	th(TRG)		th(TRG)		
<sup>t</sup> d(RLTH)	Delay time, RAS low to TRG high (see Notes 18 and 19)	Mid-line real- time load	<sup>t</sup> RTH	65		70		80		ns

### Continued next page.

 $\mbox{$^{\dagger}$ Timing measurements}$  are referenced to  $\mbox{$V_{IL}$ max}$  and  $\mbox{$V_{IH}$ min.}$ 

- NOTES: 9. In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time [tw(RL)].
  - 10. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.
  - 11. Either th(RHrd) or t(CHrd) must be satisfied for a read cycle.
  - 12. Output-enable-controlled write. Output remains in the high-impedance state for the entire cycle.
  - 13. Read-modify-write operation only.
  - 14. TRG must disable the output buffers prior to applying data to the DQ pins.
  - 15. Read cycles only.
  - 16. The maximum value is specified only to guarantee RAS access time.
  - 17. CAS-before-RAS refresh operation only.
  - 18. TRG may be brought high "early" when real time memory to register data transfer is not required, provided that the th(TRG), td(SCTR), and td(RLSH) specifications are met.
  - 19. Memory to register (read) transfer cycles only.



# TMS48C121 131 072 BY 8-BIT **MULTIPORT VIDEO RAM**

SMVS121A - APRIL 1989 - REVISED NOVEMBER 1990

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)†

		ALT.	TMS48C12	21-80	TMS48C121-1	0 TMS48C121-1	2
		SYMBOL	MIN	MAX	MIN MA	X MIN MA	X UNIT
<sup>t</sup> d(RLSH)	Delay time, RAS low to first SC high after TRG high (see Note 19)	<sup>t</sup> RSD	85		95	105	ns
<sup>t</sup> d(CLSH)	Delay time, CAS low to first SC high after TRG high (see Note 19)	tCSD	35		40	45	ns
td(SCTR)	Delay time, SC high to TRG high (see Notes 19 and 20)	tTSL	10		15	15	ns
td(THRH)	Delay time, TRG high to RAS high (see Note 19)	tTRD	- 10		10	<b>– 10</b>	ns
td(SCRL)	Delay time, SC high to $\overline{RAS}$ low with $\overline{TRG} = \overline{W} = \text{low (see Notes 21 and 22)}$	tSRS	10		10	10	ns
<sup>t</sup> d(SCSE)	Delay time, SC high to SE high in serial input mode		15		20	20	ns
td(RHSC)	Delay time, RAS high to SC high (see Note 22)	tSRD	20		30	30	ns
td(THRL)	Delay time, TRG high to RAS low (see Note 23)	tTRP	tw(RH)		tw(RH)	tw(RH)	ns
td(THSC)	Delay time, TRG high to SC high (see Note 23)	tTSD	20		25	40	ns
td(SESC)	Delay time, SE low to SC high (see Note 24)	tsws	10		15	15	ns
td(RHMS)	Delay time, RAS high to last (most significant) rising edge of SC before boundary switch during split read transfer cycles		20		25	30	ns
<sup>t</sup> d(TPRL)	Delay time, first (TAP) rising edge of SC after boundary switch to RAS low during split read transfer cycles		20		25	25	ns
<sup>t</sup> rf(MA)	Refresh time interval, memory	tREF		8		8	8 ms
t <sub>t</sub>	Transition time	tT	3	50	3 :	50 3 !	0 ns


<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

- NOTES: 19. Memory to register (read) transfer cycles only.

  20. In a transfer read cycle, the state of SC when TRG rises is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when TRG goes high.
  - 21. In a transfer write cycle, the state of SC when FAS falls is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when RAS goes low.
  - 22. Register to memory (write) transfer cycles only.
  - 23. Memory to register (read) and register to memory (write) transfer cycles only.
  - 24. Serial data-in cycles only.




# read cycle timing





# early write cycle timing




NOTE 25: See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".



**ADVANCE INFORMATION** 

# delayed write cycle timing



NOTE 25: See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".


# TMS48C121 131 072 BY 8-BIT MULTIPORT VIDEO RAM SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

# write cycle state table

CYCLE			STATE		
CYCLE	1	2	3 .	4	5
Write mask load/use, write DQs to I/Os	L	L	L	Write Mask	Valid Data
Write mask load/use, block write	L	н	L	Write Mask	Addr Mask
Use previous write mask, write DQs to I/Os	н	L	L	Don't Care	Valid Data
Use previous write mask, block write	н	н	L	Don't Care	Addr Mask
Load write mask on later of W fall and CAS fall	н	· L	н	Don't Care	Write Mask
Load color register on later of W fall and CAS fall	н	н	Н	Don't . Care	Color Data
Write mask disabled, block write to all I/Os	L	Н	н	Don't Care	Addr Mask
Normal early or late write operation	L ·	L	н	Don't Care	Valid Data


SMVS121A - APRIL 1989 - REVISED NOVEMBER 1990

## read-write/read-modify-write cycle timing



NOTE 26: See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5". Same logic as delayed write cycle.

## enhanced page-mode read cycle timing




† Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent.

‡ Output may go from the high-impedance state to an invalid data state prior to the specified access time.

NOTE 27: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CAS to select the desired write mode (normal, block write, etc.)

ADVANCE INFORMATION

### enhanced page-mode write cycle timing




† Referenced to CAS or W, whichever occurs last.

NOTES: 25. See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".

28. A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. TRG must remain high throughout the entire page-mode operation if the late write features is used, to guarantee page-mode cycle time. If the early write cycle timing is used, the state of TRG is a Don't Care after the minimum period th(TRG) from the falling edge of RAS.

## enhanced page-mode read-modify-write cycle timing




† Output may go from the high-impedance state to an invalid data state prior to the specified access time. NOTES: 25. See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".

29. A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

ADVANCE INFORMATION

# RAS-only refresh timing




NOTE 30: In persistent write-per-bit function, W must be high during the refresh cycle.

# TMS48C121 131 072 BY 8-BIT MILL TIPORT VIDEO RAM


MULTIPORT VIDEO RAM SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

# CAS-before-RAS refresh



NOTE 30: In persistent write-per-bit function,  $\overline{W}$  must be high during the refresh cycle.


## hidden refresh cycle timing



#### SMVS121A --- APRIL 1989 --- REVISED NOVEMBER 1990


### write-mode control pseudo transfer timing

The write-mode control cycle is used to change the SDQs from the output mode to the input mode. This allows serial data to be written into the data register. The diagram below assumes that the device was originally in the serial read mode.



NOTES:31. Random-mode Q outputs remain in the high-impedance state for the entire write-mode control. 32. SE must be high as RAS falls in order to perform a write-mode control cycle.

# data register to memory timing, serial input enabled




## register transfer function table

		RAS	FALL	
FUNCTION	TRG	w	DSF (1)	SE (3)
Register to memory transfer, serial input enabled	L	L	X	L
Register to memory transfer, alternate transfer write	L	L	Н	×
Pseudo-transfer SDQ control	L	) L	L	] н
Memory to register transfer	L	н	L	×
Split register transfer	L	Н	Н	X




# alternate data register to memory timing



ADVANCE INFORMATION

## memory to data register transfer timing




- NOTES:33. Random mode (Q outputs) remain in the high-impedance state for the entire memory to data register transfer cycle. The memory to data register treansfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row. The data that is transferred into the data registers may be either shifted out or transferred back into another row.
  - 34. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ enabled), thus allowing data to be shifted out of the registers. Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive transition of SC.



8-121


# split-register mode read transfer timing



NOTE 35: There must be a minimum of two SC clock cycle between any two split-register reload cycles, and between a transfer read cycle and a split-register cycle.



ADVANCE INFORMATION



NOTES:36. In split register mode, data can be transferred from different rows to the low and high halves of the data register.


37. When enabling or disabling split register mode, ta(QSF) is measured from RAS low in the transfer cycle.

In order to achieve proper split-register operation, a normal read transfer should be performed before the first split-register transfer cycle. This is necessary to initialize the data register and the starting tap location. Serial access can then begin after the normal transfer cycle.

Before reaching the data register boundary, bit 127 or 255, the first split-register transfer to the inactive register half can be performed. When the serial counter reaches the data register boundary, it will be loaded with the tap location set on the previous split-register transfer cycle, with the next serial access continuing from that tap location. (See timing diagrams on pages 8-122 and 8-123.)




#### serial data-in timing



The Serial Data-in cycle is used to input serial data into the data registers. Before data can be written into the data registers via SD, the device must be put into the write mode by performing a write mode control (pseudo-transfer) cycle or any other transfer write cycle. A transfer read cycle is the only cycle that will take the serial port (SAM) out of the write mode and put it into the read mode, thus disabling the input data. Data will be written starting at the location specified by the input address loaded on the previous transfer cycle.

While accessing data in the serial data registers, the state of TRG is a Don't Care as long as TRG is held high when RAS goes low to prevent data transfers between memory and data registers.

#### serial data-out timing



NOTE 38: While reading data through the serial data register, the state of TRG is a Don't Care as long as TRG is held high when RAS goes low.

This is to avoid the initiation of a register to memory to register data transfer operation.

The Serial Data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer read cycle. Any transfer write cycles occurring between the transfer read cycle and the subsequent shifting out of data will take the device out of the read mode and put it in the write mode, thus not allowing the reading of data.

- 262 264 × 4 Organization
- Single 5-V Power Supply (± 10% Tolerance)
- Fast FIFO (First-In First-Out) Operation
  - Full Word Continuous Read/Write
  - Asynchronous Read/Write
- Quasi-Static (Refresh Free)
- High-Speed Read/Write Operation


		CYCLE	CYCLE
A	CCESS	TIME	TIME
,	TIME	READ	WRITE
(	MAX)	(MIN)	(MIN)
TMS4C1050/4C1060-30	25 ns	30 ns	30 ns
TMS4C1050/4C1060-40	30 ns	40 ns	40 ns
TMS4C1050/4C1060-60	50 ns	60 ns	60 ns

- Low Power Dissipation (Average IDD = 50 mA at Minimum Cycle)
- Plastic 16-Pin 300-mil-Wide DIP, 20-Pin 400-mil ZIP, or 20/26-Lead Surface-Mount (SOJ) Package
- Texas Instruments EPIC™ (Enhanced Process Implanted CMOS) Technology
- Operating Free-Air Temperature ...0°C to 70°C

#### description

The TMS4C1050 and TMS4C1060 are Field Memories (FMEM) which read and write data exclusively through serial ports, 4 bits wide. Maximum storage capacity is 262 264 words by four bits each. Addressing is controlled by write address and read address pointers, which must be reset to zero before memory access begins.

Read and write access may occur asynchronously, if desired by the user. When read access is delayed relative to write access, the TMS4C1050 and the TMS4C1060 function like a First-In First-Out (FIFO) register. The amount of delay determines the "length" of the FIFO register.



SD Package (Top View)		DJ Package (Top View)			
SRCK   1°	RSTR V <sub>CC</sub> RSTW D0 NC NC VC RSTS RC RSTW D0 RC RC RC RC RC RC RC RC RC RC RC RC RC	W 1° RSTW 2 SWCK 3 D0 4 NC 5  NC 5  NC 9 D1 10 D2 11 D3 12 Vss 13	26 25 24 23 22 18 17 16 15 14	VCC R R RSTR SRCK NC NC	
		- 55 -		լ 🕶	

PIN	NOMENCLATURE
D0-D3	Data-In
Q0-Q3	Data-Out
R	Read Enable
RSTR	Reset Read
RSTW	Reset Write
SRCK	Serial Read Clock
SWCK	Serial Write Clock
W	Write Enable
NC	No Internal Connection
Vcc	5-V Power Supply
Vss	Ground

Unlike in a conventional FIFO register, however, data may be read as many times as desired, after it is written into the storage array. Even if the content of the read address pointer is lost because the requirements for its integrity have been violated (i.e., at least one clock period per 1 ms while R is active), the data stored is not lost and can be recovered by resetting the read address pointer to zero again.

EPIC is a trademark of Texas Instruments Incorporated.

# TMS4C1050, TMS4C1060 262 264-WORD BY 4-BIT FIELD MEMORIES

SMGS050C — JANUARY 1988 — REVISED NOVEMBER 1990

## description (continued)

Minimum delay between writing into the device and reading out data is 600 SWCK cycles. Maximum delay is one full field (262 264 write cycles) plus another 119 SWCK cycles.

The TMS4C1050 and TMS4C1060 employ state-of-the-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability, and power at a low cost.

Dynamic data storage cells are employed as the main data memory to achieve high density. Self-refresh and arbitration logic is implemented in the TMS4C1050 and TMS4C1060 supplying a refresh-free system. This logic prevents any conflict between data-saving/data-loading/memory-refresh requests.

The write address counting scheme of the TMS4C1060 has been modified relative to its read address counting scheme, to allow easy cascading of several memory devices. In this respect the TMS4C1050 and the TMS4C1060 differ. Another difference between both memories is the timing of output enabling and disabling. In the TMS4C1060, this timing is clock edge controlled, while in the TMS4C1050 enabling and disabling is level controlled.

The TMS4C1050 and TMS4C1060 are offered in a 16-pin dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 7,62-mm (300-mil) centers. These devices are also offered in a 20-pin 400-Mil ZIP package (SD suffix) and a 300-Mil 20/26 J-lead plastic surface mount SOJ package (DJ suffix). These devices are guaranteed for operation from 0°C to 70°C (L suffix).

#### operation

#### write operation

The write operation is controlled by two clocks, SWCK and RSTW, and W. It is accomplished by cycling SWCK and holding W high after write address pointer reset operation (RSTW). Each write operation, which begins with RSTW, must contain at least 120 active write cycles, i.e. SWCK cycles while W is high. To transfer the last data written into the device, which at that time is still stored in the write line buffer, to the memory array, an RSTW operation is required after the last SWCK cycle.

#### reset write (RSTW)

The first positive transition of SWCK after RSTW going high, resets the write address pointers to zero. RSTW setup and hold times are referenced to the rising edge of SWCK. The state of W may be high or low during any reset operation. Before RSTW may be brought high again for a futher reset operation, it must have been low for at least two SWCK cycles.

#### data inputs (D0-D3) and write clock (SWCK)

The SWCK input latches the data inputs on chip when W is high and also increments the internal write address pointer. Data-in setup and hold times  $[t_{SU(D)}, t_{h(D)}]$  are referenced to the rising edge of SWCK.

#### write enable (W)

W is used as a data-in enable/disable. A logic high on the W input enables the input, and a logic low disables the input and holds the internal write address pointer. W disable time (low) can be expanded to 1 ms. In case W is held low over 1 ms, the content of the write address pointer may get lost. In this case an RSTW operation is required to re-initialize this pointer.

Note that W setup and hold times are referenced to the rising edge of SWCK.

## read operation

The read operation is controlled by two clocks, SRCK and RSTR, and R. It is accomplished by cycling SRCK and holding Rhigh after a read address pointer reset operation (RSTR). Each read operation, which begins with RSTR, must contain at least 120 active read cycles, i.e. SRCK cycles while R is high.



SMGS050C — JANUARY 1988 — REVISED NOVEMBER 1990

#### reset read (RSTR)

The first positive transition of SRCK after RSTR has gone high resets the read address pointers to zero. RSTR setup and hold times are referenced to the rising edge of SRCK. The state of R may be high or low during any reset operation. Before RSTR may be brought high again for a further reset operation, it must have been low for at least two SRCK cycles.

### data out (Q0-Q3) and read clock (SRCK)

Data is shifted out of the data registers on the rising edge of SRCK when R is high during a read operation. The SRCK input increments the internal read address pointer when R is high.

The three-state output buffer provides direct TTL compatibility (no pullup resistor required). Data out is the same polarity as data in. The output becomes valid after the access time interval  $t_{AC}$  that begins with the positive transition of SRCK.

Output valid time [t<sub>V(OUT)</sub>] is referenced to the rising edge of SRCK in the next cycle.

## output enabling and disabling (TMS4C1050 only)

When R changes state, the outputs will become enabled or disabled. However, SRCK must go low also, before a change of the state of R can be noticed at the outputs. The state of SRCK influences the outputs only during the first SRCK cycle following each change of state of R.

In order for the outputs to become enabled, R must go high and SRCK must go low. Enable time is determined by whichever transition (R going high or SRCK going low) occurs last. In order for the outputs to become disabled, R must go low and SRCK must go low. Disable time is determined by whichever transition (R going low or SRCK going low) occurs last. See the timing diagrams under read cycle timing (output enable and disable) for an illustration of enable and disable timing.

#### output enabling and disabling (TMS4C1060 only)

The state of R is latched in by the read clock. SRCK determines whether the outputs will be enabled or disabled. If R is high at the rising edge of SRCK, the outputs will be enabled. If R is low at the rising edge of SRCK, the outputs will be disabled. R setup and hold times are referenced to the rising edge of SRCK.

### read enable (R)

R performs a double function. First, R gates the SRCK clock, for incrementing the read pointer. When R is high before the rising edge of SRCK, the read pointer is incremented. When R is low, the read pointer is not incremented. R setup times ( $t_{RHSRH}$  and  $t_{RLSRH}$ ) and R hold times [ $t_{h(RE)}$ ] are referenced to the rising edge of the SRCK clock.

The second function of R is to enable and disable the outputs. See the appropriate section on "output enabling and disabling".

After a read operation has started, R may be brought low for a maximum of 1 ms, before the contents of the read address pointer will be lost due to the dynamic nature of the read address pointer register. In this case, information stored in the memory will not be lost, but it will be necessary to restart the read cycle at the beginning address (zero) by performing an RSTR operation.

#### power-up and initialization

On powering up, the device is designed to begin proper operation after at least 100  $\mu$ s after  $V_{CC}$  has stabilized to a value within the range of recommended operating conditions. After this 100  $\mu$ s stabilization interval, the following initialization sequence must be performed.

Because the read and write address pointers are not valid after power-up, a minimum of 130 dummy read operations (SRCK cycles) must be performed, followed by an RSTR operation, to properly initialize the read address pointer. A minimum of 130 dummy write operations (SWCK cycles) must be performed, followed by an RSTW operation, to properly initialize the write address pointer. Dummy read cycles/RSTR and dummy write cycles/RSTW may occur simultaneously.



# TMS4C1050, TMS4C1060 262 264-WORD BY 4-BIT FIELD MEMORIES

SMGS050C — JANUARY 1988 — REVISED NOVEMBER 1990

If these dummy read and write operations start while  $V_{CC}$  and/or the substrate voltage have not stabilized, it is required to perform an RSTR operation plus a minimum of 130 SRCK cycles plus another RSTR operation, and an RSTW operation plus a minimum of 130 SRCK cycles plus another RSTW operation to properly initialize read and write address pointers.

#### old/new data access

There must be minimum delay of 600 SWCK cycles between writing into memory and reading out from memory. If reading from the first field starts with an RSTR operation, before the start of writing the second field, (before the next RSTW operation), then the data just written in will be read out.

The start of reading out the first field of data may be delayed past the beginning of writing in the second field of data for as many as 119 SWCK cycles. If the RSTR operation for the first field read-out occurs less than 120 SWCK cycles after the RSTW operation for the second field write-in, then the internal buffering of the device assures that the first field will still be read out. The first field of data that is read out while the second field of data is written is called old data.

In order to read out new data, i.e., the second field written in, the delay between an RSTW operation and an RSTR operation must be at least 600 SRCK cycles. If the delay between RSTW and RSTR operations is more than 120 but less than 600 cycles, then the data read out will be undetermined. It may be old data or new data or a combination of old and new data. Such a timing should be avoided.

## cascade operation (TMS4C1060 only)

The TMS4C1060 has been designed to allow easy cascading of multiple memory devices, in order to obtain a higher storage depth or a longer delay than can be achieved with only one memory device. See the interconnection diagram on page 8-138 for details.

As illustrated in the timing diagram on page 8-138, the positive SRCK/SWCK edge at the beginning of a clock cycle serves to initiate read-out, whereas writing in is initiated by the positive SWCK/SRCK edge at the end of a cycle. This differs from the functionality of the TMS4C1050, in which both the read-out and the write-in are initiated at the beginning of a clock cycle.

#### internal operation

#### writing into memory

The first 120 words of data following the initial RSTW operation after power-up are written into a cache buffer (A) initially, and will never be stored elsewhere, to allow read-out of data later without the delay involved in retrieving it from the main memory array.

Starting from address 121, data is written into the write line buffer, top block, until this block (256 words long) is full. Further writing then occurs to the bottom block of the write line buffer, while the top block is transferred to the main memory array. By the time the bottom block is full, the top block has been transferred to memory and can be used again to receive new incoming data. The channelling of input data into the top or bottom block is controlled internally by the device and is transparent to the user.

After the 120-word long cache buffer has been filled with incoming data, the input line selector switches the connection of the input port over to the B line buffer to assure that the next field of data, which will arrive later after a subsequent RSTW operation, does not over write the content of the cache buffer. Each subsequent filling of the cache buffer toggles the connection of the input port between the A and the B line buffers with the 121st SWCK pulse. The A and B line buffers, as well as the input line selector, are static registers.

The connection of the output port will also be toggled between A and B line buffers by the 121st SWCK pulse, providing no read operation from a cache buffer is in progress at this time. The output port will always be connected to the line buffers opposite to the one connected to the input port. In case a read operation from a cache buffer is in progress when the 121st SWCK occurs, the toggling of the output port connection will be delayed until the cache buffer has been read out completely.



SMGS050C -- JANUARY 1988 -- REVISED NOVEMBER 1990

The requirement stated on page 8-126 that each write operation must contain at least 120 active SWCK cycles, exists in order to assure that the toggling of the input and output ports between the A line buffer and the B line buffer functions without errors as described above.

The serial write pointer stores the (column) address of the last input data word received, while the write counter stores the row address. The serial write pointer is a dynamic register and must be clocked at least once per 1 ms. Holding W low will inhibit clocking; thus W must not be held low for more than 1 ms, and the SWCK must not be inactive for more than 1 ms, to assure integrity of the serial write pointer. Only when the serial write pointer stores the address zero, i.e. the initial address or head address, may this value of 1 ms be exceeded.

After the last word of a full write cycle has been latched in (with a positive transition of the SWCK clock), the write line buffer most likely will be partially filled without having been transferred to the main memory array. To assure that the information contained in the write line buffer is stored also and cannot be lost, it is required that an RSTW operation be performed within 1 ms after input when write clocking has stopped.

In addition to transferring the partially filled write line buffer into the main memory array, this RSTW operation will also reset the write addresses (serial write pointer) to zero, and due to the internal construction of the dynamic serial write pointer register, this internal address of zero remains stored indefinitely. Regardless of how much later a new write cycle starts, it is not necessary to perform another RSTW operation again at that time.

#### reading from memory

After an RSTR operation, data from the main memory array (starting at address 121) will be transferred to a read line buffer. Because this transfer requires some time, the first 120 words will be read out of the A or B line buffers, where they had been previously stored (see writing into memory above).

If the first RSTR operation occurs after the first RSTW operation but before the second RSTW operation, read access will be to the same buffer that data had been written into during the first write cycle. Thus old data will be read out.

If the first RSTR operation occurs after the second RSTW operation, i.e. after the writing in of new data has already started, then the delay between the second RSTW and the first RSTR operation determines whether old data or new data will be read out.

If this delay is less than 120 SWCK cycles, data will be read out from the line buffer that was written into during the previous write cycle; i.e., old data will be read out. A delay of less than 120 SWCK cycles also assures that all following data bits are old data, because replacement of old data by new data in the main memory array will occur later than the respective read access to each address in the array.

If this delay is more than 600 SWCK cycles, data will be read out from the line buffer that it was written into during the current write cycle; i.e., new data will be read out. A delay of more than 600 SWCK cycles also assures that all following data bits are new data, because replacement of old data by new data in the main memory array will occur before the respective read access to each address in the array.

If this delay is more than 120 but less than 600 SWCK cycles, data read out can be either old or new or a mixture of old and new data, because it cannot be predicted accurately whether a word accessed for reading has already been replaced by new data or not. Such a situation should be avoided.

After the first 120 words bits are read out of the A or B line buffer, read transfer from the main memory array to the read line buffer is finished, and subsequent reading will occur from this buffer. Similar to the write operation, while one half of this buffer is being read out, the other half will be filled again by a new read transfer from the main memory array.


The serial read pointer stores the (column) address of the last data word read out, while the read counter stores the row address. The serial read pointer is a dynamic register and must be clocked at least once per 1 ms. Holding R low will inhibit clocking. R must not be held low for more than 1 ms, and the SRCK must not be inactive for more than 1 ms to assure integrity of the serial read pointer. Only when the serial read pointer stores the address zero; i.e., the initial address or head address, may this value be exceeded.



#### self-refresh and arbitration logic

The self-refresh and arbitration logic will keep the main memory information refreshed automatically without requiring any user action, control the address pointers for both read and write, and control the flow of information both into and out of the main memory.

### functional block diagram



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range of	n any pin (Ti	MS4C1050)	(see Note 1)	 	 	$\dots$ -1 V to 7 V
Voltage range of	n V <sub>CC</sub>			 	 	0 V to 7 V
Short circuit out	put current			 	 	50 mA
Power dissipation	on			 	 	1 W
Operating free-	air temperatu	re range		 	 	0°C to 70°C
Storage temper	ature range			 	 	– 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.



## recommended operating conditions

	PARAMETER	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
ViH	High-level input voltage	2.4		V <sub>CC</sub> +1	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2:  $V_{IL} = -1.5 \text{ V}$  undershoot is allowed when device is operated in the range of recommended supply voltage.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		1050-30 1060-30	TMS4C1050-40 TMS4C1060-40		TMS4C1050-60 TMS4C1060-60		UNIT
			MIN MAX		MIN	MAX	MIN	MAX	
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
lj	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5.5 V, All other pins = 0 V to V <sub>CC</sub>		±10		±10		±10	μΑ
Ю	Output current (leakage)	V <sub>O</sub> = 0 to V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V, R low		±10		±10		±10	μΑ
I <sub>DD1</sub>	Average operating current	Minimum write/read cycle, output open		50		45		35	mA
I <sub>DD2</sub>	Standby current	After 1 RSTW/RSTR cycle, W and R low		10		10		10	mA

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0, f = 1 MHz			7	pF
Co	Output capacitance	V <sub>I</sub> = 0, f = 1 MHz			10	рF

 $<sup>^\</sup>dagger$  V<sub>CC</sub> equal to 5 V ± 0.5 V and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		TEST		1050-30 1060-30		1050-40 1060-40	TMS4C1050-60 TMS4C1060-60		UNIT
		CONDITIONS	MAX	MIN	MAX	MIN	MAX		
tAC	Access time from SRCK high	see Note 3		25		30		50	ns
tv(OUT)	Output valid time after SRCK high	see Note 3	6		6		6		ns
tdis(CKL)	Output disable time after SRCK low	see Note 4	4	15	4	15	4	15	ns
ten(CKL)	Output enable time after SRCK low	see Note 3	0	15	0	15	0	15	ns
ten(RH)	Output enable time after R high	see Note 3	0	15	0	15	0	15	ns
tdis(RL)	Output disable time after R low	see Note 4	4	15	4	15	4	15	ns

NOTES: 3. The load connected to each output is a 50-pF capacitor to ground, in parallel with a 218-Ω resistor to 1.31 V as illustrated by Figure 1.

4. Disable times are specified from the initiating timing edge until the output is no longer driven by the memory. If disable times are to be measured by observing output voltage waveforms, sufficiently low load resistors and capacitors have to be used, and the RC time constants of the load have to be taken into account.



#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Load Circuit for Timing Parameters


timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Notes 5 and 6)

			4C1050-30 4C1060-30	I .	C1050-40 C1060-40		TMS4C1050-60 TMS4C1060-60		
		MIN	MAX	MIN	MAX	MIN	MAX		
tc(W)	Write cycle time (see Notes 5 and 6)	30	1 000 000	40	1 000 000	60	1 000 000	ns	
tc(R)	Read cycle time (see Notes 5 and 6)	30	1 000 000	40	1 000 000	60	1 000 000	ns	
t <sub>w(R)</sub>	Pulse duration, R low (see Notes 5 and 6)	10	1 000 000	10	1 000 000	10	1 000 000	ns	
tw(W)	Pulse duration, W low (see Notes 7 and 8)	10	1 000 000	10	1 000 000	10	1 000 000	ns	
tw(RH)	Pulse duration, SRCK high	12		17		20		ns	
tw(RL)	Pulse duration, SRCK low	12		17		20		ns	
tw(WH)	Pulse duration, SWCK high	12		17	***************************************	20		ns	
tw(WL)	Pulse duration, SWCK low	12		17		20		ns	
t <sub>su(D)</sub>	Data setup time before SWCK high	5		5		5		ns	
t <sub>su(RH)</sub>	R-high setup time before SRCK high	0		. 0		0		ns	
t <sub>su(RL)</sub>	R-low setup time before SRCK high	0		0		0		ns	
t <sub>su(WH)</sub>	W-high setup time before SWCK high	0		0		0		ns	
t <sub>su(WL)</sub>	W-low setup time before SWCK high	0		0	——————————————————————————————————————	0		ns	
t <sub>su(RSTR)</sub>	RSTR setup time before SRCK high	3		3		3		ns	
t <sub>su</sub> (RSTW)	RSTW setup time before SWCK high	3		3		3		ns	
<sup>t</sup> h(D)	Data hold time after SWCK high	6		6		6		ns	
th(R)	R-hold time after SRCK high	6		6		6		ns	
th(W)	W-hold time after SWCK high	6		6		6		ns	
th(RSTR)	RSTR hold time after SRCK high	6		6		6		ns	
th(RSTW)	RSTW hold time after SWCK high	6		6	***	6		ns	
tŢ	Transition time	3	30	3	30	3	30	ns	


- NOTES: 5. No restrictions apply to the maximum value, if the read and write address pointers are addressing the first address.
  - If the read and write address pointers are not addressing the first address, t<sub>C</sub>(W), t<sub>C</sub>(R), t<sub>W</sub>(WH), t<sub>W</sub>(WL), t<sub>W</sub>(WE), t<sub>W</sub>(RH), t<sub>W</sub>(RL), and t<sub>W</sub>(R) must be 1 ms or less. After improper operation (over 1 ms), an RSTW or RSTR cycle is required to initialize the read or write address pointers.
  - 7. Timing measurements are referenced to V<sub>IH</sub> (MIN) = 2.4 V and V<sub>IL</sub> (MAX) = 0.8 V. t<sub>T</sub> is measured between V<sub>IH</sub> (MIN) and V<sub>IL</sub> (MAX).
  - 8. All cycle times assume  $t_T = 3$  ns.




# write cycle timing (reset write)




# write cycle timing (write enable)



## write cycle timing (reset write)




# write cycle timing (write enable)




#### read cycle timing (reset read) tc(R) VIH SRCK VIL tsu(RSTR) — th(RSTR) — ▶ tw(RH) $V_{IH}$ RSTR tw(RL) VIL - tac ---► tdis(CKL) $\nu_{\text{IH}}$ DATA OUT N-2 N $v_{\text{IL}}$ $v_{IH}$ R $v_{\text{IL}}$


# read cycle timing (read enable)




## read cycle timing (reset read)




# read cycle timing (read enable)




SMGS050C — JANUARY 1988 — REVISED NOVEMBER 1990



## cascade mode




## cascade operation-signal connections



# TMS4C1050, TMS4C1060 262 244-WORD BY 4-BIT FIELD MEMORIES


SMGS050C — JANUARY 1988 — REVISED NOVEMBER 1990





# TMS4C1050, TMS4C1060 262 264-WORD BY 4-BIT

FIELD MEMORIES SMGS050C — JANUARY 1988 — REVISED NOVEMBER 1990





- 262 264 × 4 Organization
- Single 5-V Power Supply (±10% Tolerance)
- Fast FIFO (First-In First-Out) Operation
  - Full Word Continuous Read/Write
  - Asynchronous Read/Write
- Fully Static (Refresh Free)
- High Speed Read/Write Operation

	ACCESS TIME (MAX)	READ CYCLE TIME (MIN)	WRITE CYCLE TIME (MIN)
TMS4C1070-30	25 ns	30 ns	30 ns
TMS4C1070-40	30 ns	40 ns	40 ns
TMS4C1070-60	50 ns	60 ns	60 ns


- Write Mask Function By Input Enable
- Cascade Connection Capability
- Low Power Dissipation (Average I<sub>DD</sub> = 50 mA at Minimum Cycle)
- 1 Meg DRAM Compatible Process Technology
- 18-Pin 300-MIL DIP, 20-Pin ZIP, 20/26-Lead Surface Mount SOJ

### description


The TMS4C1070 is a 4-bit wide dynamic Field Memory (FMEM) that refreshes its storage cells automatically, so that it appears fully static to the user. Internal arbitration logic prevents any conflict between user access to memory and internal refresh operations.

The TMS4C1070 is similar in operation and functionality to Texas Instruments original serial-access memory, the TMS4C1050. Compared to the TMS4C1050, the TMS4C1070 has the following additional functions and features:

 a. The Input enable function of the '4C1070 allows the user to write into selected locations of the memory only, leaving the rest of the memory contents unchanged.



DJ Package (Top View)



PIN NOMENCLATURE		
D0-D3	Data Inputs	
IE	Input Enable	
NC	No Internal Connection	
OE	Output Enable	
Q0-Q3	Data Outputs	
R	Read Enable	
RSTR	Reset Read	
RSTW	Reset Write	
SRCK	Serial Read Clock	
SWCK	Serial Write Clock	
l vcc	5-V Supply	
Vss	Ground	
W	Write Enable	

- b. The serial write and read pointers of the '4C1070 are static registers. This allows the user to interrupt continuous write or read operations for an infinite length of time.
- c. The '4C1070 has been designed to allow easy cascading of several memory devices, in order to obtain a larger storage depth or a longer delay.



#### TMS4C1070 262 264 WORD BY 4-BIT FIELD MEMORY

SMGS070 -- NOVEMBER 1990

Maximum storage capacity is 262 264 words × 4-bits. Read and write access to the TMS4C1070 occurs serially, and normally starts at address 0, after read and write pointers are reset via RSTW and RSTR operations.

Read and write access may occur asynchronously, if desired by the user. When read access is delayed relative to write access, the TMS4C1070 functions like a First-In First-Out (FIFO) register. The amount of delay determines the "length" of this FIFO register. Unlike in a conventional FIFO register, however, data may be read as many times as desired, after it is written into the storage array.

Minimum delay between writing into the device and reading out data is 600 SWCK cycles. Maximum delay is one full field (262 144 write cycles) plus another 119 SWCK cycles.

The TMS4C1070 is offered in an 18-pin dual-in-line plastic package (N suffix), a 20-pin zig-zag in-line package (SD suffix), and a 20/26-lead surface mount SOJ package (DJ suffix). All are characterized for operation from 0°C to 70°C (L suffix).

#### operation

#### write operation

The write operation is controlled by two clocks, SWCK, RSTW, and with W, and IE. The write operation is accomplished by cycling SWCK and holding W and IE high after a write address pointer reset operation (RSTW). Each write operation must contain at least 120 write cycles, i.e. two successive RSTW operations must be separated by at least 120 active write cycles (SWCK cycles) while W is high.

To transfer the last data written into the device, which at that time is still stored in the write line buffer to the memory array, an RSTW operation is required after the last SWCK cycle.

#### reset write (RSTW)

The first positive transition of SWCK after RSTW has gone high resets the write address pointers to zero. RSTW setup and hold times are referenced to the rising edge of SWCK. The state of W may be high or low during any reset operation. Before RSTW may be brought high again for a further reset operation, it must have been low for at least 2 SWCK cycles.

#### data inputs (D0-D3) and write clock (SWCK)

The SWCK input latches the data inputs on chip when W and IE are high. SWCK also increments the internal write address pointer, when W is high, regardless of the state of IE. Data-in setup and hold times are referenced to the rising edge of SWCK.

#### write enable (W)

W is used to enable/disable incrementing the internal write address pointer and to enable/disable writing into the memory. A logic high on the W input serves to enable both functions and a logic low serves to disable both functions. W setup and hold times are referenced to the rising edge of SWCK.



SMGS070 - NOVEMBER 1990

#### input enable (IE)

IE is used to enable/disable writing into memory. A logic high on the IE enables writing, and a logic low disables writing. The internal write address pointer is always incremented by cycling SWCK regardless of IE logic level. Note that IE setup and hold times are referenced to the rising edge of SWCK.

#### Write Cycle Function Table

	SWCK RISING EDGE							
W	ΙE	Write Address Pointer	D0-D3					
Н	Н	Address Pointer Increment	Store Data					
Н	L	Address Pointer increment	Not Store					
L	X	Address Pointer Stop	Not Store					

X = Don't Care

#### read operation .

The read operation is controlled by four clocks, SRCK, RSTR, R, and OE. It is accomplished by cycling SRCK and holding R and OE high after a read address pointer reset operation (RSTR). Each read operation must contain at least 120 read cycles, i.e. two successive RSTR operations must be separated by at least active 120 read cycles (SRCK cycles) while R is high.

#### Read Cycle Function Table

SRCK RISING EDGE							
R	OE	Read Address Pointer	Q0-Q3				
Н	н	Address Pointer Increment	Data Out				
Н	L	Address Folliter Increment	HI-Z				
L	Н	Address Pointer Stop	Data Out				
L	L	Address Folliter Stop	HI-Z				

#### reset read (RSTR)

The first positive transition of SRCK after RSTR has gone high resets the read address pointers to zero. RSTR setup and hold times are referenced to the rising edge of SRCK. The state of R may be high or low during any reset operation. Before RSTR may be brought high again for a further reset operation, it must have been low for at least 2 SRCK cycles.

#### data outputs (Q0-Q3) and read clock (SRCK)

Data is shifted out of the data registers on the rising edge of SRCK when R and OE are high during a read operation. The SRCK input increments the internal read address pointer when R is high.

The three-state output buffer provides direct TTL compatibility (no pullup resistor required). Data out is the same polarity as data in. The output becomes valid after the access time interval  $(t_{AC})$  that begins with the positive transition of SRCK. Data out valid time  $[t_{V(OUT)}]$  is referenced to the rising edge of SRCK in the next cycle.

#### read enable (R)

R is used to enable/disable incrementing the internal read address pointer. A logic high on the R input enables pointer incrementing by the next following positive SRCK transition, and a logic low disables pointer incrementing. R setup and hold times are referenced to the rising edge of SRCK. The data at the outputs will be the data read out during the SRCK cycle prior to R going low.

#### TMS4C1070 262 264 WORD BY 4-BIT FIELD MEMORY

SMGS070 - NOVEMBER 1990

#### output enable (OE)

OE is used as a data out enable/disable. A logic high on the OE input enables the output, and a logic low disables the output. The internal read address pointer is always incremented by cycling SRCK regardless of OE logic level. The outputs will be clocked into the high-impedance (floating) state by the next positive SRCK transition following OE being low. The disable time [ $t_{\rm dis}(CK)$ ] applies. The outputs will be enabled by the next positive SRCK transition following OE being high. The enable time [ $t_{\rm en}(CK)$ ] applies.

#### power-up and initialization

When the device is powered-up, it is not guaranteed to function properly until at least 100  $\mu$ s after V<sub>CC</sub> has stabilized to a value within the range of recommended operating conditions. This time is defined as t<sub>POWER-OK</sub>. After t<sub>POWER-OK</sub>, the following initialization sequence must be performed.

Because the read and write address pointers are not valid after power-up, a minimum of 130 dummy read operations (SRCK cycles) must be performed, followed by an RSTR operation, to properly initialize the read address pointer, and a minimum of 130 dummy write operations (SWCK cycles) must be performed, followed by an RSTW operation, to properly initialize the write address pointer. Dummy read cycles/RSTR and dummy write cycles/RSTW may occur simultaneously.

If these dummy read and write operations start earlier than  $t_{POWER-OK}$ , while  $V_{CC}$  and/or the substrate voltage have not stablized yet, then it is required to perform an RSTR operation plus a minimum of 130 SRCK cycles plus another RSTR operation, and an RSTW operation plus a minimum of 130 SRCK cycles plus another RSTW operation, to properly initialize read and write address pointers.

#### old/new data access

There must be a minimum delay of 600 SWCK cycles between writing into memory and reading out from memory. If reading of the first field starts, with an RSTR operation, before the start of writing the second field, i.e. before the next RSTW operation, then the data just written in will be read out.

The start of reading out the first field of data may be delayed past the beginning of writing in the second field of data for as many as 119 SWCK cycles. If the RSTR operation for the first field read-out occurs less than 120 SWCK cycles after the RSTW operation for the second field write-in, then the internal buffering of the device assures that the first field will still be read out. The first field of data that is read out while the second field of data is written is called old data.

In order to read out new data, i.e. the second field written in, the delay between RSTW operation and RSTR operation must be at least 600 SWCK cycles. If the delay between RSTW and RSTR operations is more than 120 but less than 600 cycles, then the data read out will be undetermined, it may be old data or new data or a combination of old and new data. Such a timing should be avoided.

#### cascade operation

The TMS4C1070 has been designed to allow easy cascading of several memory devices, in order to obtain a higher storage depth or a longer delay than can be achieved with only one memory device. See the interconnection diagram on page 8-152 for details.

As illustrated in the timing diagram on page 8-152, the positive SRCK/SWCK edge at the beginning of a clock cycle serves to initiate read-out, whereas writing in is initiated by the positive SWCK/SRCK edge at the end of a clock cycle. This differs from the functionality of the TMS4C1050, in which both the read-out and the write-in are initiated at the beginning of a clock cycle.



SMGS070 -- NOVEMBER 1990

#### internal operation

#### writing into memory

The first 120 words of data following the initial RSTW operation after power-up are written into a cache buffer, the A line buffer initially, and will never get stored elsewhere, to allow read-out of data later without the delay involved in retrieving it from the main memory array.

Starting from address 121, data is written into the write line buffer, top block, until this block (256 words long) is full. Further writing then occurs to the bottom block of the write line buffer, while the top block is transferred to the main memory array. By the time the bottom block is full, the top block has been transferred to memory and can be used again to receive new incoming data. The channelling of input data into the top or bottom block is controlled internally by the device and is transparent to the user.

After the 120-word long cache buffer has been filled with incoming data, the input line selector switches the connection of the input port over to the B line buffer, to assure that the next field of data which will arrive later, after a subsequent RSTW operation, does not over-write the content of the cache buffer. Each subsequent filling of the cache buffer toggles the connection of the input port between the A and the B line buffers with the 121st SWCK pulse. The A and B line buffers, as well as the input line selector, are static registers.

The connection of the output port will also be toggled between the A and B line buffers by the 121st SWCK pulse, providing no read operation from a cache buffer is in progress at this time. The output port will always be connected to the line buffer opposite to the one connected to the input port. In case a read operation from a cache buffer is in progress when the 121st SWCK occurs, the toggling of the output port connection will be delayed until the cache buffer has been read out completely.

The requirement stated on page 8-143 that each write operation must contain at least 120 active SWCK cycles, exists in order to assure that the toggling of the input and the output ports between the A line buffer and the B line buffer functions without errors as described above.

The serial write pointer stores the (column) address of the last input data word received, while the write counter stores the row address. The serial write pointer of the TMS4C1070 is a static register. Therefore no limit exists for the maximum period of clocking inactivity, as was the case for the TMS4C1060.

After the last word of a full write cycle has been latched in (with a positive transition of the SWCK clock), the write line buffer most likely will be partially filled without having been transferred to the main memory array. To assure that the information contained in the write line buffer is stored also and cannot be lost, it is required that an RSTW operation be performed within 1 ms after input = write clocking has stopped.

In addition to transferring the partially filled write line buffer into the main memory array, this RSTW operation will also reset the write addresses (serial write pointer) to zero, and due to the internal construction of the dynamic serial write pointer register, this initial address of zero remains stored indefinitely. So regardless of how much later a new write cycle starts, it is not necessary to perform another RSTW operation again at that time.

#### reading from memory

After an RSTR operation, data from the main memory array (starting at address 121) will be transferred to read line buffer. Because this transfer required some time, the first 120 words will be read out of the A or B line buffer, where they had been stored before (see writing into memory).

If the first RSTR operation occurs after the first but before the second RSTW operation, read access will be to the same buffer that data had been written into during the first write cycle. Thus old data will be read out.

If the first RSTR occurs after the second RSTW operation, i.e. after the writinging of new data has already started, then the delay between second RSTW and first RSTR operation determines, whether old data or new data will be read out.



#### TMS4C1070 262 264 WORD BY 4-BIT FIELD MEMORY

SMGS070 -- NOVEMBER 1990

If this delay is less than 120 SWCK cycles, then the data will be read out from the line buffer that it was written into during the previous write cycle, i.e. old data will be read out. A delay of less than 120 SWCK cycles will also assure that all following data words are old data, because replacement of old data by new data in the main memory array will occur later than the respective read access to each address in the array.

If this delay is more than 600 SWCK cycles, then the data will be read out from the line buffer that it was written into during the current write cycle, i.e. new data will be read out. A delay of more than 600 SWCK cycles will also assure that all following data words are new data, because replacement of old data by new data in the main memory array will occur before the respective read access to each address in the array.

If this delay is more than 120 but less than 600 SWCK cycles, then the data read out can be either old or new or a mixture of old and new data, because it cannot be predicted accurately, whether a word accessed for reading has already been replaced by new data or not. Such a situation should be avoided.

After the first 120 words are read out of the A or B line buffer, read transfer from the main memory array to read line buffer is finished, and subsequent reading will occur from this buffer. Similar to the write operation, while one half of this buffer is being read out, the other half will be filled again by a new read transfer from the main memory array.

The serial read pointer stores the (column) address of the last data word read out, while the read counter stores the row address. The serial read pointer of the TMS4C1070 is a static register. Therefore no limit exists for the maximum period of clocking inactivity.

#### self-refresh and arbitration logic

The self-refresh and arbitration logic will keep the main memory information refreshed automatically without requiring any user action, control the address pointers for both read and write, and control the flow of information both into and out of the main memory.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range on any pin except (see Note 1)	– 1 V to	7 V
Voltage range on V <sub>CC</sub>	0 V to	7 V
Short circuit output current	50	mΑ
Power dissipation		1 W
Operating free-air temperature range	0°C to 7	O°C
Storage temperature range	65°C to 15	0°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

	PARAMETER	MIN	TYP	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		V <sub>CC</sub> +1	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2:  $V_{IL} = -1.5 V$  undershoot is allowed when device is operated in the range of recommended supply voltage.



# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST COMPLETIONS		TMS4C1070-30		TMS4C1070-40		TMS4C1070-60	
		TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	IOH = 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
l <sub>l</sub>	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5 V, All other pins = 0 V to V <sub>CC</sub>		±10		±10		±10	μΑ
ō	Output current (leakage)	VO = 0 to VCC, VCC = 5 V, OE low		±10		±10		±10	μΑ
I <sub>DD1</sub>	Average operating current	Minimum write/read cycle, OE low		50		45		35	mA
I <sub>DD2</sub>	Average standby current	After 1 RSTW/RSTR cycle, W and R low		10		10		10	mA

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	TINU
CI	Input capacitance	V <sub>I</sub> = 0			7	pF
Co	Output capacitance	V <sub>1</sub> = 0			10	pF

 $<sup>^{\</sup>dagger}$  V<sub>CC</sub> equal to 5 V ± 0.5 V and the bias under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		TEST	TMS4C	1070-30	TMS4C	1070-40	TMS4C	1070-60	UNIT
		CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
†AC	Access time from SRCK high	see Note 3	Ī	25		30		50	ns
tdis(CK)	Output disable time after SRCK high	see Note 4	6	25	6	25	6	25	ns
ten(CK)	Output enable time after SRCK high	see Note 3	6	25	6	25	6	25	ns
tv(OUT)	Output valid time after SRCK high	See Note 3	6		6		6		ns

NOTES: 3. The load connected to each output is a 50 pF capacitor to ground, in parallel with a 218 Ohm resistor to 1.31 V. (See Figure 1.)

4. Disable times are specified from the initiating timing edge until the output is no longer driven by the memory. If disable times are to be measured by observing output voltage waveforms, sufficiently low load resistors and capacitors have to be used, and the RC time constants of the load have to be taken into account.

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Output Load Circuit



# **ADVANCE INFORMATION**


SMGS070 - NOVEMBER 1990


# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Notes 5 and 6)


		TMS4C	1070-30	TMS4C1	070-40	TMS4C1	070-60	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>c(W)</sub>	Write cycle time	30		40		60		ns
t <sub>c(R)</sub>	Read cycle time	30		40		60		ns
t <sub>w(R)</sub>	Pulse duration, R-low	10		10		10		ns
tw(W)	Pulse duration, W-low	10		10		10		ns
tw(IE)	Pulse duration, IE low	10		10		10		ns
tw(OE)	Pulse duration, OE low	10		10		10		ns
tw(RH)	Pulse duration, SRCK high	12		17		20		ns
tw(RL)	Pulse duration, SRCK low	12		17		20		ns
tw(WH)	Pulse duration, SWCK high	12		17		20		ns ·
tw(WL)	Pulse duration, SWCK low	12		17		20		ns
t <sub>su(D)</sub>	Data setup time before SWCK high	5		5		5		ns
t <sub>su</sub> (RH)	R-high setup time before SRCK high	0	,	0		0		ns
t <sub>su(RL)</sub>	R-low setup time before SRCK high	0		0		0		ns
t <sub>su</sub> (WH)	W-high setup time before SWCK high	0		0		0		ns
t <sub>su(WL)</sub>	W-low setup time before SWCK high	0		0		0		ns
tsu(IEH)	IE high setup time before SWCK high	0		0		0		ns
t <sub>su(IEL)</sub>	IE low setup time before SWCK high	0		0		0		ns
tsu(OEH)	OE high setup time before SRCK high	0		0		0		ns
t <sub>su</sub> (OEL)	OE low setup time before SRCK high	0		0		0		ns
t <sub>su</sub> (RSTR)	RSTR setup time before SRCK high	3		3		3		ns
t <sub>su</sub> (RSTW)	RSTW setup time before SWCK high	. 3		3		. 3		ns
th(D)	Data hold time after SWCK high	6		6		. 6		ns
th(R)	R hold time after SRCK high	6		6		6		ns
th(W)	W hold time after SWCK high	6		6		6		ns
th(IE)	IE hold time after SWCK high	6		6		6		ns
th(OE)	OE hold time after SRCK high	6		6		6		ns
th(RSTR)	RSTR hold time after SRCK high	6		6		6		ns
th(RSTW)	RSTW hold time after SWCK high	6		6		6		ns
tŢ	Input transition time	3	30	3	30	3	30	ns

NOTES: 5. Timing measurements are referenced to V<sub>IH</sub> (MIN) = 2.4 V and V<sub>IL</sub> (MAX) = 0.8 V. t<sub>T</sub> is measured between V<sub>IH</sub> (MIN) and V<sub>IL</sub> (MAX).

6. All cycle times assume t<sub>T</sub> = 35 ns.










R and


OE


#### read cycle timing (reset read) tc(R) $v_{\text{IH}}$ SRCK VIL t<sub>su(RSTR)</sub> tw(RH) - th(RSTR) tw(RL) $v_{\text{IH}}$ RSTR VIL -tAC → ₩ tv(OUT) $v_{\text{IH}}$ Q0-Q3 N - 2 N-1VIL

 $v_{IH}$ 

 $V_{IL}$ 












#### cascade mode



#### cascade operation-signal connections



**ADVANCE INFORMATION** 





### TMS4C1070 262 264 WORD BY 4-BIT FIELD MEMORY SMGS070 — NOVEMBER 1990



# TMS4<u>4460</u> 1 048 576 WORD BY 4-BIT QUAD CAS DYNAMIC RANDOM-ACCESS MEMORY


SMHS460 - NOVEMBER 1990

- 1 048 576 × 4 Organization
- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	†RAC	†CAC	t <sub>CAA</sub>	CYCLE
	(MAX)	(MAX)	(MAX)	(MAX)
TMS44460-60	60 ns	15 ns	30 ns	110 ns
TMS44460-70	70 ns	20 ns	35 ns	130 ns
TMS44460-80	80 ns	20 ns	40 ns	150 ns
TMS44460-10	100 ns	25 ns	45 ns	190 ns

- Four Separate CAS Pins Provide for Separate I/O Operation
- Parity Mode and Enhanced Page Mode Operation
- 1024-Cycle Refresh in 16 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC<sup>™</sup> CMOS Process
- All Inputs, Outputs and Clocks are TTL Compatible
- High-Reliability Plastic 24/26-Lead
   300-Mil-Wide Surface Mount (SOJ) Package
- Operating Free-Air Temperature ... 0°C to 70°C

DJ Packa	aget
(Top Vi	



<sup>†</sup>The package shown here is for pinout reference only and is not drawn to scale.

PIN NOMENCLATURE				
A0-A9	Address Inputs			
CAS1-CAS4	Column-Address Strobe			
DQ1-DQ4	Data In/Data Out			
ŌĒ	Output Enable			
NC	No Connection			
RAS	Row-Address Strobe			
W	Write Enable			
V <sub>CC</sub>	5-V Supply			
Vss	Ground			

#### description

The TMS44460 is a high-speed, 4 194 304-bit dynamic random access memory organized as 1 048 576 words of four bits each. It employs state-of-the-art EPIC<sup>™</sup> (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at low cost.

This device features maximum  $\overline{RAS}$  access times of 60 ns, 70 ns, 80 ns, and 100 ns. Maximum power dissipation is as low as 413 mW operating and 6 mW standby on 80 ns devices.

Four separate  $\overline{\text{CAS}}$  pins ( $\overline{\text{CAS1}}$ - $\overline{\text{CAS4}}$ ) provide for separate I/O operation allowing this device to operate in parity mode. The TMS44460 also functions in enhanced page mode, similar to the TMS44400.

The  $\mathsf{EPIC}^\mathsf{TM}$  technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout.  $\mathsf{I}_{\mathsf{CC}}$  peaks are 140 mA typical, and a - 1-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS44460 is offered in a 300-mil wide 24/26 J-lead plastic surface mount SOJ (DJ suffix) package. This device is characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.



#### TMS44460 1 048 576 WORD BY 4-BIT QUAD CAS DYNAMIC RANDOM-ACCESS MEMORY

SMHS460 - NOVEMBER 1990

#### operation

#### parity mode

Four  $\overline{\text{CAS}}$  pins  $(\overline{\text{CAS1}} \cdot \overline{\text{CAS4}})$  are provided to give independent control of the four data I/O pins (DQ1-DQ4). For read or write cycles, the column address is latched on the first  $\overline{\text{CASx}}$  falling edge. Each  $\overline{\text{CASx}}$  pin going low enables its corresponding DQ pin with data coming from the column address latched on the first falling  $\overline{\text{CASx}}$  edge. All address setup and hold parameters are referenced to the first falling  $\overline{\text{CASx}}$  edge. The delay time from  $\overline{\text{CASx}}$  low to valid data out (see parameter  $t_{CAC}$ ) is measured from each individual  $\overline{\text{CAS}}$  to its corresponding DQx pin.

In order to latch in a new column address, all four  $\overline{CASx}$  pins must be brought high. The column precharge time (see parameter  $t_{CP}$ ) is measured from the last  $\overline{CASx}$  rising edge to the first falling  $\overline{CASx}$  edge of the new cycle. In order for a column address to remain valid while toggling  $\overline{CASx}$ , there exists a minimum setup time ( $t_{CLCH}$ ) where at least one  $\overline{CASx}$  must be brought low before all other  $\overline{CASx}$  pins are taken high.

For early write cycles, the data is latched on the first falling  $\overline{\text{CASx}}$  edge. Only the DQs that have the corresponding  $\overline{\text{CASx}}$  low will be written into. Each  $\overline{\text{CASx}}$  will have to meet  $t_{\text{CAS}}$  minimum in order to ensure writing into the storage cell. In order to latch a new address and new data, all  $\overline{\text{CASx}}$  pins need to come high and meet  $t_{\text{CP}}$ .

This DQ independence allows the TMS44460 to provide four parity bits in memory designs which normally require the use of four 1 Meg × 1 DRAMs.

#### enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the CASX page-mode cycle time used. With minimum CASX page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CASx}$  is high. The falling edge of the first  $\overline{CASx}$  latches the column addresses. This feature allows the TMS44460 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CASx}$  transitions low. This performance improvement is referred to as "enhanced page mode". Valid column address may be presented immediately after  $t_{RAH}$  (row address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{CASx}$ . In this case, data is obtained after  $t_{CAC}$  max (access time from  $\overline{CASx}$  low) if  $t_{CAA}$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{CASx}$  goes high, minimum access time for the next cycle is determined by  $t_{CAP}$  (access time from rising edge of the last  $\overline{CASx}$ ).

#### address (A0 through A9)

Twenty address bits are required to decode 1 of 1 048 576 storage cell locations. Ten row-address bits are set up on pins A0 through A9 and latched onto the chip by the row-address strobe (RAS). Then ten column-address bits are set up on pins A0 through A9 and latched onto the chip by the first column-address strobe (CASx). All addresses must be stable on or before the falling edge of RAS and CASx. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. The TMS44460 CASx is used as a chip select activating its corresponding output buffer, as well as latching the address bits into the column-address buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from the standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CASx}$  (early write), data out will remain in the high-impedance state for the entire cycle permitting a write operation with  $\overline{OE}$  grounded.



#### data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{\text{CASx}}$  or  $\overline{\text{W}}$  strobes data into the on-chip data latch. In an early write cycle,  $\overline{\text{W}}$  is brought low prior to  $\overline{\text{CASx}}$  and the data is strobed in by the first occurring  $\overline{\text{CASx}}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{\text{CASx}}$  will already be low, thus the data will be strobed in by  $\overline{\text{W}}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{\text{OE}}$  must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

#### data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{CASx}}$  and  $\overline{\text{OE}}$  are brought low. In a read cycle the output becomes valid after the access time interval  $t_{\text{CAC}}$  that begins with the negative transition of  $\overline{\text{CASx}}$  as long as  $t_{\text{RAC}}$  and  $t_{\text{CAA}}$  are satisfied.

#### output enable (OE)

 $\overline{OE}$  controls the impedance of the output buffers. When  $\overline{OE}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{OE}$  low during a normal cycle will activate the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CASx}$  to be brought low for the output buffers to go into low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until either  $\overline{OE}$  or  $\overline{CASx}$  is brought high.

#### refresh

A refresh operation must be performed at least once every sixteen milliseconds to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding all  $\overline{CASx}$  at the high (inactive) level, thus conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{CASx}$  at  $V_{1L}$  after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle.

#### CASx-before-RAS refresh


 $\overline{\text{CASx}}$ -before- $\overline{\text{RAS}}$  refresh is utilized by bringing write enable  $(\overline{W})$  high and at least one  $\overline{\text{CASx}}$  low earlier than  $\overline{\text{RAS}}$  and holding it low after  $\overline{\text{RAS}}$  falls (see parameters  $t_{WSR}$  and  $t_{CSR}$ ) and holding  $\overline{W}$  high and  $\overline{\text{CASx}}$  low after  $\overline{\text{RAS}}$  falls (see parameters  $t_{WHR}$  and  $t_{CHR}$ ). For successive  $\overline{\text{CASx}}$ -before- $\overline{\text{RAS}}$  refresh cycles, write enable  $(\overline{W})$  must remain high and  $\overline{\text{CASx}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh option.

#### power-up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after power-up to the full  $V_{CC}$  level. These eight initialization cycles need to include at least one refresh (RAS-only or CAS-before-RAS) cycle.




#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.



#### functional block diagram



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1)	- 1 V to 7 V
Voltage range on V <sub>CC</sub>	<ul><li>1 V to 7 V</li></ul>
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	35°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0		V <sub>.</sub>
VIH	High-level input voltage	2.4		6.5	V
V <sub>IL</sub>	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	. 0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



# **ADVANCE INFORMATION**

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

		TEST		TEST TMS44460-60 TM		TMS44	460-70	TMS44	160-80	TMS44460-10		
'	PARAMETER	CONDITIONS			MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA		2.4		2.4		2.4		2.4		>
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4		0.4	V
Ιį	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5 V, All other pins = 0 V to V <sub>CC</sub>			± 10		± 10		± 10		± 10	μΑ
10	Output current (leakage)	V <sub>O</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5.5 V, CAS hig	jh		± 10		± 10		± 10		± 10	· μA
<sup>I</sup> CC1	Read/write cycle current	tRWC = minimum, VCC = 5.5 V			95		85		75		65	mA
		After 1 memory cycle, RAS and CAS	TL		2		. 2		2		2	
ICC2	Standby current	high, V <sub>IH</sub> = 2.4 V	смоѕ		1		1		1		1	mA
I <sub>CC3</sub>	Average refresh current (RAS-only or CBR)	t <sub>RWC</sub> = minimum, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low, after CAS low			95		85		75		65	mA
ICC4	Average page current	tpC = minimum, VCC = 5.5 V, RAS low, CAS cycling			70	,	60		50	1	40	mA

# capacı̃tance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3) $\!\!\!\!^{\dagger}$

	PARAMETER	MIN	TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs			5	рF
C <sub>i(D)</sub>	Input capacitance, data inputs			5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs			7	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input			7	pF
Co	Output capacitance			7	pF

<sup>†</sup> Capacitance measurements are made on a sample basis only.

NOTE 3:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

PARAMETER		TMS44	460-60	TMS44	460-70	TMS44	460-80	TMS44	460-10	UNIT
	FARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	OWI
tCAC	Access time from CAS low		15		18		20		25	ns
tCAA	Access time from column address		30		. 35		40		45	ns
tRAC	Access time from RAS low		60		70.		80		100	ns
tOEA	Access time from OE low		15		18		20		25	ns
tCAP	Access time from column precharge		35		40		45	,	50	ns
tOFF	Output disable time after CAS high (see Note 4)	0	15	0	18	0	20	0	25	ns
tOEZ	Output disable time after OE high (see Note 4)	0	15	0	18	0	20	0	25	ns

NOTE 4: toff and tofz are specified when the output is no longer driven.



# TMS4<u>4460</u> 1 048 576 WORD BY 4-BIT QUAD CAS DYNAMIC RANDOM-ACCESS MEMORY SMHS460 — NOVEMBER 1990

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

	·	TMS	44460-60	TMS	44460-70	TMS	44460-80	TMS	44460-10	
Ĺ		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Read cycle time (see Note 6)	110		130		150		180		ns
twc	Write cycle time	110		130		150		190		ns
tRWC	Read-write/read-modify-write cycle time	155		181		205		245		ns
tPC	Page-mode read or write cycle time (see Note 7)	40		45		50		55		ns
<sup>t</sup> PCM	Page-mode read-modify-write cycle time	85		96		105		120		ns
tCP	Pulse duration, CAS high	10		10		10		10	:	ns
tCAS	Pulse duration, CAS low (see Note 8)	15	10 000	18	10 000	20	10 000	25	10 000	ns
t <sub>RP</sub>	Pulse duration, RAS high (precharge)	40		50		. 60		70		ns
tRAS	Non-page-mode pulse duration, RAS low (see Note 9)	60	10 000	70	10 000	80	10 000	100	10 000	ns
†RASP	Page-mode pulse duration, RAS low (see Note 9)	60	100 000	70	100 000	80	100 000	100	100 000	ns
tWP	Write pulse duration	15		15		15		20		ns
tASC	Column-address setup time before CAS low	0		0		0		0		ns
tASR	Row-address setup time before RAS low	0		0	,	0		0		ns
tDS	Data setup time before W low (see Note 10)	0		0		0		0		ns
tRCS	Read setup time before CAS low	0		0		0		0		ns
twsR	W-high setup time (see Note 11)	10		10		10		10		ns
twcs	W-low setup time before CAS low (see Note 12)	0		0		0		0		ns
tCWL	W-low setup time before CAS high	15		18		. 20		25		ns
†RWL	W-low setup time before RAS high	15		18		20		25		ns
<sup>t</sup> CAH	Column-address hold time after CAS low (see Note 10)	10		15		15	-	20		ns
<sup>t</sup> RAH	Row-address hold time after RAS low	10		10		10		15		ns
<sup>t</sup> AR	Column-address hold time after RAS low (see Note 13)	50		55		60		75		ns
†CLCH	Hold time, CAS low to CAS high	5		5		5		5		ns
<sup>t</sup> DH	Data hold time after CAS low (see Note 10)	10		15		15		20		ns
<sup>t</sup> DHR	Data hold time after RAS low (see Note 13)	50		55		60		75		ns
<sup>t</sup> RCH	Read hold time after CAS high (see Note 14)	0		Ō		0		0		ns
<sup>t</sup> RRH	Read hold time after RAS high (see Note 14)	0		0		0		0		ns
tWHR	W-high hold time (see Note 11)	10		10		10		10		ns

#### Continued next page.

- NOTES: 5. Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min.
  - 6. All cycle times assume  $t_T = 5$  ns.
  - 7.  $t_{PC} > t_{CP} min + t_{CAS} min + 2t_{T}$ .
  - 8. In a read-modify-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (t<sub>CAS</sub>).
  - 9. In a read-modify-write cycle, t<sub>RWD</sub> and t<sub>RWL</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>RAS</sub>).
  - 10. Later of CAS or W in write operations.
  - 11. CAS-before-RAS refresh only.
  - 12. Early write operation only.
  - 13. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.
  - 14. Either tRRH or tRCH must be satisfied for a read cycle.



#### TMS44460 1 048 576 WORD BY 4-BIT QUAD CAS DYNAMIC RANDOM-ACCESS MEMORY

SMHS460 - NOVEMBER 1990

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5) (concluded)

		TMS4	4460-60	TMS4	4460-70	TMS4	4460-80	TMS4	4460-10	UNIT
•		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
twch	Write hold time after CAS low (see Note 12)	15		15		15		20		ns
twcr	Write hold time after RAS low (see Note 13)	50	_	55		60		75		ns
tOEH	OE command hold time	15		18		20		25		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		100		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		0		ns
<sup>t</sup> RSH	Delay time, CAS low to RAS high	15		18		20		25		ns
tCWD	Delay time, CAS low to W low (see Note 15)	40		46		50		60		ns
tRCD	Delay time, RAS low to CAS low (see Note 16)	20	45	20	52	20 .	60	25	75	ns
tRAD	Delay time, RAS low to column address (see Note 16)	15	30	15	35	15	40	20	50	ns
†RAL	Delay time, column address to RAS high	30		35		40		45		ns
tCAL	Delay time, column address to CAS high	30		35	.,	40		45		ns
tRWD	Delay time, RAS low to W low (see Note 15)	85	11	98		110		135		ns
<sup>t</sup> AWD	Delay time, column address to $\overline{W}$ low (see Note 15)	55		63		70		80		ns
tCLZ	Delay time, CAS low to output low Z	0		0		0		0		ns
tOĘD	Delay time, OE high before data at DQ	15		18		20		25		ns
tROH	Delay time, OE low to RAS high	10		10		10		10		ns
<sup>t</sup> CHR	Delay time, RAS low to CAS high (see Note 11)	15		15		20		20		ns
tCSR	Delay time, CAS low to RAS low (see Note 11)	10		10		10	-	10		ns
tRPC	Delay time, RAS high to CAS low (see Note 11)	0		0		0		0		ns
tREF	Refresh time interval		16		16		16		16	ms
tŢ	Transition time	2	50	2	50	2	50	2	50	ns

NOTES: 5.Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

- 11. CAS-before-RAS refresh only.
  - 12. Early write operation only.
  - 13. The minimum value is measured when  $t_{RCD}$  is set to  $t_{RCD}$  min as a reference.
  - 15. Read-modify-write operation only.
  - 16. Maximum value specified only to guarantee access time.

#### PARAMETER MEASUREMENT INFORMATION





Figure 1. Load Circuits for Timing Parameters




#### read cycle



NOTES:17. In order to hold the address latched by the first  $\overline{\text{CASx}}$  going low, the parameter t<sub>CLCH</sub> must be met.

- 18. t<sub>CAC</sub> is measured from <del>CASx</del> to its corresponding DQx.
- 19. CASx order is arbitrary.
- 20. Output may go from high-impedance to an invalid data state prior to the specified access time.


#### write cycle



- NOTES: 10. Later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  in write operations.
  - 17. In order to hold the address latched by the first  $\overline{\text{CASx}}$  going low, the parameter tCLCH must be met.
  - 18. t<sub>CAC</sub> is measured from CASx to its corresponding DQx.
  - 19. CASx order is arbitrary.



#### early write cycle timing




- NOTES: 17. In order to hold the address latched by the first CASx going low, the parameter t<sub>CLCH</sub> must be met.

  18. t<sub>CAC</sub> is measured from CASx to its corresponding DQx.

  - 19. CASx order is arbitrary.

#### read-write/read-modify-write cycle




NOTES: 17. In order to hold the address latched by the first CASx going low, the parameter t<sub>CLCH</sub> must be met.

18. t<sub>CAC</sub> is measured from <del>CASx</del> to its corresponding DQx.

19. CASx order is arbitrary.




#### enhanced page-mode read cycle timing



- NOTES: 17. In order to hold the address latched by the first CASx going low, the parameter to Lorentz must be met.
  - 18. t<sub>CAC</sub> is measured from CASx to its corresponding DQx.
  - 19. CASx order is arbitrary.
  - 20. Output may go from high-impedance to an invalid data state prior to the specified access time.
  - 21. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
  - 22. Access time is  $t_{\mbox{CAP}}$  or  $t_{\mbox{CAA}}$  dependent.




**ADVANCE INFORMATION** 



- NOTES: 17. In order to hold the address latched by the first  $\overline{\text{CASx}}$  going low, the parameter t<sub>CLCH</sub> must be met.
  - 18. t<sub>CAC</sub> is measured from <del>CASx</del> to its corresponding DQx.
  - 19. CASx order is arbitrary.
  - 21. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
  - 23. Referenced to CASx or W, whichever occurs last.




#### **RAS-only refresh timing**




NOTE 24: All CASx must be high.

#### hidden refresh cycle





#### automatic (CAS-before-RAS) refresh cycle timing



NOTE 25: Any CASx may be used.

**ADVANCE INFORMATION** 

General Information	1 4
Selection Guide	2
Alternate Source Directory	3
Glossary/Timing Conventions/Data Sheet Structure	4
Dynamic RAMs	5
Dynamic RAM Modules	6
EPROMs/OTPs/Flash EEPROMs	₹ -
Application Specific Memories	8
Military Products	9
Datapath VLSI Products	10
Logic Symbols	11
Quality and Reliability	. 12
Electrostatic Discharge Guidelines	13
Mechanical Data	14

Ti d	General Information	
2	Selection Guide	
3	Alternate Source Directory	7
		ك
4	Glossary/Timing Conventions/Data Sheet Structure	
5	Dynamic RAMs	7
6	Dynamic RAM Modules	
27	EPROMs/OTPs/Flash EEPROMs	
	EFNOWIS/OTFS/FIASITEEFNOWIS	
8	Application Specific Memories	
		7
9	Military Products	J
10	Datapath VLSI Products	
		_
	Logic Symbols	
12	Quality and Reliability	7
<b>-13</b>	Electrostatic Discharge Guidelines	
14	Mechanical Data	7
200		

L.

This section contains data sheets of Military MOS Memory devices. In conformance with MIL-STD-883, all parameters listed on the appropriate data sheet are tested if a min or max limit is specified unless there are exceptions listed in the Military Products Baseline and Errata to Data Books. The errata book should be referenced for a complete errata status of all data sheets. Errata will include actual parametric limit changes, notations that indicate that a parameter is not production tested, parametric test condition changes, and clarifying notes. The Military Products Baseline and Errata to Data Books is published twice a year (2Q and 4Q) with updates published on a monthly basis. If you desire to be added to the mailing list for this publication contact:

Linda Bonner
Market Communications
Texas Instruments Incorporated
P.O. Box 60448, M/S 3028
Midland, TX 79711-0448
(915) 561-7142

#### **Process Flows**

Several process flows are available for devices manufactured by Texas Instruments Military Products. They include Class B and Class S screened devices that conform to MIL-STD-883 Method 5004, as well as special flows such as the Lockheed Monitored Line (Space Level) and the DESC Standard Military Drawing (SMD). These and other process flows are described in the *Military Products Designer's Reference Guide*, literature number SGYZ001C. The flows are typical and may vary depending on changes to applicable military standards, such as MIL-M-38510 or MIL-STD-883. Contact the factory for the processing levels available by device.

PROCESS FLOWS	DESCRIPTION
JAN S	QPL products processed to MIL-M-38510 Level S for space-level applications.
LMSC	Products processed on the Lockheed Monitored Line A program developed by the Air Force for space-level applications.
SEQ	Non-JAN products processed to Level S to negotiated electrical specifications for space-level applications.
JAN B	QPL products processed to MIL-M-8510 Level B for military applications.
DESC/SMD	Standard Military Drawing products processed to Level B with Table 1 Electricals controlled by DESC.
SNJ/SMJ	Products processed to MIL-STD-883.
SN/SM	Products processed per test flow defined in reference document. ‡
SMX <sup>†</sup> /SNX	Products assembled and tested by Military Products prior to production release. No minimum screening or testing required
SMP/SNP	Devices representative of production material with military temperature range testing. Shipped without generic coverage.

<sup>†</sup> SMX devices are experimental or have not been fully characterized and specifications are preliminary and subject to change. Notwithstanding any provisions to the contrary. TI makes no warranty, either expressed, implied or statutory (including any implied warranty of merchantability or fitness for a specific purpose) as to devices or that a final production version will be sold.



<sup>‡</sup> Refer to Military Products Designer's Reference Guide, SGYZ001C.

MAY 1989-REVISED FEBRUARY 1990

- 262,144 × 4 Organization
- Single 5-V Supply (10% Tolerance)
- Performances Ranges:

	ACCESS TIME ta(R) (tRAC) (MAX)	ACCESS TIME (ta(C) (tCAC) (MAX)	ACCESS TIME ta(CA) (tCAA) (MAX)	READ OR WRITE CYCLE (MIN)
SMJ44C256-10	100 ns	25 ns	45 ns	190 ns
SMJ44C256-12	120 ns	30 ns	55 ns	220 ns
SMJ44C256-15	150 ns	40 ns	70 ns	260 ns

- Enhanced Page Mode Operation with CAS-Before-RAS Refresh
- Long Refresh Period . . .
   512-Cycle Refresh in 8 ms (Max)
- 3-State Unlatched Output
- Lower Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Input and Clocks Are TTL-Compatible
- -55°C to 125°C Operating Temperature Range
- Packaging Offered:
  - 20-Pin 300-Mil Ceramic DIP (JD Suffix)
  - 20-Lead Ceramic Surface Mount Package (HJ Suffix)
  - 20-Terminal Low-Profile Leadless Ceramic Surface Mount Package (HL Suffix)
  - 20-Terminal Leadless Ceramic Surface Mount Package (FQ Suffix)
- High Reliability MIL-STD-883C Processing description


The SMJ44C256 is a high-speed, 1,048,576-bit dynamic random-access memory organized as 262,144 words of four bits each. This device employs state-of-the-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

#### operation


#### enhanced page mode

Page-mode operation allows faster memory access by keeping the same row-address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{CAS}$  page-mode cycle time used. With minimum  $\overline{CAS}$  page cycle time, all 512 columns specified by column addresses A0 through A8 can be accessed without intervening  $\overline{RAS}$  cycles.

EPIC is a trademark of Texas Instruments Incorporated.



## HJ, HL, AND FQ PACKAGES<sup>†</sup> (TOP VIEW)



<sup>&</sup>lt;sup>†</sup>The packages shown here are for pinout reference only.

PIN NOMENCLATURE					
A0-A8	Address Inputs				
CAS	Column-Address Strobe				
DQ1-DQ4	Data In/Data Out				
G	Data-Output Enable				
RAS	Row-Address Strobe				
TF	Test Function				
$\overline{w}$	Write Enable				
Vcc	5-V Supply				
$V_{SS}$	Ground				

s contain information
Products conform to
of Texas Instruments
a processing does not
ell assembles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the SMJ44C256 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as "enhanced page-mode". Valid column address may be presented immediately after  $t_h(RA)$  (row-address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_a(C)$  max (access time from  $\overline{CAS}$  low,) if  $t_a(CA)$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_a(C)$  or  $t_a(CP)$  (access time from rising edge of  $\overline{CAS}$ ).

#### address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe (RAS). Then nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. The SMJ44C256 CAS is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out will remain in the high-impedance state for the entire cycle permitting a write operation with  $\overline{G}$  grounded.

#### data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal. In a delayed or read-modify-write cycle,  $\overline{G}$  must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.



#### data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatability (no pull-up resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  and  $\overline{G}$  are brought low. In a read cycle the output becomes valid after the access timer interval  $t_a(C)$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_a(R)$  and  $t_a(CA)$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  and  $\overline{G}$  are low.  $\overline{CAS}$  or  $\overline{G}$  going high returns it to a high-impedance state. This is accomplished by bringing  $\overline{G}$  high prior to applying data, thus satisfying  $t_d(GHD)$ .

#### output enable (G)

 $\overline{G}$  controls the impedance of the output buffers. When  $\overline{G}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{G}$  low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both  $\overline{G}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until either  $\overline{G}$  or  $\overline{CAS}$  is brought high.

#### refresh

A refresh operation must be performed at least once every eight milliseconds to retain data. This can be achieved by strobing each of the 512 rows (A0-A8). A normal read or write cycle will refresh all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a RAS-only refresh cycle.

#### CAS-before-RAS refresh

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  [see parameter  $t_{d}(\text{CLRL})$ R] and holding it low after  $\overline{\text{RAS}}$  falls [see parameter  $t_{d}(\text{RLCH})$ R]. For successive  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh option.

#### power up


To achieve proper device operation, an initial pause of 200  $\mu$ s followed by a minimum of eight initialization cycles is required after power up to the full VCC level.

#### test function pin

During normal device operation, the TF pin must be either disconnected or biased at a voltage less than or equal to VCC.




## logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the JD package.

#### functional block diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) †

Voltage range on any pin (see Note 1)	. – 1 V to 7 V
Voltage range on VCC	0 V to 7 V
Short-circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range5	5°C to 125°C
Storage temperature range	5°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.



#### recommended operating conditions

		L VERSION				M VERSION			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
Vss	Supply voltage		0	,		0		V	
VIH	High-level input voltage	2.4		6.5	2.4		6.5	V	
VIL	Low-level input voltage (see Note 2)	-1		0.6	-1		0.6	V	
TA	Operating free-air temperature	. 0			-55			°C	
TC	Case temperature			70	<u> </u>		125	°C	

NOTE 2: The algebraic convention, where the negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST	SMJ44	SMJ44C256-10		C256-12	SMJ44	C256-15	UNIT
	PANAMETEN	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MIN MAX	
Vон	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
lı .	Input current (leakage)	$V_1 = 0 \text{ V to } 5.8 \text{ V}, V_{CC} = 5 \text{ V},$ All other pins = 0 V to V <sub>CC</sub>		± 10		± 10		± 10	μΑ
Ю	Output current (leakage)	$V_0 = 0 \text{ V to } V_{CC}, V_{CC} = 5.5 \text{ V},$ CAS high		± 10		± 10		± 10	μΑ
ICC1	Read/write cycle current	$t_{C(rdW)} = minimum,$ $V_{CC} = 5.5 V$		70		60		55	mA
ICC2	Standby current	After 1 memory cycle,  RAS and CAS high, V <sub>IH</sub> = 2.4 V		3		3		3	mA
lcc3	Average refresh current	$t_{C(rdW)} = minimum, V_{CC} = 5.5 V,$ RAS cycling, $\overline{CAS}$ high		65		55		50	mA
lcc4	Average page current	$t_{C(P)} = minimum, V_{CC} = 5.5 V,$ RAS low, CAS cycling		45		35		30	mA

## SMJ44C256 262,144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

## capacitance over recommended supply voltage range and operating temperature range, f = 1 MHz, (see Note 3)

	PARAMETER <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		5	7	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		6	8	рF
C <sub>i(W)</sub>	Input capacitance, write-enable input		6	8	рF
Co	Output capacitance		6	8	рF

NOTE 3:  $V_{CC}$  equal to 5.0 V  $\pm$  0.5 V and the bias on pins under test is 0.0 V.

## switching characteristics over recommended supply voltage range and operating temperature range (see Figure 1)

	PARAMETER	ALT.	SMJ44	C256-10	SMJ440	256-12	SMJ440	256-15	UNIT
	PANAIVIETEN	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	ONT
ta(C)	Access time from CAS low	†CAC		25		30		40	ns
ta(CA)	Access time from column address	tCAA		45		55		70	ns
t <sub>a(R)</sub>	Access time from RAS low	†RAC		100		120		150	ns
ta(G)	Access time from G low	†GAC		25		30		40	ns
ta(CP)	Access time from column precharge	<sup>t</sup> CAP		50		60		75	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high (see Note 4)	tOFF	0	25	0	30	0	35	ns
tdis(G)	Output disable time after $\overline{G}$ high (see Note 4)	tGOFF	0 -	25	0	30	0	35	ns

NOTE 4:  $t_{dis(CH)}$  and  $t_{dis(G)}$  are specified when the output is no longer driven.

<sup>&</sup>lt;sup>†</sup>Capacitance is sampled only at initial design and after any major change.

 $<sup>^{\</sup>ddagger}$ All typical values are at  $T_C = 25$  °C and nominal supply voltages.

## 262,144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

#### timing requirements over recommended supply voltage range and operating temperature range

		ALT.	SMJ44C256-10		SMJ44	C256-12	SMJ44	C256-15	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
tc(rd)	Read cycle time (see Note 6)	tRC	190		220		260		ns
t <sub>c</sub> (W)	Write cycle time	tWC	190		220		260		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	270		305		355		ns
t <sub>c(P)</sub>	Page-mode read or write cycle time (see Note 7)	tPC	55		65		80		ns
t <sub>c</sub> (PM)	Page-mode read-modify-write cycle time	tPCM	135		150		175		ns
tw(CH)	Pulse duration, CAS high	tCP	10		15		25		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	†CAS	25	10,000	30	10,000	40	10,000	ns
tw(RH)	Pulse duration RAS high (precharge)	t <sub>RP</sub>	80		90		100		ns
<sup>t</sup> w(RL)	Non-page-mode pulse duration, RAS low (see Note 9)	<sup>t</sup> RAS	100	10,000	120	10,000	150	10,000	ns
tw(RL)P	Page-mode pulse duration, RAS low (see Note 9)	tRASP	100	100,000	120	100,000	150	100,000	ns
tw(WL)	Write pulse duration	tWP	15		20		25		ns
t <sub>su(CA)</sub>	Column-address setup time before CAS low	tASC	5		5		5		ns
t <sub>su(RA)</sub>	Row-address setup time before RAS low	†ASR_	0		0		0		ns
t <sub>su(D)</sub>	Data setup time before  Wilow (see Note 10)	tDS	0		0		0		ns
t <sub>su(rd)</sub>	Read setup time before CAS low	tRCS	0		0		0		ns
t <sub>su</sub> (WCL)	W-low setup time before CAS low (see Note 11)	twcs	0		0		0		ns
t <sub>su(WCH)</sub>	W-low setup time before CAS high	tCWL	25		30		40		ns
t <sub>su</sub> (WRH)	W-low setup time before RAS high	tRWL	25		30		40		ns
th(CA)	Column-address hold time after CAS low (see Note 10)	<sup>t</sup> CAH	20		20		25		ns
th(RA)	Row-address hold time after RAS low	†RAH	15		15		15		ns
<sup>t</sup> h(RLCA)	Column-address hold time after RAS low (see Note 12)	<sup>t</sup> AR	70	_	80		100		ns
t <sub>h(D)</sub>	Data hold time after CAS low (see Note 10)	<sup>t</sup> DH	20		25		30		ns
th(RLD)	Data hold time after RAS low (see Note 12)	<sup>t</sup> DHR	70		85		110		ns

#### Continued next page.

NOTES:

- 5. Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min.
- 6. All cycle times assume  $t_t = 5$  ns.
- 7.  $t_{C(P)} > t_{W(CH)} \min + t_{W(CL)} \min + 2 t_{t}$ .

  8. In a read-modify-write cycle,  $t_{d(CLWL)}$  and  $t_{su(WCH)}$  must be observed. Depending on the user's transition times, this may require additional CAS low time [tw(CL)].
- 9. In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time [tw(RL)].
- 10. Later of CAS or W in write operations.
- 11. Early write operation only.
- 12. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.

## SMJ44C256 262,144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

### timing requirements over recommended supply voltage range and operating temperature range (concluded)

	•	ALT.	SMJ44	C256-10	SMJ440	C256-12	SMJ440	256-15	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
th(CHrd)	Read hold time after CAS high (see Note 14)	tRCH	0		0		0		ns
th(RHrd)	Read hold time after RAS high (see Note 14)	tRRH	10		10		10		ns
th(CLW)	Write hold time after CAS low (see Note 11)	tWCH	20		25		30		ns
th(RLW)	Write hold time after RAS low (see Note 12)	tWCR	75		90		105		ns
td(RLCH)	Delay time, RAS low to CAS high	tCSH	100		120		150		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		ns
<sup>t</sup> d(CLRH)	Delay time, CAS low to RAS high	tRSH	25		30		40		ns
td(CLWL)	Delay time, CAS low to W low (see Note 15)	tCWD	70		80		90		ns
<sup>t</sup> d(RLCL)	Delay time, RAS low to CAS low (see Note 13)	tRCD	30	75	30	90	30	110	ns
<sup>t</sup> d(RLCA)	Delay time, RAS low to column address (see Note 13)	<sup>t</sup> RAD	20	55	20	65	25	80	ns
td(CARH)	Delay time, column address to RAS high	tRAL	45		55		70		ns
td(CACH)	Delay time, column address to CAS high	<sup>t</sup> CAL	45		55		70		ns
t <sub>d(RLWL)</sub>	Delay time, $\overline{RAS}$ low to $\overline{W}$ low (see Note 15)	tRWD	150		170		200		ns
td(CAWL)	Delay time, column address to $\overline{W}$ low (see Note 15)	<sup>t</sup> AWD	95		105		120		ns
td(GHD)	Delay time, G high before data at DQ	tGDD	25		30		40		ns
td(GLRH)	Delay time, G low to RAS high	tGSR	25		30		40		ns
td(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	<sup>t</sup> CHR	25		25		30		ns
<sup>t</sup> d(CLRL)R	Delay time, CAS low to RAS low (see Note 16)	<sup>t</sup> CSR	10		10		15		ns
<sup>t</sup> d(RHCL)R	Delay time, RAS high to CAS low (see Note 16)	tRPC	0		0		0		ns
<sup>t</sup> rf	Refresh time interval	tREF		8		8		8	ms

- NOTES: 11. Early write operation only.
  - 12. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.
  - 13. Maximum value specified only to guarantee access time.
  - 14. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.15. Read-modify-write operation only.

  - 16. CAS-before-RAS refresh only.
  - 17. System transition times (rise and fall) are to be a minimum of 3 ns and a maximum of 50 ns.

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUITS FOR TIMING PARAMETERS


## read cycle timing




NOTE 18: Output may go from high impedance to an invalid data state prior to the specified access time.



#### early write cycle timing




## write cycle timing




NOTE 10: Later of  $\overline{CAS}$  or  $\overline{W}$  in write operation.

#### read-write/read-modify-write cycle timing



#### enhanced page-mode read cycle timing




NOTES: 18. Output may go from high impedance to an invalid data state prior to the specified access time.

19. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.

20. Access time is ta(CP) or ta(CA) dependent.


#### enhanced page-mode write cycle timing



NOTES: 21. A read cycle or a read-modify-write cycle can be intermixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.

22. Referenced to  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$ , whichever occurs last.


### enhanced page-mode read-modify-write cycle timing




NOTES: 18. Output may go from high impedance to an invalid data state prior to the specified access time.

A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write cycle timing specifications
are not violated.


## **RAS**-only refresh timing



#### hidden refresh cycle (enhanced page mode)



## automatic (CAS-before-RAS) refresh cycle timing





DECEMBER 1988 - REVISED DECEMBER 1989

- $1,048,576 \times 1$  Organization
- Single 5-V Supply (10% Tolerance)
- -55°C to 125°C Operating Temperature Range
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR
	ta(R)	ta(C)	ta(CA)	WRITE
	(tRAC)	(tCAC)	(tCAA)	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
SMJ4C1024-10	100 ns	25 ns	45 ns	190 ns
SMJ4C1024-12	120 ns	30 ns	55 ns	220 ns
SMJ4C1024-15	150 ns	40 ns	70 ns	260 ns

- SMJ4C1024—Enhanced Page Mode Operation for Faster Memory Access
  - Higher Data Bandwidth than Conventional Page-Mode Parts
  - Random Single-Bit Access Within a Row with a Column Address
- One of TI's CMOS Megabit DRAM Family Including: SMJ44C256-256K × 4 Enhanced Page Mode
- CAS-Before-RAS Refresh
- Long Refresh Period . . . 512-Cycle Refresh in 8 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs and Clocks Are TTL Compatible
- Packaging Offered:
  - 18-Pin 300-Mil Ceramic DIP
  - 20-Lead Ceramic Surface Mount Package (HJ Suffix)
  - 20-Terminal Leadless Ceramic Surface Mount Package (FQ Suffix)
  - 20-Lead Flat Pack (HK Suffix)
- O High-Reliability Class B Processing

#### description

The SMJ4C1024 is a high-speed, 1,048,576-bit dynamic random-access memory organized as 1,048,576 words of one bit each. It employs state-of-the-art EPIC™ (Enhanced Performance Implanted CMOS)

technology for high performance, reliability, and low power at a low cost. These devices feature maximum RAS access times of 100 ns, 120 ns, and 150 ns. Maximum power

EPIC is a trademark of Texas Instruments Incorporated.

(TOP VIEW) D 🗆 1 ∪18[] V<sub>SS</sub> WΓ 17 🗖 a RAS 3 16 CAS TF ∏ 4 15 A9 14 🛮 A8 A0 🗍 5 13 🛮 A7 A2 ☐ 12 🗌 A6 A3 ∏ 8 11 🛮 A5 ∨сс 🛚 🤋 10 A4

JD PACKAGE

HJ AND F	Q PACKAGES	S <sup>†</sup> HK PA	CKAGE
(TC	P VIEW)	(TOP	VIEW)
D   1º   1º     2     RAS   3   3   TF   4   4   NC   5   5     4   10   A2   11   A3   12   VCC   13	26  Vss 25  Q 24  CAS 23  NC 22  A9 18  A8 17  A7 16  A6 15  A5 14  A4	D 2 2 2 2 2 3 3 TF 4 5 6 6 A1 7 A2 8 A3 9 VCC 10	20 VSS 19 Q CAS 17 NC 16 A9 15 A8 14 A7 13 A6 12 A5 11 A4

<sup>†</sup>The packages shown here are for pinout reference only. The HJ and FQ packages are actually 75% of the length of the JD package.

PII	PIN NOMENCLATURE						
A0-A9	Address Inputs						
CAS	Column-Addrss Strobe						
D	Data In						
NC	No Connection						
a	Data Out						
RAS	Row-Address Strobe						
TF	Test Function						
₩	Write Enable						
Vcc	5-V Supply						
V <sub>SS</sub>	Ground						



dissipation is as low as 385 mW operating and 16.5 mW standby on 100 ns devices.

The EPIC™ technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks are 140 mA typical, and a − 1-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ4C1024 is offered in 18-pin ceramic dual-in-line (JD suffix) and 20-terminal ceramic leadless carrier, 20-pin leaded carrier, and 20-pin flatpack. They are guaranteed for operation from -55°C to 125°C.

#### operation

#### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the CAS page cycle time used. With minimum CAS page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the SMJ4C1024 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as "enhanced page mode." Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_a(C)$  max (access time from  $\overline{CAS}$  low), if  $t_a(CA)$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_a(C)$  or  $t_a(CP)$  (access time from rising edge of  $\overline{CAS}$ .)

#### address (A0 through A9)

Twenty address bits are required to decode 1 of 1,048,576 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by the row-address strobe (RAS). The ten column-address bits are set up on pins A0 through A9 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffer.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out will remain in the high-impedance state for the entire cycle, permitting common I/O operation.

#### data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.



#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{CAS}}$  is brought low. In a read cycle the output becomes valid after the access time interval  $t_a(C)$  that begins with the negative transition of  $\overline{\text{CAS}}$  as long as  $t_a(R)$  and  $t_a(CA)$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{\text{CAS}}$  is low;  $\overline{\text{CAS}}$  going high returns it to a high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least once every eight milliseconds to retain data. This can be achieved by strobing each of the 512 rows (A0-A8). A normal read or write cycle will refresh all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a RAS-only refresh cycle.


#### CAS-before-RAS refresh

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  [see parameter  $t_{\text{d}(\text{CLRL})\text{R}}$ ] and holding it low after  $\overline{\text{RAS}}$  falls [see parameter  $t_{\text{d}(\text{RLCH})\text{R}}$ ]. For successive  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh cycles.

#### power up


To achieve proper device operation, an initial pause of 200  $\mu$ s followed by a minimum of eight initialization cycles is required after full VCC level is achieved.

## logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the 18-pin dual-in-line package.

#### functional block diagram



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin	–1 V to 7 V
Voltage range on VCC	$\dots$ –1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating temperature range	55°C to 125°C
Storage temperature range	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device relaibility.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Minimum operating free-air temperature	-55			°C
TC	Maximum operating case temperature			125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SMJ4C1024-10		SMJ4C1024-12		SMJ4C1024-15		UNIT
		TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Voн	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
=	Input current (leakage)	$V_I = 0 \text{ V to } 6.5 \text{ V}, V_{CC} = 5 \text{ V},$ All other input pins = 0 V to $V_{CC}$		±10		±10		±10	μΑ
<u>o</u>	Output current (leakage)	$V_0 = 0 \text{ V to V}_{CC}, V_{CC} = 5.5 \text{ V},$ $\overline{CAS}$ high		± 10		±10		±10	μΑ
I <sub>CC1</sub>	Read or write cycle current	Minimum cycle, V <sub>CC</sub> = 5.5 V		70		60		55	mA
I <sub>CC2</sub>	Standby current	After 1 memory cycle, $\overline{RAS}$ and $\overline{CAS}$ high, $V_{IH} = 2.4 \text{ V}$		3		3		3	mA
lcc3	Average refresh current	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high		65		55		50	mA
ICC4	Average page current	$t_{C(P)} = minimum, V_{CC} = 5.5 V,$ RAS low, $\overline{CAS}$ cycling		45		35		30	mA

NOTE 1: All voltage values in this data sheet are with respect to VSS.

## SMJ4C1024 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORY

## capacitance over recommended supply range and operating temperature range, f = 1 MHz (see Note 3)

	PARAMETER <sup>†</sup>	MIN	TYP MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		6	pF
C <sub>i(D)</sub>	Input capacitance, data input		5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		7	рF
C <sub>i(W)</sub>	Input capacitance, write-enable input		8	pF
Со	Output capacitance		7	pF

<sup>&</sup>lt;sup>†</sup>Capacitance is sampled only at initial design and after any major change.

NOTE 3:  $V_{CC}$  equal to 5.0 V  $\pm$  0.5 V and the bias on the pins under test is 0.0 V

## switching characteristics over recommended supply voltage range and operating temperature range (see Figure 1)

PARAMETER		ALT.	SMJ4C1024-10		SMJ4C1024-12		SMJ4C1024-15		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
ta(C)	Access time from CAS low	†CAC		25		30		40	ns
ta(CA)	Access time from column address	t <sub>CAA</sub>		45		55		70	ns
ta(R)	Access time from RAS low	†RAC		100		120		150	ns
ta(CP)	Access time from column precharge	tCAP		50		60		75	ns
tdis(CH)	Output disable time after CAS high (see Note 4)	tOFF	0	25	0	30	0	35	ns

NOTE 4:  $t_{dis(CH)}$  is specified when the output is no longer driven.

### timing requirements over recommended supply voltage range and operating temperature range

PARAMETER	ALT.	SMJ4C1024-10		SMJ4C1024-12		SMJ4C1024-15		UNIT
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	OMIT
t <sub>C(rd)</sub> Read cycle time (see Note 6)	tRC	190		220		260		ns
t <sub>c(W)</sub> Write cycle time	tWC	190		220		260		ns
t <sub>c(rdW)</sub> Read-write/read-modify-write cycle time	tRWC	220		265		315		ns
t <sub>C(P)</sub> Page-mode read or write cycle time (see Note 7)	tPC	55		65		80		ns
t <sub>C(PM)</sub> Page-mode read-modify-write cycle time	<sup>t</sup> PCM	85	_	110		135		ns
t <sub>W</sub> (CH) Pulse duration, CAS high	tCP	10		15		25		ns
t <sub>W(CL)</sub> Pulse duration, CAS low (see Note 8)	tCAS	25	10,000	30	10,000	40	10,000	ns
tw(RH) Pulse duration, RAS high (precharge)	tRP	80		90		100		ns
Non-page-mode pulse duration, RAS low (see Note 9)	<sup>t</sup> RAS	100	10,000	120	10,000	150	10,000	ns
tw(RL)P Page-mode pulse duration, RAS low (see Note 9)	tRASP	100	100,000	120	100,000	150	100,000	ns
t <sub>W(WL)</sub> Write pulse duration	tWP	15		20		25		ns
t <sub>su(CA)</sub> Column-address setup time before CAS low	tASC	3		3		3		ns
t <sub>su(RA)</sub> Row-address setup time before RAS low	tASR	0		0		0		ns
t <sub>su(D)</sub> Data setup time (see Note 10)	tDS	0		0		0		ns
t <sub>su(rd)</sub> Read setup time before CAS low	tRCS	0		0		0		ns
t <sub>su(WCL)</sub> W-low setup time before CAS low (see Note 11)	twcs	0		0		0		ns
t <sub>su(WCH)</sub> W-low setup time before CAS high	tCWL	25		30		40		ns
t <sub>su(WRH)</sub> W-low setup time before RAS high	tRWL	25		30		40		ns
th(CLCA) Column-address hold time after CAS low	<sup>t</sup> CAH	20		20		25		ns
th(RA) Row-address hold time after RAS low	tRAH	15		15		20		ns
Column-address hold time after RAS low th(RLCA) (see Note 12)	tAR	70		80		100		ns
th(D) Data hold time (see Note 10)	tDH	20		25		30		ns
th(RLD) Data hold time after RAS low (see Note 12)	tDHR	70		85		110		ns
th(CHrd) Read hold time after CAS high (see Note 15)	tRCH	0		0	-	0		ns
th(RHrd) Read hold time after RAS high (see Note 15)	tRRH	10		10		10		ns
th(CLW) Write hold time after CAS low (see Note 11)	tWCH	20		25		30		ns
th(RLW) Write hold time after RAS low (see Note 12)	twcr	70		85		100		ns
t <sub>d(RLCH)</sub> Delay time, RAS low to CAS high	tCSH	100		120		150		ns
t <sub>d(CHRL)</sub> Delay time, CAS high to RAS low	<sup>t</sup> CRP	0		0		0		ns
t <sub>d(CLRH)</sub> Delay time, CAS low to RAS high	tRSH	25		30		40		ns
t <sub>d(CLWL)</sub> Delay time, CAS low to W low (see Note 13)	tCWD	25		40		50		ns
t <sub>d(RLCL)</sub> Delay time, RAS low to CAS low (see Note 14)	tRCD	28	75	28	90	33	110	ns
t <sub>d(RLCA)</sub> Delay time, RAS low to column address (see Note 14)	tRAD	20	55	20	65	25	80	ns

#### Continued next page.

#### NOTES:

- 5. Timing measurements in this table are referenced to  $V_{IL}\,\text{max}$  and  $V_{IH}\,\text{min}.$
- 6. All cycle times assume  $t_t = 5$  ns.
- 7. To guarantee t<sub>C</sub>(P) min, t<sub>a</sub>(CA) must be observed.
- In a read-modify-write cycle, t<sub>d(CLWL)</sub> and t<sub>su(WCH)</sub> must be observed.
- In a read-modify-write cycle, t<sub>d(RLWL)</sub> and t<sub>su(WRH)</sub> must be observed.
- 10. Before the later of  $\overline{CAS}$  or  $\overline{W}$  in write operations.
- 11. Early write operation only.
- 12. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.
- 13. Read-modify-write operation only.
- 14. Maximum value specified only to guarantee access time.
- 15. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.



#### timing requirements over recommended supply voltage range and operating temperature range (concluded)


PARAMETER		ALT.	SMJ4C1024-10		SMJ4C1024-12		SMJ4C1024-15		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	ONII
td(CARH)	Delay time, column address to RAS high	t <sub>RAL</sub>	45		55		70		ns
td(CACH)	Delay time, column address to CAS high	†CAL	45		55		70		ns
t <sub>d</sub> (RLWL)	Delay time, RAS low to W low (see Note 13)	t <sub>RWD</sub>	100		130		160		ns
<sup>†</sup> d(CAWL)	Delay time, column address to $\overline{\mathbf{W}}$ low (see Note 13)	<sup>†</sup> AWD	45		65		80		ns
td(RLCH)R	Delay time, RAS low to CAS high, (see Note 16)	tCHR	25		25		30		ns
td(CLRL)R	Delay time, CAS low to RAS low, (see Note 16)	<sup>t</sup> CSR	10		10		15		ns
td(RHCL)	Delay time, RAS high to CAS low	tRPC	0		0		0		ns
<sup>t</sup> rf	Refresh time interval	tREF		8		8		8	ms

NOTES: 13. Read-modify-write operation only.


16. CAS-before-RAS refresh only.

17. System transition times (rise and fall) for RAS and CAS are to be a minimum of 3 ns and a maximum of 50 ns.

#### PARAMETER MEASUREMENT INFORMATION




(a) LOAD CIRCUIT




(b) ALTERNATE LOAD CIRCUIT


#### read cycle timing




### early write cycle timing




#### write cycle timing



### read-write read-modify-write cycle timing




#### enhanced page-mode read cycle timing



NOTES: 18. A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.

- 19. Access time is ta(CP) or ta(CA) dependent.
- 20. Output may go from three-state to an invalid data state prior to the specified access time.


#### enhanced page-mode write cycle timing



NOTES: 21. A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

22. Referenced to CAS or W, whichever occurs last.

#### enhanced page-mode read-modify-write cycle timing



NOTES: 23. A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.


24. Output may go from three-state to an invalid data state prior to the specified access time.

## SMJ4C1024 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORY


# 

 $v_{OL}$ 

### hidden refresh cycle



## automatic (CAS-before-RAS) refresh timing



## SMJ44100 4 194 304-WORD BY 1 BIT DYNAMIC RANDOM-ACCESS MEMORY

SGMS040 - JANUARY 1991

- MIL-STD-883C, Class B, High-Reliability Processing
- Military Temperature Range ... 55°C to 125°C
- Organization . . . 4 194 304 × 1
- Single 5-V Power Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS	<b>ACCESS</b>	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	(trac)	(tCAC)	(taa)	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
SMJ44100-80	80 ns	20 ns	40 ns	150 ns
SMJ44100-10	100 ns	25 ns	50 ns	180 ns
SMJ44100-12	120 ns	30 ns	55 ns	210 ns

- Enhanced Page Mode Operation for Faster Memory Access
  - Higher Data Bandwidth than Conventional Page-Mode Parts
  - Random Single-Bit Access Within a Row With a Column Address
- CAS-Before-RAS Refresh
- Long Refresh Period . . .
   1024-Cycle Refresh in 16 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC<sup>™</sup> CMOS Process
- All Inputs/Outputs and Clocks are TTL Compatible
- Packaging Options:
  - --- 400 mil 20/26-Leadless Ceramic SOLCC (HM Suffix)
  - --- 18-Pin, 400 mil Ceramic DIP (JD Suffix)
  - 20-Pin, Ceramic FLATPACK (HR Suffix)
  - 20-Pin, Ceramic CSOJ
  - Additional Package Options Planned

#### JD Package (Top View) D 18 🔲 V<sub>SS</sub> w 2 17 Q RAS [ 16 CAS 3 A10 [ 4 15 A9 Α0 14 \ A8 5 Α1 Г 13 🗌 A7 6 П П А6 A2 7 12 АЗ 8 11 □ A5 10 🗌 A4 $V_{CC}$

HM and CSOJ Packages	HR Package
(Top View)	(Top View)
D 1 26 V <sub>SS</sub> W 2 25 Q RAS 3 24 CAS NC 4 23 NC A10 5 22 A9	· ₩ 🗆 2 19 🗀 Q
A0  9  18  A8 A1  10  17  A7 A2  11  16  A6 A3  12  15  A5 V <sub>CC</sub> 13  14  A4	A0 6 15 A8 A1 7 14 A7 A2 8 13 A6 A3 9 12 A5 VCC 10 11 A4

	PIN NOMENCLATURE						
A0-A10	Address Inputs						
CAS	Column-Address Strobe						
D	Data In						
NC	No Connection						
Q	Data Out						
RAS	Row-Address Strobe						
₩	Write Enable						
l vcc	5-V Supply						
Vss	Ground						

#### description

The SMJ44100 series are high-speed 4 194 304-bit dynamic random-access memories, organized as 4 194 304 words of one bit each. They employ state-of-the-art EPIC<sup>™</sup> (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power operation.

The SMJ44100 features maximum row access time of 80 ns, 100 ns, and 120 ns. Maximum power dissipation is as low as 385 mW operating and 22 mW standby.

EPIC is a trademark of Texas Instruments Incorporated.



## SMJ44100 4 194 304-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY

SGMS040 --- JANUARY 1991

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ44100 is offered in a 400 mil 20/26-leadless ceramic surface mount SOLCC package (HM Suffix), 18-pin ceramic dual-in-line package (JD Suffix), 20-pin ceramic flatpack (HR Suffix) and a 20-pin leaded ceramic chip carrier (CSOJ). All packages are guaranteed for operation from – 55°C to 125°C.

#### operation

#### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{CAS}$  page cycle time used. With minimum  $\overline{CAS}$  page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening  $\overline{RAS}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of RAS. The buffers act as transparent or flow-through latches while CAS is high. The falling edge of CAS latches the column addresses. This feature allows the SMJ44100 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when CAS transitions low. This performance improvement is referred to as enhanced page mode. Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of CAS. In this case, data is obtained after t<sub>CAC</sub> max (access time from CAS low), if t<sub>AA</sub> max (access time from column address) has been satisfied. In the event that column addresses for the next cycle are valid at the time CAS goes high, access time for the next cycle is determined by the later occurrence of t<sub>CAC</sub> or t<sub>CPA</sub> (access time from rising edge of CAS).

#### address (A0 through A10)

Twenty-two address bits are required to decode 1 of 4 194 304 storage cell locations. Eleven row-address bits are set up on inputs A0 through A10 and latched onto the chip by the row-address strobe (RAS). The eleven column-address bits are set up on pins A0 through A10 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffer.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (D)

Data is written during a write or read-write cycle. Depending on the mode of operation, the falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  strobes data into the on-chip data latch. In an early write cycle,  $\overline{\text{W}}$  is brought low prior to  $\overline{\text{CAS}}$  and the data is strobed in by  $\overline{\text{CAS}}$  with setup and hold times referenced to this signal. In a delayed-write or read-write cycle,  $\overline{\text{CAS}}$  will already be low, thus the data will be strobed in by  $\overline{\text{W}}$  with setup and hold times referenced to this signal.



#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle the output becomes valid after the access time interval  $t_{CAC}$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_{RAC}$  and  $t_{AA}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  is low;  $\overline{CAS}$  going high returns it to a high-impedance state. In a delayed-write or read-write cycle, the output will follow the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least once every sixteen milliseconds to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding  $\overline{\text{CAS}}$  at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{CAS}}$  at  $V_{IL}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored during the hidden refresh cycles.

#### CAS-before-RAS refresh

CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS [see parameter t<sub>CSR</sub>] and holding it low after RAS falls [see parameter t<sub>CHR</sub>]. For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.

#### power-up


To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or  $\overline{CAS}$ -before- $\overline{RAS}$ ) cycle.

#### test mode

An industry standard Design For Test (DFT) mode is incorporated in the SMJ44100. A  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  cycle with  $\overline{\text{W}}$  low (WCBR) cycle is used to enter test mode. In the test mode, data is written into and read from eight sections of the array in parallel. Data is compared upon reading and if all bits are equal, the data out pin will go high. If any one bit is different, the data out pin will go low. Any combination read, write, read-write, or page-mode can be used in test mode. The test mode function reduces test times by enabling the 4 meg DRAM to be tested as if it were a 512K DRAM, where row address 10, column address 10, and also column address 0 are not used. A  $\overline{\text{RAS}}$  only or CBR refresh cycle is used to exit the DFT mode.




## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the SOLCC(HM) package.

## functional block diagram



absolute maximum ratings over	operating free-air temperature range (unless otherwise noted)†
Voltage range on any pin (see N	lote 1) – 1 V to 7 V
Voltage range on V <sub>CC</sub>	
Short circuit output current	
Power dissipation	
Operating temperature	
Storage temperature range	– 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		8.0	٧
TA	Min operating temperature	- 55			°C
TC	Max operating case temprature	,		125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

DADAMETED			SMJ44100-80		SMJ44100-10		SMJ44100-12		LINET
	PARAMETER TEST CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
lį	Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5.5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		± 10		± 10	μΑ
Ю	Output current (leakage)	$V_O = 0$ to $V_{CC}$ , $V_{CC} = 5.5$ V, $\overline{CAS}$ high		± 10		± 10		± 10	μΑ
lcc1	Read or write cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		85		80		70	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)	-	4		4		4	mA
Іссз	Average refresh current (RAS-only, or CBR) (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low, after CAS low (CBR)		85		75		65	mA
ICC4	Average page current (see Note 4)	tpc = minimum, Vcc = 5.5 V, RAS low, CAS cycling		50		40		35	mA

NOTES: 3. Measured with a maximum of one address change while RAS = VIL.

4. Measured with a maximum of one address change while CAS = VIH.



## SMJ44100 4 194 304-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS040 — JANUARY 1991

#### capacitance over recommended ranges of supply voltage and operating temperature, f = 1 MHz (see Note 5)

	PARAMETER	MIN	TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs			7	pF
C <sub>i(D)</sub>	Input capacitance, data inputs			7	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs			10	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input			10	рF
Со	Output capacitance			10	pF

NOTE 5: V<sub>CC</sub> equal to 5 V ± 0.5 V and the bias on pins under test is 0 V. Capacitance is sampled only at initial design and after any major change.

## switching characteristics over recommended ranges of supply voltage range and operating temperature

DIRAMETER		SMJ44100-80		SMJ44100-10		SMJ44100-12		
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>AA</sub>	Access time from column-address		40		50		55	ns
tCAC	Access time from CAS low		20		25		30	ns
tCPA	Access time from column precharge		45		50		55	ns
tRAC	Access time from RAS low		80		100		120	ns
tOFF	Output disable time after CAS high (see Note 6)		20		25		30	ns

NOTE 6: tOFF is specified when the output is no longer driven. The output is disabled when CAS is brought high.



## timing requirements over recommended ranges of supply voltage and operating temperature

		SMJ44100-80		SMJ44100-10		SMJ44100-12		11117
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Random read or write cycle (see Note 7)	150		180		210		ns
tRWC	Read-write cycle time	175		210		245		ns
tPC	Page-mode read or write cycle time (see Note 8)	- 50		60		65		ns
tPRWC	Page-mode read-write cycle time	70		85		95		ns
tRASP	Page-mode pulse duration, RAS low (see Note 9)	80	100 000	100	100 000	120	100 000	ns
tRAS	Non-page-mode pulse duration, RAS low (see Note 9)	80	10 000	100	10 000	120	10 000	ns
tCAS	Pulse duration, CAS low (see Note 10)	20	10 000	25	10 000	30	10 000	ns
tCP	Pulse duration, CAS high	10		10		15		ns
tRP	Pulse duration, RAS high (precharge)	60		70		80		ns
· t <sub>WP</sub>	Write pulse duration	15		20		25		ns
tASC	Column-address setup time before CAS low	0		0		0		ns
tASR	Row-address setup time before RAS low	0		0		0		ns
tos	Data setup time (see Note 11)	0		0		0		ns
tRCS	Read setup time before CAS low	0		0		0		ns
tCWL	W-low setup time before CAS high	20		25		30		ns
tRWL	W-low setup time before RAS high	20		25		30		ns
twcs	W-low setup time before CAS low (Early write operation only)	0		0		0		ns
twsn	W-high setup time (CAS-before-RAS refresh only)	10		10		10		ns
<sup>t</sup> CAH	Column-address hold time after CAS low	15		20		20		ns
tDHR	Data hold time after RAS low	60		75		. 90		ns
<sup>t</sup> DH	Data hold time (see Note11)	15		20		25		ns
tAR	Column address hold time after RAS low (see Note 13)	60		75		90		ns
tRAH	Row-address hold time after RAS low	10		15		15		ns
tRCH	Read hold time after CAS high (see Note 12)	0		0		0		ns
<sup>t</sup> RRH	Read hold time after RAS high (see Note 12)	0		0		0		ns
tWCH	Write hold time after CAS low (Early write operation only)	15		20		25		ns
tWCR	Write hold time after RAS low (see Note 10)	60		75		90		ns
tWHR	W high hold time (CAS-before-RAS refresh only)	10		10		10		ns
tAWD	Delay time, column address to $\overline{W}$ low (Read-write operation only)	40		50		55		ns

#### Continued next page.

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

- 8. To assure tpc min, tASC should be greater than or equal to tcp.
- 9. In a read-write cycle,  $t_{RWD}$  and  $t_{RWL}$  must be observed.
- 10. In a read-write cycle, town and town must be observed.
   11. Referenced to the later of CAS or W in write operations.
- 12. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- 13. The minimum value is measured when t<sub>RDC</sub> is set to t<sub>RCD</sub> min as a reference.



## timing requirements over recommended supply voltage range and operating temperature range (concluded)

		SMJ44100-80		SMJ44	1100-10	SMJ44100-12		
[		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	20		20		25		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
tCSH	Delay time, RAS low to CAS high	80		100		120		กร
tCSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10		10		10		ns
tCWD	Delay time, CAS low to W low (Read-write operation only)	20		25		30		ns
tRAD	Delay time, RAS low to column-address (see Note 14)	15	40	20	50	20	65	ns
tRAL	Delay time, column-address to RAS high	40		50		55		ns
tCAL	Delay time, column-address to CAS high	40		50		55		ns
tRCD	Delay time, RAS low to CAS low (see Note 14)	20	60	25	75	25	90	ns
tRPC	Delay time, RAS high to CAS low	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	20		25		30		ns
tRWD	Delay time, RAS low to W low (Read-write operation only)	80		100		120		ns
tCLZ	CAS to output in low Z (see Note 15)							
tREF	Refresh time interval		16		16		16	ms
tΤ	Transition time (see Note 16)							

NOTES: 14. Maximum value specified only to assure access time.

- 15. Valid data is presented at the output after all access times are satisfied. The output may go from three-state to an invalid data state prior to the specified access times as the output is driven when CAS goes low.
- 16. Transition times (rise and fall) for  $\overline{RAS}$  and  $\overline{CAS}$  are to be minimum of 3 ns and maximum of 50 ns.

#### PARAMETER MEASUREMENT INFORMATION







Figure 1. Load Circuits for Timing Parameters




NOTE 15: Valid data is presented at the output after all access times are satisfied. The output may go from three-state to an invalid data state prior to the specified access times as the output is driven when CAS goes low.





NOTE 15: Valid data is presented at the output after all access times are satisfied. The output may go from three-state to an invalid data state prior to the specified access times as the output is driven when CAS goes low.


## read-write cycle timing



NOTE 15: Valid data is presented at the output after all access times are satisfied. The output may go from three-state to an invalid data state prior to the specified access times as the output is driven when CAS goes low.

**ADVANCE INFORMATION** 

## enhanced page-mode read cycle timing




NOTES: 15. Valid data is presented at the output after all access times are satisfied. The output may go from three-state to an invalid data state prior to the specified access times as the output is driven when CAS goes low.

17. Access time is t<sub>CPA</sub> or t<sub>AA</sub> dependent.



## enhanced page-mode write cycle timing (see Note 19)




NOTES: 18. Referenced to  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$ , whichever occurs last.

19. A read cycle or a read-write cycle can be intermixed with a write cycle as long as read and read-write timing specifications are not violated.

**ADVANCE INFORMATION** 


## enhanced page-mode read-write cycle timing (see Note 20)




NOTES: 15. Valid data is presented at the output after all access times are satisfied. The output may go from three-state to an invalid data state prior to the specified access times as the output is driven when CAS goes low.

20. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

## **RAS-only refresh timing**




NOTES: 16. Transition times (rise and fall) for  $\overline{RAS}$  and  $\overline{CAS}$  are to be minimum of 3 ns and maximum of 50 ns. 21. A10 is a don't care.




TEXAS INSTRUMENTS

## hidden refresh cycle (read)



NOTE 15: Valid data is presented at the output after all access times are satisfied. The output may go from three-state to an invalid data state prior to the specified access times as the output is driven when CAS goes low.

ADVANCE INFORMATION





## SMJ44400 1 048 576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

SGMS041 --- JANUARY 1991

- Military Temperature Range . . . 55 to 125°C
- MIL-STD-883C, Class B, High-Reliability Processing
- Organization . . . 1 048 576 × 4
- Single 5-V Power Supply (±10% Tolerance)
- Performance Ranges:


	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	(trac)	(tCAC)	(taa)	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
SMJ44400-80	80 ns	20 ns	40 ns	150 ns
SMJ44400-10	100 ns	25 ns	50 ns	180 ns
SMJ44400-12	120 ns	30 ns	55 ns	210 ns

- Enhanced Page Mode Operation for Faster Memory Access
  - Higher Data Bandwidth than Conventional Page-Mode Parts
  - Random Single-Bit Access Within a Row With a Column Address
- CAS-Before-RAS Refresh
- Long Refresh Period . . .
   1024-Cycle Refresh in 16 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC<sup>™</sup> CMOS Process
- All Inputs/Outputs and Clocks are TTL Compatible
- Packaging Options:
  - 400 mil 20/26-Leadless Ceramic SOLCC (HM Suffix)
  - -- 20-Pin, 400 mil Ceramic DIP (JD Suffix)
  - 20-Pin, Ceramic FLATPACK (HR Suffix)
  - 20-Pin, Ceramic CSOJ
  - Additional Package Options Planned

## JD and HR Package (Top View)

DQ1	<b>1</b>	20	□ v <sub>ss</sub>
DQ2	2	19	DQ4
$\overline{w}$	[]3	18	Das
RAS	4	17	CAS
A9	5	16	OE
A0	□ 6	15	A8
A1	□ 7	14	☐ A7
A2	□ 8	13	☐ A6
А3	<b>□</b> 9	12	☐ A5
Vcc	10	11	] A4
	Ц		I

#### HM and CSOJ Package (Top View)



PI	NOMENCLATURE
A0-A9	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
ŌĒ	Output Enable
RAS	Row-Address Strobe
$\overline{w}$	Write Enable
Vcc	5-V Supply
VSS	Ground

#### description

The SMJ44400 series are high-speed 4 194 304-bit dynamic random-access memories, organized as 1 048 576 words of four bits each. They employ state-of-the-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power operation.

EPIC is a trademark of Texas Instruments Incorporated.



## SMJ44400 1 048 576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

SGMS041 -- JANUARY 1991

The SMJ44400 features maximum row access time of 80 ns, 100 ns, and 120 ns. Maximum power dissipation is as low as 360 mW operating and 22 mW standby.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ44400 is offered in a 400-mil 20/26-leadless ceramic surface mount SOLCC package (HM suffix), a 20-pin ceramic dual-in-line package (JD suffix), a 20-pin ceramic flatpack (HR suffix), and a 20-pin leaded ceramic chip carrier (CSOJ). All packages are characterized for operation from – 55°C to 125°C.

#### operation

#### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the CAS page cycle time used. With minimum CAS page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the SMJ44400 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as enhanced page mode. Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{CAC}$  max (access time from  $\overline{CAS}$  low), if  $t_{AA}$  max (access time from column address) has been satisfied. In the event that column addresses for the next cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{CAC}$  or  $t_{CPA}$  (access time from rising edge of  $\overline{CAS}$ ).

### address (A0 through A9)

Twenty address bits are required to decode 1 of 1 048 576 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by the row-address strobe (RAS). The ten column-address bits are set up on pins A0 through A9 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffer.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out will remain in the high-impedance state for the entire cycle permitting a write operation independent of the state of  $\overline{OE}$ . This permits early write operation to be completed with  $\overline{OE}$  grounded.

#### data in/out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  and  $\overline{OE}$  are brought low. In a read cycle the output becomes valid after all access times are satisfied. The output remains valid while  $\overline{CAS}$  and  $\overline{OE}$  are low.  $\overline{CAS}$  or  $\overline{OE}$  going high returns it to a high-impedance state. This is accomplished by bringing  $\overline{OE}$  high prior to applying data, thus satisfying  $t_{OED}$ .



## output enable (OE)

 $\overline{\text{OE}}$  controls the impedance of the output buffers. When  $\overline{\text{OE}}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{\text{OE}}$  low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until either  $\overline{\text{OE}}$  or  $\overline{\text{CAS}}$  is brought high.

#### refresh

A refresh operation must be performed at least once every sixteen milliseconds to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding  $\overline{CAS}$  at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{CAS}$  at  $V_{IL}$  after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle. The external address is ignored during the hidden refresh cycles.

#### CAS-before-RAS refresh

CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS [see parameter t<sub>CSR</sub>] and holding it low after RAS falls [see parameter t<sub>CHR</sub>]. For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.


#### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or  $\overline{CAS}$ -before- $\overline{RAS}$ ) cycle.

#### test mode


An industry standard Design For Test (DFT) mode is incorporated in the SMJ44400. A  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  with  $\overline{\text{W}}$  low (WCBR) cycle is used to enter test mode. In the test mode, data is written into and read from eight sections of the array in parallel. All data is written into the array through DQ1. Data is compared upon reading and if all bits are equal, all DQ pins will go high. If any one bit is different, all the DQ pins will go low. Any combination read, write, read-write, or page-mode can be used in the test mode. The test mode function reduces test times by enabling the 1 meg × 4 DRAM to be tested as if it were a 512K DRAM where column address 0 is not used. A  $\overline{\text{RAS}}$ -only or CBR refresh cycle is used to exit the DFT mode.

## logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pinouts illustrated are for the SOLCC package.

## functional block diagram



## SMJ44400 1 048 576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

SGMS041 — JANUARY 1991

### absolute maximum ratings over operating temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1)	
Voltage range on V <sub>CC</sub>	– 1 V to 7 V
Short circuit output current	50 mA
Power dissipation	
Operating temperature	– 55°C to 125°C
Storage temperature range	– 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	МОМ	MAX	UNIT
Vcc	Supply voltage (see Note 1)	4.5	5	5.5	V
ViH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-0.5		0.6	V
TA	Min Operating temperature	- 55			°C
TC	Max Operating case temperature			125	°

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	DADAMETED		SMJ44400-80		SMJ44400-10		SMJ44400-12			
PARAMETER		TEST CONDITIONS	MIN MAX		MIN MAX		MIN	MAX	UNIT	
Voн	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		V	
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V	
ij	Input current (leakage)	$V_I = 0$ to 6.5 V, $V_{CC} = 5.5$ V, All other pins = 0 V to $V_{CC}$		± 10		± 10		± 10	μΑ	
Ю	Output current (leakage)	$V_O = 0$ to $V_{CC}$ , $V_{CC} = 5.5 \text{ V}$ , CAS high		± 10		± 10		± 10	μΑ	
ICC1	Read or write cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		85		80		• 70	mA	
I <sub>CC2</sub>	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V		4		4		4	mA	
<sup>1</sup> CC3	Average refresh current (RAS-only, or CBR)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS only), RAS low, after CAS low (CBR)		85		7,5		65	mA	
ICC4	Average page current (see Note 4)	tPC = minimum, VCC = 5.5 V, RAS low, CAS cycling		50		40		35	mA	

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ .

4. Measured with a maximum of one address change while CAS = VIH.



## SMJ44400 1 048 576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

SGMS041 - JANUARY 1991

# capacitance over recommended ranges of supply voltage and operating temperature, f = 1 MHz (see Note 5)

	PARAMETER	MIN	TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs			7	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs			10	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input			10	pF
CO	Output capacitance			10	pF

NOTE 5: V<sub>CC</sub> equal to 5 V ± 0.5 V and the bias on pins under test is 0 V. Capacitance is sampled only at initial design and after any major change.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	DADAMETED	SMJ4	SMJ44	1400-10	SMJ44400-12			
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tAA	Access time from column-address		40		50		55	ns
tCAC	Access time from CAS low		20		25		30	ns
tCPA	Access time from column precharge		45		50		55	ns
tRAC	Access time from RAS low		80		100		120	ns
tOEA	Access time from OE low		20		25		30	ns
tOFF	Output disable time after CAS high (see Note 6)		20		25		30	ns
tOEZ	Output disable time after OE high (see Note 6)		20		25		30	ns

NOTE 6: topp and topz are specified when the output is no longer driven. The outputs are disabled by bringing either  $\overline{\text{OE}}$  or  $\overline{\text{CAS}}$  high.



## SMJ44400 1 048 576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS041 — JANUARY 1991

timing requirements over recommended ranges of supply voltage and operating temperature

		SMJ	SMJ44400-80		44400-10	SMJ44400-12		·
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Random read or write cycle (see Note 7)	150		180		210		ns
tRWC	Read-write cycle time	205		245		285		ns
tPC	Page-mode read or write cycle time (see Note 8)	50		60		65		ns
tPRWC	Page-mode read-write cycle time	100		120		135		ns
tRASP	Page-mode pulse duration, RAS low (see Note 9)	80	100 000	100	100 000	120	100 000	ns
tRAS	Non-page-mode pulse duration, RAS low (see Note 9)	80	10 000	100	10 000	120	10 000	ns
tCAS	Pulse duration, CAS low (see Note 10)	20	10 000	25	10 000	30	10 000	ns
tCP	Pulse duration, CAS high	10		10		15		ns
tRP	Pulse duration, RAS high (precharge)	60		70		80		ns
twp	Write pulse duration	15		20		25		ns
tASC	Column-address setup time before CAS low	0		0		0		ns
†ASR	Row-address setup time before RAS low	0		0		0		ns
tDS	Data setup time (see Note 11)	0		0		0		ns
tRCS	Read setup time before CAS low	0		0		0		ns
tCWL	W-low setup time before CAS high	20		25		30		ns
tRWL	W-low setup time before RAS high	20		25		30		ns
twcs	W-low setup time before CAS low (Early write operation only)	0	-	0		0		ns
twsn	W-high setup time (CAS-before-RAS refresh only)	10		10		10		ns
<sup>t</sup> CAH	Column-address hold time after CAS low	15		20		20		ns
<sup>t</sup> DHR	Data hold time after RAS low	60		75		90		ns
<sup>t</sup> DH	Data hold time (see Note 11)	15		20		25		ns
<sup>t</sup> AR	Column-address hold time after RAS low (see Note 10)	60		75		90		ns
tRAH	Row-address hold time after RAS low	10		15		15		ns
<sup>t</sup> RCH	Read hold time after CAS high (see Note 12)	0		0		0		ns
tRRH	Read hold time after RAS high (see Note 12)	.0		0	_	0		ns
tWCH	Write hold time after CAS low (Early write operation only)	15		20		25		ns
twcr	Write hold time after RAS low (see Note 10)	60		75		90		ns
twhr	W-high hold time (CAS-before-RAS refresh only)	10		10		10		ns
<sup>t</sup> AWD	Delay time, column-address to $\overline{W}$ low (Read-write operation only)	70	-	80		90		ns

#### Continued next page.

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

- 8. To guarantee tpc min, tASC should be greater than or equal to tcp.
- 9. In a read-write cycle, t<sub>RWD</sub> and t<sub>RWL</sub> must be observed.
- 10. In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.
   11. Referenced to the later of CAS or W in write operations.
- 12. Either tRRH or tRCH must be satisfied for a read cycle.



## timing requirements over recommended ranges of supply voltage and operating temperature (concluded)

		SMJ44400-80		SMJ44	400-10	SMJ44	400-12	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	20		20		25		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
tCSH	Delay time, RAS low to CAS high	80		100		120		ns
tCSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10		10		10		ns
tCWD	Delay time, CAS low to W low (Read-write operation only)	50		60		70		ns
<sup>t</sup> OEH	OE command hold time	20	•	25		30		ns
<sup>t</sup> OED	OE to data delay	20		25		30		ns
<sup>t</sup> ROH	RAS hold time referenced to OE	20		25		30		ns
tRAD	Delay time, RAS low to column-address (see Note 13)	15	40	20	50	20	65	ns
tRAL	Delay time, column-address to RAS high	40		50		55		ns
†CAL	Delay time, column-address to CAS high	40		50		55		ns
tRCD	Delay time, RAS low to CAS low (see Note 13)	20	60	25	75	25	90	ns
tRPC	Delay time, RAS high to CAS low	0		0		0	Ĭ	ns
trsh	Delay time, CAS low to RAS high	20		25		30		ns
tRWD	Delay time, RAS low to W low (Read-write operation only)	110		135		160	,	ns
tCLZ	CAS to output in low Z (see Note 14)							
†REF	Refresh time interval		16		16		16	ms
t <sub>T</sub>	Transition time (see Note 15)							

NOTES: 13. Maximum value specified only to guarantee access time.

- 14. Valid data is presented at the outputs after all access times are satisfied but may go from three-state to an invalid data state prior to the specified access times as the outputs are driven when CAS goes low.
- 15. Transition times (rise and fall) for RAS and CAS are to be a minimum of 3 ns and a maximum of 50 ns.

#### PARAMETER MEASUREMENT INFORMATION







Figure 1. Load Circuits for Timing Parameters






NOTE 14: Valid data is presented at the outputs after all access times are satisfied but may go from three-state to an invalid data state prior to the specified access times as the outputs are driven when CAS goes low.








## read-write cycle timing



NOTE 14: Valid data is presented at the outputs after all access times are satisfied but may go from three-state to an invalid data state prior to the specified access times as the outputs are driven when OAS goes low.


## enhanced page-mode read cycle timing



NOTES: 14. Valid data is presented at the outputs after all access times are satisfied but may go from three-state to an invalid data state prior to the specified access times as the outputs are driven when CAS goes low.

16. Access time is tCPA or tAA dependent.

## enhanced page-mode write cycle timing (see Note 18)




NOTES: 17. Referenced to  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$ , whichever occurs last.

18. A read cycle or a read-write cycle can be intermixed with write cycle as long as read and read-write timing specifications are not violated.

**ADVANCE INFORMATION** 

## enhanced page-mode read-write cycle timing (see Note 19)




NOTES: 14. Valid data is presented at the outputs after all access times are satisfied but may go from three-state to an invalid data state prior to the specified access times as the outputs are driven when CAS goes low.


19. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

## SMJ44400 1 048 576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS041 -- JANUARY 1991

## **RAS-only refresh timing**




NOTE 15: Transition times (rise and fall) for  $\overline{RAS}$  and  $\overline{CAS}$  are to be a minimum of 3 ns and a maximum of 50 ns.






#### hidden refresh cycle (read)



NOTE 14: Valid data is presented at the outputs after all access times are satisfied but may go from three-state to an invalid data state prior to the specified access times as the outputs are driven when CAS goes low.

**ADVANCE INFORMATION** 





## SMJ27C128 131 072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS006C -- AUGUST 1986 -- REVISED JANUARY 1991

- Military Operating Temperature Range
  ... 55°C to 125°C
- MIL-STD-883C Class B High-Reliability Processing
- Organization ... 16K × 8
- Single 5-V Power Supply
- Pin Compatible With Existing 64K and 128K EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Times

V <sub>CC</sub> ± 5%	$V_{CC} \pm 10\%$	
'27C128-120		120 ns
	'27C128-15	150 ns
	'27C128-17	170 ns
	'27C128-20	200 ns
	'27C128-25	250 ns
	'27C128-30	300 ns

- HVCMOS Technology
- 3-State Output Buffer
- Low Power Dissipation
  - Active ... 138 mW Worst Case
  - Standby . . . 1.7 mW Worst Case (CMOS-Input Levels)

J Package (Top View)							
VPP 1 28 A12 2 27 A7 3 26 A5 5 26 A4 6 23 A4 6 23 A4 7 9 26 A1 9 26 A1 9 26 A1 10 18 Q1 11 18 Q2 12 17 Q3 13 16 GND 14 15	PGM   A13   A13   A9   A11   A10   E   Q8   Q7   Q6   Q5						

	PIN NOMENCLATURE
A0-A13 E G GND PGM Q1-Q8	Address Inputs Chip Enable/Power Down Output Enable Ground Program Outputs
V <sub>CC</sub> V <sub>PP</sub>	5-V Power Supply 12–13-V Power Supply

 400-mV Minimum DC Noise Immunity With Standard TTL Loads

#### description

The SMJ27C128 series are 131 072-bit, ultraviolet-light erasable, electrically programmable read-only memory. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pullup resistors. The data outputs are three-state for connecting multiple devices to a common bus. The SMJ27C128 is pin compatible with 28-pin 128K ROMs and EPROMs. They are offered in a 600-mil dual-in-line ceramic package (J suffix) rated for operation from  $-55^{\circ}$ C to 125°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. The Fast programming algorithm uses a  $V_{PP}$  of 12.5 V and a  $V_{CC}$  of 6 V for a nominal programming time of two minutes. The SNAP! Pulse programming algorithm uses a  $V_{PP}$  of 13.0 V and a  $V_{CC}$  of 6.5 V for a nominal programming time of two seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

#### operation

There are seven modes of operation for the SMJ27C128 listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for V<sub>PP</sub> during programming (12.5 V for Fast, or 13 V for SNAP! Pulse) and 12 V on A9 for signature mode.



SGMS006C -- AUGUST 1986 -- REVISED JANUARY 1991

		MODE										
FUNCTION (PINS)	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT		ATURE DDE				
Ē (20)	VIL	VIL	VIН	VIL	V <sub>IL</sub>	ViH	V	IL				
G (22)	VIL	VIH	x <sup>†</sup>	VIH	VIL	x	V <sub>IL</sub>					
PGM (27)	V <sub>IH</sub>	VIH	×	VIL	VIH	×	Viн					
V <sub>PP</sub> (1)	Vcc	Vcc	VCC	Vpp	V <sub>PP</sub>	Vpp	v <sub>CC</sub>					
V <sub>CC</sub> (28)	Vcc	Vcc	Vcc	VCC	Vcc	Vcc	Vo	CC				
A9 (24)	х	×	×	×	×	х	∨ <sub>H</sub> ‡	VH <sup>‡</sup>				
A0 (10)	x	×	×	x	×	x	ViL	VIН				
Q1-Q8							co	DE				
(11-13,	Data Out	HI-Z	HI-Z	Data In	Data Out	HI-Z	MFG	DEVICE				
15-19)	l	I				1	97	83				

<sup>&</sup>lt;sup>†</sup> X can be V<sub>IL</sub> or V<sub>IH</sub>.

#### read/output disable

When the outputs of two or more SMJ27C128s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the selected SMJ27C128, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 through Q8.

#### latchup immunity

Latchup immunity on the SMJ27C128 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001; "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family," available through TI Field Sales Offices.

#### powerdown

Active  $I_{CC}$  supply current can be reduced from 25 mA to 500  $\mu$ A (TTL-level inputs) or 300  $\mu$ A (CMOS-level inputs) by applying a high input signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure

Before programming, the SMJ27C128 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic 1 (high) state. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15 W•s/cm². A typical 12 mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the SMJ27C128, the window should be covered with an opaque label.



 $<sup>^{\</sup>ddagger}V_{H} = 12 \text{ V} \pm 0.5 \text{ V}.$ 

#### SMJ27C128 131 072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS006C - AUGUST 1986 - REVISED JANUARY 1991

#### **SNAP!** Pulse programming

The 128K EPROM can be programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which can reduce programming time to a nominal of two seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable, PGM is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of  $100 \,\mu s$  followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten)  $100 \,\mu s$  pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP}=13$  V,  $V_{CC}=6.5$  V,  $\overline{G}=V_{IH}$ , and  $\overline{E}=V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC}=V_{PP}=5$  V.

#### fast programming

The 128K EPROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming, data is presented in parallel (eight bits) on pins Q1 through Q8. Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overline{PGM}$  is pulsed. The programming mode is achieved when  $V_{PP}=12.5$  V,  $V_{CC}=6$  V,  $\overline{G}=V_{IH}$ ,  $\overline{PGM}=V_{IL}$ , and  $\overline{E}=V_{IL}$ . More than one SMJ27C128 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC} = 6 \text{ V}$  and  $V_{PP} = 12.5 \text{ V}$ . When the full Fast programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V}$  (see Figure 2).

#### program inhibit

Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  or  $\overline{PGM}$  pin.

#### program verify

Programmed bits may be verified with  $V_{PP} = 12.5 \text{ V}$  when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0 (pin 10); i.e., A0 =  $V_{IL}$  accesses the manufacturer code, which is output on Q1-Q8; A0 =  $V_{IH}$  accesses the device code, which is output on Q1-Q8. All other addresses must be held at  $V_{IL}$ . Each byte possesses odd parity on bit Q8. The manufacturer code for these devices is 97, and the device code is 83.






Figure 1. SNAP! Pulse Programming Flowchart







Figure 2. FAST Programming Flowchart



SGMS006C -- AUGUST 1986 -- REVISED JANUARY 1991

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	– 0.6 V to 7 V
Supply voltage range, VPP (see Note 1)	– 0.6 V to 14 V
Input voltage range (see Note 1), All inputs except A9	– 0.6 V to 6.5 V
A9	– 0.6 V to 13.5 V
Output voltage range (see Note 1)	$-0.6 \text{ V to V}_{CC} + 1 \text{ V}$
Minimum operating free-air temperature	– 55° C
Maximum operating case temperature	125° C
Storage temperature range	– 65°C to 150°Ć

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

## SMJ27C128 131 072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS006C - AUGUST 1986 - REVISED JANUARY 1991

#### recommended operating conditions

	,			SMJ	SMJ27C128-120			SMJ27 SMJ27 SMJ27	7C128-15 7C128-17 7C128-20 7C128-25 7C128-30	UNIT
				MIN	NOM	MAX	MIN	МОМ	MAX	
		Read mode (see Note 2)		4.75	5	5.25	4.5	5	5.5	٧
Vcc	Supply voltage	Fast programming algorit	hm	5.75	6	6.25	5.75	6	6.25	٧
		SNAP! Pulse programmin	ng algorithm	6.25	6.50	6.75	6.25	6.5	6.75	V
		Read mode (see Note 3)		V <sub>C</sub> C-0.6		V <sub>CC</sub> + 0.6	V <sub>CC</sub> -0.6		V <sub>CC</sub> + 0.6	٧
Vpp	Supply voltage	Fast programming algorit	hm	12	12.5	13	12	12.5	13	٧
		SNAP! Pulse program	ming algorithm	12.75	13	13.25	12.75	13	13.25	٧
			TTL	2		V <sub>CC</sub> + 1	2		V <sub>CC</sub> +1	V
$V_{IH}$	High-level input v	oltage	CMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> + 1	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	V
TTL			- 0.5		0.8	- 0.5		8.0	V	
٧IL	V <sub>IL</sub> Low-level input voltage CMOS		- 0.5		0.2	- 0.5		0.2	V	
TA	Operating free-air temperature			- 55			- 55			°C
TC	C Operating case temperature					125			125	°C

NOTES: 2.  $V_{CC}$  must be applied before or at the same time as  $V_{PP}$  and removed after or at the same time as  $V_{PP}$ . The device must not be inserted into or removed from the board when Vpp or VCC is applied.

3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp.

#### electrical characteristics over full ranges of operating conditions

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
VOH	High-level output voltage		1 <sub>OH</sub> = - 400 mA	2.4			٧
VOL	Low-level output voltage		I <sub>OL</sub> = 2.1 mA			0.4	V
l <sub>l</sub>	Input current (leakage)		V <sub>I</sub> = 0 to 5.5 V			±1	μА
<u> </u>	IO Output current (leakage)		V <sub>O</sub> = 0 to V <sub>CC</sub>			±1	μΑ
lpp1	PP1 Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V			100	μΑ
IPP2	Vpp supply current‡ (during	program pulse)	Vpp = 13 V		35	50	mA
laa.	V <sub>CC</sub> supply current	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>			500	μА
ICC1	(standby) CMOS-input level		V <sub>CC</sub> = 5.5 V, <del>E</del> = V <sub>CC</sub>			300	μΑ
I <sub>CC2</sub> V <sub>CC</sub> supply current (active)		V <sub>CC</sub> = 5.5 V, $\overline{E}$ = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open		10	25	mA	

#### capacitance§

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0, f = 1 MHz		6	10	pF
СО	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz		8	14	pF

<sup>†</sup> Typical values are at T<sub>A</sub> = 25°C and nominal voltages.



<sup>†</sup> Typical values are at  $T_A$  = 25°C and nominal voltages. ‡ This parameter has been characterized at 25°C and is not tested.

<sup>§</sup> Capacitance measurements are made on sample basis only.

## SMJ27C128 131 072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS006C -- AUGUST 1986 -- REVISED JANUARY 1991

## switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

		TEST CONDITIONS	'27C128-120		'27C128-15		'27C128-17		
	PARAMETER	(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(A)	Access time from address			120		150		170	ns
ta(E)	Access time from chip enable			120		150		170	· ns
ten(G)	Output enable time from G	(coo Figure 2)		50		70		70	ns
<sup>†</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $^{\dagger}$	(see Figure 3)	0	50	0	50	0	50	ns
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G, whichever occurs first †		0		0		0		ns

PARAMETER		TEST CONDITIONS	'27C128-20		'27C128-25		'27C128-30			
	FANAMETER	(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
ta(A)	Access time from address			200		250		300	' ns	
ta(E)	Access time from chip enable			200		250		300	ns	
t <sub>en(G)</sub>	Output enable time from G	(see Figure 3)		75		100		120	ns	
<sup>†</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $^{\dagger}$	(3000 1 19010 0)	0	60	0	60	,	105	ns	
t <sub>V(A)</sub>	Output data valid time after change of address, E, or G, whichever occurs first	·	0		. 0		0		ns	

<sup>†</sup> Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

# recommended timing requirements for programming: $V_{CC}$ = 6 V and $V_{PP}$ = 12.5 V (Fast) or $V_{CC}$ = 6.5 and $V_{PP}$ =13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 4)

			MIN	NOM	MAX	UNIT
	Initial account autonomics	Fast programming algorithm	0.95	1	1.05	ms
tw(IPGM)	Initial program pulse duration	SNAP! Pulse programming algorithm	95	100	105	μ\$
tw(FPGM)	Final pulse duration	Fast programming only	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time		2			μs
tsu(G)	G setup time		2			μS
t <sub>dis</sub>	Output disable time from $\overline{\overline{G}}$		0		130	ns
tenG	Output enable time from G				150	ns
t <sub>su(D)</sub>	Data setup time		2			μs
t <sub>su(VPP)</sub>	Vpp setup time		2			μs
tsu(VCC)	V <sub>CC</sub> setup time		2			μS
th(A)	Address hold time		0			μs
<sup>t</sup> h(D)	Data hold time		2			μs
t <sub>su(E)</sub>	E setup time		2			μs

NOTES: 4. For all switching characteristics and timing measurements input pulse levels are 0.4 V to 2.4 V.

5. Common test conditions apply for t<sub>dis</sub> except during programming.

#### PARAMETER MEASUREMENT INFORMATION






Figure 3. Output Load Circuit



## SMJ27C128 131 072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS006C — AUGUST 1986 — REVISED JANUARY 1991

#### program cycle timing



### SMJ27C256 262 144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS005C -- MAY 1986 -- REVISED JANUARY 1991

Military Operating Temperature Range     – 55°C to 125°C	J Package (Top View)
<ul> <li>MIL-STD-883C Class B</li> <li>High-Reliability Processing</li> </ul>	V <sub>PP</sub> [ 1 28] V <sub>CC</sub> A12[ 2 27] A14
• Organization 32K × 8	A7 3 26 A13 A6 4 25 A8
Single 5-V Power Supply	A6[] 4 25   A8 A5[] 5 24   A9
<ul> <li>Pin Compatible With Existing 128K and 256K EPROMs</li> </ul>	A4 [] 6 23 [] A11 A3 [] 7 22 [] G A2 [] 8 21 [] A10
<ul> <li>All Inputs/Outputs Fully TTL Compatible</li> </ul>	A1
Max Access/Min Cycle Times     SMJ27C256-15	A0[] 10
SMJ27C256-17 170 ns	Q2   12
SMJ27C256-20 200 ns SMJ27C256-25 250 ns	GND [ 14 15 ] Q4

- HVCMOS Technology
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity With Standard TTL Loads

300 ns

- Low Power Dissipation
  - Active ... 138 mW Worst Case
  - Standby . . . 1.7 mW Worst Case (CMOS Input Levels)

	PIN NOMENCLATURE						
A0-A14	A0-A14 Address Inputs						
Ē	Chip Enable/Power Down						
G	Output Enable						
GND	Ground						
Q1-Q8	Outputs						
l v <sub>cc</sub>	5-V Power Supply						
VPP	Output Enable						

#### description

The SMJ27C256 series are 262 144-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pullup resistors, and each output can drive one Series 54 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The SMJ27C256 is pin compatible with 28-pin 256K ROMs and EPROMs. They are offered in a 600 mil dual-in-line ceramic package (J suffix) rated for operation from – 55°C to 125°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other 12-13 V supply is needed for programming, but all programming signals are TTL level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. The Fast programming algorithm uses a  $V_{PP}$  of 12.5 V and a  $V_{CC}$  of 6 V for a nominal programming time of two minutes. The SNAP! Pulse programming algorithm uses a  $V_{PP}$  of 13 V and a  $V_{CC}$  of 6.5 V for a nominal programming time of four seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

#### operation

There are seven modes of operation for the SMJ27C256 listed in the following table. Read mode requires a single 5-V supply. All inputs are TTL level except for  $V_{PP}$  during programming (12.5 V for Fast, or 13 V for SNAP! Pulse) and 12 V on A9 for signature mode.



## SMJ27C256 262 144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS005C -- MAY 1986 -- REVISED JANUARY 1991

				MODE	E			
FUNCTION (PINS)	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATURE MODE	
Ē (20)	VIL	VIL	VIH	V <sub>1L</sub>	VIH	ViH	V	īL.
G (22)	VIL	ViH	xt	VIH	VIL	x	VIL	
V <sub>PP</sub> (1)	Vcc	Vcc	Vcc	Vpp	V <sub>PP</sub>	Vpp	Vcc	
VCC (28)	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	V	CC
A9 (24)	х	х	х	×	х	х	VH <sup>‡</sup>	VH‡
A0 (10)	х	×	×	×	×	×	VIL	VIH
Q1-Q8							CODE	
(11-13,	Data Out	HI-Z	HI-Z	Data In	Data Out	HI-Z	MFG	DEVIC
15-19)				[			97	04

<sup>†</sup> X can be V<sub>IL</sub> or V<sub>IH</sub>.

#### read/output disable

When the outputs of two or more SMJ27C256s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the selected SMJ27C256, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 through Q8.

#### latchup immunity

Latchup immunity on the SMJ27C256 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001; "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family."

#### powerdown

Active  $I_{CC}$  supply current can be reduced from 25 mA to 500  $\mu$ A (TTL-level inputs) or 300  $\mu$ A (CMOS-level inputs) by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure

Before programming, the SMJ27C256 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic 1 (high) state. Logic 0s (lows) are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15 W•s/cm². A typical 12 mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the SMJ27C256, the window should be covered with an opaque label.



 $<sup>^{\</sup>ddagger}V_{H} = 12 V \pm 0.5 V.$ 

#### SMJ27C256 262 144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS005C -- MAY 1986 -- REVISED JANUARY 1991

#### SNAP! Pulse programming

The 256K EPROM can be programmed using the TI SNAP! Pulse programming algorithm as illustrated by the flowchart in Figure 1, which can reduce programming time to a nominal of 4 seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable, E is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds (μs) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100-μs pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP}=13$  V,  $V_{CC}=6.5$  V,  $\overline{G}=V_{IH}$  and  $\overline{E}=V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC}=V_{PP}=5$  V.

#### fast programming

The 256K EPROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overline{E}$  is pulsed. The programming mode is achieved when Vpp = 12.5 V, V<sub>CC</sub> = 6 V,  $\overline{G}$  = V<sub>IL</sub> and  $\overline{E}$  = V<sub>IL</sub>. More than one SMJ27C256 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Fast programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC} = 6 \text{ V}$  and  $V_{PP} = 12.5 \text{ V}$ . When the full Fast programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V}$  (see Figure 2).

#### program inhibit

Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  pin.

#### program verify

Programmed bits may be verified with  $V_{PP} = 12.5 \text{ V}$  when  $\overline{G} = V_{IL}$ , and  $\overline{E} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0 (pin 10); i.e., A0 =  $V_{IL}$  accesses the manufacturer code, which is output on Q1-Q8; A0 =  $V_{IH}$  accesses the device code, which is output on Q1-Q8. All other addresses must be held at  $V_{IL}$ . Each byte possesses odd parity on bit Q8. The manufacturer code for these devices is 97, and the device code is 04.



SGMS005C — MAY 1986 — REVISED JANUARY 1991




Figure 1. SNAP! Pulse Programming Flowchart







Figure 2. FAST Programming Flowchart



SGMS005C - MAY 1986 - REVISED JANUARY 1991

#### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1) –	0.6 V to 7 V
Supply voltage range, V <sub>PP</sub> (see Note 1) – 0	
Input voltage range (see Note 1), All inputs except A9 0.	6 V to 6.5 V
A9 – 0.6	V to 13.5 V
Output voltage range (see Note 1)	3 V <sub>CC</sub> + 1 V
Minimum operating free-air temperature	– 55°C
Maximum operating case temperature	
Storage temperature range – 65°	

<sup>&</sup>lt;sup>‡</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.



### SMJ27C256 262 144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS005C -- MAY 1986 -- REVISED JANUARY 1991

#### recommended operating conditions

	-	PAF	RAMETER	MIN	МОИ	MAX	UNIT
	Read mode (see Note 2)			4.5	5	5.5	٧
ÝÇC	Supply Voltage	Fast programming a	lgorithm	5.75	6	6.25	٧
		SNAP! Pulse progra	ımming algorithm	6.25	6.5	6.75	٧
Vpp	Supply Voltage Fas	Read mode (see No	ete 3)	V <sub>CC</sub> - 0.6	V	CC + 0.6	٧
		Fast programming a	Fast programming algorithm			13	٧
		SNAP! Pulse progra	mming algorithm	12.75	13	13.25	٧
.,			TTL	2		V <sub>CC</sub> + 1	٧
ViH	High-level input v	oltage (see Note 4)	CMOS	V <sub>CC</sub> - 0.2	V	'CC + 0.2	٧
17	Law layal innut v	oltage (see Note 4)	TTL	- 0.5		0.8	٧
VIL	Low-level input v	GND 0.2	GND + 0.2		V		
TA	Operating free-ai	air temperature		- 55			°C
TС	Operating case to	emperature			125	°C	

#### electrical characteristics over full ranges of operating conditions

	PARAMETE	R	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage (se	e Note 4)	ΙΟΗ = - 400 μΑ	2.4	•		V
VOL	Low-level output voltage (see Note 4)		I <sub>OL</sub> = 2.1 mA			0.4	V
l <sub>l</sub>	Input current (leakage) (see	Note 4)	V <sub>I</sub> = 0 to 5.5 V			±1	μА
lo	Output current (leakage)		V <sub>O</sub> = 0 to V <sub>CC</sub>			±1	μА
IPP1	Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V			100	mA
IPP2	Vpp supply current <sup>‡</sup> (during (see Note 4)	program pulse)	Vpp = 13 V		35	50	μА
1	V <sub>CC</sub> supply curent	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>			500	μА
ICC1	(standby) CMOS-input level		V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>			300	ļ ķ.
<sup>1</sup> CC2	2 VCC supply current (active) (see Note 4)		V <sub>CC</sub> = 5.5 V, $\overline{E}$ = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open		10	25	mA
los	Output short circuit current (s	see Note 5)				100	mA

<sup>†</sup> Typical values are at TA = 25°C and nominal voltages.

- 3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp.
- 4. Valid during programming mode also.
- 5. Vpp may be one diode drop below V<sub>CC</sub>. It may be connected to V<sub>CC</sub>. Also, V<sub>CC</sub> must be applied simultaneously or before Vpp and be removed simultaneously or after Vpp.



<sup>&</sup>lt;sup>‡</sup> This parameter has been characterized at 25°C and is not tested.

NOTES: 2. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied.

## SMJ27C256 262 144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS005C -- MAY 1986 -- REVISED JANUARY 1991

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $f\,=\,1\,$ MHz $^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0, f = 1 MHz		6	10	pF
Co	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz	T	10	14	рF

<sup>†</sup> Capacitance measurements are made on a sample basis only.

#### switching characteristics overfull ranges of recommended operating conditions (see Notes 6 and 7)

	PARAMETER	TEST CONDITIONS	'27C/PC256-15 MIN MAX		'27C/P	C256-17	
	FARAMETER	(SEE NOTES 6 AND 7)			MIN	MAX	UNIT
ta(A)	Access time from address			150		170	ns
ta(E)	Access time from chip enable			150		170	ns
ten(G)	Output enable time from G			70		70	ns
t <sub>dis</sub>	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\S$	(see Figure 3)	0	55	0	55	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first §		0		0		ns

	PARAMETER	TEST CONDITIONS	'27C256-20		'27C256-25		'27C256-30		UNIT
	PANAMETER ,	(SEE NOTES 6 AND 7)	(SEE NOTES 6 AND 7) MIN MAX		MIN	MAX	MIN	MAX	UNII
ta(A)	Access time from address			200		250		300	ns
ta(E)	Access time from chip enable	}		200		250		300	ns
ten(G)	Output enable time from $\overline{G}$			75		100		120	ns
t <sub>dis</sub>	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first §	(see Figure 3)	0	60	0	60	0	105	ns
<sup>t</sup> v(A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $\S$		0		0		0		ns

<sup>§</sup> Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

<sup>&</sup>lt;sup>‡</sup> Typical values are at T<sub>A</sub> = 25°C and nominal voltages.

NOTES: 6. For all switching characteristics and timing measurements, input pulse levels are 0.4 V to 2.4 V.

<sup>7.</sup> Common test conditions apply to t<sub>dis</sub> except during programming.

SGMS005C -- MAY 1986 -- REVISED JANUARY 1991

recommended timing requirements for programming:  $V_{CC}$  = 6 V and  $V_{PP}$  = 12.5 V (Fast) or  $V_{CC}$  = 6.5 and  $V_{PP}$  =13 (SNAP! Pulse),  $T_A$  = 25°C (see Note 6)

			MIN	МОМ	MAX	UNIT
t <sub>w</sub> (IPGM)	Initial program pulse duration	Fast programming algorithm	0.95	1	1.05	ms
.w( a)	miliai program paise daration	SNAP! Pulse programming algorithm	95	100	105	μs
tw(FPGM)	Final pulse duration	Fast programming only	2.85		78.75	ms
tsu(A)	Address setup time		2			μs
tsu(G)	G setup time		2			μs
t <sub>dis</sub>	Output disable time from G		0		130	ns
ten(G)	Output enable time from G				150	ns
tsu(D)	Data setup time		2			μS
t <sub>su(VPP)</sub>	Vpp setup time		2			μs
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time		2			μs
th(A)	Address hold time		0			μs
<sup>t</sup> h(D)	Data hold time		2			μs
t <sub>su(E)</sub>	E setup time		2			μS

NOTE 6: For all switching characteristics and timing measurements, the input pulse levels are 0.4 V to 2.4 V.

#### PARAMETER MEASUREMENT INFORMATION





Figure 3. AC Testing Output Load Circuit


## SMJ27C256 262 144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS005C - MAY 1986 - REVISED JANUARY 1991

### read cycle timing



#### program cycle timing



† 12.5-V Vpp and 6-V VCC for Fast programming, 13-V Vpp and 6.5-V VCC for SNAP! Pulse programming.



## SMJ27C512 524 288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS019A - SEPTEMBER 1987 - REVISED JANUARY 1991

•	Military Operating	g Temperature Range °C		J Package (Top View)
•	MIL-STD-883C CI Processing	ass B High-Reliability	A15[ A12[	1 28 V <sub>CC</sub> 2 27 A14
•	Organization	64K × 8	A7[]	3 26 A13
_	0		A6[]	4 25 A8
•	Single 5-V Power	Supply	A5[]	5 24 A9
•	Pin Compatible V	Vith Existing 512K	A4[]	
	EPROMs		A3[]	7 22 <b>∏</b> G/V <sub>PP</sub>
			A2[]	8 21 A10
•	All Inputs/Output	s Fully TTL Compatible	A1 🛭	9 20 🛛 🖹
•	Max Access/Min	Cycle Times	A0[]	10 19 Q8
		<b>5</b> ,0.005	Q1[]	E
	'27C512-20	200 ns	Q2[]	12 17 Q6
	'27C512-25	250 ns	Q3[]	13 16 Q5
	'27C512-30	300 ns	GND[]	14 15 🛛 Q4

**HVCMOS Technology** 

- 3-State Output Buffers
- Latchup Immunity of 250 mA on All Input and Output Lines
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads

- Low Power Dissipation
  - Active ... 275 mW (Max)
  - Standby . . . 1.9 mW (Max)

(CMOS Input Levels)

	PIN NOMENCLATURE
A0-A15	Address Inputs
Ē	Chip Enable/Power Down
GND	Ground
Q1-Q8	Outputs
Vcc	5-V Power Supply
Ğ∕V <sub>PP</sub>	Output Enable
GND	Ground

#### description

The SMJ27C512 series are 524 288-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pullup resistors, and each output can drive one Series 54 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The SMJ27C512 is pin compatible with existing 28-pin 512K ROMs and EPROMs. They are offered in a 600-mil dual-in-line ceramic package (J suffix) rated for operation from -55°C to 125°C.

Since this EPROM operates from a single 5-V supply (in the read mode), it is ideal for use in microprocessor-based systems. One other 12-13 V supply is needed for programming, but all programming signals are TTL level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. Fast programming uses a  $V_{PP}$  of 12.5 V and a  $V_{CC}$  of 6 V for a nominal programming time of two minutes. SNAP! Pulse programming uses a V<sub>PP</sub> of 13 V and a V<sub>CC</sub> of 6.5 V for a nominal programming time of four seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

#### operation

There are seven modes of operation for the SMJ27C512 listed in the following table. Read mode requires a single 5-V supply. All inputs are TTL level except for VPP during programming (12.5 V for Fast, or 13 V for SNAP! Pulse) and 12 V on A9 for signature mode.



## SMJ27C512 524 288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS019A — SEPTEMBER 1987 — REVISED JANUARY 1991

FUNCTION				MODI	E			
FUNCTION (PINS)	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT		ATURE DDE
Ē (20)	V <sub>IL</sub>	VIL	VIH	VIL	VIL	VIH	V	İL
G/Vpp (22)	V <sub>IL</sub>	ViH	x†	Vpp	VIL	Vpp	VIL	
V <sub>CC</sub> (28)	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	· V(	cc
A9 (24)	×	×	×	×	x	×	VH <sup>‡</sup>	VH <sup>‡</sup>
A0 (10)	х	x	х	x	х	x	VIL	VIH
Q1-Q8							CODE	
(11-13,	Data Out	HI-Z	HI-Z	Data In	Data Out	HI-Z	MFG	DEVICE
15-19)		1		(		1	97	85

<sup>&</sup>lt;sup>†</sup> X can be V<sub>IL</sub> or V<sub>IH</sub>.

#### read/output disable

When the outputs of two or more SMJ27C512s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the selected SMJ27C512, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}/V_{PP}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 through Q8.

#### power down

Active  $I_{CC}$  supply current can be reduced from 25 mA to 500  $\mu$ A (TTL-level inputs) or 350  $\mu$ A (CMOS-level inputs) by applying a high logic signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure

Before programming, the SMJ27C512 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic 1 (high) state. Logic 0's (lows) are programmed into the desired locations. A programmed logic 0 (low) can be erased only by ultraviolet light. The recommended minimum ultraviolet light exposure dose (UV intensity × exposure time) is 15 W\*s/cm². A typical 12 mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the SMJ27C512, the window should be covered with an opaque label.

#### SNAP! Pulse programming

The 512K EPROM can be programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which can reduce programming time to a nominal of four seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overline{E}$  is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds (μs) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100-μs pulses per byte are provided before a failure is recognized.



<sup>‡</sup> V<sub>H</sub> = 12 V ± 0.5 V.

#### SMJ27C512 524 288-BIT UV ERASABLE PROGRAMMBLE READ-ONLY MEMORY

SGMS019A — SEPTEMBER 1987 — REVISED JANUARY 1991

The programming mode is achieved with  $\overline{G}/V_{PP}=13$  V,  $V_{CC}=6.5$  V, and  $\overline{E}=V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC}=5$  V,  $\overline{G}/V_{PP}=V_{IL}$ , and  $\overline{E}=V_{IL}$ .

#### fast programming

The 512K EPROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming, data is presented in parallel (eight bits) on pins Q1 through Q8. Once addresses and data are stable,  $\overline{E}$  is pulsed. The programming mode is achieved when  $\overline{G}/V_{PP}=12.5~V$ ,  $V_{CC}=6~V$ , and  $\overline{E}=V_{IL}$ . More than one SMJ27C512 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC} = 6 \text{ V}$ . When the full Fast programming routine is complete, all bits are verified with  $V_{CC} = 5 \text{ V}$  (see Figure 2).

#### program inhibit

Programming may be inhibited by maintaining a high level input on the  $\overline{\mathsf{E}}$  pin.

#### program verify

Programmed bits may be verified with  $\overline{G}/V_{PP}$  and  $\overline{E} = V_{IL}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0 (pin 10); i.e., A0 =  $V_{IL}$  accesses the manufacturer code, which is output on Q1-Q8; A0 =  $V_{IH}$  accesses the device code, which is output on Q1-Q8. All other addresses must be held at  $V_{IL}$ . Each byte possesses odd parity on bit Q8. The manufacturer code for these devices is 97, and the device code is 85.

#### latchup immunity

Latchup immunity on the SMJ27C512 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry-standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.






Figure 1. SNAP! Pulse Programming Flowchart







Figure 2. FAST Programming Flowchart



SGMS019A — SEPTEMBER 1987 — REVISED JANUARY 1991

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub> (see Note 1)	0.6 V to 7 V
Supply voltage range, VPP	
Input voltage range (see Note 1), All inputs except A9	– 0.6 V to 6.5 V
A9	
Output voltage range (see Note 1)	– 0.6 V to V <sub>CC</sub> + 1 V
Minimum operating free-air temperature	
Maximum operating case temperature	125°C
Storage temperature range	– 65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

#### SMJ27C512 524 288-BIT UV ERASABLE PROGRAMMBLE READ-ONLY MEMORY

SGMS019A — SEPTEMBER 1987 — REVISED JANUARY 1991

#### recommended operating conditions

				SM/SMJ27C512-20 SM/SMJ27C512-25 SM/SMJ27C512-30			UNIT
	<u> </u>			MIN	MAX	7	
		Read mode		4.75	5	5.25	V V V V V V V
V <sub>CC</sub> Supply voltage (see Note 2)		Fast programming algorithm		5.75	6	6.25	V
		SNAP! Pulse programming algorithm		6.25	6.5	6.75	V
<u></u>	Supply voltage (see Note 3)	Fast programming algorithm		12	12.5	13	V
G/VPP		SNAP! Pulse	programming algorithm	12.75	13	13.25	V
14	High-level input voltage		ΠL	2	•	V <sub>CC</sub> +1	V
ViH	nigh-level input voltage		CMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	V
\/	Low-level input voltage		TTL	- 0.5		0.8	V
VIL	Low-level input voltage		CMOS	GND 0.2		GND + 0.2	V
TA	Operating free-air temperature			- 55			°C
TC	Operating case temperature					125	°C

NOTES: 2. VCC must be applied before or at the same time as  $\overline{G}/Vpp$  and removed after or at the same time as  $\overline{G}/Vpp$ . The device must not be inserted into or removed from the board when  $\overline{G}/Vpp$  or VCC is applied.

## electrical characteristics over full ranges of operating conditions

	PARAMETE	₹	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level ouput voltage		l <sub>OH</sub> = - 400μA	2.4			V
VOL	Low-level ouput voltage		I <sub>OL</sub> = 2.1 mA			0.4	V
lį	Input current (leakage)		V <sub>I</sub> = 0 to 5.5 V			±10	μΑ
10	Output current (leakage)		Vo = 0 to Vcc			±10	μΑ
lpp	G/Vpp supply current (during program pulse)		G/Vpp = 13 V		35	70	mA
ICC1	V <sub>CC</sub> supply current	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>			500	μА
	(standyby) CMOS-input level		V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>			350	μΑ
ICC2	VCC supply current (active)		VCC = 5.5 V, E = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open		35	50	mA

<sup>†</sup> Typical values are at T<sub>A</sub> = 25°C and nominal voltages.

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz

	PARAMETER	TEST CONDITIONS	MIN	TYP†	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0, f = 1 MHz		6	pF
СО	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz	1	8	pF
CG/VPP	G/V <sub>PP</sub> input capacitance	G/Vpp = 0, f = 1 MHz		20	pF

 $<sup>^{\</sup>dagger}$  Typical values are at  $T_A$  = 25°C and nominal voltages.

<sup>3.</sup> G/Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp.

## SMJ27C512 524 288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS019A — SEPTEMBER 1987 — REVISED JANUARY 1991

## switching characteristics over full ranges of recommended operating conditions (see Notes 4)

PARAMETER		TEST CONDITIONS (SEE NOTE 4)	'27C512-20		'27C512-25		'27C512-30		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	CIVIT
ta(A)	Access time from address			200		250		300	ns
ta(E)	Access time from chip enable			200		250		300	ns
ten(G)	Output enable time from $\overline{G}$			75		100		120	ns
t <sub>dis</sub>	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\dagger$	(see Figure 3)	0	60	0	60	0	105	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $\dagger$		0		0		0	-	ns

<sup>&</sup>lt;sup>†</sup> Value calculated from 0.5 V delta to measured level.

# recommended timing requirements for programming: $V_{CC}$ = 6 V and $V_{PP}$ = 12.5 V (Fast) or $V_{CC}$ = 6.5 and $V_{PP}$ =13 (SNAP! Pulse), $T_A$ = 25°C (see Note 4)

			MIN	, NOM	MAX	UNIT
	Initial program pulse duration	Fast programming algorithm	0.95	1	1.05	ms
t <sub>w</sub> (IPGM)		SNAP! Pulse programming algorithm	95	100	105	μ\$
tw(FPGM)	Final pulse duration	Fast programming only	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time		2			μ\$
tdis(G)	Output disable time from G		0		130	μs
<sup>t</sup> EHD	Data valid from E low				1	μ\$
tsu(D)	Data setup time		2			μS
t <sub>su(VPP)</sub>	Vpp setup time		2			μS
tsu(VCC)	V <sub>CC</sub> setup time		2			μs
th(A)	Address hold time		0			μS
th(D)	Data hold time		2			μS
t <sub>r</sub> (PG)G	VPP rise time		50			ns
th(VPP)	VPP hold time		2			μs
trec(PG)	VPP recovery time		. 2			μS

NOTE 4: For all switching characteristics and timing measurements input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (reference page 9-109, AC testing waveforms).

## SMJ27C512 524 288-BIT UV ERASABLE PROGRAMMBLE READ-ONLY MEMORY

SGMS019A — SEPTEMBER 1987 — REVISED JANUARY 1991

#### PARAMETER MEASUREMENT INFORMATION





Figure 3. AC Testing Output Load Circuit

## AC testing input/output wave forms




A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low.


## SMJ27C512 524 288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS019A — SEPTEMBER 1987 — REVISED JANUARY 1991

#### read cycle timing





#### program cycle timing





<sup>† 12.5-</sup>V VPP and 6-V VCC for Fast programming, 13-V VPP and 6.5-V VCC for SNAP! Pulse programming.


#### TYPICAL CHARACTERISTICS














# SMJ27C512 524 288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS019A — SEPTEMBER 1987 — REVISED JANUARY 1991



# SMJ27C010 1 048 576-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS027B — MARCH 1988 — REVISED DECEMBER 1990

J Package

- Military Operating Temperature Range
   ... 55° C to 125°C
- Organization . . . 128K × 8
- Single 5-V Power Supply
- Industry Standard 32-Pin Dual-In-line Package
- All Inputs/Outputs Fully TTL Compatible
- Static Operations (No Clocks, No Refresh)
- Max Access/Min Cycle Time
   V<sub>CC</sub> ± 10%

SMJ27C010-17 170 ns SMJ27C010-20 200 ns SMJ27C010-25 250 ns

- 8-Bit Output For Use in Microprocessor-Based Systems
- 32-Bit Programming (Four Bytes) and Standard 8-Bit Programming
- Power Saving CMOS Technology
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- No Pullup Resistors Required

(Top View)								
$V_{PP}[$	1	32	$V_{CC}$					
A16[	2	31	PGM					
A15[	3	30	]NC					
A12[	4	29	]A14					
A7[	5	28	] A13					
A6[	6	27	] A8					
A5[	7	26	] A9					
A4[	8	25	] A11					
A3[	9	24	] <u>G</u>					
A2[	10	23	]A10					
A1[	11	22	] 🗏					
A0[	12	21	] Q8					
Q1[	13	20	] Q7					
Q2[	14	19	] Q6					
Q3[	15	18	Q5					
GND[	16	17	] Q4					

PIN NOMENCLATURE						
A0-A16 E G GND NC PGM Q1-Q8 VCC VPP	Address Inputs Chip Enable Output Enable Ground No External Connection Program Outputs 5-V Supply 12.5-V Supply†					

<sup>†</sup> Only in program mode.

# description

The SMJ27C010 series are 1 048 576-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits. Each output can drive one Series 54 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The SMJ27C010 is offered in a 600-mil dual-in-line cerdip package (J suffix) rated for operation from – 55°C to 125°C.

Since these EPROMs operate from a single-5 V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5-V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.



# SMJ27C010 1 048 576-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY SGMS027B — MARCH 1988 — REVISED DECEMBER 1990

#### **ERASABLE PROGRAMMABLE READ-ONLY MEMORY** SMGS028A — MARCH 1988 — REVISED NOVEMBER 1990

- Wide-Word Organization . . . 64K × 16
- Single 5-V Power Supply
- **Operationally Compatible With Existing Megabit EPROMs**
- 40-Pin Dual-In-line Package
- All Inputs and Outputs Fully TTL Compatible
- Static Operations (No Clocks, No Refresh)
- Max Access/Min Cycle Time

Vcc + 10%

<u> </u>	
SMJ27C210-12	120 ns
SMJ27C210-15	150 ns
SMJ27C210-17	170 ns
SMJ27C210-20	200 ns
SM.127C210-25	250 ns

- 16-Bit Output For Use in Microprocessor-**Based Systems**
- 32-Bit Programming (Two 16-Bit Words) and 16-Bit Programming
- 16 Seconds Typical Programming Time
- **Power Saving CMOS Technology**
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation
  - Active . . . 220 mW Worst Case
  - Standby . . . 1.5 mW Worst Case (CMOS-Input Levels)

J	Pa	ckaç	jе
(I	ор	Vie	N)

		. ,		Ł.
V <sub>PP</sub> [	1	$\overline{}$	40	] v <sub>cc</sub>
Ē[]	2		39	PGM
Q16[	3		38	NC
Q15[	4		37	A15
Q14[	5		36	] A14
Q13[	6		35	] A13
Q12[	7		34	] A12
Q11[	8		33	] A11
Q10[	9		32	] A10
Q9[	10		31	] A9
GND†[	11		30	]GND†
Q8[	12		29	] A8
Q7[	13		28	] A7
Q6[]	14		27	] A6
Q5[]	15		26	] A5
Q4[	16		25	] A4
Q3[	17		24	] A3
Q2[]	18		23	] A2
Q1[	19		22	] A1
G[	20		21	] A0
i				l

PIN NOMENCLATURE					
A0-A15	Address Inputs				
Ē	Chip Enable				
G	Output Enable				
GND	Ground				
NC	No Connection				
PGM	Program				
Q1-Q16	Outputs				
Vcc	5-V Supply				
Vpp	12.5-V Supply <sup>‡</sup>				

<sup>†</sup> Pins 11 and 30 must be connected externally to ground.

**Operating Temperature Range** 

# ... - 55° C to 125°C

#### description

The SMJ27C210 is a 1 048 576-bit, ultraviolet-light erasable, electrically programmable read-only memory. This device is fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pullup resistors and each output can drive one Series 54 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The SMJ27C210 is offered in a 600-mil dual-in-line cerdip package (J suffix) rated for operation from - 55°C to 125°C.



<sup>&</sup>lt;sup>‡</sup> Only in program mode.

# SMJ27C210 1 048 576-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMGS028A — MARCH 1988 — REVISED NOVEMBER 1990



SGMS037 — JANUARY 1991



- Class B High-Reliability Processing
- DRAM: 262 144 Words x 4 Bits
   SAM: 512 Words x 4 Bits
- Dual Port Accessibility Simultaneous and Asynchronous Access from the DRAM and SAM Ports
- Bidirectional Data Transfer Function
   Between the DRAM and the Serial Data
   Register
- Write Per Bit Feature for Selective Write to Each RAM I/O.
- Enhanced Page Mode Operation for Faster Access
- CAS-before-RAS and Hidden Refresh Modes
- RAM Output Enable Allows Direct
   Connection of DQ and Address Lines to
   Simplify System Design
- Long Refresh Period . . . Every 8 ms (Max)
- Up to 33 MHz Uninterrupted Serial Data Streams
- 3-State Serial I/Os Allow Easy Multiplexing of Video Data Streams
- 512 Selectable Serial Register Starting Locations
- Texas Instruments EPIC<sup>™</sup> CMOS Process
- Performance Ranges:

Α	CCESS	ACCESS	ACCESS	ACCESS	Vcc
	TIME	TIME	TIME	TIME '	TOLERANCE
	ROW	COLUMN	SERIAL	SERIAL	
AD	DRESS	ENABLE	DATA	<b>ENABLE</b>	
	(MAX)	(MAX)	(MAX)	(MAX)	
	t <sub>a(R)</sub>	ta(C)	ta(SC)	ta(SE)	
'44C250-1	100 ns	25 ns	30 ns	20 ns	±5%
'44C250-2	120 ns	30 ns	35 ns	25 ns	±5%
'44C250-10	100 ns	25 ns	30 ns	20 ns	±10%
'44C250-12	120 ns	30 ns	35 ns	25 ns	±10%

	D Pac (Top V			HJ Package <sup>†</sup> (Top View)		
SC SDQ0 SDQ1 DQ0 DQ1 DQ1 GND GND GND A8 A6 A6 A4 G	1 O 2 3 4 5 6 7 8 9 10 11 12 13	28 27 26 25 24 23 22 21 20 19 18 17 16	V <sub>SS</sub> SDQ3 SDQ2 SE DQ3 DQ2 GND CAS NC A0 A1 A2 A3	SC [ SDQ0 [ SDQ1 [ TRG [ DQ0 [ W [ GND [ RAS [ A6 [ A5 [ A4 [ A4 [	1 0 2 3 4 5 6 7 8 9 10 11 12	28
Vcc ☐	14	15	A7	Vcc [	14	15 A7

†The packages shown here are for pinout reference only and are not drawn to scale.

PIN NOMENCLATURE							
A0-A8	Address Inputs						
CAS	Column Enable						
DQ0-DQ3	DRAM Data In-Out/Write Mask Bit						
SE	Serial Enable						
RAS	Row Enable						
SC	Serial Data Clock						
SDQ0-SDQ3	Serial Data In-Out						
TRG	Transfer Register/Q Output Enable						
$\overline{w}$	Write Mask Select/Write Enable						
NC	No Connection						
Vcc	5-V Supply						
Vss	Ground						
GND	Ground (Important: not connected to internal VSS)						

#### Packaging Options

- -28-pin Ceramic Side Brazed DIP (JD suffix)
- -- 28-pin Ceramic Small Outline J-Leaded Chip Carrier (HJ Suffix)

NOTE: All references to the SMJ44C250-10, -1 are Advance Information Only.

EPIC is a trademark of Texas Instruments Incorporated.

Texas Instruments

Copyright © 1991, Texas Instruments Incorporated

# SMJ44C250 262 144 BY 4-BIT MULTIPORT VIDEO RAM

SGMS037 --- JANUARY 1991

#### description

The SMJ44C250 Multiport Video RAM is a high speed, dual ported memory device. It consists of a dynamic random-access memory (DRAM) organized as 262 144 words of 4 bits each, interfaced to a serial data register, or Serial Access Memory (SAM), organized as 512 words of 4 bits each. The SMJ44C250 supports three basic types of operation: random access to and from the DRAM, serial access to and from the serial register, and bidirectional transfer of data between any row in the DRAM and the serial register. Except during transfer operations, the SMJ44C250 can be accessed simultaneously and asynchronously from the DRAM and SAM ports. During a transfer operation, the 512 columns of the DRAM are connected to the 512 positions in the serial data register. The 512 × 4 bit serial data register can be loaded from the memory row (transfer read) or else the contents of the 512 × 4 bit serial data register can be written to the memory row (transfer write).

The SAM can also be configured in input mode, accepting serial data from an external device. Once the serial register within the SAM is loaded, its contents can be transferred to the corresponding column positions in any row in memory in a single memory cycle. The SAM port is designed for maximum performance. Data can be input to or accessed from the SAM at serial rates up to 33 MHz.

All address lines and data-in are latched on-chip to simplify system design. All data-outs are unlatched to allow greater system flexibility.


The SMJ44C250 employs state-of-the-art Texas Instruments EPIC<sup>\*\*</sup> scaled CMOS, double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The SMJ44C250 is offered both in a 28-pin, ceramic small-outline J-leaded package (HJ suffix) for direct surface mounting in rows on 400-mil centers. It is also offered in a 400-mil, 28-pin ceramic sidebrazed dual-in-line package (JD suffix). Both packages are characterized for operation from – 55°C to 125°C (M suffix).

The SMJ44C250 and other SMJ44C25X multiport Video RAMs are supported by a broad line of video/graphic processors from Texas Instruments, including the SMJ34010 and the SMJ34020 Graphics System Processors.

NOTE: All references to the SMJ44C250-10, -1 are Advance Information.

# functional block diagram



## **Detailed Pin Description vs Operational Mode**

PIN	DRAM	TRANSFER	SAM			
A0-A8	Row, Column Address	Row, Tap Address				
CAS	Column Enable, Output Enable	Tap Address Strobe	1			
DQi	DRAM Data I/O, Write Mask Bits					
RAS	Row Enable	Row Enable				
SE		Serial-In Mode Enable	Serial Enable			
sc			Serial Clock			
SDQi			Serial Data I/O			
TRG	Q Output Enable	Transfer Enable				
₩	Write Enable, Write per Bit Select	Transfer Write Enable				
Vcc	5-V Supply (typical)					
VSS	Device Ground					
GND	System Ground					
NC	Make no	external connection				

SGMS037 - JANUARY 1991

#### operation

#### random access operation

Refer to Table 1, Functional Table, for Random Access and Transfer Operations. Random access operations are denoted by the designator "R" and transfer operations are denoted by a "T."

#### transfer register select and DQ enable (TRG)

The TRG pin selects either register or random access operation as RAS falls. For random access (DRAM) mode, TRG must be held high as RAS falls. Asserting TRG high as RAS falls causes the 512 storage elements of each data register to remain disconnected from the corresponding 512-bit lines of the memory array. (Asserting TRG low as RAS falls connects the 512-bit positions in the serial register to the bit lines and indicates that a transfer will occur between the data registers and the selected memory row. See "Transfer Operation" for details.)

During random access operations, TRG also functions as an output enable for the random (Q) outputs. Whenever TRG is held high, the Q outputs are in the high-impedance state to prevent an overlap between the address and DRAM data. This organization allows the connection of the address lines to the data I/O lines but prohibits the use of the early write cycle. It also allows read-modify-write cycles to be performed by providing a three-state condition to the common I/O pins so that write data can be driven onto the pins after output read data has been externally latched.

#### address (A0 through A8)

Eighteen address bits are required to decode 1 of 262 144 storage cell locations. Nine row address bits are set up on pins A0 through A8 and latched onto the chip on the falling edge of  $\overline{RAS}$ . Then the nine column address bits are set up on pins A0 through A8 and latched onto the chip on the falling edge of  $\overline{CAS}$ . All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .

#### RAS and CAS address strobes and device control clocks

 $\overline{\text{RAS}}$  is a control input that latches the states of the row address,  $\overline{\text{W}}$ ,  $\overline{\text{TRG}}$ ,  $\overline{\text{SE}}$ , and  $\overline{\text{CAS}}$ , onto the chip to invoke the various DRAM and Transfer functions of the SMJ44C250.  $\overline{\text{RAS}}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{\text{CAS}}$  is a control input that latches the states of the column address.  $\overline{\text{CAS}}$  also acts as an output enable for the DRAM output pins.

#### write enable, write-per-bit enable (W)

The  $\overline{W}$  pin enables data to be written to the DRAM and is also used to select the DRAM write-per-bit mode of operation. A logic high level on the  $\overline{W}$  input selects the read mode and logic low level selects the write mode. In an early write cycle,  $\overline{W}$  is brought low before  $\overline{CAS}$  and the DRAM output pins (DQ) remain in the high-impedance state for the entire cycle. During DRAM write cycles, holding  $\overline{W}$  low on the falling edge of  $\overline{RAS}$  will invoke the write-per-bit operation.

A four-bit binary code (the write-per-bit mask) is input to the device via the random DQ pins and is latched on the falling edge of  $\overline{RAS}$ . The write-per-bit mask selects which of the four random I/Os are written and which are not. After  $\overline{RAS}$  has latched the write mask on-chip, input data is driven onto the DQ pins and is latched on the falling edge of the later of  $\overline{CAS}$  or  $\overline{W}$ . If a 0 (low) was strobed into a particular I/O pin on the falling edge of  $\overline{RAS}$ , data will not be written to that I/O. If a 1 (high) was strobed into a particular I/O pin on the falling edge of  $\overline{RAS}$ , data will be written to that I/O.

See the corresponding timing diagrams for details.

IMPORTANT: The write-per-bit operation is invoked only if  $\overline{W}$  is held low on the falling edge of  $\overline{RAS}$ . If  $\overline{W}$  is held high on the falling edge of  $\overline{RAS}$ , write-per-bit is not enabled and the write operation is identical to that of standard  $\times$  4 DRAMs.



SGMS037 - JANUARY 1991

#### data I/O (DQ0-DQ3)

DRAM data is written during a write or read-modify-write cycle. The falling edge of  $\overline{W}$  strobes data into the on-chip data latches. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with data setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{CAS}$  will already be low. Thus, the data will be strobed-in by  $\overline{W}$  with data setup and hold times referenced to this signal.

The three-state output buffers provide direct TTL compatibility (no pullup resistors required) with a fanout of two Series 74/54 TTL loads. Data-out is the same polarity as data-in. The outputs are in the high impedance (floating) state as long as  $\overline{CAS}$  or  $\overline{TRG}$  is held high. Data will not appear at the outputs until after both  $\overline{CAS}$  and  $\overline{TRG}$  have been brought low. Once the outputs are valid, they remain valid while  $\overline{CAS}$  and  $\overline{TRG}$  are low.  $\overline{CAS}$  or  $\overline{TRG}$  going high returns the outputs to a high-impedance state. In an early write cycle, the outputs are always in the high-impedance state. In a register transfer operation (memory to register or register to memory), the outputs remain in the high-impedance state for the entire cycle.

#### enhanced page mode

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{\text{RAS}}$ . The buffers act as transparent or flow-through latches while  $\overline{\text{CAS}}$  is high. The falling edge of  $\overline{\text{CAS}}$  latches the column addresses. This feature allows the SMJ44C250 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{\text{CAS}}$  transitions low. This performance improvement is referred to as enhanced page mode. Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{\text{CAS}}$ . In this case, data is obtained after  $t_{a(C)}$  max (access time from  $\overline{\text{CAS}}$  low), if  $t_{a(CA)}$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{\text{CAS}}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{a(C)}$  or  $t_{a(CP)}$  (access time from rising edge of  $\overline{\text{CAS}}$ ).

Enhanced page mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row address setup, row address hold, and address multiplex is thus eliminated, and a memory cycle time reduction of up to  $3 \times \text{can}$  be achieved, compared to minimum  $\overline{\text{RAS}}$  cycle times. The maximum number of columns that may be accessed is determined by the maximum  $\overline{\text{RAS}}$  low time and page mode cycle time used. The SMJ44C250 allows a full page (512 cycles) of information to be accessed in read, write, or read-modify-write mode during a single  $\overline{\text{RAS}}$  low period using relatively conservative page mode cycle times.

#### refresh

A refresh operation must be performed to each row at least once every eight milliseconds to retain data. Since the output buffer is in the high-impedance state (unless  $\overline{CAS}$  is applied), the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 512 row addresses with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power.

#### CAS-before-RAS refresh

CAS-before-RAS refresh is accomplished by bringing CAS low earlier than RAS. The external row address is ignored and the refresh address is generated internally.

#### GND

This pin is reserved for the manufacturer's test operation. It is an input and should be tied to system ground. IMPORTANT: GND is not connected internally to V<sub>SS</sub>.



Table 1. Functional Table

T Y		RAS FALL			ADDRESS		DQ0	-DQ3	FUNCTION
P E†	CAS	TRG	W	SE	RAS	CAS	RAS	CAS‡ W‡	Tononon
R	L	χ§	X	Х	Х	Х	X	X	CAS-Before-RAS Refresh
Т	н	L	L.	L	Row Addr	Tap Point	×	x	Register to Memory Transfer (Transfer Write)
Т	н	L	L	н	Refresh Addr	Tap Point	×	×	Serial Write-mode Enable (Pseudo-Transfer Write)
Т	н	L	Н	х	Row Addr	Tap Point	×	×	Memory to Register Transfer (Transfer Read)
R	н	н	L	х	Row Addr	Col Addr	Write Mask	Valid Data	Load and use Write Mask, Write Data to Dram
R	Н	н	Ι	х	Row Addr	Col Addr	x	Valid Data	Normal Dram Read/Write (Non Masked)

<sup>†</sup> R = Random access operation; T = Transfer operation.

Write Mask = 1 (high) write to I/O enabled.

# random port to serial port interface




Figure 1. Block Diagram Showing One Random and One Serial I/O Interface

<sup>&</sup>lt;sup>‡</sup> DQ0-3 are latched on the later of W or CAS falling edge.

<sup>§</sup> X = Don't care.

SGMS037 -- JANUARY 1991

#### random address space to serial address space mapping

The 512 bits in each of the four data registers of the SAM are connected to the 512 column locations of each of the four random I/Os. Data can be accessed in or out of the SAM starting at any of the 512 data bit locations. This start location is selected by addresses A0 through A8 on the falling edge of CAS during any transfer cycle. The SAM is accessed starting from the selected start address, proceeding from the lowest to the highest significant bits. After the most significant bit position (511) is accessed, the serial counter wraps around such that bit 0 is accessed on the next clock pulse. The selected start address is stored and used for all subsequent transfer cycles until CAS is again brought low during any transfer cycle. Thus, the start address can be set once and CAS held high during all subsequent transfer cycles and the start address point will not change regardless of data present on A0 through A8.

#### transfer operations

As illustrated in Table 1, the SMJ44C250 supports three basic transfer modes of operation:

- 1. Write Transfer (SAM to DRAM)
- 2. Pseudo Write Transfer (Switches serial port from serial-out mode to serial-in mode. No actual data transfer takes place between the DRAM and the SAM.)
- 3. Read Transfer (Transfer entire contents of DRAM to SAM)

# transfer register select (TRG)

Transfer operations between the memory array and the data registers are invoked by bringing  $\overline{RAS}$  low before  $\overline{RAS}$  falls. The states of  $\overline{W}$  and  $\overline{SE}$ , which are also latched on the falling edge of  $\overline{RAS}$ , determine which transfer operation will be invoked. (See Table 2.)

During read transfer cycles, TRG going high causes the addressed row of data to be transferred into the data register. Although the previous data in the data register is overwritten, the last bit of data appearing at SDQ before TRG goes high will remain valid until the first positive transition of SC after TRG goes high. The data at SDQ will then switch to new data beginning from the selected start, or *tap*, position.

#### transfer write enable $(\overline{W})$

In register transfer mode,  $\overline{W}$  determines whether a read or a write transfer will occur. To perform a write transfer,  $\overline{W}$  and  $\overline{SE}$  are held low as  $\overline{RAS}$  falls. If  $\overline{SE}$  is high during this transition, no transfer of data from the data register to the memory array occurs, but the SDQs are put into the input mode. This allows serial data to be input into the SAM. To perform a read transfer operation,  $\overline{W}$  is held high and  $\overline{SE}$  is a Don't Care as  $\overline{RAS}$  falls. This cycle also puts the SDQs into the read mode, allowing serial data to be shifted out of the data register. (See Table 2.)

#### column enable (CAS)

If  $\overline{\text{CAS}}$  is brought low during a control cycle, the address present on the pins A0 through A8 will become the new register start location. If  $\overline{\text{CAS}}$  is held high during a control cycle, the previous tap address will be retained from the last transfer cycle in which  $\overline{\text{CAS}}$  went low to set the tap address.

#### addresses (A0 through A8)

Nine address bits are required to select one of the 512 possible rows involved in the transfer of data to or from the data registers. The states of A0-A8 are latched on the fallling edge of RAS to select one of 512 rows for the transfer operation.

To select one of the 512 positions in the SAM from which the first serial data will be accessed, the appropriate 9-bit column address (A0-A8) must be valid when  $\overline{\text{CAS}}$  falls. However, the  $\overline{\text{CAS}}$  and start (tap) position need not be supplied every cycle, only when changing to a different start position.

#### serial access operation

Refer to Tables 2 and 3 for the following discussion on serial access operation.



SGMS037 — JANUARY 1991

#### serial clock (SC)

Data (SDQ) is accessed in or out of data registers on the rising edge of SC. The SMJ44C250 is designed to work with a wide range of clock duty cycles to simplify system design. Since the data registers comprising the SAM are of static design, there are no SAM refresh requirements and there is no minimum SC clock operating frequency.

#### serial data input/output (SDQ0-SDQ3)

SD and SQ share a common I/O pin. Data is input to the device when  $\overline{SE}$  is low during write mode and data is output from the device when  $\overline{SE}$  is low during read mode. The data in the SAM will be accessed in the direction from least significant bit to most significant bit. The data registers operate modulo 512. Thus, after bit 511 is accessed, the next bits to be accessed will be bits 00, 01, 02, and so on.

#### serial enable (SE)

The Serial Enable pin has two functions: first, it is latched on the falling edge of  $\overline{RAS}$ , with both  $\overline{TRG}$  and  $\overline{W}$  low to select one of the transfer functions (see Table 2.) If  $\overline{SE}$  is low during this transition, then a transfer write occurs. If  $\overline{SE}$  is high as  $\overline{RAS}$  falls, then a write mode control cycle is performed. The function of this cycle is to switch the SDQs from the output mode to the input mode, thus allowing data to be shifted into the data register. NOTE: All transfer read and serial mode enable (pseudo transfer write) operations will perform a memory refresh operation on the selected row.

Second, during serial access operations,  $\overline{SE}$  is used as an SDQ enable/disable. In the write mode,  $\overline{SE}$  is used as an input enable.  $\overline{SE}$  high disables the input and  $\overline{SE}$  low enables the input. To take the device out of the write mode and into the read mode, a transfer read cycle must be performed. The read mode allows data to be accessed from the data register. While in the read mode,  $\overline{SE}$  high disables the output and  $\overline{SE}$  low enables the output.

IMPORTANT: While  $\overline{SE}$  is held high, the serial clock is NOT disabled. Thus, external SC pulses will increment the internal serial address counter regardless of the state of  $\overline{SE}$ . This ungated serial clock scheme minimizes access time of serial output from  $\overline{SE}$  low since the serial clock input buffer and the serial address counter are not disabled by  $\overline{SE}$ .

**Table 2. Transfer Operation Logic** 

TRG	W	SE	MODE
L	L	L	Register to memory (write) transfer
L	L	Н	Serial write mode enable
L	Н	X	Memory to register (read) transfer

NOTE: Above logic states are assumed valid on the falling edge of RAS.

Table 3. Serial Operation Logic

LAST TRANSFER CYCLE	SE	SDQ
Serial write mode enable†	L	Input enable
Serial write mode enable†	Н	Input disable
Memory to register	L	Output enabled
Memory to register	Н	HI-Z

<sup>†</sup>Pseudo transfer write.

#### power-up

To achieve proper device operation, an initial pause of 200 µs is required after power-up, followed by a minimum of eight RAS cycles or eight CAS-before-RAS cycles, a memory-to-register transfer cycle and two SC cycles.



# SMJ44C250 262 144 BY 4-BIT MULTIPORT VIDEO RAM

SGMS037 --- JANUARY 1991

# absolute maximum ratings over operating temperature (unless otherwise noted)†

Voltage on any pin except DQ and SDQ (see Note 1)
Voltage on DQ and SDQ (see Note 1)
Voltage range on V <sub>CC</sub> (see Note 1)
Short circuit output current (per output)
Power dissipation
Operating temperature range
Storage temperature range – 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply Voltage	SMJ44C250-1, SMJ44C250-2	4.75	5	5.25	
VCC	Supply Vollage	SMJ44C250-10, SMJ44C250-12	4.5	5	5.5	V
VSS	Supply voltage			0		V
VIH	High-level input vo	ltage	3.5		Vcc	V
٧ĮL	Low-level input vo	itage (see Note 2)	- 1.0		0.5	. V
TA	Operating free-air	temperature	55			°C
TC	Operating case ter	mperature			125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



# SMJ44C250 262 144 BY 4-BIT MULTIPORT VIDEO RAM

SGMS037 -- JANUARY 1991

# electrical characteristics over full ranges of recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Vон	High level output voltage	1 <sub>OH</sub> = 5.0 mA	2.4		٧
VOL	Low level output voltage (see Note 4)	I <sub>OL</sub> = 4.2 mA		0.4	V
IL.	Input leakage current	V <sub>I</sub> = 0 to 5.8 V, V <sub>CC</sub> = 5 V, All outputs open		±1.0	μΑ
10	Output leakage current (see Note 3)	V <sub>O</sub> = 0 to V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V		±10	μΑ

	PARAMETER			SMJ44C250-1 SMJ44C250-10	SMJ44C250-2 SMJ44C250-12	UNIT
				MIN MAX	MIN MAX	
ICC1	Operation current t <sub>c(RW)</sub> = Minimum		Standby	100	90	
ICC1A	t <sub>c(SC)</sub> = Minimum		Active	110	100	1
<sup>1</sup> CC2	Standby current, All clocks = V <sub>CC</sub>	7	Standby	15	15	.
ICC2A	t <sub>C</sub> (SC) = Minimum		Active	35	35	
ICC3	RAS-only refresh current, t <sub>C(RW)</sub> = Minimum	1	Standby	100	90	
IССЗА	t <sub>C</sub> (SC) = Minimum		Active	110	100	mA
ICC4	Page mode current, t <sub>C(P)</sub> = Minimum	(see Note 5)	Standby	65	60	
ICC4A	t <sub>C</sub> (SC) = Minimum		Active	70	65	,
ICC5	CAS-before-RAS current, t <sub>C(RW)</sub> = Minimum	7	Standby	90	80	
ICC5A	tc(SC) = Minimum		Active	110	100	
ICC6	Data transfer current, t <sub>C(RW)</sub> = Minimum	]	Standby	100	90	
ICC6A	t <sub>c(SC)</sub> = Minimum		Active	110	100	

NOTES: 3. SE is disabled for SDQ output leakage tests.

- 4. The SMJ44C250 One Mega-bit Video Ram exhibits simultaneous switching noise as described in Texas Instruments' "Advanced CMOS Logic Designer's Handbook". This phenomenon exhibits itself upon the DQ pins when the SDQ pins are switched and upon the SDQ pins when DQ pins are switched. This may cause the VOL to exceed the data book limit for a short period of time, depending upon output loading and temperature. Care should be taken to provide proper termination, decoupling, and layout of the device to minimize simultaneous switching effects.
- 5. ICC (standby) vs ICCA (active) denotes the following:
  - ICC (standby): SAM port is inactive and the DRAM port is active (except for ICC2).
  - ICCA (active): SAM port is active and the DRAM port is active (except for ICC2A).
  - ICC is measured with no load on DQ or SDQ pins.



9-126

# **ADVANCE INFORMATION**

# capacitance over recommended ranges of supply voltage and operating temperature, f = 1 MHz (see Note 6) $\!\!\!\!^{\dagger}$

	PARAMETER	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	9	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	9	pF
C <sub>i(W)</sub>	Input capacitance, write enable input	9	pF
C <sub>i(SC)</sub>	Input capacitance, serial clock	9	pF
C <sub>i(SE)</sub>	Input capacitance, serial enable	9	pF
C <sub>i(TRG)</sub>	Input capacitance, transfer register input	9	pF
C <sub>o(O)</sub>	Output capacitance, SDQ and DQ	9	pF

<sup>†</sup> Capacitance is sampled only at initial design and after any major change.

NOTE 6: V<sub>CC</sub> equal to 5 V ± 0.5 V for SMJ44C250-10 and SMJ44C250-12, 5 V ± 0.25 V for SMJ44C250-1 and SMJ44C250-2. The bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating temperature (see Note 7)

NO.†	PARAMETER		TEST	ALT. SYMBOL	SMJ44C250-1 SMJ44C250-10		SMJ44C250-2 SMJ44C250-12		UNIT
			CONDITIONS	STMBUL	MIN M	AX	MIN	MAX	
1	ta(C)	Access time from CAS	td(RLCL) = MAX	tCAC		25		30	ns
2	ta(CA)	Access time from column address	td(RLCL) = MAX	tCAA		50		60	ns
3	ta(CP)	Access time from CAS high .	t <sub>d</sub> (RLCL) = MIN	tCAP		55		65	ns
4	ta(R)	Access time from RAS	t <sub>d(RLCL)</sub> = MIN	tRAC	1	00		120	ns
5	ta(G)	Access time of Q from TRG low		†OEA		25		30	ns
6	ta(SQ)	Access time of SQ from SC high	CL = 50 pF	tSCA		30		35	ns
7	ta(SE)	Access time of SQ from SE low	C <sub>L</sub> = 50 pF	<sup>t</sup> SEA		20		25	ns
9	<sup>t</sup> dis(CH)	Random output disable time from CAS high (see Note 8)	C <sub>L</sub> = 100 pF	<sup>t</sup> OFF	0	20	0	20	ns
10	<sup>t</sup> dis(G)	Random output disable time from TRG high (see Note 8)	C <sub>L</sub> = 100 pF	tOEZ	0	20	0	20	ns
11	<sup>t</sup> dis(SE)	Serial output disable time from SE high (see Note 8)	C <sub>L</sub> = 50 pF	†SEZ	0	20	0	20	ns

<sup>†</sup> Numbering scheme intentionally skips numbers to allow for additional parameters specified in the SMJ44251A and SMJ44C251 data sheets. NOTES: 7. Switching times assume C<sub>1</sub> = 100 pF unless otherwise noted (see Figure 2).

<sup>8.</sup> Disable times are specified when the output is no longer driven.

SGMS037 - JANUARY 1991

# timing requirements over recommended ranges of supply voltage and operating temperature†

NO.	PARAMETER		ALT.	1100 100 100 100 100 100 100 100 100 10	IC250-1 IC250-10	SMJ44C250-2 SMJ44C250-12		UNIT
NO.		PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	
12	tc(rd)	Read cycle time (see Note 9)	tRC	190	Section 1999	220		ns
13	tc(W)	Write cycle time	twc	190		220		ns
14	tc(rdW)	Read-modify-write cycle time	tRWC	250	i jang k	290		ns
15	t <sub>C</sub> (P)	Page-mode read, write cycle time	tPC	60		70		ns
16	tc(RDWP)	Page-mode read-modify-write cycle time	tRWC	105	Files	125		ns
17	tc(TRD)	Transfer read cycle time	tRC	190		220		ns
18	t <sub>c(TW)</sub>	Transfer write cycle time	twc	190		220		ns
18a	tc(TW)M	Transfer write cycle time, multiple transfer operation		320		350		ns
19	tc(SC)	Serial clock cycle time (see Note 10)	tscc	30		35		ns
20	tw(CH)	Pulse duration, CAS high	tCP	20		30		ns
21	tw(CL)	Pulse duration, CAS low (see Note 11)	tCAS	25	75 000	30	75 000	ns
22	tw(RH)	Pulse duration, RAS high	tRP	80		90		ns
23	tw(RL)	Pulse duration, RAS low (see Note 12)	tRAS	100	75 000	120	75 000	ns
23a	tw(RL)M	Pulse duration, RAS low multiple transfer write operation		185		195		ns
24	tw(WL)	Pulse duration, W low	twp	25		25		ns
25	tw(TRG)	Pulse duration, TRG low		25		30		ns
26	tw(SCH)	Pulse duration, SC high	tsc	10		12		ns
27	tw(SCL)	Pulse duration, SC low	tSCP	10		12		ns
28	tsu(CA)	Column address setup time	tASC	0		0		ns
30	tsu(RA)	Row address setup time	tASR	0	2	0		ns
31	tsu(WMR)	W setup time before RAS low	twsR	0		0		ns
32	tsu(DQR)	DQ setup time before RAS low (write mask operation)	tMS	0		0		ns
33	t <sub>su</sub> (TRG)	TRG setup time before RAS low	tTLS	0	Trans.	0		ns
34	tsu(SE)	SE setup time before RAS low (see Note 22)	tESR	0	43 14 14 1	0		ns
36	tsu(DCL)	Data setup time before CAS low	tDSC	0 ,		0		ns
37	t <sub>su</sub> (DWL)	Data setup time before $\overline{W}$ low	tDSW	0	2000	0		ns
38	tsu(rd)	Read command setup time	tRCS	0		0		ns
39	t <sub>su(WCL)</sub>	Early write command setup time before CAS low	twcs	5		- 5		ns
40	t <sub>su</sub> (WCH)	Write setup time before CAS high	tCWL	25		30		ns
41	t <sub>su(WRH)</sub>	Write setup time before RAS high	tRWL	25		30		ns
42	tsu(SDS)	SD setup time before SC high	tsds	3		3		ns
43	th(CLCA)	Column address hold time after CAS low	<sup>t</sup> CAH	20		20		ns
45	th(RA)	Row address hold time after RAS low	†RAH	15		15		ns

 $<sup>^{\</sup>dagger}$  Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

NOTES: 9. All cycle times assume t<sub>t</sub> = 5 ns.

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



<sup>10.</sup> When the odd tap is used (tap address can be 0-511, and odd taps are 1,3,5, etc.), the cycle time for SC in the first social data out cycle needs to be 70 ns minimum.

<sup>11.</sup> In a read-modify-write cycle,  $t_{d(CLWL)}$  and  $t_{su(WCH)}$  must be observed. Depending on the user's transition times, this may require additional  $\overline{CAS}$  low time  $[t_{W(CL)}]$ .

<sup>12.</sup> In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional AS low time [tw(RL)].

# **ADVANCE INFORMATION**

# timing requirements over recommended ranges of supply voltage and operating temperature (continued)†

NO.	. PARAMETER		ALT.	PASS SERVICES AND AND CONTRACT OF THE	SMJ44C250-1 SMJ44C250-10		SMJ44C250-2 SMJ44C250-12	
		TOTOMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT
46	<sup>t</sup> h(TRG)	TRG hold time after RAS low	†TLH	15		15		ns
47	th(SE)	SE hold time after RAS low (see Note 22)	tREH	15		15		ns
48	<sup>t</sup> h(RWM)	W hold time after RAS low	tRWH	15		15		ns
49	th(RDQ)	DQ hold time after RAS low (write mask operation)	tMH	15		15		ns
51	<sup>t</sup> h(RLCA)	Column address hold time after RAS low (see Note 13)	tAR	45		45		ns
52	th(CLD)	Data hold time after CAS low	t <sub>DH</sub>	20		25		ns
53	<sup>t</sup> h(RLD)	Data hold time after RAS low (see Note 13)	tDHR	45		50		ns
54	th(WLD)	Data hold time after $\overline{W}$ low	tDH	20		25		ns
55	th(CHrd)	Read hold time after CAS (see Note 14)	tRCH	0		0		ns
56	th(RHrd)	Read hold time after RAS (see Note 14)	tRRH	10		10		ns
57	th(CLW)	Write hold time after CAS low	tWCH	30		35		ns
58	th(RLW)	Write hold time after RAS low (see Note 13)	twcr	50		55		ns
59	th(SDS)	SD hold time after SC high	tSDH	- 5	3,713	5		ns
60	th(SHSQ)	SQ hold time after SC high	tson	5	Ti.	5		ns
61	td(RLCH)	Delay time, RAS low to CAS high	tCSH	100	Total Section	120		ns
62	td(CHRL)	Delay time, CAS high to RAS low	tCRP	0	-	0		ns
63	td(CLRH)	Delay time, CAS low to RAS high	tRSH	25	la.	30		ns
64	td(CLWL)	Delay time, CAS low to W low (see Notes 15 and 16)	tCWD	55		65		ns
65	td(RLCL)	Delay time, RAS low to CAS low (see Note 17)	tRCD	25	75	25	90	ns
66	td(CARH)	Delay time, column address to RAS high	tRAL	50		60		ns
67	<sup>t</sup> d(RLWL)	Delay time, RAS low to W low (see Note 15)	tRWD	130		155		ns
68	td(CAWL)	Delay time, column address to $\overline{W}$ low (see Note 15)	tAWD	85		100		ns
69	td(RLCH)R	Delay time, RAS low to CAS high (see Note 18)	tCHR	25		25		ns
70	td(CLRL)R	Delay time, CAS low to RAS low (see Note 18)	tCSR	10		10		ns
71	td(RHCL)R	Delay time, RAS high to CAS low (see Note 18)	<sup>t</sup> RPC	10		10		ns
72	td(CLGH)	Delay time, CAS low to TRG high	<sup>t</sup> CTH	25		30		ns
73	<sup>t</sup> d(GHD)	Delay time, TRG high before data applied at DQ (see Note 15)		25		30		ns
74	<sup>t</sup> d(RLTH)	Delay time, RAS low to TRG high	tRTH	90		95		ns

<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

NOTES: 13. The minimum value is measured when td(RLCL) is set to td(RLCL) min as a reference.

 <sup>14.</sup> Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.
 15. Read-modify-write operation only.

<sup>16.</sup> TRG must disable the output buffers prior to applying data to the DQ pins.

<sup>17.</sup> Maximum value specified only to guarantee RAS access time.

<sup>18.</sup> CAS-before-RAS refresh operation only.

# ADVANCE INFORMATION

# timing requirements over recommended ranges of supply voltage and operating temperature (concluded)<sup>†</sup>

NO.	PARAMETER		BADAMETED ALT. SMJ44C250- SMJ44C250-		SMJ44C250-2 SMJ44C250-12	UNIT
		TOTOMETER	SYMBOL	MIN MAX	MIN MAX	
76	<sup>t</sup> d(RLSH)	Delay time, RAS low to first SC high after TRG high (see Note 19)	tRSD	130	140	ns
77	td(CLSH)	Delay time, CAS low to first SC high after TRG high (see Note 19)	tCSD	40	45	ns
78	td(SCTR)	Delay time, SC high to TRG high (see Notes 19 and 20)	tTSL	15	20	ns
79	td(THRH)	Delay time, TRG high to RAS high (see Note 19)	tTRD	-10	- 10	ns
80	td(SCRL)	Delay time, SC high to RAS (see Notes 21 and 22)	tsrs	10	20	ns
81	td(SCSE)	Delay time, SC high to SE high in serial input mode (see Note 24)		20	20	ns
82	td(RHSC)	Delay time, RAS high to SC high (see Note 22)	tSRD	25	30	ns
83	<sup>t</sup> d(THRL)	Delay time, TRG high to RAS low (see Note 23)	tTRP	tw(RH)	tw(RH)	ns
84	td(THSC)	Delay time, TRG high to SC high (see Note 23)	tTSD	35	40	ns
85	td(SESC)	Delay time, SE low to SC high (see Note 24)	tsws	10	15	ns
88	<sup>t</sup> rf(MA)	Refresh time interval, memory	tREF	1	8	ms

<sup>†</sup> Timing measurements are referenced to VII max and VIH min.

- NOTES: 19. Memory to register (read) transfer cycles only.
  - 20. In a transfer read cycle, the state of SC when TRG rises is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when TRG goes high.
  - 21. In a transfer write cycle, the state of SC when RAS falls is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when RAS goes low.
  - 22. Register to memory (write) transfer cycles only.
  - 23. Memory to register (read) and register to memory (write) transfer cycles only.
  - 24. Serial data-in cycles only.
  - 25. System transition times (rise and fall) are to be a minimum of 3 ns and a maximum of 50 ns.

#### PARAMETER MEASUREMENT INFORMATION





Figure 2. Load Circuit

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.




SGMS037 — JANUARY 1991

# read cycle timing




SGMS037 --- JANUARY 1991

# early write cycle timing



NOTE 26: See "Write Cycle State Table" for the logic state of "1", "2", and "3".

## delayed write cycle timing



NOTE 26: See "Write Cycle State Table" for the logic state of "1", "2", and "3".

# SMJ44C250 262 144 BY 4-BIT MULTIPORT VIDEO RAM


SGMS037 — JANUARY 1991

# write cycle state table

CYCLE		STATE				
CTOLL	1	2	3			
Write mask load/use Write DQs to I/Os	L	Write Mask	Valid Data			
Normal early or late Write operation	н	Don't Care	Valid Data			

SGMS037 — JANUARY 1991


# read-write/read-modify-write cycle timing



NOTE 27: See "Write Cycle State Table" for the logic state of "1", "2", and "3". Same logic as delayed write cycle.

SGMS037 - JANUARY 1991

## enhanced page-mode read cycle timing




NOTE 28: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.

 $<sup>^\</sup>dagger$  Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent.  $^\ddagger$  Output may go from high-impedance state to an invalid data state prior to the specified access time.

SGMS037 - JANUARY 1991

# enhanced page mode write cycle timing




<sup>†</sup> Referenced to CAS or W, whichever occurs last.

NOTES: 27. See "Write Cycle State Table" for the logic state of "1", "2", and "3". Same logic as delayed write cycle.

29. A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. TRG must remain high throughout the entire page-mode operation if the late write feature is used, to guarantee page-mode cycle time. If the early write cycle timing is used, the state of TRG is a Don't Care after the minimum period th(TRG) from the falling edge of RAS.

SGMS037 --- JANUARY 1991

## enhanced page-mode read-modify-write cycle timing




<sup>†</sup> Output may go from the high-impedance state to an invalid data state prior to the specified access time.


NOTES: 27. See "Write Cycle State Table" for the logic state of "1", "2", and "3". Same logic as delayed write cycle.

<sup>30.</sup> A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

# RAS-only refresh timing




## CAS-before-RAS refresh




SGMS037 --- JANUARY 1991

## CAS-before-RAS refresh counter test timing




SGMS037 — JANUARY 1991

# hidden refresh cycle timing



## write-mode control pseudo write transfer timing


The write-mode control cycle is used to change the SDQs from the output mode to the input mode. This allows serial data to be written into the data register. The diagram below assumes that the device was originally in the serial read mode.



NOTES: 31. Random-mode Q outputs remain in the high-impedance state for the entire write-mode control.

32. SE must be high as RAS falls in order to perform a write-mode control cycle.

# data register to memory timing, serial input enabled




NOTES: 33. Random mode Q outputs remain in the high-impedance state for the entire data register to memory transfer cycle. This cycle is used to transfer data from the data register to the memory array. Every one of the 512 locations in each data register is written into the corresponding 512 columns of the selected row. Data in the data register may proceed from a serial shift-in or from a parallel load from one of the memory array rows. The above diagram assumes that the device is in the serial write mode (i.e., SD is enabled by a previous write mode control cycle, thus allowing data to be shifted-in).

- 34. Successive transfer writes can be performed without serial clocks for applications requiring fast memory array clears.
- 35. SC transitions are not allowed between  $\overline{RAS}$  low and  $\overline{TRG}$  high.
- 36. For multiple transfer write operation; a transfer read cycle needs to be done from the same row after the first transfer write is carried out, then do multiple transfer write for subsequent rows. See parameters to TWIM and to (RL)M.




# memory to data register transfer timing



- NOTES: 37. Random mode (Q outputs) remain in the high-impedance state for the entire memory to data register transfer cycle. The memory to data register transfer cycle is used to load the data registers in parallel from the memory array. The 512 locations in each data register are written into from the 512 corresponding columns of the selected row. The data that is transferred into the data registers may be either shifted out or transferred back into another row.
  - 38. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), thus allowing data to be shifted out of the registers. Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive transition of SC.


#### serial data-in timing



The serial data-in cycle (SD) is used to input serial data into the data registers. Before data can be written into the data registers via SD, the device must be put into the write mode by performing a write mode control, or pseudo-transfer, cycle. Transfer write cycles occurring between the write mode control cycle and the subsequent writing of data will not take the device out of the write mode. However, a transfer read cycle during that time will take the device out of the write mode and put it into the read mode, thus disabling the input of data. Data will be written starting at the location specified by the input address loaded on the previous transfer cycle.

While accessing data in the serial data registers, the state of  $\overline{TRG}$  is a Don't Care as long as  $\overline{TRG}$  is held high when  $\overline{RAS}$  goes low to prevent data transfers between memory and data registers.

#### serial data-out timing



NOTE 10: When the odd tap is used (tap addresses can be 0-511, and odd taps are 1,3,5 ... etc.), the cycle time for SC in the first serial data out cycle needs to be 70 ns minimum.

The serial data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer read cycle. Transfer write cycles occurring between the transfer read cycle and the subsequent shifting out of data will not take the device out of the read mode. But a write mode control cycle at that time will take the device out of the read mode and put it in the write mode, thus not allowing the reading of data.

While accessing data in the serial data registers, the state of TRG is a Don't Care as long as TRG is held high when RAS goes low to prevent data transfers between memory and data registers.




# SMJ44C250 262 144 BY 4-BIT MULTIPORT VIDEO RAM

SGMS037 — JANUARY 1991



- Military Operating Temperature Range ...-55°C to 125°C
- Class B High-Reliability Processing
- DRAM: 262 144 Words × 4 Bits SAM: 512 Words × 4 Bits
- Dual Port Accessibility—Simultaneous and Asynchronous Access from the DRAM and SAM Ports
- Bidirectional Data Transfer Function Between the DRAM and the Serial Data Register
- 4 x 4 Block Write Feature for Fast Area Fill Operations. As Many as Four Memory Address Locations Written Per Cycle from an On-Chip Color Register
- Write Per Bit Feature for Selective Write to Each RAM I/O. Two Write Per Bit Modes to Simplify System Design
- Enhanced Page-Mode Operation for Faster Access
- CAS-before-RAS and Hidden Refresh Modes
- RAM Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Long Refresh Period . . . 8 ms (Max)
- Up to 33 MHz Uninterrupted Serial Data Streams
- Split Serial Data Register for Simplified Realtime Register Reload
- 3-State Serial I/Os Allow Easy Multiplexing of Video Data Streams
- 512 Selectable Serial Register Starting Locations
- Texas Instruments EPIC™ CMOS Process
- Packaging
  - 28-Pin Ceramic Sidebraze DIP (JD Suffix)
  - 28-Pin Ceramic Small Outline J-Leaded Chip Carrier (HJ Suffix)



†This illustration is for pinout reference only.

	PIN NOMENCLATURE
A0-A8	Address Inputs
CAS	Column Enable
DQ0-DQ3	DRAM Data In-Out / Write Mask Bit
SE	Serial Enable
RAS	Row Enable
SC	Serial Data Clock
SDQ0-SDQ3	Serial Data In-Out
TRG	TransferRegister / Q Output Enable
$\overline{w}$	Write Mask Select / Write Enable
DSF	Special Function Select
QSF	Split Register Activity Status
Vcc	5-V Supply
$V_{SS}$	Ground
GND	Ground (Important: Not connected
	to internal V <sub>SS</sub> )
RAS SC SDQ0-SDQ3 TRG W DSF QSF VCC VSS	Row Enable Serial Data Clock Serial Data In-Out Transfer Register / QOutput Enable Write Mask Select / Write Enable Special Function Select Split Register Activity Status 5-V Supply Ground Ground (Important: Not connected

#### • Performance Ranges:

Α	CCESS	ACCESS	ACCESS	ACCESS	vcc
	TIME	TIME	TIME	TIME '	TOLERANCE
	ROW	COLUMN	SERIAL	SERIAL	
AD	DRESS	ENABLE	DATA	ENABLE	
	(MAX)	(MAX)	(MAX)	(MAX)	
	ta(R)	ta(C)	ta(SC)	ta(SE)	
'44C251-1	100 ns	25 ns	30 ns	20 ns	±5%
'44C251-2	120 ns	30 ns	35 ns	25 ns	±5%
'44C251-10	100 ns	25 ns	30 ns	20 ns	±10%
'44C251-12	120 ns	30 ns	35 ns	25 ns	±10%

EPIC is a trademark of Texas Instruments Incorporated.



#### description

The SMJ44C251 Multiport Video RAM is a high-speed, dual-ported memory device. It consists of a dynamic random-access memory (DRAM) organized as 262 144 words of 4 bits each, interfaced to a serial data register, or Serial Access Memory (SAM), organized as 512 words of 4 bits each. The SMJ44C251 supports three basic types of operation: random access to and from the DRAM, serial access to and from the serial register, and bidirectional transfer of data between any row in the DRAM and the serial register. Except during transfer operations, the SMJ44C251 can be accessed simultaneously and asynchronously from the DRAM and SAM ports. During transfer operations, the 512 columns of the DRAM are connected to the 512 positions in the serial data register. The  $512 \times 4$  bit serial data register can be loaded from the memory row (transfer write).

The SMJ44C251 is equipped with several features designed to provide higher system-level bandwidth and simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates can be achieved by the device's novel 4 × 4 Block Write mode. The Block Write mode allows four bits of data present in an on-chip color data register to be written to any combination of four adjacent column address locations. As many as 16 bits of data can be written to memory during each CAS cycle time. Also on the DRAM port, a write mask register provides a persistent write-per-bit mode without repeated mask loading.

On the serial register, or SAM port, the SMJ44C251 offers a split register transfer read (DRAM to SAM) option that enables realtime register reload implementation for truly continuous serial data streams without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. This new realtime register implementation allows truly continuous serial data. For applications not requiring realtime register reload (for example, reloads done during CRT retrace periods), the single-register mode of operation is retained to simplify system design. The SAM can also be configured in the input mode, accepting serial data from an external device. Once the serial register within the SAM is loaded, its contents can be transferred to the corresponding column positions in any row in memory in a single memory cycle.

The SAM port is designed for maximum performance. Data can be input to or accessed from the SAM at serial rates up to 33 MHz. During the split-register mode of operation, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate output, designated QSF, is included to designate which half of the serial register is active at any given time.

All address lines and data-in are latched on-chip to simplify system design. All data-outs are unlatched to allow greater system flexibility.

The SMJ44C251 employs state-of-the-art Texas Instruments EPIC<sup>™</sup> scaled-CMOS, double level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The SMJ44C251 is offered in a 28-pin, ceramic small-outline J-leaded package (HJ suffix) for direct surface mounting in rows on 400-mil centers. It is also offered in a 400-mil, 28-pin, sidebrazed DIP package (JD suffix). Both packages are characterized for operation from – 55°C to 125°C (M suffix).

The SMJ44C251 and other multiport video RAMs are supported by a broad line of graphics processors and control devices from Texas Instruments, including the SMJ34010 and SMJ34020 Graphics System Processors.

- Military Operating Temperature Range
   ... 55°C to 125°C
- Class B High-Reliability Processing
- DRAM: 262 144 Words × 4 Bits SAM: 512 Words × 4 Bits
- Dual Port Accessibility Simultaneous and Asynchronous Access from the DRAM and SAM Ports
- Bidirectional Data Transfer Function Between the DRAM and the Serial Data Register
- 4 x 4 Block Write Feature for Fast Area Fill Operations. As Many as Four Memory Address Locations Written Per Cycle From an On-Chip Color Register
- Write-Per-Bit Feature for Selective Write to Each RAM I/O
- Enhanced Page Mode Operation for Faster Access
- CAS-before-RAS and Hidden Refresh Modes
- RAM Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Long Refresh Period . . . Every 8 ms (Max)
- Up to 33 MHz Uninterrupted Serial Data Streams
- 3-State Serial I/Os Allow Easy Multiplexing of Video Data Streams
- 512 Selectable Serial Register Starting Locations
- Texas Instruments EPIC<sup>™</sup> CMOS Process
- Packaging Options:
  - 28-pin Ceramic Sidebraze DIP (JD suffix)
  - 28-pin Ceramic Small Outline J-Leaded Chip Carrier (HJ Suffix)

	Packag			J Packa	-
(ТС	p View	)	(	Top Viev	N)
SC 🛮 1	0 28	Vss	sc∐	10 28	₃ V <sub>ss</sub>
SDQ0 2	27	SDQ3	SDQ0	2 2	SDQ3
SDQ1 🛚 3	26	]SDQ2	SDQ1	3 26	SDQ2
TRG 🛮 4	25	SE	TRG	4 2	SE
DQ0 🛮 5	24	] DQ3	DQ0	5 2	pQ3
DQ1 🗍 6	23	DQ2	DQ1	6 23	B DQ2
· $\overline{W}  \Box  7$	22	DSF .	$\overline{\mathbb{W}}$	7 2	DSF
GND 🗌 8	21	CAS	GND 🗍	8 2	CAS
RAS 🗌 9	20	Пис	RAS	9 20	D NC
A8 🗌 10	19	A0	A8 🗌	10 19	9∏ A0
A6 🗌 11	18	] A1	A6 🗌	11 18	3 A1
A5 🗌 12	2 17	] A2	A5 🗌	12 17	7∏ A2
A4 🔲 10	3 16	A3		13 16	3 A3
V <sub>CC</sub> [] 14	1 15	] A7	Vcc ☐	14 15	5 A7

	PIN NOMENCLATURE
A0-A8	Address Inputs
CAS	Column Enable
DQ0-DQ3	DRAM Data In-Out/Write Mask Bit
SE	Serial Enable
RAS	Row Enable
SC	Serial Data Clock
SDQ0-SDQ3	Serial Data In-Out
TRG	Transfer Register/Q Output Enable
W	Write Mask Select/Write Enable
DSF	Special Function Select
V <sub>C</sub> C	5-V Supply
V <sub>SS</sub>	Ground
GND	Ground (Important: not connected
	internally to VSS)
NC	No Connection

#### • Performance Ranges:

4	CCESS	ACCESS	ACCESS	ACCESS	Vcc
	TIME	TIME	TIME	TIME	TOLERANCE
	ROW	COLUMN	SERIAL	SERIAL	
. А	DDRESS	ENABLE	DATA	ENABLE	
	(MAX)	(MAX)	(MAX)	(MAX)	
	ta(R)	ta(C)	t <sub>a(SC)</sub>	ta(SE)	
44C251A-1	100 ns	25 ns	30 ns	20 ns	±5%
44C251A-2	120 ns	30 ns	35 ns	25 ns	±5%
44C251A-10	100 ns	25 ns	30 ns	20 ns	±10%
44C251A-12	120 ns	30 ns	35 ns	25 ns	±10%

NOTE: All references to the SMJ44C251A-10, -1 are Advance Information only.

EPIC is a trademark of Texas Instruments Incorporated.



#### SMJ44C251A 262 144 BY 4-BIT MULTIPORT VIDEO RAM

SGMS039 - JANUARY 1991

#### description

The SMJ44C251A multiport video RAM is a high speed, dual ported memory device. It consists of a dynamic random-access memory (DRAM) organized as 262 144 words of 4 bits each interfaced to a serial data register, or Serial Access Memory (SAM), organized as 512 words of 4 bits each. The SMJ44C251A supports three basic types of operation: random access to and from the DRAM, serial access to and from the serial register, and bidirectional transfer of data between any row in the DRAM and the serial register. Except during transfer operations, the SMJ44C251A can be accessed simultaneously and asynchronously from the DRAM and SAM ports. During a transfer operation, the 512 columns of the DRAM are connected to the 512 positions in the serial data register. The 512 × 4 bit serial data register can be loaded from the memory row (transfer read) or else the contents of the 512 × 4 bit serial data register can be written to the memory row (transfer write).

The SMJ44C251A is equipped with several features designed to provide higher system-level bandwidth and simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates can be achieved by the device's  $4 \times 4$  Block Write mode. The Block Write mode allows four bits of data present in an on-chip color data register to be written to any combination of four adjacent column address locations. As many as 16 bits of data can be written to memory during each  $\overline{\text{CAS}}$  cycle time.

On the serial register, or SAM port, the SMJ44C251A offers a single register mode of operation for simplified memory design. The SAM can be configured in input mode, accepting serial data from an external device; or data can be accessed from the SAM at serial rates up to 33 MHz. Once the serial register within the SAM is loaded, it's contents can be transferred to the corresponding column positions in any row in memory in a single memory cycle.

All the address lines and data-in are latched on chip to simplify design. All data-outs are unlatched to allow greater system flexibility.


The SMJ44C251A is offered both in a 28-pin 400-mil dual-in line ceramic sidebraze package (JD suffix) for through-hole row insertion, and in a 28-pin ceramic small outlline J-leaded chip carrier package (HJ suffix) for surface-mount applications. The L suffix device is tested for operation from 0°C to 70°C. The M suffix device is tested for operation from – 55°C to 125°C.

The SMJ44C251A and other SMJ44C25X multiport Video RAMs are supported by a broad line of video/graphic processors from Texas Instruments, including the SMJ34010 and SMJ34020 Graphics System Processors.

NOTE: All references to the SMJ44C251A-10, -1 are Advance Information only.

SGMS039 - JANUARY 1991

#### functional block diagram



#### **Detailed Pin Description vs Operational Mode**

PIN	DRAM	TRANSFER	SAM
A0-A8	Row, Column Address	Row, Tap Address	
CAS	Column Enable, Output Enable	Tap Address Strobe	
DQi	DRAM Data I/O, Write Mask Bits		
DSF	Block Write Enable	Alternate Write Transfer Enable	
	Color Register Load Enable		
RAS	Row Enable	Row Enable	
SE		Serial-In Mode Enable	Serial Enable
SC			Serial Clock
SDQi			Serial Data I/O
TRG	Q Output Enable	Transfer Enable	
$\overline{W}$	Write Enable, Write per Bit Select	Transfer Write Enable	
Vcc	5-V Supp	lbly (typical)	l
$V_{SS}$	Device G	iround	
GND	System 0	Ground (Important: not connected in	ternally to V <sub>SS</sub> )
NC	Make no	external connection	

SGMS039 - JANUARY 1991

#### operation

#### random access operation

Refer to Table 1, Function Table (page 9-156), for random-access and transfer operations. Random-access operations are denoted by the designator "R" and transfer operations are denoted by a "T."

#### transfer register select and DQ enable (TRG)

The TRG pin selects either register or random-access operation as RAS falls. For random-access (DRAM) mode, TRG must be held high as RAS falls. Asserting TRG high as RAS falls causes the 512 storage elements of each data register to remain disconnected from the corresponding 512-bit lines of the memory array. (Asserting TRG low as RAS falls connects the 512-bit positions in the serial register to the bit lines and indicates that a transfer will occur between the data registers and the selected memory row. See *Transfer Operation* for details.)

During random-access operations, TRG also functions as an output enable for the random (Q) outputs. Whenever TRG is held high, the Q outputs are in the high-impedance state to prevent an overlap between the address and DRAM data. This organization allows the connection of the address lines to the data I/O lines but prohibits the use of the early write cycle. It also allows read-modify-write cycles to be performed by providing a three-state condition to the common I/O pins so that write data can be driven onto the pins after output read data has been externally latched.

#### address (A0 through A8)

Eighteen address bits are required to decode 1 of 262 144 storage cell locations. Nine row address bits are set up on pins A0 through A8 and latched onto the chip on the falling edge of  $\overline{AAS}$ . Then, the nine column address bits are set up on pins A0 through A8 and latched onto the chip on the falling edge of  $\overline{CAS}$ . All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .

#### RAS and CAS address strobes and device control clocks

RAS is a control input that latches the states of the row address, W, TRG, SE, CAS, and DSF onto the chip to invoke the various DRAM and Transfer functions of the SMJ44C251A. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is a control input that latches the states of the column address and DSF to control various DRAM and Transfer functions. CAS also acts as an output enable for the DRAM output pins.

#### special function select (DSF)

The Special Function Select input is latched on the falling edges of RAS and CAS, similarly to an address, and serves two functions.

First the DSF pin is used to load an on-chip four-bit data, or "color," register via the Load Color Register cycle. The contents of this register can subsequently be written to any combination of four adjacent column memory locations using the  $4\times 4$  Block Write feature. The Load Color Register cycle is performed using normal write cycle timing except that DSF is held high on the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ . Once the color register is loaded, it retains data until power is lost or until another Load Color Register cycle is performed.


#### SMJ44C251A 262 144 BY 4-BIT MULTIPORT VIDEO RAM

SGMS039 - JANUARY 1991

After loading the color register, the Block Write cycle can be enabled by holding DSF high on the falling edge of  $\overline{\text{CAS}}$ . During Block Write cycles, only the seven most significant column addresses (A2-A8) are latched on the falling edge of  $\overline{\text{CAS}}$ . The two least significant addresses (A0-A1) are replaced by the four DQ bits, which are also latched on the later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  falling. These four bits are used as an address mask and indicate which of the four column address locations addressed by A2-A8 will be written with the contents of the color register during the write cycle, and which ones will not. DQ0 enables a write to column address A1 = low, A0 = low; DQ1 enables a write to A1 = low, A0 = high; DQ2 enables a write to A1 = high, A0 = low; and DQ3 enables a write to A1 = high, A0 = high. A logic high level enables a write and a logic low level disables the write. A maximum of 16 bits can be written to memory during each  $\overline{\text{CAS}}$  cycle (see Figure 1, Block Write Diagram).

Second, the DSF pin is used to provide an alternate method of performing a transfer write. The alternate transfer write is described in the *transfer write enable*  $(\overline{W})$  paragraph of this specification.





 $^\dagger$  DQ0-DQ3 ( $\overline{\text{CAS}}$ ) are latched on the later of  $\overline{\text{W}}$  or  $\overline{\text{CAS}}$  falling edge. DQ0-DQ3 ( $\overline{\text{RAS}}$ ) are latched on  $\overline{\text{RAS}}$  falling edge. Legend:

- 1. Refresh Address
- 2. Row Address
- 3. Block Address (A2-A8)
- 4. Color Register Data
- 5. Column Mask Data
- 6. DQ Mask Data



Figure 1. Block Write Diagram

SGMS039 -- JANUARY 1991

#### write enable, write-per-bit enable (W)

The  $\overline{W}$  pin enables data to be written to the DRAM and is also used to select the DRAM write per bit mode of operation. A logic level high on the  $\overline{W}$  input selects the read mode and logic low level selects the write mode. In an early write cycle,  $\overline{W}$  is brought low before  $\overline{CAS}$  and the DRAM output pins (DQ) remain in the high-impedance state for the entire cycle. During DRAM write cycles, holding  $\overline{W}$  low on the falling edge of  $\overline{RAS}$  will invoke the write-per-bit operation.

When  $\overline{W}$  = low on the falling edge of  $\overline{RAS}$ , the write mask is reloaded. Accordingly, a four-bit binary code (the write-per-bit mask) is input to the device via the random DQ pins and is latched on the falling edge of  $\overline{RAS}$ . The write-per-bit mask selects which of the four random I/Os are written and which are not. After  $\overline{RAS}$  has latched the write mask on-chip, input data is driven onto the DQ pins and is latched on the falling edge of the later of  $\overline{CAS}$  or  $\overline{W}$ . If a low was strobed into a particular I/O pin on the falling edge of  $\overline{RAS}$ , data will not be written to that I/O. If a high was strobed into a particular I/O pin on the falling edge of  $\overline{RAS}$ , data will be written to that I/O.

See the corresponding timing diagrams for details. IMPORTANT: The write-per-bit operation is invoked only if  $\overline{W}$  is held low on the falling edge of  $\overline{RAS}$ . If  $\overline{W}$  is held high on the falling edge of  $\overline{RAS}$ , write-per-bit is not enabled and the write operation is identical to that of standard  $\times$  4 DRAMs.

#### data I/O (DQ0-DQ3)

DRAM data is written during a write or read-modify-write cycle. The falling edge of  $\overline{W}$  strobes data into the on-chip data latches. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with data setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, CAS will already be low. Thus, the data will be strobed-in by  $\overline{W}$  with data setup and hold times referenced to this signal.

The three-state output buffers provide direct TTL compatability (no pull-up resistors required) with a fanout of two Series 74/54 TTL loads. Data-out is the same polarity as Data-in. The outputs are in the high impedance (floating) state as long as  $\overline{CAS}$  or  $\overline{TRG}$  is held high. Data will not appear at the outputs until after both  $\overline{CAS}$  and  $\overline{TRG}$  have been brought low. Once the outputs are valid, they remain valid while  $\overline{CAS}$  and  $\overline{TRG}$  are low.  $\overline{CAS}$  or  $\overline{TRG}$  going high returns the outputs to a high-impedance state. In an early write cycle, the outputs are always in the high-impedance state. In a register transfer operation (memory-to-register or register-to-memory), the outputs remain in the high-impedance state for the entire cycle.

#### enhanced page mode

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the SMJ44C251A to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as enhanced page mode. Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{a(C)}$  max (access time from  $\overline{CAS}$  low), if  $t_{a(CA)}$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{a(C)}$  or  $t_{a(CP)}$  (access time from rising edge of  $\overline{CAS}$ ).

Enhanced page mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row address setup, row address hold, and address multiplex is thus eliminated, and a memory cycle time reduction of up to  $3 \times \text{can}$  be achieved, compared to minimum  $\overline{\text{RAS}}$  cycle times. The maximum number of columns that may be accessed is determined by the maximum  $\overline{\text{RAS}}$  low time and page mode cycle time used. The SMJ44C251A allows a full page (512 cycles) of information to be accessed in read, write, or read-modify-write modes during a single  $\overline{\text{RAS}}$  low period using relatively conservative page mode cycle times.

During write-per-bit operations, the DQ pins are used to load the write-per-bit mask register described above under the  $\overline{W}$  pin description.



SGMS039 - JANUARY 1991

During block write operations, the DQ pins are used to load the on-chip color register during the load color register cycle and are also used as a write enable during Block Write cycles.

#### refresh

A refresh operation must be performed on each row at least once every eight milliseconds to retain data. Since the output buffer is in the high-impedance state (unless  $\overline{CAS}$  is applied), the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 512 row addresses with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power.

#### CAS-before-RAS refresh

CAS-before-RAS refresh is accomplished by bringing CAS low earlier than RAS. The external row address is ignored and the refresh address is generated internally.

#### GND(PIN 8)

This pin is reserved for the manufacturer's test operation. It is an input and should be tied to system ground to ensure proper device operation.

IMPORTANT: GND is not connected internally to V<sub>SS</sub>.

Table 1. Function Table

T Y		RAS FALL				CAS FALL	ADDR	ESS	DQ0-3		
P E <sup>†</sup>	CAS	TRG	w	DSF	SE	DSF	RAS	CAS	RAS	CAS‡ W	FUNCTION
R	L	Χ§	Х	Х	Х	Х	X	×	×	Х	CAS-before-RAS refresh
Т	Н	L	L	х	L	х	Row Addr	Tap Point	×	х	Register to memory transfer (Transfer Write)
Т	н	L	L	Н	х	х	Row Addr	Tap Point	×	×	Alternate Transfer Write (independent of SE)
Т	н	L	L	L	Н	×	Refresh Addr	Tap Point	×	×	Serial Write-mode enable (pseudo-Transfer Write)
Т	Ξ	L	н	L	X	х	Row Addr	Tap Point	x	х	Memory to register transfer (Transfer Read)
R	H	I	ا	L	X	L	Row Addr	Col Addr	Write Mask	Valid Data	Load and use write mask, write data to DRAM
R	н	Ι	L	L	х	Н	Row Addr	Col A2-A8	Write Mask	Addr Mask	Load and use write mask, Block Write to DRAM
R	π	Ξ	Ι	ال	×	٦	Row Addr	Col Addr	×	Valid Data	Normal DRAM read/write (non masked)
R	Ξ	Ι	н	٦	×	Н	Row Addr	Col A2-A8	×	Addr Mask	Block Write to DRAM (non masked)
R	н	н	Ξ	Н	Х	Н	Refresh Addr	×	х	Color Data	Load color register

<sup>†</sup> R = Random access operation; T = Transfer operation.



 $<sup>\</sup>ddagger$  DQ0-3 are latched on the later of  $\overline{W}$  or  $\overline{CAS}$  falling edge.

<sup>§</sup> X = Don't care.

Addr Mask = 1; write to address location enabled.

Write Mask = 1; write to I/O enabled.

#### random port to serial port interface




Figure 2. Block Diagram Showing One Random and One Serial I/O Interface

#### random-address space to serial-address space mapping

The 512 bits in each of the four data registers of the SAM are connected to the 512 column locations of each of the four random I/Os. Data can be accessed in or out of the SAM starting at any of the 512 data bit locations. This start location is selected by addresses A0 through A8 on the falling edge of  $\overline{\text{CAS}}$  during any transfer cycle. The SAM is accessed starting from the selected start address, proceeding from the lowest to the highest significant bits. After the most significant bit position (511) is accessed, the serial counter wraps around such that bit 0 is accessed on the next clock pulse. The selected start address is stored and used for all subsequent transfer cycles until  $\overline{\text{CAS}}$  is again brought low during any transfer cycle. Thus, the start address can be set once and  $\overline{\text{CAS}}$  held high during all subsequent transfer cycles and the start address point will not change regardless of data present on A0 through A8.

#### SMJ44C251A 262 144 BY 4-BIT MULTIPORT VIDEO RAM

SGMS039 - JANUARY 1991

#### transfer operations

As illustrated in Table 1, the SMJ44C251A supports four basic transfer modes of operation:

- 1. Normal Write Transfer (SAM to DRAM)
- 2. Alternate Write Transfer (independent of the state of SE)
- 3. Pseudo Write Transfer (switches serial port from serial out mode to serial in mode. No actual data transfer takes place between the DRAM and the SAM.)
- 4. Normal Read Transfer (transfer entire contents of DRAM to SAM)

#### transfer register select (TRG)

Transfer operations between the memory array and the data registers are invoked by bringing  $\overline{RG}$  low before  $\overline{RAS}$  falls. The states of  $\overline{W}$ ,  $\overline{SE}$ , and DSF, which are also latched on the falling edge of  $\overline{RAS}$ , determine which transfer operation will be invoked. (See Table 2.)

During read transfer cycles, TRG going high causes the addressed row of data to be transferred into the data register. Although the previous data in the data register is overwritten, the last bit of data appearing at SDQ before TRG goes high will remain valid until the first positive transition of SC after TRG goes high. The data at SDQ will then switch to new data beginning from the selected start, or *tap*, position.

#### transfer write enable (W)

In the register transfer mode,  $\overline{W}$  determines whether a read or a write transfer will occur. To perform a write transfer,  $\overline{W}$  and  $\overline{SE}$  are held low as  $\overline{RAS}$  falls. If  $\overline{SE}$  is high during this transition, no transfer of data from the data register to the memory array occurs, but the SDQs are put into the input mode. This allows serial data to be input into the SAM. An alternative way to perform the transfer write cycle is by holding DSF high on the falling edge of  $\overline{RAS}$ . In this way, the state of  $\overline{SE}$  is a Don't Care as  $\overline{RAS}$  falls. To perform a read transfer operation,  $\overline{W}$  is held high and  $\overline{SE}$  is a Don't Care as  $\overline{RAS}$  falls. This cycle also puts the SDQs into the read mode, allowing serial data to be shifted out of the data register. (See Table 2.)

#### column enable (CAS)

If  $\overline{\text{CAS}}$  is brought low during a control cycle, the address present on the pins A0 through A8 will become the new register start location. If  $\overline{\text{CAS}}$  is held high during a control cycle, the previous tap address will be retained from the last transfer cycle in which  $\overline{\text{CAS}}$  went low to set the tap address.

#### addresses (A0 through A8)

Nine address bits are required to select one of the 512 possible rows involved in the transfer of data to or from the data registers. The states of A0-A8 are latched on the fallling edge of  $\overline{RAS}$  to select one of 512 rows for the transfer operation.

To select one of the 512 positions in the SAM from which the first serial data will be accessed, the appropriate 9-bit column address (A0-A8) must be valid when CAS falls. However, the CAS and start (tap) position need not be supplied every cycle, only when changing to a different start position.

SGMS039 — JANUARY 1991

#### special function input (DSF)

In the write transfer mode, holding DSF high on the falling edge of  $\overline{RAS}$  permits use of an alternate mode of transfer write. This mode allows  $\overline{SE}$  to be high on the falling edge of  $\overline{RAS}$  without permitting a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.

#### serial access operation

Refer to Tables 2 and 3 for the following discussion on serial access operation.

#### serial clock (SC)

Data (SDQ) is accessed in or out of data registers on the rising edge of SC. The SMJ44C251A is designed to work with a wide range of clock duty cycles to simplify system design. Since the data registers comprising the SAM are of static design, there are no SAM refresh requirements and there is no minimum SC clock operating frequency.

#### serial data input/output (SDQ0-SDQ3)

SD and SQ share a common I/O pin. Data is input to the device when  $\overline{SE}$  is low during write mode and data is output from the device when  $\overline{SE}$  is low during read mode. The data in the SAM will be accessed in the direction from least significant bit to most significant bit. The data registers operate modulo 512. Thus, after bit 511 is accessed, the next bits to be accessed will be bits 00, 01, 02, and so on.

#### serial enable (SE)

The Serial Enable pin has two functions: first, it is latched on the falling edge of  $\overline{RAS}$ , with both  $\overline{TRG}$  and  $\overline{W}$  low to select one of the transfer functions (see Table 2). If  $\overline{SE}$  is low during this transition, then a transfer write occurs. If  $\overline{SE}$  is high as  $\overline{RAS}$  falls and DSF is low, then a write mode control cycle is performed. The function of this cycle is to switch the SDQs from the output mode to the input mode, thus allowing data to be shifted into the data register. NOTE: All transfer read and serial mode enable (pseudo transfer write) operations will perform a memory refresh operation on the selected row.

Second, during serial access operations,  $\overline{SE}$  is used as an SDQ enable/disable. In the write mode,  $\overline{SE}$  is used as an input enable.  $\overline{SE}$  high disables the input and  $\overline{SE}$  low enables the input. To take the device out of the write mode and into the read mode, a transfer read cycle must be performed. The read mode allows data to be accessed from the data register. While in the read mode,  $\overline{SE}$  high disables the output and  $\overline{SE}$  low enables the output.

IMPORTANT: While  $\overline{SE}$  is held high, the serial clock is NOT disabled. Thus, external SC pulses will increment the internal serial address counter regardless of the state of  $\overline{SE}$ . This ungated serial clock scheme minimizes access time of serial output from  $\overline{SE}$  low since the serial clock input buffer and the serial address counter are not disabled by  $\overline{SE}$ .

SGMS039 --- JANUARY 1991

**Table 2. Transfer Operation Logic** 

TRG	W	SE	DSF	MODE
L	L	L	X	Register to memory (write) transfer
L	L	X	Н	Alternate register to memory transfer
L	L	Н	L	Serial write mode enable
L	Н	X	L	Memory to register (read) transfer

NOTE: Above logic states are assumed valid on the falling edge of  $\overline{\text{RAS}}$ .

Table 3. Serial Operation Logic

LAST TRANSFER CYCLE	SE	SDQ
Alternate register to memory	Н	Input Disabled
Serial write mode enable†	L	Input Enable
Serial write mode enable†	Н	Input Disable
Memory to register	L	Output Enabled
Memory to register	Н	Hi-Z

<sup>†</sup>Pseudo transfer write

#### powerup

To achieve proper device operation, an initial pause of 200  $\mu$ s is required after power-up, followed by a minimum of eight  $\overline{RAS}$  cycles or eight  $\overline{CAS}$ -before- $\overline{RAS}$  cycles, a memory-to-register transfer cycle and two SC cycles.

#### SMJ44C251A 262 144 BY 4-BIT MULTIPORT VIDEO RAM

SGMS039 - JANUARY 1991

#### absolute maximum ratings over operating free-air temperature†

Voltage on any pin except DQ and SDQ (See Note 1)	– 1 V to 7 V
Voltage on DQ and SDQ (see Note 1)	$\dots$ – 1 V to V <sub>CC</sub>
Voltage range on V <sub>CC</sub> (see Note 1)	0 V to 7 V
Short circuit output current (per output)	50 mA
Power dissipation	1 W
Operating temperature range	- 55°C to 125°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

			MIN	МОИ	MAX	UNIT
VCC	Supply voltage	SMJ44C251A-1, SMJ44C251A-2	4.75	5	5.25	V
00	Cappiy voltage	SMJ44C251A-10, SMJ44C251A-12	4.5	5		•
VSS	Supply voltage			0		V
VIH	High-level input v	voltage	3.5		Vcc	٧
VIL	Low-level input v	oltage (see Note 2)	-1		0.5	٧
Тд	Operating free-ai	r temperature	- 55			°C
T <sub>C</sub>	Operating case to	emperature			125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



SGMS039 -- JANUARY 1991

#### electrical characteristics over full ranges of recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Voн	High level output voltage	IOH = -5 mA	2.4		٧
Vol	Low level output voltage (see Note 4)	I <sub>OL</sub> = 4.2 mA		0.4	٧
ΙL	Input leakage current	$V_I = 0$ to 5.8 V, $V_{CC} = 5$ V All other pins open		±1.0	μΑ
10	Output leakage current (see note 3)	V <sub>O</sub> = 0 to V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V		±10	μΑ

	PARAMETER			SMJ44C251A-1 SMJ44C251A-10	SMJ44C251A-2 SMJ44C251A-12	UNIT
				MIN MAX	MIN MAX	
ICC1	Operation current t <sub>C</sub> (RW) = Minimum		Standby	100	90	
ICC1A	t <sub>C</sub> (SC) = Minimum	_[	Active	110	100	}
ICC2	Standby current, All clocks = VCC	7	Standby	15	15	]
ICC2A	t <sub>C(SC)</sub> = Minimum	_}	Active	35	35	]
ICC3	RAS-only refresh current, tc(RW) = Minimum	7	Standby	100	90	
ICC3A	t <sub>C(SC)</sub> = Minimum	(see Note 5)	Active	110	100	mA
ICC4	Page mode current, t <sub>C</sub> (P) = Minimum		Standby	65	60	
ICC4A	tc(SC) = Minimum		Active	70	65	]
ICC5	CAS-before-RAS current, tc(RW) = Minimum	1	Standby	90	80	]
ICC5A	t <sub>C</sub> (SC) = Minimum		Active	110	100	]
ICC6	Data transfer current, t <sub>C(RW)</sub> = Minimum	]	Standby	100	90	
ICC6A	t <sub>C(SC)</sub> = Minimum		Active	110	100	]

NOTES: 3.  $\overline{\text{SE}}$  is disabled for SDQ output leakage tests.

- 4. The SMJ44C251A One Megabit Video Ram exhibits simultaneous switching noise as described in Texas Instruments' Advanced CMOS Logic Designer's handbook. This phenomenon exhibits itself upon the DQ pins when the SDQ pins are switched and upon the SDQ pins when DQ pin are switched. This may cause the VOL to exceed the data book limit for a short period of time, depending upon output loading and temperature. Care should be taken to provide proper termination, decoupling, and layout of the device to minimize simultaneous switching effects.
- 5. I<sub>CC</sub> (standby) vs I<sub>CCA</sub> (active) denotes the following:
  I<sub>CC</sub> (standby) denotes that the SAM port is inactive (standby) and the DRAM port is active (except for I<sub>CC2</sub>).
  I<sub>CCA</sub> (active) denotes that the SAM port is active and the DRAM port is active (except for I<sub>CC2</sub>).
  I<sub>CC</sub> is measured with no load on DQ or SDQ pins.

SGMS039 — JANUARY 1991

### capacitance over recommended ranges of supply voltage and operating temperature, f = 1 MHz (see Note 6)<sup>†</sup>

	PARAMETER	MIN MA	K UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		9 pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		9 pF
C <sub>i(W)</sub>	Input capacitance, write enable input		9 pF
C <sub>i(SC)</sub>	Input capacitance, serial clock		9 pF
C <sub>i(DSF)</sub>	Input capacitance, special function		9 pF
C <sub>i(SE)</sub>	Input capacitance, serial enable		9 pF
C <sub>i(TRG)</sub>	Input capacitance, transfer register input		9 pF
C <sub>o(O)</sub>	Output capacitance, SDQ and DQ		9 pF

<sup>†</sup> Capacitance is sampled only at initial design and after any major change.

NOTE 6:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V for SMJ44C251A-10 and SMJ44C251A-12, 5 V  $\pm$  0.25 V for SMJ44C251A-1 and SMJ44C251A-2. The bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating temperature (see Note 7)

NO.†	PARAMETER		TEST CONDITIONS	ALT.	SMJ44C251A-1 SMJ44C251A-10		SMJ44C251A-2 SMJ44C251A-12		UNIT
			CONDITIONS	STMBOL	MIN	MAX	MIN	MAX	
1	ta(C)	Access time from CAS	td(RLCL) = MAX	tCAC		25		30	ns
2	ta(CA)	Access time from column address	t <sub>d</sub> (RLCL) = MAX	tCAA		50		60	ns
3	ta(CP)	Access time from CAS high	td(RLCL) = MIN	tCAP		55		65	ns
4	ta(R)	Access time from RAS	td(RLCL) = MIN	†RAC		100		120	ns
5	ta(G)	Access time of Q from TRG low		tOEA		25		30	ns
6	ta(SQ)	Access time of SQ from SC high	C <sub>L</sub> = 50 pF	tSCA		30		35	ns
7	ta(SE)	Access time of SQ from SE low	C <sub>L</sub> = 50 pF	tSEA	- 1	20		25	ns
9	<sup>t</sup> dis(CH)	Random output disable time from CAS high (see Note 8)	C <sub>L</sub> = 100 pF	tOFF	0	20	0	20	ns
10	<sup>t</sup> dis(G)	Random output disable time from TRG high (see Note 8)	C <sub>L</sub> = 100 pF	tOEZ	0	20	0	20	ns
11	<sup>t</sup> dis(SE)	Serial output disable time from SE high (see Note 8)	C <sub>L</sub> = 50 pF	tSEZ	0	20	0	20	ns

<sup>†</sup> Numbering scheme intentionally skips numbers to allow for additional parameters specified in the SMJ44C251 data sheet.

NOTES: 7. Switching times assume C<sub>L</sub> = 100 pF unless otherwise noted (see Figure 3).

<sup>8.</sup> Disable times are specified when the output is no longer driven.

#### timing requirements over recommended ranges of supply voltage and operating temperature

NO.	PARAMETER	ALT. SYMBOL	SMJ44C251A-1 SMJ44C251A-10		SMJ44C251A-2 SMJ44C251A-12		UNIT	
			STMBOL	MIN	MAX	MIN	MAX	
12	tc(rd)	Read cycle time (see Note 9)	tRC	190		220		ns
13	tc(W)	Write cycle time	twc	190		220		ns
14	tc(rdW)	Read-modify-write cycle time	tRWC	250		290		ns
15	t <sub>C</sub> (P)	Page-mode read, write cycle time	tPC	60	(48385).Bis	70		ns
16	tc(RDWP)	Page-mode read-modify-write cycle time	tRWC	105		125		ns
17	tc(TRD)	Transfer read cycle time	tRC	190		220		ns
18	tc(TW)	Transfer write cycle time	twc	190		220		ns
18a	tc(TW)M	Transfer write cycle time, multiple transfer operation		320		350		ns
19	tc(SC)	Serial clock cycle time (see Note 10)	tscc	30		35		ns
20	tw(CH)	Pulse duration, CAS high	tCP	20		30		ns
21	tw(CL)	Pulse duration, CAS low (see Note 11)	tCAS	25	75 000	30	75 000	ns
22	tw(RH)	Pulse duration, RAS high	t <sub>RP</sub>	80		90		ns
23	tw(RL)	Pulse duration, RAS low (see Note 12)	tRAS	100	75 000	120	75 000	ns
23a	tw(RL)M	Pulse duration, RAS low, multiple transfer write operation		185		195		ns
24	tw(WL)	Pulse duration, $\overline{W}$ low	tWP	25		25		ns
25	tw(TRG)	Pulse duration, TRG low		25		30		ns
26	tw(SCH)	Pulse duration, SC high	tsc	10		12		ns
27	tw(SCL)	Pulse duration, SC low	tSCP	10		12		ns
28	t <sub>su(CA)</sub>	Column address setup time	tASC	0		0		ns
29	t <sub>su(SFC)</sub>	DSF setup time before CAS low		0		0		ns
30	t <sub>su(RA)</sub>	Row address setup time	t <sub>ASR</sub>	0		0		ns
31	t <sub>su</sub> (WMR)	W setup time before RAS low	twsR	0		0		ns
32	t <sub>su(DQR)</sub>	DQ setup time before RAS low (write mask operation)	tMS	0		0		ns
33	t <sub>su(TRG)</sub>	TRG setup time before RAS low	tTLS	0		0		ns
34	t <sub>su(SE)</sub>	SE setup time before RAS low (see Note 22)	tESR	0		0		ns
35	t <sub>su(SFR)</sub>	DSF setup time before RAS low		0		0		ns
36	t <sub>su(DCL)</sub>	Data setup time before CAS low	tosc	0		0		ns
37	t <sub>su(DWL)</sub>	Data setup time before W low	tDSW	0		0		ns
38	t <sub>su(rd)</sub>	Read command setup time	tRCS	0		_ 0		ns
39	t <sub>su(WCL)</sub>	Early write command setup time before CAS low	twcs	- 5		- 5		ns
40	t <sub>su</sub> (WCH)	Write setup time before CAS high	tCWL	25		30		ns
41	t <sub>su</sub> (WRH)	Write setup time before RAS high	tRWL	25		30		ns
42	t <sub>su(SDS)</sub>	SD setup time before SC high	tsps	3		3		ns

<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

NOTES: 9. All cycle times assume t<sub>t</sub> = 5 ns.

<sup>10.</sup> When the odd tap is used (tap address can be 0-511, and odd taps are 1,3,5, etc.), the cycle time for SC in the first serial data out cycle needs be 70 ns minimum.

<sup>11.</sup> In a read-modify-write cycle,  $t_{d(CLWL)}$  and  $t_{su(WCH)}$  must be observed. Depending on the user's transition times, this may require additional  $\overline{CAS}$  low time  $[t_{w(CL)}]$ .

In a read-modify-write cycle, t<sub>d</sub>(RLWL) and t<sub>SU(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time [t<sub>W</sub>(RL)].

# ADVANCE INFORMATION

#### timing requirements over recommended ranges of supply range and operating temperature (continued)†

NO.		PARAMETER		SMJ44C251A-1 SMJ44C251A-10	SMJ44C251A-2 SMJ44C251A-12		UNIT
110.		PARAMETER	SYMBOL	MIN MAX	MIN	MAX	]
43	th(CLCA)	Column address hold time after CAS low	†CAH	20	20		ns
44	th(SFC)	DSF hold time after CAS low		20	· 20		ns
45	th(RA)	Row address hold time after RAS low	t <sub>RAH</sub>	15	15		ns
46	th(TRG)	TRG hold time after RAS low	tTLH	15	15		ns
47	th(SE)	SE hold time after RAS low (see Note 22)	tREH	15	15		ns
48	th(RWM)	W hold time after RAS low	tRWH	15	15		ns
49	th(RDQ)	DQ hold time after RAS low (write mask operation)	tMH	15	15		ns
50	th(SFR)	DSF hold time after RAS low		15	15		ns
51	th(RLCA)	Column address hold time after RAS low (see Note 13)	t <sub>AR</sub>	45	45		ns
52	th(CLD)	Data hold time after CAS low	t <sub>DH</sub>	20	25		ns
53	th(RLD)	Data hold time after RAS low (see Note 13)	tDHR	45	50		ns
54	th(WLD)	Data hold time after W low	tDH	20	25		ns
55	<sup>t</sup> h(CHrd)	Read hold time after CAS (see Note 14)	tRCH	0	0		ns
56	<sup>t</sup> h(RHrd)	Read hold time after RAS (see Note 14)	tRRH	10	10		ns
57	<sup>t</sup> h(CLW)	Write hold time after CAS low	twch	30	35		ns
58	th(RLW)	Write hold time after RAS low (see Note 13)	twcr	50	55		ns
59	th(SDS)	SD hold time after SC high	tsdh	5	5		ns
60	th(SHSQ)	SQ hold time after SC high	tson	5	5		ns
61	td(RLCH)	Delay time, RAS low to CAS high	tCSH	100	120		ns
62	td(CHRL)	Delay time, CAS high to RAS low	tCRP	0	0		ns
63	td(CLRH)	Delay time, CAS low to RAS high	tRSH	25	30		ns
64	td(CLWL)	Delay time, CAS low to W low (see Notes 15 and 16)	tCWD	55	65		ns
65	td(RLCL)	Delay time, RAS low to CAS low (see Note 17)	†RCD	25 75	25	90	ns
66	td(CARH)	Delay time, column address to RAS high	tRAL	50	60		ns
67	td(RLWL)	Delay time, RAS low to W low (see Note 15)	t <sub>RWD</sub>	130	155		ns
68	td(CAWL)	Delay time, column address to $\overline{W}$ low (see Note 15)	tAWD	85	100		ns
69	td(RLCH)R	Delay time, RAS low to CAS high (see Note 18)	tCHR	25	25		ns
70	<sup>t</sup> d(CLRL)R	Delay time, CAS low to RAS low (see Note 18)	<sup>t</sup> CSR	10	10		ns
71	td(RHCL)R	Delay time, RAS high to CAS low (see Note 18)	<sup>t</sup> RPC	10	10		ns
72	<sup>t</sup> d(CLGH)	Delay time, CAS low to TRG high	<sup>t</sup> CTH	25	30		ns
73	<sup>t</sup> d(GHD)	Delay time, TRG high before data applied at DQ (see Note 15)		25	30		ns
74	td(RLTH)	Delay time, RAS low to TRG high	tRTH	90	95		ns

<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

NOTES: 13. The minimum value is measured when td(RLCL) is set to td(RLCL) min as a reference.

14. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.



<sup>15.</sup> Read-modify-write operation only.

<sup>16.</sup> TRG must disable the output buffers prior to applying data to the DQ pins.

<sup>17.</sup> Maximum value specified only to guarantee RAS access time.

<sup>18.</sup> CAS-before-RAS refresh operation only.

# timing requirements over recommended ranges of supply voltage and operating temperature (concluded)<sup>†</sup>

NO.		PARAMETER	ALT.	SMJ44C251A-1 SMJ44C251A-10	SMJ44C251A-2 SMJ44C251A-12	UNIT
110.		TANAMETEN	SYMBOL	MIN MAX	MIN MAX	
76	<sup>t</sup> d(RLSH)	Delay time, RAS low to first SC high after TRG high (see Note 19)	†RSD	130	140	ns
77	<sup>t</sup> d(CLSH)	Delay time, CAS low to first SC high after TRG high (see Note 19)	tCSD	40	45	ns
78	td(SCTR)	Delay time, SC high to TRG high (see Notes 19 and 20)	tTSL	15	20	ns
79	td(THRH)	Delay time, TRG high to RAS high (see Note 19)	tTRD	-10	<b>– 10</b>	ns
80	td(SCRL)	Delay time, SC high to RAS low (see Notes 21 and 22)	tSRS	10	20	ns
81	td(SCSE)	Delay time, SC high to SE high in serial input mode		20	20	ns
82	td(RHSC)	Delay time, RAS high to SC high (see Note 22)	tSRD	25	30	ns
83	td(THRL)	Delay time, TRG high to RAS low (see Note 23)	t <sub>TRP</sub>	tw(RH)	tw(RH)	ns
84	td(THSC)	Delay time, TRG high to SC high (see Note 23)	tTSD	35	40	ns
85	td(SESC)	Delay time, SE low to SC high (see Note 24)	tsws	10	15	ns
88	trf(MA)	Refresh time interval, memory	tREF	8		ms

† Timing measurements are referenced to VIL max and VIH min.

- NOTES: 19. Memory to register (read) transfer cycles only.
  - 20. In a transfer read cycle, the state of SC when TRG rises is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when TRG goes high.
  - 21. In a transfer write cycle, the state of SC when RAS falls is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when RAS goes low.
  - 22. Register to memory (write) transfer cycles only.
  - 23. Memory to register (read) and register to memory (write) transfer cycles only.
  - 24. Serial data-in cycles only.
  - 25. System transition times (rise and fall) are to be a minimum of 3 ns and a maximum of 50 ns.

#### PARAMETER MEASUREMENT INFORMATION





Figure 3. Load Circuit


SGMS039 — JANUARY 1991

#### read cycle timing



SGMS039 — JANUARY 1991

#### early write cycle timing



NOTE 26: See "Write Cycle State" Table for the logic state of "1", "2", "3", "4", and "5".

SGMS039 - JANUARY 1991

#### delayed write cycle timing tc(W) tw(RL) RAS tw(RH) td(RLCH) tΤ td(CLRH) tw(CL) td(CHRL) td(RLCL) CAS th(RA) f th(RLCA) tsu(CA) → tw(CH) tsu(RA) → - th(CLCA) A0-A8 Column tsu(SFR) → th(SFC) †su(SFC) th(SFR) DSF rtsu(TRG) TRG H-th(RWM) tsu(WRH) - td(GHD) tsu(WCH) th(RLW) tsu(WMR) th(CLW) <sup>t</sup>su(DWL) → tsu(DQR) tw(WL) H-th(RDQ) th(WLD) th(RLD) DQ 5

NOTE 26: See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".

#### SMJ44C251A 262 144 BY 4-BIT MULTIPORT VIDEO RAM

SGMS039 --- JANUARY 1991

#### write cycle state table

CYCLE	STATE						
<u> </u>	1	2	3	4	5		
Write mask load/use write DQs to I/Os	L	L	L	Write Mask	Valid Data		
Write mask load/use block write	L	н	L	Write Mask	ADDR Mask		
Load color register on later of $\overline{W}$ fall and $\overline{CAS}$ fall	Н	н	Н	Don't Care	Color Data		
Write mask disabled, block write to all I/Os	L	Н	Н	Don't Care	ADDR Mask		
Normal early or late write operation	L	L	Н	Don't Care	Valid Data		


SGMS039 -- JANUARY 1991

#### read-write/read-modify-write cycle timing tc(rdW) tw(RL) RAS td(CLRH) - tw(RH) td(RLCL) - td(CHRL) tw(CL) CAS th(RA) tsu(CA) ▶ - t<sub>w(CH)</sub> -▶ th(CLCA) tsu(RA) th(RLCA) A0-A8 th(SFR) t<sub>su(SFC)</sub> †tsu(SFR) th(SFC) DSF tsu(WCH) th(TRG) td(CAWL) - tsu(WRH) TRG th(WLG) th(RLW) tsu(TRG) th(CLW) - th(RWM) tsu(WMR) td(CLWL) tw(WL) $\overline{\textbf{W}}$ ta(CA) td(RLWL) th(WLD) ta(R) d- td(GHD) tsu(DQR) ← tsu(DWL) ta(C) – <sup>t</sup>h(RDQ) Valid DQ 5 Output **d**— tdis(G) ta(G)

NOTE 27: See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5". Same logic as delayed write cycle.

SGMS039 -- JANUARY 1991

#### enhanced page-mode read cycle timing




 $<sup>^\</sup>dagger$  Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent.  $^\ddagger$  Output may go from high-impedance state to an invalid data state prior to the specified access time.

NOTE 28: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edges of RAS and CAS to select the desired write mode (normal, block write, etc.).

SGMS039 — JANUARY 1991

#### enhanced page mode write cycle timing




† Referenced to CAS or W, whichever occurs last.

NOTES: 26. See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".

29. A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. TRG must remain high throughout the entire page-mode operation if the late write feature is used, to guarantee page-mode cycle time. If the early write cycle timing is used, the state of TRG is a Don't Care after the minimum period th(TRG) from the falling edge of RAS.

#### enhanced page-mode read-modify-write cycle timing



<sup>†</sup> Output may go from the high-impedance state to an invalid data state prior to the specified access time.


NOTES: 26. See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".

<sup>30.</sup> A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

SGMS039 -- JANUARY 1991


# 

#### CAS-before-RAS refresh




SGMS039 — JANUARY 1991

#### CAS-before-RAS refresh counter test timing




#### hidden refresh cycle timing



SGMS039 — JANUARY 1991

#### write-mode control pseudo write transfer timing

The write-mode control cycle is used to change the SDQs from the output mode to the input mode. This allows serial data to be written into the data register. The diagram below assumes that the device was originally in the serial read mode.




NOTES: 31. Random-mode Q outputs remain in the high-impedance state for the entire write-mode control.



<sup>32.</sup> SE must be high as RAS falls in order to perform a write-mode control cycle.

#### data register to memory timing, serial input enabled



NOTES: 33. Random mode Q outputs remain in the high-impedance state for the entire data register to memory transfer cycle. This cycle is used to transfer data from the data register to the memory array. Every one of the 512 locations in each data register is written into the corresponding 512 columns of the selected row. Data in the data register may proceed from a serial shift-in or from a parallel load from one of the memory array rows. The above diagram assumes that the device is in the serial write mode (i.e., SD is enabled by a previous write mode control cycle, thus allowing data to be shifted-in).

- 34. See "Register Transfer Function Table" for logic state of "1" and "3".
- 35. Successive transfer writes can be performed without serial clocks for applications requiring fast memory array clears.
- 36. SC transitions are not allowed between RAS low and TRG high.
- 37. For a multiple transfer write operation; a transfer read cycle needs to be done from the same row after the first transfer write is carried out, then do multiple transfer write for subsequent rows. See parameters to TW)M (#18a) and tw(RL)M (#23a).




#### SMJ44C251A 262 144 BY 4-BIT MULTIPORT VIDEO RAM

SGMS039 - JANUARY 1991

#### register transfer function table

		RAS	FALL		
FUNCTION	TRG	w	DSF (1)	SE (3)	
Register to memory transfer	L	L	X	L	
Register to memory transfer, alternate transfer write	L	L L	н	×	
Pseudo-transfer SDQ control, serial input enabled	L	L	L	н	
Memory to register transfer	L	Н	L	x	


#### alternate data register to memory timing



NOTES: 36. SC transitions are not allowed between RAS low and TRG high.

37. For a multiple transfer write operation; a transfer read cycle needs to be done from the same row after the first transfer write is carried out, then do multiple transfer write for subsequent rows. See parameters t<sub>C(TW)M</sub> (#18a) and t<sub>W(RL)M</sub> (#23a).

#### memory to data register transfer timing




NOTES: 38. Random mode (Q outputs) remain in the high-impedance state for the entire memory to data register transfer cycle. The memory to data register transfer cycle is used to load the data registers in parallel from the memory array. The 512 locations in each data register are written into from the 512 corresponding columns of the selected row. The data that is transferred into the data registers may be either shifted out or transferred back into another row.

39. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), thus allowing data to be shifted out of the registers. Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive transition of SC.




### serial data-in timing



The serial data-in (SD) cycle is used to input serial data into the data registers. Before data can be written into the data registers via SD, the device must be put into the write mode by performing a write mode control, or pseudo-transfer cycle. Transfer write cycles occurring between the write mode control cycle and the subsequent writing of data will not take the device out of the write mode. However, a transfer read cycle during that time will take the device out of the write mode and put it into the read mode, thus disabling the input of data. Data will be written starting at the location specified by the input address loaded on the previous transfer cycle.

While accessing data in the serial data registers, the state of  $\overline{TRG}$  is a Don't Care as long as  $\overline{TRG}$  is held high when  $\overline{RAS}$  goes low to prevent data transfers between memory and data registers.

### serial data-out timing



NOTE: 10. When the odd tap is used (tap addresses can be 0-511, and odd taps are 1,3,5 ... etc.), the cycle time for SC in the first serial data out cycle needs to be 40 ns minimum.

The serial data-out (SQ) cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer read cycle. Transfer write cycles occurring between the transfer read cycle and the subsequent shifting out of data will not take the device out of the read mode. But a write mode control cycle at that time will take the device out of the read mode and put it in the write mode, thus not allowing the reading of data.

While accessing data in the serial data registers, the state of  $\overline{TRG}$  is a Don't Care as long as  $\overline{TRG}$  is held high when  $\overline{RAS}$  goes low to prevent data transfers between memory and data registers.



General Information	1
Selection Guide	2
Alternate Source Directory	3
Glossary/Timing Conventions/Data Sheet Structure	4
Dynamic RAMs	5
Dynamic RAM Modules	6
EPROMs/OTPs/Flash EEPROMs	7
Application Specific Memories	8
Military Products	9
Datapath VLSI Products	10
Logic Symbols	11
Quality and Reliability	12
Electrostatic Discharge Guidelines	13
Mechanical Data	14

1)	General Information
2	Selection Guide
3	Alternate Source Directory
4	Glossary/Timing Conventions/Data Sheet Structure
5	Dynamic RAMs
6	Dynamic RAM Modules
7	EPROMs/OTPs/Flash EEPROMs
8	Application Specific Memories
9 7	Military Products
-10	Datapath VLSI Products
11-	Logic Symbols
12	Quality and Reliability
_13	Electrostatic Discharge Guidelines
14	Mechanical Data


## 

D3291, NOVEMBER 1989-REVISED JUNE 1990

- Interfaces Directly with the Intel 82385
   Cache Controller
- Access Time . . . 25 ns Max
- Fast Access Time Supports 33-MHz Intel ESCA 80386 Operation
- Configurable for 2-Way or Direct Mapped Arrays
- Contains Address Latches and Byte Contol
- Cascadable for Larger Caches
- Byte Parity Storage Bits
- Fully TTL Compatible

### description

The 'ACT2140A is a 147,456-bit static RAM with address latches and byte control that can be configured as 2-way 4K x 18 or direct mapped 8K x 18. The 'ACT2140A is fabricated using advanced silicon-gate CMOS technology for simple, high-speed interface with bipolar TTL



circuits. The 'ACT2140A was designed so that it will interface directly with the Intel 82385 cache controller. Significant reductions in memory component count, board area, and power dissipation can be achieved by using this device. When using the 2-way mode, two 'ACT2140As replace 16 4K x 4 static RAMs, two latches, eight bidirectional transceivers, and one AND gate.

The MODE input of the 'ACT2140A allows the device to be used as either a 2-way set associative or direct mapped data RAM. When MODE is tied high, the 'ACT2140A is configured as two banks of 4Kx 18 with common outputs as shown in logic diagram. When MODE is tied low, the 'ACT2140A is configured as one bank of 8K x 18 as shown in logic diagram.

The SN74ACT2140A is characterized for operation from 0°C to 70°C.

### for complete data sheet

The complete version of this data sheet and application information can be found in the *Cache Memory Management Data Book*, Literature #SCAD002. To obtain a copy of this data book, contact your local TI sales representative or call the TI Customer Response Center at 1-800-223-3200.

This device is covered by U.S. Patent 4,837,743.



D3291, NOVEMBER 1989-REVISED JUNE 1990

### **FUNCTION TABLES**

### TWO-WAY MODE (MODE = HIGH) 2 X 4K X 18 (see Note 1)

			INPUTS				1/	0		
CE	S0	Ŝ1	OEA	OEB	WEA	WEB	D0-D7, DP0	D8-D15, DP1	FUNCTION	
X	Н	Н	Х	X	Х	Х	HIGH-Z	HIGH-Z	DESELECT	
×	X	X	н	н	X	X	HIGH-Z	HIGH-Z	DISABLED OUTPUTS	
Х	X	X	L	L	X	×	HIGH-Z	HIGH-Z	DISABLED OUTPUTS	
L	L	Н	L	Н	Н	Н	OUTPUT	HIGH-Z	READ BANK A	
L	L	Н	Н	L	Н	Н	OUTPUT	HIGH-Z	READ BANK B	
L	н	L	L	Н	Н	Н	HIGH-Z	OUTPUT	READ BANK A	
L	Н	L	Н	L	Н	Н	HIGH-Z	OUTPUT	READ BANK B	
L	L	L	L	Н	Н	Н	OUTPUT	OUTPUT	READ BANK A	
L	L	L	Н	L	Н	Н	OUTPUT	OUTPUT	READ BANK B	
L.	L	Н	×	×	L.	Н	INPUT	HIGH-Z	WRITE BANK A	
L	L	н	X	×	Н	L	INPUT	HIGH-Z	WRITE BANK B	
L	Н	L	X	X	L	Н	HIGH-Z	INPUT	WRITE BANK A	
L	Н	L	X	, X	Н	L	HIGH-Z	INPUT	WRITE BANK B	
L	L	L	X	×	L	Н	INPUT	INPUT	WRITE BANK A	
L	L	L	X	X	Н	L	INPUT	INPUT	WRITE BANK B	
L	L	L	Х	X	L	L	HIGH-Z	HIGH-Z	INVALID WRITE	
Н	Х	Х	X	Х	X	X	HIGH-Z	HIGH-Z	DESELECT	

### DIRECT MODE (MODE = LOW) 8K x 18 (see Note 1)

			INPUTS				1/	0	
CE	S0	S <sub>1</sub>	OEA†	OEB†	WEAT	WEB†	D0-D7, DP0	D8-D15, DP1	FUNCTION
X	Н	Н	Х	×	X	X	HIGH-Z	HIGH-Z	DESELECT
X	X	X	Н	X	X	X	HIGH-Z	HIGH-Z	DISABLED OUTPUTS
X	X	Х	X	Н	X	X	HIGH-Z	HIGH-Z	DISABLED OUTPUTS
L	L	Н	Ĺ	L.	Н	н	OUTPUT	HIGH-Z	READ
L	н	L	L	L	Н	Н	HIGH-Z	OUTPUT	READ
L	L	L	L	L	Н	н	OUTPUT	OUTPUT	READ
L	L.	L	L	Н	Н	Н	OUTPUT	OUTPUT	INVALID READ
L	L	L.	Н	L	н	н	OUTPUT	OUTPUT	INVALID READ
L	L	Н	Х	×	L	Х	INPUT	HIGH-Z	WRITE
L	Н	L	X	X	L	X	HIGH-Z	INPUT	WRITE
L	L	L	X	Х	L	X	INPUT	INPUT	WRITE
L	L	Н	X	×	X	L	INPUT	HIGH-Z	WRITE
L	Н	L	X	Χ	X	L	HIGH-Z	INPUT	WRITE
L	L	L.	×	X	X	L	INPUT	INPUT	WRITE
Н	X	Х	Х	Х	X	X	HIGH-Z	HIGH-Z	DESELECT

† For compatibility with functionally equivalent devices, it may be necessary to wire  $\overline{OE}A$  to  $\overline{OE}B$  and  $\overline{WE}A$  to  $\overline{WE}B$  when MODE is tied low. NOTE 1: Address latches for A0-A11 are latched when input signal ALEN is low and transparent when ALEN is high. A12 is functional only when MODE = low is always transparent. A12 should be grounded in the 2-way mode.



## SN74ACT2150A 521 × 8 CACHE ADDRESS COMPARATOR

DW. JD. OR NT PACKAGE

D3183, NOVEMBER 1988-REVISED MARCH 1990

- Address to MATCH Valid Time
  - 'ACT2150A 20 ns MAX
  - 'ACT2150A 30 ns MAX
- 300-Mil 24-Pin Ceramic Side-Brazed or Plastic Dual-In-Line or Small Outline Packages
- 53 mA Typical Supply Current
- On-Chip Parity Generation and Checking
- Parity Error Output/Force Parity Error Input
- On-Chip Address/Data Comparator
- Asynchronous, Single-Cycle Reset
- Easily Expandable
- Fully Static
- Reliable Advanced CMOS Technology
- Fully TTL Compatible

#### (TOP VIEW) RESET 24 VCC A5∏ 2 23 A1 А4П 22 A0 3 АЗ∏ 21 A8 A2 5 20 A7 19 A6 D3П 6 DOL 7 18 D5 D1Γ 17 D4 8 D2[ 9 16 D7 ₩**П** 10 15 D6 PEI 14 MATCH 11 13 🛮 S GND∏ 12

### description

This 8-bit-slice cache address comparator consists of a high-speed 512 × 9 static RAM array, parity generator, parity checker, and 9-bit high-speed comparator. It is fabricated using N-channel silicon gate technology for high speed and simple interface with MOS and bipolar TTL circuits. The cache address comparator is easily cascadable for wider tag addresses or deeper tag memories. Significant reductions in cache memory component count, board area, and power dissipation can be achieved with this device.

When  $\overline{S}$  is low and  $\overline{W}$  is high, the cache address comparator compares the contents of the memory location addressed by A0-A8 with the data on D0-D7 plus generated parity. An equality is indicated by the high level on the MATCH output. A low-level output from  $\overline{PE}$  signifies a parity error in the internal RAM data.  $\overline{PE}$  is an N-channel open-drain output for easy OR-tying. During a write cycle ( $\overline{S}$  and  $\overline{W}$  low), data on D0-D7 plus generated even parity are written in the 9-bit memory location addressed by A0-A8. Also during write, a parity error may be forced by holding  $\overline{PE}$  low.

A  $\overline{\text{RESET}}$  input is provided for initialization. When  $\overline{\text{RESET}}$  goes low, all 512 × 9 RAM locations are cleared to zero (with valid parity) and the MATCH output is forced high. If an input word of zero is compared to any memory location that has not been written into since reset, MATCH will be high indicating that input data, plus generated parity, is equal to the reset memory location.  $\overline{\text{PE}}$  will be high for every addressed memory location after reset indicating no parity error in the RAM data. By tying a single data input pin high, this bit will function as a valid bit and a match will not occur unless sata has been written into the addressed memory location. When cascading in the width direction, only one bit needs to be tied high regardless of the address width.

The SN74ACT2150A operates from a single 5-V supply and is offered in a 24-pin 300-mil ceramic side-brazed or plastic dual-in-line packages and plastic "Small Outline" packages. The device is fully TTL compatible and is characterized for operation from 0°C to 70°C.



D3183, NOVEMBER 1988-REVISED MARCH 1990

### MATCH OUTPUT DESCRIPTION


# $\begin{aligned} \text{MATCH} &= V_{OH} \text{ if: } \underbrace{[\text{A0-A8}]}_{\text{EESET}} &= \text{D0-D7} + \text{parity,} \\ \text{or: } &= \underbrace{\overline{S}}_{\text{EV}_{IH}}, \\ \text{or: } &= V_{IL} \end{aligned}$

 $\begin{aligned} \text{MATCH} &= \text{V}_{OL} \text{ if: } [\text{A0-A8}] \neq \text{D0-D7} + \text{parity,} \\ & \text{with } \overline{\text{RESET}} = \text{V}_{IH}, \\ & \overline{\text{S}} = \text{V}_{IL}, \text{ and } \overline{\text{W}} = \text{V}_{IH} \end{aligned}$ 

### **FUNCTION TABLE**

OUTPU	TS	FUNCTION		
MATCH	PE	DESCRIPTION		
L	L	Parity Error		
L	Н	Not Equal		
Н	L	Undefined Error		
Н	Н	Equal		

### logic diagram (positive logic)



### for complete data sheet



## TMS2150A 512 × 8 CACHE ADDRESS COMPARATOR

DW, JD, OR NT PACKAGE

D2911, MARCH 1982-REVISED SEPTEMBER 1990

•	'ACT2150A is Recommended for New	
	Designs	

- Fast Address to Match Valid Delay Two Speed Ranges: 35 ns and 45 ns
- 512 × 9 Internal RAM
- 300-Mil 24-Pin Ceramic Side-Brazed or Plastic Dual-In-Line or Small Outline Packages
- Max Power Dissipation: 660 mW
- On-Chip Parity Generation and Checking
- Parity Error Output/Force Parity Error Input
- On-Chip Address/Data Comparator
- Asynchronous, Single-Cycle Reset
- Easily Expandable
- Fully Static
- Reliable SMOS (Scaled NMOS) Technology
- TTL- and CMOS Compatible Inputs and Outputs

(TOP VIEW)											
RESET	1	U 24	v <sub>cc</sub>								
A5[	2	23	A1								
A4[	3	22	] A0								
A3[	4	21	] A8								
A2[	5	20	] A7								
D3[	6	19	] A6								
D0[	7	18	] D5								
D1 [	8	17	] D4								
D2[	9	16	D7								
₩[	10	15	] D6								
PE[	11	14	MATCH								
GND[	12	13	] ទី								

### description

This 8-bit-slice cache address comparator consists of a high-speed 512 × 9 static RAM array, parity generator, parity checker, and 9-bit high-speed comparator. It is fabricated using N-channel silicon gate technology for high speed and simple interface with MOS and bipolar TTL circuits. The cache address comparator is easily cascadable for wider tag addresses or deeper tag memories. Significant reductions in cache memory component count, board area, and power dissipation can be achieved with this device.

When  $\overline{S}$  is low and  $\overline{W}$  is high, the cache address comparator compares the contents of the memory location addressed by A0-A8 with the data on D0-D7 plus generated parity. An equality is indicated by the high level on the MATCH output. A low-level output from  $\overline{PE}$  signifies a parity error in the internal RAM data.  $\overline{PE}$  is an N-channel open-drain output for easy OR-tying. During a write cycle ( $\overline{S}$  and  $\overline{W}$  low), data on D0-D7 plus generated even parity are written in the 9-bit memory location addressed by A0-A8. Also during write, a parity error may be forced by holding  $\overline{PE}$  low.

A  $\overline{\text{RESET}}$  input is provided for initialization. When  $\overline{\text{RESET}}$  goes low, all 512  $\times$  9 RAM locations are cleared and the MATCH output is forced high.

The cache address comparator operates from a single 5-V supply and is offered in a 24-pin 300-mil ceramic side-brazed or plastic dual-in-line packages and plastic "Small Outline" packages. The device is fully TTL compatible and is characterized for operation from 0°C to 70°C.

### for complete data sheet

The complete version of this data sheet and application information can be obtained by calling the DVP Applications Group at 214-997-5762.



### MATCH OUTPUT DESCRIPTION


 $\begin{array}{l} \text{MATCH} = \text{V}_{OH} \text{ if: } \underline{[\text{A0-A8}]} = \text{D0-D7} + \text{parity,} \\ \text{or: } \overline{\underline{\text{RESET}}} = \text{V}_{1L}. \\ \text{or: } \overline{\underline{\text{S}}} = \text{V}_{1H}, \end{array}$ or: W = VIL

 $\begin{aligned} \text{MATCH} &= \text{V}_{OL} \text{ if: } [\text{A0-A8}] \neq \text{D0-D7} + \text{parity,} \\ & \text{with } \overline{\text{RESET}} = \text{V}_{IH,} \\ & \overline{\text{S}} = \text{V}_{IL}, \text{ and } \overline{\text{W}} = \text{V}_{IH} \end{aligned}$ 

### **FUNCTION TABLE**

ОИТРИ	TS	FUNCTION		
MATCH	PE	DESCRIPTION		
L	L	Parity Error		
L	` H	Not Equal		
н	L	Undefined Error		
Н	Н	Equal		

### logic diagram (positive logic)



## SN74ACT2151, SN74ACT2153 1K × 11 CACHE ADDRESS COMPARATORS

N PACKAGE

D3105, SEPTEMBER 1987-REVISED MARCH 1990


- Fast Address to Match Delay
   ...22 ns Max
- On-Chip Address/Data Comparator
- On-Chip Parity Generator and Checking
- Parity Error Output, Force Parity Error Input
- Easily Expandable
- Choice of Totem-Pole ('ACT2151) or Open-Drain ('ACT2153) MATCH Output
- EPIC™ (Enhanced Performance Implanted CMOS) 1 µm Process
- Fully TTL-Compatible

### description

The 'ACT2151 and 'ACT2153 cache address comparators consist of a high-speed 1K × 11 static RAM array, parity generator, parity checker, and 12-bit high-speed comparator. They are fabricated using advanced silicon-gate CMOS technology for high speed and simple interface with bipolar TTL circuits. These cache address comparators are easily cascadable for wider tag addresses or deeper tag memories. Significant reductions in cache memory component count, board area, and power dissipation can be achieved with these devices. The 'ACT2151 has a totem-pole match output while the 'ACT2153 has an open-drain MATCH output for easy AND-tving.

If  $\overline{S}$  is low and  $\overline{W}$  is high, the cache address comparator compares the contents of the memory location addressed by A0-A9 with the data D0-D10

(TOP VIEW) RESET 28 VCC A4 🛛 2 27 A5 АЗ 🛛 з 26 A6 A2 [] 4 25 N A7 А1 П 5 24 A8 A0 [] 23 A9 6 D0 [] 7 22 D10 D1 🛮 8 21 D4 D2 [ 9 20 D5 D3 [] 10 19 D6 D9 **∏** 11 18 D7 12 17 D8  $\overline{\mathsf{W}}$ PE / 13 16 MATCH 15 N S GND [



**FN PACKAGE** 

plus generated parity. An equality is indicated by a high level on the MATCH output. A low-level output on  $\overline{PE}$  signifies a parity error in the internal RAM data.  $\overline{PE}$  is an N-channel open-drain output for easy OR-tying. During a write cycle ( $\overline{S}$  and  $\overline{W}$  low), data on D0-D10 plus generated odd parity are written in the 12-bit memory location addressed by A0-A10. ALso during write, a parity error may be forced by holding  $\overline{PE}$  low.

A reset input is provided for initialization. When  $\overline{\text{RESET}}$  is taken low, all 1K × 11 RAM locations are cleared to zero (with valid parity) and the MATCH output is forced high. If an input data word of zero is compared to any memory location that has not been written into since reset, MATCH will be high indicating that input data, plus generated parity, is equal to the reset memory location.  $\overline{\text{PE}}$  will be high after reset for every addressed memory location, indicating no parity error in the RAM data. By tying a single data input pin high, this bit will function as a valid bit and a match will not occur unless data has been written into the addressed memory location. When cascading in the width direction, only one bit must be tied high regardless of the address width.

EPIC is a trademark of Texas Instruments Incorporated.
These devices are covered by U.S. Patents 4,831,625 and 4,884,270.



## SN74ACT2151, SN74ACT2153 1K × 11 CACHE ADDRESS COMPARATORS

D3105, SEPTEMBER 1987-REVISED MARCH 1990

These cache address comparators operate from a single 5-V supply and are offered in 28-pin 600-mil plastic dual-in-line or PLCC packages.

The SN74ACT2151 and SN74ACT2153 are characterized for operation from 0°C to 70°C.

### MATCH OUTPUT DESCRIPTION

$$MATCH = V_{OH}$$
 if:  $(A0-A9) = D0-D10 + parity$ ,

or:  $\overline{RESET} = V_{IL}$ ,

or:  $\overline{S} = V_{IH}$ ,

or:  $\overline{W} = V_{1L}$ 

MATCH =  $V_{OL}$  if: (A0-A9)  $\neq$  D0-D10 + parity,

with  $\overline{RESET} = V_{IH}$ ,

 $\overline{S} = V_{IL}$ , and  $\overline{W} = V_{IH}$ 

### **FUNCTION TABLE**


	INPU	TS	OUTPU	TS	FUNCTION
W	ร	RESET	MATCH	PE	FUNCTION
			L	L	Parity error
١			L	Н	Not equal
Н	L	Н	Н	L	Undefined error
			Н	Н	Equal
L	L	Н	Н	IN	Write
X	Н	Н	Н	Н	Device disabled
X	X	L.	Н	t	Memory reset

<sup>&</sup>lt;sup>†</sup> The state of  $\overline{PE}$  is dependent on inputs  $\overline{W}$  and  $\overline{S}$ .

### for complete data sheet

## SN74ACT2152A, SN74ACT2154A 2K × 8 CACHE ADDRESS COMPARATORS

D3156, DECEMBER 1988-REVISED MARCH 1990




- Common I/O with Read Feature
- On-Chip Address/Data Comparator
- On-Chip Parity Generator and Checking
- Parity Error Output, Force Parity Error Input
- Easily Expandable
- Choice of Open-Drain or Totem-Pole MATCH Output
- EPIC™ (Enhanced Performance Implanted CMOS) 1-μm Process
- Fully TTL-Compatible


### description

The 'ACT2152A and 'ACT2154A cache address comparators consist of a high-speed 2K × 9 static RAM array, parity generator, parity checker, and 9-bit high-speed comparator. They are fabricated using advanced silicon-gate CMOS technology for high speed and simple interface with bipolar TTL circuits. These cache address comparators are easily cascadable for wider tag addresses or deeper tag memories. Significant reductions in cache memory component count, board area, and power dissipation can be achieved with these devices. The 'ACT2152A has a totem-pole MATCH output while the 'ACT2154A has an open-drain MATCH output for easy AND-tying.

If  $\overline{S}$  is low and  $\overline{W}$  and  $\overline{R}$  are high, the cache address comparator compares the contents of the memory location addressed by A0-A10 with the data D0-D7 plus generated parity. An equality is indicated by a high level on the



FN PACKAGE (TOP VIEW)



MATCH output. A low-level output on  $\overline{PE}$  signifies a parity error in the internal RAM data.  $\overline{PE}$  is an N-channel open-drain output for easy OR-tying. During a write cycle ( $\overline{S}$  and  $\overline{W}$  low), data on D0-D7 plus generated odd parity are written in the 9-bit memory location addressed by A0-A10. Also during write, a parity error may be forced by holding  $\overline{PE}$  low.

EPIC is a trademark of Texas Instruments Incorporated.

## SN74ACT2152A, SN74ACT2154A 2K×8 CACHE ADDRESS COMPARATORS

A read mode is provided with the 'ACT2152 and 'ACT2154, which allows the contents of RAM to be read at the D0-D7 pins. The read mode is selected when  $\overline{R}$  and  $\overline{S}$  are low, and  $\overline{W}$  is high.

A reset input is provided for initialization. When  $\overline{\text{RESET}}$  is taken low, all 2K  $\times$  9 RAM locations are cleared to zero (with valid parity) and the MATCH output is forced high. If an input data word of zero is compared to any memory location that has not been written into since reset, MATCH will be high indicating that input data, plus generated parity, is equal to the reset memory location.  $\overline{\text{PE}}$  will be high after reset for every addressed memory location, indicating no parity error in the RAM data. By tying a single data input pin high, this bit will function as a valid bit and a match will not occur unless data has been written into the addressed memory location. When cascading in the width direction, only one bit must be tied high regardless of the address width.

These cache address comparators operate from a single +5-V supply and are offered in 28-pin 600-mil ceramic side-brazed, plastic dual-in-line, or PLCC packages.

The 'ACT2152 and 'ACT2154 are characterized for operation from 0°C to 70°C.

### MATCH OUTPUT DESCRIPTION

$$\begin{split} \text{MATCH} &= \text{VOH if: } \underbrace{[\text{AO-A10}]}_{\text{RESET}} = \text{D0-D7} + \text{parity,} \\ \text{or: } & \overline{\text{S}} = \text{VIL,} \\ \text{or: } & \overline{\text{S}} = \text{VIH,} \\ \text{or: } & \overline{\text{W}} = \text{VIL} \end{split}$$
 
$$\\ \text{MATCH} &= \text{VOL if: } \underbrace{[\text{AO-A10}] \neq \text{D0-D7}}_{\text{MATCH}} + \text{parity,} \\ & \underbrace{\text{with } \overline{\text{RESET}}}_{\text{RESET}} = \underbrace{\text{VIH,}}_{\text{NH}}, \\ & \overline{\text{S}} = \text{VIL, and } \overline{\text{W}} = \text{VIH} \end{split}$$

#### **FUNCTION TABLE**

	- 11	NPUT	S	OUTPUT	rs	I/O	F1110F1011
$\overline{\mathbf{W}}$	R	ร	RESET	МАТСН	PE	D0-D7	FUNCTION
Н	L	L	Н	L	Н	Output	Read
				L	L		Parity error
Н	Н	L	Н	L	н	Input	Not equal
				н	L		Undefined error
				н	Н		Equal
L	X	L	Н	Н	IN	Input	Write
Х	Х	Н	Н	Н	Н	Hi-Z	Device disabled
X	Х	Х	L	Н	†	t	Memory reset

<sup>&</sup>lt;sup>†</sup>The state of these pins is dependent on inputs  $\overline{W}$ ,  $\overline{R}$ , and  $\overline{S}$ .


### for complete data sheet

D3076, NOVEMBER 1988-REVISED JUNE 1990

- Address to MATCH Time . . . 22 ns Max
- Supports Motorola MC68030 Cache Burst Fill with No Added Wait States
- Upward Compatibility for Motorola MC68030 Speed Upgrades
- Cache Data RAM with Parity and Internal Burst Counter
- Dirty Bit Storage Capability for Use in Copy-Back Caches
- Separate I/O Supports Copy-Back
- Easily Expandable in Depth and Width
- Reliable Advanced CMOS Technology
- Fully TTL Compatible

### description

The 'ACT2155 burst cache address comparator/data RAM consists of a high-speed 2K × 9 static RAM array, 2-bit burst counter and control circuitry, parity generator, parity checker, and 8-bit high-speed comparator. The 'ACT2155



NC-No internal connection

is fabricated using advanced silicon-gate CMOS technology for high speed and simple interface with bipolar TTL circuits. The 'ACT2155 provides a valuable building block for building fast, efficient caches. By combining this device with programmable logic, a cache can be constructed that specifically addresses the individual system requirements. Significant reductions in cache memory component count, board area, and power dissipation can be achieved by using this device.

The 'ACT2155 was designed to be used as the tag comparator and data RAM necessary to provide a cache that supports the burst-fill requirement of the Motorola MC68030 microprocessor. The 'ACT2155 directly interfaces with the Motorola MC68030 providing four long words to the processor in four clock cycles. By interfacing directly with the processor, at least 10 ns in delay time is saved when comparing this solution with discrete designs. Even though the 'ACT2155 is designed for use with the Motorola MC68030 processor, it can be used with other processors to implement write-through or copy-back class caches.

### PARTIAL FUNCTION TABLE

		INPUT	s			OUT	PUTS		CHNOTION		
S	W	RESET	ŌĒ	FMHB	MATHA†	MATBE	PE/(I/O)	Q0-Q7	FUNCTION		
X	Х	Х	Х	Н	Н	Н	‡	‡	Force MATHA and MATBE unconditionally high		
Н	X	X	Х	Χ	Н	Н	Disabled	Hi-Z	Deselect. Inhibits write, read, and compare.		
					H or L	H or L	L		Parity error		
L	Н	Н	X	L	L	L	Н	‡	Not equal		
					Н	Н	Н		Equal		
Х	Н	L	Х	Х	Н	Н	Disabled	Hi-Z	Memory reset unconditionally		
L	L	Н	Н	X	Н	Н	Input	Hi-Z	Write, Low on PE forces parity error.		
L	L	Н	L	X	Н	Н	Input	Low	Write. Low on PE forces parity error.		
L	Н	Н	L	Х	‡	‡	Enabled	Enabled	Read		

<sup>&</sup>lt;sup>†</sup>During the burst mode, MATHA is forced high.


These devices are covered by U.S. Patents 4,831,625; 4,858,182; 4,884,270; and additional patents pending.



Copyright © 1990, Texas Instruments Incorporated

<sup>&</sup>lt;sup>‡</sup>The state of these pins is dependent on inputs shown as irrelevant (X).

### logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984.

### for complete data sheet

## SN74ACT2156 16K × 4 BURST CACHE ADDRESS COMPARATOR/DATA RAM

D3412, APRIL 1990-REVISED JUNE 1990



- Supports Motorola MC68030 Cache Burst Fill with Direct Interface
- Cache Data RAM with Parity and Internal Burst Counter
- Dirty Bit Storage Capability for Use in Copy-Back Caches
- Separate I/O Supports Copy-Back
- Easily Expandable in Depth and Width
- Reliable Advanced CMOS Technology
- Fully TTL Compatible

### description

The 'ACT2156 burst cache address comparator/ data RAM consists of a high-speed 16K x 5 static RAM array, 2-bit burst counter and control circuitry, parity generator, parity checker, and 4-bit

**FN PACKAGE** (TOP VIEW) COMP3 S S W OE FMHB 00 01 03 03 3 2 1 44 43 42 41 40 VCC 4 ∨cc 🏻 Q0  $V_{CC}$ 38 🛚 9 Q1 A13 37 A12 10 36 Q2 Q3 A11 11 35 A10 ∏ 12 GND 34 N GND 13 GND ззП Α9 14 MATHA 32 N **A8** □ 15 30 ∏ PE Α7 16 A6 Vcc 29 ∏ 18 19 20 21 22 23 24 25 26 27 28 

high-speed comparator. The 'ACT2156 is fabricated using advanced silicon gate CMOS technology for high speed and simple interface with bipolar TTL circuits. The 'ACT2156 provides a valuable building block for building fast efficient caches. By combining this device with programmable logic, a cache can be constructed that specifically addresses the individual system requirements. Significant reductions in cache memory component count, board area, and power dissipation can be achieved by using this device.

The 'ACT2156 was designed to be used as the tag comparator and data RAM necessary to provide a cache that supports the burst fill requirement of the Motorola MC68030 microprocessor. The 'ACT2156 directly interfaces with the MC68030 providing four long words to the processor in four clock cycles. By interfacing directly with the processor, about 10 ns in delay time is saved when comparing this solution with discrete designs. Even though the 'ACT2156 is designed for use with the MC68030 processor, it can also be used with other processors to implement write-through or copy-back class caches.

The SN74ACT2156 is characterized for operation from 0°C to 70°C.

### operation as an address comparator

The 'ACT2156 compares the contents of the memory location addressed by A0-A13 with the address bits applied at D0-D3. An equality is indicated by a high level on the MATBE and MATHA outputs. A low-level output on  $\overline{PE}$  signifies a parity error in the addressed internal RAM data. During a write cycle, address bits on D0-D3 plus generated odd parity are written in the 5-bit memory location addressed by A0-A13. Also during write, a parity error may be forced for diagnostic purposes by holding  $\overline{PE}$  low.

### operation in the burst mode

The 'ACT2156 contains burst control circuitry consisting of a 2-bit wrap-around counter, a mux, and a Burst Control Register (BCR). The BCR controls a mux which selects A0 and A1 from either the input terminals or the 2-bit counter. When CBREQ or CBACK is high, the BCR is asynchronously reset and inputs A0 and A1 drive the RAM. On the next falling edge of PCLK after STERM is taken low, the BCR is set and the counter bits (CA0

This device is covered by U.S. Patents 4,831,625; 4,858,182; 4,884,270; and additional patents pending.



## 16K × 4 BURST CACHE ADDRESS COMPARATOR/DATA RAM

D3412, APRIL 1990-REVISED JUNE 1990

and CA1) drive the RAM. At the same time that the BCR is set (STERM low and a PCLK falling edge), the binary value of A0 and A1 in the counter is incremented. The counter can be held at any count by taking STERM high as long as BCR remains set. When the BCR is set, MATHA is forced high.

### operation as a data RAM

The 'ACT2156 can be used as a 16K  $\times$  4 data RAM with separate I/O, a four-word burst mode and parity generation and checking. When using this device as a data RAM, the FMHB input should be tied high to prevent MATHA and MATBE from switching.

### using the 'ACT2156 with the MC68030

The 'ACT2156 interfaces with the Motorola MC68030 through use of 'ACT2156 input signals, STERM, CBREQ, PCLK, and CBACK, and output signals MATBE and MATHA. Match outputs MATBE and MATHA can be tied directly to processor inputs BERR and HALT, respectively. As long as the requested information is in cache, the BERR and HALT signals remain high. When a miss occurs (MATBE and MATHA low), BERR and HALT are driven low simultaneously causing the bus cycle to be retried (rerun). A high level applied at the FMHB input forces MATBE and MATHA high to prevent continuous rerun.

The 'ACT2156 was designed to be used as the tag comparator and data RAM necessary to provide a cache that meets the Motorola MC68030 internal cache burst fill requirement by supplying four long words to the processor in four clock cycles. When the MC68030 requests a burst fill, a single address is supplied. If the requested information is in the external cache, the 'ACT2156 will indicate a hit. If STERM is low, address bits A1-A0 (A3-A2 from the processor) will be incremented on each PCLK falling edge and the MATBE output will indicate a hit or a miss. If a miss occurs, MATBE will drive BERR low causing the MC68030 to abort the burst cycle and to run with the data it received. MATHA is held high during a burst by the BCR. The timing diagram in Figure 9 shows burst mode operation.

The 'ACT2156 internal counter can also be used when writing tag and data into the cache, when the burst fill is done from main memory. When STERM is taken high (inserting processor wait states), the 2-bit counter is held at the present count. The counter will continue to increment on the first PCLK falling edge after STERM returns low. When CBACK or CBREQ returns high, the mux will select input pins A0 and A1 to drive the RAM. Figure 10 shows a MC68030 burst request with data in main memory. For more information on using the 'ACT2156 with the MC68030, see the "SN74ACT2155/56 Cache Enhances MC68030 Processor Performance" applications note.

### cascading the 'ACT2156

The 'ACT2156 is easily cascaded in width and depth. Wider addresses can be compared by driving the A0-A13 inputs of each device with the same index and applying the additional address bits to the D0-D3 inputs. The chip select inputs allow the 'ACT2156 to be cascaded in depth. When a device is deselected, the MATHA and MATBE outputs are driven high. It should be noted that a decoder can be used to drive the select inputs, since the propagation delay from select to match is much faster than from address to match. MATHA and MATBE are open-drain outputs for easy wired logic. Through the use of the chip select inputs, the 'ACT2156 can also be cascaded for a deeper cache data buffer. Figure 12 shows the 'ACT2156 cascaded.

### for complete data sheet




D3326, JANUARY 1990-REVISED JUNE 1990

- Fast Address to Match Delay . . . 20 ns Max
- Totem-Pole and Open-Drain Match Outputs
- On-Chip Address/Data Comparator
- On-Chip Parity Generation and Checking
- Direct 68030 Interface
- Reliable Advanced CMOS Technology
- Fully TTL Compatible

### description

The 'ACT2157 cache address comparator consists of a high-speed 2Kx 18 static RAM array, parity generators, parity checkers, and 18-bit high-speed comparator. It is fabricated using advanced silicon-gate CMOS technology for high-speed and simple interface with bipolar TTL circuits. This cache address comparator is easily cascaded for wider tag addresses or deeper tag memories. Significant reductions in cache memory component count, board area, and power dissipation can be achieved with this device.



When  $\overline{S}$  is low and  $\overline{W}1$ ,  $\overline{W}2$ , and  $\overline{R}$  are high, the cache address comparator compares the contents of the memory location addressed by A0-A10 with the applied D0-D15 plus generated byte parity. An equality is indicated by a high level on the MATCH1, MATCH2, and MATCH3 outputs.

The 'ACT2157 is provided with two write inputs,  $\overline{W}1$  and  $\overline{W}2$ . When  $\overline{S}$  is low, bytes D0-D7 are written into the addressed location by asserting  $\overline{W}1$  (low) and bytes D8-D15 are written by asserting  $\overline{W}2$  (low). By asserting both  $\overline{W}1$  and  $\overline{W}2$  at the same time, D0-D15 is written into the addressed memory location. During a write cycle, parity is generated, and stored for each byte written.

### 'ACT2157 parity protection

Byte parity protection is included in the 'ACT2157 to provide a highly reliable cache directory. For any memory location addressed by A0-A10,  $\overline{PE}$  will be low if a parity error occurs in either D0-D7 or D8-D15.  $\overline{PE}$  is an open-drain output for easy OR-tying. For test purposes, a parity error can be forced in byte D0-D7 or D8-D15 by forcing  $\overline{PE}$  low when  $\overline{W}1$  or  $\overline{W}2$  are low, respectively. A parity error is forced in both bytes by forcing  $\overline{PE}$  low when both  $\overline{W}1$  and  $\overline{W}2$  are asserted.

### reading the data RAM

A read mode is provided with the 'ACT2157 and allows the contents of RAM to be read at the D0-D15 pins. The read mode is selected when  $\overline{R}$  and  $\overline{S}$  are low and  $\overline{W}1$  and  $\overline{W}2$  are high. When using the 'ACT2157 as a data RAM, the FMHB input should be tied high to provide better noise immunity.

### initialization

A reset input is provided for initialization. When RESET is taken low, all 2K x 18 RAM locations are cleared to zero (with valid parity) and the match outputs are forced high. If an input at D0-D15 of zero is compared to any memory location that has not been written into since reset, MATCH1, MATCH2, and MATCH3 will be high

This device is covered by U.S. Patents 4,831,625; 4,858,182; 4,884,270; and additionall patents pending.



## SN74ACT2157 2K × 16 CACHE ADDRESS COMPARATOR/DATA RAM

D3326, JANUARY 1990-REVISED JUNE 1990

indicating that D0-D15 plus generated parity is equal to the reset memory location.  $\overline{PE}$  will be high for every addressed memory location after reset indicating no parity error in the RAM data. By tying a single data input pin high, this bit will function as a valid bit and a match will not occur unless data has been written into the addressed memory location. When cascading in the width direction only, one bit needs to be tied high regardless of the address width.

## cascading the 'ACT2157

The 'ACT2157 is easily cascaded in width and depth. Wider addresses can be compared by driving the A0-A10 inputs of each device with the same index and applying the additional address bits to the D0-D15 inputs. The select  $(\overline{S})$  input allows these devices to be cascaded in depth. When a device is deselected, the match outputs are driven high. It should be noted that a fast decoder can be used to drive the select inputs since the propagation delay from select to match is much faster than from address to match. MATCH1 and MATCH2 are open-drain outputs for easy wire tying. Figure 11 shows the 'ACT2157 cascaded.

### cache coherency through bus watching

When implementing cache designs, the problem of cache coherency is usually a concern. One solution to this problem is to implement bus watching using the 'ACT2157. By storing the same tags in the bus watcher RAM as is stored in the cache tag RAM, the bus watcher will indicate a hit every time a cached address passes down the main address bus. If cached data is being modified in main memory, the index can be passed to the cache tag and bus watcher RAM for invalidation. Figure 12 shows a typical bus watcher implementation.

### using the 'ACT2157 with the MC68030

The 'ACT2157 has two open-drain match outputs for direct interface with the Motorola MC68030. By tying the outputs MATCH1 and MATCH2 directly to MC68030 inputs BERR and HALT, a two-cycle synchronous read may be easily achieved. A two-cycle access can be accomplished by using control logic that assumes a cache hit will occur every time an access is started for cacheable data. This is accomplished by asserting the MC68030 input signal STERM at the beginning of the access cycle. As long as the requested information is in cache, the BERR and HALT signals remain high. When a miss occurs (MATCH1 and MATCH2 low), BERR and HALT are driven low simultaneously causing the bus cycle to be retried (rerun). The FMHB input of the 'ACT2157 is provided so that MATCH1 and MATCH2 can be forced high. This function is used to prevent continuous rerun when the processor retries an access. FMHB could also be used during noncacheable accesses (see Figure 13).

### copy-back caches

The 'ACT2157 can be used in write-through cache designs where writes to cache are immediately sent to main memory, or in copy-back cache designs where a cache write initially only modifies the cache and can later be copied back to main memory. Copy-back caches have an advantage in that the number of writes to main memory are reduced, thereby reducing bus traffic. To implement a copy-back cache, a dirty bit is needed that indicates whether or not the data is modified from that in main memory. The dirty bit is set to 1 when the cache data is modified. Data is only copied back if the dirty bit is set, otherwise it is simply overwritten. The read feature of the 'ACT2157 allows it to be used in copy-back cache designs. It should be noted, however, that the dirty bit must be stored in an external RAM. Figure 14 shows the 'ACT2157 in a copy-back application.

### for complete data sheet



## SN74ACT2158, SN74ACT2159 8K × 9 CACHE ADDRESS COMPARATORS/DATA RAMS

**FN PACKAGE** (TOP VIEW)

18 19 20 21 22 23 24 25 26 27 28

3 2 1 44 43 42 41 40

D3281, MAY 1990-REVISED JUNE 1990

D5 D6

Vcc

PE зз П

Q6

Q7

GND 32 Q5

MATCH

38 D7

37


36 F D8

35

34 F

30

29 F



- 8K × 10 Internal Static RAM
- On-Chip Address/Data Comparator
- Read Feature with Separate I/O
- Word Reset Function for Single Entry Invalidation
- On-Chip Parity Generator and Checking
- Easily Expandable in Width and Depth
- Choice of Open-Drain ('ACT2159) or Totem-Pole ('ACT2158) MATCH Output
- Fully TTL Compatible

## description

The 'ACT2158 and 'ACT2159 cache address comparators consist of a high-speed 8K x 10 static

are easily cascaded for greater address width and/or depth.

RAM array, parity generator, parity checker, and 10-bit high-speed comparator. They are fabricated using advanced silicon gate CMOS technology for high speed and simple interface with bipolar TTL circuits. A single 'ACT2158 or 'ACT2159 can provide comparison for 8192 addresses of 22 bits each. In addition, these devices

Significant reductions in cache memory component count, board area, and power dissipation can be achieved with these devices. The 'ACT2158 has a totem-pole MATCH output while the 'ACT2159 has an open-drain MATCH output for wire AND-tying. These devices operate from a single 5-V power supply.

ООП

D1 🖺 9

рз П

V<sub>CC</sub> 12

Q0 ∏ 15

Q1 1 16

Q2 Π

11

D2 10

D4 13

GND 14

The SN74ACT2158 and SN74ACT2159 are characterized for operation from 0°C to 70°C.

## **FUNCTION TABLE**

		INP	UTS				OUTPUT	'S	FUNCTION
W	ŌĒ	S	ร	RESET	WR	MATCH	PE	Q0-Q8	FUNCTION
L	Х	Н	L	Н	Н	L	IN	HI-Z	Write
Н	L	Н	L	Н	Н	Active	нt	Output	Read
						L	L		Parity Error
						L	Н	Hi-Z	Not Equal
Н	X	Н	L	Н	Н	Н	L	or Active	Undefined Error
						Н	Н	Active	Equal
Н	X	Н	L	L	X	L	Н	‡	Memory Reset (Selected)
Н	X	L	X	L	X	Н	Н	HI-Z	Memory Reset (Deselected)
Н	Х	Х	Н	Ŀ	X	Н	Н	HI-Z	Memory Reset (Deselected)
Н	X	Н	L	Н	L	L	IN	‡	Word Reset
×	X	L	X	Н	X	Н	Н	HI-Z	Device Disabled
X	X	X	Н	Н	X	Н	Н	HI-Z	Device Disabled

<sup>†</sup> If a parity error exists in the addressed data, PE will be low.

These devices are covered by U.S. Patents 4,831,625; 4,858,182; 4,860,262; 4,884,270; and additional patents pending.




<sup>‡</sup> The state of these pins is dependent on input  $\overline{OE}$ .

## SN74ACT2158, SN74ACT2159 $8K \times 9$ CACHE ADDRESS COMPARATORS/DATA RAMS

D3281, MAY 1990-REVISED JUNE 1990

### logic symbols†



<sup>†</sup> These symbols are in accordance with IEEE Std 91-1984.

### for complete data sheet

## 

[] 5

Π6

Α6

Α7

**A8** 

A9 [] 8 GND [] 9

RESET 10

LRU-W ] 11

**吊** 12

WR [] 13

D3365, JANUARY 1990-REVISED JUNE 1990

29 ∏

28 T D2

27 D3

26 V<sub>CC</sub>

23 **☐** GND

21 BANK

22 | PE

25 ☐ MATCH1


24 MATCH2

D1

FM PACKAGE (TOP VIEW)

0

BSEL



- 2-Way Architecture Significantly Improves Hit Rate
- Implements LRU Replacement Allgorithm
- Useful for Bus Watching
- On-Chip Parity Generator and Checker
- Easily Expandable in Depth and Width
- Reliable Advanced CMOS Technology
- Fully TTL Compatible

### description

The SN74ACT2160 is a valuable building block for implementing fast two-way set associative caches. This device consists of two separate

8K x 5 RAMs for tag and parity storage, an 8K x 1 LRU RAM, two high-speed comparators, and the control circuitry necessary to give the designer the freedom to determine how this device will be used. The SN74ACT2160 also includes single-entry invalidation circuitry and parity generation and checking for ease of design and high system reliability.

The SN74ACT2160 is fabricated using advanced silicon-gate CMOS technology for high speed and simple interface with bipolar TTL circuits. By combining the SN74ACT2160 with programmable logic, a cache can be constructed that specifically addresses the individual system requirements. Significant reductions in cache memory component count, board area, and power dissipation can be achieved by using this device.

### direct-mapped versus two-way set associative caches

A cache memory is a small high-speed memory that is used to store a portion of the data found in the larger main memory to achieve optimum processor performance and to reduce main memory bus traffic. Since the cache memory is smaller than the main memory, only part of the address, the least significant bits referred to as the index, is used to address the cache memory. The most significant address bits, called the tag, are stored along with the cache data and are used to identify what data is stored in an indexed location. When the processor requests data, the index portion of the processor address points to a word of data in the cache-data RAM and to a tag in the cache tag RAM. If the upper portion of the processor address is equal to the stored tag, a cache hit is said to occur and the cached data can be immediately sent to the processor.

In a direct-mapped or one-way set associative cache, only one data word and tag exist in cache for each index. This means that when the processor requests data, only one cache memory location can contain the requested data. Also, if the requested data is not in the cache and the cache is updated, the data in the indexed cache memory location will be written over regardless of how recently it has been used.

In a two-way set associative cache, two data words and tags exist for each index. This means that the requested data can reside in one of two cache locations. When a miss occurs and the cache is updated, the least recently used data can be written over. As would be expected, studies have shown that the hit rate improves significantly when using a two-way cache design over a one-way or direct-mapped cache design. Through use of the 'ACT2160, the logic complexity and parts count usually associated with a two-way cache are greatly reduced.

This device is covered by U.S. Patents 4,831,625; 4,837,743; 4,858,182; 4,860,262; 4,884,270; and additional patents pending.



## SN74ACT2160 8K × 4 2-WAY CACHE ADDRESS COMPARATOR/DATA RAM

D3365, JANUARY 1990-REVISED JUNE 1990

### address comparison

The 'ACT2160 compares the contents of the memory location addressed by A0-A12 with the address bits (or tag) applied at D0-D3. An equality is indicated by a high level on the MATCH1 or MATCH2 outputs. MATCH1 is high when the applied tag is equal to the stored tag in bank 1. MATCH2 is high when the applied tag is equal to the stored tag in bank 2.

### writing to the cache tag RAMs

The manual/auto  $(\overline{M}/A)$  input on the 'ACT2160 provides two methods of selecting which tag bank will be written to when the write input  $(\overline{W})$  is taken low. When  $\overline{M}/A$  is low, the bank select input (BSEL) selects the bank to be written to. BSEL low selects bank 1 and BSEL high selects bank 2. When  $\overline{M}/A$  is high, the least recently used (LRU) circuitry automatically selects the bank written to when  $\overline{W}$  is taken low.

### writing to the cache data RAMs

When a read or a write miss occurs and the cache is updated, the BANK output will indicate which bank the data should be written to. If BANK is low, bank 1 should be written to. If BANK is high, bank 2 should be written to. When writing a tag with  $\overline{M}/A$  low, the BANK output will not indicate which bank is being selected by the BSEL input. BANK is the output of the internal  $8K \times 1$  LRU RAM. When a write hit occurs, the match outputs will indicate which data bank to write to.

## LRU replacement circuitry

A concept commonly referred to in cache design is the property of locality. An aspect of the property of locality says that the information currently in use is likely to be used again soon. Based on this property, it is desirable to replace the information that has not been used recently when writing to cache. With a set size of two, this is easily done using one bit to indicate which of the two addressed locations is oldest or least recently used. The 'ACT2160 contains an 8K x 1 RAM and the necessary circuitry to implement the LRU replacement algorithm.

The  $\overline{M}/A$  input allows the user to choose between automatic LRU and manual replacement. When  $\overline{M}/A$  is high, the LRU RAM output selects which bank to write to. When the LRU bit for a given address is low, a write pulse will write D0-D3 to bank 1. When the LRU bit for a given address is high, a write pulse will write D0-D3 to bank 2. The LRU RAM is updated every time a write, a match (with LRU-W signal), or a word reset occurs.

When a write occurs with  $\overline{M}/A$  high, the addressed LRU bit is inverted and written back in so that the next write with  $\overline{M}/A$  high to that address will be to the other bank. When a write occurs with  $\overline{M}/A$  low, the bank is selected by the BSEL input and the addressed LRU bit is adjusted so that the next write to the same address with  $\overline{M}/A$  high will be to the other bank.


With a match output high indicating a match, the LRU RAM will also be updated when the LRU-W input is taken low. The logic level at each match output is fed back internally to the LRU circuitry. If MATCH1 or MATCH2 are high, the LRU-W input provides an LRU write timing signal that causes an internal LRU write pulse to be generated. With MATCH1 high, the LRU bit is set high so the next write to the same address with  $\overline{M}/A$  high will be to bank 2. With MATCH2 high, the LRU bit is set low so the next write to the same address with  $\overline{M}/A$  high will be to bank 1. When cascading these devices for wider address coverage, the MATCH1 outputs must be wire-ANDed together so an LRU write will not occur unless all MATCH1 outputs are high. In the same manner, the MATCH2 outputs (in width) must be tied together. When MATCH1 and MATCH2 are forced high during deselect, write, read, word reset, or reset, and LRU-W is taken low, a false LRU write will not occur.

### for complete data sheet



**FM PACKAGE** 

D3298, SEPTEMBER 1989-REVISED JUNE 1990



- Common I/O with Read Feature
- On-Chip Address/Data Comparator
- Easily Expanded in Depth and Width
- 'ACT2163 Has Totem-Pole Match Output
- 'ACT2164 Has Open-Drain Match Output Tested with 75-pF Load
- Reliable Advanced CMOS Technology
- Fully TTL Compatible

### description

The SN74ACT2163 and SN74ACT2164 cache address comparators each consists of a high-speed  $16K \times 5$  static RAM array and a 5-bit high-

(TOP VIEW) SINC NC DO 1 2 32 31 29 ∏ NC ΑO 0 Π6 28 🛮 D2 Α1 A2 27 ∏ D3 АЗ 26 D4 П8 Vcc 25 **GND** ·A4 **∏** 10 24 Π **GND** A5 П 11 23 ∏ MATCH Α6 22 Vcc **1**12 NC П 13 NC

NC-No internal connection

speed comparator. They are fabricated using advanced silicon-gate CMOS technology for high speed and simple interface with bipolar TTL circuits. The 'ACT2163 and 'ACT2164 cache address comparators are easily cascaded for wider tag addresses or deeper tag memories. Significant reductions in cache memory component count, board area, and power dissipation can be achieved with this device.

When  $\overline{S}$  is low and  $\overline{W}$  and  $\overline{R}$  are high, the cache address comparator compares the contents of the memory location addressed by A0-A13 with the data D0-D4. An equality is indicated by a high level on the MATCH output. During a write cycle ( $\overline{S}$  and  $\overline{W}$  low), data on D0-D4 is written in the 5-bit memory addressed by A0-A13.

The 'ACT2163 features a totem-pole MATCH output and the 'ACT2164 features an open-drain MATCH output. 'ACT2164 is designed to reduce the address-to-MATCH slow-down normally associated with a capacitively loaded open-drain output and is tested with a high capacitive load.

A read mode is provided with the 'ACT2163 and 'ACT2164, which allows the contents of RAM to be read at the D0-D4 pins. The read mode is selected when  $\overline{R}$  and  $\overline{S}$  are low and  $\overline{W}$  is high.

A reset input is provided for initialization. When  $\overline{\text{RST}}$  is taken low, all  $16\text{K} \times 5$  RAM locations are cleared to zero and the MATCH output is forced high. If an input data word of zero is compared to any memory location that has not been written into since reset, MATCH will be high indicating that input data is equal to the reset memory location. By tying a single data input pin high, this bit will function as a valid bit and a match will not occur unless data has been written into the addressed memory location. When cascading in the width direction only one bit needs to be tied high regardless of the address width. These cache address comparators operate from a single 5-V supply and are offered in a 32-pin PLCC package.

The SN74ACT2163 and SN74ACT2164 are characterized for operation from 0°C to 70°C.


### for complete data sheet

The complete version of this data sheet and application information can be found in the *Cache Memory Management Data Book*, Literature #SCAD002. To obtain a copy of this data book, contact your local TI sales representative or call the TI Customer Response Center at 1-800-223-3200.

These devices are covered by U.S. Patents 4,831,625; 4,858,182; 4,884,270; and additional patents pending.




## logic symbols†



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984.

### logic diagram (positive logic)



## SN74BCT2160 8K × 4 2-WAY CACHE ADDRESS COMPARATOR/DATA RAM

A6 ∏5

A7 🛮 6

8A Π7

Α9

LRU-W [] 11

**吊 门** 12

WR [] 13

RESET

GND T9

D3512, AUGUST 1990 - REVISED AUGUST 1990

29 ∏ D1

 $V_{CC}$ 

25 MATCH1

21 BANK

MATCH2

28 ∏ D2

27 ∏ D3 26 ∏

24 ∏

23 ∏ GND

22 ∏ PE

A10 A11 A12

**FM PACKAGE** 

(TOP VIEW)

14 15 16 17 18 19

1 32 31 30

3 2



- 2-Way Architecture Significantly Improves **Hit Rate**
- Implements LRU Replacement Algorithm
- **Useful for Bus Watching**
- On-Chip Parity Generator and Checker
- Easily Expandable in Depth and Width
- Reliable Advanced BiCMOS Technology
- **Fully TTL Compatible**



The SN74BCT2160 is a valuable building block for implementing fast two-way set associative caches. This device consists of two separate

8K x 5 RAMs for tag and parity storage, an 8K x 1 LRU RAM, two high-speed comparators, and the control circuitry necessary to give the designer the freedom to determine how this device will be used. The SN74BCT2160 also includes single-entry invalidation circuitry and parity generation and checking for ease of design and high system reliability.

The SN74BCT2160 is fabricated using advanced BiCMOS technology for high speed and simple interface with bipolar TTL circuits. By combining the SN74BCT2160 with programmable logic, a cache can be constructed that specifically addresses the individual system requirements. Significant reductions in cache memory component count, board area, and power dissipation can be achieved by using this device.

### direct-mapped versus two-way set associative caches

A cache memory is a small high-speed memory that is used to store a portion of the data found in the larger main memory to achieve optimum processor performance and to reduce main memory bus traffic. Since the cache memory is smaller than the main memory, only part of the address, the least significant bits referred to as the index, is used to address the cache memory. The most significant address bits, called the tag, are stored along with the cache data and are used to identify what data is stored in an indexed location. When the processor requests data, the index portion of the processor address points to a word of data in the cache-data RAM and to a tag in the cache tag RAM. If the upper portion of the processor address is equal to the stored tag, a cache hit is said to occur and the cached data can be immediately sent to the processor.

In a direct-mapped or one-way set associative cache, only one data word and tag exist in cache for each index. This means that when the processor requests data, only one cache memory location can contain the requested data. Also, if the requested data is not in the cache and the cache is updated, the data in the indexed cache memory location will be written over regardless of how recently it has been used.

In a two-way set associative cache, two data words and tags exist for each index. This means that the requested data can reside in one of two cache locations. When a miss occurs and the cache is updated, the least recently used data can be written over. As would be expected, studies have shown that the hit rate improves significantly when using a two-way cache design over a one-way or direct-mapped cache design. Through use of the 'BCT2160, the logic complexity and parts count usually associated with a two-way cache are greatly reduced.

This device is covered by U.S. Patents 4,831,625; 4,837,743; 4,858,182; 4,860,262; 4,884,270; and additional patents pending.



## SN74BCT2160 8K × 4 2-WAY CACHE ADDRESS COMPARATOR/DATA RAM

D3512, AUGUST 1990 - REVISED AUGUST 1990

### address comparison

The 'BCT2160 compares the contents of the memory location addressed by A0-A12 with the address bits (or tag) applied at D0-D3. An equality is indicated by a high level on the MATCH1 or MATCH2 outputs. MATCH1 is high when the applied tag is equal to the stored tag in bank 1. MATCH2 is high when the applied tag is equal to the stored tag in bank 2.

### writing to the 'BCT2160

The 'BCT2160 has been designed with self-timed write circuitry. A high-to-low transition at the  $\overline{W}$  input initiates an internally generated write pulse. After a high-to-low transistion at  $\overline{W}$ ,  $\overline{W}$  may be held low without initiating additional write pulses. The manual/auto ( $\overline{M}$ /A) input on the 'BCT2160 provides two methods of selecting which tag bank will be written to when the write input ( $\overline{W}$ ) is taken low. When  $\overline{M}$ /A is low, the bank select input (BSEL) selects the bank to be written to. BSEL low selects bank 1 and BSEL high selects bank 2. When  $\overline{M}$ /A is high, the least recently used (LRU) circuitry automatically selects the bank written to when  $\overline{W}$  is taken low. The BANK output is latched when  $\overline{W}$  goes low. This latch will return transparent when  $\overline{W}$  returns high. When  $\overline{W}$  is low the D0-D3 outputs are disabled. A high-to-low transition at the  $\overline{S}$  input when  $\overline{W}$  is low will not initiate a write (self-timed) pulse.

### writing to the cache data RAMs

When a read or a write miss occurs and the cache is updated, the BANK output will indicate which bank the data should be written to. If BANK is low, bank 1 should be written to. If BANK is high, bank 2 should be written to. When writing a tag with  $\overline{M}/A$  low, the BANK output will not indicate which bank is being selected by the BSEL input. BANK is the output of the internal 8Kx1LRURAM. When a write hit occurs, the match outputs will indicate which data bank to write to.

### LRU replacement circuitry

A concept commonly referred to in cache design is the property of locality. An aspect of the property of locality says that the information currently in use is likely to be used again soon. Based on this property, it is desirable to replace the information that has not been used recently when writing to cache. With a set size of two, this is easily done using one bit to indicate which of the two addressed locations is oldest or least recently used. The 'BCT2160 contains an 8K x 1 RAM and the necessary circuitry to implement the LRU replacement algorithm.

The  $\overline{M}/A$  input allows the user to choose between automatic LRU and manual replacement. When  $\overline{M}/A$  is high, the LRU RAM output selects which bank to write to. When the LRU bit for a given address is low, a write pulse will write D0-D3 to bank 1. When the LRU bit for a given address is high, a write pulse will write D0-D3 to bank 2. The LRU RAM is updated every time a write, a match (with LRU-W signal), or a word reset occurs.

When a write occurs with  $\overline{M}/A$  high, the addressed LRU bit is inverted and written back in so that the next write with  $\overline{M}/A$  high to that address will be to the other bank. When a write occurs with  $\overline{M}/A$  low, the bank is selected by the BSEL input and the addressed LRU bit is adjusted so that the next write to the same address with  $\overline{M}/A$  high will be to the other bank.

### for complete data sheet




## SN74BCT2141 2-WAY 8K × 18 SYNCHRONOUS CACHE DATA RAM

FN PACKAGE (TOP VIEW) D3613, AUGUST 1990

- 2-Way 8K x 18 Bit Architecture
- Designed Specifically for the i486<sup>™</sup> Second-Level Cache
- Synchronous Read and Write Access at 50 MHz Clock Frequency
- Incorporates Burst Counter for Burst-Read (Read-Hit) Cycles or Burst-Write (Line-Fill) Cycles
- Self-Timed Write Cycle and Late Write Capability
- Fast Output Enable Time
- BiCMOS EPIC™ 0.8-μm Process

### description

The 'BCT2141 2-way 8K x 18-bit synchronous cache data RAM is designed to be used in the high-performance second-level cache memory system of the i486™ CPU. Synchronized read and



write cycles with the 'BCT2141 can be performed at clock rates as high as 50 MHz. The 'BCT2141 is organized as two memory banks of 8K x 18. The 18-bit organization gives the designer two extra bits for byte parity storage. In addition to these features, the 'BCT2141 has address and data latches and a two-bit burst counter to support the i486™ burst operations. The on-chip self-timed write control logic completes the write cycles once the write cycle has been initiated. Bank A of the 2-way memory is enabled and written to by the OEA and WEA signals, respectively, and bank B by the corresponding OEB and WEB enable signals. The byte enable of both banks is controlled by the high-order byte enable, HBE, and the lower-order byte enable, LBE. Ultimately, the read and write accesses of the memory are controlled by the combination of these enable signals.

All access cycles, regardless of burst or non-burst cycles, are initiated internally with a low level at the address status signal (ADS), a low-to-high transition at CLK, and a high level at OEA, OEB, WEA, and WEB. The A2-A12 address input latches are transparent when OEA, OEB, WEA, and WEB are high. A2-A12 are latched when any of these enable signals are low. Address inputs, A0 and A1, are loaded into the burst circuitry during initialization. Once initialized, the assertion of an output enable signal will output the selected bank to the data outputs. The assertion of a write enable signal, after initialization, will cause a self-timed write pulse to be generated at the next rising clock edge provided that RDY or BRDY low, ADS high, and LBE or HBE low. Input data is latched at the same rising clock edge. The output enable and the write enable inputs also act as burst enable signals.

Initially, burst and non-burst access cycles are treated identically by the 'BCT2141. A non-burst memory access cycle is terminated by the de-assertion of the output enable or the write enable signal after one memory transfer. A burst memory access cycle, on the other hand, sequences through the memory locations on the clock rising edge with the activation of ready (RDY) or burst ready (BRDY) when the output enable or write enable remains active. The burst cycle is terminated either by completion of full count transfer (four read or write transfers) or by the de-assertion of the output enable or the write enable signal. Table 1 shows the 'BCT2141 burst counter sequences.

EPIC is a trademark of Texas Instruments Incorporated. i486 is a trademark of Intel Corporation. This device is covered by patent numbers



D3613, AUGUST 1990

### description (continued)

A burst read cycle is initiated by either a low-going OEA or a low-going OEB. Only one of the output enable signals is allowed to be low at a time. Enabling both banks simultaneously may electrically damage the device. Typically, the 'BCT2141 is capable of supplying one word of data per clock cycle after the initial T1 cycle of the i486™ during burst mode. The 'BCT2141 is designed so that each word of data is valid to meet the setup and hold times required by the i486™. A low BRDY input indicates to the data RAM to continue with the next word of the burst access. Figure 9 shows a typical non-burst and burst read cycle.

Similarly, a burst write cycle is initiated by either a low-going WEA or a low-going WEB. Again only one of the write enable signals is allowed to be low at a time. Writing to both banks simultaneously will cause the data being written to be corrupted. For the burst write cycle, data must be supplied on the data inputs to meet the setup and hold time requirements of the 'BCT2141. Figure 6 illustrates a typical non-burst and burst write cycle.

Assertion of  $\overline{\text{RDY}}$  during a burst cycle interrupts the burst cycle of the i486™. The 'BCT2141 responds to this interruption by ignoring the address that is supplied by the CPU since this interruption is designed for memory devices that are not able to respond to the CPU's burst requests. The burst counter of the 'BCT2141 is disabled with a low level at  $\overline{\text{ADS}}$ , as provided by the i486™. Upon assertion of the next  $\overline{\text{RDY}}$  or  $\overline{\text{BRDY}}$  signal, and the de-assertion of  $\overline{\text{ADS}}$ , the 'BCT2141 resumes the burst access cycle with its own internal latched address. Figure 10 shows an interrupted burst read cycle, and Figure 7 shows an interrupted burst write cycle. Figure 8 illustrates early termination of the burst write cycle with three complete write operations. Figure 11 shows early termination of the burst read cycle with three complete read operations.

The SN74BCT2141 is characterized over the commercial temperature range of 0°C to 70°C.

### using the 'BCT2141 for other applications

The 'BCT2141 can also be used in applications other than i486™ based cache where the burst counter is not required. The 'BCT2141 can simply be used in the non-burst mode. The ADS signal must still be used for initialization and RDY or BRDY must be asserted for proper write operation.

**ADDRESS** A0 A1 A0 Α1 A0 **A1** A1 A0 Starting 0 0 0 1 0 1 1 Second 0 1 0 0 1 1 1 0 Third 0 0 0 1 1 1 1 0 Fourth 1 1 0 0 1 0 0

**Table 1 Burst Counter Sequence** 

### for complete data sheet

The complete version of this data sheet and application information can be obtained by calling the DVP Applications Group at 214-997-5762.



## SN74BCT2163, SN74BCT2164, SN74BCT2166 16K $\times$ 5 CACHE ADDRESS COMPARATORS/TAG RAMs


D3513, JUNE 1990 - REVISED AUGUST 1990


- Fast Address to MATCH Delay . . . 12-ns Max
- 'BCT2163 has Totem-Pole Match Output
- 'BCT2164 and 'BCT2166 have Open-Drain Match Outputs Tested with 75-pF Load
- 'BCT2166 has Input Latches
- Self-Timed Write Circuitry
- Common I/O with Read Feature
- On-Chip Address/Data Comparator
- · Easily Expanded in Depth and Width
- Reliable Advanced BiCMOS Technology
- Fully TTL Compatible

### description

The 'BCT2163, 'BCT2164, and 'BCT2166 cache address comparators each consists of a high-speed 16K x 5 static RAM array and a 5-bit high-speed comparator. The 'BCT2166 has latches at the address, data, and select inputs. They are fabricated using advanced BiCMOS technology for high speed and simple interface with bipolar TTL circuits. The 'BCT2163, 'BCT2164, and 'BCT2166 address comparators are easily cascaded for wider tag addresses or deeper tag memories. Significant reductions in cache memory component count, board area, and power dissipation can be achieved with these devices.


When  $\overline{S}$  is low and  $\overline{W}$  and  $\overline{R}$  are high, the cache address comparator compares the contents of the memory location addressed by A0-A13 with the applied D0-D4. An equality is indicated by a high level on the MATCH output.





NC - No internal connection

### SN74BCT2166...FM PACKAGE (TOP VIEW)



The 'BCT2163, 'BCT2164, and 'BCT2166 have been designed with self-timed write circuitry. A high-to-low transition at the  $\overline{W}$  input initiates an internally generated write pulse. After a high-to-low transition at  $\overline{W}$ ,  $\overline{W}$  may be held low without initiating additional write pulses. When W is low the D0-D3 outputs are disabled. A high-to-low transition at the  $\overline{S}$  input when  $\overline{W}$  is low will not initiate a write (self-timed) pulse. During a write cycle the input levels on D0-D4 are written in the 5-bit memory addressed by A0-A13.

The 'BCT2163 features a totem-pole MATCH output and the 'BCT2164 and 'BCT2166 feature an open-drain MATCH output. The 'BCT2164 and 'BCT2166 are designed to reduce the address-to-MATCH slow-down normally associated with capacitively loaded open-drain outputs and are tested with a high capacitive load.

A read mode is provided with the 'BCT2163, 'BCT2164, and 'BCT2166 which allows the contents of RAM to be read at the D0-D4 pins. The read mode is selected when  $\overline{R}$  and  $\overline{S}$  are low and  $\overline{W}$  is high.

These devices are covered by U.S. Patents for 4,831,625; 4,858,182; 4,884,270; and additional patents pending.



## SN74BCT2163, SN74BCT2164, SN74BCT2166 16K × 5 CACHE ADDRESS COMPARATORS/TAG RAMS

D3513, JUNE 1990 -- REVISED AUGUST 1990

## description (continued)

A reset input is provided for initialization. When  $\overline{RST}$  is taken low, all 16K x 5 RAM locations are cleared to zero and the MATCH output is forced high. If an input data word of zero is compared to any memory location that has not been written into since reset, MATCH will be high indicating that input data is equal to the reset memory location. By tying a single data input pin high, this bit will function as a valid bit and a match will not occur unless data has been written into the addressed memory location. When cascading in the width direction only one bit needs to be tied high regardless of the address width. After power-up, these devices must be initialized by resetting the device to ensure that all memory locations are at a known state. These devices could also be initialized by writing to every memory location.

The 'BCT2166 is equipped with latches at the address, data, and select inputs. Input ALEN controls the latch at the A0-A13 and S inputs. DLEN controls the latch at the D0-D4 inputs. The latches are transparent when ALEN and DLEN are high and latched when ALEN and DLEN are low.

The SN74BCT2163, SN74BCT2164, and SN74BCT2166 are characterized for operation from 0°C to 70°C. These cache address comparators operate from a single 5-V supply and are offered in a 32-pin PLCC package.

### for complete data sheet




## SN74BCT2165 8K × 4 2-WAY CACHE ADDRESS COMPARATORS/TAG RAM

D3614, SEPTEMBER 1990



- Simlar to SN74ACT2160 and SN74BCT2160 but with:
  - Latches Added
  - Integrated Invalidation and Read Cicuitry
  - No Manual Operation
- 2-Way Architecture Significantly Improves Hit Rate
- Implements LRU Replacement Algorithm
- Useful for Bus Watching
- On-Chip Parity Generator and Checker
- Easily Expandable in Depth and Width
- Reliable Advanced BiCMOS Technology
- Fully TTL Compatible



### description

The SN74BCT2165 is a valuable building block for implementing fast two-way set associative caches. This device consists of two separate 8K x 5 RAMs for tag and parity storage, an 8K x 1 LRU RAM, two high-speed comparators, and the control circuitry necessary to give the designer the freedom to determine how this device will be used. The SN74BCT2165 also includes single-entry invalidation circuitry and parity generation and checking for ease of design and high system reliability.

The SN74BCT2165 is fabricated using advanced BiCMOS technology for high speed and simple interface with bipolar TTL circuits. By combining the SN74BCT2165 with programmable and/or ASIC logic, a cache can be constructed that specifically addresses the individual system requirements. Significant reductions in cache memory component count, board area, and power dissipation can be achieved by using this device.

### direct-mapped versus two-way set associative caches

A cache memory is a small high-speed memory that is used to store a portion of the data found in the larger main memory to achieve optimum processor performance and to reduce main memory bus traffic. Since the cache memory is smaller than the main memory, only part of the address, the least significant bits referred to as the index, is used to address the cache memory. The most significant address bits, called the tag, are stored along with the cache data and are used to identify what data is stored in an indexed location. When the processor requests data, the index portion of the processor address points to a word of data in the cache-data RAM and to a tag in the cache tag RAM. If the upper portion of the processor address is equal to the stored tag, a cache hit is said to occur and the cached data can be immediately sent to the processor.

In a direct-mapped or one-way set associative cache, only one data word and tag exist in cache for each index. This means that when the processor requests data, only one cache memory location can contain the requested data. Also, if the requested data is not in the cache and the cache is updated, the data in the indexed cache memory location will be written over regardless of how recently it has been used.

In a two-way set associative cache, two data words and tags exist for each index. This means that the requested data can reside in one of two cache locations. When a miss occurs and the cache is updated, the least recently used data can be written over. As would be expected, studies have shown that the hit rate improves significantly when using a two-way cache design over a one-way or direct-mapped cache design. Through use of the 'BCT2165, the logic complexity and parts count usually associated with a two-way cache are greatly reduced.

This device is covered by U.S. Patents 4,831,625; 4,837,743; 4,858,182; 4,860,262; 4,884,270; and additional patents pending.



D3614, SEPTEMBER 1990

### address comparison

The 'BCT2165 compares the contents of the memory location addressed by A0-A12 with the address bits (or tag) applied at D0-D3. An equality is indicated by a high level on the MATCH1 or MATCH2 outputs. MATCH1 is high when the applied tag is equal to the stored tag in bank 1. MATCH2 is high when the applied tag is equal to the stored tag in bank 2.

### writing to the 'BCT2165

The 'BCT2165 has been designed with self-timed write circuitry. A high-to-low transition at the  $\overline{W}$  input initiates an internally generated write pulse. After a high-to-low transistion at  $\overline{W}$ ,  $\overline{W}$  may be held low without initiating additional write pulses. The bank written at the falling edge of  $\overline{W}$  is automatically selected by the output of the LRU RAM. When the addressed LRU bit is low, bank 1 is selected; and when the addressed LRU bit is high, bank 2 is selected. Since the bank to be written to is selected only by the LRU bit the tag should not be rewritten during a write hit (match). The BANK output is latched when  $\overline{W}$  goes low. This latch will return transparent when  $\overline{W}$  returns high. When  $\overline{W}$  is low the D0-D3 outputs are disabled. A high-to-low transition at the  $\overline{S}$  input when  $\overline{W}$  is low will not initiate a write (self-timed) pulse. During a write cycle the input levels at D0-D3 plus generated partity are written into the 5-bit memory location addressed by A0-A12 in the selected bank.

### writing to the cache data RAMs

When a read or a write miss occurs and the cache is to be updated, the BANK output will indicate which bank the data should be written to. If BANK is low, bank 1 should be written to. If BANK is high, bank 2 should be written to. BANK is the output of the internal 8K x 1 LRU RAM. When a write hit occurs, the match outputs will indicate which data bank to write to.

### LRU replacement circuitry

A concept commonly referred to in cache design is the property of locality. An aspect of the property of locality says that the information currently in use is likely to be used again soon. Based on this property, it is desirable to replace the information that has not been used recently when writing to cache. With a set size of two, this is easily done using one bit to indicate which of the two addressed locations is oldest or least recently used. The 'BCT2165 contains an 8K x 1 RAM and the necessary circuitry to implement the LRU replacement algorithm.

The LRU replacement algorithm is performed automatically in the 'BCT2165. The LRU RAM output determines which bank is written to. When the LRU bit for a given address (A0-A12) is low, a write pulse will write D0-D3 to bank 1. When the LRU bit for a given address is high, a write pulse will write D0-D3 to bank 2. The LRU RAM is updated every time a write, a match (with LRU-W signal), or a word reset occurs.

When a write occurs, the addressed LRU bit is inverted and written back in so that the next write to that address will be to the other bank. When a match occurs (MATCH1 high or MATCH2 high), the LRU RAM is updated when the LRU-W input is taken low. The logic level at each match output is fed back internally to the LRU circuitry. If MATCH1 or MATCH2 are high, the LRU-W input provides an LRU write timing signal that causes an internal LRU write pulse to be generated. With MATCH1 high, the LRU bit is set high so the next write to the same address will be to bank 2. With MATCH2 high, the LRU bit is set low so the next write to the same address will be to bank 1. When cascading these devices for wider address coverage, the MATCH1 outputs must be wire-ANDed together so an LRU write will not occur unless all MATCH1 outputs are high. In the same manner, the MATCH2 outputs (in width) must be tied together. When MATCH1 and MATCH2 are forced high during deselect, write, read, word reset, or reset, and LRU-W is taken low, a false LRU write will not occur. When a word reset occurs, the addressed LRU bit is updated so that the next write to that address will be to the reset (invalidated) location.

### for complete data sheet

The complete version of this data sheet and application information can be obtained by calling the DVP Applications Group at 214-997-5762.




D2674, JANUARY 1982 REVISED AUGUST 1985


- Controls Operation of 8K, 16K, 32K, and 64K Dynamic RAMs
- Creates Static RAM Appearance
- One Package Contains Address Multiplexer, Refresh Control, and Timing Control
- Directly Addresses and Drives Up to 256K
   Bytes of Memory Without External Devices
- Operates from Microprocessor Clock
  - No Crystals, Delay Lines, or RC Networks
  - Eliminates Arbitration Delays
- Refresh May Be Internally or Externally Initiated
- Versatile
  - Strap-Selected Refresh Rate
  - Synchronous, Predictable Refresh
  - Selection of Distributed, Transparent, and Cycle-Steal Refresh Modes
  - Interfaces Easily to Popular Microprocessors
- Strap-Selected Wait-State Generation for Microprocessor/Memory Speed Matching
- Ability to Synchronize or Interleave Controller with the Microprocessor System (Including Multiple Controllers)
- 3-State Outputs Allow Multiport Memory Configuration
- Performance Ranges of 150 ns, 200 ns, or 250 ns

### description

The TMS4500A is a monolithic DRAM system controller designed to provide address multiplexing, timing;, control and refresh/accesss arbitration functions to simplify the interface of dynamic RAMs to microprocessor systems.



TMS4500A . . . FN PACKAGE
(TOP VIEW)




The controller contains a 16-bit multiplexer that generates the address lines for the memory device from the 16 system address bits and provides the strobe signals required by memory to decode the address. An 8-bit refresh counter generates the 256-row addresses required for refresh.

A refresh timer is provided that generates the necessary timing to refresh the dynamic memories and assure date retention.

The TMS4500A also contains refresh/access arbitration circuitry to resolve conflicts between memory access requests and memory refresh cycles. The TMS4500A is offered in a 40-pin, 600-mil dual-in-line plastic package and 44-pin, 650-mil square plastic carrier package. It is characterized for operation from 0°C to 70°C.

### functional block diagram




### for complete data sheet


D2989, JUNE 1987-REVISED MARCH 1990

- Inputs are TTL- and CMOS-Voltage Compatible
- Controls Operation of 64K and 256K
   Dynamic RAMs
- Creates Static RAM Appearance
- One Package Contains Address Multiplexer, Refresh Control, and Timing Control
- Directly Addresses and Drives Up to 2M Byte of Memory Without External Drivers
- Operates from Microprocessor Clock
  - No Crystals, Delay Lines, or RC Networks
  - Eliminates Arbitration Delays
- Refresh May Be Internally or Externally Initiated
- Versatile
  - Strap-Selected Refresh Rate
  - Synchronous, Predictable Refresh
  - Selection of Distributed, Transparent, and Cycle-Steal Refresh Modes
  - Interfaces Easily to Popular Microprocessors
  - Asynchronous RESET Function Provided in FK and FN Packages
- High-Performance Si-Gate CMOS Technology
- Strap-Selected Wait State Generation for Microprocessor/Memory Speed Matching
- Ability to Synchronize or Interleave Controller with the Microprocessor System (Including Multiple Controllers)
- 3-State Outputs Allow Multiport Memory Configuration
- Performance Range:
   115 ns ALE low to CAS low
- Functionally Equivalent to TMS4500A/B and to VTI VL4500A and VL4502
- Available in Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

### JD OR N PACKAGE (TOP VIEW)



## FK OR FN PACKAGE



NC-No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



#### description


The THCT4502B is a monolithic DRAM system controller providing address multiplexing, timing, control and refresh/access arbitration functions to simplify the interface of dynamic RAMs to microprocessor systems.

The controller contains an 18-bit multiplexer that generates the address lines for the memory device from the 18 system address bits and provides the strobe signals required by the memory to decode the address. A 9-bit refresh counter generates up to 512 row addresses required to refresh.

## for complete data sheet

The complete version of this data sheet and application information can be found in the *Cache Memory Management Data Book*, Literature #SCAD002. To obtain a copy of this data book, contact your local TI sales representative or call the TI Customer Response Center at 1-800-223-3200.

# functional block diagram<sup>†</sup>



<sup>†</sup>Pin numbers shown are for JD and N packages.




# SN74ACT4503 DYNAMIC RAM CONTROLLER


D3132, SEPTEMBER 1988-REVISED MAY 1989

- Inputs are TTL- and CMOS-Voltage Compatible
- Controls Operation of 64K, 256K, and 1M Dynamic RAMs
- Creates Static RAM Appearance
- One Package Contains Address Multiplexer, Refresh Control, and Timing Control
- Directly Addresses and Drives Up to 4 Banks of Memory
- Operates from Microprocessor Clock
  - No Crystals, Delay Lines, or RC Networks
  - Eliminates Arbitration Delays
- Refresh May Be Internally or Externally Initiated
- Versatile
  - Strap-Selected Refresh Rate
  - Synchronous, Predictable Refresh
  - Selection of Distributed, Transparent, and Cycle-Steal Refresh Modes
  - Interfaces Easily to Popular Microprocessors
  - Asynchronous RESET
  - Choice of CLK Polarity on Refresh/Access Arbitration
- High-Performance Si-Gate CMOS Technology
- Strap-Selected Refresh Frequencies for Microprocessor/Memory Speed Matching
- Ability to Synchronize or Interleave Controller with the Microprocessor System (Including Multiple Controllers)
- 3-State Outputs Allow Multiport Memory Configuration
- Performance Range:
  100 ns ALE low to CAS low
- Functionally Compatible with TMS4500A/B and with THCT4502B
- Available in Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

# JD OR N PACKAGE (TOP VIEW)



## FK OR FN PACKAGE (TOP VIEW)



NC-No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# description

The 'ACT4503 is a monolithic DRAM system controller providing address multiplexing, timing, control, and refresh/access arbitration functions to simplify the interface of dynamic RAMs to microprocessor systems.


The controller contains an 20-bit multiplexer that generates the address lines for the memory device from the 20 system address bits and provides the strobe signals required by the memory to decode the address. A 10-bit refresh counter generates up to 1024 row addresses required to refresh.

A refresh timer is provided to generate the necessary timing to refresh the dynamic memories and ensure data retention.

# for complete data sheet

The complete version of this data sheet and application information can be found in the *Cache Memory Management Data Book*, Literature #SCAD002. To obtain a copy of this data book, contact your local TI sales representative or call the TI Customer Response Center at 1-800-223-3200.

# logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984.



Pin numbers shown are for JD and N packages.

D3311, DECEMBER 1989-REVISED JULY 1990

- Supports 16 Most Popular Microprocessor Speeds
- Supports Distributive- and Hidden-Refresh Operations
- Polarity Options Available for RFC, REFREQ, and MREF Signals

## description

The 'ALS6300 input-selectable memory refresh timer allows the user to select one of sixteen popular divisor rates in order to generate appropriate refresh timing control signals to a memory timing control device. The flexible divideby rates are based on the most widely used microprocessor clock frequencies and the most RAM common dynamic refresh requirements. In addition, this device supports both distributive- and hidden-refresh strategy by providing a refresh request signal (REFREQ) and a mandatory refresh signal (MREF). For design flexibility, the 'ALS6300 provides both active-high and active-low refresh request outputs (REFREQ and REFREQ), mandatory refresh outputs (MREF and MREF), and refresh-complete inputs (RFC and RFC).

The DRAM memory refresh timer is basically a programmable frequency divider with special modifications to enhance its use as a refresh timer. The divisor rate is selected by applying the appropriate logic levels to the S0-S3 inputs shown

(TOP VIEW)

CLK 1 16 VCC
S0 2 15 RFC
S1 3 14 RFC
S2 4 13 RST

N PACKAGE

S2 4 13 RST S3 5 12 REFREQ NC 6 11 MREF NC 7 10 REFREQ GND 8 9 MREF

> DW PACKAGE (TOP VIEW)

CLK[	1	24	] v <sub>cc</sub>
S0[	2	23	RFC
ис[	3	22	] NC
NC[	4	21	NC
S1[	5	20	] RFC
S2[	6	19	] RST
S3[	7	18	] NC
NC[	8	17	REFREQ
ис[	9	16	] NC
NC[	10	15	MREF
ис[	11	14	REFREQ
GND[	12	13	MREF

NC - No internal connection


in Table 1. When the internal counter reaches the selected divisor rate, REFREQ and REFREQ will go active (high and low, respectively) and stay active until an active level is seen on the RFC or RFC input. The 'ALS6300 will automatically generate a mandatory refresh signal, MREF and MREF, if an active RFC or RFC is not received before 20 clock cycles before the next request. An active level on the RFC or RFC input will force REFREQ, REFREQ, MREF, and MREF to their inactive states.

To achieve distributive refresh, either REFREQ, REFREQ, MREF, or MREF can be used to activate the refresh cycle. When using hidden refresh, an active level on either REFREQ or REFREQ indicates that a refresh cycle should be performed immediately after the next memory access cycle. MREF or MREF is used to indicate that an access has not occurred during the given refresh period and to force the timing controller to initiate a refresh cycle within the next 20 clock periods.

A low level on the  $\overline{\text{RST}}$  input clears the internal counter and sets the REFREQ,  $\overline{\text{REFREQ}}$ , MREF, and  $\overline{\text{MREF}}$  outputs to their inactive state on the next active clock edge.

D3311, DECEMBER 1989-REVISED JULY 1990

# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984.

# for complete data sheet

The complete version of this data sheet and application information can be found in the *Cache Memory Management Data Book*, Literature #SCAD002. To obtain a copy of this data book, contact your local TI sales representative or call the TI Customer Response Center at 1-800-223-3200.

<sup>‡</sup> Pin numbers are for N package.

# SN74ALS6310A, SN74ALS6311A STATIC COLUMN AND PAGE MODE ACCESS DETECTORS

D3020, JUNE 1987-REVISED DECEMBER 1989

<ul> <li>Detects Present Row Equal to Last Row Address</li> </ul>	DW OR N PACKAGE (TOP VIEW)			
<ul> <li>High-Performance Compare:</li> <li>'ALS6310A CLK to HSA = 18 ns</li> <li>'ALS6311A Address to HSA = 14 ns</li> </ul>	CLK 1 20 VCC CLKEN 2 19 HSA AO 3 18 HSA			
<ul> <li>Compatible with 16K to 1M DRAMs</li> </ul>	A1			
<ul> <li>Easily Interfaced with Microprocessor and Memory Timing Controller</li> </ul>	A3			
<ul> <li>Dependable Texas Instruments Quality and Reliability</li> </ul>	A5 []8 13 ] A9 A6 []9 12 ] A8 GND []10 11 ] A7			

# description

The 'ALS6310A and 'ALS6311A are highperformance address comparators designed for implementing static column and page-mode access cycles.

When interfaced with the memory timing controller, these devices will detect if the present row being accessed is the same as the last row accessed. This is the fundamental requirement for implementing static column decode or page-mode access cycles.

The 'ALS6310A features two 14-bit registers and a high-speed address comparator. The first register is used to save the present row address while the second register is used to save the previous row address. On the high-to-low transition of CLK, the first register loads the new row address present on A0-A9. At the same time, the second register loads the address previously saved in the first register. The two row addresses are then compared. The High-Speed Access outputs (HSA and HSA) will signal if the two addresses are equal.

The B0-B1 inputs are provided to monitor access cycles to different banks of memory. When used in conjunction with the 'ALS2968 and 'ALS6302 series DRAM controllers, the 'ALS6310A and 'ALS6311A can monitor up to 16 banks of memory. The CLK input on the 'ALS6310A can typically be interfaced with the microprocessor's Address Latch Enable (ALE) or Address Strobe (AS) outputs. This configuration simplifies the memory timing controller interface. Refer to the typical application diagram for further information.

The 'ALS6311A features one 14-bit register feeding a high-speed address comparator. This architecture offers a faster address match time, but does require the memory timing controller to generate the CLK input. Typically, the 14-bit register would only be updated if there was a change in row or bank address. Refer to the application diagram for further information.

More information on static column DRAM access can be found in the Texas Instruments application report System Solutions for Static Column Decode.

The SN74ALS6310A and SN74ALS6311A are characterized for operation from 0°C to 70°C.

# **SN74ALS6310A, SN74ALS6311A** STATIC COLUMN AND PAGE-MODE ACCESS DETECTORS

#### **FUNCTION TABLE ('ALS6310A)**

	INPUTS				PUTS
CLKEN	CLK	A0-A9	B0-B3	HSA	HSA
Н	1	P = Q	P=Q	Н	L
Н	<b>↓</b>	P = Q	P≠Q	L	Н
Н	1	P≠Q	P = Q	L	Н
Н	1	P≠Q	P≠Q	L	Н
X	Н	Х	Х	HSA <sub>0</sub>	HSA0
L	Х	Х	Х	HSAn	HSA


## **FUNCTION TABLE ('ALS6311A)**

	INPU	OUT	PUTS		
CLKEN	CLK	A0-A9	B0-B3	HSA	HSA
Н	1	X	Х	Н	٦
X	Х	P = Q	P=Q	Н	L
X	No↑	X	P≠Q	L	н
X	Not	P≠Q	× .	L	н
L	Χ	X	P≠Q	L	Н
L	×	P≠Q	X	L	н

P = previous address

Q = present address

# logic symbols†



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91 1984 and IEC Publication 617-12.

# for complete data sheet

The complete version of this data sheet and application information can be found in the Cache Memory Management Data Book, Literature #SCAD002. To obtain a copy of this data book, contact your local TI sales representative or call the TI Customer Response Center at 1-800-223-3200.



# SN74BCT2423A, SN74BCT2424A 16-BIT LATCHED MULTIPLEXER/DEMULTIPLEXER BUS TRANSCEIVER

D3305, JULY 1989 - REVISED AUGUST 1990

- Multiplexed Real-Time and Latched Data
- Byte Control for Byte-Write Applications
- Useful in NuBus™ Interface Applications
- Useful in Memory Interleave Applications
- BiCMOS Design Substantially Reduces Standby Current
- Dependable Texas Instruments Quality and Reliability

# description

The 'BCT2423A and 'BCT2424A are a general-purpose 16-bit bidirectional transceiver with data storage latches and byte control circuitry arranged for use in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor- or bus-interface applications. This device is also useful in memory-interleaving applications. The 'BCT2423A and 'BCT2424A offer inverted data paths.

The 'BCT2423A and 'BCT2424A are designed using Texas Instruments BiCMOS process, which features bipolar drive characteristics. In addition, it greatly reduces the standby power of the device when disabled. This is valuable when the device is not performing an address or data transfer.

Three 16-bit I/O ports, A15-A0, B15-B0, and  $\overline{AB}15-\overline{AB}0$  are available for address and/or data transfer. The  $\overline{AENM}$ ,  $\overline{AENL}$ ,  $\overline{BENM}$ ,  $\overline{BENL}$ ,  $\overline{ABENM}$ , and  $\overline{ABENL}$  inputs control the bus transceiver functions. These control signals also allow byte-control of the most significant byte and least significant byte for each bus.

Address and/or data information can be stored using the internal storage latches. The ALE, BLE, ABLEA, and ABLEB inputs are active low and are used to control data storage. When the latch enable input is low, the latch is transparent. When the latch enable input goes high, the data present at the inputs is latched and remains latched until the latch enable input is returned low.

Data on the 'A' bus and 'B' bus are multiplexed onto the ' $\overline{AB}$ ' bus via the  $\overline{A}$ /BSEL control line. When  $\overline{A}$ /BSEL is low, A15-A0 is mapped to the  $\overline{AB}$ 15- $\overline{AB}$ 0 outputs. When  $\overline{A}$ /BSEL is high, B15-B0 is mapped to the  $\overline{AB}$ 15- $\overline{AB}$ 0 outputs.

The 'BCT2423A and 'BCT2424A are characterized for operation from 0°C to 70°C.

NuBus is a trademark of Texas Instruments Incorporated.



# SN74BCT2423A, SN74BCT2424A 16-BIT LATCHED MULTIPLEXER/DEMULTIPLEXER BUS TRANSCEIVER

D3305, JULY 1989 — REVISED AUGUST 1990

#### **Terminal Functions**

PIN							
NAME	NO.	DESCRIPTION					
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13	5 6 7 8 10 11 12 14 15 16 17 18 19 20	Address inputs. Address 1 of 16K by 5-bit RAM memory locations. Must be stable for the duration of the write cycle.					
ALEN ('BCT2166 Only)	13	Address and select latch enable input. When ALEN is high the latch is transparent. When ALEN is low A0-A13 and $\widehat{S}$ are latched.					
D0 D1 D2 D3 D4	31 30 28 27 26	Data (tag) inputs/outputs. D0-D4 are inputs during the compare and write modes. D0-D4 are outputs during the read mode.					
DLEN ('BCT2166 Only)	29	Data latch enable input. When DLEN is high the latch is transparent. When DLEN is low D0-D4 are latched.					
GND	1 24 25 29	Ground. (Pin 29 ground is for 'BCT2163 and 'BCT2164 only.)					
MATCH	23	When MATCH output is high during a compare cycle, D0-D4 equals the contents of the 5-bit memory location addressed by A0-A13. MATCH is also driven high during deselect, reset, read, and write.					
R	2	Read input. When $\overline{R}$ and $\overline{S}$ are low and $\overline{W}$ is high, addressed data is output to the D0-D4 pins and the MATCH output is forced high.					
RST	32	Reset input. Aschronously clears entire RAM array to zero and forces MATCH high when RST is low.					
S	4	Chip select input. Enables device when $\overline{S}$ is low. Deselects device and forces MATCH high when $\overline{S}$ is high.					
Vcc	9 21 22	Supply voltage.					
w	3	Write control input. Writes D0-D4 into the RAM location addressed by A0-A13 and forces MATCH high when $\overline{W}$ is low. Places selected device in compare mode when $\overline{W}$ and $\overline{R}$ are high and $\overline{S}$ is low.					

# for complete data sheet

The complete version of this data sheet and application information can be obtained by calling the DVP Applications Group at 214-997-5762.




D2549, JANUARY 1981-REVISED APRIL 1990

- Expands 4 Address Lines to 12 Address Lines
- Designed for Paged Memory Mapping
- Output Latches Provided on 'LS610
- 3-State Map Outputs
- Compatible with TMS9900 and Other Microprocessors

## description

Each 'LS610 and 'LS612 memory-mapper integrated circuit contains a 4-line to 16-line decoder, a 16-word by 12-bit RAM, 16 channels of 2-line to 1-line multiplexers, and other miscellaneous circuitry on a monolithic chip. Each 'LS610 also contains 12 latches with an enable control.

The memory mappers are designed to expand a microprocessor's memory address capability by eight bits. Four bits of the memory address bus (see System Block Diagram) can be used to select one of 16 map registers that contain 12 bits each. These 12 bits are presented to the system memory address bus through the map




<sup>†</sup>This pin has no internal connection on the 'LS612.


output buffers along with the unused memory address bits from the CPU. However, addressable memory space without reloading the map registers is the same as would be available with the memory mapper left out. The addressable memory space is increased only by periodically reloading the map registers from the data bus. This configuration lends itself to memory utilization of 16 pages of  $2^{(n-4)}$  registers each without reloading (n = number of address bits available from CPU).

These devices have four modes of operation: read, write, map, and pass. Data may be read from or loaded into the map register selected by the register select inputs (RS0 thru RS3) under control of  $R/\overline{W}$  whenever chip select ( $\overline{CS}$ ) is low. The data I/O takes place on the data bus D0 thru D7. The map operation will output the contents of the map register selected by the map address inputs (MA0 thru MA3) when  $\overline{CS}$  is high and  $\overline{MM}$  (map mode control) is low. The 'LS612 output stages are transparent in this mode, while the 'LS610 outputs may be transparent or latched. When  $\overline{CS}$  and  $\overline{MM}$  are both high (pass mode), the address bits on MA0 thru MA3 appear at M08-M011, respectively, (assuming appropriate latch control) with low levels in the other bit positions on the map outputs.

# system block diagram



# logic diagram (positive logic)



## for complete data sheet

The complete version of this data sheet and application information can be found in the *Cache Memory Management Data Book*, Literature #SCAD002. To obtain a copy of this data book, contact your local TI sales representative or call the TI Customer Response Center at 1-800-223-3200.

# SN74ALS632B, SN74AS632 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

D3396, JANUARY 1986-REVISED JANUARY 1990

- Detects and Corrects Single-Bit Errors
- Detects and Flags Dual-Bit Errors
- Built-In Diagnostic Capability
- Fast Write and Read Cycle Processing Times
- Byte-Write Capability
- Dependable Texas Instruments Quality and Reliability

## description

The 'ALS632B and 'AS632 devices are 32-bit parallel error detection and correction circuits (EDACs). The EDACs use a modified Hamming code to generate a 7-bit check word from a 32-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 39-bit words from memory are processed by the EDACs to determine if errors have occurred in memory.

Single-bit errors in the 32-bit data word are flagged and corrected.

Single-bit errors in the 7-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 32-bit data word is not in error. The correction cycle will simply pass along the original 32-bit data word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These errors may occur in any two bits of the 39-bit data word from memory (two errors in the 32-bit data word, two errors in the 7-bit check word, or one error in each word). The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 39-bit word are beyond the capabilities of these devices to detect.


Read-modify-write (byte-control) operations can be performed by using output latch enable, LEDBO, and the individual OEBO thru OEB3 byte control pins.

Diagnostics are performed on the EDACs by controls and internal paths that allow the user to read the contents of the DB and CB input latches. These will determine if the failure occurred in memory or in the EDAC.

## N OR JD PACKAGE (TOP VIEW)

TEDDO -	_	()		L.,
LEDBO [	1	_	52	P∨cc
MERR [	2		51	<b>D</b> S1
ERR [	3		50	<b>□</b> so
DB0	4		49	<b>D</b> DB31
DB1	5		48	ррвзо
DB2	6		47	<b>D</b> DB29
DB3 🛚	7		46	<b>D</b> DB28
DB4	8		45	<b>D</b> DB27
DB5	9		44	<b>□</b> DB26
OEB0 [	10		43	DOEB3
DB6 🗖	11		42	DDB25
DB7	12		41	<b>□</b> DB24
GND 🛘	13		40	GND
DB8	14		39	DB23
DB9 🗖	15		38	<b>D</b> DB22
OEB1	16		37	OEB2
DB10 🗖	17		36	DB21
DB:11 🛚	18		35	<b>□</b> DB20
DB12 🛚	19		34	DB19
DB13 🗖	20		33	<b>D</b> DB18
DB14 🛚	21		32	<b>D</b> DB17
DB15	22		31	<b>□</b> DB16
СВ6 □	23		30	Сво
СВ5	24		29	Осв1
СВ4 □	25		28	рсв2
OECB [	26		27	СВЗ

## FN PACKAGE (TOP VIEW)




NC - No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# logic symbol†



**TERMINAL FUNCTIONS** 

PIN NAME	DESCRIPTION
CBO-CB6	Check Bit data port. This 7-bit I/O port is used to output check bits during write cycles and input memory check bits
CBU-CBO	during read cycles.
DBO-DB31	Data port. This 32-bit I/O port is used to input processor data during memory write cycles and used to output
060-0631	corrected data during memory read cycles.
ERR	Single-Bit Error Flag. This active-low output signals when a single-bit error has occurred. When more than two errors
ENN	occur, this output is unpredictable.
GND	Ground
LEDBO	Output Latch Enable. This input controls the output data latch that stores the corrected data word. When low, data
LEDBO	is allowed to flow through the latch. When taken high, data present at the inputs of the output data latch is stored.
MERR	Multiple-Bit Error Flag. This active-low output signals when a double-bit error has occurred. When more than two
IVIEND	errors occur, this output is unpredictable.
NC	No internal connection
	Data Output Enable controls. These active-low inputs are used to enable data onto the data bus (DB0-DB31). Each
OEBO-OEB31	input controls 8-bits for byte control operations. OEBO controls DBO-DB7, OEB1 controls DB8-DB15, OEB2 controls
	DB16-DB23, and OEB3 controls DB24-DB31.
OECB	Check Bit Output Enable control. This active-low input is used to enable the check bits onto the check bit bus (CBO-CB6).
S0,S1	Mode Select controls. These control inputs select the mode of the EDAC. See function tables for details.
Vcc	Supply voltage

## for complete data sheet

The complete version of this data sheet and application information can be found in the *Cache Memory Management Data Book*, Literature #SCAD002. To obtain a copy of this data book, contact your local TI sales representative or call the TI Customer Response Center at 1-800-223-3200.



D3397, JANUARY 1990

- Detects and Corrects Single-Bit Errors
- Detects and Flags Dual-Bit Errors
- Built-In Diagnostic Capability
- Fast Write and Read Cycle Processing Times
- Byte-Write Capability
- Dependable Texas Instruments Quality and Reliability

# description

The 'AS632A device is a 32-bit parallel error detection and correction circuit (EDAC). This EDAC uses a modified Hamming code to generate a 7-bit check word from a 32-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 39-bit words from memory are processed by the EDAC to determine if errors have occurred in memory.

Single-bit errors in the 32-bit data word are flagged and corrected.

Single-bit errors in the 7-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 32-bit data word is not in error. The correction cycle will simply pass along the original 32-bit data word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These errors may occur in any two bits of the 39-bit data word from memory (two errors in the 32-bit data word, two errors in the 7-bit check word, or one error in each word). The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 39-bit word are beyond the capabilities of this device to detect.


Read-modify-write (byte-control) operations can be performed by using output latch enable, LEDBO, and the individual OEBO thru OEB3 byte control pins.

Diagnostics are performed on the EDAC by controls and internal paths that allow the user to read the contents of the DB and CB input latches. These will determine if the failure occurred in memory or in the EDAC.

# N OR JD PACKAGE (TOP VIEW)

			1	L
LEDBO [	1	$\overline{}$	52	Dvcc
MERR [	2		51	JS1
ERR 🗖	3		50	jso
DB0 🗖	4		49	DB31
DB1 🗖	5		48	<b>D</b> B30
DB2	6		47	DB29
DB3	7		46	DB28
DB4 🛚	8		45	DB27
DB5 🗖	9		44	DB26
OEB0 C	10		43	OEB3
DB6	11		42	DB25
DB7	12		41	DB24
GND 🗖	13		40	GND
DB8	14		39	<b>□</b> DB23
DB9	15		38	DB22
OEB1	16		37	OEB2
DB10 🗖	17		36	DB21
DB11 🖸	18		35	<b>D</b> DB20
DB12 🛚	19		34	<b>D</b> DB19
DB13 🗖	20		33	<b>□</b> DB18
DB14 🕻	21		32	DB17
DB15 🗖	22.		31	DB16
СВ6 🕻	23		30	Сво
CB5 <b>C</b>			29	<b>О</b> СВ1
СВ4 🖸	25		28	ДСВ2
OECB C	26		27	СВЗ
	1			1


## FN PACKAGE (TOP VIEW)



NC No internal connection



# logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is an accordance with ANSI/IEEE-Std 91-1984.

## for complete data sheet


The complete version of this data sheet and application information can be found in the *Cache Memory Management Data Book*, Literature #SCAD002. To obtain a copy of this data book, contact your local TI sales representative or call the TI Customer Response Center at 1-800-223-3200.

# SN74AS6364 64-BIT FLOW-THRU ERROR DETECTION AND CORRECTION CIRCUIT

D3312, FEBRUARY 1990-REVISED SEPTEMBER 1990

- 12-ns Max Pass-Thru Operation When Used in Correct-Only-On-Error Configurations
- Detects and Corrects Single-Bit Errors
- Detects and Flags Dual-Bit Errors
- Improved Performance with Flow-Thru Architecture
- Simplified Control Logic Matches Standard TTL/HCMOS '245 Bus Transceiver Logic
- Byte-Write Capability
- Built-In Diagnostic Capability
- Memory Initialization
- Heavy-Duty 48-mA Drive on Processor Data Bus
- Memory Data Bus Features Balanced
   Output Impedances for Safe Undershoot
   Characteristics

#### 17 X 17 GA PACKAGE (TOP VIEW)



# description

The SN74AS6364 is a 64-bit Parallel Error Detection and Correction circuit (EDAC) featuring a flow-thru architecture for improved performance and ease of control. Two separate 64-bit I/O ports are provided that allow direct interface to the processor and memory data buses. The processor I/O port is designed for 48-mA drive, matching standard Advanced Schottky bus interface performance. The memory I/O port has been designed for balanced output impedances (25  $\Omega$  high and low). This feature optimizes the drive low characteristics, based on safe undershoot.

Interfacing to the 'AS6364 has been greatly simplified due to the flow-thru architecture. Data flow is handled in the same manner as used on conventional TTL/HCMOS 245 bus transceivers via a direction-control pin (DIR) and a master enable/disable pin  $\overline{(G)}$ . In its simplest form, the direction-control pin can be driven from the processor  $\overline{R/W}$  pin. When the DIR control pin is taken low (write cycle), processor data is allowed to flow through the EDAC unaltered. The 8-bit check word appears on the check word I/O bus after the specified propagation delay.

Pin locations are shown above. Pin D6 has been omitted for indexing purposes. Pin assignments for the 207 used pins are given on the following page. Pin-function descriptions are given on the page after.

When the direction-control input is taken high for a read cycle, memory data and its associated check word is allowed to flow into the EDAC. The 8-bit check word is then compared against a new check word generated from the 64-bit data word. The resulting syndrome code is decoded by the error detection logic and signals the occurrence of an error. The Single-Bit Error Flag (ERR) informs the user that a single-bit error has occurred. The Multiple-Bit Error Flag (MERR) informs the user that a double-bit error has occurred. The ERR flag also goes low for double-bit errors. The Correctable Error Flag (CERR) lets the user know that a correctable, single-bit error has occurred (ERR low, MERR high). Three or more simultaneous bit errors can cause the EDAC to believe that no error, a correctable error, or an uncorrectable error has occurred and will produce erroneous results in all three cases. It should be noted that the gross-error conditions of all lows or all highs on the data and check words will be flagged (ERR = low, MERR = low, and CERR = high).



# SN74AS6364 64-BIT FLOW-THRU ERROR DETECTION AND CORRECTION CIRCUIT

D3312, FEBRUARY 1990-REVISED SEPTEMBER 1990

## **PIN ASSIGNMENTS**

	PIN		PIN		PIN		PIN		PIN	PIN	
NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME
A1	MD21	C2	MD14	E3	MD10	J15	GND	P1	CB6	S2	D10
A2	MD22	СЗ	MD15	E4	Vcc	J16	SYN5	P2	D4	S3	ŌEB1
A3	MD24	C4	MD19	E14	MD54	J17	SYN6	P3	D11	S4	D16
A4	MD28	C5	MD23	E15	MD61	K1	CB1	P4	Vcc	S5	D17
A5	MD33	C6	GND	E16	ERR	K2	CB4	P5	GND	S6	D23
A6	MD29	C7	MD27	E17	SYN3	КЗ	D1	P6	D18	S7	D27
A7	MD34	C8	GND	F1	MD7	K4	Vcc	P7	GND	S8	D25
A8	MD36	C9	GND	F2	MD5	K14	GND	P8	Vcc	S9	D29
A9	MD38	C10	GND	F3	MD6	K15	D63	P9	VCC	S10	OEB3
A10	MD41	C11	MD42	F4	GND	K16	D62	P10	GND	S11	OEB4
A11	MD43	C12	MD46	F14	GND	K17	D61	P11	GND	S12	D36
A12	MD44	C13	MD48	F15	MD62	L1	OEB0	P12	GND	S13	D39
A13	MD47	C14	MD52	F16	DIR	L2	D2	P13	GND	S14	D40
A14	MD50	C15	MD58	F17	SYN0	L3	GND	P14	GND	S15	D44
A15	MD55	C16	CERR	G1	MD2	L4	Vcc	P15	D50	S16	OEB5
A16	MD53	C17	· LE	G2	MD3	L14	Vcc	P16	D51	S17	OEB6
A17	MD60	D1	MD11	G3	MD4	L15	Vcc	P17	D55	T1	D9
B1	MD18	D2	MD12	G4	GND	L16	D60	R1	D0	T2	D12
B2	MD16	D3	MD13	G14	Vcc	L17	D59	R2	D7	тз	D14
В3	MD20	D4	GND	G15	DIAG	M1	CB2	R3	D15	T4	D19
B4	MD25	<b>D</b> 5	GND	G16	SYN2	M2	D5	R4	OEB2	T5	D20
B5	MD26	D6		G17	SYN7	М3	GND	R5	GND	T6	D24
B6	MD31	D7	Vcc	H1	MD1	M4	GND	R6	D21	T7	D28
B7	MD30	D8	Vcc	H2	MD0	M14	VCC	R7	D22	T8	D31
B8	MD32	D9	MD35	НЗ	CB0	M15	GND	R8	D26	Т9	D33
В9	MD37	D10	Vcc	H4	Vcc	M16	D57	R9	D30	T10	D34
B10	MD39	D11	Vcc	H14	INIT	M17	D58	R10	D38	T11	D37
B11	MD40	D12	GND	H15	SNY1	N1	CB5	R11	VCC	T12	D32
B12	MD45	D13	GND	H16	SYN4	N2	D6	R12	VCC	T13	D35
B13	MD49	D14	Vcc	H17	OEB7	N3	D8	R13	D43	T14	D41
B14	MD51	D15	MD56	J1	CORR	N4	D13	R14	D47	T15	D42
B15	MD57	D16	MERR	J2	CB3	N14	GND	R15	D48	T16	D45
B16	MD59	D17	G	J3	GND	N15	D56	R16	D49	T17	D46
B17	MD63	E1	MD8	J4	CB7	N16	D53	R17	D52		
C1	MD17	E2	MD9	J14	Vcc	N17	D54	S1	D3		

# for complete data sheet

The complete version of this data sheet and application information can be found in the Cache Memory Management Data Book, Literature #SCAD002. To obtain a copy of this data book, contact your local TI sales representative or call the TI Customer Response Center at 1-800-223-3200.

General Information	11
Selection Guide	2
Alternate Source Directory	_ 3
Glossary/Timing Conventions/Data Sheet Structure	4
Dynamic RAMs	5
Dynamic RAM Modules	6
EPROMs/OTPs/Flash EEPROMs	7
Application Specific Memories	8
Military Products	9
Datapath VLSI Products	10
Logic Symbols	11
Quality and Reliability	12
Electrostatic Discharge Guidelines	13
 Mechanical Data	14

1 General Information	
2 Selection Guide	
3 Alternate Source Directory	
4 Glossary/Timing Conventions/Data Sheet Structure	
5 Dynamic RAMs	
6 Dynamic RAM Modules	
7 EPROMs/OTPs/Flash EEPROMs	
8 Application Specific Memories	
9 Military Products	
10 Datapath VLSI Products	
11 Logic Symbols	]
12 Quality and Reliability	
Electrostatic Discharge Guidelines	
14 Mechanical Data	7

## **EXPLANATION OF IEEE/IEC LOGIC SYMBOLS FOR MEMORIES**

#### Introduction

The International Electrotechnical Commission (IEC) has developed a very powerful symbolic language that can show the relationship of each input of a digital logic circuit to each output without showing explicitly the internal logic. At the heart of the system is dependency notation, which will be partially explained below.


The system was introduced in the USA in a rudimentary form in IEEE/ANSI Standard Y32.14-1973. Lacking at that time a complete development of dependency notation, it offered little more than a substitution of rectangular shapes for the familiar distinctive shapes for representing the basic functions of AND, OR, negation, etc. This is no longer the case.

The current standards are IEC Publication 617-12, 1983, and ANSI/IEEE Standard 91-1984. Most of the data sheets in this data book include symbols prepared in accordance with these standards. The explanation that follows is necessarily brief and greatly condensed from the explanation given in the standards. This is not intended to be sufficient for people who will be developing symbols for new devices. It is primarily intended to make possible the understanding of the symbols used in this book.

## Explanation of a Typical Symbol For a Static Memory

The TMS27C256 symbol will be explained in detail. This symbol includes almost all the features found in the OTP PROMs and EPROMs.

# The TMS27C256 Symbol



The address inputs are arranged in order of their assigned binary weights and the range of addresses are shown as  $A^{\frac{m}{n}}$  where m is the decimal equivalent of the lowest address and n is the highest. The outputs affected by these addresses are indicated by the letter A, as data inputs would also be if the device were a RAM.

The polarity indicator □ indicates that the external low level causes the internal 1-state (the active or asserted state) at an input or that the internal 1-state causes the external low level at an output. The effect is similar to specifying positive logic and using the negation symbol o.

state outputs will always be controlled by an EN function. When EN stands at its internal 1-state, the outputs are enabled; when EN stands at its internal 0-state, the outputs stand at their high-impedance states. Sometimes the EN is a single input, but in the illustrated case, it is the output of a two-input AND gate. Both inputs (pins 20 and 22) are active low, so if either one of them goes high, the outputs will be disabled. The upper one of these two inputs (pin 20) has another function. When nonstandard labels and explanatory labels are used within symbols, they are enclosed within square brackets. Here we find the label "[PWR DWN]". This is intended to indicate that if pin 20 is high, the memory will go to a low-power standby state.

#### The Basics

The next section illustrates the most common building blocks that are used in constructing symbols for memories. On the left are shown the symbols that specify the active levels for level-operated inputs, and the direction of active transition for dynamic inputs.


It is preferred to show all input lines on the left and all output lines on the right. When an exception is made to this left-to-right signal flow, an arrowhead is used to show the reverse signal flow. Three symbols are shown that indicate three-state, open-drain, and open-source outputs. If none of these are used, the output should be assumed to be totem-pole. The common control block is a point of replacement for inputs that affect an array of elements.

The drawings on the right define the three forms of dependency notation used in this book. At an input (or output) that affects other inputs or outputs, a letter (G, C, or Z) is placed followed by a number. That same number is placed at the affected inputs and outputs. The letter G indicates that an AND relationship exists; if the affecting input stands at the 0-state, it imposes that 0-state on the affected input or output. The letter C indicates a control relationship, usually between clock and a D (data) input. If the C input stands at its 0-state, the affected input is disabled. A D input is always an input to a storage element, which it either sets to the 1-state or resets to the 0-state, unless the D input is disabled to have no effect. Z dependency is used to transfer a signal from one place in a symbol to another, for example from the output at Z4 across to a terminal labeled "4", or from the output at Z5 back to the "5" where it serves as an input with no terminal attached.




# **Diagrammatic Summary**


## INPUTS




## G (AND) DEPENDENCY




## INPUT/OUTPUT




# C (CONTROL) DEPENDENCY




## **OUTPUTS**



## Z (INTERCONNECTION) DEPENDENCY



# **COMMON CONTROL BLOCK**



- † The active-low indicator may be used in combination with the 3-state and open-circuit indicators.
- ‡ L-types include N-channel open-drain and P-channel open-source outputs.
- H-types include P-channel open-drain and N-channel open-source outputs.


## Explanation of a Typical Symbol for a Dynamic Memory

#### The TMS4C1024 Symbol RAM 1024K x 1 20D10/21D0 Δ1 A2 8 **A3** 10 1 048 575 11 Α5 \_12 A6 13 Α7 14 **A8** 15 A9 20D19/21D9 C20[ROW] G23/[REFRESH ROW] RAS 24[PWR DWN] C21[COL] CAS 23C22 23,21D 24EN Α∇ A,22D

The TMS4C1024 symbol will be explained in detail for each operating function. The assumption is made that the previous sections have been read and understood. While this symbol is complex, so is the device it represents and the symbol shows how the part will perform depending on the sequence in which signals are applied.

## Addressing

The symbol above makes use of an abbreviated from to show the multiplexed, latched addresses. The blocks representing the address latches are implied but not shown.



When  $\overline{RAS}$  goes low, it momentarily enables (through C20,  $\triangleright$  indicates a dynamic input) the D inputs of the ten address registers 10 through 19. When  $\overline{CAS}$  goes low, it momentarily enables (through C21) the D inputs of the ten address registers 0 through 9. The outputs of the address registers are in 20 internal address lines that select 1 of 1 048 576 cells.




## Refresh




When  $\overline{RAS}$  goes low, row refresh starts. It ends when  $\overline{RAS}$  goes high. The other input signals required for refreshing are not indicated by the symbol.

## **Power Down**




 $\overline{\text{CAS}}$  is ANDed with  $\overline{\text{RAS}}$  (through G24) so when  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are both high, the device is powered down.

#### Write



By virture of the AND relationship between  $\overline{\text{CAS}}$  and  $\overline{\text{W}}$  (explicitly shown), when either one of these inputs goes low with the other one and  $\overline{\text{RAS}}$  is already low ( $\overline{\text{RAS}}$  is ANDed by G23), the D input is momentarily enabled (through C22). In an "early-write" cycle it is  $\overline{\text{W}}$  that goes low first; this causes the output to remain off as explained below.

#### Read



The ANDed result of  $\overline{RAS}$  and  $\overline{W}$  (produced by G23) is clocked into a latch (through C21) at the instant  $\overline{CAS}$  goes low. This result will be "1" if  $\overline{RAS}$  is low and  $\overline{W}$  is high. The complement of  $\overline{CAS}$  is shown to be ANDed with the output of the latch (by G24 and 24). Therefore, as long as  $\overline{CAS}$  stays low, the output is enabled. In the "early-write" cycle referred to above, a "0" was stored in the latch by  $\overline{W}$  being low when  $\overline{CAS}$  went low, so the output remained disabled.

If you have any questions on the Explanation of IEEE/IEC Logic Symbols, please contact:

F.A. Mann, MS 3684 Texas Instruments Incorporated P.O. Box 655303 Dallas, Texas 75265 Telephone: (214) 997-2489

IEEE Standards may be purchased from:

Institute of Electrical and Electronics Engineers, Inc. 345 East 47th Street

New York, New York 10017

International Electrotechnical Commission (IEC) publications may be purchased from:

American National Standards Institute, Inc. 1430 Broadway

New York, New York 10018





General Information	-0-
Selection Guide	2
Alternate Source Directory	-3
Glossary/Timing Conventions/Data Sheet Structure	49
Dynamic RAMs	5
Dynamic RAM Modules	6
EPROMs/OTPs/Flash EEPROMs	7
Application Specific Memories	8
Military Products	9
Datapath VLSI Products	10
Logic Symbols	र्वि
Quality and Reliability	12
Electrostatic Discharge Guidelines	13
Mechanical Data	14

1	General Information
2	Selection Guide
3	Alternate Source Directory
4	Glossary/Timing Conventions/Data Sheet Structure
5	Dynamic RAMs
6	Dynamic RAM Modules
7	EPROMs/OTPs/Flash EEPROMs
8	Application Specific Memories
9	Military Products
-10	Datapath VLSI Products
11	Logic Symbols
12	Quality and Reliability
13	Electrostatic Discharge Guidelines
14	Mechanical Data

#### MOS MEMORY QUALITY AND RELIABILITY STRATEGY

Texas Instruments is committed to providing its customers with reliable, high quality memory products. MOS Memory management has applied a four point quality and reliability strategy to:

- · Provide customers with the lowest cost of product ownership through quality, reliability, and service by:
  - On-time delivery to minimize customer inventory.
  - Quality performance that justifies ship-to-stock certification and eliminates the cost of component testing.
  - No system manufacturing fallout.
  - No warranty and service costs.
- Develop partnership relationships to service and solve customer problems and anticipate upcoming needs.
- Live quality improvement process from product creation and manufacturing through product sales via our total quality control approach of:
  - Quality Function Deployment.
  - Design-in and build-in quality and reliability.
  - In-control manufacturing.
  - Leadership customer service.
- Measure TI's performance by the customer's measurement and perception. The performance standard is continuous customer satisfaction.

## **Total Quality Control (TQC)**

Total Quality Control at TI is a business management process encompassing all company functions. The goal of Total Quality Control (TQC) is continuous customer satisfaction. Utilizing a process of improvement through a positive feedback cycle, TQC is deployed in the MOS Memory Division from the initial design-in Q&R stage, in-control manufacturing, and customer service (see Figure 1).

Proper application of the concept of "PLAN-DO-CHECK-ACT" allows a positive feedback loop that creates continuous improvement and breakthrough, as opposed to the "FIX-FIX-FIX" results of a negative loop (see Figure 2).

## **Quality Function Deployment**

Continuous customer satisfaction can be achieved only by fully understanding customer needs, then introducing innovative products that satisfy those needs. Quality Function Deployment (QFD) accomplishes both purposes at TI. QFD is a technique that systematically records the voice of the customer, identifying product and service attributes most important to the customer. QFD then blends these needs with the talents and innovations of a TI design team to define a manufacturable, reliable product solution for the customer.

# Design-In Quality and Reliability

Quality and reliability improvements at TI start with the chip and package design. The objective of MOS Memory's Design-In Quality and Reliability (DIR) thrust is *first-pass qualification of new products, internally and at the customer*. The TI approach to DIR has been to understand customer requirements of a product, and to formalize this knowledge into a database that incorporates both reliability modeling knowledge, and "lessons learned" from historical problems and engineering evaluations. Before any new design is approved, the design is verified against a DIR "checklist". Design verification is planned to evolve to computer verification utilizing artificial intelligence.






Figure 1. Total Quality Control




Figure 2. TQC Philosophy

## In-Control Manufacturing

# Documentation/Audit System

To assure in-control manufacturing, TI employs a hierarchical specification system. General specifications on all aspects of quality, reliability, and customer service are written and controlled by the central Quality and Reliability group. More detailed specifications control the operating practices of design, manufacturing, marketing, and other support organizations. These specifications follow guidelines set by the higher-level specifications, but concentrate on the type of business entity.



Regularly scheduled audits are performed within TI to ensure compliance with all specifications. The five types of audits performed are:

- 1. Self audit: An internal audit within each functional operation. This type of audit is conducted by persons within the operation and an additional person from outside the operation.
- 2. Cross-audit: An audit by persons independent of the operation being audited.
- 3. Group audit: An audit of an operation conducted by the Semiconductor Group audits and procedures function, which is a part of the central Quality and Reliability organization.
- 4. Procedures audit: An audit of lower-level specifications with respect to higher-level specifications.
- 5. Compliance audit: An audit of operating practices with respect to specifications.

Statistical Process Control (SPC)

Quality improvement is achieved through Statistical Process Control (SPC). SPC is applied throughout the manufacturing operations of the MOS Memory division. The objectives of SPC are:

- Control processes on a realtime basis.
- Improve process capability (CP).
- Reduce variability to target value (CPK).
- Eliminate "out-of-spec" lots.
- Achieve dependable delivery.
- Lower cost-of-quality.

Computer hardware and artificial intelligence software have been coupled to establish interactive control allowing the computer to generate realtime control charts and prompt adjustments to equipment and processes (see Figure 3).




Figure 3. Computer-Aided Statistical Process Control



# **Quality and Reliability**

#### Die Fabrication Control

In addition to extensive SPC applications in our MOS fabrication centers, TI implements wafer-level quality and reliability controls.

Wafer-level quality control focuses on reduction of variability around target values (CPK) for key functionality parameters and controls the processes that affect these parameters. For example: Column access time ( $t_{CAC}$ ) is a key DRAM parameter. One of the die manufacturing processes that affects  $t_{CAC}$  is the photo etch. To reduce variability of the target value of  $t_{CAC}$ , we control polysilicon width dimension at the photo etch process.

Wafer-level reliability controls address process control of known reliability hazards. For example: Excessive phosphorus use in die processing can lead to corrosion defects in the finished device. Wafer-level reliability controls require that phosphorus level control is built into the manufacturing process and that action is prescribed for out-of-control material. Other wafer-level reliability controls are shown in the following table.

PARAMETER	CONTROL	
Metal	Electromigration Testing, Grain Size, Silicon Nodule Monitor Step Coverage/Metal Necking Monitor Stress-Induced Metal Void Testing	
Protective Overcoat	P.O. Integrity Stress Testing Thickness Monitor Refraction	
Corrosion	% Phosphorus In Multilevel Oxide Monitor	
Gate Oxide Integrity	Breakdown Voltage	

## Device Assembly Control

TI has also implemented assembly level reliability controls and SPC at critical assembly points (see Table 2) to ensure highly reliable device packaging. Each parameter has certain controls performed at appropriate frequencies to ensure that assembly processing is at qualified levels. Controls may be added or reduced after extensive testing has been performed. Results are carefully studied and fed back to preclude reliability problem introduction into the assembly process. Some of the parameters and controls are shown in Table 3.

Table 2. Major Assembly Steps Using SPC/SQC†

PLASTIC DEVICE ASSEMBLY					
Process	Control Parameter				
Mount	% Coverage of Epoxy				
Bond	Bond Strength				
Mold	Temperature and Molding Parameters				
Trim/Form	Lead Deflection (DIP)				
CERAMIC DEVICE ASSEMBLY					
Bond	Bond Strength				
Seaf	Seal Furnace Temperature				

<sup>†</sup>Statistical Process Control/Statistical Quality Control

Table 3. MOS Memory Assembly Level Reliability Controls

PARAMETER	CONTROL	
P.O. Integrity	Contactless Wafer Mount on Tape Die Mount System Mold Compound Parameters	
Chip/Crack	Visual Inspection Temp Cycle Saw Blade Conditions Poker Pin Height Wet Etch Monitor (EPROM)	
Bond Integrity	Bond Strength Monitor Bond Parameters Bake/Bond Pull Monitor Capillary Change	
Package Integrity	Visual Inspection Mold Press Parameters (Plastic) X-Ray Inspection (Plastic) Trim/Form (Plastic) Package Seal (Ceramic) Temp Cycle (Ceramic) Hermeticity Monitor (Ceramic)	
Die Mount Integrity	Die-Shear Monitor Centrifuge Monitor X-Ray Inspect Leadframe Polyimide Pattern Inspect Pick-Up Arm Force	
Contamination	Visual Inspection	

# Product Assessment/Improvement

# Reliability Control System

The MOS Memory reliability control system (Figure 4) provides closed-loop-system feedback resulting in corrective actions and ongoing product improvements. Each new product, process, or major change to an existing product is internally qualified to industry leadership standards prior to production. This is followed by intensive monitoring during production ramp-up and routine monitoring of more than 20,000 units a month once a product achieves final production release. In 1989 almost two million memory devices were tested in all phases of the reliability control system.

## Reliability Development Issues

Soft Error: TI does extensive work in all phases of device development to minimize the effects of soft errors. Soft errors are caused by alpha particles emitted by the decay of small amounts of thorium and uranium located in device packaging materials. TI maintains an aggresive program of evaluating new mold compounds to ensure low alpha emmissivity. Certain device design and processing techniques are also applied to ensure a low soft error rate. The goal of device design and processing is to maximize the cell capacitance by employing an oxide-nitride dielectric, as opposed to an oxide dielectric. Also, the cell capacitance increases as the dielectric thickness decreases. Testing has shown that the trench capacitor used in dynamic RAMs has competitive soft error rates.

Channel Hot Electron: Channel hot electrons are caused by impact ionization in the drain pinch-off region. Electrons are accelerated toward the drain, collide with positive ions, and can be trapped in the gate oxide. This trapped charge can change the characteristics of the transistor by raising the V<sub>T</sub> (threshold voltage). One method employed to reduce the effects of hot electrons is to add a lightly doped drain to reduce the electric field at the gate. Testing for channel hot electrons is performed at a low temperature (–10°C) and a high drain voltage.

Latch-up: A CMOS device can latch-up when the gain of the parasitic PNP+NPN transistors is greater than 1. These PNP+NPN transistors act as a silicon controlled rectifier (SCR). If enough current flows through the resistors, the transistors will turn on and the device will latch-up.

To control latch-up, the SCR gain must be controlled to less than or equal to one. Methods for improving latch-up immunity include incorporating guard rings between P+ and N+ diffusions, and isolating P+ and N+ diffusions.



# **Quality and Reliability**

Latch-up testing is performed to ensure our CMOS devices meet the minimum holding current for industry standards.

## **Customer Service**

Quality, Reliability, Service, and the Cost of Ownership

The goal of Texas Instruments is to offer the best quality, reliability, and service in the semiconductor industry. The foundation for this approach is to ship consistent quality. Consistent quality allows ship-to-stock programs that foster the elimination of the customer's incoming inspection. Ship-to-stock quality, coupled with 100% on-time delivery to narrow shipping windows means support of the customer's just-in-time manufacturing program. This combination of quality, reliability, and service can be measured by a single index called "the cost of ownership". The "cost of ownership" is defined as being composed of the purchase price, quality adders (for incoming inspection and board rework), inventory adders (for maintenance of a buffer inventory for suppliers who cannot meet just-in-time delivery), in-house reliability adders (for system burn-in and rework), and field reliability adders (for warranty and post-warranty field repairs).

For more information about the cost of ownership concept, contact your local TI sales office and request the brochure "Texas Instruments Lowers Semiconductor Cost of Ownership", SSYB057.

## Quality Improvement

Significant improvement in product quality has been achieved through:

- Better definition of customer's requirements.
- Greater emphasis on quality as a design criterion.
- Improved control of incoming materials.
- Intensive training of supervisors and operators.
- Extensive use of statistical process control.
- More automation of operations to minimize operator-related defects.

QUALIFICATION	PRODUCTION RAMP LOT ACCEPT	FINAL PRODUCTION RELEASE
Baseline process     3 - 6 diffusion lots     Up to 7000 units tested     # OF UNITS  TEST DRAM EPROM OTP  125°C Op life 1100 300 200  EFR† 2000 1000 500  85/85 300 - 200  Temp. cycle 600 150 600  Press. cooker test 300 - 200  Press. cooker test 300 - 200  PSP/PVP† 100 - 200  Static bias/storage 250 300 150  Soft error 2000 Data ret. bake - 600 150  Electromigration 150 - 150  Package integrity 470 400 200  ESD 30 20 20	Baseline process  100% reliability lot acceptance concurrent with qualifications  Review of data once sufficient lots have been sampled  # OF LOTS  TEST DRAM EPROM OTP  EFR† 150 100 100  High temp. rev. bias — 50 50  Temp. cycle 50 50 50  Press. cooker test 50 — 50  Bake — 50 50	Control each package/wafer fabrication site/device combination  Ongoing reliability monitor of 125°C op life, data retention bake, temperature cycle, 85/85, autoclave, package integrity, and internal cavity moisture  Control limits for each test  Approximately 20,000 units tested each month  Early failure rate monitor

<sup>†</sup> EFR (Early Failure Rate): DRAM – 125°C OPL, 80 hours

EPROM & OTP - 200°C bake, 44 hours (OTP in ceramic package)

Figure 4. Reliability Control System



PSP: Pressure cooker, Sauter dip, Pressure cooker PVP: Pressure cooker, Vapor phase, Pressure cooker

As is demonstrated in Figure 5, MOS Memory EPROM and DRAM outgoing quality has dramatically improved during the last few years. This significant improvement has occurred for all TI product lines and has been recognized publicly by many of our customers, who have given TI more than 70 major quality awards in the last three years. Included among these awards are Ford's Q-1 Award, the U.S. Naval Quality Award, and the Deming Prize, which is Japan's most prestigious quality award.

# Reliability Improvement

Low IC failure rates are achieved through design-in reliability, computer aided design, stringent qualification testing prior to product release, routine monitoring of released products, and an extensive failure mode tracking and feedback system for IC failures.

Since the early '80's, MOS Memory products have exhibited a device failure rate improvement trend, which has resulted in highly reliable memory devices (see Figure 6). Even though the memory device complexity increases in an ongoing manner, TI's failure rate by function has improved at an even faster pace. TI continues to emphasize reliability improvement as a major factor in reducing the total cost of ownership for our customers. Reliability improvement is reflected as a reduction in the expected field failures during system lifetime.

Up-to-date quality and reliability data for MOS Memory products is available. Please contact your local TI sales office for information.




Figure 5. MOS Memory Quality Improvement






Figure 6. MOS Memory Reliability Improvement

General Information	1
Selection Guide	2
Alternate Source Directory	-3
Glossary/Timing Conventions/Data Sheet Structure	<b>4</b>
Dynamic RAMs	5
Dynamic RAM Modules	6
EPROMs/OTPs/Flash EEPROMs	7.33
Application Specific Memories	8
Military Products	9
Datapath VLSI Products	- 10
Logic Symbols	<u>. 11</u>
Quality and Reliability	12
Electrostatic Discharge Guidelines	13
Mechanical Data	14

1 General Information
2 Selection Guide
3 Alternate Source Directory
4 Glossary/Timing Conventions/Data Sheet Structure
5 Dynamic RAMs
6 Dynamic RAM Modules
7 EPROMs/OTPs/Flash EEPROMs
8 Application Specific Memories
9 Military Products
10 Datapath VLSI Products
11 Logic Symbols
12 Quality and Reliability
Electrostatic Discharge Guidelines
14 Mechanical Data

## Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies

#### Scope

This specification establishes the requirements for methods and materials used to protect electronic parts, devices, and assemblies (items) that are susceptible to damage or degradation from electrostatic discharge (ESD). The electrostatic charges referred to in this specification are generated and stored on surfaces of ordinary plastics, most common textile garments, ungrounded person's bodies, and many other commonly unnoticed static generators. The passage of these charges through an electrostatic-sensitive part may result in catastrophic failure or performance degradation of the part.

The part types for which these requirements are applicable include, but are not limited to, those listed:

- 1. All metal-oxide semiconductor (MOS) devices; e.g., CMOS, PMOS, etc.
- 2. Junction field-effect transistors (JFET)
- 3. Bipolar digital and linear circuits
- Op-amps, monolithic microcircuits with MOS compensating networks, on-board MOS capacitors, or other MOS elements
- 5. Hybrid microcircuits and assemblies containing any of the types of devices listed
- 6. Printed circuit boards and other types of assembly containing static-sensitive devices
- 7. Thin-film passive devices

#### **Definitions**

- Electrostatic Discharge (ESD): A transfer of electrostatic charges between bodies at different electrostatic potentials caused by direct contact or electrostatic field induction.
- 2. Conductive material: Material having a surface resistivity of 10<sup>5</sup> Ω/square maximum.
- 3. Static dissipative material: Material having a surface resistivity between 10<sup>5</sup> and 10<sup>9</sup> Ω/square.
- 4. Antistatic material: Material having a surface resistivity between  $10^9$  and  $10^{14}$   $\Omega$ /square
- 5. Surface resistivity: An inverse measure of the conductivity of a material and is the resistance of unit length and unit width of a surface. Note: Surface resistivity of a material is numerically equal to the surface resistance between two electrodes forming opposite sides of a square. The size of the square is immaterial. Surface resistivity applies to both surface and volume conductive materials and has the dimension of Ω/ square.
- 6. Volume resistivity: Also referred to as bulk resistivity. It is normally determined by measuring the resistance (R) of a square of material (surface resistivity) and multiplying this value by the thickness (T).
- Ionizer: A blower that generates positive and negative ions, either by electrostatic means or from a radioactive energy source in an airstream, and distributes a layer of low velocity ionized air over a work area to neutralize static charges.
- 8. Close proximity: For the purpose of this specification, 6 inches or less.

#### Device Sensitivity per Test Circuit of Method 3015, MIL-STD-883C

 Devices are categorized according to their susceptibility to damage resulting from electrostatic discharges (ESD).

Category	ESD Sensitivity
Class 1	0 V – 1999 V
Class 2	2000 V - 3999 V
Class 3	4000 V and above

Devices are to be protected from ESD damage from receipt at incoming inspection through assembly, test, and shipment of completed equipment.



## Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies

#### **Applicable Reference Documents**

The following reference documents (of latest issue) can provide additional information on ESD controls.


- 1. MIL-M-38510 Microcircuits, General Specification
- 2. MIL-STD-883 Test Methods and Procedures for Microelectronics
- 3. MIL-STD-19491 Semiconductor Devices, Packaging of
- 4. MIL-M-55565 Microcircuits, Packaging of
- 5. DOD-HDBK-263 Electrostatic Discharge Control Handbook for Protection
- 6. DOD-STD-1686 Electrostatic Discharge Control Program
- 7. NAVSEA SE 003-11-TRN-010 Electrostatic Discharge Training Manual
- 8. JEDEC Standard Publication 108

#### **Facilities for Static-Free Workstation**

The minimum acceptable static-free workstation shall consist of the work surface covered with static dissipative material attached to ground through a 1 M $\Omega$   $\pm$  10% resistor, an attached grounding wrist strap with integral 1 M $\Omega$   $\pm$  10% resistor for each operator, and air ionizer(s) of sufficient capacity for each operator. The wrist strap shall be connected to the static dissipative material. Ground shall utilize the standard building earth ground; refer to Figure 1. Conductive floor tile/carpet along with conductive shoes may be used in lieu of the conductive wrist straps for non-seated personnel. The Site Safety Engineer must review and approve all electrical connections at the static-free workstation prior to its implementation.

Air ionizers shall be positioned so that the devices at the static-free workstations are within a 4-foot arc measured by a vertical line from the face of the ionizer and 45 degrees on each side of this line.

General grounding requirements are to be in accordance with Table 1.



All electrical equipment sitting on the conductive table top must be hard grounded but must be isolated from the static disspative work surface. NOTE: Earth ground is not computer ground or RF ground or any other limited-type ground.

Figure 1. Static-Free Workstation



	Treated With Antistatic Solution or Made of Conductive Material	Grounded to Common Point	Static Dissipative Material
Handling Equipment/ Handtools	×		×
Metal Parts of Fixtures and Tools/Storage Racks		X	
Handling Trays/Tubes	X		X
Soldering Irons/Baths		X	
Table Tops/Floor Mats	X	X	Х
Personnel		X Using Wrist Strap*	

<sup>\*</sup> With 1 M $\Omega$  ± 10% resistor

#### Usage of Antistatic Solution in Areas to Control the Generation of Static Charges

The use of antistatic chemicals (antistats) should be a supplemental part of an overall organized ESD program. Any antistatic chemical application shall be considered as a means to reduce or eliminate static charge generation on nonconductive materials in the manufacturing or storage areas.

The application of any antistatic chemical in a clean room of class 10 000 or less shall not be permitted. Accordingly, any user of antistatic solutions must consider the following precautions:

- Do not apply antistatic spray or solutions in any form to energized electrical parts, assemblies, panels, or equipment.
- Do not perform antistatic chemical applications in any area when bare chips, raw parts, packages, and/or personnel are exposed to spray mists and evaporation vapors.

The need for initial application and frequency of reapplication can be established only through routing electrostatic voltage measurements using an electrostatic voltmeter. The following durability schedule is a reasonable expectation.

- 1. Soft surfaces (carpet, fabric seats, foam padding, etc.): each 6 months or after cleaning, by spraying.
- 2. Hard abused surfaces (floor, table tops, tools, etc.): each week (or day for heavy use) and after cleaning, by wiping or mopping.
- 3. Hard unabused surfaces (cabinets, walls, fixtures, etc.): each 6 months or annually and after cleaning, by wiping or spraying.
- 4. Company-furnished and maintained clothing and smocks: after each cleaning, by spraying or adding antistatic concentrate to final rinse water when cleaned.

The use of antistatic chemicals, their application, and compliance with all appropriate specifications, precautions, and requirements shall be the responsibility of the area supervisor where antistatic chemicals are used.

#### ESD Labels and Signs in Work Areas

ESD caution signs at workstations and labels on static-sensitive parts and containers shall be consistent in color, symbols class, voltage sensitivity identification, and appropriate instructions. Signs shall be posted at all workstations performing any handling operations with static-sensitive items. These signs shall contain the following information or its equivalent.



## Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies

## CAUTION STATIC CAN DAMAGE COMPONENTS

Do not handle ESD-sensitive items unless grounding wrist strap is properly worn and grounded. Do not let clothing or plain plastic materials contact or come in close proximity to ESD-sensitive items

Labels shall be affixed to all containers containing static-sensitive items at a place readily visible and proper for the intended purpose. Additionally, labels must be consistently placed on containers and packages at a standard location to eliminate mishandling. Use only QC-accepted and approved signs and labels to identify static-sensitive products and work areas. The use of ESD signs and labels, and their information content shall be the responsibility of the area supervisor to assure consistency and compatibility throughout the static-sensitive routing.

#### Relative Humidity Control

Since relative humidity has a significant impact on the generation of static electricity, when possible, the work area should be maintained within the 40%–60% relative humidity range.

#### Preparation for Working at Static-Free Workstation

A workstation with a static disspative work surface connected to ground through a 1  $M\Omega\pm10\%$  resistor, a grounding wrist strap with the ground wire connected to the conductive work surface, and an ionizer constitute a static-free workstation (Figure 1). An operator is properly grounded when the wrist strap is in snug (no slack) contact with the bare skin, usually positioned on the left wrist for a right-handed operator. The wrist strap must be worn the entire time an operator is at a static-free workstation. The operator should first touch the grounded bench top before handling static-sensitive items. This precaution should be observed in addition to wearing the gounding wrist strap. If possible, the operator should avoid touching leads or contacts even though he or she is grounded.

#### CAUTION

Personnel shall never be attached without the presence of the 1 M $\Omega$  ± 10% series resistor in the ground wire.

An operator's clothing should never make contact or come in close proximity with static sensitive items. Operators must be especially careful to prevent any static-sensitive items (being handled) from touching their clothing. Long sleeves must be rolled up or covered with antistatic sleeve protector banded to the bare wrist, which shall "cage" the sleeve at least as far up as the elbow. Only antistatic finger cots may be used when handling static-sensitive items.

Any improperly prepared person, while at or near the work station, shall not touch or come in close proximity with any static-sensitive item. It is the responsibility of the operator and the area supervisor to ensure that the static-free work area is clear of unnecessary static hazards, including such personal items as plastic coated cups or wrappers, plastic cosmetic bottles or boxes, combs, tissue boxes, cigarette packages, and vinyl or plastic purses. All work-related items, including information sheets, fluid containers, tools, and part carriers must be approved for use at the static-free workstation.

#### **General Handling Procedures and Requirements**

 All static-sensitive items must be received in an antistatic/conductive container and must not be removed from the container except at the static-free workstation. All protective folders or envelopes holding documentation (lot travelers, etc.) shall be made of nonstatic-generating material.



## Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies

Each packing (outermost) container and package (internal or intermediate) shall have a bright yellow warning label attached, stating the following information or equivalent:



The warning label shall be legible and easily readable to normal vision at a distance of 3 feet.

- 3. Static-sensitive items are to remain in their protective containers except when actually in use at the static-free station.
- 4. Before removing the items from their protective container, the operator should place the container on the conductive grounded bench top and make sure the wrist strap fits snugly around the wrist and is properly plugged into the ground receptacle, then touch hands to the conductive bench top.
- 5. All operations on the items should be performed with the items in contact with the grounded bench top as much as possible. Do not allow conductive magazine to touch hard-grounded test gear on bench top.
- 6. Ordinary plastic solder-suckers and other plastic assembly aids shall not be used.
- 7. In cases where it is impossible or impractical to ground the operator with a wrist strap, a conductive shoe strap may be used along with conductive tile/mats.
- 8. When the operator moves from any other place to the static-free station, the start-up procedure shall be the same as in Preparation for Working at Static-Free Workstation.
- 9. The ionizer shall be in operation prior to presenting any static-sensitive items to the static-free station, and shall be in operation during the entire time period the items are at the station.
- 10. "Plastic snow" polystyrene foam, "peanuts," or other high-dielectric materials shall never come in contact with or be used around electrostatic sensitive items, unless they have been treated with an antistat (as evidenced by pink color and generation of less than ± 100 volts).
- 11. Static-sensitive items shall not be transported or stored in trays, tote boxes, vials, or similar containers made of untreated plastic material unless items are protectively packaged in conductive material.

#### Packaging Requirements

Packaging of static-sensitive items is to be in accordance with Device Sensitivity, item 1. The use of tape and plain plastic bags is prohibited. All outer and inner containers are to be marked as outlined in General Handling Procedures and Requirements, item 2. Conductive magazines/boxes may be used in lieu of conductive bags.

#### Specific Handling Procedures for Static-Sensitive Items

### Stockroom Operations

- Containers of static-sensitive items are not to be accepted into stock unless adequately identified as containing static-sensitive items.
- 2. Items may be removed from the protective container (magazine/bag, etc.) for the purpose of subdividing for order issue only by a properly grounded operator at an approved static-free station as defined in Facilities for and Preparation for Working at Static-Free Workstation.
- 3. All subdivided lots must be carefully repackaged in protective containers (magazine/bag, etc.) prior to removal from the static-free work-station and labeled to indicate that the package(s) contain static-sensitive items. If it is suspected that a static-sensitive item is not adequately protected, do not transfer it to



13-5

# Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies

- another container, return it to the originator for disposition unless the originator is a customer. In that case, the QC engineer should contact the customer and negotiate an appropriate disposition.
- 4. It is the responsibility of the stockroom supervisor to ensure that all personnel assigned to this operation are familiar with handling procedures as outlined in this specification. A copy of this specification is to be posted in the vicinity so that it is accessible to the operators. Stock handlers and all others who might have occasion to move stock are to be instructed to avoid direct contact with unprotected static-sensitive items.

#### Module and Subassembly Operations

- Static-sensitive items are not to be received from a stockroom, kitting, or machine insertion area unless received in approved static-protective packaging, and properly labeled to indicate that its contents are static-sensitive.
- All single station, progressive line manual assembly operators, and visual inspectors prior to wave soldering operations are to be properly grounded with a grounding wrist strap when handling static-sensitive items.
- 3. Progressive lines used as single stations where operators will be working on a mix of boards, both static-sensitive and nonstatic-sensitive, will require that all operators working on the line be properly grounded. This is necessary to accommodate the sliding of static-sensitive boards along the assembly bench or across positions not engaged in the assembly of this type board.
- 4. It is the responsibility of the area supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in the proper working order and to ensure that operators are wearing grounding wrist straps properly (snugly in contact with bare skin).

#### Soldering and Lead-Forming Operations

- All soldering machines, conveyors, cleaning machines, and equipment shall be electrically grounded to
  ensure that they are at the same ground potential as the grounded operators working on their stations.
  No machine surfaces exposed to static-sensitive items are to be above ground potential.
- 2. All processing equipment shall be grounded, including all loading and unloading stations, that is, the stations before and after each piece of processing equipment.
- 3. All nonmetallic, static-generating components in the handling systems shall be treated to ensure protection from static.
- 4. All stations shall be identified by posting signs as outlined in ESD Labels and Signs in Work Areas.
- 5. Operators are to be properly grounded with a grounding wrist strap during any handling, loading, unloading, inspection, rework, or proximity to static-sensitive items.
- 6. Unloading operators working at a grounded station shall place static-sensitive items into approved static-protective bags or containers.
- 7. All manual soldering, repair, and touch-up work stations on the solder line are to be static protected. Operators are to wear grounding wrist straps when working on static-sensitive items. Only grounded-tip soldering/desoldering irons are allowed when working on static-sensitive items.
- 8. It is the responsibility of the area supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that the operators are wearing grounding wrist straps properly (comfortably snug in contact with bare skin).

#### **Electrical Testing Operations**

- All electrical test stations shall be static protected. Operators shall be properly grounded when working on these items.
- 2. Reused antistatic magazines must be monitored for maintenance of antistatic characteristics.



## Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies

- Devices should be in an antistatic/conductive environment except at the moment when actually under test.
- 4. Devices should not be inserted into or removed from circuits or tester with the power on or with signals applied to inputs to prevent transient voltages from causing permanent damage.
- 5. All unused input leads should be biased if possible.
- 6. Device or module repairs must be performed at static-free stations with the operator attached to a grounding wrist strap. Grounded-tip soldering irons shall be used when working on static-sensitive items.
- 7. Static-sensitive items shall be handled through all electrical inspections in static protective containers. Removal of the items from the protective containers shall be done at a static-free workstation as discussed in Preparation for Working at a Static-Free Workstation. The units must be returned to the containers before leaving the station.
- 8. All such items shall be shipped with an ESD warning label affixed as listed.
- 9. It is the responsibility of the area supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or possible degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding straps properly (snugly in contact with bare skin).

#### Packing Operations

- Static-sensitive items are not to be accepted into the packing area unless they are contained in a staticprotected bag or conductive container.
- A static-sensitive item delivered to the packer within an approved container or bag and found to be in order regarding identification shall be packed in the standard shipping carton or other regular packaging material. Containers are to be labeled in accordance with General Handling Procedures and Requirements, item 2
- 3. Any void-fillers shall be made of an approved antistatic material.

#### Burn-In operations

- 1. Burn-in board loading and unloading of static-sensitive items shall be done at a static-free station.
- Shorting clips/shorted connectors shall be installed on the board plug-in tab prior to loading any units into
  the board sockets. The clip/connectors shall be taken off just prior to plugging the board into the oven
  connector. The clip/connector shall be installed immediately upon removal of the board from the oven
  connector. Installation and removal of the clip/connector shall be done by a properly grounded operator.
- 3. All automatic or semi-automatic loading and unloading equipment shall be properly electrically grounded.
- 4. It is the responsibility of the area supervisor to ensure that all personnel handling static-senstive items are familiar with this procedure and fully aware of the damage or possible degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding straps properly (snugly in contact with bare skin).

#### Customer-Returned-Item Handling Procedure

Receipt of ESD sensitive-labeled items is to be done at a static-free workstation and handled in accordance with applicable sections within this guideline.

## Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies

#### **Quality Control Provision**

#### Sampling

Each manufacturing, stockroom, and testing operation handling ESD sensitive devices will be audited a minimum of once each quarter for compliance with all terms of this specification by the responsible process control or QRA organization. Ground continuity and the presence of uncontrolled static voltages are considered critical and shall be checked more frequently as specified below.

#### Ground Continuity (minimum of once a week)

Ground connections (grounding wrist strap, ground wires on cords, etc.) shall be checked for electrical continuity. The presence of a 1  $M\Omega$  ± 10% resistor in the ground connections between both the operator wrist straps to the work surface and the work surface to ground connector must be verified.

#### Grounded Conditions (minimum of once a week)

A visual inspection shall be made to determine full compliance with this specification at static-free workstations during handling of static-sensitive items, including operator being grounded as required, static-sensitive items not being handled in unprotected or unauthorized areas, and no static-generating materials at the grounded workstation.

#### Sleeve Protectors (minimum of once a week)

A visual check shall be made to determine that each operator wearing loose-fitting or long-sleeved clothing either has sleeves properly rolled or covered with sleeve protectors properly grounded to the bare skin at the wrist.

### Static Voltage Levels (minimum of once a week)

In addition to the visual inspections, a sample inspection using an electrostatic voltmeter will be used to check for uncontrolled electstatic voltages at or near electrostatic-controlled work stations.

#### Conductive Floor Tiles (minimum of once a month)

Conductive floors must have a resistance of not less than 100 k $\Omega$  from any point on the tile to earth ground. Also, resistance from any point-to-point on the tile floor three (3) feet apart shall be not less than 100 k $\Omega$ . The test methods to be used are ASTM-F-150-72 and NFPA 99.

#### Records

Written records must be kept of all these QC audits.

#### **Training**

Training is applicable for all areas where individuals come in contact with ESD-sensitive devices. It is the responsibility of each area supervisor to make sure that his/her people receive ESD training initially and every 12 months thereafter to maintain proficiency. Training should include static fundamentals, a review of applicable parts of this specification, and actual applications in the work area.



General Information
Selection Guide
Alternate Source Directory
Glossary/Timing Conventions/Data Sheet Structure
Dynamic RAMs
Dynamic RAM Modules
EPROMs/OTPs/Flash EEPROMs
Application Specific Memories
Military Products
Datapath VLSI Products
Logic Symbols
Quality and Reliability
Electrostatic Discharge Guidelines
 Mechanical Data

1	General Information
2	Selection Guide
3	Alternate Source Directory
A40306 S ENT (2000)	
4	Glossary/Timing Conventions/Data Sheet Structure
BND-TEX-SOURCE	
5	Dynamic RAMs
6 ."	Dynamic RAM Modules
MANAGE STATE	
7 - :	EPROMs/OTPs/Flash EEPROMs
The state of the s	
8	Application Specific Memories
9	Military Products
18052 321882	
10	Datapath VLSI Products
1711	Logic Symbols
100 Maria 100 Maria 100 Maria 100 Maria 100 Maria 100 Maria 100 Maria 100 Maria 100 Maria 100 Maria 100 Maria 1	
12	Quality and Reliability
13	Electrostatic Discharge Guidelines
on C	
14	Mechanical Data
Cost Market	

#### Plastic Dual-In-Line Package (N Suffix)† B Max Either С Or Both Max Index Marks A Max C Max 5,08 (0.200) Max 0,508 (0.020) Min Seating Plane 105° 0,533 (0.021) 0,355 (0.014) D Min 0,381 (0.015) 0,203 (0.008) Pin Spacing 2,54 (0.100) T.P. 1,78 (0.070) Nom 0,838 (0.033) Nom PIN 16 18 20 28 32 DIM 8,26 8,26 8,26 15,88 15,88 A (Max) (0.325)(0.325)(0.325)(0.625)(0.625)22,86 25,40 41,94 22,10 37,21 B (Max) (1.651)(0.870)(0.899)(1.000)(1.465)6,86 6,86 6,86 13,97 13,97 C (Max) (0.270)(0.270)(0.270)(0.550)(0.550)3,00 3,18 3,00 2,92 3,18 D (Min) (0.125)(0.118)(0.118)(0.115)(0.125)ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

†	Applicable	MOS	Memory	Devices:
---	------------	-----	--------	----------

16-PIN	18-PIN	20-PIN	28-PIN	32-PIN
TMS4C1050	TMS4C1024	TMS44C256	TMS27PC128	TMS27PC510
TMS4C1060	TMS4C1025		TMS27PC256	TMS29F512
	TMS4C1027		TMS27PC512	TMS29F010
	TMS4C1070		TMS29F256	
			TMS29F258	
			TMS29F259	



#### Ceramic Dual-In-Line Package (J Suffix)† 2,29 (0.090) 1,53 (0.060) ę 4,45 (0.175) Lens Protrusion 3,56 (0.140) 0,254 (0.010) Max 0,457 (0.018) Min 3,18 (0.125) Min 0,305 (0.012) 0,203 (0.008) 5,08 (0.200) 18,29 (0.720) 3,81 (0.150) 0,56 (0.022) 16,36 (0.644) 0,711 (0.028) 0,36 (0.014) Min Ref 2,79 (0.110) 1,57 (0.062) 2,29 (0.090) 1,14 (0.045) PIN 24 28 32 40 DIM A (Max) 15,85 (0.624) 15,85 (0.624) 15,85 (0.624) 15,85 (0.624) B (Max) 42,37 (1.668) 52,53 (2.068) 32,13 (1.265) 37,21 (1.465) 14,25 (0.561) C (Max) 14,25 (0.561) 14,25 (0.561) 14,25 (0.561) 15,19 (0.598)\$ <sup>‡</sup> This dimension pertains to TMS27C128, TMS27C256, TMS27C512, and TMS87C257 only. § This dimension pertains to TMS29F256, TMS29F258, and TMS29F259 only.


<sup>†</sup> Applicable MOS Memory Devices:

28-PIN	32-PIN	40-PIN
TMS27C128	TMS27C510	TMS27C210A
TMS27C256	TMS27C010A	TMS27C240
TMS27C512	TMS27C0210A	
TMS29F256	TMS27C040	
TMS29F258	TMS29F512	
TMS29F259	TMS29F010	
TMS87C257		

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES



## 20/26-Pin Plastic Small-Outline J-Lead Package (SOJ) (DJ suffix)†




Ť	Applicable	MOS	Memory	Devices:
---	------------	-----	--------	----------

20/26	-PIN <sup>§</sup>
TMS4C1024	TMS44400
TMS4C1025	TMS44410
TMS4C1027	TMS4C1050
TMS44C256	TMS4C1060
TMS44100	TMS4C1070
TMS44101	

<sup>‡</sup> Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0,254 mm (0.010) from the edge of the package bottom plastic. § The lead contact points are planar within 0,101 (0.004).



## 24/26-Pin Plastic Small-Outline J-Lead Package (SOJ) (DJ suffix)†




† Applicable MOS Memory Devices:

24/26-PIN TMS44C260 TMS44460 TMS48C128 TMS48C138



<sup>‡</sup> Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0,254 mm (0.010) from the edge of the package bottom plastic.

## 20/26-Pin Plastic Small-Outline J-Lead Package (SOJ) (DM suffix)†




† Applicable MOS Memory Devices:

20/26-PIN TMS44100 TMS44101 TMS44400 TMS44410



<sup>‡</sup> Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0,125 (0.005).






† Applicable MOS Memory Devices:

20/26-PIN TMS4C1024 TMS4C1025 TMS4C1027 TMS44C256






<sup>†</sup> Applicable MOS Memory Devices:

24/28-PIN TMS416100 TMS416400



## 28-Pin Plastic Small-Outline J-Lead Package (SOJ) (DZ Suffix)†




† Applicable MOS Memory Devices:

28-PIN

TMS44C250

TMS44C251

## 40-Pin Plastic Small-Outline J-Lead Package (SOJ) (DZ Suffix)†




† Applicable MOS Memory Devices:

40-PIN

TMS48C121

## 32-Pin Plastic Thin Small-Outline J-Lead Package (TSOP) (DD Suffix)†


This package is under development.



† Applicable MOS Memory Devices:

32-PIN<sup>‡</sup> TMS29F259 TMS29F512 TMS29F010

## Zig-Zag In-Line Plastic Package (ZIP) (SD suffix)†




† Applicable MOS Memory Devices:

20-PIN	28-PIN
TMS4C1024	TMS44C250
TMS4C1025	TMS44C251
TMS4C1027	
TMS44C256	
TMS44100	
TMS44101	
TMS44400	
TMS44410	
TMS4C1050	
TMS4C1060	
TMS4C1070	

<sup>‡</sup> Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0,125 (0.005).






† Applicable MOS Memory Devices:

18-PIN

TMS29F816






<sup>†</sup> Applicable MOS Memory Devices:

32-PIN				
TMS27PC128	TMS27PC010A	TMS29F259		
TMS27PC256	TMS27PC040	TMS29F512		
TMS27PC510	TMS29F256	TMS29F010		
TMS27PC512	TMS29F258			



#### 44-Pin Plastic Leaded Chip Carrier Package (PLCC) (FN suffix)†




NOTES: A. Centerline of center pin each side is within 0,10 (0.004) of package centerline as determined by this dimension.

- B. Location of each pin is within 0,127 (0.005) of true position with respect to center of pin on each side.
- C. The lead contact points are planar within 0,101 (0.004).

† Applicable MOS Memory Devices:

44-PIN TMS27PC210A TMS27PC240






Note A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

† Applicable MOS Memory Devices:

30-PIN TM256GU9C TM124GU8A

## 30-Pin Single-Sided Single-In-Line Package (AD Suffix)†




Note A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

† Applicable MOS Memory Devices:

30-PIN TM024EAD9 TM124EAD9B TM124EAD9C


## 30-Pin Single-Sided Single-In-Line Package (BD Suffix)†



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.


† Applicable MOS Memory Devices:

30-PIN TM4100GBD8 TM4100EBD9 72-Pin Single-Sided Single-In-Line Package (BK Suffix)†



† Applicable MOS Memory Devices:

72-PIN
TM256BBK32
TM256KBK36B
TM256KBK36C
TM124BBK32
TM124MBK36B



NOTE A: Parts location may vary.

72-PIN TM512CBK32 TM512LBK36B TM512LBK36C TM124MBK36A



<sup>†</sup> Applicable MOS Memory Devices:



#### **MILITARY PACKAGES**

HR

The packages offered by the Military Products Division of Texas Instruments Semiconductor Group are designed to provide the most efficient and cost-effective method of meeting military system requirements. Products are offered in hermetic ceramic dual-in-line, ceramic flatpack, leadless ceramic chip carrier, and leaded ceramic chip carrier packages. All packages conform to the mechanical outlines contained in Appendix C of MIL-M-38510 except for package types that are not included in that specification. In the event of a conflict between dimensions contained in MIL-M-38510 Appendix C and other TI published mechanical outlines, MIL-M-38510 will take precedence.

Physical dimensions of the packages not contained in MIL-M-38510 Appendix C are contained in this document.

Package Designator	Description
HM, HL	Three-Layer Rectangle LCC - JEDEC Pinouts
J	Glass-Sealed CDIP
JD	Side-Brazed CDIP
HJ	Ceramic Small-Outline J-lead
HK	Side-Brazed Ceramic Flatpack

Ceramic Flatpack


## Ceramic Packages Available

The TI published mechanical outlines for a given package type may vary slightly from product to product. To identify the detailed outline drawing for a particular product, refer to the specific data sheet for that product.

#### **Mechanical Outlines**


Size/Designator	Package Type	Applicable Specification	Typical Package Weight in Grams
18-pin JD	Side-Brazed Dual-In-Line	MIL-M-38510, App. C, D-6, Config 3	1.8
20-pin JD	Side-Brazed Dual-In-Line	MIL-M-38510, App. C, D-8, Config 3	2.0
20-pin HK	Side-Brazed Flatpack	TI Drawing	1.2
20-pad HL	Leadless Ceramic Chip Carrier	TI Drawing	1.1
20-pin HJ	Ceramic Small-Outline J-lead	TI Drawing	1.1
20-pad HM	Leadless Ceramic Chip Carrier	TI Drawing	1.3
20-pin HR	Ceramic Flatpack -	TI Drawing	1.6
28-pin JD	Side-Brazed Dual-In-Line	MIL-M-38510, App. C, D-10, Config 3	5.3
28-pin HJ	Ceramic Small-Outline J-Lead	TI Drawing	1.5
28-pin J	Ceramic Dual-In-Line	MIL-M-38510, App. C, D-10, Config 1	7.9
32-pin J	Ceramic Dual-In-Line	TI Drawing	8.9

## 18-Pin Ceramic Sidebrazed Dual-In-Line Package (JD suffix)




## 20-Pin Ceramic Sidebrazed Dual-In-Line Package (JD Suffix) 25,908 (1.020) Max -10,414 (0.410) Max Index Mark -Pin 1 -1,651 (0.065) $10,287 \pm 0,381$ Max 3,556 (0.140) 1,778 (0.070) → $(0.405 \pm 0.015)$ Max Max 3,175 (0.125) Mìn 0,457 ±0,076 (0.018 ±0.003) 0,381 (0.015) Min $0,279 \pm 0,076$ 2,540 (0.100) (0.011 ±0.003) 22,860 ±0,254 (0.900 ±0.010) ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES


## Mechanical Data MOS Memory Products — Military




## 20-Pin Small-Outline Leadless Ceramic Chip (HL Suffix)



#### 20/26-Pin Leaded Ceramic Chip Carrier (HJ Suffix) 17,39 (0.685) 17,12 (0.675) 15,49 (0.610) 14,99 (0.590) 1,22 (0.048) **TYP 4 PLACES** 0,71 (0.028) 8,64 (0.340) 8,13 (0.320) 2,54 (0.100) 0,30 (0.012) 2,03 (0.080) 3,18 (0.125) 0,15 (0.006) 2,67 (0.105) 2,29 (0.090) 0,584 (0.023) 1,78 (0.070) 0,89 (0.035) 1,27 (0.050) Ref 7,75 (0.305) R 0,406 (0.016) 0,64 (0.025) 6,86 (0.270) 1,14 (0.045) Ę 1,40 (0.055) ę 0,89 (0.035) 1,20 (0.045) ତ ତ ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES







#### 28-Pin Ceramic Sidebrazed Dual-In-Line Package (JD Suffix) 36,8 (1.450) Max 28 ∢ 15 10,414 (0.410) 9,652 (0.380) Index Mark ę 10,688 (0.420) 4,445 (0.175) 9,652 (0.380) Max Seating Plane 0,381 (0.015) Min 3,180 (0.125) 0,530 (0.021) Mìn 0,380 (0.015) 0,165 (0.065) 0,380 (0.015) 0,89 (0.035) 0,200 (0.008) 2,540 (0.100) Nom. Pin Spacing (See Note A) ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTE A: Each pin centerline is located within 0,250(0.010) of its true longitudinal position.

### Mechanical Data MOS Memory Products — Military









### Other Semiconductor Product Lines from TI

**Application Specific Products:** 

Graphics and Digital Signal Processors

Microcontrollers

**ASICs** 

Programmable Logic Devices and Field Programmable Gate Arrays .

Standard and Advanced Logic including a growing selection of Advanced Bus Interface Devices

Linear and Interface Circuits ranging from Mixed-Signal LinASIC to Power IC's and Display Drivers


Wide Spectrum of military class products meeting the requirements of the military equipment manufacturers

Thank you for your interest in TI MOS Memory Products. On the following pages is a list of TI sales offices and authorized distributors worldwide. Our sales representatives will be happy to answer your questions about pricing, device availability and technical product information. For information on how to receive technical literature, please contact our Literature Response Center at the following address:

Texas Instruments Incorporated LITERATURE RESPONSE CENTER P.O. Box 809066 Dallas, TX 75380-9066 1-800-336-5236








**.** 

ò





# TI Worldwide Sales Offices

**ALABAMA: Huntsville:** 4960 Corporate Drive, Suite N-150, Huntsville, AL 35805-6202, (205) 837-7530

ARIZONA: Phoenix: 8825 N. 23rd Avenue, Suite 100, Phoenix, AZ 85021, (602) 995-1007; Tucson: 818 W, Miracle Mile, Suite 43, Tucson, AZ 85705, (602) 292-2640.

AZ 85705, (602): 292-2694.
CALIFORNIA: Irvine: 17891 Cartwright Drive, Irvine, CA 92714, (714) 660-1200; Roseville: 1 Sierra Gate Plaza, Suite 255B, Roseville. CA 95678, (916) 786-9206; San Diego: 5625 Ruffin Road, Suite 100, San Diego. CA 92123, (619) 278-9601; Santa Clara: 5535 Betsy Ross Drive, Santa Clara: CA 95054, (408) 980-9000; Woodland Hills: 21550 Oxnard Street, Suite 700, Woodland Hills: 21550 Oxnard Street, Suite 700, Woodland Hills: CA 91367, (818) 704-8100.
COLORADO: Aurora: 1400 S. Potomac Street, Suite 101, Aurora, CO 80012, (303) 368-8000.
CONNECTICUT: Wallingford: 9 Barnes Industrial Park Road, Wallingford, CT 06492, (203) 259-0074.

FLORIDA: Altamonte Springs: 370 S. North Lake Boulevard, Suite 1008, Altamonte Springs, FL 32701, (407) 260-2116; Fort Lauderdale: 2950 N.W. 62nd Street, Suite 100, Fort Lauderdale, FL 33309, (305) 973-8502; Tampa: 4803 George Road, Suite 390, Tampa, FL 33634, (813) 885-7411.

GEORGIA: Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900. ILLINOIS: Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (708)

INDIANA: Carmel: 550 Congressional Drive, Suite 100, Carmel, IN 46032, (317) 573-6400; Fort Wayne: 118 E. Ludwig Road, Suite 102, Fort Wayne, IN 46825, (219) 482-3311.

IOWA: Cedar Rapids: 373 Collins Road N.E., Suite 201, Cedar Rapids, IA 52402, (319) 395-9550.

KANSAS: Overland Park: 7300 College Boulevard, Lighton Plaza, Suite 150, Overland Park, KS 66210, (913) 451-4511.

MARYLAND: Columbia: 8815 Centre Park Drive, Suite 100, Columbia, MD 21045, (301)

MASSACHUSETTS: Waltham: 950 Winter Street, Suite 2800, Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Farmington Hills: 33737 W. 12 Mile Road, Farmington Hills, MI 48018, (313) 553-1500; Grand Rapids: 3075 Orchard Vista Drive S.E., Grand Rapids, MI 49506, (616) 957-4202.

MINNESOTA: Eden Prairie: 11000 W. 78th Street, Suite 100, Eden Prairie, MN 55344, (612) 828-9300.

MISSOURI: St. Louis: 11816 Borman Drive, St. Louis, MO 63146, (314) 994-2100. NEW JERSEY: Iselin: Parkway Towers, 485 E. Route 1 South, Iselin, NJ 08830, (201) 750-1050. NEW MEXICO: Albuquerque: 1224 Parsons Court, N.E., Albuquerque, NM 87112, (505)

291-0495

NEW YORK: East Syracuse: 6365 Collamer Drive, East Syracuse, NY 13057, (315) 463-9291; Fishkill: 300 Westage Business Center, Suite 140, Fishkill, NY 12524, (914) 897-2900; Melville: 1895 Walt Whitman Road, P.O. Box 2936, Melville, NY 11747, (516) 454-6600; Pittsford: 2851 Clover Street, Pittsford, NY 14534, (716) 385-6770.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Suite 100, Charlotte, NC 28217, Charlotte, NC 28217, Charlotte, NC 28217, Charlotte, NC 28217, Charlotte, NC 28216, Charlotte, NC 27625, (919) 876-2725. OHIO: Beachwood; 23775 Commerce Park Road, Beachwood, OH 44122, (216) 464-6100; Beavercreek: 4200 Colonel Glenn Highway, Suite 600, Beavercreek, OH 45431, (513) OREGON: Beaverton: 6700 S.W. 105th Street, Suite 110, Beaverton, OR 97005, (503) 643-6758. PENNSYLVANIA: Blue Bell: 670 Sentry Parkway, Blue Bell, PA 19422, (215) 825-9500. PUERTO RICO: Hato Rey: 615 Merchantile Plaza Building, Suite 505, Hato Rey, PR 00918, (809) 753-8700.

TENNESSEE: Johnson City: P.O. Drawer 1255, Erwin Hwy., Johnson City, TN 37605, (615) 461-2192.

TEXAS: Austin: 12501 Research Boulevard, Austin, TX 78759, (512) 250-7655; **Dallas**: 7839 Churchill Way, Dallas, TX 75251, (214) 917-1264; **Houston**: 9301 Southwest Freeway, Commerce Park, Suite 360, Houston, TX 77074, (713) 778-6592.

UTAH: Salt Lake City: 1800 S. West Temple Street, Suite 201, Salt Lake City, UT 84115, (801) 466-8973.

**WASHINGTON: Redmond:** 5010 148th Avenue N.E., Building B, Suite 107, Redmond, WA 98052, (206) 881-3080.

WISCONSIN: Waukesha: 20825 Swenson Drive, Suite 900, Waukesha WI 53186, (414) 798-1001.

CANADA: Nepean: 301 Moodie Drive, Mallom Center, Suite 102, Nepean, Ontario, Canada K2H SC4, (613) 726-1970; Richmond Hill: 280 Centre Street East, Richmond Hill, Ontario, Canada L4C 1B1, (416) 884-9181; St. Laurent: 9460 Trans Canada Highway, St. Laurent, Quebec, Canada H4S 1R7, (514) 335-8392.

ARGENTINA: Texas Instruments Argentina Viamonte 1119, 1053 Capital Federal, Buenos Aires, Argentina, 1/748-3699.

Alres, Argentina, 1774s-3699.
AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd., 6-10 Talavera Road, North Ryde (Sydney), New South Wales, Australia 2113, 2 887-1122; 5th Floor, 418 Street, Kilda Road, Melbourne, Victoria, Australia 3004, 3 267-4677; 171 Philip Highway, Elizabeth, South Australia 5112, 8 255-2066.

AUSTRIA: Texas Instruments GmbH., Hietzinger Kai 101-105, A-1130 Wien, (0222) 9100-0. BELGIUM: S.A. Texas Instruments Belgium N.V., 11, Avenue Jules Bordetlaan 11, 1140 Brussels, Belgium, (02) 242 30 80.

BRAZIL: Texas Instruments Electronicos do Brasil Ltda., Rua Paes Leme, 524-7 Andar Pinheiros, 05424 Sao Paulo, Brazil, 0815-6166. DENMARK: Texas Instruments A/S.

Marielundvej 46E, 2730 Herlev, Denmark, (42) 91 74 00.

FINLAND: Texas Instruments OY, Ahertajantie 3, P.O. Box 81, 02101 Espoo, Finland, (90) 461-422

FRANCE: Texas Instruments France, 8-10
Avenue Morane Saulnier-B.P. 67, 78141 Velizy
Villacoublay Cedex, France, (1) 30 70 10 03.

GERMANY: Texas Instruments Deutschland
GmbH., Haggertystrasse 1, 8050 Freising-RFA,
(08161) 80-0 od. Nibst: Kurfurstendamm 195-196,
1000 Berlin 15, (030) 8 82 73 65; Dusseldorler
Strasse 40, 6236 Eschborn 1, (06196) 80 70; III,
Hagen 43/Kibbelstrasse 19, 4300 Essen 1,
(0201) 24 25-0; Kirchhorster Strasse 2, 3000
Hannover 51, (0511) 64 68-0; Maybachstrasse II,
7302 Ostflidern 2 (Nellingen), (0711) 34 03-0.

HOLLAND: Texas Instruments Holland B.V.,
Hogehilweg 19, Postbus 12995, 1100 AZ
Amsterdam-Zuidoost, Holland, (020) 5602911.

HONG KONG: Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Center, 7 Cantor Road, Kowloon, Hong Kong, 7351223.

IRELAND: Texas Instruments Ireland Ltd., 7/8 Harcourt Street, Dublin 2, Ireland, (01) 75 52 33. ITALY: Texas Instruments Italia S.p.A., Centro Direzionale Colleoni, Palazzo Perseo-Via Paracelso 12, 20041, Agrate Brianza (Mi), (039) 63221; Via Castello della Magliana, 38, 00148 Rome, (06) 5222651; Via Amendola, 17, 40100 Bologna, (051) 554004

JAPAN: Texas Instruments Japan Ltd., Aoyama Fuji Building 3-6-12 Kita-aoyama Minato-ku, Tokyo, Japan 107, 03-498-2111; MS Shibaura Building 9-6-12 Kita-aoyama Minato-ku, Tokyo, Japan 108, 03-769-8-700; Nissho-hwai Building 5F, 2-5-8 Imabashi, Chuou-ku, Osaka, Japan 541, 06-204-1881; Dai-ni Toyota Building Nishi-kan 7F, 4-10-27 Meieki, Nakamura-ku, Nagoya, Japan 450, 052-583-8691; Kanazawa Oyama-cho Daiichi Seimei Building 6F, 3-10 Oyama-cho Daiichi Seimei Building 6F, 3-10 Oyama-cho Daiichi Seimei Building 6F, 3-10 Oyama-cho Bailding 6F, 3-10 Oyama-cho, Kanazawa, Ishikawa, Japan 920, 0762-23-5471; Matsumoto Showa Building 6F, 1-2-11 Fukashi, Matsumoto, Nagano, Japan 990, 0263-33-1060; Daiichi Olympic Tachikawa Building 6F, 1-25-12, Akebono-cho, Tachikawa, Tokyo, Japan 190, 0425-27-6760; Yokohama Nishiguchi KN Building 6F, 2-8-4 Kita-Saiwai, Nishi-Ku, Yokohama, Kanagawa, Japan 220, 045-322-6741; Nihon Seimei Kyoto Yasaka Building 5F, 843-2, Higashi Shiokohjicho, Higashi-Ini, Nishinotoh-in, Shiokohji-don, Shimogyo-ku, Kyoto, Japan 600, 075-341-7713; Sumitomo Seimei Kumagaya Building 8F, 2-44 Yayoi, Kumagaya, Saitama, Japan 360, 0485-22-2440; 2597-1, Aza Harudai, Oaza Yasaka, Kitsuki, Oita, Japan 873, 09786-3-3211. KOREA: Texas Instruments Korea Ltd., 28th Floor, Trade Tower, 159, Samsung-Dong, Kangnam-ku Seoul, Korea, 2 551 2800.

MEXICO: Texas Instruments de Mexico S.A, Alfonso Reyes 115, Col. Hipodromo Condesa, Mexico, D.F., Mexico 06120, 57525-3860.

MIDDLE EAST: Texas Instruments, No. 13, 1st Floor Mannai Building, Diplomatic Area, P.O. Box 26335, Manama Bahrain, Arabian Gulf, 973

NORWAY: Texas Instruments Norge A/S, PB 106, Refstad (Sinsenveien 53), 0513 Oslo 5, Norway (02) 155090

Norway, (02) 155090.

PEOPLE'S REPUBLIC OF CHINA: Texas Instruments China Inc., Beijing Representative Office, 7-05 CITIC Building, 19 Jianguomenwai Dajie, Beijing, China, 500-2255, Ext. 3750.

PHILIPPINES: Texas Instruments Asia Ltd., Philippines Branch, 14th Floor, Ba-Lepanto Building, Paseo de Roxas, Makati, Metro Manila, Philippines, 2 817 6031.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal) LDA., 2650 Moreira Da Maia, 4470 Maia, Portugal (2) 948 1003.

Mala, 4470 Mala, Portugal (2) 946 1003.
SINGAPORE (& INDIA, INDONESIA,
MALAYSIA, THAILAND): Texas Instruments
Singapore (PTE) Ltd., Asia Pacific Division, 101
Thomson Road, #23-01, United Square,
Singapore 1130, 350 8100.

SPAIN: Texas Instruments Espana S.A., c/Gobelas 43, Ctra de la Coruna km 14, La Florida, 28023, Madrid, Spain, (1) 372 8051; c/Diputacion, 279-3-5, 08007 Barcelona, Spain, (3) 317 91 80.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen), (visit address: Isafjordsgatan 7, Kista), Box 30, S-164 93 Kista, Sweden, (08) 752 58 00.

SWITZERLAND: Texas Instruments Switzerland AG, Riedstrasse 6, CH-8953 Dietikon, Switzerland, (01) 740 22 20.

TAIWAN: Texas Instruments Supply Company, Taiwan Branch, Room 903, 9th Floor, Bank Tower, 205 Tun Hwa N. Road, Taipei, Taiwan, Republic of China, 2 713 9311.

UNITED KINGDOM: Texas Instruments Ltd., Manton Lane, Bedford, England, MK41 7PA, (0234) 270 111.



# TI North **American Sales**

ALABAMA: Huntsville: (205) 837-7530 ARIZONA: Phoenix: (602) 995-1007 Tucson: (602) 292-2640

CALIFORNIA: Irvine: (714) 660-1200 Roseville: (916) 786-9208 San Diego: (619) 278-9601 Santa Clara: (408) 980-9000 Woodland Hills: (818) 704-8100

COLORADO: Aurora: (303) 368-8000 CONNECTICUT: Wallingford: (203) 269-0074 FLORIDA: Altamonte Springs: (407) 260-2116 Fort Lauderdale: (305) 973-8502 Tampa: (813) 885-7411

GEORGIA: Norcross: (404) 662-7900 ILLINOIS: Arlington Heights: (708) 640-3000 INDIANA: Carmel: (317) 573-6400 Fort Wayne: (219) 482-3311

IOWA: Cedar Rapids: (319) 395-9550

KANSAS: Overland Park: (913) 451-4511 MARYLAND: Columbia: (301) 964-2003 MASSACHUSETTS: Waltham: (617) 895-9100 MICHIGAN: Farmington Hills: (313) 553-1500 Grand Rapids: (616) 957-4202

MINNESOTA: Eden Prairie: (612) 828-9300 MISSOURI: St. Louis: (314) 994-2100 NEW JERSEY: Iselin: (201) 750-1050

NEW MEXICO: Albuquerque: (505) 291-0495 NEW YORK: East Syracuse: (315) 463-9291 Fishkill: (914) 897-2900 Melville: (516) 454-6600 Pittsford: (716) 385-6770

NORTH CAROLINA: Charlotte: (704) 527-0930 Raleigh: (919) 876-2725 OHIO: Beachwood: (216) 464-6100 Beavercreek: (513) 427-6200 OREGON: Beaverton: (503) 643-6758

PENNSYLVANIA: Blue Bell: (215) 825-9500 PUERTO RICO: Hato Rey: (809) 753-8700 TENNESSEE: Johnson City: (615) 461-2192

TEXAS: Austin: (512) 250-7655 Dallas: (214) 917-1264 Houston: (713) 778-6592

UTAH: Salt Lake City: (801) 466-8973 WASHINGTON: Redmond: (206) 881-3080 WISCONSIN: Waukesha: (414) 798-1001 CANADA: Nepean: (613) 726-1970 Richmond Hill: (416) 884-9181 St. Laurent: (514) 335-8392.

# TI Regional Technology Centers

CALIFORNIA: Irvine: (714) 660-8140 Santa Clara: (408) 748-2220 GEORGIA: Norcross: (404) 662-7950 ILLINOIS: Arlington Heights: (708) 640-2909 INDIANA: Indianapolis: (317) 573-6400 MASSACHUSETTS: Waltham: (617) 895-9196 MEXICO: Mexico City: 491-70834 MINNESOTA: Minneapolis: (612) 828-9300 TEXAS: Dallas: (214) 917-3881 CANADA: Nepean: (613) 726-1970

## Customer Response Center

**TOLL FREE: OUTSIDE USA:**  (800) 336-5236 (214) 995-6611 (8:00 a.m. - 5:00 p.m. CST)

### TI Authorized North American Distributors

Alliance Electronics, Inc. (military product only) Almac Electronics

Arrow/Kierulff Electronics Group

Arrow (Canada)

Future Electronics (Canada)

GRS Electronics Co., Inc.

Hall-Mark Electronics

Lex Electronics

Marshall Industries

Newark Electronics Wyle Laboratories

Zeus Components

Rochester Electronics, Inc. (obsolete product only (508) 462-9332)

### TI Distributors

ALABAMA: Arrow/Kierulff (205) 837-6955; Hall-Mark (205) 837-8700; Marshall (205) 881-9235; Lex (205) 895-0480. ARIZONA: Arrow/Kierulff (602) 437-0750; Hall-Mark (602) 437-1200; Marshall (602) 496-0290; Lex (602) 431-0030; Wyle (602)

437-2088. CaLIFORNIA: Los Angeles/Orange County: Arrow/Kierulff (818) 701-7500, (714) 838-5422; Hall-Mark (818) 773-4500, (714) 727-6000; Marshall (818) 407-4100, (714) 78-5301; Lex (818) 880-9806, (714) 863-9200; Wyle (818) 880-9000, (714) 863-9953; Zeus (714) 921-9000, (818) 889-3838;

Sacramento: Hall-Mark (916) 624-9781; Marshall (916) 635-9700; Lex (916) 364-0230; Wyle (916) 638-5282;

San Diego: Arrow/Kierulff (619) 565-4800; Hall-Mark (619) 268-1201; Marshall (619) 578-9600; Lex (619) 495-0015; Wyle (619) 565-9171; Zeus (619) 277-9681;

San Francisco Bay Area: Arrow/Kierulff (408) 745-6600; Hall-Mark (408) 432-4000; Marshall (408) 432-4600; Lex (408) 432-7171; Wyle (408) 727-2500; Zeus (408) 629-4789.

COLORADO: Arrow/Kierulff (303) 790-4444; Hall-Mark (303) 790-1662; Marshall (303) 451-8383; Lex (303) 799-0258; Wyle (303)

CONNECTICUT: Arrow/Kierulff (203) 265-7741; Hall-Mark (203) 271-2844; Marshall (203) 265-3822; Lex (203) 264-4700.

FLORIDA: Fort Lauderdale: Arrow/Kierulff (305) 429-8200; Hall-Mark (305) 971-9280; Marshall (305) 977-4880; Lex (305) 977-7511;

Orlando: Arrow/Kierulff (407) 333-9300; Hall-Mark (407) 830-5855; Marshall (407) 767-8585; Lex (407) 331-7555; Zeus (407) 365-3000:

Tampa: Hall-Mark (813) 541-7440; Marshall (813) 573-1399; Lex (813) 541-5100.

GEORGIA: Arrow/Kierulff (404) 497-1300; Hall-Mark (404) 623-4400; Marshall (404) 923-5750; Lex (404) 449-9170.

ILLINOIS: Arrow/Kierulff (708) 250-0500; Hall-Mark (708) 860-3800; Marshall (708) 490-0155; Newark (312)784-5100; Lex (708)

INDIANA: Arrow/Kierulff (317) 299-2071; Hall-Mark (317) 872-8875; Marshall (317) 297-0483; Lex (317) 843-1050.



IOWA: Arrow/Kierulff (319) 395-7230; Lex (319)

KANSAS: Arrow/Kierulff (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121; Lex (913) 492-2922.

MARYLAND: Arrow/Kierulff (301) 995-6002; Hall-Mark (301) 988-9800; Marshall (301) 622-1118; Lex (301) 596-7800; Zeus (301) 997-1118

MASSACHUSETTS: Arrow/Kierulff (508) 658-0900; Hall-Mark (617) 667-0902; Marshall (508) 658-0810; Lex (508) 694-9100; Wyle (617) 272-7300; Zeus (617) 863-8800.

MICHIGAN: Detroit: Arrow/Kierulff (313) 462-2290; Hall-Mark (313) 462-1205; Marshall (313) 525-5850; Newark (313) 967-0600; Lex (313) 525-8100;

Grand Rapids: Arrow/Kierulff (616) 243-0912. MINNESOTA: Arrow/Kierulff (612) 830-1800;

MINNESO IA: ArrowKieruiii (612) 830-1800 Hall-Mark (612) 941-2600; Marshall (612) 559-2211; Lex (612) 941-5280. MISSOURI: ArrowKierulii (314) 567-6888; Hall-Mark (314) 291-5350; Marshall (314) 291-4650; Lex (314) 739-0526.

NEW HAMPSHIRE: Lex (603) 625-2250 NEW JAMPSHIHE: Lex (503) 625-2250.
NEW JERSEY: Arrow/Kierulff (201) 538-0900, (609) 596-8000; GRS (609) 964-8560; Hall-Mark (201) 515-3000, (609) 235-1900; Marshall (201) 882-0320, (609) 244-9100; Lex (201) 227-7880, (609) 273-7900.

NEW MEXICO: Alliance (505) 292-3360.

NEW YORK: Long Island: Arrow/Kierulff (516) 231-1000; Hall-Mark (516) 737-0600; Marshall (516) 273-2424; Lex (516) 231-2500; Zeus (914) 937-7400;

Rochester: Arrow/Kierulff (716) 427-0300; Hall-Mark (716) 425-3300; Marshall (716) 235-7620; Lex (716) 424-2222;

Syracuse: Marshall (607) 798-1611. NORTH CAROLINA: Arrow/Kierulff (919) 876-3132; (919) 725-8711; Hall-Mark (919) 872-0712; Marshall (919) 878-9882; Lex (919) 876-0000.

OHIO: Cleveland: Arrow/Kierulff (216) 248-3990; Hall-Mark (216) 349-4632; Marshall (216) 248-1788; Lex (216) 464-2970;

Columbus: Hall-Mark (614) 888-3313; Dayton: Arrow/Kierulff (513) 435-5563; Marshall (513) 898-4480; Lex (513) 439-1800; Zeus (513) 293-6162.

**OKLAHOMA:** Arrow/Kierulff (918) 252-7537; Hall-Mark (918) 254-6110; Lex (918) 622-8000. **OREGON:** Almac (503) 629-8090; Arrow/Kierulff (503) 645-6456; Marshall (503) 644-5050; Wyle (503) 643-7900

PENNSYLVANIA: Arrow/Kierulff (215) 928-1800; GRS (215) 922-7037; Marshall (412) 788-0441; Lex (412) 963-6804.

TEXAS: Austin: Arrow/Kierulff (512) 835-4180; Hall-Mark (512) 258-8848; Lex (512) 339-0088; Wyle (512) 345-8853;

Wyle (312) 33-3633, Dallas: Arrow/Kierulff (214) 380-6464; Hall-Mark (214) 553-4300; Marshall (214) 233-5200; Lex (214) 247-6300; Wyle (214) 235-9953; Zeus (214) 783-7010;

Houston: Arrow/Kierulff (713) 530-4700; Hall-Mark (713) 781-6100; Marshall (713) 895-9200; Lex (713) 784-3600; Wyle (713)

UTAH: Arrow/Kierulff (801) 973-6913; Marshall (801) 485-1551; Wyle (801) 974-9953.
WASHINGTON: Almac (206) 643-9992, (509) 924-9500; Arrow/Kierulff (206) 643-4800; Marshall (206) 486-5747; Wyle (206) 881-1150.

WISCONSIN: Arrow/Kierulff (414) 792-0150; Hall-Mark (414) 797-7844; Marshall (414) 797-8400; Lex (414) 784-9451.

CANADA: Calgary: Future (403) 235-5325; Edmonton: Future (403) 438-2858;

Montreal: Arrow Canada (514) 735-5511; Future (514) 694-7710; Marshall (514) 694-8142; Ottawa: Arrow Canada (613) 226-6903; Future (613) 820-8313; **Quebec City:** Arrow Canada (418) 871-7500;

**Toronto:** Arrow Canada (416) 670-7769; Future (416) 638-4771; Marshall (416)458-8046; Vancouver: Arrow Canada (604) 291-2986; Future (604) 294-1166.

D1090



