

# MOS Memory Commercial and Military Specifications

## Data Book



## MOS Memory Data Book

Commercial and Military

Specifications



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1988, Texas Instruments Incorporated

To receive future updates to this book, please fill out the form below and mail it to:

Texas Instruments Incorporated Literature Response Center P.O. Box 809066 Dallas, Texas 75380-9066

Name		
Title		
Company		
Address and M/S		
City	State ZIP Code	
Phone	Ext.	
SMY04IMY800R		Expires 12/89



<del></del>	
Alternate Source Directories	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
	A. 196.1
Dynamic RAM Modules	5
Dynamic NAW Woules	
	1-1-1-5
EPROMs/PROMs/EEPROMs	6
VLSI Memory Management Products	<b>7</b>
Military Products	8
Applications Information	9
, applications in constant	
Outlier and Ballahillar	10
Quality and Reliability	10
	12/12/2
Logic Symbols	11
Mechanical Data	12
ESD Guidelines	13

**General Information** 



#### INTRODUCTION

The 1988 MOS Memory Data Book from Texas Instruments includes complete detailed specifications on the expanding MOS Memory product line including Dynamic Random-Access Memories (DRAMs), Single-In-Line Package DRAM Memory Modules (SIPs), Video Random-Access Memories (VRAMs), First-In First-Out Pseudo Static Memories (FRAMs), Erasable Programmable Read-Only Memories (EPROMs), and MOS one-time Programmable Read-Only Memories (PROMs). Also included are military specifications for DRAMs, VRAMs, EPROMs, and Static Random-Access Memories (SRAMs). This is TI's first MOS Memory data book to include specifications for the VLSI Memory Management products.

The data book is divided into 13 sections. Section 1, General Information, includes the table of contents, an alphanumeric index for quickly finding device numbers, a part number guide with ordering information, plus device selection guides, product reference guides, and an IC Line-up chart for a quick overview of the broad TI MOS Memory product line. Page numbers are included on the product selection guides for easy access to the detailed specifications. In Section 2, an Alternate Source Directory lists alternate vendor part numbering examples in addition to alternate sources to TI devices (based on published data). Product specifications for over 100 devices can be found in Sections 4 through 8.

Recently published technical articles and product applications information can be found in Section 9. For the first time, a section on Quality and Reliability (Section 10) has been included in the TI MOS Memory data book. Because all MOS Memory devices are ESD sensitive, handling guidelines are included in Section 13.

The data sheets within each section are in alphanumeric order; Product Preview information is included at the end of the section. Data sheets listed with a "TMX" prefix and Product Preview disclaimer include target specifications for products that are currently under development at TI. The inclusion of these specifications does not imply that these products are or will be in production, or will meet these parameters.

Additional and/or updated information on these products is available from:

Texas Instruments Customer Response Center P.O. Box 809066 Dallas, Texas 75380-9066

For ordering information or further assistance, please contact your nearest Texas Instruments Sales Office or authorized distributor as listed in the back of this book.

1.	General Information
2	Alternate Source Directories
3	Glossary/Timing Conventions/Data Sheet Structure
4	Dynamic RAMs
5	Dynamic RAM Modules
6	EPROMs/PROMs/EEPROMs
7	VLSI Memory Management Products
8	Military Products
9	Applications Information
10	Quality and Reliability
11	Logic Symbols
12	Mechanical Data
13	ESD Guidelines

#### CONTENTS

<b>GENERAL INFORMAT</b>	TION	
Alphanumeric Ir	ndex to Data Sheet	s
Part Number Gu	ides and Ordering In	nformation
DRAM, FR	AM, SRAM, VRAM	
EPROM, P	ROM, EEPROM	
VLSI Memo	ory Management Pro	oducts1-12
Reference Guide	es	
DRAM, VR	AM, FRAM, SRAM,	EPROM, PROM, EEPROM1-13
Dynamic F	RAM Module	
Selection Guide	es	
DRAM		
Dynamic F	RAM Module	
EPROM, E	EPROM	
		oducts1-25
IC Line-up Char	t	
ALTERNATE SOURCE		
EPROM		2-7
CI OSSADVITIMING	CONVENTIONS/DAT	A SHEET STRUCTURE
·		pe of Memories3-3
		d Characteristics (Including Letter Symbols)3-5
		tions
		ire
Tait IV — Dasio	Data Officer Officer	
DYNAMIC RAMs		
TMS4256	262,144-bit	(256Kx1) Page Mode4-3
TMS4257	262,144-bit	(256K × 1) Nibble Mode4-3
TMS4461	262,144-bit	(64K×4) Multiport Video RAM4-27
TMS4464	262,144-bit	(64K × 4)
TMS44C251	1,048,576-bit	(256K×4) Multiport Video RAM4-79
TMS44C256	1,048,576-bit	(256K × 4) Enhanced Page Mode4-119
TMS44C257	1.048.576-bit	(256K×4) Nibble Mode4-119
TMS4C1024	1,048,576-bit	(1024K × 1) Enhanced Page Mode
TMS4C1025	1,048,576-bit	(1024K × 1) Nibble Mode4-151
TMS4C1027	1,048,576-bit	(1024K × 1) Static Column Decode Mode4-151
TMS4C1050	1,048,576-bit	(256K×4) FRAM
DYNAMIC RAM MOD	ULES	
TM4256EC4	1,048,576-bit	(256K×4) Page Mode5-3
TM4256FC1	1,048,576-bit	(1024K×1) Page Mode5-9
TM4256FL8	2,097,152-bit	(256K × 8) Page Mode
TM4256GU8	2,097,152-bit	(256K × 8) Page Mode5-15
TM4256EL9	2,359,296-bit	(256K×9) Page Mode5-21
TM4256GU9	2,359,296-bit	(256K×9) Page Mode5-21
TM024HAC4	4,294,304-bit	(1024K×4) Enhanced Page Mode5-27
TM024GAD8	8,388,608-bit	(1024K × 8) Enhanced Page Mode5-31
TM024EAD9	9,437,184-bit	(1024K×9) Enhanced Page Mode5-31
MIMs (Memory	Intensive Modules)	5-39

EDDOM-/DDOM-/EEDD/	2142	
EPROMs/PROMs/EEPRO TMS27C291		/OK v 0) Limb around CMOC EDDOM
TMS27C291	16,384-bit 16,384-bit	(2K×8) High-speed CMOS EPROM
TMS27C292	•	(2K×8) High-speed CMOS PROM6-3
	16,384-bit	
TMS2732A	32,728-bit 32,728-bit	(4K×8) NMOS EPROM
TMS27C32	•	
TMS27PC32	32,728-bit	(4K×8) CMOS PROM
TMS2764	65,536-bit	(8K×8) NMOS EPROM
TMS27C49	65,536-bit	(8K×8) High-speed CMOS EPROM
TMS27PC49	65,536-bit	(8K×8) High-speed CMOS PROM
TMS27C64 TMS27PC64	65,536-bit 65,536-bit	(8K×8) CMOS EPROM
	•	(8K×8) CMOS FROM
TMS28C64	65,536-bit	(16K×8) CMOS EPROM
TMS27C128	131,072-bit	· ·
TMS27PC128	131,072-bit	(16K×8) CMOS PROM
TMS27C256	262,144-bit	(32K×8) CMOS EPROM
TMS27PC256 TMS27C512	262,144-bit	(32K×8) CMOS PROM
	524,288-bit	
TMS27PC512	524,288-bit	(64K×8) CMOS PROM
TMS27C010 TMS27C210	1,048,576-bit	(64K×16) CMOS EPROM
	1,048,576-bit	•• •• • • • • • • • • • • • • • • • • •
TMX27PC010	1,048,576-bit	(128K×8) CMOS PROM
TMX27PC210	1,048,576-bit	(64K×16) CMOS PROM6-145
VLSI MEMORY MANAG	CEMENT DECIDING	•
Asynchronous FIF		•
SN54ALS22		
SN74ALS22		
SN54ALS23		
SN74ALS23		
SN54ALS23		
SN74ALS23		
SN54ALS23		
SN74ALS23		
SN54ALS23		
SN74ALS23		
SN54ALS23		7-39
SN74ALS23		
SN74ACT72		
SN74ACT72		
SN74ALS22		
SN74ALS22		
3N74AL322	35 O4 × 3	
32-bit Parallel ED/	AC Circuits	
		7-89
5117-TA000-T		

Cac	ne Address Compar	ators	
	SN74ACT2151	1K × 12	
	SN74ACT2152		
	SN74ACT2153		
	SN74ACT2154		
	TACT2150	512 × 8	
Dyn	amic Memory Conti	rollers	
•	SN74ALS2967	256K Dynamic R	AM Controller7-157
	SN74ALS2968		IAM Controller7-157
	SN74ALS6301		mic RAM Controller7-177
	SN74ALS6302	1 Megabit Dynar	mic RAM Controller7-177
	THCT4502B	256K Dynamic R	AM Controller7-197
	TMS4500A		M Controller
		,	
Acc	ess Detectors		
	SN74ALS6310	Static Column ar	nd Page Mode7-227
	SN74ALS6311		nd Page Mode7-227
	3N74AL30311	Static Column at	id rage Mode7-227
10.1	de Dun Daluma		
10-6	oit Bus Drivers		
	SN74BCT2827A	•	
	SN74BCT2828A	3-state Output.	
	SN74BCT29827A	3-state Output.	
	SN74BCT29828A	3-state Output.	
		•	
MILITARY	PRODUCTS		
	amic RAMs		
Dyii	SMJ4161	CE E36 his	(CAK v. 1) Multiment Mides DAM 0.0
		65,536-bit	(64K×1) Multiport Video RAM8-3
	SMJ4164	65,536-bit	(64K × 1)
	SMJ4416	65,536-bit	(16K×4)8-47
	SMJ4256	262,144-bit	(256K×1) Page Mode8-65
	SMJ4461	262,144-bit	(64K×4) Multiport Video RAM8-85
	SMJ4464	262,144-bit	(64K×4)8-115
	SMJ44C256	1,048,576-bit	(256K×4) Enhanced Page Mode8-133
	SMJ4C1024	1,048,576-bit	(1024K×1) Enhanced Page Mode8-135
	31013401024	1,040,570-011	(1024K × 1) Elinanced Page Wode135
EDD	OMs		
EPR		404.070.11	14.01/ 01
	SMJ27C128	131,072-bit	(16K × 8)
	SMJ27C256	262,144-bit	(32K×8)8-145
	SMJ27C512	524,288-bit	(64K×8)8-153
	SMJ27C010	1,048,576-bit	(128K×8)8-163
	SMJ27C210	1,048,576-bit	(64K×16)8-165
		, .,	
SRA	.Ms		
	SMJ61CD16	16,384-bit	(16K×1)8-167
	SMJ64C16	16,384-bit	(4K×4)8-177
			• • • • • • • • • • • • • • • • • • • •
	SMJ68CE16	16,384-bit	(2K × 8)
	SMJ61CD64	65,536-bit	(64K×1)8-197
	SMJ64C64	65,536-bit	(16K×4)8-207
	SMJ68CE64	65,536-bit	(8K × 8)
	SMJ69CE72	73,728-bit	(9K×8)8-227
	SMJ61CD256	262,144-bit	(256K×1)8-237
	SMJ64C256	262,144-bit	(64K×4)8-239
		•	
	SMJ68CE256	262,144-bit	(32K×8)8-241
	SMJ69CE288	294,912-bit	(32K×9)8-243
_			
Gen	eral Purpose Interfa		
	SMJ9914A		

Technical Article	
Designing and Manufacturing Surface Mount Assemblies	9-3
Product Applications	
Memory Timing Controller Using 'ALS2967 and 'ALS2968	9-9
Memory Timing Controller Using 'ALS6301 and 'ALS6302	9-22
THCT4502A/MC68000L8 Interface	9-42
Cache Memory Systems Using 'ACT2151 and 'ACT2152	9-49
Why Use an Error Detection and Correction Device	9-73
Error Detection and Correction Using 'ALS632B, 'ALS633 -'ALS635	9-80
High-Speed Coupling Considerations – FIFO Memory Buffers	
BiCMOS Memory Drivers Boost Performance	
BiCMOS Bus Interface	
System Solutions for Static Column Decode	9-101
QUALITY AND RELIABILITY	10-3
LOGIC SYMBOLS	
Explanation of IEEE/IEC Logic Symbols for Memories	.11-3
MECHANICAL DATA	
Part I - MOS Memory Products-Commercial	12-3
Part II - MOS Memory ProductsMilitary	12-19
Part III - VLSI Memory Management Products	12-23
Part IV – IC Sockets	12-37
ESD GUIDELINES	13-3


,	
SMJ27C010 8-163	SN74ALS29687-157
SMJ27C128 8-137	SN74ALS63017-177
SMJ27C210 8-165	SN74ALS63027-177
SMJ27C256 8-145	SN74ALS63107-227
SMJ27C512 8-153	SN74ALS63117-227
SMJ41618-3	SN74ALS632B
SMJ41648-29	SN74ALS6337-89
SMJ42568-65	SN74ALS634B7-89
SMJ44168-47	SN74ALS6357-89
SMJ44618-85	SN74AS6327-107
SMJ44648-115	SN74AS6347-107
SMJ44C256 8-133	SN74BCT2827A
SMJ4C1024 8-135	SN74BCT2828A
SMJ61CD16	SN74BCT29827A
SMJ61CD256	SN74BCT29828A
SMJ61CD64 8-197	TACT21507-149
SMJ64C16	THCT4502B7-197
SMJ64C256 8-239	TM024EAD9
SMJ64C64 8-207	TM024GAD8
SMJ68CE168-187	TM024HAC4
SMJ68CE2568-241	TM4256EC4 5-3
SMJ68CE648-217	TM4256EL9
SMJ69CE2888-243	TM4256FC15-9
SMJ69CE728-227	TM4256FL85-15
SMJ9914A 8-245	TM4256GU8
SN54ALS229A	TM4256GU9
SN54ALS232A	TMS2732A 6-13
SN54ALS233A	TMS2764 6-35
SN54ALS234	TMS27C010
SN54ALS235	TMS27C128 6-79
SN54ALS236	TMS27C210 6-131
SN54ALS632B7-89	TMS27C256 6-91
SN54ALS6337-89	TMS27C291 6-3
SN54ALS634B	TMS27C292 6-3
SN54ALS635	TMS27C32 6-21
SN54AS6327-107	TMS27C49 6-43
SN54AS6347-107	TMS27C512 6-105
SN74ACT2151	TMS27C64 6-55
SN74ACT2152	TMS27PC128 6-79
SN74ACT2153	TMS27PC256 6-91
SN74ACT2154	TMS27PC291 6-3
SN74ACT7201A	TMS27PC32 6-21
SN74ACT7202	TMS27PC49 6-43
SN74ALS22327-77	TMS27PC512 6-105
SN74ALS22337-83	TMS27PC64 6-55
SN74ALS229A7-3	TMS28C64
SN74ALS232A	TMS4256
SN74ALS233A7-13	TMS4257
SN74ALS2347-13	TMS4461
SN74ALS2357-19	TMS4464
SN74ALS2367-27	TMS44C251
SN74ALS2967	TMS44C256
ORF-TALO2007	1m0++0200 ,



TMS44C257 4-119	TMS4C1027
TMS4500A	TMS4C1050
TMS4C1024 4-151	TMX27PC010
TMS4C1025 4-151	TMX27PC210 4-14F

#### DRAM/FRAM/SRAM ORDERING INFORMATION

Factory orders for DRAM/FRAM/SRAMs described in this book should include an eight-part type number as explained in the following example:



<sup>&</sup>lt;sup>†</sup>Except SMJ4164 and SMJ4256, which are -55°C to 110°C.

L 0°C to 70°C


#### DRAM MODULE ORDERING INFORMATION

Factory orders for DRAM modules described in this book should include a seven-part type number as explained in the following example:

		1101 4230		- 10
1)	Prefix:		1	1 1
	TM TI Module			
2)	Memory Device:		1	1
	4256 256K DRAM, Page Mode 024 1 Meg DRAM, Enhanced Page Mode			
3)	Pinout Configuration:		]	İİ
	E G F H			
4)	Board Dimensions:			
	C U AD L AC			
5)	Word Width Output:			
6)	Speed Designator:		<u> </u>	
	- 10 100 ns - 12 120 ns - 15 150 ns			
7)	Temperature Range:			

#### **EPROM/PROM/EEPROM ORDERING INFORMATION**

Factory orders for EPROMs/PROMs described in this book should include a nine-part type number as explained in the following example:



<sup>4 168</sup> Hour Burn-in

<sup>&</sup>lt;sup>†</sup>Please check individual data sheets for available speeds.

#### **VLSI MEMORY MANAGEMENT ORDERING INFORMATION**

Factory orders for VLSI Memory Management products described in this book should include a four-part type number as explained in the following example:

1)	Prefix: _	<u> </u>	 74AU	12152	- 25	ال
	THCT C	Standard Prefix Commercial CMOS Commercial Advanced CMOS				
2)	Circuit [	Description:	 			1
	4 to 10	Characters				ł
3)	Speed D	Designator:	 			
	-xx Sp	eed in ns				]
4)	Package	o:	 			
	D, DW	"Small Outline" Packages				
	J, JD	Ceramic DIPs				
	N, NT	Plastic DIPs				
	FK	Ceramic Chip Carrier				
	ENI	Dissella Chia Cassian				

#### DRAM, VRAM, FRAM, SRAM, EPROM, PROM, EEPROM REFERENCE GUIDE

WORDS	ŀ			BIT	S PER WORD			
WORDS		1		4		8	9	16
2K					EPROMs TMS27C291 TMS27C292 SRAM SMJ68CE16	(16K) PROM TMS27PC291	÷	
4K			SRAM SMJ64C16	(16K)	EPROMs TMS2732A TMS27C32	(32K) PROM TMS27PC32		
8K					EPROMs TMS2764 TMS27C64 TMS27C49 SRAM SMJ68CE64		(72K) <u>SRAM</u> SMJ69CE72	
16K	SRAM SMJ61CD16	(16K)	DRAM SMJ4416	(64K) SRAM SMJ64C64	EPROMs TMS27C128 SMJ27C128	(128K) PROM TMS27PC128		
32K					EPROMs TMS27C256 SMJ27C256 SRAM SMJ68CE25	(256K) PROM TMS27PC256	(288K) <u>SRAM</u> SMJ69CE288	
64K		(64K) <u>VRAM</u> SMJ4161	DRAMs TMS4464 SMJ4464 SRAM SMJ64C256	(256K) <u>VRAMs</u> TMS4461 SMJ4461	EPROMs	(512K) <u>PROM</u> TMS27PC512		(1024K) EPROMs TMS27C210 SMJ27C210 PROM TMX27PC210

Numbers in parentheses indicate overall complexity.

## DRAM, VRAM, FRAM, SRAM, EPROM, PROM, EEPROM REFERENCE GUIDE

wonne				BIT	S PER WORD			
WORDS	1			4		8	9	16
128K						(1024K) PROM TMX27PC010		
256K	DRAMs SRAM TMS4256 SMJ610 SMJ4256 TMS4257	CD256   1   S   1	DRAMs TMS44C256 SMJ44C256 TMS44C257 FRAM TMS4C1050	(1024K) <u>VRAM</u> TMS44C251				
1024K	DRAMs TMS4C1024 SMJ4C1024 TMS4C1025 TMS4C1027	(1024K)						

Numbers in parentheses indicate overall complexity.

## DYNAMIC RAM MODULE REFERENCE GUIDE

WORDS			BITS PER WORD		
WORDS	1	4	5	8	9
		(1024K)		(2048K)	(2304K)
256K		TM4256EC4	and the second second	TM4256FL8	TM4256EL9
				TM4256GU8	TM4256GU9
10246	(1024K)	(4096K)	-	(8192K)	(9216K)
1024K	TM4256FC1	TM024HAC4		TM024GAD8	TM024EAD9

Numbers in parentheses indicate overall complexity.

#### DRAM/VRAM/FRAM SELECTION GUIDE

	Organization	Device	Max	Power	Dissination		D'	D. d		
Density	(Words X Bits)	Number	Access Time (ns)	Supply (V)	Active (mW)	Standby TTL(mW)	Pins	Package <sup>†</sup>	Comments	Page
		SMJ4161-15 SMJ4161-20	150 200	5±5%	525	132	20	JD	Military Video RAM	8-3
64K	64K X 1	SMJ4164-12	120		264					
		SMJ4164-15	150	5 ± 10%	248	28	16,18	JD, FG	Military	8-29
		SMJ4164-20	200		203			,		
		SMJ4416-15	150		264					
	16K X 4	SMJ4416-20	200	5 ± 10%	231	28	18	JD	Military	8-47
		TMS4256-8	80	5±5%	368	24				
		TMS4256-10	100	5 ± 10%	385	25	16,18,	N, FM,	D M	4-3
		TMS4256-12	120	5 ± 10%	358	25	16	SD	Page Mode	4-3
		TMS4256-15	150	5 ± 10%	330	25				
	256K X 1	SMJ4256-12	120		420					
	2500 7 1	SMJ4256-15	150	5±5%	394	27	16,18	JD, FV	Military	8-65
		SMJ4256-20	200		315					
		TMS4257-10	100		385		16,18,	N, FM,	Nibble	
		TMS4257-12	120	5 ± 10%	358	25	16,18,	SD	Mode	4-3
256K		TMS4257-15	150		330	1	16	30	Wiode	
2500		TMS4461-12	120	5±10%	853	110	24,24	N, SD	Multiport	4-27
'		TMS4461-15	150	3 ± 10 %	770	'''	24,24	IN, 30	Video RAM	4-27
		SMJ4461-15	150	5±10%	770	110	24	JD	Military VRAM	8-85
		TMS4464-10	100		385					
	64K X 4	TMS4464-12	120	5 ± 10%	358	25	18,18	N, FM	Page Mode	4-59
		TMS4464-15	150		330					
		SMJ4464-12	120		440					
		SMJ4464-15	150	5 ± 10%	385	44	18	JD	Military	8-115
		SMJ4464-20	200		330				]	

<sup>&</sup>lt;sup>†</sup>N Plastic Dual In-line Package (DIP)

JD Ceramic Dual In-line Package (DIP-Military)

FG,FV Ceramic Chip Carrier (CLCC-Military)

FM Plastic Chip Carrier (PLCC)

SD Plastic Zig-zag In-line Package (ZIP)

#### DRAM/VRAM/FRAM SELECTION GUIDE (CONCLUDED)

Density	Organization	Device	Max Access	Power Supply		Power pation	Pins	Package†	Comments	Page
Density	(Words X Bits)	Number	Time (ns)	(V)	Active (mW)	Standby TTL(mW)	Fills	rackage.	Comments	rage
		TMS4C1024-10 TMS4C1024-12 TMS4C1024-15	100 120 150	5 ± 10%	385	17	18, 20/26	N, DJ	CMOS Enhanced Page Mode	4-151
	1024K X 1	SMJ4C1024-12§ SMJ4C1024-15§	120 150	5 ± 10%	330 303	17	18, 20/26	JD, HJ	Military CMOS Enhanced Page Mode	8-135
	192111171	TMS4C1025-10 TMS4C1025-12 TMS4C1025-15	100 120 150	5±.10%	385 330 303	17	18, 20/26	N, DJ	CMOS Nibble Mode	4-151
1024K		TMS4C1027-10 TMS4C1027-12 TMS4C1027-15	100 120 150	5±10%	385 330 303	17	18, 20/26	N, DJ	CMOS Static Column Decode Mode	4-151
102 111		TMS44C251-10‡ TMS44C251-12‡ TMS44C251-15‡	100 120 150	5 ± 10%	605 523 468	28	28, 28	DJ, SD	CMOS Multiport Video RAM	4-79
	256K X 4	TMS44C256-10 TMS44C256-12 TMS44C256-15	100 120 150	5 ± 10%	385 330 303	17	20, 20/26	N, DJ	CMOS Enhanced Page Mode	4-119
	2001 7 4	SMJ44C256-12§ SMJ44C256-15§	120 150	5±10%	330 303	17	20, 20/26	JD, HJ	Military CMOS Enhanced Page Mode	8-133
		TMS44C257-10 TMS44C257-12 TMS44C257-15	100 120 150	5±10%	385 330 303	17	20, 20/26	N, DJ	CMOS Static Column Decode Mode	4-119
		TMS4C1050-3‡ TMS4C1050-4 <sup>‡</sup> TMS4C1050-6‡	25 30 50	5±10%	275 248 193	39	16,20,26	N, SD, DJ	CMOS FRAM	4-189

<sup>†</sup>N Plastic Dual In-line Package (DIP)

JD Ceramic Dual In-line Package (DIP-Military)

DJ Plastic Small Outline J-lead (SOJ)

HJ Ceramic Small Outline J-lead (SOJ-Military)

SD Plastic zig-zag in-line Package (ZIP)

<sup>‡</sup>Advance Information for product under development by TI.

<sup>§</sup>Preliminary Target Specification for product under development by TI.

#### **DYNAMIC RAM MODULE SELECTION GUIDE**

	<u> </u>		Max	Power	Max	Power				
Density	Organization	Device	Access	Supply	Dissi	pation	Pins	Package†	Comments	Page
Consity	(Words X Bits)	Number	Time (ns)	(V)	Active	Standby	1 1113	Lickago	Comments	. ago
			111116 (115)	( ,	(mW)	TTL(mW)				
		TM4256FC1-10	100		440					
	1024K X 1	TM4256FC1-12	120	5 ± 10%	413	99	22	Leaded	Page Mode	5-9
1024K		TM4256FC1-15	150	•	385					
		TM4256EC4-10	100		1540	•				
	256K X 4	TM4256EC4-12	120	5 ± 10%	1430	99	22	Leaded	Page Mode	5-3
		TM4256EC4-15	150		1320					
		TM4256FL8-10	100		3080			-		
		TM4256FL8-12	120	5 ± 10%	2860	198	30	Leaded	Page Mode	5-15
2048K	256K X 8	TM4256FL8-15	150		2640			1		
		TM4256GU8-10	100		3080			Socketable		
		TM4256GU8-12	120	5 ± 10%	2860	198	30	with Presence	Page Mode	5-15
		TM4256GU8-15	150		2640			Detect		
		TM4256EL9-10	100		3465					
	:	TM4256EL9-12	120	5 ± 10%	3218	226	30	Leaded	Page Mode	5-21
2304K	256K X 9	TM4256EL9-15	150		2970					
		TM4256GU9-10	100		3465			Socketable		
		TM4256GU9-12	120	5 ± 10%	3218	226	30	with Presence	Page Mode	5-21
		TM4256GU9-15	150		2970			Detect		
		TM024HAC4-10	100		1540				CMOS	
4096K	1024K X 4	TM024HAC4-12	120	5 ± 10%	1320	66	24	Leaded	Enhanced	5-27
		TM024HAC4-15	150		1210			1	Page Mode	
		TM024GAD8-10	100		3080				CMOS	
8192K	1024K X 8	TM024GAD8-12	120	5 ± 10%	2640	132	30	Socketable	Enhanced	5-31
		TM024GAD8-15	150		2420		,		Page Mode	
		TM024EAD9-10	100		3465			1	CMOS	
9216K	1024K X 9	TM024EAD9-12	120	5 ± 10%	2970	149	30	Socketable	Enhanced	5-31
		TM024EAD9-15	150		2723			1.	Page Mode	

#### **EPROM/EEPROM SELECTION GUIDE**

			l		Max	Power				
Ĺ '	Organization	Device	Max	Power	Dissi	pation		١		Poss
Density	(Words X Bits)	Number	Access	Supply	Active	Standby	Pins	Package <sup>†</sup>	Comments	Page
			Time (ns)	(V)	(mW)	TTL(mW)				
		TMS27C291-3	35	5±5%	394					
İ		TMS27C291-35	35	5 ± 10%	413					
		TMS27C291	45	5±5%	315	N/A	24	J	High-Speed	6-3
		TMS27C291-45	45	5 ± 10%	330	N/A	24	,	CMOS	0-3
		TMS27C291-5	50	5±5%	289					
16K	2K X 8	TMS27C291-50	50	5 ± 10%	303					
'01	Z.K.A.G	TMS27C292-3	35	5±5%	394					
}		TMS27C292-35	35	5 ± 10%	413					
İ		TMS27C292	45	5±5%	315	N/A	24	J	High-Speed	6-3
		TMS27C292-45	45	5 ± 10%	330	N/A	24	, ,	CMOS	0-3
ļ		TMS27C292-5	50	5±5%	289					
1		TMS27C292-50	50	5 ± 10%	303					
		TMS27C32-100‡	100	5±5%	132					
		TMS27C32-10‡	100	5 ± 10%	138					
·		TMS27C32-120‡	120	5±5%	132					
		TMS27C32-12‡	120	5 ± 10%	138					
		TMS27C32-150#	150	5±5%	132	1.4	24	J	CMOS	6-21
		TMS27C32-15‡	150	5 ± 10%	138	1.4	24	J	CIVIOS	0-21
32K	4K X 8	TMS27C32-2‡	200	5±5%	132	1				
		TMS27C32-20‡	200	5 ± 10%	138			,		
		TMS27C32‡	250	5±5%	132					
		TMS27C32-25‡	250	5 ± 10%	138					
J		TMS2732A-17	170							
İ		TMS2732A-20	200	5±5%	657	158	24	J	NMOS	6-13
ļ	ļ	TMS2732A-25	250	3 ± 5 76	057	136	24	"	1414103	0-13
		TMS2732A-45	450							
		TMS27C49-4‡	45	5±5%	473					
		TMS27C49-45‡	45	5 ± 10%	495	N/A	24	J, JT	смоѕ	6-43
1	}	TMS27C49-5‡	55	5±5%	473	] ""		0,01	0.0.00	0 70
1		TMS27C49-55‡	55	5 ± 10%	495	<u> </u>				
		TMS27C64-100	100	5±5%	158					
ļ	ļ	TMS27C64-120	120	5±5%	158	ł				}
		TMS27C64-12	120	5 ± 10%	165			•		ŀ
64K	8K X 8	TMS27C64-1	150	5±5%	158			1		
1		TMS27C64-15	150	5 ± 10%	165	1.4	28	J	смоѕ	6-55
1	<u> </u>	TMS27C64-2	200	5±5%	158					
		TMS27C64-20	200	5 ± 10%	165					
		TMS27C64	250	5±5%	158					
1	}	TMS27C64-25	250	5 ± 10%	165				L	<u> </u>
		TMS2764-17	170					]		
		TMS2764-20	200	5±5%	788	184	28	J	NMOS	6-35
1	l	TMS2764-25	250	5.5%	, 55	.54	-0			" "
		TMS2764-45	450							
		TMS28C64-25‡	250	5 ± 10%	110	17	28	J,N	смоѕ	6-69
ļ		TMS28C64-35‡	350	1070	'''	''		J		

<sup>&</sup>lt;sup>†</sup>J Ceramic DIP

<sup>&</sup>lt;sup>‡</sup>Advance Information for product under development by TI.



JT 300-mil Ceramic DIP (TMS27C49 only)

N Plastic DIP

#### **EPROM/EEPROM SELECTION GUIDE (CONTINUED)**

Density		l _ :	Max	Power		Power		1	1	l
	Organization	Device	Access	Supply		pation	Pins	Package†	Comments	Page
['	(Words X Bits)	Number	Time (ns)	(V)	Active	Standby				-
		TMC07C100 100	100	E + E0/	(mW)	TTL(mW)				ļ
		TMS27C128-100 TMS27C128-120	100	5±5%	158					
ı İ	and the second		120	5±5%	158			ľ		
		TMS27C128-12	120	5 ± 10%						ł
		TMS27C128-1 TMS27C128-15	150 150	5±5% 5±10%	158	1.4	28	i .	CMOS	6-79
128K	16K X 8	TMS27C128-15	200	5±10%	165 158	1.4	28	J	CIVIUS	0-79
1281	100 X 8							1		!
		TMS27C128-20	200	5 ± 10%		1		}		l
	4.7	TMS27C128	250	5 ± 5%	158			ŀ		
		TMS27C128-25	250	5 ± 10%	165					
]		SMJ27C128-20	200	E . 10%	220		20		Military	0 127
		SMJ27C128-25	250 300	5±10%	220	1.7	28	J	CMOS	8-137
		SMJ27C128-30 TMS27C256-120	120	5±5%	158					
		TMS27C256-120	120	5±5% 5±10%		'				ŀ
. I	-	TMS27C256-12	150	5±10%	158	1		i		ł
		TMS27C256-150	150	5±5% 5±10%						
		TMS27C256-15	170	5±10%	158	'				
!		TMS27C256-17	170	5±3%	J	1.4	28	J	CMOS	6-91
256K	32K X 8	TMS27C256-7	200	5±10%	158				,	
2301	32K X 0	TMS27C256-20	200	5±5% 5±10%		1				ŀ
, j		TMS27C256-20	250	5±10%	158					
		TMS27C256-25	250	5±10%			-			[
	-	SMJ27C256-20	200	311070	100					
	11.5	SMJ27C256-25	250	5±10%	220	1.7	28	ا ا	Military	8-145
ľ		SMJ27C256-30	300	31107	220	'.'	20	"	CMOS	0-145
	<del></del> :	TMS27C512-1	170	5±5%	158					
, l		TMS27C512-17	170	5±10%						
		TMS27C512-2	200	5±5%	158					
		TMS27C512-20	200	5±10%						
		TMS27C512	250	5±5%	158	1.4	28	J	смоѕ	6-105
512K	64K X 8	TMS27C512-25	250	5 ± 10%	l		-	}		
		TMS27C512-3	300	5±5%	158					
		TMS27C512-30	300	5 ± 10%	1	· .				
	1.	SMJ27C512-20	200							-
. 1		SMJ27C512-25	250	5±10%	263	1.8	28	J	Military	8-153
		SMJ27C512-30	300					-	смоѕ	

<sup>&</sup>lt;sup>†</sup>J Ceramic DIP



JT 300-mil Ceramic DIP (TMS27C49 only)

#### **EPROM/EEPROM SELECTION GUIDE (CONCLUDED)**

Density	Organization	Device	Max Access	Power Supply	Max Power Dissipation		Pins	Package†	Comments	Page
Density	(Words X Bits)	Number	Time (ns)		Active (mW)	Standby TTL(mW)	Filis	, ackago	Comments	raye
<del></del>		TMS27C010-170‡	170	5±5%	210	1 1 E(IIIVV)				
		TMS27C010-200‡	200	5±5%	210					1
		TMS27C010-20#	200	5 ± 10%						ŀ
		TMS27C010-250#	250	5±5%	210	1.4	32	J	cmos	6-119
	128K X 8	TMS27C010-25‡	250	5 ± 10%						
		TMS27C010-300#	300	5±5%	210					1
		TMS27C010-30#	300	5 ± 10%	220					
1		SMJ27C010-250§	250	E . 100/					Military	0.400
1024K		SMJ27C010-300§	300	5 ± 10%	220	1.5	32	J	CMOS	8-163
		TMS27C210-170‡	170	5±5%	210					
		TMS27C210-200‡	200	5±5%	210	1				
	İ	TMS27C210-20‡	200	5 ± 10%	220				l	ļ
		TMS27C210-250‡	250	5±5%	210	1.4	40	J	CMOS	6-131
	64K X 16	TMS27C210-25‡	250	5 ± 10%	220					
		TMS27C210-300‡	300	5 ± 5%	210					
İ		TMS27C210-30‡	300	5 ± 10%	220					
		SMJ27C210-250§	250	5 . 10%	220	1.5	40		Military	0.165
		SMJ27C210-300§	300	5 ± 10%	220	1.5	40	J	CMOS	8-165

<sup>†</sup>J Ceramic DIP

JT 300-mil Ceramic DIP (TMS27C49 only)

<sup>‡</sup>Advance Information for product under development by TI.

<sup>§</sup>Preliminary Target Specification for product under development by TI.

#### **ONE-TIME PROGRAMMABLE PROM SELECTION GUIDE**

			Max	Power		Power				
Density	Organization	Device	Access	Supply		pation	Pins	Package†	Comments	Page
	(Words X Bits)	Number	Time (ns)		Active	Standby				· ugo
					(mW)	TTL(mW)				
		TMS27PC291-3‡	35	5±5%	394					
	1	TMS27PC291-35‡	35	5 ± 10%						
16K	2K X 8	TMS27PC291‡	45	5±5%	315	N/A	24,28	N, FN	High-Speed	6-3
	[	TMS27PC291-45‡	45	5 ± 10%		1		ĺ	CMOS	!
		TMS27PC291-5‡	50	5±5%	289			1	· ·	
		TMS27PC291-50‡	50	5 ± 10%	303					
	}	TMS27PC32-120‡	120	5±5%	132			1	l	
		TMS27PC32-12‡	120	5 ± 10%				İ		
		TMS27PC32-150‡	150	5±5%	132			1		
32K	4K X 8	TMS27PC32-15‡	150	5 ± 10%		1.4	24	l <sub>N</sub>	смоѕ	6-21
		TMS27PC32-2‡	200	5±5%	132			[		
	1	TMS27PC32-20‡	200	5 ± 10%				1		
		TMS27PC32‡	250	5±5%	132					
		TMS27PC32-25‡	250	5±10%	138					
		TMS27PC49-4‡	45	5±5%	473			ĺ	1	
		TMS27PC49-45‡	45	5 ± 10%		N/A	24,24,	N, NT,	CMOS	6-43
		TMS27PC49-5‡	55	5±5%	473		28	FN	ļ	0
		TMS27PC49-55‡	55	5 ± 10%	495			l		
		TMS27PC64-120	120	5±5%	158					
64K	8K X 8	TMS27PC64-12	120	5 ± 10%	165					
		TMS27PC64-1	150	5±5%	158			1		1
		TMS27PC64-15	150	5 ± 10%	165	1.4	28	N	CMOS	6-55
	1	TMS27PC64-2	200	5±5%	158	''-	20	i ''	CIVIOS	0-33
		TMS27PC64-20	200	5 ± 10%	165		İ	1		l
		TMS27PC64	250	5±5%	158			[		
		TMS27PC64-25	250	5 ± 10%	165					
		TMS27PC128-1	150	5±5%	158					
		TMS27PC128-15	150	5 ± 10%	165			ĺ		Ĭ
128K	16K X 8	TMS27PC128-2	200	5±5%	158	1.4	28,32	N, FM	смоѕ	6-79
12010	1000 00	TMS27PC128-20	200	5 ± 10%	165	'	20,32	''', ' '''	Civios	0-73
		TMS27PC128	250	5±5%	158			1		l
		TMS27PC128-25	250	$5 \pm 10\%$	165					
		TMS27PC256-150	150	5±5%	158					
		TMS27PC256-15	150	5 ± 10%	165			]		
		TMS27PC256-1	170	5 ± 5%	158					
256K	32K X 8	TMS27PC256-17	170	5 ± 10%	165	1.4	28,32	N, FM	смоѕ	6-91
2501	321. 7. 0	TMS27PC256-2	200	5±5%	158	'."	20,32	IN, FIVI	CIVIOS	6-91
		TMS27PC256-20	200	5 ± 10%	165			1		
		TMS27PC256	250	5 ± 5%	158					
		TMS27PC256-25	250	5 ± 10%	165					

<sup>&</sup>lt;sup>†</sup>N Plastic DIP

NT 300-mil Plastic DIP (TMS27PC49 only)

FM Plastic Chip Carrier

FN Plastic Chip Carrier



<sup>&</sup>lt;sup>‡</sup>Advance Information for product under development by TI.

#### **ONE-TIME PROGRAMMABLE PROM SELECTION GUIDE (CONCLUDED)**

Density	Organization	Device	Max Access	Power Supply	Max Power Dissipation		Pins	Package <sup>†</sup>	Comments	B
Density	(Words X Bits)	Number	Time (ns)		Active (mW)	Standby TTL(mW)		rackage.	Comments	Page
		TMS27PC512-2	200	5±5%	158					
		TMS27PC512-20	200	5 ± 10%	165					ļ
512K	64K X 8	TMS27PC512	250	5±5%	158	1.4	28,32	N, FM	смоѕ	6-105
5121	048.4.6	TMS27PC512-25	250	5 ± 10%	165	1.4	20,32	IN, FIVI		6-105
		TMS27PC512-3	300	5±5%	158				·	1
		TMS27PC512-30	300	5 ± 10%	165					{
		TMX27PC010-200§	200	5±5%	210				CMOS	
		TMX27PC010-20§	200	5 ± 10%	220		32	N		ľ
	128K X 8	TMX27PC010-250§	250	5±5%	210	1.4				6 440
	1200 0	TMX27PC010-25§	250	5 ± 10%	220	'-4	32	I N	CMOS	6-143
		TMX27PC010-300§	300	5±5%	210					
1024K		TMX27PC010-30§	300	5 ± 10%	220					
		TMX27PC210-200§	200	5±5%	210					
		TMX27PC210-20§	200	5 ± 10%	220					1
	64K X 16	TMX27PC210-250§	250	5±5%	210		40	N	CMOS	6 145
	046 8 16	TMX27PC210-25§	250	5 ± 10%	220	1.4	40	N N	CIVIUS	6-145
		TMX27PC210-300§	300	5±5%	210		:[			
		TMX27PC210-30§	300	5 ± 10%	220			*		l

<sup>&</sup>lt;sup>†</sup>N Plastic DIP

NT 300-mil Plastic DIP (TMS27PC49 only)

FM Plastic Chip Carrier

FN Plastic Chip Carrier

§Preliminary Target Specification for product under development by TI.

#### **MILITARY SRAM SELECTION GUIDE**

			Max	Power		Power				
Density	Organization	Device	Access	Supply	Dissi	pation	Pins	Package†	Comments	Page
	(Words X Bits)	Number	Time (ns)	(V)	Active	Standby				
				,,,,	(mW)	TTL(mW)				
		SMJ61CD16-25	25					* -	CMOS Military	
	16K X 1	SMJ61CD16-35	35	5 ± 10%	650	55	20	JD, FG	Separate	8-167
		SMJ61CD16-45	45						I/O Pins	
		SMJ64C16-25‡	25						смоѕ	
16K	4K X 4	SMJ64C16-35‡	35	5 ± 10%	650	55	20	JD, FG	Military	8-177
		SMJ64C16-45‡	45							
j		SMJ68CE16-25‡	25						CMOS Military	
	2K X 8	SMJ68CE16-35‡	35	5 ± 10%	650	55	24,32	JD, FG	Output Enable	8-187
		SMJ68CE16-45‡	45			<u></u>			Control	
		SMJ61CD64-25‡	25						CMOS Military	
	64K X 1	SMJ61CD64-35‡	35	5 ± 10%	715	55	22	JD, FG	Separate	8-197
		SMJ61CD64-45‡	45						I/O Pins	
		SMJ64C64-25‡	25						CMOS	
64K	16K X 4	SMJ64C64-35‡	35	5 ± 10%	715	55	22	JD, FG	Military	8-207
		SMJ64C64-45‡	45							
		SMJ68CE64-25‡	25						CMOS Military	
	8K X 8	SMJ68CE64-35‡	35	5 ± 10%	715	55	28,32	JD, FG	Output Enable	8-217
		SMJ68CE64-45‡	45						Control	
·		SMJ69CE72-25‡	25						CMOS Military	
72K	8K X 9	SMJ69CE72-35‡	35	5 ± 10%	715	55	28,32	JD, FG	Output Enable	8-227
		SMJ69CE72-45‡	45						Control	
		SMJ61CD256-35‡	35						CMOS Military	
	256K X 1	SMJ61CD256-45‡	45	5 ± 10%	440	55	24,28	JD, FG	Separate	8-237
		SMJ61CD256-55‡	55						I/O Pins	
		SMJ64C256-35§	35						смоѕ	
256K	64K X 4	SMJ64C256-45§	45	5 ± 10%	440	55	24,28	JD, FG	Military	8-239
		SMJ64C256-55§	55						1	
		SMJ68CE256-35§	35						CMOS Military	
	32K X 8	SMJ68CE256-45§	45	5 ± 10%	440	55	28,32	JD, FG	Output Enable	8-241
	<u> </u>	SMJ68CE256-55§	55			L			Control	L
		SMJ69CE288-35§	35						CMOS Military	
288K	32K X 9	SMJ69CE288-45§	45	5 ± 10%	440	55	32	JD, FG	Output Enable	8-243
L		SMJ69CE288-55§	55			<u> </u>			Control	L

<sup>&</sup>lt;sup>†</sup>JD Ceramic Dual In-line Package (DIP-Military)

FG Ceramic Chip Carrier (CLCC-Military)

<sup>&</sup>lt;sup>‡</sup>Advance Information for product under development by TI.

<sup>§</sup>Preliminary Target Specification for product under development by TI.

#### VLSI MEMORY MANAGEMENT PRODUCTS

## DRAM CONTROLLERS PROVIDE ADDRESS MULTIPLEXING AND REFRESH CONTROL

Device Type	Features		Pins	Page
TMS4500A	64K DRAMs, On-chip Refresh Timing Control	250	40	7-211
THCT4502B	256K DRAMs, On-chip Refresh Timing Control	115	48	7-197
75ALS2967	256K DRAMs, >200 to 60 ns DRAMs, RAS, CAS	35	48	7-157
74ALS2968	256K DRAMs, >200 to 60 ns DRAMs, RAS, CAS	35	48	7-157
74ALS6301	1 Megabit DRAMs, >200 to 60 ns DRAMs, RAS, CAS	35	52	7-177
74ALS6302	1 Megabit DRAMs, >200 to 60 ns DRAMs, RAS, CAS	35	52	7-177

<sup>&</sup>lt;sup>†</sup>Memory Access Time

## CACHE ADDRESS COMPARATORS ON-CHIP PARITY GENERATION AND CHECKING

Device Type	Features	t <sub>pd</sub> (ns) MAX <sup>‡</sup>	Pins	Page
TACT2150	1 μm EPIC™, Fastest Available, 512 × 8 RAM	30/20	24	7-149
74ACT2151	1K × 11 Cache Tag RAM	25/35	28	7-151
74ACT2152	2K × 8 Cache Tag RAM	25/35	28	7-135
74ACT2153	1K ×11 Cache Tag RAM with Open Drain Match Pin	25/35	28	7-121
74ACT2154	2K ×8 Cache Tag RAM with Open Drain Match Pin	25/35	28	7-135

<sup>&</sup>lt;sup>‡</sup>Address Match Time

EPIC™ is a trademark of Texas Instruments Incorporated.

## ERROR DETECTION AND CORRECTION UNITS CORRECTS 1-BIT MEMORY ERRORS AND FLAGS 2-BIT ERRORS

Device Type	Features	t <sub>pd</sub> (ns) MAX §	Pins	Page
74ALS632B	32-bit, 3-state with Byte-Write Capability	30	52	7-89
74ALS634B	32-bit, 3-state, No Byte-Write	30	48	7-89
74AS632	Fastest 32-bit EDAC Available	25	52	7-107
74AS634	32-bit, 3-state, No Byte-Write (Speed Enhanced 'ALS634)	25	48	7-107

<sup>§</sup>Single Bit Detection Time

#### MOS MEMORY DRIVERS WITH SERIES DAMPING RESISTORS

Device Type	Features	I <sub>OL</sub> (mA) MAX	Pins	Page
74BCT2827A	BiCMOS 10-bit Buffer/Driver, 3-state Output	12	24	7-235
74BCT2828A	BiCMOS 10-bit Buffer/Driver, Inverting 3-state Output	12	24	7-235
74BCT29827A	BiCMOS 10-bit Buffer/Driver, 3-state Output	48	24	7-241
74BCT29828A	BiCMOS 10-bit Buffer/Driver, Inverting 3-state Output	48	24	7-241

#### **MEMORY ACCESS DETECTORS**

Device Type	Features	t <sub>pd</sub> (ns) MAX	Pins	Page
74ALS6310	Static Column and Page Mode, High Performance Compare	18	20	7-227
74ALS6311	Static Column and Page Mode, High Performance Compare	14	20	7-227


#### FIRST-IN FIRST-OUT (FIFO) MEMORIES

Device Type	Density	f <sub>max</sub>	Depth Expansion	Pins	Page
74ALS229A	16 × 5	30	No	20	7-3
74ALS232A	16 × 4	30	No	16	7-9
74ALS233A	16 × 5	30	No	20	7-13
74ALS234	64 × 4	30	Yes	16	7-19
74ALS235	64 × 5	25	Yes	20	7-27
74ALS236 <sup>†</sup>	64 × 4	30	Yes	16	7-39
74ALS2232	64 × 8	40	No	24	7-77
74ALS2233	64 × 9	40	No	28	7-83
74ACT7201A	512 × 9	28	Yes	28	7-47
74ACT7202	1K × 9	22	Yes	28	7-63

<sup>†</sup>Compatible with the '67401



### MOS MEMORY LINE-UP†



<sup>†</sup>Only commercial devices are listed.

1	General Information
2	Alternate Source Directories
3	Glossary/Timing Conventions/Data Sheet Structure
4	Dynamic RAMs
5	Dynamic RAM Modules
6	EPROMs/PROMs/EEPROMs
7	VLSI Memory Management Products
8	Military Products
9	Applications Information
10	Quality and Reliability
11	Logic Symbols
12	Mechanical Data
13	ESD Guidelines

# DRAMs

ORGANIZATION		VENDOR	PART NUMBER
ONGANIZATION	TI	ALTERNATE SOURCES	PART NUMBER
	TI		TMS4461
		Fujitsu	MB81461
64K X 4		Hitachi	HM53462/HM53461
VRAM		Hyundai	HY51C264
VIAW		Mitsubishi	M5M4C264P
		NEC	μPD41264/μPD42264
		Vitelic	V51C261/V51C264
	TI		TMS4464
		Fujitsu	MB81C466/MB81464
		Hitachi	HM50464/HM50465
	ļ	Hyundai	HY51464/HY51C464
		Intel	51C259
64K X 4		Micron Tech	MT4064/MT4067
	1	Mitsubishi	M5M4464
		NEC	μPD41464
		ОКІ	MSM41464
	1	Sharp	LH2464/LH2465
	ľ	Toshiba	TMM41464
	TI		TMS4256
	( ''	AMD	AM90C256
		AT&T	M41256P
	Ĭ	Fujitsu	MB81256/MB41256
		Hitachi	HM50256
	1	Hyundai	HY51C256L/HY51256
		Intel	51C256H
	1		1
OFCK V 4		Micron Tech	MT1256
256K X 1	1	Mitsubishi	M5M4256
PAGE MODE		Mostek	MK45H6
	1	Motorola	MCM6256B
		NEC	μΡD41256
	1	NMB	AAA2800
		ОКІ	MSM41256
		Panasonic	MN41256
		Samsung	KM41256
		Sharp	LH21256
		Toshiba	TMM41256
	TI		TMS4257
		AMD	AM90C255
	1	AT&T	M41256N
	1	Fujitsu	MB81257/MB41257
	1	Hitachi	HM50257
256K X 1		Mitsubishi	M5M4257
NIBBLE MODE		NEC	μPD41257
		NMB	AAA2800
		окі	MSM41257
		Samsung	KM41257
		Sharp	LH21257
	1	Toshiba	TMM41257

# **DRAMs (CONCLUDED)**

ORGANIZATION -		VENDOR	PART NUMBER
ORGANIZATION	TI	ALTERNATE SOURCES	PART NUMBER
	TI		TMS44C251
256K X 4		Fujitsu	MB81C4251/MB81C4252
VIDEO RAM		Hitachi	HM534251/2/3
VIDEO RAM		окі	MSM514251/MSM514252
		Toshiba	TC524256/TC524257
	TI		TMS44C256
		AT&T	M441024
		Hitachi	HM514256
DECK V. A		Mitsubishi	M5M44C256
256K X 4		NEC	μPD414256/μPD424256
ENHANCED PAGE MODE		NMB	AAA1M104/AAA1M204
		ОКІ	MSM414256/MSM514256
1		Sharp	LH64256
		Toshiba	TC514256
	Ti		TMS44C257
		Mitsubishi	M5M44C258
256K X 4		NMB	AAA1M104/AAA1M204
STATIC COLUMN DECODE	_	окі	MSM514257
	·	Sharp	LH64256
		Toshiba	TC514258
	TI		TMS4C1024
		AT&T	M511024
		Fujitsu	MB811000
		Hitachi	HM511000
		Hyundai	HY51C100
1M X 1		Micron Tech	MT41C001
ENHANCED PAGE MODE		Mitsubishi	M5M4C1000
		NEC	μPD411000
l		NMB	AAA1M100/AAA1M200
		ОКІ	MSM411000/MSM511000
·		Panasonic	MN411000
		Toshiba	TC511000
	Ti	1	TMS4C1025
		Fujitsu	MB811001
		Mitsubishi	M5M4C1001
1M X 1		NEC	μPD411001
NIBBLE MODE		NMB	AAA1M200
·		ОКІ	MSM411001
		Toshiba	TC511001
	TI		TMS4C1027
		Hitachi	HM511001
1M X 1		Mitsubishi	M5M4C1002
STATIC COLUMN DECODE		NMB	AAA1M100/AAA1M200
		OKI	MSM511001
·		Toshiba	TC511002

# **DYNAMIC RAM MODULES**

ORGANIZATION		VENDOR	PART NUMBER
URGANIZATION	TI	ALTERNATE SOURCES	PART NUMBER
	TI		TM4256EC4
		DENSE-PAC	DPD44256
250% % 4		Fujitsu	MB85203/MB85204
256K X 4		Hitachi	HB561004A
		Micron Tech	MT4259
·		NEC	MC41256A4
	TI		TM4256FL8
**		DENSE-PAC	DPD42568
		Hitachi	HB451008B
		Micron Tech	MT8259
256K X 8		Mitsubishi	MH25608A
		NEC	MC41256A8
		NMB	MM2800
		ОКІ	MSC2304KS8
			TM4256GU8
		DENSE-PAC	DPD42568
		Hitachi	HB561008B
		Micron Tech	MT8259
256K X 8		Mitsubishi	MH25608
		NEC	MC41256A8
		1	
•		NMB	MM2800
	TI	ОКІ	MSC2304YS8
	"	DENGE DAG	TM4256EL9
		DENSE-PAC	DPD42569
		Fujitsu	MB85227
		Hitachi	HB561003/HB561009
256K X 9		Micron Tech	MT9259
		Mitsubishi	MH25609A
		NMB	MM2800
		NEC	MC41256A9
		ОКІ	MSC2304KS9
		Toyocom	TH22569/TH32569
	TI		TM4256GU9
		DENSE-PAC	DPD42569
		Fujitsu	MB85227
		Hitachi	HB561003/HB561009
256K X 9		Micron Tech	MT9259
2001 / 3		Mitsubishi	MH25609
		NMB	MM2800
		NEC	MC441256A9
		окі	MSC2304YS9
		Toyocom	TH22569/TH32569
	TI		TM4256FC1
		DENSE-PAC	DPD411M
1M X 1		EDI	DH411MC4/EDH411MC4
		Fujitsu	MB85201/MB85208
		NEC	MC411000A1
1M X 4	TI	<u> </u>	TM024HAC4



# **DYNAMIC RAM MODULES (CONCLUDED)**

000440747000		VENDOR	DADE AUGEDED
ORGANIZATION	TI	ALTERNATE SOURCES	PART NUMBER
	TI		TM024GAD8
		Interplex (NAS)	1TM-S-1000-P-08
1M X 8		Micron	MT8C8024MN
TIVI A B		Mitsubishi	MH1M08
		ОКІ	2310YS8
		Toshiba	THM81000S
	TI		TM024EAD9
		Hitachi	HB56A19B
	1	Interplex (NAS)	1TM-S-1000-P-09
1M X 9		Micron	MTC9024MN
		Mitsubishi	MH1M09
		ОКІ	2310YS9
		Toshiba	THM91000S

# **EPROMs**

000000000000000000000000000000000000000		VENDOR	DADT 411110000
ORGANIZATION	TI	ALTERNATE SOURCES	PART NUMBER
	TI		TMS27C292
		AMD	AM27S191A
2K X 8		Cypress	CY7C292
HIGH SPEED		ICT	27CX322
		MMI	63S1681
CMOS		National	DM87S291
		Signetics	N82S191
		Waferscale	WS57C291
	TI		TMS2732A
		AMD	AM2732A/AM2732B
		Fujitsu	MBM2732A
4K X 8		Hitachi	HN482732
NMOS		Intel	2732A
		National	NMC27C32
·		Panatech	RD27C32
		SGS	M2732A
	Ti	<del></del>	TMS27C32
4K X 8	••	National	NMC27C32
CMOS		Panatech	RD27C32
	Ti	1 diluteon	TMS2764
*	••	AMD	AM2764A
		Fujitsu	MBM2764
		Hitachi	HN482764
*		Hyundai	HY2764
		•	1
8K X 8		Intel	2764A
NMOS		Mitsubishi	M5L2764
		Motorola	MSM68764
		NEC	μΡD2764
[		ОКІ	MSM2764
		SEEQ	5133/2764
		SGS	M2764
		Toshiba	TMM2764
	Ti		TMS27C64
		Atmel	AM27HC64
		Cypress	CY7C261/CY7C263/CY7C264
		Cypress	CY7C268/CY7C269
		Fujitsu	MBM27C64
		GI	27C64
		Goldstar	GM27HC64
8K X 8		Hitachi	HN27C64
CMOS		Hyundai	HY27C64
CIVIUS		Intel	27C64/87C64
		National	NMC27C64
		NEC	μPD27C64
		окі	MSM27C64
ŀ		S-MOS	SPM27C64
		Signetics	27C64/87C64
		Thomson	TS27C64
		Waferscale	WS27C64F/WS27C49
		- vvaici scale	1 1702/0041/17032/043



# **EPROMs (CONTINUED)**

ORGANIZATION		VENDOR	PART NUMBER
ORGANIZATION	TI	ALTERNATE SOURCES	PART NOWIBER
	TI		TMS27C128
		AMD	AM27128
		Atmel	AT27C128
	1	Fujitsu	MBM27C128/MBM27128
		GI	27C128
		Hitachi	HN27128A/HN4827128G
		Mitsubishi	M5L27128/M5M27C128
16K X 8		National	NMC27CP128
CMOS		NEC	μPD27128
		OKI	MSM27128/MSM27C128
		s-mos	SPM27129C
		SEEQ	27128
		Toshiba	TMM27128
		VLSI	VT27C128
		VESI	VT27C128 VT27C128
		Waferscale	WS57C128F/WS57C251
·	TI	vvaterscale	TMS27C256
		4440	
		AMD	AM27C256/AM27256
		Atmel	AT27C256/AT27256
		Fujitsu	MBM27C256/MBM27256
		Hitachi	HN27C256/HN27256
	1	GI	27C256/27256
		Intel	27256/27C256
		Mitsubishi	M5M27C256/M5L27256
		Motorola	MCM67256/9
32K X 8		National	NMC27C256
CMOS	İ	NEC	μPD27256
		окі	MSM27C256/MSM27256
		Panatech	RD27C256
		S-MOS	SPM27C256
•	1	SEEQ	27C256
		sgs	M27256A
		Signetics	27C256
		Thomson	TS27C256
	1	Toshiba	TMM27256/TC57256
		Waferscale	WS57C256F
	Ti		TMS27C512
		AMD	AM27512/AM27C512
		Atmel	AT27C512
		Fujitsu	MBM27C512
		GI	27C512
		Hitachi	HN27512
64K X 8		Intel	27512
CMOS	1	Mitsubishi	M5L27512
	1	***	
		National	NMC27C512
		NEC	μPD27C512
	1	OKI	MSM27512
		Panatech	TMS27C512
		Toshiba	TC57512/TMM27512



# **EPROMs (CONCLUDED)**

000444747104	1	VENDOR	DART AUMARER
ORGANIZATION	TI	ALTERNATE SOURCES	PART NUMBER
	TI	-	TMS27C210
		AMD	AM27C1024
		Atmel	AT27C1024
64K X 16	Ì	Fujitsu	MBM27C1024
- · · · · · · -		Intel	27210
CMOS		National	NMC27C1024
		NEC	μPD27C1024
		окі	MSM271024/MSM27C102
	1	Toshiba	TC571024
	Τt		TMS27C010
		Atmel	AT27C010
		Fujitsu	MBM27C1000/1
	1	Hitachi	HN27C101
128K X 8	1	Intel	27010
CMOS		Mitsubishi	M5M27C100/1/2
	ĺ	NEC	μPD27C1000
		окі	MSM271000
	1	Toshiba	TC571000

1	General Information
2	Alternate Source Directories
3	Glossary/Timing Conventions/Data Sheet Structure
4	Dynamic RAMs
5	Dynamic RAM Modules
6	EPROMs/PROMs/EEPROMs
******* <b>7</b>	VLSI Memory Management Products
8	Military Products
9	Applications Information
10	Quality and Reliability
11	Logic Symbols
12	Mechanical Data
13	ESD Guidelines

### PART I — GENERAL CONCEPTS AND TYPES OF MEMORIES

Address — Any given memory location in which data can be stored or from which it can be retrieved.

Automatic Chip-Select/Power Down — (see Chip Enable Input)

- Bit Contraction of Binary digIT, i.e., a 1 or a 0; in electrical terms the value of a bit may be represented by the presence or absence of charge, voltage, or current.
- Byte A word of 8 bits (see word)
- CMOS A complementary MOS technology which uses transistors with electron (N-channel) and hole (P-channel) conduction.
- Chip Enable Input A control input to an integrated circuit that when active permits operation of the integrated circuit for input, internal transfer, manipulation, refreshing, and/or output of data and when inactive causes the integrated circuit to be in a reduced power standby mode.
- Chip Select Input Chip select inputs are gating inputs that control the input to and output from the memory. They may be of two kinds:
  - Synchronous—Clocked/latched with the memory clock. Affects the inputs and outputs for the duration of that memory cycle.
  - Asynchronous—Has direct asynchronous control of inputs and outputs. In the read mode, an asynchronous chip select functions like an output enable.
- **Column Address Strobe (CAS)** A clock used in dynamic RAMs to control the input of column addresses. It can be active high (CAS) or active low (CAS).
- Data Any information stored or retrieved from a memory device.
- DIP Dual In-line Package.
- **Dynamic (Read/Write) Memory (DRAM)** A read/write memory in which the cells require the repetitive application of control signals in order to retain the stored data.
  - NOTES: 1. The words "read/write" may be omitted from the term when no misunderstanding will result.
    - 2. Such repetitive application of the control signals is normally called a refresh operation.
    - 3. A dynamic memory may use static addressing or sensing circuits.
    - This definition applies whether the control signals are generated inside or outside the integrated circuit.
- **Electrically Erasable Programmable Read-Only Memory (EEPROM)** A nonvolatile memory that can be field-programmed like a PROM or EPROM, but that can be electrically erased by a combination of electrical signals at its inputs.
- **Erasable and Programmable Read-Only Memory (EPROM)** A field-programmable read-only memory that can have the data content of each memory cell altered more than once.
- **Erase** Typically associated with EPROMs and EEPROMs. The procedure whereby programmed data is removed and the device returns to its unprogrammed state.
- FRAM First-in First-out pseudo static RAM or Field RAM.
- Field-Programmable Read-Only Memory (see One-time Programmable Read-Only Memory)
- Fixed Memory A common term for ROMs, EPROMs, EEPROMs, etc., containing data that is not normally changed. A more precise term for EPROMs and EEPROMs is nonvolatile since their data may be easily changed.
- Fully Static RAM In a fully static RAM, the periphery as well as the memory array is fully static. The periphery is thus always active and ready to respond to input changes without the need for clocks. There is no precharge required for static periphery.



- K When used in the context of specifying a given number of bits of information,  $1K = 2^{10} = 1024$  bits. Thus,  $64K = 64 \times 1024 = 65,536$  bits.
- Large-Scale Integration (LSI) The description of any IC technology that enables condensing more than 100 gates onto a single chip.
- Mask-Programmed Read-Only Memory A read-only memory in which the data content of each cell is determined during manufacture by the use of a mask, the data content thereafter being unalterable.
- **Memory** A medium capable of storing information that can be retrieved.
- Memory Cell The smallest subdivision of a memory into which a unit of data has been or can be entered, in which it is or can be stored, and from which it can be retrieved.
- Metal-Oxide Semiconductor (MOS) The technology involving photolithographic layering of metal and oxide to produce a semiconductor device.
- NMOS A type of MOS technology in which the basic conduction mechanism is governed by electrons. (Short for N-channel MOS)
- **Nonvolatile Memory** A memory in which the data content is maintained whether the power supply is connected or not.
- One-time Programmable Read-Only Memory (PROM) A read-only memory that after being manufactured, can have the data content of each memory cell altered once.
- Output Enable A control input that, when true, permits data to appear at the memory output, and when false, causes the output to assume a high-impedance state. (See also chip select)
- PLCC Plastic Leaded Chip Carrier package.
- PMOS A type of MOS technology in which the basic conduction mechanism is governed by holes. (Short for P-channel MOS)
- Parallel Access A feature of a memory by which all the bits of a byte or word are entered simultaneously at several inputs or retrieved simultaneously from several outputs.
- Power Down A mode of a memory during which the device is operating in a low-power or standby mode. Normally read or write operations of the memory are not possible under this condition.
- Program Typically associated with EPROM and PROM memories, the procedure whereby logical 0s (or 1s) are stored into various desired locations in a previously erased device.
- Program Enable An input signal that when true, puts a programmable memory device into the program mode.
- Programmable Read-Only Memory (PROM) (see One-time Programmable Read-Only Memory)
- **Printed Wiring Board (PWB)** A substrate of epoxy glass, clad material, or other material upon which a pattern of conductive traces is formed to interconnect the components which will be mounted upon it.
- Read A memory operation whereby data is output from a desired address location.
- **Read-Only Memory (ROM)** A memory in which the contents are not intended to be altered during normal operation.
  - NOTE: Unless otherwise qualified, the term "read-only memory" implies that the contents is determined by its structure and is unalterable.
- **Read/Write Memory** A memory in which each cell may be selected by applying appropriate electrical input signals and the stored data may be either (a) sensed at appropriate output terminals, or (b) changed in response to other similar electrical input signals.
- Row Address Strobe (RAS) A clock used in dynamic RAMs to control the input of the row addressed. It can be active high (RAS) or active low (RAS).



SOJ - Small Outline J-lead package.

- Scaled-MOS (SMOS) MOS technology under which the device is scaled down in size in three dimensions and in operating voltages allowing improved performance.
- Semi-Static (Quasi-Static, Pseudo-Static) RAM In a semi-static RAM, the periphery is clock-activated (i.e., dynamic). Thus the periphery is inactive until clocked, and only one memory cycle is permitted per clock. The peripheral circuitry must be allowed to reset after each active memory cycle for a minimum precharge time. No refresh is required.
- Serial Access A feature of a memory by which all the bits are entered sequentially at a single input or retrieved sequentially from a single output.
- SIP Single In-line package.
- Small Outline Integrated Circuit (SOIC) A package in which an integrated circuit chip can be mounted to form a surface-mounted component. It is made of a plastic material which can withstand high temperatures and has leads formed in a gull-wing shape along its two longer sides for connection to a PWB footprint.
- Static RAM (SRAM) A read/write random-access device within which information is stored as latched voltage levels. The memory cell is a static latch that retains data as long as power is applied to the memory array. No refresh is required. The type of periphery circuitry sub-categorizes static RAMs.
- Very-Large-Scale Integration (VLSI) The description of any IC technology that is much more complex than large-scale integration (LSI), and involves a much higher equivalent gate count. At this time an exact definition including a minimum gate count has not been standardized by JEDEC or the IEEE.
- Volatile Memory A memory in which the data content is lost when power supplied is disconnected.
- **Word** A series of one or more bits that occupy a given address location and that can be stored and retrieved in parallel.
- Write A memory operation whereby data is written into a desired address location.
- Write Enable A control signal that when true causes the memory to assume the write mode, and when false causes it to assume the read mode.
- ZIP Zig-zag In-line package.

# PART II — OPERATING CONDITIONS AND CHARACTERISTICS (INCLUDING LETTER SYMBOLS)

### Capacitance

The inherent capacitance on every pin, which can vary with various inputs and outputs.

Example symbology:

Ci

Input capacitance

Co Output capacitance

Ci(D)

Input capacitance, data input

### Current

### High-level input current, IJH

The current into an input when a high-level voltage is applied to that input.



### High-level output current, IOH

The current into\* an output with input conditions applied that according to the product specification will establish a high level at the output.

### Low-level input current, IIL

The current into an input when a low-level voltage is applied to that input.

### Low-level output current, IQL

The current into\* an output with input conditions applied that according to the product specification will establish a low level at the output.

### Off-state (high-impedance-state) output current (of a three-state output), IQZ

The current into\* an output having three-state capability with input conditions applied that according to the product specification will establish the high-impedance state at the output.

### Short-circuit output current, los

The current into\* an output when the output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

### Supply current, IBB, ICC, IDD, IPP

The current into, respectively, the VBB, VCC, VDD, VPP supply terminals.

### Operating Free-Air Temperature

The temperature (TA) range over which the device will operate and meet the specified electrical characteristics.

### **Operating Case Temperature**

The case temperature (TC) range over which the device will operate and meet the specified electrical characteristics.

### Voltage

### High-level input voltage, VIH

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE:

A minimum is specified that is the least positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

### High-level output voltage, VOH

The voltage at an output terminal with input conditions applied that according to the product specification will establish a high level at the output.

### Low-level input voltage, VIL

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE:

A maximum is specified that is the most positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.



<sup>\*</sup>Current out of a terminal is given as a negative value.

### Low-level output voltage, VOL

The voltage at an output terminal with input conditions applied that according to the product specification will establish a low level at the output.

### Supply voltages, VRB, VCC, VDD, VPP

The voltages supplied to the corresponding voltage pins that are required for the device to function. From one to four of these supplies may be necessary, along with ground, VSS.

#### Time Intervals

New or revised data sheets in this book use letter symbols in accordance with standards recently adopted by JEDEC, the IEEE, and the IEC. Two basic forms are used. The first form is usually used in this book when intervals can easily be classified as access, cycle, disable, enable, hold, refresh, setup, transition, or valid times and for pulse durations. The second form can be used generally but in this book is used primarily for time intervals not easily classifiable. The second (unclassified) form will be described first. Since some manufacturers use this form for all time intervals, symbols in the unclassified form are given with the examples for most of the classified time intervals.

### Unclassified time intervals

Generalized letter symbols can be used to identify almost any time interval without classifying it using traditional or contrived definintions. Symbols for unclassified time intervals identify two signal events listed in from-to sequence using the format:

### tAB-CD

Subscripts A and C indicate the names of the signals for which changes of state or level or establishment of state or level constitute signal events assumed to occur first and last, respectively, that is, at the beginning and end of the time interval. Every effort is made to keep the A and C subscript length down to one letter, if possible (e.g., R for RAS and C for CAS).

Subscripts B and D indicate the direction of the transitions and/or the final states or levels of the signals represented by A and C, respectively. One or two of the following is used:

H = high or transition to high

L = low or transition to low

V = a valid steady-state level

X = unknown, changing, or "don't care" level

Z = high-impedance (off) state

The hyphen between the B and C subscripts is omitted when no confusion is likely to occur.

For examples of symbols of this type, see TMS4256 (e.g., tRLCL).

### Classified time intervals (general comments, specific times follow)

Because of the information contained in the definitions, frequently the identification of one or both of the two signal events that begin and end the intervals can be significantly shortened compared to the unclassified forms. For example, it is not necessary to indicate in the symbol that an access time ends with valid data at the output. However, if both signals are named (e.g., in a hold time), the from-to sequence is maintained.



#### Access time

The time interval between the application of a specific input pulse and the availability of valid signals at an output.

### Example symbology:

Classified

Unclassified

Description

ta(A)

tAVQV

Access time from address

ta(S), ta(CS)

tSLQV

Access time from chip select (low)

### Cycle time

The time interval between the start and end of a cycle.

NOTE:

The cycle time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval that must be allowed for the digital circuit to perform a specified function (e.g., read, write, etc.) correctly.

### Example symbology:

Classified

Unclassified

Description

tc(R), tc(rd)

tAVAV(R)

Read cycle time

tc(W)

tAVAV(W)

Write cycle time

NOTE:

R is usually used as the abbreviation for "read"; however, in the case of dynamic memories,

"rd" is used to permit R to stand for RAS.

### Disable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from either of the defined active levels (high or low) to a high-impedance (off) state.

### Example symbology:

Classified

Unclassified

Description

tdis(S) tdis(W) tSHQZ tWLQZ Output disable time after chip select (high) Output disable time after write enable (low)

These symbols supersede the older forms tpvz or tpxz.

### Enable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from a high-impedance (off) state to either of the defined active levels (high or low).

NOTE:

For memories these intervals are often classified as access times.

### Example symbology:

Classified

Unclassified

Description

ten(SL)

tSLQV

Output enable time after chip select low

These symbols supersede the older form tpzy.



### Hold time

The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

NOTES:

- The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
- 2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.

### Example symbology:

Classified	Unclassified	Description
<sup>t</sup> h(D)	tWHDX	Data hold time (after write high)
th(RHrd)	tRHWH	Read (write enable high) hold time after RAS high
th(CHrd)	tCHWH	Read (write enable high) hold time after CAS high
th(CLCA)	tCL-CAX	Column address hold time after CAS low
th(RLCA)	tRL-CAX	Column address hold time after RAS low
th(RA)	tRI -RAX	Row address hold time (after RAS low)

These last three symbols supersede the older forms:

NEW FORM	OLD FORM
th(CLCA) th(RLCA)	<sup>t</sup> h(ACL) <sup>t</sup> h(ARL)
th(RA)	th(AR)

NOTE:

The from-to sequence in the order of subscripts in the unclassified form is maintained in the classified form. In the case of hold times, this causes the order to seem reversed from what would be suggested by the terms.

### Pulse duration (width)

The time interval between the specified reference points on the leading and trailing edges of the pulse waveform.

# Example symbology:

Ciassified	Unclassified	Description
tw(W)	tWLWH.	Write pulse duration
tw(RL)	trlrh	Pulse duration, RAS low

### Refresh time interval

The time interval between the beginnings of successive signals that are intended to restore the level in a dynamic memory cell to its original level.

NOTE:

The refresh time interval is the actual time interval between two refresh operations and is determined by the system in which the digital circuit operates. A maximum value is specified that is the longest interval for which correct operation of the digital circuit is guaranteed.

### Example symbology:

Classified	Unclassified	Description
tef		Refresh time interval



### Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

- The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
- The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

### Example symbology:

Classified	Unclassified	Description
t <sub>su(D)</sub>	tDVWH	Data setup time (before write high)
t <sub>su</sub> (CA)	tCAV-CL	Column address setup time (before CAS low)
tsu(RA)	trΔV-Ri	Row address setup time (before RAS low)

### Transition times (also called rise and fall times)

The time interval between two reference points (10% and 90% unless otherwise specified) on the same waveform that is changing from the defined low level to the defined high level (rise time) or from the defined high level to the defined low level (fall time).

### Example symbology:

Classified	Unclassified	Description
t <sub>t</sub> t <sub>t</sub> (CH) t <sub>r</sub> (C) t <sub>f</sub> (C)	tCHCH tCHCH tCLCL	

#### Valid time

(a) General

The time interval during which a signal is (or should be) valid.

(b) Output data-valid time

> The time interval in which output data continues to be valid following a change of input conditions that could cause the output data to change at the end of the interval.

### Example symbology:

Classified	Unclassified	Description
t <sub>V</sub> (A)	tAXQX	Output data valid time after change of address.

This supersedes the older form tpvx.



### PART III - TIMING DIAGRAMS CONVENTIONS

The second secon	MEA	NING
TIMING DIAGRAM SYMBOL	INPUT FORCING FUNCTIONS	OUTPUT RESPONSE FUNCTIONS
	Must be steady high or low	Will be steady high or low
	High-to-low changes permitted	Will be changing from high to low some time during designated interval
	Low-to-high changes permitted	Will be changing from low to high sometime during designated interval
	Don't Care	State unknown or changing
$\gg \ll$	(Does not apply)	Centerline represents high- impedance (off) state.

### PART IV - BASIC DATA SHEET STRUCTURE

The front page of the data sheet begins with a list of key *features* such as organization, interface, compatibility, operation (static or dynamic), access and cycle times, technology (N or P channel, silicon or metal oxide gate), and power. In addition, the top view of the device is shown with the *pinout* provided. Next a general *description* of the device, system interface considerations, and elaboration on other device characteristics are presented. The next section is an explanation of the device's *operation* which includes the function of each pin (i.e., the relationship between each input (output) and a given type of memory). The functions basically involve starting, achieving, and ending a given type of memory cycle (e.g., programming or erasing EPROMs, or reading a memory location).

Augmenting the descriptive text there appears a *logic symbol* prepared in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12 and explained in Section 11 of this book. Following the symbol is usually a *functional block diagram*, a flowchart of the basic internal structure of the device showing the signal paths for data, addresses, and control signals, as well as the internal architecture. Usually the next few pages contain the absolute maximum ratings (e.g., voltage supplies, input voltage, and temperature) applicable over the *operating free-air temperature range*. If the device is used outside of these values, it may be permanently destroyed or at least it would not function as intended. Next, typically, are the *recommended operating conditions*, (e.g., supply voltages, input voltages, and operating temperature). The memory device is guaranteed to work reliably and to meet all data sheet parameters when operated in accord with the recommended operating conditions and within the specified timing. If the device is operated outside of these limits (minimum/maximum) it is no longer guaranteed to meet the data sheet parameters. Operation beyond the absolute maximum ratings can result in catastrophic failures.

The next section provides a table of *electrical characteristics over full ranges of recommended operating conditions* (e.g., input and output currents, output voltages, etc.). These are presented as minimum, typical, and maximum values. Typical values are representative of operation at an ambient temperature of  $T_A = 25\,^{\circ}\text{C}$  with all power supply voltages at nominal value. Next, input and output capacitances are presented. Each pin has a capacitance (whether an input, an output, or control pin). Minimum capacitances are not given, as the typical and maximum values are the most crucial.

The next few tables involve the device timing characteristics. The parameters are presented as minimum, typical (or nominal), and maximum. The *timing requirements over recommended supply voltage range and operating free-air temperature* indicate the device control requirements such as hold times, setup times, and transition times. These values are referenced to the relative positioning of signals on the timing diagrams, which follow. The *switching characteristics over recommended supply voltage range* are device performance characteristics inherent to device operation once the inputs are applied. These parameters are guaranteed for the test conditions given. The interrelationship of the timing requirements to the switching characteristics is illustrated in *timing diagrams* for each type of memory cycle (e.g., read, write, program.)

At the end of a data sheet additional applications information may be provided such as how to use the device, graphs of electrical characteristics, or other data on electrical characteristics.



0.00	General Information
	Alternate Source Directories
	Glossary/Timing Conventions/Data Sheet Structure
es de la companya de	Dynamic RAMs
	Dynamic RAM Modules
To the second	EPROMs/PROMs/EEPROMs
	VLSI Memory Management Products
	Military Products
	Applications Information
1	Quality and Reliability
1	Logic Symbols
1	Mechanical Data
1	ESD Guidelines


# TMS4256, TMS4257 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES


MAY 1983-REVISED JANUARY 1988

- 262,144 × 1 Organization
- Single 5-V Power Supply
  - 5% Tolerance Required for TMS4256-8
  - 10% Tolerance Required for TMS4256-10,
     -12, -15, and TMS4257-10, -12, -15
- JEDEC Standardized Pinouts
- Performance Ranges:

DEVICE	ACCESS TIME ROW ADDRESS	ACCESS TIME COLUMN ADDRESS	READ OR WRITE CYCLE	V <sub>DD</sub> TOLERANCE
	(MAX)	(MAX)	(MIN)	
'4256-8	80 ns	40 ns	160 ns	± 5%
'4256-10	100 ns	50 ns	200 ns	± 10%
'4257-10	100 115	50 115	200 115	±10%
'4256-12	120 ns	120 ns 60 ns 22		± 10%
'4257-12	120 115	00 115	220 ns	±10%
′4256-15	150 ns	75 ns	260 ns	± 10%
′4257-15	130 118	73 118	200 115	±10%

- Long Refresh Period . . . 4 ms (Max)
- Operations of the TMS4256/TMS4257 Can Be Controlled by TI's SN74ALS2967, SN74ALS2968, and THCT4502 Dynamic RAM Controllers
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Common I/O Capability with "Early Write" Feature
- Page Mode ('4256) or Nibble-Mode ('4257)
- Low Power Dissipation
- RAS-Only Refresh Mode
- Hidden Refresh Mode
- CAS-Before-RAS Refresh Mode
- Available with MIL-STD-883B Processing and L(0°C to 70°C), E(-40°C to 85°C), or S(-55°C to 100°C) Temperature Ranges (SMJ4256, with 10% Power Supply)





PIN NOMENCLATURE					
A0-A8	Address Inputs				
CAS	Column-Address Strobe				
D	Data In				
NC	No Connection				
a	Data Out				
RAS	Row-Address Strobe				
V <sub>DD</sub>	5-V Power Supply				
V <sub>SS</sub>	Ground				
₩	Write Enable				

### description

The TMS4256 and TMS4257 are high-speed, 262,144-bit dynamic random-access memories, organized as 262,144 words of one bit each. They employ state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The '4256-8 with a 5% voltage tolerance has a maximum  $\overline{RAS}$  access time of 80 ns. The '4256/'4257-10, -12, and -15 with 10% voltage tolerances have maximum  $\overline{RAS}$  access times of 100 ns, 120 ns, and 150 ns, respectively.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks are 125 mA typical, and a -1 V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The '4256 and '4257 are offered in 16-pin plastic dual-in-line, 16-pin plastic zig-zag in-line (ZIP), and 18-lead plastic chip carrier packages. They are guaranteed for operation from 0 °C to 70 °C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

### operation

### address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select, activating the column decoder and the input and output buffers.

### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard  $\overline{TL}$  circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain in the high-impedance state for the entire cycle, permitting common I/O operation.

### data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{\text{W}}$  is brought low prior to  $\overline{\text{CAS}}$  and the data is strobed in by  $\overline{\text{CAS}}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{\text{CAS}}$  will already be low, thus the data will be strobed in by  $\overline{\text{W}}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{CAS}}$  is brought low. In a read cycle the output goes active after the access time interval  $t_a(C)$  that begins with the negative transition of  $\overline{\text{CAS}}$  as long as  $t_a(R)$  is satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{\text{CAS}}$  is low;  $\overline{\text{CAS}}$  going high returns it to a high-impedance state. In a read-modify-write cycle, the output will follow the sequence for the read cycle.



#### refresh

A refresh operation must be performed at least once every four milliseconds to retain data. This can be achieved by strobing each of the 256 rows (AO-A7). A normal read or write cycle will refresh all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state.

### CAS-before-RAS refresh

The CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS (see parameter to RI) and holding it low after RAS falls (see parameter tri CHR). For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.

### hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a CAS-before-RAS refresh cycle. The external address is also ignored during the hidden refresh cycles. The data at the output pin remains valid up to the maximum CAS low pulse duration, tw(CL).

### page mode (TMS4256)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to set up and strobe sequential row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by  $t_{W(RL)}$ , the maximum  $\overline{RAS}$  low pulse duration.

### nibble mode (TMS4257)


Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at ta(C) time. The next sequential nibble bits can be read or written by cycling  $\overline{\mathsf{CAS}}$  while  $\overline{\mathsf{RAS}}$  remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of  $\overline{CAS}$  will access the next bit of the circular 4-bit nibble in the following sequence:

In nibble-mode, all normal memory operations (read, write, or read-modify-write) may be performed in any desired combination.

### power-up


To achieve proper device operation, an initial pause of 200 μs is required after power up, followed by a minimum of eight initialization cycles.

# logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1084 and IEC Publication 617-12. The pin numbers shown are for the 16-pin dual-in-line package.

# functional block diagram



# TMS4256, TMS4257 262.144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range for any pin, including VDD supply (see Note 1)	–1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	
Storage temperature range	65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage ('4256/'4257-10, -12, -15)	4.5	5	5.5	V
$V_{DD}$	Supply voltage ('4256-8)	4.75	5	5.25	٧
VSS	Supply voltage		0		٧
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	- 1		8.0	>
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST TMS4256-8 TMS4256-8 TMS4257		TMS4256-8		TEST   TMS4256-8   TMS4	TEST   TMS4256-8   TMS425		TEST   TMS4256-8   TMS42!		TEST   TMS4256-8   TMS42		UNIT
		CONDITIONS	MIN	MAX	MIN	MAX							
Vон	High-level output voltage	IOH = -5 mA	2.4		2.4		V						
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4	V						
l <sub>l</sub>	Input current (leakage)	$V_I = 0 \text{ V to 6.5 V}, V_{DD} = 5 \text{ V},$ All other pins = 0 V to 6.5 V		±10		± 10	μΑ						
ю	Output current (leakage)	$V_O = 0 V \text{ to } 5.5 V$ , $V_{DD} = 5 V$ , $\overline{CAS}$ high		± 10		± 10	μΑ						
I <sub>DD1</sub>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, Output open		70		70	mA						
lDD2	Standby current	After 1 memory cycle, RAS and CAS high, Output open		4.5		4.5	mA						
1DD3	Average refresh current	t <sub>c</sub> = minimum cycle, RAS cycling, CAS high, Output open		70	1	58	mA						
<sup>1</sup> DD4	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, RAS low, CAS cycling, Output open		60		50	mA						
I <sub>DD5</sub>	Average nibble-mode current	t <sub>C(N)</sub> = minimum cycle, RAS low, CAS cycling, Output open			1	45	mA						

PARAMETER		TEST	TMS4256-12 TMS4257-12		TMS4256-15 TMS4257-15		UNIT
ĺ		CONDITIONS	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4	V
4	Input current (leakage)	$V_{I} = 0 \text{ V to 6.5 V}, V_{DD} = 5 \text{ V},$ All other pins = 0 V to 6.5 V		± 10		± 10	μΑ
lo	Output current (leakage)	$V_O = 0 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{\text{CAS}} \text{ high}$		± 10		± 10	μΑ
I <sub>DD1</sub>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, Output open		65		60	mA
I <sub>DD2</sub>	Standby current	After 1 memory cycle, RAS and CAS high, Output open		4.5		4.5	mA
I <sub>DD3</sub>	Average refresh current	t <sub>C</sub> = minimum cycle, RAS cycling, CAS high, Output open		53		48	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low, CAS cycling, Output open		45		40	mA
I <sub>DD5</sub>	Average nibble-mode current	$t_{C(N)} = minimum cycle,$ RAS low, CAS cycling, Output open		40		35	mA

# TMS4256, TMS4257 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

# capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

	PARAMETER	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	5	pF
C <sub>i(D)</sub>	Input capacitance, data input	5	pF
C <sub>i(RC)</sub>	Input capacitance strobe inputs	5	pF
C <sub>i(W)</sub>	Input capacitance, write enable input	7	pF
Co	Output capacitance	7	pF

# switching characteristics over recommended supply voltage range and operating free-air temperature range

	PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4256-8	TMS4256-10 TMS4257-10		UNIT
			STIMBOL	MIN MAX	MIN	MAX	
t <sub>a</sub> (C)	Access time from CAS	$t_{RLCL} \ge MAX, C_L = 100 pF,$ Load = 2 Series 74 TTL gates	†CAC	40		50	ns
t <sub>a(R)</sub>	Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	†RAC	80		100	ns
tdis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>†</sup> OFF	0 20	. 0	30	ns

	PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4256-12 TMS4257-12 MIN MAX	TMS4256-15 TMS4257-15 MIN MAX	UNIT
t <sub>a</sub> (C)	Access time from CAS	t <sub>RLCL</sub> ≥ MAX, C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	†CAC	60	75	ns
t <sub>a</sub> (R)	Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	†RAC	120	150	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>†</sup> OFF	0 30	0 30	ns



# timing requirements over recommended supply voltage range and operating free-air temperature range

PARAMETER		ALT.	TNAS	TMS4256-8		TMS4256-10	
		SYMBOL	11/134250-8		TMS4257-10		UNIT
		STRIBUL	MIN	MIN MAX		MAX	
t <sub>C</sub> (P)	Page-mode cycle time (read or write cycle)	<sup>t</sup> PC	70		100		ns
t <sub>c</sub> (PM)	Page-mode cycle time (read-modify-write cycle)	<sup>t</sup> PCM	95		135		ns
<sup>†</sup> c(rd)	Read cycle time <sup>†</sup>	tRC	160		200		ns
t <sub>c</sub> (W)	Write cycle time	twc	160		200		ns
<sup>†</sup> c(rdW)	Read-write/read-modify-write cycle time	tRWC	185		235		ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	20		40		ns
tw(CH)	Pulse duration, CAS high (non-page mode)	tCPN	25		25		ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	40	10,000	50	10,000	ns
tw(RH)	Pulse duration, RAS high	t <sub>RP</sub>	70		90		ns
tw(RL)	Pulse duration, RAS low §	tRAS	80	10,000	100	10,000	ns
t <sub>w</sub> (W)	Write pulse duration	twp	20		30		ns
tt	Transition times (rise and fall) for $\overline{RAS}$ and $\overline{CAS}$	tŢ	3	50	3	50	ns
t <sub>su(CA)</sub>	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		0		ns
t <sub>su(D)</sub>	Data setup time	tDS	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		0		ns
t <sub>su(WCL)</sub>	Early write-command setup time before CAS low	twcs	0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	<sup>t</sup> CWL	20		30		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	t <sub>RWL</sub>	20		30		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	15		15		ns
th(RA)	Row-address hold time	†RAH	15		15		ns
th(RLCA)	Column-address hold time after RAS low	tAR	55		65		ns
th(CLD)	Data hold time after CAS low	tDH	20		30		ns
th(RLD)	Data hold time after RAS low	tDHR	60		80		ns
th(WLD)	Data hold time after W low	<sup>‡</sup> DH	20		30		ns
th(CHrd)	Read-command hold time after CAS high	<sup>t</sup> RCH	0		0		ns
<sup>t</sup> h(RHrd)	Read-command hold time after RAS high	tRRH	10		10		ns
th(CLW)	Write-command hold time after CAS low	tWCH	20		30		ns
th(RLW)	Write-command hold time after RAS low	tWCR	65		80		ns

### Continued next page.

NOTE 3: Timing measurements are referenced to  $V_{\mbox{\scriptsize IL}}$  max and  $V_{\mbox{\scriptsize IH}}$  min.

<sup>&</sup>lt;sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (t<sub>w(CL)</sub>). This applies to page-mode read-modify-write also.

<sup>§</sup>In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).

# timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

	PARAMETER	ALT. SYMBOL			TMS4256-10 TMS4257-10		UNIT
		STWIBUL	MIN	MAX	MIN	MAX	
tRLCH	Delay time, RAS low to CAS high	tCSH	80	·	100		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	†CRP	0	•	0		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	trsh	40		50		ns
tRLCHR	Delay time, RAS low to CAS high	<sup>t</sup> CHR	20		20		ns
tCLRL	Delay time, CAS low to RAS low¶	†CSR	10		10		ns
tRHCL	Delay time, RAS high to CAS low¶	tRPC	0		0		ns
<sup>†</sup> CLWL	Delay time, CAS low to W low (read-modify-write cycle only)	tCWD	40		50		ns
<sup>†</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	25	40	25	50	ns
<sup>t</sup> RLWL	Delay time, RAS low to W low (read-modify-write cycle only)	<sup>t</sup> RWD	80		100		ns
t <sub>rf</sub>	Refresh time interval	tREF		4		4	ms

Continued next page.

NOTE 3: Timing measurements are referenced to VIL max and VIH min.  $\P{CAS}$  before- $\P{AS}$  refresh only.

# timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

		ALT.	TMS	TMS4256-12		TMS4256-15	
	PARAMETER	SYMBOL	TMS	TMS4257-12		4257-15	UNIT
	_	STWIBOL	MIN	MAX	MIN	MAX	
t <sub>c(P)</sub>	Page-mode cycle time (read or write cycle)	tPC	120		145		ns
t <sub>c</sub> (PM)	Page-mode cycle time (read-modify-write cycle)	<sup>t</sup> PCM	160		190		ns
t <sub>c(rd)</sub>	Réad cycle time <sup>†</sup>	<sup>t</sup> RC	220		260		ns
t <sub>c</sub> (W)	Write cycle time	tWC	220		260		ns
<sup>t</sup> c(rdW)	Read-write/read-modify-write cycle time	tRWC	260		305		ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	50		60		ns
tw(CH)	Pulse duration, CAS high (non-page mode)	<sup>t</sup> CPN	25		25		ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	†CAS	60	10,000	75	10,000	ns
tw(RH)	Pulse duration, RAS high	t <sub>RP</sub>	90		100		ns
tw(RL)	Pulse duration, RAS low §	<sup>t</sup> RAS	120	10,000	150	10,000	ns
t <sub>w(W)</sub>	Write pulse duration	tWP	30		45		ns
tt	Transition times (rise and fall) for RAS and CAS	t⊤	3	50	3	50	ns
t <sub>su(CA)</sub>	Column-address setup time	†ASC	0		0		ns
tsu(RA)	Row-address setup time	<sup>t</sup> ASR	0		0		ns
t <sub>su(D)</sub>	Data setup time	†DS	0		0		ns
<sup>t</sup> su(rd)	Read-command setup time	<sup>t</sup> RCS	0		0		ns
t <sub>su(WCL)</sub>	Early write-command setup time before CAS low	twcs	0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	<sup>t</sup> CWL	35		45		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	<sup>t</sup> RWL	35		45		ns
th(CLCA)	Column-address hold time after CAS low	<sup>†</sup> CAH	20		25		ns
<sup>t</sup> h(RA)	Row-address hold time	<sup>t</sup> RAH	15		15		ns
th(RLCA)	Column-address hold time after RAS low	<sup>t</sup> AR	80		100		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DH	30		45		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	90		120		ns
th(WLD)	Data hold time after W low	<sup>t</sup> DH	30		45		ns
<sup>t</sup> h(CHrd)	Read-command hold time after CAS high	<sup>t</sup> RCH	0		0		ns
<sup>†</sup> h(RHrd)	Read-command hold time after RAS high	<sup>t</sup> RRH	10		10		ns
th(CLW)	Write-command hold time after CAS low	tWCH	30		45		ns
th(RLW)	Write-command hold time after RAS low	<sup>t</sup> WCR	90		120		ns

Continued next page.

NOTE 3: Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

<sup>&</sup>lt;sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup>In a read-modify-write cycle, tCLWL and tsu(WCH) must be observed. Depending on the user's transition times, this may require additional CAS low time (tw(CL)). This applies to page-mode read-modify-write also.

<sup>§</sup>In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).

# TMS4256, TMS4257 262.144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

# timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

		ALT.	TMS4256-12		TMS4256-15		UNIT
	PARAMETER		TMS4257-12		TMS4257-15		
		SYMBOL	MIN	MAX	MIN	MAX	
†RLCH	Delay time, RAS low to CAS high	tCSH	120		150		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0		กร
<sup>†</sup> CLRH	Delay time, CAS low to RAS high	tRSH	60		75		ns
†RLCHR	Delay time, RAS low to CAS high	tCHR	25		30		ns
tCLRL	Delay time, CAS low to RAS low¶	tCSR	10		20		ns
tRHCL	Delay time, RAS high to CAS low¶	tRPC	0		0		ns
tCLWL	Delay time, CAS low to W low (read-modify-write cycle only)	tCWD	60		70		ns
+51.01	Delay time, RAS low to CAS low (maximum value specified	*===	25	60	25	75	ns
<sup>t</sup> RLCL	only to guarantee access time)	tRCD		00	20	75	115
tRLWL	Delay time, RAS low to W low (read-modify-write cycle only)	tRWD	120	-	145		ns
t <sub>rf</sub>	Refresh time interval	tREF		4		4	ms

NOTE 3: Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min.

### NIBBLE-MODE CYCLE

# switching characteristics over recommended supply voltage range and operating free-air temperature range


PARAMETER	ALT.	TMS4257-10	TMS4257-12	TMS4257-15	UNIT	
PANAIVIETEN	SYMBOL	MIN MAX	MIN MAX	MIN MAX	UNIT	
ta(CN) Nibble-mode access from CAS	tNCAC	25	30	40	ns	

# timing requirements over recommended supply voltage range and operating free-air temperature range


	DARAMETER	ALT.	TMS42	TMS4257-10		TMS4257-12		TMS4257-15	
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UŅIT
t <sub>c(N)</sub>	Nibble-mode cycle time	tNC	50		60		75		
t <sub>c(rdWN)</sub>	Nibble-mode read-modify- write cycle time	<sup>t</sup> NRMW	70		85		105		
<sup>t</sup> CLRHN	Nibble-mode delay time,  CAS low to RAS high	<sup>t</sup> NRSH	25		30		40		
tCLWLN	Nibble-mode delay time, CAS to W delay	<sup>t</sup> NCWD	20		25		30		ns
tw(CLN)	Nibble-mode pulse duration,  CAS low	tNCAS	25		30		40		
<sup>t</sup> w(CHN)	Nibble-mode pulse duration,  CAS high	tNCP	15		20		25		
t <sub>su</sub> (WCHN)	Nibble-mode write command setup before CAS high	<sup>t</sup> NCWL	20		25		35		


NOTE 3: Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min.

<sup>1</sup>CAS-before-RAS refresh only.





#### early write cycle timing tw(RL) ٧<sub>IH</sub> RAS VIL tt <sup>†</sup>CLRH <sup>t</sup>RLCL <sup>t</sup>CHRL tw(CL) VIH CAS tsu(RA) ٧IL th(RLCA) th(CLCA) tw(CH) th(RA) tsu(CA) DON'T CARE $V_{IH}$ COLUMN $V_{IL}$





<sup>†</sup>The enable time (t<sub>en</sub>) for a write cycle is equal in duration to the access time from  $\overline{\text{CAS}}$  (t<sub>a(C)</sub>) in a read cycle; but the active levels at the output are invalid.






NOTE 4: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

page-mode read cycle timing


NOTE 5: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

page-mode read-modify-write cycle timing




NOTE 6: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

# nibble-mode read cycle timing






4-22




nibble-mode write cycle timing


# nibble-mode read-modify-write-cycle timing




# RAS-only refresh cycle timing



# hidden refresh cycle timing



# automatic (CAS-before-RAS) refresh cycle timing



# TMS4461 262,144-BIT MULTIPORT VIDEO RAM

JULY 1986-REVISED FEBRUARY 1988

- 65,536 × 4 Organization
- Dual-Port Accessibility Four I/Os for Sequential Access, Four I/Os for Random Access
- One Serial Data Register Built into Each Serial I/O for Sequential-Access Applications
- Designed for Video and Non-Video Applications
- O Fast Serial Ports . . . 25-MHz Shift Rate
- Mid-Scan Load Serial Data Streams
   Uninterrupted by Register Reload
- TRG as Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Random-Access Port Is Compatible with the TMS4464, 64K × 4 DRAM
- Supported by TI's TMS34061 Video System Controller and TMS34010 Graphics System Processor (GSP)
- 3-State Serial I/Os Allow Easy Multiplexing of Video Data Streams
- Maximum Access Time from RAS
   . . . 120 ns
- Minimum Cycle Time (Read or Write) . . . 220 ns
- O Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Random-Access Outputs
- Common Random-Access I/O Capability with "Early Write" Feature
- High-Speed Page-Mode Operation for Faster Access

N PAC		SD PACKAGE (TOP VIEW)				
SC 1 1 SD01 2 SD02 3 TRG 4 D01 5 D02 6 WE 7 RAS 8 A6 9 A5 0 10 A4 0 11 VDD 12	24 VSS 23 SDQ4 22 SDQ3 21 SG 20 DQ4 19 DQ3 18 CAS 17 A0 16 A1 15 A2 14 A3 13 A7	DQ3				

PIN	NOMENCLATURE
A0-A7	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ4	Random-Access Data In/
	Data-Out/Write-Mask Bit
RAS	Row-Address Strobe
sc	Serial Data Clock
SDQ1-SDQ4	Serial Data In/Data Out
SG	Serial Enable
TRG	Transfer Register/
	Q Output Enable
V <sub>DD</sub>	5-V Supply
V <sub>SS</sub>	Ground
WE	Write-Mask Select/
	Write Enable

- CAS-Before-RAS Refresh and Hidden Refresh Modes
- Low-Power Dissipation
- 24-Pin, 400-Mil Dual-in-line Package or 24-Pin, Zig-Zag In-line Package (ZIP)

#### description

The TMS4461 is a high-speed dual-ported  $65,536 \times 4$  bit dynamic random-access memory with on-chip data registers. The random-access port makes the memory look as if it is organized as 65,536 words of four bits each, like the TMS4464. The sequential-access port is interfaced to four internal 256-bit dynamic data registers, which make the memory look as if it is organized as 256 four-bit words of up to 256 bits each that are accessed serially.

The 256K Multiport Video RAM employs state-of-the-art scaled NMOS, double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.



The TMS4461 features full asynchronous dual-port accessibility except when transferring data between the data register and the random-access memory.


Refresh period is 4 milliseconds, and during this period each of the 256 rows must be strobed with  $\overline{RAS}$  in order to retain data.  $\overline{CAS}$  can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the data register also refreshes that particular row.  $\overline{CAS}$ -before- $\overline{RAS}$  and hidden refresh modes are also available.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on-chip to simplify system design. All data outs are unlatched to allow greater system flexibility.

The 256K Multiport Video RAM is offered in a 24-pin dual-in-line plastic package (N suffix) and is guaranteed for operation from 0 °C to 70 °C. The package is designed for insertion in mounting-hole rows on 10,16-mm (400-mil) centers.

The TMS4461 Multiport Video RAM is also offered in a 24-pin zig-zag plastic package (SD suffix), guaranteed for operation from 0°C to 70°C.


## functional block diagram



# random port to serial port interface

The TMS4461 Multiport Video RAM consists of a 64K  $\times$  4 DRAM port and a 256  $\times$  4 serial port. Each of the four random (DRAM) I/Os is interfaced to a 256-bit data register that can be loaded with 256 bits in parallel from any row in that I/O channel's memory then read out sequentially starting from one of 256 selectable locations along the data register. Conversely, each of the four data registers can be loaded with data serially from the serial input (SD) and subsequently transferred, 256 bits in parallel, into any row of memory for each respective DRAM I/O channel.

# block diagram showing one random and serial interface



#### random-access address space to sequential-address space mapping

The 256 bits in each of the four data registers correspond to the 256 column locations of each of the four random I/Os. Data can be read out of the registers starting at any of the 256 data register bit locations.

This tap location is selected by addresses A7 through A0 on the falling edge of  $\overline{\text{CAS}}$  during a transfer cycle between the memory array and the data registers. All registers are read out starting from the selected tap point proceeding from the least-significant bits to the most-significant bits. The four data registers are configured as circular data registers when reading their contents to the serial outputs. After the most-significant bit (bit 255) is read out of each register, the next bit read will be 00 (see explanation under section entitled "serial data input/output").



Note that if column address bits A7 through A0 equal 00 during the last memory-to-register transfer cycle, a total of 256 bits can be sequentially read out of each of the four data registers starting from bit position 00.

#### operation

### random-access operation

#### transfer register select (TRG)

The TRG selects either register transfer or random-access operation as RAS falls. To use the TMS4461 in random-access mode, TRG must be held high as RAS falls. Holding TRG high as RAS falls causes the 256 storage elements of each data register to remain disconnected from the corresponding 256 bit lines of the memory array. If serial data is to be written in or read out of the data registers, the data registers must be disconnected from the bit lines. Holding TRG low as RAS falls enables the 256 switches that connect the data registers to the bit lines and indicates that a transfer will occur between the data registers and the selected memory row.

#### random output enable (TRG)

During random-access operations, TRG functions as an output enable for the random outputs after the read access times have been satisfied (if this is a read cycle). Whenever TRG is held high, the Q outputs will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q outputs making it possible to connect the address lines to the data I/O lines—although use of this organization prohibits the use of the early write cycle. It also allows read-modify-write cycles to be performed by providing a three-state condition to the common I/O pins to allow write data to be driven onto the pins after output read data has been externally latched.

#### address (A0 through A7)

Sixteen address bits are required to decode one of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip on the falling edge of  $\overline{RAS}$ . Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip on the falling edge of  $\overline{CAS}$ . All row and column addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$  respectively.  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select, activating the device input and output buffers.  $\overline{CAS}$  is also used to strobe the column address into the memory.

#### write-mask enable (WE)

The  $\overline{\text{WE}}$  pin selects the random-mode write-mask option. The TMS4461 random port is equipped with two modes of write operations. If  $\overline{\text{WE}}$  is held low on the falling edge of  $\overline{\text{RAS}}$  (during a random access operation), the write mask is enabled. Accordingly, a 4-bit binary code (the mask) is input to the device via the random DQ pins and is also latched on the falling edge of  $\overline{\text{RAS}}$ . This binary pattern determines which of the four DRAM I/Os will be written into on that access and which DRAM I/Os will not. Thus, after  $\overline{\text{RAS}}$  has latched the write mask on chip, input data is driven onto the DQ pins and is latched on the falling edge of the latter of  $\overline{\text{CAS}}$  or  $\overline{\text{WE}}$  (for early write operation,  $\overline{\text{WE}}$  can remain low for the entire  $\overline{\text{RAS}}$  low period). If a 0 was strobed into a particular I/O pin on the falling edge of  $\overline{\text{RAS}}$ , then the write circuits for that particular I/O will be defeated and data will not be written to that I/O. If a 1 was strobed into a particular I/O pin on the falling edge of  $\overline{\text{RAS}}$ , then the write circuits for that particular I/O will not be defeated and data will be written to that I/O. See the corresponding timing diagrams for details.

Important: The mask operation is selected only if WE is held low on the falling edge of RAS. If WE is held high on the falling edge of RAS the mask is not enabled and the write operation is identical to standard  $\times 4$  DRAMs, with all four I/Os being written by the data appearing on the DQ pins when the latter of WE or CAS is brought low. Thus, if it is not desired to use the mask function, then a standard DRAM timing interface can be used.

#### WRITE MASK FUNCTION TABLE

TRG	WE DQ1-DQ4		MODE
1	1	Х	Write enabled at DQ1-DQ4
1	0	1	Write to DQ enabled
1	Ιo	l o	Write to DQ disabled

NOTE 1: The logic states in the table above are assumed valid on the falling edge of RAS.

#### write enable (WE)

The read or write mode is selected through the write-enable ( $\overline{\rm WE}$ ) input. A logic high on the  $\overline{\rm WE}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When WE goes low prior to CAS, data out will remain in the high-impedance state for the entire cycle.

#### data I/O (DQ1-DQ4)

Memory data is written during a write or read-modify-write cycle. The falling edge of WE strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, WE is brought low prior to CAS and the data is strobed in by CAS with data setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, CAS will already be low. Thus, the data will be strobed in by WE with data setup and hold times referenced to this signal. The three-state output buffers provide direct TTL compatibility (no pull-up resistors required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state as long as CAS or TRG is held high. Data will not appear at the outputs until after both CAS and TRG have been brought low.

Once the outputs are valid, they will remain valid while CAS and TRG are low. CAS or TRG going high will return the outputs to a high-impedance state. In an early write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle. In a register-transfer operation (memory-to-register or register-to-memory), the outputs remain in the high impedance state for the entire cycle, regardless of transitions on CAS or TRG.

#### write mask bits (DQ1-DQ4)

When the write mask is enabled (WE low on the falling edge of RAS), the write mask bits determine which DRAM I/Os are to be written and which of the DRAM I/Os will have their write operations internally defeated. The state of the write mask bits is latched on-chip on the falling edge of  $\overline{RAS}$  and selectively controls the internal write enable circuits of each corresponding DRAM I/O. If the write mask is not enabled (WE high on the falling edge of RAS), then no write enable circuits will be defeated and data appearing at the DQ1-DQ4 pins on the falling edge of RAS will be ignored. See timing diagrams and the table under "write mask enable (WE)" for details.

### refresh

A refresh operation must be performed to each row at least once every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless  $\overline{\text{CAS}}$  is applied, the  $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses with  $\overline{\text{RAS}}$  causes all bits in each row to be refreshed.  $\overline{\text{CAS}}$  can remain high (inactive) for this refresh sequence to conserve power. Note that the data registers are dynamic storage elements and that the data held in the registers will be lost unless SC is clocked 2 times or else the data is reloaded from the memory array. See specifications for maximum register retention times.

#### CAS-before-RAS refresh

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is accomplished by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter t<sub>CLRL</sub>). The external row address is ignored and the refresh address is generated internally.

#### column-address strobe (CAS)

The CAS input latches the column addresses on-chip and also functions as an output enable for DQ1-DQ4.

#### page mode

Page-mode operation allows faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to set up and strobe row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by  $t_{W(RL)}$ , the maximum  $\overline{RAS}$  low pulse duration.

#### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition,  $\overline{RAS}$  must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles and one memory-to-register transfer cycle with an SC cycle following the rising edge of  $\overline{TRG}$  before proper device operation is achieved.

#### sequential-access operation

#### transfer register select (TRG)

Memory operations involving parallel use (i.e., transfer from memory to data register or data register to memory) of the data register are invoked by bringing  $\overline{TRG}$  low with the address lines A0-A7 before  $\overline{RAS}$  falls. This enables the switches connecting the 256 elements of each data register to the 256 bit lines of each DRAM I/O. The states of  $\overline{WE}$  and  $\overline{SG}$ , which are also latched on the falling edge of  $\overline{RAS}$ , determine whether the 256-bit data transfer will be from the memory array to the data registers or from the data registers to memory array, as well as determining if the SDQs are in read or write mode (see "transfer operation logic table").

Note that the state of TRG is latched on the falling edge of RAS just like a row address, to select the mode of operation. During read or read-modify-write cycles, TRG functions as output enable after CAS falls.

#### transfer write enable (WE)

In register transfer mode,  $\overline{WE}$  determines whether a transfer will occur from the data registers to the memory array, or from the memory array to the data registers. To transfer data from the data registers to the memory array,  $\overline{WE}$  and  $\overline{SG}$  are held low as  $\overline{RAS}$  falls. If  $\overline{SG}$  were to be high during this transition, then no transfer of data from the data register to the memory array would occur, but the SDQs would be put into the write mode. This would allow serial data to be written into the register. To transfer from the memory array to the data registers,  $\overline{WE}$  is held high and  $\overline{SG}$  is a don't care as  $\overline{RAS}$  falls. This cycle puts the SDQs into the read mode, thus allowing serial data to be read out of the data register. Note that  $\overline{WE}$  and  $\overline{SG}$  setup and hold times are referenced to the falling edge of  $\overline{RAS}$  for this mode of operation (see "transfer operation logic table").



#### row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the data registers. (The states of AO-A7, WE, TRG, and SG are latched on the falling edge of RAS.)

#### register column address (A0 through A7)

To select one of the 256 positions along each of the four data registers from which the first serial data will be read out, or to which the first serial data will be written, the appropriate 8-bit column address (AO-A7) must be valid when CAS falls during the appropriate transfer cycle.


#### serial data clock (SC)

Data is written in or read out of the data registers on the rising edge of SC. This makes it possible to view the data registers as though they were made of 256 positive-edge-triggered D flip-flops which connect D to Q (not to be confused with the DQ random I/O pins of the TMS4461). The TMS4461 is designed to work with a wide range duty cycle clock to simplify system design.

#### serial data input/output (SDQ1-SDQ4)

SD and SQ share a common I/O pin. Data is written in when SG is low during write mode, and data is read out when SG is low during read mode (see "transfer operation logic table"). Note that when the serial address counter reaches its maximum value of 255, it is reset to 00 with the next positive transition of SC. This allows data to be read out in a continuous loop.

#### block diagram of one serial I/O



#### serial enable (SG)

The serial enable pin has two functions. First, it is used on the falling edge of  $\overline{RAS}$ , with both  $\overline{TRG}$  and  $\overline{WE}$  low. If  $\overline{SG}$  is low during this transition, then a register-to-memory transfer will occur. On the other hand, if  $\overline{SG}$  were to be high as  $\overline{RAS}$  falls, then a write-mode control cycle will be performed. The function of this cycle is to switch the SDQs from the output mode to the input mode, thus allowing serial data to be written into the data register. Second,  $\overline{SG}$  is used as a SDQ enable/disable. In the write mode,  $\overline{SG}$  is used as an input enable.  $\overline{SG}$  high disables the input, and  $\overline{SG}$  low enables the input. To take the device out of the write mode and into the read mode, a memory-to-register transfer cycle must be performed. The read mode allows data to be read out of the data register.  $\overline{SG}$  high disables the output and  $\overline{SG}$  low enables the output. Note that the serial address counter will be incremented on each SC cycle regardless of the state of  $\overline{SG}$ .

#### TRANSFER OPERATION LOGIC TABLE

TRG	WE	SG	MODE
0	0	0	Register to memory transfer and
			write-mode enable
0	0	1	Write-mode enable
0	1	×	Memory-to-register transfer

NOTE 2: The logic states in the table above are assumed valid on the falling edge of RAS. In a serial write-mode to read-mode sequence, the first positive transition of SCLK after the memory-to-register transfer will change the SDQs from three-state to output mode.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range for any pin except Vpp and data out (see Note 3) 1 to 7 V
Voltage range for Vpp supply with respect to Vss
Voltage range for data out with respect to VSS
Short circuit output current per output
Power dissipation
Operating free-air temperature
Storage temperature range65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 4)	-1		8.0	V
TA	Operating free-air temperature	0	25	70	°C

NOTE 4: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

NOTE 3: All voltage values in this data sheet are with respect to VSS.

# electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST	TMS4461-12		TMS44	UNIT	
	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	JUNIT
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		V
VOL	Low-level output voltage	IOL = 4.2 mA		0.4		0.4	V
ij	Input current (leakage)	$V_I = 0 \text{ V to } 6.5 \text{ V},$ $V_{DD} = 5 \text{ V},$ All other pins = 0 V		±10		± 10	μΑ
10	Output current (leakage)	V <sub>O</sub> = 0.4 V to 5.5 V, V <sub>DD</sub> = 5 V		±10		± 10	μА
IDD1	Average operating current during read, write, or transfer cycle (serial port in standby)	Minimum cycle time, No load on DQ and SDQ pins		80		70	mA
I <sub>DD2</sub>	Standby current (total, both ports)	After 1 memory cycle,  RAS, CAS, SC, and  SG ≥ 2.4 V,  No load on DQ and SDQ pins		25	•	25	mA
IDD3	Average refresh current	Minimum cycle time,  RAS ≤ 0.8 V, CAS ≥ 2.4 V,  No load on DQ and SDQ pins		75	-	65	mA
I <sub>DD4</sub>	Average page-mode current (serial port in standby)	Minimum cycle time,  RAS ≤ 0.8 V, CAS cycling,  No load on DQ and SDQ pins		55		50	mA
l <sub>DD5</sub>	Average current with memory array in standby and register shifting	$t_{C(SC)} = MIN$ , $\overline{RAS}$ and $\overline{CAS} \ge 2.4 \text{ V}$ , No load on DQ and SDQ pins		85		80	mA <sub>.</sub>
IDD6	Worst case average current	Minimum cycle time on both ports, No load on DQ and SDQ pins		155		140	mA

# capacitance over recommended supply voltage and operating free-air temperature ranges, f = 1 MHz

	PARAMETER	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	7	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	10	pF
C <sub>i(WE)</sub>	Input capacitance, write enable input	10	рF
C <sub>i(SC)</sub>	Input capacitance, serial clock	10	pF
C <sub>i(SG)</sub>	Input capacitance, serial enable	. 5	pF
C <sub>i(TRG)</sub>	Input capacitance, transfer register input	7	pF
Co	Output capacitance	7	рF

# switching characteristics over recommended supply voltage and operating free-air temperature ranges

PARAMETER		TEST	ALT.	T. TMS4461-12		TMS4461-15		UNIT
		CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNII
ta(C)	Access time from CAS	Load = 2 Series 74 TTL gates, C <sub>L</sub> = 100 pF, t <sub>RLCL</sub> ≥ Max	tCAC		60		75	ns
t <sub>a(R)</sub>	Access time from RAS	Load = 2 Series 74 TTL gates, $C_L = 100 \text{ pF}, t_{RLCL} \leq \text{Max}$	tRAC		120		150	ns
t <sub>a</sub> (TRG)	Access time of DQ from TRG low	Load = 2 Series 74 TTL gates, $C_L = 100 \text{ pF}$	<sup>†</sup> OEA		35		40	ns
t <sub>a</sub> (SC)	Access time of SQ fro SC high	Load = 2 Series 74 TTL gates, C <sub>L</sub> = 50 pF	tSCA		40		50	ns
t <sub>a</sub> (SG)	Access time of SQ from SG low	Load = 2 Series 74 TTL gates, C <sub>L</sub> = 50 pF	tSOA		30		35	ns
•	Random-output disable	Load = 2 Series 74 TTL gates, C <sub>L</sub> = 15 pF		0	20	0	25	ns
<sup>t</sup> dis(CH)	time from CAS high	Load = 2 Series 74 TTL gates, C <sub>L</sub> = 100 pF	tOFF	0	25	0	30	ns
* " "	Random-output disable	Load = 2 Series 74 TTL gates, C <sub>L</sub> = 15 pF		0	20	0	25	ns
<sup>t</sup> dis(TRG)	time from TRG high	Load = 2 Series 74 TTL gates, $C_L = 100 \text{ pF}$	tOEZ	0	25	0	30	ns
* " .00	Serial-output disable	Load = 2 Series 74 TTL gates, C <sub>L</sub> = 15 pF		0	15	0	20	ns
<sup>t</sup> dis(SG)	time from SG high	Load = 2 Series 74 TTL gates, $C_L = 50 \text{ pF}$	tsoz	0	20	0	25	ns



# timing requirements over recommended supply voltage and operating free-air temperature ranges

		ALT.	TMS4461-12		TMS4461-15		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
tc(rd)	Read cycle time <sup>†</sup>	tRC	220		260		ns
t <sub>c(W)</sub>	Write cycle time	twc	220		260		ns
t <sub>c(rdW)</sub>	Read-write/read-modify-write cycle time	tRWC	295		345		ns
tc(Trd)	Transfer read cycle time	tRC	220		260		ns
tc(TW)	Transfer write cycle time	tWC	220		260		ns
t <sub>c(P)</sub>	Page-mode read or write cycle time	t <sub>PC</sub>	120		145		ns
tc(rdWP)	Page-mode read-write/read-modify-write cycle time	tRWC	195	<u> </u>	230		ns
t <sub>c</sub> (SC)	Serial clock cycle time	tscc	40	50,000	50	50,000	ns
tw(CH)	Pulse duration, CAS duration (precharge time)	tCP	50		60		ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	60	10,000	75	10,000	ns
<sup>†</sup> w(RH)	Pulse duration, RAS high (precharge time)	tRP	90		100		ns
tw(RL)	Pulse duration, RAS low §	tRAS	120	10,000	150	10,000	ns
t <sub>w</sub> (W)	Write pulse duration	tWP	30		45		ns
tw(SCL)	Pulse duration, SC low	tSCL	10		10		ns
tw(SCH)	Pulse duration, SC high	tSCH	10		10		ns
tw(TRG)	TRG pulse duration low time	tOE	35		40		ns
t <sub>t</sub>	Transition times (rise and fall)	t <sub>T</sub>	3	50	3	50	ns
t <sub>su(CA)</sub>	Column-address setup time	tASC	0		0		ns
t <sub>su(RA)</sub>	Row-address setup time	tASR	0		0		ns
	WE setup time before RAS low with TRG low		0		0		ns
t <sub>su</sub> (RW)	(register transfer cycles)	tws					
	DQ setup time before RAS low with TRG		0				ns
t <sub>su(DQ)</sub>	high (random access, write mask select)	tDTS					
t <sub>su(D)</sub>	Data setup time	tDS	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		0		ns
t <sub>su(WCL)</sub>	Early write-command setup time before CAS low	twcs	-5		- 5		ns
t <sub>su(WCH)</sub>	Write-command setup time before CAS high	tCWL	35		45		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	35		45		ns
t <sub>su(SD)</sub>	Serial data setup time before SC high	tSDS	0		0		ns
t <sub>su</sub> (TRG)	TRG setup time before RAS low	tTSR	0		0		ns
t <sub>su(SG)</sub>	SG setup time before RAS low with TRG and WE low	tESR	0		0		ns
	WE setup time before RAS low (write mask select)	tRWS	0		0		ns
	Column-address hold time after CAS low	tCAH	20		25		ns
th(RA)	Row-address hold time	tRAH	15		15		ns
	WE hold time after RAS low with TRG low (transfer cycles)	twn	15		15		ns

Continued next page.

NOTE 5: Timing measurements referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

 $<sup>^{\</sup>dagger}$ All cycle times assume  $t_t = 5$  ns.

<sup>†</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time [t<sub>w(CL)</sub>].

<sup>§</sup>In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time [t<sub>w(RL)</sub>].

# timing requirements over recommended supply voltage and operating free-air temperature ranges (continued)

			ALT.	TMS4461-12		TMS4461-15		UNIT
			SYMBOL	MIN	MAX	MIN	MAX	ONII
th(RLCA) Column-address hold time after RAS low		tAR	80		100		ns	
th(CLD) Data hold time after CAS low		<sup>t</sup> DH	30		45		ns	
th(RLD)	Data hold time after RAS low		tDHR	90		120		ns
th(WLD)	Data hold time after WE low		<sup>t</sup> DH	30		45	•	ns
th(CHrd)	Read-command hold time after CAS high	1 :	tRCH	0		0		ns
th(RDrd)	Read-command hold time after RAS high	1	tRRH	10		10		ns
th(CLW)	Write-command hold time after CAS low	/	tWCH	30		45		ns
th(RLW)	Write-command hold time after RAS low	1	tWCR	90		120		ns
th(WQE)	TRG hold time after WE low		tOEH	30		40		ns
th(SD)	Serial data-in hold time after SC high		tSDH	15		15		ns
th(SQ)	Serial data-out hold time after SC high		tsoH	8		8		ns
th(TRG)	TRG hold time after RAS low		tTSH	15		15		ns
th(DQ)	DQ hold time after RAS low with TRG h	igh and WE low	<sup>t</sup> DTH	15		15		ns
th(SG)	SG hold time after RAS low with TRG and WE low		tESH	15		15		ns
th(WM)	WE hold time after RAS low (write mask select)		tRWH	15		15		ns
†RLCH	Delay time, RAS low to CAS high		tCSH	120		150		ns
tCHRL	Delay time, CAS high to RAS low		tCRP	0		0		ns
tCLGH	Delay time, CAS low to TRG high		tOEHC	60		75		ns
†CLRH	Delay time, CAS low to RAS high		tRSH	60		75		ns
tCLWL	Delay time, CAS low to WE low (read-modify-write cycle only)  ■		tCWD	95		110		. ns
to: =::	Delay time, RAS low to TRG high	Early load #		25		25		ns
tRLTH	(memory-to-register transfer cycle)	Mid-line real-time load	tRDH	80		100		
†RLSH	Delay time, RAS low to the first positive transition of SC after TRG high (register transfer cycle)		†SCHR	100		125		ns
<sup>†</sup> THRL	Delay time, TRG high to RAS low after a transfer cycle		tRSLT	tw(RH)		tw(RH)		ns
<sup>t</sup> CLSH	Delay time, CAS low to the first positive transition of SC after TRG high (register transfer cycle)		tSCHC	40		50		ns
tSHRL	Delay time, SC high to RAS low with TRG and WE low (register-to-memory transfer cycle) ☆		tRSLS	40		50		ns
tSHTH	Delay time, SC high to TRG high (memory-to-register transfer cycle)□		tSDD	10		15		ns

NOTE 5: Timing measurements are referenced to VIL max and VIH min.

TRG must disable the output buffers prior to applying data to the device.

<sup>#</sup> TRG may be brought high early during a memory-to-register transfer cycle as long as the th(TRG), tSHTH, and tRLSH specifications are met.

rin a register-to-memory transfer cycle, the state of SC when RAS falls is a don't care condition. However, to guarantee proper sequencing of the internal clock circuitry there can be no positive transitions of SC for at least 40 ns prior to when RAS goes low. See the section entitled "sequential access operation" for a complete explanation of the transfer operation.


<sup>🗆</sup> In a memory-to-register transfer cycle, the state of SC when TRG rises is a don't care condition. However, to guarantee proper sequencing of the internal clock circuitry there can be no positive transitions of SC for at least 10 ns prior to when TRG goes high. See the section entitled "sequential access operation" for a complete explanation of the transfer operation.

# timing requirements over recommended supply voltage and operating free-air temperature ranges (concluded)


		ALT.	TMS4461-12		TMS4461-15		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	ONI
tTHSH	Delay time, TRG high to SC high (memory-to-register transfer cycle)	tSDH	15		20		ns
<sup>t</sup> THRH	Delay time, $\overline{\text{TRG}}$ high to $\overline{\text{RAS}}$ high (memory-to-register transfer cycle)	<sup>t</sup> DTR	0		0		ns
tTHCH	Delay time, TRG high to CAS high (register transfer cycles)	<sup>t</sup> DTC	0		0		ns
†CLTH	Delay time, CAS low to TRG high (memory-to-register transfer cycle)	<sup>t</sup> CDH	20		25		ns
†RLCL	Delay time, $\overline{RAS}$ low to $\overline{CAS}$ low (maximum value specified only to guarantee $\overline{RAS}$ access time)	tRCD	25	60	25	75	ns
tCLGL	Delay time, CAS low to TRG low (maximum value specified to guarantee column access time)	<sup>t</sup> DCT		25		30	ns
tRLWL	Delay time, RAS low to WE low (read-modify-write cycle only)	tRWD	155		185		ns
tCLRL	Delay time, CAS low to RAS low (CAS-before-RAS refresh)	tCSR	10		20		ns
tRLCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh)	tCHR	20		25		ns
tsgsc	Delay time, SG low to SC high during serial data-in shift cycle	tsws	10		10		ns
tGHD	Delay time, TRG high before data applied at DQ	tGDD ·	25		30		ns
trf(MA)	Refresh time interval, memory array	tREF1		4		4	ms
t <sub>rf(SR)</sub>	Refresh time interval, data register	tREF2		4		4	ms

NOTE 5: Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min.


# read cycle timing




# early write cycle timing, write mask unselected




early write cycle timing, write mask selected




# delayed write cycle timing, mask unselected




# delayed write cycle timing, mask selected






# page-mode read cycle timing




# page-mode write cycle timing, write mask unselected




NOTE 6: Timing assumes use of the early write feature. TRG must remain high throughout the entire page-mode operation if the late write feature is used to guarantee page-mode cycle time.

## page-mode write cycle timing, write mask selected




NOTE 7: Timing assumes use of the early write feature. TRG must remain high throughout the entire page-mode operation if the late write feature is used to generate page-mode cycle time. Timing also assumes that only those I/Os selected by DQ1-DQ4 on the falling edge of  $\overline{\mbox{RAS}}$  are written during page-mode operation.

## page-mode read-modify-write cycle timing







## RAS-only refresh timing



# hidden refresh cycle timing




# CAS-before-RAS refresh



## write-mode control timing

The write-mode control cycle is used to change the SDQs from the output mode to the input mode. This allows serial data to be written into the data register. The diagram below assumes that the device was originally in the serial read mode.




NOTES: 8. Random-mode (Q outputs) remain in 3-state for the entire write-mode control.

9. SG must be high as RAS falls in order to perform a write-mode control cycle.

### data-register-to-memory timing, serial input enabled

The data-register-to-memory cycle is used to transfer data from the data register to the memory array. Every one of the 256 locations in the data register is written into the 256 columns of the selected row. Note that the data that was in the data register may have arrived there either from a serial write in or from a parallel load of the data register from one of the memory array rows. The diagram below assumes that the device is presently in the serial-write mode (i.e., SD is enabled by a previous write-mode control cycle, thus allowing data to be written in).




NOTES: 10. Random-mode (Q outputs) remain in 3-state for the entire data-register-to-memory transfer cycle.

11. SG must be low as RAS falls in order to perform a register-to-memory transfer.

## memory-to-data register timing

The memory-to-data-register cycle is used to load the data register in parallel from the memory array. Every one of the 256 locations in the data register are written into from the 256 columns of the selected row. Note that the data that is loaded into the data register may be either read out or written back into another row. This cycle puts the device into the serial read mode (i.e., the SQ is enabled, thus allowing data to be read out of the register).

Also, the first bit to be read from the data register, after TRG has gone high, must be activated by a positive transition of SC.



NOTES: 12. Random mode (Q outputs) remain in 3-state for the entire memory-to-data-register transfer cycle.


13. Column address must be supplied to load register start address on every transfer cycle.



<sup>14.</sup> The first positive transition of SC after TRG has gone high, during a memory-to-register transfer cycle, is used to read the first bit of new data.

## serial data-in timing

The serial data-in write cycle is used to write data into the data register. Before data can be written into the data register via SD, the device must be put into the write mode by performing a write-mode control cycle. Register-to-memory transfer cycles occurring between the write-mode control cycle and the subsequent writing in of data will not take the device out of the write mode. But, a memory-to-register transfer cycle during that time will take the device out of the write mode and put it into the read mode, thus not allowing the writing in of data.




NOTE 15: While writing data into the data register, the state of TRG is a don't care as long as TRG is held high when RAS goes low.

This is to avoid the initiation of a register-to-memory or memory-to-register data-transfer function.

## serial data-out timing

The serial data-out read cycle is used to read data out of the data register. Before data can be read out via SQ, the device must be put into the read mode by performing a memory-to-data-register transfer cycle. Register-to-memory transfer cycles occurring between the memory-to-register transfer cycle and the subsequent reading out of data will not take the device out of the read mode. But, a write-mode control cycle at that time will take the device out of the read mode and put it in the write mode, thus not allowing the reading out of data.



NOTE 16: While reading data out of the data register, the state of TRG is a don't care as long as TRG is held high when RAS goes low.

This is to avoid the initiation of a register-to-memory or memory-to-register data-transfer operation.

## TMS4464 65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

NOVEMBER 1983 - REVISED JUNE 1987

- 65,536 × 4 Organization
- Single 5-V Supply (10% Tolerance)
- JEDEC Standardized Pinout
- Pinout Identical to TMS4416 (16K × 4 Dynamic RAM)
- Performance Ranges:

	ACCESS	ACCESS	READ	READ-
	TIME	TIME	OR	MODIFY-
	ROW	COLUMN	WRITE	WRITE
	ADDRESS	ADDRESS	CYCLE	CYCLE
	MAX	MAX	MIN	MIN
TMS4464-10	100 ns	50 ns	200 ns	270 ns
TMS4464-12	120 ns	60 ns	220 ns	295 ns
TMS4464-15	150 ns	75 ns	260 ns	345 ns

- Long Refresh Period . . . 4 ms (Max)
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- On-Chip Substrate Bias Generator
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Early Write or G to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Power Dissipation As Low As:
  - Operating . . . 330 mW (Max)
  - Standby . . . 25 mW (Max) (for 150 ns devices)
- RAS-Only Refresh Mode
- CAS-Before-RAS Refresh Mode
- Available with MIL-STD-883C, Class B Processing and S (-55°C to 110°C) Temperature Ranges (SMJ4464)

N PACKAGE (TOP VIEW)  G
FM PACKAGE (TOP VIEW) CO S 7
2 1 18 17 D02 3 16 CAS W 4 15 D03 RAS 5 14 A0 A6 16 13 A1 A5 7 12 A2  8 9 10 11  \$ 2 \$ \$ \$ \$ \$

PIN NOMENCLATURE					
A0-A7	Address Inputs				
CAS	Column-Address Strobe				
DQ1-DQ4	Data In/Data Out				
G .	Output Enable				
RAS	Row-Address Strobe				
$v_{DD}$	5-V Supply				
$V_{SS}$	Ground				
$\overline{W}$	Write Enable				

#### description

The TMS4464 is a high-speed, 262,144-bit dynamic random-access memory, organized as 65,536 words of four bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

This device features maximum RAS access times of 100 ns, 120 ns, or 150 ns. Power dissipation maximums are 330 mW operating and 25 mW standby for 150-ns devices.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks are 125 mA typical, and a -1-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS4464 is offered in 18-pin plastic dual-in-line and 18-lead plastic chip carrier packages. It is guaranteed for operation from 0 °C to 70 °C. The dual-in-line package is designed for insertion in mounting-hole rows on 7.62-mm (300-mil) centers.

#### operation

### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers.

### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal. In a delayed or read-modfy-write cycle,  $\overline{G}$  must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

#### data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan-out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{CAS}}$  is brought low. In a read cycle the output goes active after the access time interval  $t_a(C)$  that begins with the negative transition of  $\overline{\text{CAS}}$  as long as  $t_a(R)$  and  $t_a(G)$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{\text{CAS}}$  and  $\overline{\text{G}}$  are low.  $\overline{\text{CAS}}$  or  $\overline{\text{G}}$  going high returns it to a high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high-impedance state prior to applying data to the DQ input. This is accomplished by bringing  $\overline{\text{G}}$  high prior to applying data, thus satisfying  $t_{\text{GHD}}$ .

#### output enable (G)

The  $\overline{G}$  input controls the impedance of the output buffers. When  $\overline{G}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{G}$  low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state they will remain in the low-impedance state until  $\overline{G}$  or  $\overline{CAS}$  is brought high.



# 65.536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

#### refresh

A refresh operation must be performed at least once every four milliseconds to retain data. This can be achieved by strobing each of the 256 rows (A0-A7). A normal read or write cycle will refresh all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state.

#### CAS-before-RAS refresh

The CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS (see parameter to RI) and holding it low after RAS falls (see parameter tru CHR). For successive CAS-before RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.

#### hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a CAS-before-RAS refresh cycle. The external address is also ignored during the hidden refresh cycles. The data at the output pin remains valid up to the maximum CAS low pulse duration, tw(CI).

#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to set up and strobe row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by  $t_{W(RI)}$ , the maximum  $\overline{RAS}$  low pulse duration.

#### power up

To achieve proper device operation, an initial pause of 200 μs is required after power up, followed by a minimum of eight initialization cycles.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage on any pin including Vpp supply (see Note 1)
Short circuit output current50 mA
Power dissipation
Operating free-air temperature
Storage temperature range – 65 °C to 150 °C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

				MIN	NOM MAX	UNIT
$V_{DD}$	Supply voltage	 		4.5	5 5.5	V
Vss	Supply voltage	* * * * * * * * * * * * * * * * * * * *		-	0	٧
VIH	High-level input voltage		Contract of the Contract of th	2.4	V <sub>DD</sub> +1	٧.
VIL	Low-level input voltage (see Note 2)	 		- 1	0.8	٧.
TA	Operating free-air temperature			0	70	°C


NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.

logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.

## functional block diagram



# TMS4464 65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST	TMS4464-10		TMS4			
	PARAMETER	CONDITIONS	MIN MAX		MIN	MAX	UNIT	
Voн	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		V	
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4	V	
l <sub>l</sub>	Input current (leakage)	V <sub>I</sub> = 0 V to 6.5 V, V <sub>DD</sub> = 5 V, All other pins = 0 V to 6.5 V		± 10		± 10	μΑ	
I <sub>O</sub>	Output current (leakage)	V <sub>O</sub> = 0 V to 5.5 V, V <sub>DD</sub> = 5 V, CAS high, All outputs open		± 10		± 10	μΑ	
I <sub>DD1</sub>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		70	3	65	mA	
I <sub>DD2</sub>	Standby current	After 1 memory cycle, DQ1-DQ4 held at > 0 V, RAS and CAS high, All outputs open		4.5		4.5	mA	
I <sub>DD3</sub>	Average refresh current	$t_C$ = minimum cycle, $\overline{RAS}$ low, CAS high, All outputs open		58		53	mA	
I <sub>DD4</sub>	Average page-mode current	$t_{C(P)}$ = minimum cycle, $\overline{RAS}$ low and $\overline{CAS}$ cycling, All outputs open		50		45	mA	

PARAMETER		TEST CONDITIONS		464-15	
				MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4	V
lj .	Input current (leakage)	V <sub>I</sub> = 0 V to 6.5 V, V <sub>DD</sub> = 5 V, All other pins = 0 V to 6.5 V		±10	μА
lo	Output current (leakage)	V <sub>O</sub> = 0 V to 5.5 V, V <sub>DD</sub> = 5 V, <del>CAS</del> high, All outputs open		± 10	μА
I <sub>DD1</sub>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		60	mA
I <sub>DD2</sub>	Standby current	After 1 memory cycle, DQ1-DQ4 held at > 0 V,  RAS and CAS high, All outputs open		4.5	mA
I <sub>DD3</sub>	Average refresh current	t <sub>C</sub> = minimum cycle, RAS low, CAS high, All outputs open		48	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, RAS low, CAS cycling, All outputs open		40	mA

# capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

	PARAMETER	TMS446	4	UNIT
	PANAMETER	MIN MA	X.	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		7	pF
C <sub>i(W)</sub>	Input capacitance, write enable input		7	pF
C <sub>i/o</sub>	Output capacitance		7	рF

# switching characteristics over recommended supply voltage range and operating free-air temperature range

	PARAMETER	TEST CONDITIONS	ALT.	TMS4464-10		TMS4464-12		UNIT
	FARAWETER	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	ONII
t 700	Access time from CAS	$t_{RLCL} \ge MAX, C_L = 100 pF,$	****	-	50		. 60	ns
t <sub>a</sub> (C)	Access time from CAS	Load = 2 Series 74 TTL gates	tCAC		50		00	115
t. (D)	Access time from RAS	$t_{RLCL} = MAX, C_{L} = 100 pF,$	†RAC .		100		120	ns
ta(R)		Load = 2 Series 74 TTL gates			100			113
t (O) t	Access time after G low	$C_L = 100 pF,$			30		35	ns
ta(G) †	Access time after G low	Load = 2 Series 74 TTL gates	tGAC		30		, 33	115
ta:- (C11)	Output disable time after CAS high	C <sub>L</sub> = 100 pF,	torr	0	30	0	30	ns
dis(CH)	Output disable time after CAS high	Load = 2 Series 74 TTL gates	tOFF	0	30	"		113
	Output disable time after $\overline{G}$ high	$C_L = 100 pF$ ,	*0055	C	30	0 :	30	ns
'ais(G)	Output disable time after 4 high	Load = 2 Series 74 TTL gates	tGOFF	. 0	30	0.	30	115

PARAMETER	TEST CONDITIONS	ALT.	TMS4464-15		UNIT
FARAIVETER	TEST CONDITIONS	SYMBOL	MIN	MAX	OWIT
ta(C) Access time from CAS	t <sub>RLCL</sub> ≥ MAX, C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	†CAC		75	ns ·
ta(R) Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tRAC	-	150	ns
ta(G)† Access time after G low	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tGAC		40	ns
t <sub>dis(CH)</sub> Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	30	ns
t <sub>dis(G)</sub> Output disable time after $\overline{G}$ high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> G0FF	0	30	ns

 $<sup>^{\</sup>dagger}t_{a(C)}$  and  $t_{a(R)}$  must be satisfied to guarantee  $t_{a(G)}$ .

## TMS4464 65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

# timing requirements over recommended supply voltage range and operating free-air temperature range (see Note 3)

		ALT.	TMS4464-10		TMS4464-12		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNII
t <sub>C</sub> (P)	Page-mode cycle time	tPC	100		120		ns
t <sub>c</sub> (PM)	Page-mode cycle time (read-modify-write cycle)	<sup>t</sup> PCM	170		195		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	200		220		ns
t <sub>c</sub> (W)	Write cycle time	twc	200		220		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	270		295		ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	40		50		ns
tw(CH)	Pulse duration, CAS high (non-page mode)	tCPN	25		25		ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	50	10,000	60	10,000	ns
tw(RH)	Pulse duration, RAS high	t <sub>RP</sub>	90		90		ns
tw(RL)	Pulse duration, RAS low §	tRAS	100	10,000	120	10,000	ns
t <sub>W</sub> (W)	Write pulse duration	tWP	30		30		ns
tţ	Transition times (rise and fall) for RAS and CAS	tŢ	3	50	3	50	ns
t <sub>su(CA)</sub>	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	†ASR	0		0		ns
t <sub>su(D)</sub>	Data setup time	tDS	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		0		ns
t <sub>su</sub> (WCL)	Early write-command setup time before CAS low	twcs	0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	<sup>t</sup> CWL	30		35		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	30		35		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	15		20		ns
th(RA)	Row-address hold time	tRAH	15		15		ns
th(RLCA)	Column-address hold time after RAS low	tAR	65		80		ns
th(CLD)	Data hold time after CAS low	tDH	30		30		ns
th(RLD)	Data hold time after RAS low	t <sub>DHR</sub>	80		90		ns
th(WLD)	Data hold time after W low	tDH	30		30		ns
<sup>t</sup> h(CHrd)	Read-command hold time after CAS high	t <sub>RCH</sub>	0		0		ns
<sup>t</sup> h(RHrd)	Read-command hold time after RAS high	tRRH	10		10		ns
th(CLW)	Write-command hold time after CAS low	twch	30		30		ns
th(RLW)	Write-command hold time after RAS low	twcr	80		90		ns

Continued next page.

NOTE 3: Timing measurements are referenced to VIL MAX and VIH MIN.

 $<sup>^{\</sup>dagger}$ All cycle times assume  $t_{t} = 5$  ns.

<sup>†</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>SU(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (t<sub>W(CL)</sub>).

<sup>§</sup>In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).

# timing requirements over recommended supply voltage range and operating free-air temperature range (continued) (see Note 3)

		ALT. TMS4464-10		164-10	TMS4464-12		LIBIOT
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
tRLCHR	Delay time, RAS low to CAS high	tCHR	20		25		ns
tRLCH	Delay time, RAS low to CAS high	tCSH	100		120	_	ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
tRHCL	Delay time, RAS high to CAS low¶	tRPC	0		0		ns
†CLRH	Delay time, CAS low to RAS high	tRSH	50		60		ns
tCLWL	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only) #	tCWD	85		95		ns
tCLRL	Delay time, CAS low to RAS low¶	tCSR	10		10		ns
tRLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	25	50	25	60	ns
tRLWL	Delay time, RAS low to W low (read-modify-write cycle only) #	t <sub>RWD</sub>	135		155		ns
tGHD	Delay time, $\overline{G}$ high before data applied at DQ	tGDD	30	•	30		ns
t <sub>rf</sub>	Refresh time interval	t <sub>REF</sub>		4		4	ms

NOTE 3: Timing measurements are referenced to  $V_{IL}$  MAX and  $V_{IH}$  MIN.

TCAS-before-RAS refresh option only.

 $<sup>^{\#}\</sup>overline{G}$  must disable the output buffers prior to applying data to the device.

## TMS4464 65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

# timing requirements over recommended supply voltage range and operating free-air temperature range (continued) (see note 3)

		ALT.	TMS4464-15		UNIT
		SYMBOL	MIN	MAX	UNIT
t <sub>C</sub> (P)	Page-mode cycle time	tPC	145		ns
t <sub>c</sub> (PM)	Page-mode cycle time (read-modify-write cycle)	tPCM	230		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	260		ns
t <sub>c</sub> (W)	Write cycle time	tWC	260		ns
t <sub>c(rdW)</sub>	Read-write/read-modify-write cycle time	tRWC	345	-	ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	60		ns
tw(CH)	Pulse duration, CAS high (non-page mode)	tCPN	25		ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	75	10,000	ns
t <sub>w(RH)</sub>	Pulse duration, RAS high	t <sub>RP</sub>	100		ns
tw(RL)	Pulse duration, RAS low§	tRAS	150	10,000	ns
t <sub>W</sub> (W)	Write pulse duration	tWP	45		ns
tt	Transition times (rise and fall) for RAS and CAS	tΤ	3	50	ns
t <sub>su(CA)</sub>	Column-address setup time	tASC	0		ns
t <sub>su(RA)</sub>	Row-address setup time	tASR	0		ns
t <sub>su(D)</sub>	Data setup time	tDS	0		ns
tsu(rd)	Read-command setup time	tRCS	0		ns
tsu(WCL)	Early write-command setup time before CAS low	twcs	0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tcWL	45		ns
t <sub>su(WRH)</sub>	Write-command setup time before RAS high	t <sub>RWL</sub>	45		ns
th(CLCA)	Column-address hold time after CAS low	tCAH	25		ns
th(RA)	Row-address hold time	tRAH	15		ns
th(RLCA)	Column-address hold time after RAS low	tAR	100		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DH	45		пѕ
th(RLD)	Data hold time after RAS low	tDHR	120		ns
th(WLD)	Data hold time after $\overline{\mathbf{W}}$ low	tDH	45		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		ns
th(RHrd)	Read-command hold time after RAS high	<sup>t</sup> RRH	10		ns
th(CLW)	Write-command hold time after CAS low	twch	45		ns
th(RLW)	Write-command hold time after RAS low	twcr	120		ns

Continued next page.

NOTE 3: Timing measurements are referenced to  $V_{IL}$  MAX and  $V_{IH}$  MIN.

 $<sup>^{\</sup>dagger}$ All cycle times assume  $t_t = 5$  ns.

<sup>†</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (t<sub>w(CL)</sub>).

 $<sup>\</sup>frac{1}{8}$  In a read-modify-write cycle,  $t_{RLWL}$  and  $t_{su(WRH)}$  must be observed. Depending on the user's transition times, this may require additional RAS low time ( $t_{w(RL)}$ ).


timing requirements over recommended supply voltage range and operating free-air temperature range (concluded) (see Note 3)

		ALT.	TMS4464-15		
		SYMBOL	MIN	MAX	UNIT
<sup>t</sup> RLCHR	Delay time, RAS low to CAS high	tCHR	30		ns
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	<sup>†</sup> CSH	150		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		ns
tRHCL	Delay time, RAS high to CAS low¶	tRPC	0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	75		ns
tCLWL	Delay time, CAS low to W low (read-modify-write cycle only) #	tCWD	110		ns
<sup>t</sup> CLRL	Delay time, CAS low to RAS low	tCSR	20		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	25	75	ns
<sup>t</sup> RLWL	Delay time, RAS low to W low (read-modify-write cycle only) #	tRWD	185		ns
<sup>t</sup> GHD	Delay time, $\overline{G}$ high before data applied at DQ	tGDD	30		ns
t <sub>rf</sub>	Refresh time interval	tREF		4	ms


NOTE 3: Timing measurements are referenced to V<sub>IL</sub> MAX and V<sub>IH</sub> MIN.  $\P$  CAS-before-RAS refresh option only.

<sup>#</sup>  $\overline{G}$  must disable the output buffers prior to applying data to the device.


## read cycle timing




early write cycle timing




## write cycle timing



### read-write/read-modify-write cycle timing



NOTE 4: A write cycle or read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.



NOTE 5: A write cycle or read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.

page-mode write cycle timing

page-mode


read-modify-write

cycle


timing

NOTE 6: A read cycle or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.


## RAS-only refresh cycle timing



## hidden refresh cycle timing



# CAS-before-RAS refresh cycle timing



## TMS44C251 262,144 BY 4-BIT MULTIPORT VIDEO RAM

DRAM: 262,144 Words × 4 Bits
 SAM: 512 Words × 4 Bits

- Dual Port Accessibility—Simultaneous and Asynchronous Access from the DRAM and SAM Ports
- Bidirectional Data Transfer Function
   Between the DRAM and the Serial Data
   Register
- 4 × 4 Block Write Feature for Fast Area Fill Operations. As Many as Four Memory Address Locations Written Per Cycle From an On-Chip Color Register
- Write Per Bit Feature for Selective Write to Each RAM I/O. Two Write Per Bit Modes to Simplify System Design
- Enhanced Page Mode Operation for Faster Access
- CAS-before-RAS and Hidden Refresh Modes
- RAM Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Long Refresh Period . . . Every 8 ms (Max)
- DRAM Port is Compatible with the TMS44C256
- Up to 33 MHz Uninterrupted Serial Data Streams
- Split Serial Data Register for Simplified Realtime Register Reload
- 3-State Serial I/Os Allow Easy Multiplexing of Video Data Streams
- 512 Selectable Serial Register Starting Locations
- All Inputs and Outputs TTL Compatible
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ENABLE (MAX)	ACCESS TIME SERIAL DATA (MAX)	ACCESS TIME SERIAL ENABLE (MAX)
	ta(R)	ta(C)	ta(SC)	ta(SE)
TMS44C251-10	100 ns	25 ns	30 ns	20 ns
TMS44C251-12	120 ns	35 ns	35 ns	25 ns
TM\$44C251-15	150 ns	45 ns	40 ns	30 ns

Texas Instruments EPIC™ CMOS Process

DJ PACKAGE	SD PACKAGE
(TOP VIEW)	(TOP VIEW)
SC 1 28 VSS SDQ0 2 27 SDQ3 SDQ1 3 26 SDQ2 TRG 4 25 SE DQ0 5 24 DQ3 DQ1 6 23 DQ2 W 7 22 DSF GND 8 21 CAS RAS 9 20 QSF A8 10 19 A0 A6 11 18 A1 A5 12 17 A2 A4 13 16 A3 VCC 14 15 A7	DSF 11 2 DQ2 SDQ2 3 4 SE SDQ2 5 6 SDQ3 SDQ0 9 10 SDQ1 TRG 11 12 DQ0 DQ1 13 14 W GND 15 16 RAS A8 17 18 A6 A5 19 20 A4 VCC 121 22 A7 A3 123 24 A2 A1 125 26 A0 QSF 127 28 CAS

PIN NOMENCLATURE				
A0-A8	Address Inputs			
CAS	Column Enable			
DQ0-DQ3	DRAM Data In-Out/			
	Write Mask Bit			
SE	Serial Enable			
RAS	Row Enable			
sc	Serial Data Clock			
SDQ0-SDQ3	Serial Data In-Out			
TRG	Transfer Register/Q Output			
	Enable			
₩	Write Mask Select/			
	Write Enable			
DSF	Special Function Select			
QSF	Split Register Activity Status			
vcc	5-V Supply (TYP)			
v <sub>ss</sub>	Ground			
GND	Ground (Important: not			
connected to internal V <sub>SS</sub> )				

EPIC is a trademark of Texas Instruments Incorporated.



### descripton

The TMS44C251 Multiport Video RAM is a high speed, dual ported memory device. It consists of a dynamic random-access memory (DRAM) organized as 262,144 words of 4 bits each, interfaced to a serial data register, or Serial Access Memory (SAM), organized as 512 words of 4 bits each. The TMS44C251 supports three basic types of operation; random access to and from the DRAM, serial access to and from the serial register, and bidirectional transfer of data between any row in the DRAM and the serial register. Except during transfer operations, the TMS44C251 can be accessed simultaneously and asynchronously from the DRAM and SAM ports. During transfer operation, the 512 columns of the DRAM are connected to the 512 positions in the serial data register. The 512  $\times$  4 bit serial data register can be loaded from the memory row (transfer read) or else the contents of the 512 × 4 bit serial data register can be written to the memory row (transfer write).

The TMS44C251 is equipped with several features designed to provide higher system level bandwidth and simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates can be achieved by the device's novel 4 × 4 Block Write Mode. Block Write mode allows four bits of data present in an on-chip color data register to be written to any combination of four adjacent column address locations. As many as 16 bits of data can be written to memory during each CAS cycle time. Also on the DRAM port, a write mask register provides a persistent write per bit mode without repeated mask loading.

On the serial register, or SAM port, the TMS44C251 offers a split register transfer read (DRAM to SAM) option which enables realtime register reload implementation for truly continuous serial data streams, without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. This new realtime register reload implementation allows truly continuous serial data. For applications not requiring realtime register reload (for example, reloads done during CRT retrace periods), the single register mode of operation is retained to simplify system design. The SAM can also be configured in input mode, accepting serial data from an external device. Once the serial register within the SAM is loaded, its contents can be transferred to the corresponding column positions in any row in memory in a single memory cycle.

The SAM port is designed for maximum performance. Data can be input to or accessed from the SAM at serial rates up to 33 MHz. During split register mode of operation, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate open drain output, designated QSF, is included to designate which half of the serial register is active at any given time in split register mode.

All inputs, outputs, and clock signals on the TMS44C251 are compatible with Series 74 TTL. All address lines and data-in are latched on-chip to simplify system design. All data-outs are unlatched to allow greater system flexibility.

The TMS44C251 employs state-of-the-art Texas Instruments EPIC™ scaled-CMOS, double level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.


The TMS44C251 is offered in a 28-pin small-outline J-leaded package (DJ suffix) for direct surface mounting in rows on 400-mil (5,08-mm) centers. It is also offered in a 400-mil, 28-pin zig-zag in-line package (SD suffix). Both packages are characterized for operation from 0°C to 70°C (L suffix).

The TMS44C251 and other Multiport Video RAMs are supported by a broad line of graphics processor and control devices from Texas Instruments, including the TMS34010 Graphics System Processor.

functional block diagram







#### DETAILED PIN DESCRIPTION vs OPERATIONAL MODE

PIN	DRAM	TRANSFER	SAM
A0-A8	Row, Column Address	Row, Tap Address	
CAS	Column Enable	Tap Address Strobe	i
DQi	DRAM Data I/O Write Mask Bits		1
SE		Serial-In Mode Enable	Serial Enable
RAS	Row Enable	Row Enable	
sc			Serial Clock
SDQi			Serial Data I/O
TRG	Q Output Enable	Transfer Enable	
₩	Write Enable Write per Bit Select	Transfer Write Enable	
DSF	Block Write Enable	Split Register Enable	
	Persistent Write per Bit Enable	Alternate Write Transfer Enable	
	Color Register Load Enable		
	Write per Bit Mask Load Enable		
QSF			Split Register
			Active Status
Vcc		5-V Supply (typical)	
Vss	Device Ground		
GND	System Ground		
1		•	

#### operation

#### random access operation

Refer to Table 1, Functional Truth Table, for Random Access and Transfer Operations. Random access operations are denoted by the designator "R" and transfer operations are denoted by a "T."

### transfer register select and DQ enable (TRG)

The TRG pin selects either register or random access operation as RAS falls. For random access (DRAM) mode, TRG must be held high as RAS falls. Asserting TRG high as RAS falls causes the 512 storage elements of each data register to remain disconnected from the corresponding 512-bit lines of the memory array. (Asserting TRG low as RAS falls connects the 512-bit positions in the serial register to the bit lines and indicates that a transfer will occur between the data registers and the selected memory row. See "Transfer Operation" for details.)

During random access operations, TRG also functions as an output enable for the random (Q) outputs. Whenever TRG is held high, the Q outputs are in the high-impedance state to prevent an overlap between the address and DRAM data. This organization allows the connection of the address lines to the data I/O lines but prohibits the use of the early write cycle. It also allows read-modify-write cycles to be performed by providing a three-state condition to the common I/O pins so that write data can be driven onto the pins after output read data has been externally latched.

### addresses (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations. Nine row address bits are set up on pins A0 through A8 and latched onto the chip on the falling edge of RAS. Then, the nine column address bits are set up on pins A0 through A8 and latched onto the chip on the falling edge of CAS.

### RAS and CAS address strobes and device control clocks

RAS is a control input that latches the states of the row address, W, TRG, SE, CAS, and DSF onto the chip to invoke the various DRAM and Transfer functions of the TMS44C251. RAS is similar to a chip enable in that it activates the sense amplfiers as well as the row decoder. CAS is a control input that latches the states of the column address and DSF to control various DRAM and Transfer functions. CAS also acts as an output enable for the DRAM output pins.

#### special function select (DSF)

The Special Function Select input is latched on the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ , similarly to an address, and serves four functions. First, during write cycles DSF invokes persistent write per bit operation. If  $\overline{TRG} = 1$ ,  $\overline{W} = 0$ , and DSF = 0 on the falling edge of  $\overline{RAS}$ , the write mask will be reloaded with the data present on the DQ pins. If DSF = 1, the mask will not be reloaded but will retain the data from the last mask reload cycle.

Second, DSF is used to change the internally stored write per bit mask register (or write mask) via the load write mask cycle. The data present on the DQ pins when  $\overline{W}$  falls is written to the write mask rather than to the addressed memory location. See "Delayed Write Cycle Timing" and the accompanying "Write Cycle State Table" in the timing diagram section. Once the write mask is loaded, it can be used on subsequent masked write per bit cycles. This feature allows systems with a common address and data bus to use the write per bit feature, eliminating the time needed for multiplexing the write mask and input data on the data bus.

Third, DSF is used to load an on-chip four-bit data, or "color," register via the Load Color Register cycle. The contents of this register can subsequently be written to any combination of four adjacent column memory locations using a  $4\times 4$  Block Write feature. The load color register cycle is performed using normal write cycle timing except that DSF is held high on the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ . Once the color register is loaded, it retains data until power is lost or until another load color register cycle is performed.

After loading the color register, the block write cycle can be enabled by holding DSF high on the falling edge of  $\overline{CAS}$ . During block write cycles, only the seven most significant column addresses (A2-A8) are latched on the falling edge of  $\overline{CAS}$ . The two least significant addresses (A0-A1) are replaced by the four DQ bits, which are also latched on the later of  $\overline{CAS}$  or  $\overline{W}$  falling. These four bits are used as an address mask and indicate which of the four column address locations addressed by A2-A8 will be written with the contents of the color register during the write cycle, and which ones will not. DQ0 enables a write to column address A1 = 0, A0 = 0; DQ1 enables a write to A1 = 1, A0 = 0; and DQ3 enables a write to A1 = 1, A0 = 1. A logic level 1 enables a write and a logic level 0 disables the write. A maximum of 16 bits can be written to memory during each  $\overline{CAS}$  cycle (see Figure 1, Block Write Diagram).

Fourth, the DSF pin is used to invoke the split register transfer and serial access operation, described in the sections "Transfer Operation" and "Serial Operation."




FIGURE 1. BLOCK WRITE DIAGRAM

## 262,144 BY 4-BIT MULTIPORT VIDEO RAM

## write enable, write per bit enable (W)

The  $\overline{W}$  pin enables data to be written to the DRAM and also is used to select the DRAM write perbit mode of operation. A logic high level on the W input selects the read mode and logic low level selects the write mode. In an Early Write cycle, W is brought low before CAS and the DRAM output pins (DQ) remain in the high-impedance state for the entire cycle. During DRAM write cycles, holding W low on the falling edge of RAS will invoke the write per bit operation. Two modes of write per bit operation are supported.

Case 1. If DSF = 0 on the falling edge of RAS, the write mask is reloaded. Accordingly, a four-bit binary code (the write per bit mask) is input to the device via the random DQ pins and is latched on the falling edge of RAS. The write per bit mask selects which of the four random I/Os are written and which are not. After RAS has latched the write mask on-chip, input data is driven onto the DQ pins and is latched on the falling edge of the later of CAS or W. If a 0 was strobed into a particular I/O pin on the falling edge of RAS, data will not be written to that I/O. If a 1 was strobed into a particular I/O pin on the falling edge of  $\overline{RAS}$ , data will be written to that I/O.

Case 2. If DSF = 1 on the falling edge of RAS, the mask is not reloaded from the DQ pins but instead retains the value stored during the last write per bit mask reload. This mode of operation is known as Persistent Write per Bit, since the write per bit mask is persistent over an arbitrary number of cycles.

See the corresponding timing diagrams for details, IMPORTANT: The write per bit operation is invoked only if W is held low on the falling edge of RAS. If W is held high on the falling edge of RAS, write per bit is not enabled and the write operation is identical to that of standard ×4 DRAMs.

### data I/O (DQ0-DQ3)

DRAM data is written during a write or read-modify-write cycle. The falling edge of  $\overline{W}$  strobes data into the on-chip data latches. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by CAS with data setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, CAS will already be low. Thus, the data will be strobed-in by  $\overline{W}$  with data setup and hold times referenced to this signal.

The three-state output buffers provide direct TTL compatibility (no pull-up resistors required) with a fanout of two Series 74 TTL loads. Data-out is the same polarity as Data-in. The outputs are in the high impedance (floating) state as long as CAS or TRG is held high. Data will not appear at the outputs until after both CAS and TRG have been brought low. Once the outputs are valid, they remain valid while CAS and TRG are low. CAS or TRG going high returns the outputs to a high-impedance state. In an early write cycle, the outputs are always in the high-impedance state. In a register transfer operation (memory to register or register to memory), the outputs remain in the high-impedance state for the entire cycle.

#### enhanced page mode

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of RAS. The buffers act as transparent or flow-through latches while CAS is high. The falling edge of CAS latches the column addresses. This feature allows the TMS44C251 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when CAS transitions low. This performance improvement is referred to as "enhanced page mode." Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of CAS. In this case, data is obtained after ta(C) max (access time from CAS low), if ta(CA) max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time CAS goes high, access time for the next cycle is determined by the later occurrence of ta(C) or ta(CP) (access time from rising edge of  $\overline{CAS}$ ).

Enhanced page mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row address setup, row address hold, and address multiplex is thus eliminated, and a memory cycle time reduction of up to  $3 \times$  can be achieved, compared to minimum  $\overline{\text{RAS}}$  cycle times. The maximum number of columns that may be accessed is determined by the maximum  $\overline{\text{RAS}}$  low time and page mode cycle time used. The TMS44C251 allows a full page (512 cycles) of information to be accessed in read, write, or read-modify-write mode during a single  $\overline{\text{RAS}}$  low period using relatively conservative page mode cycle times.

During write per bit operations, the DQ pins are used to load the write per bit mask register using either mode of write per bit operation described above under the  $\overline{W}$  pin description.

During block write operations, the DQ pins are used to load the on-chip color register during the load color register cycle and are also used as a write enable during block write cycles.

### refresh

A refresh operation must be performed to each row at least once every eight milliseconds to retain data. Since the output buffer is in the high-impedance state (unless  $\overline{CAS}$  is applied), the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 512 row addresses with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power.

#### **GND**

This pin is reserved for the manufacturer's test operation. It is an input and should be tied to system ground to ensure proper device operation.

IMPORTANT: GND is not connected internally to VSS.

## CAS-before-RAS refresh

CAS-before-RAS refresh is accomplished by bringing CAS low earlier than RAS. The external row address is ignored and the refresh address is generated internally.



## TABLE 1. FUNCTIONAL TRUTH TABLE

Ţ		Ř	AS FAL	L		CAS FALL	ADDI	RESS	DQ	0-3	
E†	CAS	TRG	₩	DSF	SE	DSF	RAS	CAS	RAS	CAS‡ W	FUNCTION
R	0	×	1	×	×	х	X	Х	х	×	CAS-BEFORE-RAS REFRESH
Т	1	0	0	х	0	х	ROW ADDR	TAP POINT	×	х	REGISTER TO MEMORY TRANSFER (TRANSFER WRITE)
Т	1	0	0	1	х	×	ROW ADDR	TAP POINT	×	×	ALTERNATE TRANSFER WRITE (INDEPENDENT OF SE)
Т	1	0	0	0	1	×	REFRESH ADDR	TAP POINT	×	×	SERIAL WRITE-MODE ENABLE (PSEUDO-TRANSFER WRITE)
Т	1	0	1	0	Х	×	ROW ADDR	TAP POINT	×	×	MEMORY TO REGISTER TRANSFER (TRANSFER READ)
Т	1	0	1	1	x	×	ROW ADDR	TAP POINT	×	×	SPLIT REGISTER TRANSFER READ (MUST RELOAD TAP)
R	1	1	0	0	X	0	ROW	COL ADDR	WRITE MASK	VALID DATA	LOAD AND USE WRITE MASK, WRITE DATA TO DRAM
R	1	1	0	0	х	1	ROW ADDR	COL A2-A8	WRITE MASK	ADDR MASK	LOAD AND USE WRITE MASK, BLOCK WRITE TO DRAM
R	1	1	0	1	х	0	ROW ADDR	COL- ADDR	×	VALID DATA	PERSISTENT WRITE PER BIT, WRITE DATA TO DRAM
R	1	1	0	1	х	1	ROW ADDR	COL A2-A8	×	ADDR MASK	PERSISTENT WRITE PER BIT, BLOCK WRITE TO DRAM
R	1	1	1	0	х	0	ROW ADDR	COL ADDR	х	VALID DATA	NORMAL DRAM READ/WRITE (NON MASKED)
R	1	1	1	0	х	1	ROW ADDR	COL A2-A8	×	ADDR MASK	BLOCK WRITE TO DRAM (NON MASKED)
R	1	1	1	1	·X	O,	REFRESH ADDR	х	<b>X</b> ,,,	WRITE MASK	LOAD WRITE MASK
R	1	1	1	1	х	1	REFRESH ADDR	×	×	COLOR DATA	LOAD COLOR REGISTER

 $^\dagger R$  = random access operation; T = tranfer operation  $^\dagger DQ0\text{-}3$  are latched on the later of  $\overline{W}$  or  $\overline{\text{CAS}}$  falling edge. Addr mask = 1 write to address location enabled write mask = 1 write to I/O enabled

#### random port to serial port interface




FIGURE 2. BLOCK DIAGRAM SHOWING ONE RANDOM AND ONE SERIAL I/O INTERFACE

## random address space to serial address space mapping

The 512 bits in each of the four data registers of the SAM are connected to the 512 column locations of each of the four random I/Os. Data can be accessed in or out of the SAM starting at any of the 512 data bit locations. This start location is selected by addresses A0 through A8 on the falling edge of  $\overline{CAS}$  during any transfer cycle. The SAM is accessed starting from the selected start address, proceeding from the lowest to the highest significant bits. After the most significant bit position (511) is accessed, the serial counter wraps around such that bit 0 is accessed on the next clock pulse. The selected start address is stored and used for all subsequent transfer cycles until  $\overline{CAS}$  is again brought low during any transfer cycle. Thus, the start address can be set once and  $\overline{CAS}$  held high during all subsequent transfer cycles and the start address point will not change regardless of data present on A0 through A8.

#### split register mode random address to serial address space mapping

In split register transfer operation, the serial data register is split into halves, the low half containing bits 0 through 255 and the high half containing bits 256 through 511. When a split register transfer cycle is performed, the tap address must be strobed in on the falling edge of  $\overline{\text{CAS}}$ . The most significant column address bit (A8) determines which register half will be reloaded from the memory array. The eight remaining column address bits (A0-A7) are used to select the SAM starting location for the register half selected by A8. Thus when bit 255 or 511 is reached, the next bit read out will be from the previously loaded start location.



To guarantee proper operation when using the split register read transfer feature, a non-split register transfer must precede any split register sequence. The serial start address must be supplied for every split register transfer.

## transfer operations

As illustrated in Table 1, the TMS44C251 supports five basic transfer modes of operation:

- 1. Normal Write Transfer (SAM to DRAM)
- 2. Alternate Write Transfer (independent of the state of SE)
- 3. Pseudo Write Transfer (Switches serial port from serial out mode to serial in mode. No actual data transfer takes place between the DRAM and the SAM.)
- 4. Normal Read Transfer (Transfer entire contents of DRAM to SAM)
- 5. Split Register Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred to the SAM while the other half is read from the serial I/O port.)

## transfer register select (TRG)

Transfer operations between the memory array and the data registers are invoked by bringing TRG low before RAS falls. The states of W. SE, and DSF, which are also latched on the falling edge of RAS, determine which transfer operation will be invoked. (See Table 2.)

During read transfer cycles, TRG going high causes the addressed row of data to be transferred into the data register. Although the previous data in the data register is overwritten, the last bit of data appearing at SDQ before TRG goes high will remain valid until the first positive transition of SC after TRG goes high. The data at SDQ will then switch to new data beginning from the selected start, or "tap," position.

## transfer write enable (W)

In register transfer mode,  $\overline{W}$  determines whether a read or a write transfer will occur. To perform a write transfer, W and SE are held low as RAS falls. If SE is high during this transition, no transfer of data from the data register to the memory array occurs, but the SDQs are put into the input mode. This allows serial data to be input into the SAM. An alternative way to perform the transfer write cycle is by holding DSF high on the falling edge of RAS. In this way, the state of SE is a Don't Care as RAS falls. To perform a read transfer operation, W is held high and SE is a Don't Care as RAS falls. This cycle also puts the SDQs into the read mode, allowing serial data to be shifted out of the data register. (See Table 2.)

#### column enable (CAS)

If CAS is brought low during a control cycle, the address present on the pins A0 through A8 will become the new register start location. If CAS is held high during a control cycle, the previous tap address will be retained from the last transfer cycle in which CAS went low to set the tap address.

#### addresses (A0 through A8)

Nine address bits are required to select one of the 512 possible rows involved in the transfer of data to or from the data registers. The states of A0-A8 are latched on the falling edge of RAS to select one of 512 rows for the transfer operation.

To select one of the 512 positions in the SAM from which the first serial data will be read out, the appropriate 9-bit column address (A0-A8) must be valid when  $\overline{\sf CAS}$  falls. However, the  $\overline{\sf CAS}$  and start (tap) position need not be supplied every cycle, only when changing to a different start position.

In split register transfer mode, the most significant column address bit (A8) selects which half of the register will be reloaded from the memory array. The remaining eight addresses (A0-A7) determine the register starting location for the register to be reloaded.

## special function input (DSF)

In read transfer mode, holding DSF high on the falling edge of RAS selects the split register mode read transfer operation. This mode divides the serial data register into a high order half and a low order half; one active, and one inactive. When the cycle is initiated, a transfer occurs between the memory array and either the high half or the low half register, depending on the state of most significant column address bit (A8) that is strobed in on the falling edge of CAS. If A8 is high, the transfer is to the high half of the register. If A8 is low, the transfer is to the low half of the register. Use of the split register mode read transfer feature allows on-the-fly read transfer operation without synchronizing TRG to the serial clock.

The transfer can be to either the active half or the inactive half register. If the transfer is to the active register, with an uninterrupted serial data stream, then the timings td(SCTR) and td(THSC) must be met.

In write transfer mode, holding DSF high on the falling edge of RAS permits use of an alternate mode of transfer write. This mode allows  $\overline{SE}$  to be high on the falling edge of  $\overline{RAS}$  without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.

#### serial access operation

Refer to Tables 2 and 3 for the following discussion on serial access operation.

#### serial clock (SC)

Data (SDQ) is accessed in or out of the data registers on the rising edge of SC. The TMS44C251 is designed to work with a wide range of clock duty cycles to simplify system design. Since the data registers comprising the SAM are of static design, there are no SAM refresh requirements and there is no minimum SC clock operating frequency.

#### serial data input/output (SDQ0-SDQ3)

SD and SQ share a common I/O pin. Data is input to the device when SE is low during write mode and data is output from the device when SE is low during read mode. The data in the SAM will be accessed in the direction from least significant bit to most significant bit. The data registers operate modulo 512. Thus, after bit 511 is accessed, the next bits to be accessed will be bits 00, 01, 02, and so on.

## serial enable (SE)

The Serial Enable pin has two functions: first, it is latched on the falling edge of RAS, with both TRG and  $\overline{W}$  low to select one of the transfer functions (see Table 3). If  $\overline{SE}$  is low during this transition, then a transfer write occurs. If SE is high as RAS falls and DSF is low, then a write mode control cycle is performed. The function of this cycle is to switch the SDQs from the output mode to the input mode, thus allowing data to be shifted into the data register. NOTE: All transfer read and serial mode enable (pseudo transfer write) operations will perform a memory refresh operation on the selected row.

Second, during serial access operations, SE is used as an SDQ enable/disable. In the write mode, SE is used as an input enable. SE high disables the input and SE low enables the input. To take the device out of the write mode and into the read mode, a transfer read cycle must be performed. The read mode allows data to be accessed from the data register. While in the read mode, SE high disables the output and SE low enables the output.

IMPORTANT: While SE is held high, the serial clock is NOT disabled. Thus, external SC pulses will increment the internal serial address counter regardless of the state of SE. This ungated serial clock scheme minimizes access time of serial output from SE low since the serial clock input buffer and the serial address counter are not disabled by SE.



# 262.144 BY 4-BIT MULTIPORT VIDEO RAM

## split register active status output (QSF)

QSF is an OPEN DRAIN output pin. During the split register mode of serial access operation, QSF indicates which half of the serial register in the SAM is being accessed. If QSF is low, then the serial address pointer is accessing the low (least significant) 256 bits of the SAM. If QSF is high, then the pointer is accessing the higher (most significant) 256 bits of the SAM.

QSF changes state upon crossing the boundary between the two register halves. When the SAM is not operating in split register mode, the QSF output remains in the high-impedance state.

QSF is designed as an open drain output to allow OR-tying of QSF outputs from several chips. Thus, an external pull-up resistor is required for the zero to one transition on QSF and the output risetime is determined by the load capacitance and the value of the pull-up resistor. The specification for QSF switching time assumes a pull-up resistor of 820 ohms and a load capacitance of 50 picofarads.

**TABLE 2. TRANSFER OPERATION LOGIC** 

TRG	W	SE	DSF	MODE
0	0	0	×	Register to memory (write) transfer
0	0	×	1	Alternate register to memory transfer
0	0	1	0	Serial write mode enable
0	1	×	0	Memory to register (read) transfer
0	1	x	1	Split register read transfer

NOTE: Above logic states are assumed valid on the falling edge of RAS.

TABLE 3. SERIAL OPERATION LOGIC

LAST TRANSFER CYCLE	SE	SDQ
Alternate register to memory	1	Input Disabled
Serial write mode enable <sup>†</sup>	0	Input Enable
Serial write mode enable <sup>†</sup>	1	Input Disable
Memory to register, split register	0	Output Enabled
Memory to register, split register	1	Hi-Z

<sup>†</sup>Pseudo transfer write

#### power up

After power up, the power supply must remain at its steady-state value for 1 µs. In addition, RAS must remain high for 100 us immediately prior to initialization. Initialization consists of performing two RAS cycles before proper device operation is achieved.

## absolute maximum ratings over operating free-air temperature

Voltage on any pin except DQ and SDQ (see Note 1)	-	- 1	.0	) V	' to	7.	۰ 0	V
Voltage on DQ and SDQ (see Note 1)		_	1.	0	V t	to۱	/C	С
Voltage range on VCC (see Note 1)			. 0	).0	V	to	7 ١	V
Short circuit output current (per output)						50	m	4
Power dissipation						'	1 V	۷
Operating free-air temperature range			0	0	) to	7	0°	С
Storage temperature range	_	6	5°	С	to	15	0°(	С

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5.0	5.5	V
VSS	Supply voltage		0.0		V
VIH	High-level input voltage	2.4		VCC	V
VIL	Low-level input voltage (see Note 2)	- 1.0		0.8	V
Voн	High-level output voltage	2.4		Vcc	V
VOL	Low-level output voltage	- 1.0		0.4	V
TA	Operating free-air temperature	0	25	70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



## electrical characteristics over full ranges of recommended operating conditions

	PARAMETER	TEST	TMS440	251-10	TMS440	251-12	TMS44C	251-15	
	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Voн	High level output voltage	I <sub>OH</sub> = -5.0 mA	2.4		2.4		2.4		٧
VOL	Low level output voltage	l <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
V <sub>OL(QSF</sub>	QSF low level output voltage	IOL(QSF) = 6 mA		0.4		0.4		0.4	٧
ı IL	Input leakage current	V <sub>I</sub> = 0 V to 5.8 V V <sub>CC</sub> = 5.5 V All other pins = 0 V to V <sub>CC</sub>		± 10		± 10		± 10	μΑ
lo	Output current leakage	$V_0 = 0 \text{ V to V}_{CC}$ $V_{CC} = 5.5 \text{ V}$		± 10		± 10		±10	μΑ

	PARAMETER	SAM PORT	TMS44C251-10	TMS44C251-12	TMS44C251-15	UNIT
	PANAMETER	JAM FORT	MIN MAX	MIN MAX	MIN MAX	Oleit
lcc1	Operation current t <sub>C(RW)</sub> = Minimum	Standby	90	80	70	
ICC1A	$t_{c(SC)} = Minimum$	Active	110	95	85	
ICC2	Standby current All Clocks = VCC	Standby	5	5	5	
ICC2A	$t_{c(SC)} = Minimum$	Active	35	30	30	
ICC3	RAS-only refresh current	Standby	90	80	70	
<sup>I</sup> ССЗА	$t_{C(RW)} = Minimum$ $t_{C(SC)} = Minimum$	Active	110	95	85	mA
CC4	Page mode current t <sub>C(P)</sub> = Minimum	Standby	50	45	40	IIIA
ICC4A	$t_{c(SC)} = Minimum$	Active	60	55	50	
<sup>I</sup> CC5	CAS-before-RAS current	Standby	. 80	70	65	
ICC5A	$t_{c(RW)} = Minimum$ $t_{c(SC)} = Minimum$	Active	110	95	85	
lcc6	Data transfer current	Standby	90	80	70	
ICC6A	$t_{C(RW)} = Minimum$ $t_{C(SC)} = Minimum$	Active	110	95	. 85	

## capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		. 6	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		7	pF
C <sub>i(W)</sub>	Input capacitance, write enable input		7	pF
Ci(SC)	Input capacitance, serial clock		7	pF
C <sub>i(SE)</sub>	Input capacitance, serial enable		7	pF
C <sub>i(DSF)</sub>	Input capacitance, special function		7	pF
C <sub>i(TRG)</sub>	Input capacitance, transfer register input		7	pF
CoO	Output capacitance, SDQ and DQ		7	pF
Co(QSF)	Output capacitance, QSF		10	pF

NOTE 3:  $V_{CC}$  equal to 5.0 V  $\pm$  0.5 V and the bias on pins under test is 0.0 V.

## switching characteristics over recommended supply voltage range and operating free-air temperature range (see Note 4)

	PARAMETER	TEST	ALT.	TMS44C	251-10	TMS44C25	51-12	TMS44C	251-15	UNIT
	PARAMETER	CONDITION	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>a</sub> (C)	Access time from CAS	<sup>t</sup> d(RLCL) = MAX	†CAC		25		30		35	ns
t <sub>a</sub> (CA)	Access time from column address	td(RLCL) = MAX	†CAA		50		60	-	75	ns
t <sub>a</sub> (CP)	Access time from CAS high	t <sub>d(RLCL)</sub> = MAX	†CAP		55		65		80	ns
t <sub>a</sub> (R)	Access time from RAS	td(RLCL) = MAX	tRAC		100		120		150	ns
t <sub>a</sub> (G)	Access time of Q from TRG low		†OEA		25		35		45	ns
t <sub>a</sub> (SQ)	Access time of SQ from SC high	C1 = 50 pF	tSCA		30		35		40	ns
ta(SE)	Access time of SQ from SE low	C1 = 50 pF	<sup>t</sup> SEA		20		25		30	ns
t <sub>a</sub> (QSF)	Access time of QSF from SC high	C1 = 50 pF See Figure 3			60		60		60	ns
<sup>t</sup> dis(CH)	Random output disable time from CAS high	C1 = 100 pF	tOFF	0	25	0	30	0	35	ns
<sup>t</sup> dis(G)	Random output disable time from TRG high	C1 = 100 pF	tOEZ	0	25	0	30	0	35	ns
<sup>t</sup> dis(SE)	Serial output disable time from SE high	C1 = 50 pF	tSEZ		20		20		25	ns

NOTE 4: Switching times assume C1 = 100 pF unless otherwise noted.



## TMS44C251 262,144 BY 4-BIT MULTIPORT VIDEO RAM

## timing requirements over recommended supply voltage range and operating free-air temperature range †

		ALT.	TMS44	C251-10	TMS44	C251-12	TMS44	C251-15	
	·	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tc(rd)	Read cycle time (see Note 5)	tRC	190		220		260		ns
t <sub>c</sub> (W)_	Write cycle time	twc	190		220		260		ns
<sup>†</sup> c(rdW)	Read-modify-write cycle time	tRWC	265		305		355		ns
t <sub>C</sub> (P)	Page-mode read, write cycle time	tPC	60		70		90		ns
t <sub>c(RDWP)</sub>	Page-mode read-modify-write cycle time	tRWC	125		150		180		ns
t <sub>c</sub> (TRD)	Transfer read cycle time	tRC	190		220		260		ns
t <sub>c(TW)</sub>	Transfer write cycle time	twc	190		220		260		ns
t <sub>c(SC)</sub>	Serial clock cycle time	tscc	30		35		40		ns
tw(CH)	Pulse duration, CAS high	tCP	20		25		35		ns
tw(CL)	Pulse duration, CAS low (see Note 6)	tCAS	25	75,000	35	75,000	40	75,000	ns
t <sub>w(RH)</sub>	Pulse duration, RAS high	tRP	80		90		100		ns
tw(RL)	Pulse duration, RAS low (see Note 7)	tRAS	100	75,000	120	75,000	150	75,000	ns
tw(WL)	Pulse duration, W low	twp	25		25		35		ns
tw(TRG)	Pulse duration, TRG low	i	25		35		40		ns
tw(SCH)	Pulse duration, SC high	tsc	10		12		15		ns
tw(SCL)	Pulse duration, SC low	tSCP	10		12		15		ns
t <sub>su(CA)</sub>	Column address setup time	tASC	0		0		0		ns
t <sub>su(SFC)</sub>	DSF setup time before CAS low		0		0		0		ns
t <sub>su(RA)</sub>	Row address setup time	tASR	0		0		0		ns
t <sub>su</sub> (WMR)	W setup time before RAS low	twsR	0		0		0		ns
t <sub>su</sub> (DQR)	DQ setup time before RAS low	tMS	0		0		0		ns
t <sub>su</sub> (TRG)	TRG setup time before RAS low	tTLS	0		0		0		ns
t <sub>su(SE)</sub>	SE setup time before RAS low	tESR	0		0		0		ns
t <sub>su</sub> (SFR)	DSF setup time before RAS low		0		0		0		ns
t <sub>su(DCL)</sub>	Data setup time before CAS low	tDSC	0		0		0		ns
t <sub>su</sub> (DWL)	Data setup time before W low	tDSW	0		0		0		ns
t <sub>su(rd)</sub>	Read command setup time	tRCS	0		0		0		ns
t <sub>su(WCL)</sub>	Early write command setup time before CAS low	twcs	- 5		-5		- 5	_	ns
t <sub>su</sub> (WCH)	Write setup time before CAS high	tCWL	25		30		35		ns
t <sub>su</sub> (WRH)	Write setup time before $\overline{RAS}$ high with $\overline{TRG} = \overline{W} = Iow$	tRWL	35		40		45		ns
t <sub>su</sub> (SDS)	SD setup time before SC high	tSDS	3		3		3		ns
th(CLCA)	Column address hold time after CAS low	tCAH	20		20		25		ns
th(SFC)	DSF hold time after CAS low		20		20		25		ns
th(RA)	Row address hold time after RAS low	tRAH	15		15		20		ns
th(TRG)	TRG hold time after RAS low	<sup>t</sup> TLH	15		15		20		ns
th(SE)	$\overline{SE}$ hold time after $\overline{RAS}$ low with $\overline{TRG} = \overline{W} = \text{low}$	tREH	15		15		20	<u>-</u>	ns
th(RWM)	Write mask, transfer enable hold time after RAS low	tRWH	15		15	7	20		ns

## Continued next page.

 $^{\dagger}\text{Timing}$  measurements are referenced to VIL max and VIH min.

NOTES: 5. All cycle times assume  $t_t = 5$  ns.

- 6. In a read-modify-write cycle, t<sub>d(CLWL)</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (tw(CL).
- 7. In a read-modify-write cycle, t<sub>d(RLWL)</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL).



## timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

		ALT.	TMS44C	251-10	TMS440	251-12	TMS44C	251-15	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> h(RDQ)	DQ hold time after RAS low (write mask operation)	tMH	15		15		20		ns
th(SFR)	DSF hold time after RAS low		15		15		20		ns
<sup>t</sup> h(RLCA)	Column address hold time after RAS low (see Note 8)	<sup>t</sup> AR	45		45		55		ns
th(CLD)	Data hold time after CAS low	tDH	25		30		40		ns
th(RLD)	Data hold time after RAS low (see Note 8)	tDHR	50		55		70		ns
th(WLD)	Data hold time after W low	tDH	. 25		30	_	40		ns
th(CHrd)	Read hold time after CAS (see Note 9)	tRCH	0		0		0		ns
th(RHrd)	Read hold time after RAS (see Note 9)	tRRH	10		10		10		ns
th(CLW)	Write hold time after CAS low	tWCH	25		35		45		ns
th(RLW)	Write hold time after RAS low	twcr	50		60		75		ns
th(WLG)	TRG hold time after W low (see Note 10)	tOEH	25		30		40		ns
th(SDS)	SD hold time after SC high	tSDH	5		5		5		ns
th(SHSQ)	SQ hold time after SC high	tson	10		10		10		ns
td(RLCH)	Delay time, RAS low to CAS high	tCSH	100		120		150		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0	_	ns
<sup>t</sup> d(CLRH)	Delay time CAS low to RAS high, write (see Note 11)	tRSH	35		40		45		ns
t <sub>d</sub> (CLWL)	Delay time, CAS low to W low (see Notes 12 and 13)	tCWD	60		75		90	-	ns
<sup>t</sup> d(RLCL)	Delay time, CAS low to CAS low (see Notes 14 and 15)	tRCD	25	75	25	85	30	110	ns
td(CARH)	Delay time, column address to RAS high	tRAL	50		60		75		ns
td(CACH)	Delay time, column address to CAS high	tCAL	50		60		75		ns
t <sub>d</sub> (RLWL)	Delay time, RAS low to W low (see Note 12)	tRWD	135		160	_	195		ns
t <sub>d</sub> (CAWL)	Delay time, column address to $\overline{W}$ low (see Note 12)	tAWD	85		100		120		ns
<sup>t</sup> d(RLCH)	Delay time, RAS low to CAS high (see Note 16)	tCHR	25		25		30	•	ns
<sup>t</sup> d(CLRL)	Delay time, CAS low to RAS low (see Note 16)	tCSR	10		10		15		ns
td(RHCL)	Delay time RAS high to CAS low (see Note 16)	tRCP	5		5		5		ns
td(CLGH)	Delay time, CAS low to TRG high	tCTH	25		35		40		ns

## Continued next page.

 $^{\dagger}\text{Timing measurements}$  are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

NOTES: 8. The minimum value is measured when td(RLCL) is set to td(RLCL) min as a reference.

- 9. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.
- 10. Output Enable controlled write. Output remains in the high-impedance state for the entire cycle.
- 11. Write cycles only.
- 12. Read-modify write operation only.
- 13. TRG must disable the output buffers prior to applying data to the DQ pins.
- 14. Read cycles only.
- 15. Maximum value specified only to guarantee access time.
- 16. CAS-before-RAS refresh operation only.



## TMS44C251 262,144 BY 4-BIT MULTIPORT VIDEO RAM

## timing requirements over recommended supply voltage range and operating free-air temperature range † (concluded)


			ALT.	TMS44C	251-10	TMS44C	251-12	TMS440	251-15	UNIT
			SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	וואוט
<sup>t</sup> d(GHD)	Delay time, TRG high before data applied at DQ			25		30		30		ns
	Delay time, RAS low to TRG	Early load		t <sub>h(T</sub>	RG)	th(Ti	RG)	t <sub>h(T</sub>	RG)	
<sup>t</sup> d(RLTH)	high (see Notes 17 and 18)	Mid-line real- time load	tRTH	70		80		95		ns
<sup>t</sup> d(RLSH)	Delay time, RAS low to first Shigh after TRG high (see Note		tRSD	85		95		115		ns
td(CLSH)	Delay time, CAS low to first Shigh after TRG high (see Note		tCSD	40		45		55		ns
t <sub>d</sub> (SCTR)	Delay time, SC high to TRG h (see Notes 18 and 19)	igh	tTSL	10		10		15		ns
td(THRH)	Delay time, TRG high to RAS high (see Note 18)			- 10		- 10		- 15		ns
<sup>t</sup> d(SCRL)	Delay time, SC high to $\overline{RAS}$ to $\overline{TRG} = \overline{W} = low$ (see Notes		tSRS	10		10		15		ns
td(SCSE)	Delay time, SC high to $\overline{\text{SE}}$ hig in serial input mode	h	tSRD	20		20		25		ns
<sup>t</sup> d(RHSC)	Delay time, RAS high to SC h (see Note 21)	igh	tTRP	25		30		45		ns
<sup>t</sup> d(THRL)	Delay time, TRG high to RAS (see Note 22)	low	<sup>t</sup> TSD	tw(F	RH)	t <sub>w(R</sub>	H)	tw(F	RH)	ns
td(THSC)	Delay time, $\overline{TRG}$ high to SC h (see Note 22)	igh	tsws.	10		10		15		ns
<sup>t</sup> d(SESC)	Delay time, $\overline{SE}$ low to SC high (see Note 23)	1		25		25		30		ns
<sup>t</sup> d(RHMS)	Delay time, RAS high to last (cant) rising edge of SC before switch during split read transf	e boundary er cycles		25		30		40		ns
<sup>t</sup> d(TPRL)	Delay time, first (TAP) rising e after boundary switch to RAS split read transfer cycles	low during		20		25		30		ns
trf(MA)	Refresh time interval, memory	<u></u>	tREF		8		88		8	ms
tt	Transition time		tΤ	3	50	3	50	3	50	ns

†Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.
NOTES: 17. TRG may be brought high "early" when real time memory to register data transfer is not required, provided that the th(TRG), td(SCTR), and td(RLSH) specifications are met.

- 18. Memory to register (read) transfer cycles only.
- 19. In a transfer read cycle, the state of SC when TRG rises is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when TRG goes high.
- 20. In a transfer write cycle, the state of SC when RAS falls is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when RAS goes low.
- 21. Register to memory (write) transfer cycles only.
- 22. Memory to register (read) and register to memory (write) transfer cycles only.
- 23. Serial data-in shift cycles only.



## PARAMETER MEASUREMENT INFORMATION




a) LOAD CIRCUIT EXCEPT QSF


b) QSF LOAD CIRCUIT

FIGURE 3. LOAD CIRCUIT

read cycle timing




## early write cycle timing



NOTE 24: See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".

## delayed write cycle timing



NOTE 24: See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".


## TMS44C251 262,144 BY 4-BIT MULTIPORT VIDEO RAM

## write cycle state table

CYCLE		STATE					
CTOLE	1	2	3	4	5		
Write mask load/use	0	0	0	WRITE	VALID		
Write DQs to I/Os	"	"	"	MASK	DATA		
Write mask load/use	0	1	0	WRITE	ADDR		
Block write	"	'	"	MASK	MASK		
Use previous write mask		0	0	DON'T	VALID		
Write DQs to I/Os	!	"		CARE	DATA		
Use previous write mask	1	1	0	DON'T	ADDR		
Block write	'	'	"	CARE	MASK		
Load write mask on later of	1	0	1	DON'T	WRITE		
W fall and CAS fall	1 '	"	'	CARE	MASK		
Load color register on later of	1		1	DON'T	COLOR		
W fall and CAS fall	,		'	CARE	DATA		
Write mask disabled,	0	1	7	DON'T	ADDR		
Block write to all I/Os	"		1	CARE	MASK		
Normal early or late	0	0 0	1	DON'T	VALID		
Write operation		1	<u> </u>	CARE	DATA		




## read-write/read-modify-write cycle timing



NOTE 25: See "Write Cycle State Table" for logic state of "1", "2", "3", "4", and "5". Same logic as delayed write cycle.

## enhanced page-mode read cycle timing




NOTE 26: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edges of RAS and CAS to select the desired write mode (normal, block write, etc.).

<sup>&</sup>lt;sup>†</sup>Access time is ta(CP) or ta(CA) dependent.

Output may go from the high-impedance state to an invalid data state prior to the specified access time.

## enhanced page mode write cycle timing




NOTES: 24. See "Write Cycle State Table" for logic state of "1", "2", "3", "4", and "5".

27. A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. TRG must remain high throughout the entire page-mode operation if the late write feature is used, to guarantee page-mode cycle time. If the early write cycle timing is used, the state of TRG is a Don't Care after the minimum period th(TRG) from the falling edge of RAS.

Referenced to CAS or W, whichever occurs last.

## enhanced page-mode read-modify-write cycle timing




NOTES: 24. See "Write Cycle State Table" for logic state of "1", "2", "3", "4", and "5".

28. A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.


<sup>†</sup>Output may go from the high-impedance state to an invalid data state prior to the specified access time.

# **RAS**-only refresh timing tc(rd) w(RL) RAS t<sub>t</sub> th(RA) t<sub>su(RA)</sub> ROW ROW th(SFR) th(TRG) t<sub>su</sub>(TRG) th(RWM) tsu(WMR) th(RDQ) tsu(DQR)


## CAS-before-RAS refresh



## CAS-before-RAS refresh counter test timing




## hidden refresh cycle timing



## write-mode control pseudo write transfer timing


The write-mode control cycle is used to change the SDQs from the output mode to the input mode. This allows serial data to be written into the data register. The diagram below assumes that the device was originally in the serial read mode.



NOTES: 29. Random-mode Q outputs remain in the high-impedance state for the entire write-mode control.

30. SE must be high as RAS falls in order to perform a write-mode control cycle.





NOTES: 31. Random mode Q outputs remain in the high-impedance state for the entire data register to memory transfer cycle. This cycle is used to transfer data from the data register to the memory array. Every one of the 512 locations in each data register is written into the corresponding 512 columns of the selected row. Data in the data register may proceed from a serial shift-in or from a parallel load from one of the memory array rows. The above diagram assumes that the device is in the serial write mode (i.e., SD is enabled by a previous write mode control cycle, thus allowing data to be shifted-in).


32. See "Register Transfer Functions Table" for logic state of "1" and "3".




## TMS44C251 262,144 BY 4-BIT MULTIPORT VIDEO RAM


register transfer functions table

	-	RAS FALL				
FUNCTION	TRG	W	DSF (1)	SE (3)		
Register to memory transfer	0	0	×	0		
Register to memory transfer	0	0	1	X		
Pseudo-transfer SDQ control	0	0	×	1		
Memory to register transfer	0	1	0	X		
Split register transfer	l 0	1	1	×		






- NOTES: 33. Random mode (Q outputs) remain in the high-impedance state for the entire memory to data register transfer cycle. The memory to data register transfer cycle is used to load the data registers in parallel from the memory array. The 512 locations in each data register are written into from the 512 corresponding columns of the selected row. The data that is transferred into the data registers may be either shifted out or transferred back into another row.
  - 34. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), thus allowing data to be shifted out of the registers. Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive transition of SC.




NOTE 35: There must be a minimum of one SC clock cycle between any two split register reload cycles.



NOTE 36: In split register mode, data can be transferred from different rows to the low and high halves of the data register.


## serial data-in timing



The Serial Data-in cycle is used to input serial data into the data registers. Before data can be written into the data registers via SD, the device must be put into the write mode by performing a write mode control, or pseudo-transfer, cycle. Transfer write cycles occurring between the write mode control cycle and the subsequent writing or data will not take the device out of the write mode. However, a transfer read cycle during that time will take the device out of the write mode and put it into the read mode, thus disabling the input of data. Data will be written starting at the location specified by the input address loaded on the previous transfer cycle.

While accessing data in the serial data registers, the state of TRG is a Don't Care as long as TRG is held high when RAS goes low to prevent data transfers between memory and data registers.

## serial data-out timing



NOTE 37: While reading data through the serial data register, the state of TRG is a Don't Care as long as TRG is held high when RAS goes low. This is to avoid the initiation of a register to memory or memory to register data transfer operation.

The Serial Data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer read cycle. Transfer write cycles occurring between the transfer read cycle and the subsequent shifting out of data will not take the device out of the read mode. But a write mode control cycle at that time will take the device out of the read mode and put it in the write mode, thus not allowing the reading of data.

## TMS44C256. TMS44C257 262.144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES

JUNE 1986 - REVISED MAY 1988

•	262,144	× 4	Organization
---	---------	-----	--------------

- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	ACCESS TIME	READ OR
	t <sub>a(R)</sub> (t <sub>RAC</sub> ) (MAX)	t <sub>a(C)</sub> (t <sub>CAC</sub> ) (MAX)	t <sub>a(CA)</sub> (t <sub>CAA</sub> ) (MAX)	WRITE CYCLE (MIN)
TMS44C2510	100 ns	25 ns	45 ns	190 ns
TMS44C2512	120 ns	30 ns	55 ns	220 ns
TMS44C2515	150 ns	40 ns	70 ns	260 ns

- TMS44C256 Enhanced Page Mode Operation with CAS-Before-RAS Refresh
- TMS44C257 Static Column Decode Mode Operation with CAS-Before-RAS Refresh
- Long Refresh Period . . . 512-Cycle Refresh in 8 ms (Max)
- 3-State Unlatched Output
- Lower Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs and Clocks Are TTL Compatible
- High-Reliability Plastic 20-Pin 300-Mil-Wide DIP or 20/26-Lead Surface Mount (SOJ) Package
- Operation of TI's Megabit CMOS DRAMs Can Be Controlled by TI's SN74ALS6301 and SN74ALS6302 Dynamic RAM Controllers
- Operating Free-Air Temperature . . . 0°C to 70°C

#### description

The TMS44C256 and TMS44C257 series are high-speed, 1,048,576-bit Dynamic Random-Access Memories organized as 262,144 words of four bits each. They employ state-of-the-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

## operation

## enhanced page mode (TMS44C256)

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and

EPIC is a trademark of Texas Instruments Incorporated.

(TOP VIEW)				
DQ1	1	U20	□vss	
DQ2	2	19	DQ4	
₩	Дз	18	DO3	
RAS	□ 4	17	CAS	
TF	<b>5</b>	16	<u></u> ] ਫ	
A0	<b>∏</b> 6	15		
A1	7	14	A7	
A2	8	13	A6	
A3	9	12	A5	
A3   VCC	<b>]</b> 10	11		


N PACKAGE

## DJ PACKAGE† (TOP VIEW)

DQ1 [] DQ2 [] W [] RAS [] TF []	0 <b>o</b>	26	VSS
	2	25	DQ4
	3	24	DQ3
	4	23	CAS
	5	22	G
A1   A2	9 10 11 12	18 17 16 15	A8   A7   A6   A5   A4

<sup>&</sup>lt;sup>†</sup>The packages shown here are for pinout reference only. The DJ package is actually 75% of the length of the N package.

	<del></del>			
PIN NOMENCLATURE				
A0-A8	Address Inputs			
CAS	Column-Address Strobe			
DQ1-DQ4	Data In/Data Out			
G	Data-Output Enable			
RAS	Row-Address Strobe			
TF	Test Function			
₩	Write Enable			
vcc	5-V Supply			
VSS	Ground			





the  $\overline{\text{CAS}}$  page-mode cycle time used. With minimum  $\overline{\text{CAS}}$  page cycle time, all 512 columns specified by column addresses A0 through A8 can be accessed without intervening  $\overline{\text{RAS}}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the TMS44C256 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as ''enhanced page mode.'' Valid column address may be presented immediately after  $t_h(RA)$  (row address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_a(C)$  max (access time from  $\overline{CAS}$  low), if  $t_a(CA)$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_a(C)$  or  $t_a(CP)$  (access time from rising edge of  $\overline{CAS}$ ).

#### static column decode mode (TMS44C257)

The static column decode mode of operation allows high-speed read, write, or read-modify-write by reducing the number of required signal setup, hold, and transition timings. This is achieved by first addressing the row and column in the normal manner, but after the first access maintain  $\overline{\text{CAS}}$  low. Subsequently changing the column address produces valid data at the  $t_a(\text{CA})$ . The first bit is accessed in the normal manner with read data coming out at  $\underline{t_a(\text{C})}$  time. Similarly, write or read-modify-write cycle times can be achieved with appropriate toggling of  $\overline{\text{W}}$ . The addresses are latched during the write operation, but at the completion of the internal write operation the addresses are unlatched.

## address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. The TMS44C256  $\overline{CAS}$  is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffers. The TMS44C257 column addresses are latched only on write cycles with the later of the  $\overline{CAS}$  or  $\overline{W}$  falling edge.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out will remain in the high-impedance state for the entire cycle permitting a write operation with  $\overline{G}$  grounded. The TMS44C257 latches the column addresses on write cycles with the later of  $\overline{CAS}$  or  $\overline{W}$  falling edge.

#### data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  strobes data into the on-chip data latch. In an early write cycle,  $\overline{\text{W}}$  is brought low prior to  $\overline{\text{CAS}}$  and the data is strobed in by  $\overline{\text{CAS}}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{\text{CAS}}$  will already be low, thus the data will be strobed in by  $\overline{\text{W}}$  with setup and hold times referenced to this signal. In a delayed or read-modify-write cycle,  $\overline{\text{G}}$  must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

# TMS44C256, TMS44C257 262.144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES

#### data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  and  $\overline{G}$  are brought low. In a read cycle the output becomes valid after the access time interval  $t_{a(C)}$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_{a(R)}$  and  $t_{a(CA)}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  and  $\overline{G}$  are low.  $\overline{CAS}$  or  $\overline{G}$  going high returns it to a high-impedance state. This is accomplished by bringing  $\overline{G}$  high prior to applying data, thus satisfying  $t_{d(GHD)}$ .

#### output enable (G)

 $\overline{G}$  controls the impedance of the output buffers. When  $\overline{G}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{G}$  low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until either  $\overline{G}$  or  $\overline{CAS}$  is brought high.

#### refresh

A refresh operation must be performed at least once every eight milliseconds to retain data. This can be achieved by strobing each of the 512 rows (A0-A8). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding  $\overline{\text{CAS}}$  at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{CAS}}$  at  $V_{\text{IL}}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle.

## CAS-before-RAS refresh


#### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after power up to the full VCC level.

#### test function pin


During normal device operation, the TF pin must be either disconnected or biased at a voltage less than or equal to VCC.

logic symbol†



 $<sup>^\</sup>dagger \text{This}$  symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## functional block diagram



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Voltage range on any pin (see Note 1)		-1 V to 7 V
Voltage range on VCC		0 V to 7 V
Short circuit output current		50 mA
Power dissipation		1 W
Operating free-air temperature range	0	°C to 70°C
Storage temperature range	-65°	C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

# TMS44C256, TMS44C257 262.144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST	TMS440	2510	TMS44C	2512_	TMS440	2515	UNIT
	PANAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	ONT
Voн	High-level output voltage	IOH = -5 mA	2.4		2.4		2.4		V
VoL .	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
lį	Input current (leakage)	$V_I = 0 \text{ V to } 5.8 \text{ V},$ $V_{CC} = 5 \text{ V},$ All other pins $= 0 \text{ V to } V_{CC}$		± 10		± 10		± 10	μΑ
l <sub>O</sub>	Output current (leakage)	$V_0 = 0 \text{ V to V}_{CC}$ , $V_{CC} = 5.5 \text{ V}$ , $\overline{CAS} \text{ high}$		± 10		± 10		± 10	μΑ
ICC1	Read/write cycle current	$t_{c(rdW)} = minimum,$ $V_{CC} = 5.5 V$		70		60		55	mA
I <sub>CC2</sub>	Standby current	After 1 memory cycle,  RAS and CAS high,  VIH = 2.4 V		3		3		3	mA
lCC3	Average refresh current	$t_{C(rdW)} = minimum,$ $V_{CC} = 5.5 \text{ V},$ $\overline{RAS} \text{ cycling},$ $\overline{CAS} \text{ high}$		65		55		50	mA
ICC4	Average page current	$t_{C(P)} = minimum,$ $V_{CC} = 5.5 \text{ V},$ $\overline{RAS} \text{ low},$ $\overline{CAS} \text{ cycling}$		45		35		30	mA
lCC6	Average static column decode current	$t_{C(rdW)} = minimum,$ $V_{CC} = 5.5 \text{ V},$ $RAS \text{ low},$ $CAS \text{ cycling}$		45		35		30	mA

# TMS44C256, TMS44C257 262,144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES

## capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		6	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		7	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input		7	pF
Co	Output capacitance		7	pF

NOTE 3:  $V_{CC}$  equal to 5.0 V  $\pm$  0.5 V and the bias on pins under test is 0.0 V.

## switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

	PARAMETER	ALT.	TMS44C	2510	TMS44C	2512	TMS44C	2515	UNIT
	PANAWEIEN	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(C)	Access time from CAS low	tCAC		25	1	30		40	ns
ta(CA)	Access time from column address	tCAA		45		55		70	ns
ta(R)	Access time from RAS low	tRAC_		100		120		150	ns
ta(G)	Access time from G low	tGAC		25		30		40	ns
t <sub>a</sub> (CP)	Access time from column precharge (TMS44C256 only)	tCAP		50		60		75	ns
<sup>t</sup> a(WHQ)	Access time from W high, Static column decode mode (see Note 4) (TMS44C257 only)	tWRA		30		35	·	40	ns
<sup>t</sup> a(WLQ)	Access time from $\overline{W}$ low, Static column decode mode (see Note 4) (TMS44C257 only)	tALW		95		115		120	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high (see Note 5)	tOFF	0	25	0	30	0	35	ns
<sup>t</sup> dis(G)	Output disable time after $\overline{G}$ high (see Note 5)	<sup>t</sup> GOFF	-0	25	0	30	0	35	ns

NOTES: 4. Read-modify-write operation only.

 $<sup>5.</sup>t_{dis(CH)}$  and  $t_{dis(G)}$  are specified when the output is no longer driven.

## timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TMS44			C256-12	TMS44C256-15		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>c(rd)</sub>	Read cycle time (see Note 7)	tRC .	190		220		260		ns
t <sub>c(W)</sub>	Write cycle time	tWC	190		220		260		ns
<sup>t</sup> c(rdW)	Read-write/read-modify-write cycle time	tRWC	220		255		305		ns
t <sub>c(P)</sub>	Page-mode read or write cycle time (see Note 8)	<sup>t</sup> PC	55		65		80		ns
t <sub>c(PM)</sub>	Page-mode read-modify-write cycle time	<sup>t</sup> PCM	85		100	· ·	125	·	ns
tw(CH)	Pulse duration, CAS high	tCP	10		15		25		ns
tw(CL)	Pulse duration, CAS low (see Note 9)	tCAS	25	10,000	30	10,000	40	10,000	ns
tw(RH)	Pulse duration RAS high (precharge)	t <sub>RP</sub>	80		90		100		ns
tw(RL)	Non-page-mode pulse duration, RAS low (see Note 10)	tRAS	100	10,000	120	10,000	150	10,000	ns
t <sub>w(RL)P</sub>	Page-mode pulse duration, RAS low (see Note 10)	tRASP	100	100,000	120	100,000	150	100,000	ns
tw(WL)	Write pulse duration	tWP	15		20		25		ns
t <sub>su(CA)</sub>	Column-address setup time before CAS low	†ASC	0		0		0		ns
t <sub>su(RA)</sub>	Row-address setup time before RAS low	tASR	0		0		0		ns
<sup>t</sup> su(D)	Data setup time before W low (see Note 11)	tDS	0		0		0		ns
tsu(rd)	Read setup time before CAS low	tRCS -	0		0		0		ns
<sup>t</sup> su(WCL)	W-low setup time before CAS low (see Note 12)	twcs	0		0		0		ns
t <sub>su</sub> (WCH)	W-low setup time before	tCWL	25		30		40		ns
<sup>t</sup> su(WRH)	W-low setup time before	tRWL	25		30		40		ns
<sup>t</sup> h(CA)	Column-address hold time after CAS low (see Note 11)	<sup>t</sup> CAH	20		20		25		ns
t <sub>h(RA)</sub>	Row-address hold time after RAS low	tRAH	15		15		20		ns

#### Continued next page.

- NOTES: 6. Timing measurements are referenced to VIL max and VIH min.
  - 7. All cycle times assume  $t_t = 5$  ns.
  - 8.  $t_{C(P)} > t_{W(CH)} \min + t_{W(CL)} \min + 2t_t$ .
  - 9. In a read-modify-write cycle, td(CLWL) and tsu(WCH) must be observed. Depending on the user's transition times, this may require additional CAS low time [tw(CL)].
  - 10. In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time [tw(RL)].
  - 11. Later of CAS or W in write operations.
  - 12. Early write operation only.



# TMS44C256 262,144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

# timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

		ALT.	TMS440	256-10	TMS44C	256-12	TMS440	256-15	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
th(RLCA)	Column-address hold time after RAS low (see Note 13)	tAR	70		80		100		ns
<sup>t</sup> h(D)	Data hold time after CAS low (see Note 11)	tDH	- 20		25		30		ns
<sup>t</sup> h(RLD)	Data hold time after RAS low (see Note 13)	tDHR	70		85		110		ns
<sup>t</sup> h(CHrd)	Read hold time after CAS high (see Note 15)	tRCH	O <sub>2</sub>		0		0		ns
<sup>t</sup> h(RHrd)	Read hold time after RAS high (see Note 15)	trrh	10		10		10		ns
th(CLW)	Write hold time after CAS low (see Note 12)	twch	20		25		30		ns
th(RLW)	Write hold time after RAS low (see Note 13)	twcr	70		85		100		ns
<sup>t</sup> d(RLCH)	Delay time, RAS low to CAS high	tCSH	100		120		150		ns
<sup>t</sup> d(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		ns
<sup>†</sup> d(CLRH)	Delay time, CAS low to RAS high	tRSH	25		30		40		ns
<sup>t</sup> d(CLWL)	Delay time, CAS low to W low (see Note 4)	tCWD	50		60		70		ns
<sup>t</sup> d(RLCL)	Delay time, RAS low to CAS low (see Note 14)	tRCD	25	75	25	90	30	110	ns
t <sub>d</sub> (RLCA)	Delay time, RAS low to column address (see Note 14)	tRAD	20	55	20	65	25	80	ns
<sup>t</sup> d(CARH)	Delay time, column address to RAS high	†RAL	45		55		70		ns
td(CACH)	Delay time, column address to CAS high	†CAL	45		55		70		ns
<sup>†</sup> d(RLWL)	Delay time, RAS low to W low (see Note 4)	t <sub>RWD</sub>	100		120		150		ns
<sup>t</sup> d(CAWL)	Delay time, column address to $\overline{W}$ low (see Note 4)	tAWD	45		55		70		ns
<sup>t</sup> d(GHD)	Delay time, $\overline{G}$ high before data at DQ	tGDD	25		30		40		ns
<sup>t</sup> d(GLRH)	Delay time, $\overline{G}$ low to $\overline{RAS}$ high	<sup>†</sup> GSR	20		25		35		ns

#### Continued next page.

NOTES: 4. Read-modify-write operation only.

- 11. Later of CAS or W in write operations.
- 12. Early write operation only.
- 13. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.
- 14. Maximum value specified only to guarantee access time.
- 15. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.

# timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

		ALT.	TMS440	256-10	TMS44C	256-12	TMS440	256-15	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	ONII
<sup>t</sup> d(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	tCHR	25		25		30		ns
<sup>†</sup> d(CLRL)R	Delay time, CAS low to RAS low (see Note 16)	<sup>t</sup> CSR	10		10		15		ns
<sup>t</sup> d(RHCL)R	Delay time, RAS high to CAS low (see Note 16)	tRPC	0		0	<del></del>	. 0		ns
t <sub>rf</sub>	Refresh time interval	tREF		8		8		8	ms
tt	Transition time	tΤ	3	50	3	50	3	50	ns

NOTE 16: CAS-before-RAS refresh only.

# 262,144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

## timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TMS44	TMS44C257-10 T		C257-12	TMS44	C257-15	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>c(rd)</sub>	Read cycle time (see Note 7)	tRC	190		220		260		ns
t <sub>c</sub> (W)	Write cycle time	tWC	190		220		260		ns
<sup>t</sup> c(rdW)	Read-write/read-modify-write cycle time	<sup>t</sup> RWC	220		255		305		ns
<sup>t</sup> c(rd)SC	Static column decode mode read-only cycle time	tSCR	50		60		90		ns
t <sub>c</sub> (W)SC	Static column decode mode write-only cycle time	tCSW	50		60	-	90		ns
t <sub>c(rdW)</sub> SC	Static column decode mode read-modify-write cycle time	tSCRDW	100		120		150		ns
tw(CH)	Pulse duration, CAS high	tCP	10		15		25		ns
tw(CL)	Pulse duration, CAS low (see Note 9)	tCAS	20	10,000	25	10,000	35	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge)	tRP	80		90		100		ns
t <sub>w(RL)</sub>	Non-static column decode mode pulse duration, RAS low (see Note 10)	tRAS	. 100	10,000	120	10,000	150	10,000	ns
tw(RL)P	Static column decode mode pulse duration, RAS low (see Note 10)	tRASP	100	100,000	120	100,000	150	100,000	ns
tw(WL)	Write pulse duration	tWP	15		20		25		ns
tw(CA)	Static column decode mode column address pulse duration	tADP	45		55		70		ns
t <sub>w</sub> (WH)	Static column decode mode  W high pulse duration	tWI	10		15		25		ns
t <sub>su</sub> (CA)	Column-address setup times before CAS low or W low (see Note 11)	†ASC	0		0		o		ns
t <sub>su(RA)</sub>	Row address setup time before RAS low	<sup>t</sup> ASR	0		0		0		ns
t <sub>su(D)</sub>	Data setup time before W low (see Note 11)	tDS	0		0		0		ns
<sup>t</sup> su(rd)	Read setup time before CAS low	<sup>t</sup> RCS	0		0		0		ns
t <sub>su</sub> (WCL)	W-low setup time before CAS low (see Note 12)	twcs	0		0		0		ns
t <sub>su</sub> (WCH)	W-low setup time before	<sup>†</sup> CWL	25		30		40		ns
t <sub>su</sub> (WHCH)	W-high setup time before CAS high (see Note 12)	tWHCH	0		0		0		ns

## Continued next page.

- NOTES: 6. Timing measurements are referenced to VIL max and VIH min.
  - 7. All cycle times assume  $t_t = 5$  ns.
  - 9. In a read-modify-write cycle, td(CLWL) and tsu(WCH) must be observed. Depending on the user's transition times, this may require additional CAS low time [tw(CL)].
  - 10. In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time [tw(RL)].
  - 11. Later of CAS or W in write operations.
  - 12. Early write operation only.



# timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

		ALT.	TMS44C	257-10	TMS44C	257-12	TMS44C	257-15	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>su</sub> (WRH)	W-low setup time before	tRWL	25		30		40	!	ns
<sup>t</sup> su(RLrd)	Read-command setup time before RAS low	tWRP	0		0		0		ns
t <sub>su(CAR)</sub>	Column-address setup time before RAS high	tCAR	50		60		75		ns
th(CA)	Column-address hold time after CAS low, W low (see Note 11)	tCAH	20		20		25		ns
t <sub>h(RA)</sub>	Row-address hold time after RAS low	<sup>t</sup> RAH	15		15		20		ns
th(RLCA)	Column-address hold time after RAS low (see Note 17)	<sup>t</sup> AR	100		120		150	. <u>-</u>	ns
th(D)	Data hold time after  CAS low (see Note 11)	tDH	20		25		30		ns
<sup>t</sup> h(RLD)	Data hold time after RAS low (see Note 17)	<sup>t</sup> DHR	70		85		110		ns
<sup>t</sup> h(CHrd)	Read hold time after CAS high (see Note 15)	tRCH	0		0		0		ns
<sup>t</sup> h(RHrd)	Read hold time after RAS high (see Note 15)	<sup>t</sup> RRH	10		10		10		ns
th(CLW)	Write hold time after CAS low	tWCH	20		25		30		ns
th(RLW)	Write hold time after RAS low (see Note 17)	twcr	70		85		100		ns
th(RHCA)	Column-address hold time after RAS high	tAH	10		15		15		ns
th(CAQ)	Output hold time after address change	tон	5		5		5		ns
<sup>t</sup> d(RLCH)	Delay time, RAS low to CAS high	tCSH	100		120		150		ns
<sup>t</sup> d(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		ns
t <sub>d</sub> (CLRH)	Delay time, CAS low to RAS high	<sup>t</sup> RSH	25		30		40		ns
td(CLWL)	Delay time, CAS low to W low (see Note 4)	tCWD	25		30		40		ns

Continued next page.

NOTES: 4. Read-modify-write operation only.

- 11. Later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  in write operations.
- 15. Either  $t_{h(RHrd)}$  or  $t_{h(CHrd)}$  must be satisfied for a read cycle.
- 17. The minimum value is measured when td(RLCA) is set to td(RLCA) min as a reference.

# TMS44C257 262,144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES


## timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

		ALT.	TMS440	TMS44C257-10		257-12	TMS44C257-15		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> d(RLCL)	Delay time, RAS low to CAS low (see Note 14)	tRCD	25	75	25	90	30	110	ns
<sup>t</sup> d(RLCA)	Delay time, RAS low to column address (see Note 14)	tRAD	20	55	20	65	25	80	ns
td(CARH)	Delay time, column address to RAS high	tRAL	45		55		70		ns
td(CACH)	Delay time, column address to CAS high	<sup>t</sup> CAL	45		55		70		ns
<sup>t</sup> d(RLWL)	Delay time, RAS low to W low (see Note 4)	tRWD	100		120		150		ns
td(CAWL)	Delay time, column address to $\overline{W}$ low (see Note 4)	tAWD	45		55		70		ns
<sup>t</sup> d(GHD)	Delay time, $\overline{G}$ high before data at DQ	tGDD	25		30		40		ns
<sup>t</sup> d(GLRH)	Delay time, $\overline{G}$ low to $\overline{RAS}$ high	tGSR	20		25		35		ns
<sup>†</sup> d(WQ)	Delay time, $\overline{\mathbf{W}}$ high to output transition from high impedance to active	tow	0		0		o		ns
td(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	tCHR	25		25		30		ns
<sup>t</sup> d(CLRL)R	Delay time, CAS low to RAS low (see Note 16)	tCSR	10		10		15		ns
t <sub>d</sub> (RHCL)R	Delay time RAS high to CAS low (see Note 16)	tRPC	0		0		0		ns
<sup>t</sup> rf	Refresh time interval	tREF		8		8		8	ms
tt	Transition time	t <sub>T</sub>	3	50	3	50	3	50	ns

NOTES: 4. Read-modify-write operation only.

- 14. Maximum value specified only to guarantee access time.
- 16. CAS-before-RAS refresh only.

## PARAMETER MEASUREMENT INFORMATION




(a) LOAD CIRCUIT

(b) ALTERNATE LOAD CIRCUIT

FIGURE 1. LOAD CIRCUITS FOR TIMING PARAMETERS




# read cycle timing




NOTE 18: Output may go from high impedance to an invalid data state prior to the specified access time.


# read cycle timing




NOTE 18: Output may go from high impedance to an invalid data state prior to the specified access time.




## early write cycle timing






## write cycle timing




NOTE 11: Later of CAS or W in write operation.

## read-write/read-modify-write cycle timing




## enhanced page-mode read cycle timing



- NOTES: 18. Output may go from high impedance to an invalid data state prior to the specified access time.
  - 19. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
  - 20. Access time is ta(CP) or ta(CA) dependent.

# 262,144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY


enhanced page-mode write cycle timing



NOTES: 21. A read cycle or a read-modify-write cycle can be intermixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.

22. Referenced to CAS or W, whichever occurs last.


## enhanced page-mode read-modify-write cycle timing



NOTES: 18. Output may go from high impedance to an invalid data state prior to the specified access time.


A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write cycle timing specifications
are not violated.

static column decode mode read timing with CAS cycling




NOTE 18: Output may go from high impedance to an invalid data state prior to the specified access time.

## static column decode mode read cycle timing




NOTE 18: Output may go from high impedance to an invalid data state prior to the specified access time.


# TMS44C257 262,144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY




static column decode mode write cycle timing



static column decode mode read-modify-write cycle timing with CAS cycling






static column decode mode read-modify-write cycle timing


TMS44C257 262,144-Word by 4-bit dynamic random-access memory

# TMS44C256, TMS44C257 262,144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES




# TMS44C256 262,144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES


## hidden refresh cycle (enhanced page mode)



# hidden refresh cycle (static column decode mode)



# automatic (CAS-before-RAS) refresh cycle timing



MAY 1986-REVISED MAY 1988

- 1,048,576 × 1 Organization
- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR
	ta(R)	ta(C)	ta(CA)	WRITE
	(tRAC)	(tCAC)	(tCAA)	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
TMS4C10210	100 ns	25 ns	45 ns	190 ns
TMS4C10212	120 ns	30 ns	55 ns	220 ns
TMS4C10215	150 ns	40 ns	70 ns	260 ns

- TMS4C1024—Enhanced Page Mode Operation for Faster Memory Access
  - Higher Data Bandwidth than Conventional Page-Mode Parts
  - Random Single-Bit Access Within a Row with a Column Address
- TMS4C1025-4-Bit Nibble Mode Operation
  - Four Sequential Single Bit Access Within a Row By Toggling CAS
- TMS4C1027—Static Column Decode Mode Operation
  - Random Single-Bit Access Within a Row with Only a Column Address Change
- One of TI's CMOS Megabit DRAM Family Including: TMS44C256 – 256K × 4 Enhanced Page Mode TMS44C257 – 256K × 4 Static Column Decode
- CAS-Before-RAS Refresh
- Long Refresh Period . . . 512-Cycle Refresh in 8 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs/Outputs and Clocks Are TTL Compatible
- High-Reliability Plastic 18-Pin 300-Mil-Wide DIP or 20/26-Lead Surface Mount (SOJ) Packages
- Operating Free-Air Temperature 0°C to 70°C
- Operations of TI's Megabit CMOS DRAMs Can Be Controlled by TI's SN74ALS6301 and SN74ALS6302 Dynamic RAM Controllers

## N PACKAGE (TOP VIEW)

D□	1	U18	þ	Vss
₩□	2	17	þ	Q
RAS [	3	16		CAS
TF [	4	15	D	Α9
A0 [	5	14	D	8A
A1 [	6	13		Α7
A2 [	7	12	ם	Α6
A3 🗌	8	11		Α5
Vcc ☐	9	10	D	Α4

## DJ PACKAGE<sup>†</sup> (TOP VIEW)

•			•
RAS TF	1 <b>°</b> 2 3 4 5	26 25 24 23 22	Vss Q CAS NC A9
A1 [] A2 []	9 10 11 12	18 17 16 15	A8 A7 A6 A5

<sup>†</sup>The packages shown here are for pinout reference only. The DJ package is actually 75% of the length of the N package.

PIN NOMENCLATURE					
A0-A9	Address Inputs				
CAS	Column-Address Strobe				
D	Data In				
NC	No Connection				
a	Data Out				
RAS	Row-Address Strobe				
TF	Test Function				
₩	Write Enable				
Vcc	5-V Supply				
V <sub>SS</sub>	Ground				

EPIC is a trademark of Texas Instruments Incorporated.

## description

The TMS4C1024, TMS4C1025, and TMS4C1027 are high-speed, 1,048,576-bit dynamic random-access memories, organized as 1,048,576 words of one bit each. They employ state-of-the-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

These devices feature maximum  $\overline{RAS}$  access times of 100 ns, 120 ns and 150 ns. Maximum power dissipation is as low as 330 mW operating and 16.5 mW standby on 120 ns devices.

The EPIC™ technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. ICC peaks are 140 mA typical, and a − 1-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS4C102\_ are offered in 18-pin plastic dual-in-line (N-suffix) and 20/26-lead plastic surface mount SOJ (DJ suffix) packages. These packages are guaranteed for operation from 0°C to 70°C.

## operation

### enhanced page mode (TMS4C1024)

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the CAS page cycle time used. With minimum CAS page cycle time, all 1024 columns specified by column addresses AO through A9 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the TMS4C1024 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as "enhanced page mode." Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{a(C)}$  max (access time from  $\overline{CAS}$  low), if  $t_{a(CA)}$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{CAS}$  goes high, access time from the next cycle is determined by the later occurrence of  $t_{a(C)}$  or  $t_{a(CP)}$  (access time from rising edge of  $\overline{CAS}$ ).

## nibble mode (TMS4C1025)

Nibble-mode operation allows high-speed read, write, or read-write-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at  $t_{a(C)}$  time as long as  $t_{a(R)}$  and  $t_{a(CA)}$  are satisfied. The next sequential bits can be read or written by cycling  $\overline{CAS}$  while  $\overline{RAS}$  remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Row A9 and column A9 provide the two binary bits for initial selection, with row A9 being the least-significant address and column A9 being the most significant. Thereafter, the falling edge of  $\overline{CAS}$  will access the next bit of the circular 4-bit nibble in the following sequence.



Data written in a sequence of more than 4 consecutive cycles shall be capable of being read back without exiting from the nibble mode. In a sequence of consecutive nibble-mode cycles the control of the high-impedance state for the data out (Q) pin is determined by each individual cycle. This facilitates fully mixed nibble-mode cycles (e.g., read/write/read-modify-write/read etc.).



#### static column decode mode (TMS4C1027)

The static column decode mode of operation allows high-speed read, write, or read-modify-write by reducing the number of required signal setup, hold, and transition timings. This is achieved by first addressing the row and column in the normal manner, but after the first access, maintaining  $\overline{\text{CAS}}$  low. Subsequently changing the column address produces valid data at  $t_{a}(\text{CA})$ . The first bit is accessed in the normal manner with read coming out at  $t_{a}(\text{R})$  time. Similarly, write or read-modify-write cycle times can be achieved with appropriate toggling of  $\overline{W}$ . The addresses are latched during the write operation, but at the completion of the internal write operation the addresses are unlatched.

#### address (A0 through A9) (TMS4C1024, TMS4C1025)

Twenty address bits are required to decode 1 of 1,048,576 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). The ten column-address bits are set up on pins A0 through A9 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffer.

### address (A0 through A9) (TMS4C1027)

Twenty address bits are required to decode 1 of 1,048,576 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by the row-address strobe  $(\overline{RAS})$ . The ten column-address bits are set up on pins A0 through A9. Row addresses must be stable on or before the falling edges of  $\overline{RAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. In a write cycle, the later of  $\overline{CAS}$  or  $\overline{W}$  latches the column address bits.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out will remain in the high-impedance state for the entire cycle, permitting common I/O operation.

#### data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  strobes data into the on-chip data latch. In an early write cycle,  $\overline{\text{W}}$  is brought low prior to  $\overline{\text{CAS}}$  and the data is strobed in by  $\overline{\text{CAS}}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{\text{CAS}}$  will already be low, thus the data will be strobed in by  $\overline{\text{W}}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{CAS}}$  is brought low. In a read cycle the output becomes valid after the access time interval  $t_{a(C)}$  that begins with the negative transition of  $\overline{\text{CAS}}$  as long as  $t_{a(R)}$  and  $t_{a(CA)}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{\text{CAS}}$  is low;  $\overline{\text{CAS}}$  going high returns it to a high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

### refresh

A refresh operation must be performed at least once every eight milliseconds to retain data. This can be achieved by strobing each of the 512 rows (A0-A8). A normal read or write cycle will refresh all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level,

thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{CAS}$  at  $V_{|L}$  after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle.

#### CAS-before-RAS refresh

CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS [see parameter td(CLRL)R] and holding it low after RAS falls [see parameter td(RLCH)R]. For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh cycles.


#### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full VCC level is achieved.

### test-function pin

During normal device operation the TF pin must either be disconnected or biased at a voltage less than or equal to VCC.


## logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the 18-pin dual-in-line package.



## functional block diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin	/
Voltage range on VCC	/
Short circuit output current	l.
Power dissipation	/
Operating free-air temperature range	:
Storage temperature range	:

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TMS4C1025-10		TMS4C1025-12	TMS4C1024-15 TMS4C1025-15 TMS4C1027-15	LINIT
			MIN MAX		MIN MAX	MIN MAX	[
Voн	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4	2.4	V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4	0.4	0.4	V
II	Input current (leakage)	$V_I = 0 \text{ V to } 6.5 \text{ V}, V_{CC} = 5.5 \text{ V},$ All other pins = 0 V to V <sub>CC</sub>		± 10	±10	±10	μΑ
ю	Output current (leakage)	$V_0 = 0 \text{ V to V}_{CC}$ , $V_{CC} = 5.5 \text{ V}$ , $\overline{CAS}$ high		± 10	±10	±10	μΑ
I <sub>CC1</sub>	Read or write cycle current	Minimum cycle, V <sub>CC</sub> = 5.5 V		70	60	55	mA
lCC2	Standby current	After 1 memory cycle,  RAS and CAS high, V <sub>IH</sub> = 2.4 V		3	3	3	mA
гссз	Average refresh current	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high		65	55	50	mA
lCC4	Average page current (TMS4C1024)	$t_{C(P)}$ = minimum, $V_{CC}$ = 5.5 V, RAS low, $\overline{CAS}$ cycling		45	35	30	mA
I <sub>CC5</sub>	Average nibble current (TMS4C1025)	$t_{C(N)}$ = minimum, $V_{CC}$ = 5.5 V, RAS low, CAS cycling for 4 cycles		45	40	30	mA
ICC6	Average static column decode current (TMS4C1027)	t <sub>c(rdW)SC</sub> = minimum, V <sub>CC</sub> = 5.5 V, RAS low, CAS cycling		45	35	30	mA

NOTE 1: All voltage values in this data sheet are with respect to VSS.

# TMS4C1024, TMS4C1025, TMS4C1027 1,048.576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

V<sub>CC</sub> = 5 V

(b) ALTERNATE LOAD CIRCUIT

= **828** Ω

# capacitance over recommended supply voltage range and operating free-air temperature range, $f=1\,\text{MHz}$ (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		6	рF
C <sub>i(D)</sub>	Input capacitance, data input		5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		7	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input		7	pF
Co	Output capacitance		7	pF


NOTE 3:  $V_{CC}$  equal to 5.0 V  $\pm$  0.5 V and the bias on pins under test is 0.0 V.

# switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

	PARAMETER		TMS4C	10210	TMS4C	10212	TMS4C	10215	UNIT
_	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(C)	Access time from CAS low <sup>†</sup>	tCAC		25	-	30		40	ns
ta(CA)	Access time from column-address†	†CAA		45		55		70	ns
t <sub>a(R)</sub>	Access time from RAS low <sup>†</sup>	tRAC		100		120		150	ns
ta(CP)	Access time from column precharge (TMS4C1024 only)	tCAP		50		60		75	ns
t <sub>a</sub> (C)N	Access time from CAS low (TMS4C1025 only)	tNCAC		20		25		35	ns
t <sub>a</sub> (WHQ)	Access time from W high (TMS4C1027 only)	tWRA		30	_	35		40	ns
t <sub>a</sub> (WLQ)	Access time from W low (TMS4C1027 only)	tALW		95		115		120	ns
th(CAQ)	Static column decode mode output hold time after address change (TMS4C1027 only)	t <sub>AOH</sub>	5		5		5		ns
t <sub>h</sub> (WQ)	Static column decode mode output hold time after W low (TMS4C1027 only)	twон	0	-	0		0		ns
tdis(CH)	Output disable time after CAS high (see Note 4)†	tOFF	0	25	0	30	0	35	ns

<sup>†</sup>Parameters apply uniformly to TMS4C1024, TMS4C1025, TMS4C1027. NOTE 4: t<sub>dis(CH)</sub> is specified when the output is no longer driven.

### PARAMETER MEASUREMENT INFORMATION



(a) LOAD CIRCUIT

UNDER TEST

C<sub>L</sub> = 100 pF

C<sub>L</sub> = 100 pF

R<sub>2</sub> = 25

OUTPUT

FIGURE 1. LOAD CIRCUITS FOR TIMING PARAMETERS



# TMS4C1024 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORY

## timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TMS4	C1024-10	TMS4C1024-12		2 TMS4C1024-15		
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tc(rd)	Read cycle time (see Note 6)	tRC	190		220		260		ns
t <sub>c</sub> (W)	Write cycle time	twc	190		220		260		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	220		255		305		ns
t <sub>C</sub> (P)	Page-mode read or write cycle time (see Note 7)	tPC	55		65		80		ns
t <sub>c</sub> (PM)	Page-mode read-modify-write cycle time	<sup>t</sup> PCM	85		100		125		ns
tw(CH)	Pulse duration, CAS high	tCP	10		15		25		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	tCAS	25	10,000	30	10,000	40	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge)	t <sub>RP</sub>	80		90		100		ns
tw(RL)	Non-page-mode pulse duration, RAS low (see Note 9)	tRAS	100	10,000	120	10,000	150	10,000	ns
tw(RL)P	Page-mode pulse duration, RAS low (see Note 9)	tRASP	100	100,000	120	100,000	150	100,000	ns
tw(WL)	Write pulse duration	tWP	15		20		25		ns
t <sub>su(CA)</sub>	Column-address setup time before CAS low	tASC	0		0		0		ns
t <sub>su(RA)</sub>	Row-address setup time before RAS low	†ASR	0		0		0		ns
t <sub>su(D)</sub>	Data setup time (see Note 10)	tDS	0		0		0		ns
t <sub>su(rd)</sub>	Read setup time before CAS low	tRCS	0		0		0	,	ns
t <sub>su(WCL)</sub>	W-low setup time before CAS low (see Note 11)	twcs	0		0		0		ns
	W-low setup time before CAS high	tCWL	25		30		40		ns
	W-low setup time before RAS high	tRWL	25		30		40		ns
	Column-address hold time after CAS low	tCAH	20		20		25		ns
th(RA)	Row-address hold time after RAS low	tRAH	15		15		20		ns
th(RLCA)	Column-address hold time after RAS low (see Note 12)	<sup>t</sup> AR	70		80		100		ns
<sup>t</sup> h(D)	Data hold time (see Note 10)	†DH	20		25		30		ns
th(RLD)	Data hold time after RAS low (see Note 12)	<sup>t</sup> DHR	70		85		110		ns
th(CHrd)	Read hold time after CAS high (see Note 15)	tRCH	0		0		0		ns
th(RHrd)	Read hold time after RAS high (see Note 15)	tRRH	10		10		10		ns
th(CLW)	Write hold time after CAS low (see Note 11)	tWCH	20		25		30		ns
th(RLW)	Write hold time after RAS low (see Note 12)	tWCR	70		85		100		ns
td(RLCH)	Delay time, RAS low to CAS high	tCSH	100		120		150		ns
td(CHRL)	<del></del>	tCRP	0		0		0		ns
td(CLRH)	Delay time, CAS low to RAS high	tRSH	25		30		40		ns
	Delay time, CAS low to W low (see Note 13)	tCWD	25		30		40		ns
td(RLCL)		tRCD	25	80	25	95	30	115	ns
	Delay time, RAS low to column-address (see Note 14)	tRAD	20	55	20	65	25	80	ns

### Continued next page.

### NOTES:

- 5. Timing measurements in this table are referenced to  $V_{IL}$  max and  $V_{IH}$  min.
- All cycle times assume t<sub>t</sub> = 5 ns.
- 7. To guarantee  $t_{C(P)}$  min,  $\tilde{t}_{SU(CA)}$  should be greater than or equal to  $t_{W(CH)}.$
- In a read-modify-write cycle, t<sub>d</sub>(CLWL) and t<sub>su</sub>(WCH) must be observed.
- In a read-modify-write cycle, t<sub>d(RLWL)</sub> and t<sub>su(WRH)</sub> must be observed.
- 10. Referenced to the later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  in write operations.
- 11. Early write operation only.
- 12. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.
- 13. Read-modify-write operation only.
- 14. Maximum value specified only to guarantee access time.
- Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.



# TMS4C1024 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORY

# timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	ALT.	ALT. TMS4C		TMS4C1024-12		TMS4C	UNIT	
•	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
td(CARH) Delay time, column-address to RAS high	tRAL	45		55		70		ns
td(CACH) Delay time, column-address to CAS high	tCAL	45		55		70		ns
t <sub>d(RLWL)</sub> Delay time, RAS low to W low (see Note 13)	tRWD	100		120		150		ns
td(CAWL) Delay time, column address to $\overline{W}$ low (see Note 13)	tAWD	45		55		70		ns
td(RLCH)R Delay time, RAS low to CAS high, (see Note 16)	tCHR	25		25		30		ns
td(CLRL)R Delay time, CAS low to RAS low, (see Note 16)	†CSR	10		10		15		ns
td(RHCL)R Delay time, RAS high to CAS low	tRPC	0		0		0		ns
t <sub>rf</sub> Refresh time interval	tREF		8		8		8	ms
t <sub>t</sub> Transition time	tT	3	50	3	50	3	50	ns

NOTES: 13. Read-modify-write operation only.

16. CAS-before-RAS refresh only.

## timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TMS40	1025-10	TMS4C1025-12		TMS4C1025-15		UNIT
	·	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	ONLI
t <sub>c(rd)</sub>	Read cycle time (see Note 6)	tRC	190		220		260		ns
t <sub>c</sub> (W)	Write cycle time	twc	190		220		260		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	220		255		305		ns
t <sub>c(N)</sub>	Nibble-mode read or write cycle time	tNC	40		50		70		ns
tc(rdW)N	Nibble-mode read-modify-write cycle time	tNRMW	65		75		110		ns
tw(CH)	Pulse duration, CAS high	t <sub>CP</sub>	10		15		25		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	tCAS	20	10,000	25	10,000	35	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge)	t <sub>RP</sub>	80		90		100		ns
tw(RL)	Pulse duration, RAS low (see Note 9)	tRAS	100	10,000	120	10,000	150	10,000	ns
tw(WL)	Write pulse duration	tWP	15		20		25		ns
tsu(CA)	Column-address setup time before CAS low	tASC	0		0		0		ns
t <sub>su(RA)</sub>	Row-address setup time before RAS low	tASR	0		0		0		ns
t <sub>su(D)</sub>	Data setup time (see Note 10)	tDS	0		0		0		ns
tsu(rd)	Read setup time before CAS low	tRCS	0		0		0		ns
t <sub>su</sub> (WCL)	W-low setup time before CAS low (see Note 11)	twcs	0		0		0		ns
t <sub>su</sub> (WCH)	W-low setup time before CAS high	tCWL	20		25		35		ns
t <sub>su</sub> (WRH)	W-low setup time before RAS high	tRWL	20		25		35		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	20		20		25		ns
th(RA)	Row-address hold time after RAS low	tRAH	15		15		20		ns
th(RLCA)	Column-address hold time after RAS low (see Note 12)	tAR	70		80		100		ns
th(D)	Data hold time (see Note 10)	tDH	20		25		35		ns
th(RLD)	Data hold time after RAS low (see Note 12)	tDHR	70		85		110		ns
th(CHrd)	Read hold time after CAS high	tRCH	0		0		0		ns
th(RHrd)	Read hold time after RAS high	tRRH	10		10		10		ns
th(CLW)	Write hold time after CAS low (see Note 11)	tWCH	20		25		30		ns
t <sub>h(RLW)</sub>	Write hold time after RAS low (see Notes 11 and 12)	twcr	70		85		100		ns
td(RLCH)	Delay time, RAS low to CAS high	tCSH	100		120		150		ns
td(CHRL)	Delay time, CAS high to RAS low	<sup>t</sup> CRP	0		0		0		ns
td(CLRH)		tRSH	20		25		35		ns
td(CLWL)		tCWD	20		25		35		ns
td(RLCL)	Delay time, RAS low to CAS low (see Note 14)	tRCD	25	80	25	95	30	115	ns
<sup>t</sup> d(RLCA)	Delay time, RAS low to column-address (see Note 14)	<sup>t</sup> RAD	20	55	20	65	25	80	ns

### Continued next page.

#### NOTES:

- 5. Timing measurements in this table are referenced to  $V_{IL}$  max and  $V_{IH}$  min.
- 6. All cycle times assume  $t_t = 5$  ns.
- In a read-modify-write cycle, t<sub>d(CLWL)</sub> and t<sub>su(WCH)</sub> must be observed.
- In a read-modify-write cycle, t<sub>d(RLWL)</sub> and t<sub>su(WRH)</sub> must be observed.
- 10. Referenced to the later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  in write operations.
- 11. Early write operation only.
- 12. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.
- 13. Read-modify-write operation only.
- 14. Maximum value specified only to guarantee access time.



# timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	ALT.	TMS4C	1025-10	TMS40	1025-12	TMS40	1025-15	UNIT
	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	CMII
t <sub>d(CARH)</sub> Delay time, column-address to RAS high	tRAL	45		55		70		ns
t <sub>d(CACH)</sub> Delay time, column-address to CAS high	tCAL	45		55		70		ns
t <sub>d(RLWL)</sub> Delay time, RAS low to W low (see Note 13)	tRWD	100		120		150		ns
Delay time, column address to $\overline{W}$ low (see Note 13)	<sup>†</sup> AWD	45		55		70		ns
t <sub>d(RLCH)R</sub> Delay time, RAS low to CAS high (see Note 16)	tCHR	25		25		30		ns
t <sub>d(CLRL)R</sub> Delay time, CAS low to RAS low (see Note 16)	tCSR	10		10		15		ns
t <sub>d(RHCL)R</sub> Delay time, RAS high to CAS low	tRPC	0		. 0		0		ns
t <sub>rf</sub> Refresh time interval	tREF		8		- 8		8	ms
t <sub>t</sub> Transition time	tΤ	3	50	3	50	3	50	ns

NOTES: 13. Read-modify-write operation only.

16. CAS-before-RAS refresh only.

## timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TMS4	C1027-10	TMS4	C1027-12	TMS40	C1027-15	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>c(rd)</sub>	Read cycle time (see Note 6)	tRC	190		220		260		ns
t <sub>c</sub> (W)	Write cycle time	tWC	190		220		260		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	220		255		305		ns
tc(rd)SC	Static column decode mode read cycle time	tSCR	50		60		90		ns
t <sub>c</sub> (W)SC	Static column decode mode write cycle time	tscw	50		60		90		ns
tc(rdW)SC	Static column decode mode, read-modify-write cycle time	tSCRDW	100		120		150		ns
tw(CH)	Pulse duration, CAS high	tCP	10		15		25		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	tCAS	25	10,000	30	10,000	40	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge)	t <sub>RP</sub>	80		90		100		ns
tw(RL)	Non-static column decode mode pulse duration, RAS low (see Note 9)	†RAS	100	10,000	120	10,000	150	10,000	ns
tw(RL)P	Static column decode mode pulse duration, RAS low (see Note 9)	tRASP	100	100,000	120	100,000	150	100,000	ns
tw(WL)	Write pulse duration	twp	15		20		25		ns
tw(CA)	Static column decode mode column-address pulse duration	tADP	45		55		70		ns
tw(WH)	Static column decode mode  Whigh pulse duration, inactive	tWI	10		15		25		ns
t <sub>su(CA)</sub>	Column-address setup time before CAS, W low (see Note 10)	tASC	0		0		0		ns
t <sub>su</sub> (CAR)	Column-address setup time before RAS	tCAR	50		60		75		ns
t <sub>su(RA)</sub>	Row-address setup time before RAS low	tASR	0		0		0		ns
t <sub>su(D)</sub>	Data setup time	tDS	0		0		0		ns
tsu(rd)	Read setup time before CAS low	tRCS	0		0		0		ns
t <sub>su</sub> (WCL)	W-low setup time before CAS low (see Note 11)	twcs	0		0		0		ns
t <sub>su</sub> (WCH)	W-low setup time before CAS high	tCWL	25		30		40		ns
t <sub>su</sub> (WRH)	W-low setup time before RAS high	tRWL	25		30		40		ns
t <sub>su</sub> (WHCH)	Setup time, $\overline{W}$ high to $\overline{\text{CAS}}$ high for early write, high impedance	twH	0		0		0		ns
th(CA)	Column-address hold time after $\overline{\text{CAS}}$ , $\overline{\text{W}}$ low (see Note 10)	<sup>t</sup> CAH	20		20		25		ns
th(RA)	Row-address hold time after RAS low	tRAH	15		15		20		ns
th(RLCA)	Column-address hold time after RAS low (see Note 18)	tAR	100		120		150		ns

### Continued next page.

### NOTES:

- 5. Timing measurements in this table are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.
- 6. All cycle times assume  $t_t = 5$  ns.
- 8. In a read-modify-write cycle, t<sub>d(CLWL)</sub> and t<sub>su(WCH)</sub> must be observed.
- In a read-modify-write cycle, t<sub>d</sub>(RLWL) and t<sub>su</sub>(WRH) must be observed.
- 10. Referenced to the later of  $\overline{CAS}$  or  $\overline{W}$  in write operations.
- 11. Early write operation only.
- 18. Either  $t_{h(RHrd)}$  or  $t_{h(CHrd)}$  must be satisfied for a read cycle.



# 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORY


### timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

		ALT.	TMS4C	1027-10	TMS4C1027-12		TMS4C1027-15		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
th(D)	Data hold time (see Note 10)	tDH	20		25		30		ns
th(RLD)	Data hold time after RAS low (see Note 17)	†DHR_	70		85		110		ns
th(CHrd)	Read hold time after CAS high (see Note 18)	tRCH	0		0		0		ns
th(RHrd)	Read hold time after RAS high (see Note 18)	trrh	10		10		10		ns
th(CLW)	Write hold time after CAS low (see Note 11)	tWCH	20		25		30		ns
t <sub>h</sub> (RLW)	Write hold time after RAS low (see Note 17)	twcr	70		85		100		ns
th(RHCA)	Column-address hold time after RAS high	t <sub>A</sub> H	10		15	-	15		ns
th(WLCA2)	Static column decode mode second column- address hold time after $\overline{W}$ low (see Note 13)	<sup>t</sup> AHLW	95		115		135		ns
td(RLCH)	Delay time, RAS low to CAS high	tCSH	100		120		150		ns
<sup>t</sup> d(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		ns
td(CLRH)	Delay time, CAS low to RAS high	tRSH	25		30		40		ns
td(CLWL)	Delay time, CAS low to W low (see Note 13)	tCWD	25		30		40		ns
td(RLCL)	Delay time, RAS low to CAS low (see Note 14)	tRCD	25	80	25	95	30	115	ns
<sup>t</sup> d(RLCA)	Delay time, RAS low to column address (see Note 14)	<sup>t</sup> RAD	20	55	20	65	25	80	ns
td(WLCA)	Delay time, W low to column address	tLWAD	25	50	30	60	35	70	ns
td(CARH)	Delay time, column-address to RAS high	tRAL	45		55		70		ns
td(CACH)	Delay time, column-address to CAS high	tCAL.	45		55		70		ns
td(RLWL)	Delay time, RAS low to W low (see Note 13)	tRWD	100		120		150		ns
<sup>†</sup> d(RLWL2)	Static column decode mode delay time, $\overline{RAS}$ low to second $\overline{W}$ low	tRSW	100		120		150		ns
td(CAWL)	Delay time, column address to $\overline{W}$ low (see Note 13)	<sup>t</sup> AWD	45		55		70		ns
td(WQ)	Delay time, $\overline{W}$ high to output transition from high impedance to active	tow	0		0		0		ns
td(RLCH)R	Delay time, RAS low to CAS high, (see Note 16)	tCHR	25		25		30		ns
td(CLRL)R	Delay time, CAS low to RAS low (see Note 16)	tCSR	10		10		15		ns
td(RHCL)R	Delay time, RAS high to CAS low (see Note 16)	tRPC	0		0		0		ns
<sup>t</sup> rf	Refresh time interval	tREF		8		8		8	ms
t <sub>t</sub>	Transition time	t <sub>T</sub>	3	50	3	50	3	50	ns


### NOTES:

- 10. Referenced to later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  in write operations.
- 11. Early write operation only.
- 13. Read-modify-write operation only.
- 14. Maximum value specified only to guarantee access time.
- 16. CAS-before-RAS refresh only.
- 17. The minimum value is measured when td(RLCA) is set to td(RLCA) min as a reference.
- 18. Either th(RDrd) or th(CHrd) must be satisfied for a read cycle.

# read cycle timing




# read cycle timing




NOTE 19: Output may go from high impedance to an invalid state prior to the specified access time.

# early write cycle timing




## early write cycle timing




NOTE 10: Referenced to the later of  $\overline{CAS}$  or  $\overline{W}$  in the write operations.

# write cycle timing




## write cycle timing




NOTE 10: Referenced to the later of  $\overline{CAS}$  or  $\overline{W}$  in the write operation.


### read-write/read-modify-write cycle timing



### read-write/read-modify-write cycle timing




# enhanced page-mode read cycle timing



NOTES: 20. A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.

- 21. Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent.
- 22. Output may go from three-state to an invalid data state prior to the specified access time.


## enhanced page-mode write cycle timing



NOTES: 23. A read cycle or a read-modify-write cycles can be intermixed with write cycle as long as read and read-modify-write timing specifications are not violated.

24. Referenced to CAS or W, whichever occurs last.

# enhanced page-mode read-modify-write cycle timing




NOTES: 22. Output may go from three-state to an invalid data state prior to the specified access time.


25. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

# TMS4C1025 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORY


## nibble-mode read cycle timing



# nibble-mode write cycle timing




# nibble-mode read-modify-write cycle timing



# 1.048.576-BIT DYNAMIC RANDOM-ACCESS MEMORY


# static column decode mode read timing with CAS cycling



NOTE 19: Output may go from high impedance to an invalid data state prior to the specified access time.


# TMS4C1027 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORY

## static column decode mode read cycle timing




NOTE 19: Output may go from high impedance to an invalid data state prior to the specified access time.

# static column decode mode early write cycle timing




# TMS4C1027 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORY

### static column decode mode write cycle timing





static column decode mode read-modify-write cycle timing with CAS cycling



NOTE 19: Output may go from high impedance to an invalid data state prior to the specified access time.


static column decode mode with read-modify-write cycle timing






# TMS4C1024, TMS4C1025, TMS4C1027 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

### hidden refresh cycle




# TMS4C1024, TMS4C1025, TMS4C1027 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

# automatic (CAS-before-RAS) refresh timing



### device symbolization



# TMS4C1024, TMS4C1025, TMS4C1027 1.048.576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

### SUPPORT LITERATURE AVAILABLE

The following literature is available from Texas Instruments for assistance in DRAM design. Please contact your local TI sales office to obtain a copy.

### 1 MEGABIT DRAM FAMILY DATA SHEETS

- TMS44C256 Specifications for the 1 Megabit DRAM organized 256K × 4 with enhanced page mode access. (SMGS256)
- TMS44C257 Specifications for the 1 Megabit DRAM organized 256K × 4 with static column decode. (SMGS257)

### Single-In-Line Package Memory Modules

- TM024GAD8, TM024EAD9 Specifications for the socketable 1 Megabit × 8 and 1 Megabit × 9 Single-In-line Package memory modules. (SMMS102C)
- TM024HAC4 Specifications for the leaded 1 Megabit × 4 Single-In-line Package memory module. (SMMS104A)

#### **DESIGN CONSIDERATIONS**

 Megabit DRAM Topology — The information in this report is useful in developing algorithms for cell sensitivity tests on TI's 1 Megabit DRAM configurations. (SMGA001)

### **TECHNICAL ARTICLE REPRINTS**

- 1 Megabit Memories Demand New Design Choices Discusses technical, technological, operational, and packaging issues pertaining to Megabit DRAMs. (SMZY018)
- 1-Megabit DRAMs Spark Tech Advances Chip designers are proposing technological changes promising to significantly alter the design and layout landscape of the next generation of memory boards. (SMZY020)

# TMS4C1050 1,048,576-BIT FIRST-IN FIRST-OUT PSEUDO-STATIC MEMORY


JANUARY 1988-REVISED JUNE 1988

- 262,144 × 4 Organization
- Single 5-V Power Supply (± 10% Tolerance)
- FIFO (First-In First-Out) Operation
  - Full Word Continuous Read/Write
    - Asynchronous Read/Write
- Quasi-Static (Refresh Free)
- High Speed Read/Write Cycle (30 ns Min)

	ACCESS	CYCL	E TIME
	TIME	READ	WRITE
ľ	(MAX)	(MIN)	(MIN)
TMS4C1050-3	25 ns	30 ns	30 ns
TMS4C1050-4	30 ns	40 ns	40 ns
TMS4C1050-6	50 ns	60 ns	60 ns

- Low Power Dissipation (Average IDD = 50 mA at Minimum Cycle)
- On-Chip Substrate Bias Generator
- 1 Megabit CMOS DRAM Compatible Process Technology
- Texas Instruments EPIC™ (Enhanced Process Implanted CMOS) Technology
- Operating Free-Air Temperature ...0°C to 70°C

#### N PACKAGE (TOP VIEW) WIT U16 VCC RSTW ☐2 15 ∏ R swck ∏3 14 RSTR DO | 4 13∏ SRCK D1 🕇 5 12 | Q0 D2 🗍 6 11∏01 D3 F 7 10 🛮 02 ∨ss∏ 9Пαз



PIN I	NOMENCLATURE
D0-D3	Data-In
G0-G3	Data-Out
R	Read Enable
RSTR	Reset Read
RSTW	Reset Write
SRCK	Serial Read Clock
SWCK	Serial Write Clock
Vcc	5-V Supply
VSS	Ground
w ·	Write Enable

## description

The TMS4C1050 provides four-bit parallel and asynchronous serial read and write operations (first-in first-out feature) with each bit furnishing access to 262,144 words.

The device employs state-of-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability and lower power at low cost.

A dynamic data storage cell is employed as the

main data memory to achieve high density. Arbitration logic is implemented in the TMS4C1050, supplying a refresh-free system. The built-in arbitration logic prevents any conflict between data-saving, data-loading, and memory-refresh requests.

The TMS4C1050 is offered in a 16-pin plastic dual-in-line package (N suffix) designed for insertion in mounting hole rows on 7,62-mm (300-mil) centers. This device is also offered in a 20-pin 400-mil zig-zag in-line package (SD suffix) and a 300-mil 20/26-lead plastic surface mount SOJ package (DJ suffix). The latter two versions of the TMS4C1050 are still in development, and the ADVANCE INFORMATION notices in this data sheet pertain only to the SD and DJ packaged devices.

The TMS4C1050 is guaranteed for operation from 0  $^{\rm o}{\rm C}$  to 70  $^{\rm o}{\rm C}$  (L suffix).

EPIC is a trademark of Texas Instruments Incorporated.



#### operation

#### write enable (W)

W is used as a D enable/disable. A logic high on the W input enables the input and a logic low disables the input and holds the internal write address pointer (head address). W disable time (low) can be expanded to 1 ms. In case W is held low over 1 ms, an RSTW operation will be required to achieve proper write operation. Note that W setup times are referenced to the rising edge of SWCK for D enable/disable.

### reset write (RSTW)

RSTW input initializes the write address pointer (head address). RSTW setup and hold times  $[t_{SU(RW)}, t_{h(RW)}]$  are referenced to the rising edge of SWCK.

### serial write clock (SWCK)

The SWCK input latches the data inputs on chip when W is high and also increments the internal write address pointer.

#### data inputs (D0-D3)

Data is shifted in the data registers on the rising edge of SWCK when W is high. D setup and hold times  $[t_{SU(D)}, t_{h(D)}]$  are referenced to the rising edge of SWCK.

#### read enable (R)

R is used as a Q enable/disable. A logic high on the R input enables the output and a logic low disables the output and holds the internal read address pointer. The outputs are in the high-impedance (floating) state as long as R is held low. R disable time (low) is required below 1 ms. If R is held low over 1 ms, an RSTR operation will be required to achieve the proper read operation. Note that R setup times are referenced to the rising edge of SRCK for Q enable/disable.

#### reset read (RSTR)

RSTR input initializes the read address pointer (head address). RSTR setup and hold times  $[t_{SU(RR)}, t_{h(RR)}]$  are referenced to the rising edge of SRCK.

#### serial read clock (SRCK)

Data is shifted out of the data registers on the rising edge of SRCK when R is high during the read operation. The SRCK input increments the internal read address pointer when R is high.

### data output (Q0-Q3)

The three-state output buffer provides direct TTL compatibility (no pull-up resistors required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output becomes valid after the access time interval  $t_a(RC)$  that begins with the positive transition of SRCK. Q valid times  $[t_v(RCH)]$  are referenced to the rising edge of SRCK in the next cycle.

### write cycle

The write operation is controlled by three clocks, SWCK, RSTW, and W. It is accomplished by cycling SWCK and holding W high after the write address pointer reset operation (RSTW). To transfer the last data in data register to memory array, a RSTW operation at W low is required after the write operation. The write operation must be performed by a minimum of 120 write cycles.

#### read cycle

The read operation is controlled by three clocks, SRCK, RSTR, and R. It is accomplished by cycling SRCK and holding R high after the read address pointer reset operation (RSTR).



### power up

To achieve proper device operation, an initial pause of  $100 \mu s$  is required after each power-up to the full V<sub>CC</sub> level followed by a minimum of one (1) SWCK and SRCK cycle for each write and read respectively. After power-up, write/read address pointers are not valid. RSTW and RSTR operations must be performed to initialize the write/read address pointers.

#### new data access

To access the new data, the SWCK must be brought high at least 600 cycles ahead of the SRCK.

#### old data access

To access the previously preserved data, the SWCK must be brought high less than 120 cycles ahead of the SRCK.

### absolute maximum ratings over operating free air temperature range (unless otherwise noted)†

Voltage range on any pin except Q0-Q3 (see Note 1)	-1.0 V to 7.0 V
Voltage range on Q0-Q3 (see Note 1)1.0 V	to VCC + 0.3 V
Voltage range on VCC (see Note 1)	.0.0 V to 7.0 V
Short circuit output current	50 mA
Power dissipation	1.0 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, all voltage values in this data sheet are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5.0	5.5	V
Vss	Supply voltage		0		V
VIH	High-level input voltage	2.6	,	√CC+1	٧
VIL	Low-level input voltage (see Note 2)	-1.0		0.8	V
TA	Operating free-air temperature	0	25	70	°C

NOTE 2:  $V_{\parallel}L=-1.5$  V undershoot is allowed when device is operated in the range of recommended supply voltage.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TMS4C	1050-3	TMS4C	1050-4	TMS40	1050-6	UNIT	
		TEST CONDITIONS	2.4 2.4 2.4  0.4 0.4  ±10 ±10 ±  w ±10 ±10 ±  en 50 45	MAX	ONII					
Voн	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		V	
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V	
11	Input current (leakage)	V <sub>I</sub> = 0 V to 6.5 V, V <sub>CC</sub> = 5 V, All other pins = 0 V to V <sub>CC</sub>		±10		± 10		±10	μΑ	
Ю	Output current (leakage)	$V_O = 0 V \text{ to } V_{CC}, V_{CC} = 5.5 V, R \text{ low}$		±10		±10		±10	μА	
I <sub>DD1</sub>	Average operating current	Minimum write/read cycle, output open		50		45		35	mΑ	
lane	Standby current	After 1 RSTW/RSTR cycle, W and R low, $V_{IL} = 0.8 \text{ V}$				7		7	mA	
יטטי		After 1 RSTW/RSTR cycle, W and R low, $V_{IL} = 0 V$				5		5	IIIA	

# TMS4C1050 1,048,576-BIT FIRST-IN FIRST-OUT PSEUDO-STATIC MEMORY

# capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 \text{ MHz}^{\ddagger}$

PARAMETER	TEST CONDITIONS	TYP	MAX	UNIT
C <sub>i</sub> Input capacitance	$V_{\parallel} = 0 \text{ V, f} = 1 \text{ MHz}$		7	pF
C <sub>0</sub> Output capacitance	$V_{\parallel} = 0 \text{ V, f} = 1 \text{ MHz}$		10	pF

<sup>&</sup>lt;sup>‡</sup>Capacitance measurements are made on sample basis only.

# switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		TEST CONDITIONS	TMS4C1050-3		TMS4C1050-4		TMS4C1050-6		UNIT
		TEST COMDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
ta(RC)	Access time from SRCK high	C <sub>L</sub> = 50 pF	I	25		30		50	ns
tv(RCH)	Output disable time after SRCK high	C <sub>L</sub> = 50 pF	6		6		6		ns
t <sub>v(RL)</sub>	Output disable time after R low	CL = 50 pF	10		10		10		ns


# timing requirements over recommended supply voltage range and operating free-air temperature range (see Notes 1, 3, and 4)

	,	TMS4C1050-3		TMS40	1050-4	TMS40	TMS4C1050-6	
	•	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>c(W)</sub>	Write cycle time (see Notes 5 and 6)	30	10 <sup>6</sup>	40	10 <sup>6</sup>	60	10 <sup>6</sup>	ns
t <sub>c(R)</sub>	Read cycle time (see Notes 5 and 6)	30	10 <sup>6</sup>	40	106	60	106	ns
tw(WCH)	Pulse duration, SWCK high (see Note 6)	12		17		20		ns
tw(WCL)	Pulse duration, SWCK low (see Note 6)	12		17		20		ns
t <sub>su(D)</sub>	Data setup time before SWCK high	5		5		5		ns
th(D)	Data hold time after SWCK high	10		10		10		ns
t <sub>su(WL)</sub>	W low setup time before SWCK high	0		0		0		ns
t <sub>su</sub> (WH)	W high setup time before SWCK high	0		0		0		ns
tw(W)	Pulse duration, W low (see Notes 5 and 6)	10	106	15	106	20	106	ns
t <sub>su</sub> (RW)	RSTW setup time before SWCK high (see Note 7)	0		0		0		ns
th(RW)	RSTW hold time after SWCK high (see Note 7)	10		15		20		ns
tw(RCH)	Pulse duration, SRCK high (see Note 6)	12		17		20		ns
tw(RCL)	Pulse duration, SRCK low (see Note 6)	12		17		20		ns
t <sub>su(RL)</sub>	R low setup time before SRCK high	0		0		0		ns
t <sub>su(RH)</sub>	R high setup time before SRCK high	0		0		0		ns
tw(RL)	Pulse duration, R low (see Notes 5 and 6)	10	106	15	106	20	10 <sup>6</sup>	ns
t <sub>su(RR)</sub>	RSTR setup time before SRCK high (see Note 7)	0		0		0		ns
th(RR)	RSTR hold time after SRCK high (see Note 7)	10		15		20		ns
tt	Transition time	3	30	3	30	3	30	ns


- NOTES: 1. Under absolute maximum ratings, all voltage values are with respect to VSS.
  - 3. Timing measurements are referenced to VIH min = 2.4 V and VIL max = 0.8 V. tt is measured between VIH min and VIL max.
  - 4. All cycle times assume  $t_t = 3$  ns.
  - 5. No restriction for maximum value as long as the write and read address pointers are addressing the first addresses.
  - 6. When the write and read address pointers are not addressing the first addresses, t<sub>C(W)</sub>, t<sub>C(R)</sub>, t<sub>W(WCH)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(WCL)</sub>, t<sub>W(W</sub>
  - 7. Reset operation is not guaranteed in case  $t_{SU(RW)}$ ,  $t_{h(RW)}$ ,  $t_{SU(RR)}$ , and  $t_{h(RR)}$  do not meet the specification.




### write cycle timing (reset write)




### write cycle timing (write enable)




### read cycle timing (reset read)



### read cycle timing (read enable)





2	Alternate Source Directories
3	Glossary/Timing Conventions/Data Sheet Structure
4	Dynamic RAMs
. 5 <sub></sub>	Dynamic RAM Modules
6	EPROMs/PROMs/EEPROMs
	VLSI Memory Management Products
8	Military Products
9	Applications Information
10	Quality and Reliability
11	Logic Symbols
12	Mechanical Data

ESD Guidelines

SEPTEMBER 1985-REVISED MAY 1988

- 262,144 × 4 Organization
- Single 5-V Supply (10% Tolerance)
- 22-Pin Single-In-line Package (SIP)
- Utilizes Four 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs:


	ACCESS	ACCESS	READ
	TIME	TIME	OR
	ROW	COLUMN	WRITE
	ADDRESS	ADDRESS	CYCLE
	(MAX)	(MAX)	(MIN)
TMS4256-10	100 ns	50 ns	200 ns
TMS4256-12	120 ns	60 ns	230 ns
TMS4256-15	150 ns	75 ns	260 ns

- Common CAS Control with Separate Data Input and Output Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0 °C to 70 °C

### description

The TM4256EC4 series is a 1024K, dynamic random-access memory module, organized as 262,144 × 4 bits in a 22-pin single-in-line package comprising four TMS4256FML, 262,144 × 1 bit dynamic RAMs in 18-lead plastic chip-carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior

TM4256EC4		C	SINGLE-IN-LINE	PACKAGE
		(T	OP VIEW)	



	PIN NOMENCLATURE
	TM4256EC4
A0-A8	Address Inputs
CAS	Column-Address Strobe
D1-D4	Data Inputs
Q1-Q4	Data Outputs
RAS	Row-Address Strobe
$V_{DD}$	5-V Supply
VSS	Ground
W	Write Enable

performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing, the TM4256EC4 has a density of ten devices per square inch (approximately  $4 \times$  the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated through-holes, a cost savings can be realized.

Each TMS4256FML is described in its data sheet and is fully electrically tested and processed according to TI MIL-STD-883B flows (as amended for commercial applications) prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed.

The TM4256EC4 features RAS access times of 100 ns, 120 ns, and 150 ns maximum.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.



All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4256EC4 is rated for operation from 0°C to 70°C.

### operation

The TM4256EC4 operates as four TMS4256FMLs connected as shown in the functional block diagram. Refer to the TMS4256 data sheet for details of operation.

### specifications

For TMS4256FML electrical specifications, refer to the TMS4256 data sheet.

### single-in-line package and components


PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze



### functional block diagram





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin, including VDD supply (see Note 1) 1 V to 7 V
Short circuit output current for any output
Power dissipation
Operating free-air temperature range
Storage temperature range

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	DADAMETED	TEST	TM425	6EC4-10	TM425	6EC4-12	UNIT
	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	UNII
Voн	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4	V <sub>DD</sub>	2.4	$V_{DD}$	V
VoL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0	0.4	0	0.4	V
Ŋ	Input current (leakage)	$V_I = 0 \text{ V to } 6.5 \text{ V}, V_{DD} = 5 \text{ V},$ All other pins = 0 V		±10		± 10	μΑ
ю	Output current (leakage)	$V_O = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{\text{CAS}} \text{ high}$		±10		± 10	μΑ
I <sub>DD1</sub> ‡	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		280		260	mA
IDD2 <sup>‡</sup>	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		18		18	mA
lDD3‡	Average refresh current	t <sub>C</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		232		212	mA
I <sub>DD4</sub> ‡	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		200		180	mA

<sup>&</sup>lt;sup>‡</sup>I<sub>DD1</sub>-I<sub>DD4</sub> are measured with Q1-Q4 in the same mode (i.e., operating, standby, refresh, page mode).



NOTE 1: All voltage values in this data sheet are with respect to VSS.

### TM4256EC4 262,144 BY 4-BIT DYNAMIC RAM MODULE

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST	TM425	BEC4-15	
		CONDITIONS	MIN	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4	V <sub>DD</sub>	V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0	0.4	V
lj	Input current (leakage)	$V_I = 0 \text{ V to } 6.5 \text{ V}, V_{DD} = 5 \text{ V},$ All other pins = 0 V		±10	μΑ
ю	Output current (leakage)	$V_O = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{CAS} \text{ high}$		± 10	μΑ
lDD1 †	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		240	mA
I <sub>DD2</sub> †	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		18	mA
lDD3 <sup>†</sup>	Average refresh current	t <sub>C</sub> = minimum cycle,  CAS high and RAS cycling,  All outputs open		192	mA
I <sub>DD4</sub> †	Average page-mode current	$t_{C(P)}=$ minimum cycle, RAS low and CAS cycling, All outputs open		160	mA

<sup>†</sup>IDD1-IDD4 are measured with Q1-Q4 in the same mode (i.e., operating, standby refresh, page mode).

# capacitance over recommended supply voltage range and operating free-air temperature range, $f=1\ MHz$

_	PARAMETER	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	20	pF
C <sub>i(D)</sub>	Input capacitance, data inputs	5	pF
Ci(RAS)	Input capacitance, RAS input	20	pF
C <sub>i(W)</sub>	Input capacitance, W input	28	pF
C <sub>i(CAS)</sub>	Input capacitance, CAS input	20	рF
C <sub>o(Q)</sub>	Output capacitance, data outputs	7	pF
C <sub>o(VDD)</sub>	Decoupling capacitance	0.4	μF

### TM4256FC1 1,048,576 BY 1-BIT DYNAMIC RAM MODULE

OCTOBER: 1985-REVISED FEBRUARY 1988

- $1,048,576 \times 1$  Organization
- Single 5-V Supply (10% Tolerance)
- 22-Pin Single-In-line Package (SIP)
- Utilizes Four 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- **3-State Outputs**
- Performance of Unmounted RAMs


	ACCESS	ACCESS	READ
	TIME	TIME	OR
	ROW	COLUMN	WRITE
	ADDRESS	ADDRESS	CYCLE
	(MAX)	(MAX)	(MIN)
TMS4256-10	100 ns	50 ns	200 ns
TMS4256-12	120 ns	60 ns	230 ns
TMS4256-15	150 ns	75 ns	260 ns

- O Common CAS Control with Separate Data Input and Output Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0°C to 70°C

### description

The TM4256FC1 series are 1024K, dynamic random-access memory modules organized as  $1,048,576 \times 1$  bit in a 22-pin single-in-line package comprising four TMS4256FML, 262,144 × 1 bit dynamic RAMs in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard

### TM4256FC1 . . . C SINGLE-IN-LINE PACKAGE (TOP VIEW)



PIN NOMENCLATURE			
A0-A8	Address Inputs		
CAS	Column-Address Strobe		
D	Data Input		
NC	No Connection		
Q	Data Output		
RAS1-RAS4	Row-Address Strobes		
V <sub>DD</sub>	5-V Supply		
VSS	Ground		
₩	Write Enable		

capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing, the TM4256FC1 has a density of ten devices per square inch (approximately 4 x the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated throughholes, a cost savings can be realized.

Each TMS4256FML is described in its data sheet and is fully electrically tested and processed according to TI MIL-STD-883B flows (as amended for commercial applications) prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed.

The TM4256FC1 features RAS access times of 100 ns, 120 ns, and 150 ns maximum.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data-in are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4256FC1 is rated for operation from 0°C to 70°C.

### operation

The TM4256FC1 operates as four TMS4256FMLs connected as shown in the functional block diagram. Refer to the TMS4256 data sheet for details of operation.

### specifications

For TMS4256FML electrical specifications, refer to the TMS4256 data sheet.

### single-in-line package and components


PC substrate: 1,27 mm (0.05 inch) nominal thickness epoxy-glass

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze



### functional block diagram



# 1,048,576 BY 1-BIT DYNAMIC RAM MODULE

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Voltage range on any pin, including VDD supply (see Note 1)	V to 7 V
Short circuit output current for any output	.50 mA
Power dissipation	4 W
Operating free-air temperature range	to 70°C
Storage temperature range -65°C to	o 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST	TM425	6FC1-10	TM425	6FC1-12	TM4256FC1-15		UNIT
	FANAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	IOH = -5 mA	2.4	$V_{DD}$	2.4	$V_{DD}$	2.4	$V_{DD}$	٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0	0.4	0	0.4	0	0.4	V
lı	Input current (leakage)	V <sub>I</sub> = 0 V to 6.5 V, V <sub>DD</sub> = 5 V, All other pins = 0 V		± 10		± 10		± 10	μΑ
lo	Output current (leakage)	$V_O = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{\text{CAS}} \text{ high}$		±10		± 10		± 10	μΑ
l <sub>DD1</sub>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle Output open <sup>‡</sup>		80		75		70	mA
l <sub>DD2</sub>	Standby current	After 1 memory cycle, RAS and CAS high, Output open		18		18		18	mA
<sup>1</sup> DD3	Average refresh current	$\begin{aligned} &t_{\text{C}} = & \text{minimum cycle,} \\ &\overline{\text{CAS}} & \text{high and } & \overline{\text{RAS}} & \text{cycling,} \\ &\text{Output open} & \end{aligned}$		232		212		192	mA
I <sub>DD4</sub>	Average page-mode current	$t_{c(P)} = minimum cycle,$ RAS low and $\overline{CAS}$ cycling, Output open <sup>‡</sup>		50		45		40	mA

<sup>&</sup>lt;sup>‡</sup>Assuming standard operation of one device access.



### TM4256FC1 1,048,576 BY 1-BIT DYNAMIC RAM MODULE

## capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

	PARAMETER	MIN	MAX	UNIT
Ci(A)	Input capacitance, address inputs		20	pF
C <sub>i(D)</sub>	Input capacitance, data inputs		20	pF
Ci(RAS)	Input capacitance, RAS input		5	pF
C <sub>i(W)</sub>	Input capacitance, $\overline{f W}$ input		28	рF
Ci(CAS)	Input capacitance, CAS input		20	pF
C <sub>o(Q)</sub>	Output capacitance, data output		28	pF
Co(VDD)	Decoupling capacitance	0.4		μF

### TM4256FL8, TM4256GU8 262.144 BY 8-BIT DYNAMIC RAM MODULES

TM4256FL8 . . . L SINGLE-IN-LINE PACKAGE

OCTOBER 1985-REVISED FEBRUARY 1988

- 262,144 × 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-In-line Package (SIP)
- -Pinned Module for Through-Hole Insertion (TM4256FL8)
  - -Leadless Module for Use with Sockets (TM4256GU8)
- Utilizes Eight 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs

	ACCESS	ACCESS	READ
	TIME	TIME	OR
	ROW	COLUMN	WRITE
	ADDRESS	ADDRESS	CYCLE
	(MAX)	(MAX)	(MIN)
TMS4256-10	100 ns	50 ns	200 ns
TMS4256-12	120 ns	60 ns	230 ns
TMS4256-15	150 ns	75 ns	260 ns

- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0 °C to 70 °C

### description

The TM4256\_\_8 series are 2048K, dynamic random-access memory modules organized as 262,144 × 8 bits in a 30-pin single-in-line package comprising eight TMS4256FML, 262,144 × 1 bit dynamic RAMs in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance

		(TOP VI	EW)
$V_{DD}$	(1)		
CAS	(2)	<u>_</u>	1
DQ1	(3)	$\equiv$	
AO		<u>—</u>	
A1	(5)	<b>─</b>	
DQ2	(6)	$\Rightarrow$	1
A2	(7)	$\Rightarrow$	
А3	(8)	$\Rightarrow$	
٧ss	(9)	$\Longrightarrow$	
DQ3	(10)	ightharpoons	
A4		<b>─</b>	$\overline{}$
A5	( /		
DQ4	(13)	=	
A6	(14)	=	L H
A7	(15)	7	
DQ5	(16)	一丑	
A8	(17)	$=$ $\pm$	
NC NC	,	=	
DQ6	(19) (20)	$\equiv$	
₩ DG6			
Vss	(22)	$\equiv$	
DQ7	(23)	$\equiv$	-
NC	(24)	二二	
DQ8	(25)	$\equiv$	
NC	(26)		]
RAS	(27)		<u> </u>
NC	(28)	<b>—</b>	
NC	(29)	<b>_</b>	
V <sub>DD</sub>	(30)	<b></b>	Į II
		ᆫ	

Р	PIN NOMENCLATURE				
	TM4256FL8				
A0-A8	A0-A8 Address Inputs				
CAS	CAS Column-Address Strobe				
DQ1-DQ8	Data In/Data Out				
NC	No Connection				
RAS	Row-Address Strobe				
V <sub>DD</sub>	5-V Supply				
VSS	V <sub>SS</sub> Ground				
W	Write Enable				

over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing, the TM4256 $\_$ 8 has a density of ten devices per square inch (approximately 4  $\times$  the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated throughholes, a cost savings can be realized.

Each TMS4256FML is described in its data sheet and is fully electrically tested and processed according to TI MIL-STD-883B flows (as amended for commercial applications) prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed.



The TM4256\_\_8 features RAS access times of 100 ns. 120 ns. and 150 ns maximum.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with  $\overline{RAS}$  in order to retain data.  $\overline{CAS}$  can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4256\_\_8 is rated for operation from 0 °C to 70 °C.

#### presence detect

This feature is included on the TM4256GU8 to allow for hardware presence detection of the memory module. The PRD pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present, PRD is a logic zero as this pin is connected to VSS on the module. PRD can be used only to detect a module's presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.

### operation

The TM4256FL8 and TM4256GU8 operate as eight TMS4256FMLs connected as shown in the functional block diagram. Refer to the TMS4256 data sheet for details of operation.

#### specifications

For TMS4256FML electrical specifications, refer to the TMS4256 data sheet.

### single-in-line package and components


PC substrate: 1,27 mm (0.05 inch) nominal thickness epoxy-glass

Bypass capacitors: Multilayer ceramic Leads: Tin/lead solder coated over

phosphor-bronze

Contact area for socketable devices: Nickel plate and solder plate on top of copper


### TM4256GU8 . . . U SINGLE-IN-LINE PACKAGE (TOP VIEW)



Р	IN NOMENCLATURE				
-	TM4256GU8				
A0-A8	Address Inputs				
CAS	Column-Address Strobe				
DQ1-DQ8	Data In/Data Out				
NC	No Connection				
PRD	Presence Detect (VSS)				
RAS	Row-Address Strobe				
V <sub>DD</sub>	5-V Supply				
V <sub>SS</sub>	Ground				
W	Write Enable				



functional block diagram



<sup>&</sup>lt;sup>†</sup>Not available on the TM4256FL8.

### TM4256FL8, TM4256GU8 262,144 BY 8-BIT DYNAMIC RAM MODULES

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin including VDD supply (see Note 1)	7 V
Short circuit output current for any output	mΑ
Power dissipation	3 W
Operating free-air temperature range	o°C
Storage temperature range65 °C to 150	o°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage	4.5	5	5.5	٧
Vss	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST	TM42568-10	TM42568-12	UNIT
İ	PANAMETER	CONDITIONS	MIN MAX	MIN MAX	ONI
Voн	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4 V <sub>DD</sub>	2.4 V <sub>DD</sub>	V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0 0.4	0 0.4	V
ħ	Input current (leakage)	$V_1 = 0 \text{ V to } 6.5 \text{ V}, V_{DD} = 5 \text{ V},$ All other pins = 0 V	±10	± 10	μΑ
10	Output current (leakage)	$V_O = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{CAS} \text{ high}$	±10	±10	μΑ
IDD1‡	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle All outputs open	560	520	mA
<sup>‡</sup> 200	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open	36	36	mA
lDD3‡	Average refresh current	t <sub>C</sub> = minimum cycle,  CAS high and RAS cycling,  All outputs open	464	424	mA
lDD4 <sup>‡</sup>	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open	400	360	mA

<sup>&</sup>lt;sup>‡</sup>IDD1-IDD4 are measured with M1-M8 in the same mode (i.e., operating, standby, refresh, page mode).



NOTE 1: All voltage values in this data sheet are with respect to VSS.

### TM4256FL8, TM4256GU8 262,144 BY 8-BIT DYNAMIC RAM MODULES

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST	TM425	68-15	
	PARAMETER	CONDITIONS	MIN	MAX	UNIT
Voн	High-level output voltage	lOH = −5 mA	2.4	V <sub>DD</sub>	V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0	0.4	V
l <sub>l</sub>	Input current (leakage)	V <sub>I</sub> = 0 V to 6.5 V, V <sub>DD</sub> = 5 V, All other pins = 0 V		± 10	μА
10	Output current (leakage)	V <sub>O</sub> = 0.4 V to 5.5 V, V <sub>DD</sub> = 5 V, <del>CAS</del> high		± 10	μΑ
lDD1 †	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle All outputs open		480	mA
IDD2 <sup>†</sup>	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		36	mA
lDD3 <sup>†</sup>	Average refresh current	t <sub>C</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		384	mA
IDD4 <sup>†</sup>	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		320	mA

<sup>†</sup>IDD1-IDD4 are measured with M1-M8 in the same mode (i.e., operating, standby, refresh, page mode).

# capacitance over recommended supply voltage range and operating free-air temperature range, $f=1~\mathrm{MHz}$

	PARAMETER	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	40	pF
C <sub>i(DQ)</sub>	Input capacitance, data inputs	12	pF
Ci(RAS)	Input capacitance, RAS input	40	pF
C <sub>i(W)</sub>	Input capacitance, W input	56	pF
C <sub>i(CAS)</sub>	Input capacitance, CAS input	40	pF
Co(VDD)	Decoupling capacitance 3	0.8	μF

### TM4256EL9, TM4256GU9 262.144 BY 9-BIT DYNAMIC RAM MODULES

TM4256EL9 . . . L SINGLE-IN-LINE PACKAGE

SEPTEMBER 1985-REVISED MARCH 1988

- 262,144 × 9 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-In-line Package (SIP)
  - —Pinned Module for Through-Hole Insertion (TM4256EL9)
    - Leadless Module for Use with Sockets (TM4256GU9)
- Utilizes Nine 256K Dynamic RAMs in Plastic Chip Carriers
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs:

	ACCESS	ACCESS	READ
	TIME	TIME	OR
	ROW	COLUMN	WRITE
	ADDRESS	ADDRESS	CYCLE
	(MAX)	(MAX)	(MIN)
TMS4256-10	100 ns	50 ns	200 ns
TMS4256-12	120 ns	60 ns	230 ns
TMS4256-15	150 ns	75 ns	260 ns

- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Separate CAS Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0 °C to 70 °C

### description

The TM4256\_\_9 series are 2304K, dynamic random-access memory modules organized as 262,144 × 9 bits [bit nine (D9, Q9) is generally used for parity and is controlled by CAS9] in a 30-pin single-in-line package comprising nine TMS4256FML, 262,144 × 1 bit dynamic RAMs in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior

1111-12502	(TOP VIEW)
VDD	
CAS	(2) = 1
DQ1	(3) = -
A0	(4) = 2
A1	(5) 📆
DQ2	(6)
A2	(7) <del></del>
A3	(8)
٧ss	(9)
DQ3	(10)
A4	(11)
A5	(12)
DQ4	(13)
A6	(14)
A7	(15)
DQ5	(16)
A8	(17)
NC	(18)
NC	(19)
DQ6	(20)
$\overline{w}$	(21)
Vss	(22)
DQ7	(23)
NC	(24)
DQ8	(25)
Q9	(26)
RAS	(27)
CAS <sub>9</sub>	(28)
D9	(29)
$V_{DD}$	(30)

PIN NOMENCLATURE					
	TM4256EL9				
A0-A8	Address Inputs				
CAS, CAS9	Column-Address Strobe				
DQ1-DQ8	Data In/Data Out				
D9	Data In				
NC	No Connection				
<b>σ</b> 9	Data Out				
RAS	Row-Address Strobe				
$V_{DD}$	5-V Supply				
V <sub>SS</sub>	Ground				
₩	Write Enable				

performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM4256 $_{-}$ 9 has a density of ten devices per square inch (approximately 4  $\times$  the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer



plated through-holes, a cost savings can be realized.

Each TMS4256FML is described in its data sheet and is fully electrically tested and processed according to TI MIL-STD-883B flows (as amended for commercial applications) prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed.

The TM4256\_ \_9 features RAS access times of 100 ns. 120 ns. and 150 ns maximum.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with  $\overline{\text{RAS}}$  in order to retain data.  $\overline{\text{CAS}}$  can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4256\_ \_9 is rated for operation from 0 °C to 70 °C.

#### presence detect

This feature is included on the TM4256GU9 to allow for hardware presence detection of the memory module. The  $\overline{PRD}$  pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present,  $\overline{PRD}$  is a logic zero as this pin is connected to VSS on the module.  $\overline{PRD}$  can be used only to detect a module's presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.


### operation

The TM4256EL9 and TM4256GU9 operate as nine TMS4256FMLs connected as shown in the functional block diagram. Refer to the TMS4256 data sheet for details of operation.

### specifications

For TMS4256FML electrical specifications, refer to the TMS4256 data sheet.

### TM4256GU9 . . . U SINGLE-IN-LINE PACKAGE (TOP VIEW)



PIN NOMENCLATURE TM4256GU9			
A0-A8	Address Inputs		
CAS, CAS9	Column-Address Strobes		
DQ1-DQ8	Data In/Data Out		
D9	Data In		
NC ·	No Connection		
PRD	Presence Detect (VSS)		
<b>Q9</b>	Data Out		
RAS	Row-Address Strobe		
V <sub>DD</sub>	5-V Supply		
VSS	Ground		
₩	Write Enable		



# 262,144 BY 9-BIT DYNAMIC RAM MODULES

### single-in-line package and components


PC substrate: 1,27 mm (0.05 inch) nominal thickness epoxy-glass

Bypass capacitors: Multilaver ceramic

Leads: Tin/lead solder coated over phosphor-bronze

Contact area for socketable devices: Nickel plate barrier and solder finish on top of copper foil

### functional block diagram



<sup>†</sup>Not available on the TM4256EL9.



### 262,144 BY 9-BIT DYNAMIC RAM MODULES

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Storage temperature range .....-65°C to 150°C

### recommended operating conditions

I		MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0		٧
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER TEST		TM425	69-10	TM42569-12		UNIT
	FARAMETER	CONDITIONS	MIN	MIN MAX		MIN MAX	
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4	V <sub>DD</sub>	2.4	V <sub>DD</sub>	V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0	0.4	0	0.4	٧
ij	Input current (leakage)	$V_I = 0 \text{ V to 6.5 V}, V_{DD} = 5 \text{ V},$ All other pins = 0 V		± 10		± 10	μΑ
ю	Output current (leakage)	V <sub>O</sub> = 0.4 V to 5.5 V, V <sub>DD</sub> = 5 V, CAS high		± 10		± 10	μΑ
lDD1‡	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle All outputs open		630		585	mA
lDD2 <sup>‡</sup>	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		41		41	mA
lDD3‡	Average refresh current	t <sub>C</sub> = minimum cycle,  CAS high and RAS cycling,  All outputs open		522		477	mA
I <sub>DD4</sub> ‡	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		450		405	mA

<sup>&</sup>lt;sup>‡</sup>IDD1-IDD4 are measured with M1-M9 in the same mode (i.e., operating, standby, refresh, page mode).

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

### TM4256EL9, TM4256GU9 262,144 BY 9-BIT DYNAMIC RAM MODULES

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST	TM425	69-15	LINIT
	PARAMETER	CONDITIONS	MIN	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4	V <sub>DD</sub>	V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0	0.4	V
h	Input current (leakage)	$V_I = 0 \text{ V to } 6.5 \text{ V}, V_{DD} = 5 \text{ V},$ All other pins = 0 V		±10	μА
ю	Output current (leakage)	$V_O = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{CAS} \text{ high}$		± 10	μΑ
I <sub>DD1</sub> †	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle All outputs open		540	mA
I <sub>DD2</sub> †	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		41	mA
IDD3 <sup>†</sup>	Average refresh current	t <sub>C</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		432	mA
IDD4 <sup>†</sup>	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		360	mA

<sup>†</sup>IDD1-IDD4 are measured with M1-M9 in the same mode (i.e., operating, standby, refresh, page mode).

# capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		45	pF
C <sub>i(DQ)</sub>	Input capacitance, data inputs		12	pF
Ci(RAS)	Input capacitance, RAS input		45	pF
C <sub>i(W)</sub>	Input capacitance, W input		63	pF
Ci(CAS9)	Input capacitance, CAS9 input		5	pF
Ci(CAS)	Input capacitance, CAS input		40	pF
C <sub>i(D9)</sub>	Input capacitance, D9 input		5	pF
C <sub>o(Q9)</sub>	Output capacitance, Q9 input		7	pF
C <sub>o(VDD)</sub>	Decoupling capacitance	0.8		μF

# 1,048,576 BY 4-BIT DYNAMIC RAM MODULE

AC SINGLE-IN-LINE PACKAGE

MAY 1987-REVISED MAY 1988

- $1,048,576 \times 4$  Organization
- Single 5-V Supply (10% Tolerance)
- 24-Pin Single-In-line Package (SIP)
- Utilizes Four 1 Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period . . . 8 ms (512 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs:

	ACCESS	ACCESS	READ
	TIME	TIME	OR
	ROW	COLUMN	WRITE
	<b>ADDRESS</b>	ADDRESS	CYCLE
	(MAX)	(MAX)	(MIN)
TMS4C1024-10	100 ns	45 ns	190 ns
TMS4C1024-12	120 ns	55 ns	220 ns
TMS4C1024-15	150 ns	70 ns	260 ns

- Common CAS Control with Separate **Data-In and Data-Out Lines**
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0°C to 70°C

### description

The TM024HAC4 is a 4.096K dynamic randomaccess memory module, organized as 1.048.576 × 4 bits in a 24-pin single-in-line package (SIP). The SIP is composed of four TMS4C1024DJ, 1,048,576  $\times$  1 bit dynamic RAMs, each in a 26/20-lead plastic small outline J-lead package (SOJ), mounted on top of a substrate together with decoupling capacitors mounted beneath the SOJs. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance

	(1	TOP VIEW)	
A9 A8 VCC D1 Q1	(1) (2) (3) (4) (5)		
CAS	(6)	$\equiv$	$\vdash$
A7	(7)	<b>─</b> ₹	
Α5	(8)	$\Longrightarrow$	1 1
A4	(9)	$\Longrightarrow$	
D2	(10)	$\Rightarrow$	
Q2	(11)	$\Rightarrow$	
₩	(12)	$\overline{-}$	
A1	(13)		
A3	(14)	$\blacksquare$	1
A6	(15)	=	1 1
03	(16)		1 1
D3	(17)	=	1 1
A2	(18)	$\equiv$	1 1
A0 RAS	(19) (20)	$\equiv$	
D4		$\equiv$	
	(21)	$\equiv$	
Vss			
NC	(24)	T-	
		L	

	PIN NOMENCLATURE
	TM024HAC4
A0-A9	Address Inputs
CAS	Column-Address Strobe
D1-D4	Data Inputs
NC	No Connection
Q1-Q4	Data Outputs
RAS	Row-Address Strobe
Vcc	5-V Supply
Vss	Ground
W	Write Enable

over equivalent leaded capacitors due to reduced lead inductance. With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated through-holes, a cost savings can be realized. Each TMS4C1024DJ is described in its data sheet and is fully electrically tested and processed according to TI MIL-STD-883B flows (as amended for commercial applications) prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed.

The TM024HAC4 features RAS access times of 100 ns, 120 ns, and 150 ns maximum.

The refresh period is extended to 8 milliseconds, and during this period each of the 512 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.



### 1.048.576 BY 4-BIT DYNAMIC RAM MODULE

### description (continued)

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM024HAC4 is rated for operation from 0°C to 70°C.

### operation

The TM024HAC4 operates as four TMS4C1024s connected as shown in the functional block diagram on the following page. Refer to the TMS4C1024 data sheet for details of its operation.

### specifications

For TMS4C1024DJ electrical specifications, refer to the TMS4C1024 data sheet.

### single-in-line package and components


PC substrate: 1,27 mm (0.05 in) nominal thickness; 0.005 in/in maximum warpage

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze



### functional block diagram



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1)	V to 7 V
Voltage range on VCC (see Note 1)	V to 7 V
Short circuit output current	. 50 mA
Power dissipation	4 W
Operating free-air temperature range	
Storage temperature range - 55 °C to	o 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
V <sub>CC</sub> Supply voltage	4.5	5	5.5	V
VIH High-level input voltage	2.4		6.5	V
V <sub>IL</sub> Low-level input voltage (see Note 2)	-1		0.8	V
T <sub>A</sub> Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST COMPLICATE	TM024	HAC4-10	TM024	HAC4-12	TM024	HAC4-15	UNIT	
	PARAMETER TEST CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	UNII	
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		V	
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V	
l <sub>l</sub>	Input current (leakage)	V <sub>I</sub> = 0 V to 6.5 V, V <sub>CC</sub> = 5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		±10		± 10	μΑ	
ю	Output current (leakage)	$V_O = 0 \text{ V to V}_{CC}$ , $V_{CC} = 5.5 \text{ V}$ , $\overline{CAS}$ high		±10		± 10		± 10	μΑ	
ICC1	Read or write cycle current	Minimum cycle, V <sub>CC</sub> = 5.5 V		280		240		220	mA	
I <sub>CC2</sub>	Standby current	After 1 memory cycle,  RAS and CAS high, VIH = 2.4 V		12		12		12	mA	
Іссз	Average refresh current	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high		260		220		200	mA	
lCC4	Average page current	$t_{C(P)} = minimum, V_{CC} = 5.5 V,$ $\overline{RAS}$ low, $\overline{CAS}$ cycling		180		140		120	mA	

### capacitance over recommended supply voltage range and operating free-air temperature range, f= 1 MHz

	PARAMETER		MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		24	pF
C <sub>i(D)</sub>	Input capacitance, data inputs		5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		28	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input		28	pF
Со	Output capacitance		7	pF

NOTE 3:  $V_{CC}$  equal to 5.0 V  $\pm$  0.5 V and the bias on pins under test is 0.0 V.




### TM024EAD9 1,048,576 BY 9-BIT DYNAMIC RAM MODULE TM024GAD8 1.048.576 BY 8-BIT DYNAMIC RAM MODULE

JULY 1987-REVISED MAY 1988

- TM024EAD9 . . . 1,048,576 × 9 Organization
- TM024GAD8 . . . 1,048,576 × 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-pin Single-In-line Package (SIP) Leadless Module for Use with Sockets
- TM024EAD9 . . . Utilizes Nine 1-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- TM024GAD8 . . . Utilizes Eight 1-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period . . . 8 ms (512 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Performance of Unmounted RAMs:

	ACCESS	ACCESS	READ
	TIME	TIME	OR
	ROW	COLUMN	WRITE
	ADDRESS	ADDRESS	CYCLE
	(MAX)	(MAX)	(MIN)
TMS4C1024-10	100 ns	45 ns	190 ns
TMS4C1024-12	120 ns	55 ns	220 ns
TMS4C1024-15	150 ns	70 ns	260 ns

- O Common CAS Control for Eight Common Data-In and Data-Out Lines
- Separate CAS Control for One Separate Pair of Data-In and Data-Out Lines†
- Low Power Dissipation
- Operating Free Air Temperature . . . 0 °C to
- TM024EAD9 . . . Downward Compatible with TI TM4256GU9 (256K × 9)
- TM024GAD8 . . . Downward Compatible with TM4256GU8 (256K × 8) SIP



PIN NOMENCLATURE TM024EAD9				
A0-A9 Address Inputs				
CAS, CAS9	Column-Address Strobe			
DQ1-DQ8 Data In/Data Out				
D9 Data In				
NC No Connection				
Q9	Data Out			
RAS	Row-Address Strobe			
V <sub>CC</sub> 5-V Supply				
V <sub>SS</sub> Ground				
W	Write Enable			



<sup>&</sup>lt;sup>†</sup>Available only on the TM024EAD9

# TM024EAD9 1,048,576 BY 9-BIT DYNAMIC RAM MODULE TM024GAD8 1.048.576 BY 8-BIT DYNAMIC RAM MODULE

### description

#### TM024EAD9

The TM024EAD9 is a 9216K (dynamic) randomaccess memory module organized as 1,048,576 × 9 bits (bit nine (D9, Q9) is generally used for parity and is controlled by CAS91 in a 30-pin single-in-line package (SIP). The SIP is composed of nine TMS4C1024DJ, 1.048,576 × 1-bit dynamic RAMs, each in 20/26-lead plastic smalloutline J-lead packages (SOJs) mounted on top of a substrate together with decoupling capacitors mounted beneath the SOJs. Each TMS4C1024DJ is described in the TMS4C1024 data sheet and is fully electrically tested and processed according to TI MIL-STD-883B (as amended for commercial applications) flows prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed.

The TM024EAD9 SIP is available in the AD single-sided, leadless module for use with sockets.

The TM024EAD9 SIP is rated for operation from 0°C to 70°C.


#### TM024GAD8

The TM024GAD8 is a 8,192K (dynamic) random-access memory module organized as 1,048,576 × 8 in a 30-pin single-in-line package (SIP). The SIP is composed of eight TMS4C1024DJ, 1,048,576 × 1 bit dynamic RAMs, each in 20/26-lead plastic small-outline J-lead package (SOJ), mounted on top of a substrate together with decoupling capacitors SOJs. mounted beneath the Each TMS4C1024DJ is described in its data sheet and is fully electrically tested and processed according to TI MIL-STD-883B flows (as amended for commercial applications) prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed.

The TM024GAD8 SIP is available in the AD single-sided, leadless module for use with sockets.

The TM024GAD8 SIP is rated for operation from 0°C to 70°C.

### TM024GAD8 . . . AD SINGLE-IN-LINE PACKAGE (TOP VIEW)



PIN NOMENCLATURE TM024GAD8				
A0-A9	Address Inputs			
CAS	Column-Address Strobe			
DQ1-DQ8 Data In/Data Out				
NC	No Connection			
RAS	Row-Address Strobe			
Vcc	5-V Supply			
V <sub>SS</sub> Ground				
₩	Write Enable			



# TM024EAD9 1,048,576 BY 9-BIT DYNAMIC RAM MODULE TM024GAD8 1,048,576 BY 8-BIT DYNAMIC RAM MODULE

#### operation

#### TM024EAD9

The TM024EAD9 operates as nine TMS4C1024DJs connected as shown in the functional block diagram. Refer to the TMS4C1024 data sheet for details of its operation. The common I/O feature of the TM024EAD9 dictates the use of early write cycles to prevent contention on D and Q.

#### TM024GAD8

The TM024GAD8 operates as eight TMS4C1024DJs connected as shown in the functional block diagram. Refer to the TMS4C1024 data sheet for details of its operation. The common I/O feature of the TM024GAD8 dictates the use of early write cycles to prevent contention on D and Q.

#### specifications

For TMS4C1024DJ electrical specifications, refer to the TMS4C1024 data sheet.


#### single-in-line package and components

PC substrate: 1,27  $\pm$  0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage


Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and solder plate on top of copper

## functional block diagram (TM024EAD9)



## functional block diagram (TM024GAD8)



# TM024EAD9 1,048,576 BY 9-BIT DYNAMIC RAM MODULE TM024GAD8 1,048,576 BY 8-BIT DYNAMIC RAM MODULE

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1)	–1 V to 7 V
Voltage range on VCC (see Note 1)	– 1 V to 7 V
Short circuit output current	50 mA
Power dissipation TM024GAD8	8 W
TM024EAD9	9 W
Operating free-air temperature range	0°C to 70°C
Ctorone temporature ronne	EE 0C +0 1E0 0C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
V <sub>CC</sub> Supply voltage	4.5	5	5.5	٧
VIH High-level input voltage	2.4		6.5	٧
V <sub>IL</sub> Low-level input voltage (see Note 2)	-1	_	0.8	٧
T <sub>A</sub> Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	DADAMETED TEST COMPITIONS		TM024EAD9-10		TM024EAD9-12		TM024E	AD9-15	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
l <sub>l</sub>	Input current (leakage)	$V_I = 0 \text{ V to } 6.5 \text{ V}, V_{CC} = 5 \text{ V},$ All other pins = 0 V to V <sub>CC</sub>		±10		± 10		± 10	μΑ
lo	Output current (leakage)	$V_O = 0$ V to $V_{CC}$ , $V_{CC} = 5.5$ V, $\overline{CAS}$ high		± 10		± 10		± 10	μΑ
ICC1	Read or write cycle current	Minimum cycle, V <sub>CC</sub> = 5.5 V		630		540		495	mA
ICC2	Standby current	After 1 memory cycle,  RAS and CAS high, V <sub>IH</sub> = 2.4 V		27		27		27	mA
Іссз	Average refresh current	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high		585	٠	495		450	mA
ICC4	Average page current	$t_{C(P)}$ = minimum, $V_{CC}$ = 5.5 V, RAS low, $\overline{CAS}$ cycling		405		315		270	mA

NOTE 1: All voltage values in this data sheet are with respect to VSS.

# TM024EAD9 1,048,576 BY 9-BIT DYNAMIC RAM MODULE TM024GAD8 1,048,576 BY 8-BIT DYNAMIC RAM MODULE

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER TEST CONDITIONS		TM024	GAD8-10	TM024GAD8-12	TM024GAD8-15	UNIT		
	PANAMETEN	TEST CONDITIONS	MIN MAX		MIN MAX	MIN MAX	ONIT	
Vон	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4		2.4	2.4	V	
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4	0.4	0.4	V	
lμ	Input current (leakage)	$V_1 = 0 \text{ V to } 6.5 \text{ V}, V_{CC} = 5 \text{ V},$ All other pins = 0 V to V <sub>CC</sub>		± 10	± 10	±10	μΑ	
10	Output current (leakage)	$V_0 = 0 \text{ V to V}_{CC}, V_{CC} = 5.5 \text{ V},$ $\overline{CAS}$ high		± 10	±10	±10	μΑ	
ICC1	Read or write cycle current	Minimum cycle, V <sub>CC</sub> = 5.5 V		560	480	440	mA	
ICC2	Standby current	After 1 memory cycle, $\overline{RAS}$ and $\overline{CAS}$ high, $V_{IH} = 2.4 \text{ V}$		24	24	24	mA	
Іссз	Average refresh current	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high		520	440	400	mA	
ICC4	Average page current	$t_{C(P)} = minimum, V_{CC} = 5.5 V,$ $\overline{RAS}$ low, $\overline{CAS}$ cycling		360	280	240	mA	



## capacitance over recommended supply voltage range and operating free-air temperature range, $f=1\,\text{MHz}$

	PARAMETER	TM024GAD8	TM024EAD9	UNIT
	PARAMETER	MIN MAX	MIN MAX	JUNII
C <sub>i(A)</sub>	Input capacitance, address inputs	48	54	pF
C <sub>i(D)</sub>	Input capacitance, data input	12	12	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	56	63	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input	12	12	pF
Co	Output capacitance	56	63	pF

NOTE 3:  $V_{CC}$  equal to 5.0 V  $\pm$  0.5 V and the bias on pins under test is 0.0 V.

#### MEMORY INTENSIVE MODULES

Surface Mount Technology (SMT) increases the density of board assemblies through use of much smaller components than traditional technology. Texas Instruments is offering the benefits of SMT through memory modules to increase memory density in customers' systems. For several years, TI has been producing catalog and custom single in-line packages (SIPs) and now is applying this standard technology to produce denser custom memory modules referred to as "Memory Intensive Modules" or "MIMs".

TI is a world leader in DRAM technology, including silicon design and processing, and in packaging techniques. By combining these, you can get the most cost-effective memory system solution in functionality, density, quality, and reliability. MIMs also can include other logic functions, such as drivers, decoders, or passive components, in addition to memory ICs.

SMT provides many benefits, but the most compelling is increased board density. The memory system portion of a computer or work station can be reduced by a factor of  $2.5 \times$  to  $3.5 \times$  by using SIPs or MIMs. At the same time, some improvements in electrical performance of the system can be executed due to shorter electrical signal paths. Because the assemblies are smaller, multilayer boards can be used without significantly increasing board cost.

Table 1 shows a comparison of through-hole vs. surface mount components at the 1 Meg density level. Because the larger silicon chip size requires a larger package body, there is little difference among the three common package types: DIP, ZIP, and SOJ. However, when the SOJ is used on a double-sided board, which is possible only with SMT, there is a two- to three-fold reduction in board area. The SOJ, used either single-sided or double-sided, is best when the criterion is minimum system volume.

Table 1. Component Density Comparison
1 MEG DRAM COMPONENTS


COMPONENT	X - Y COMP. PITCH (in.)	#COMP./SQ.IN.	BOARD THICKNESS W/COMP. (in.)
DIP	.4 × 1	2.5	.245
ZIP	.2 × 1.1	4.5	.412
SOJ: SS <sup>†</sup>	.4 × .7	3.6	.202
SOJ: DS <sup>†</sup>	.4 × .7	7	.342

- DS SMT OFFERS THE HIGHEST COMPONENT DENSITY
- SM BOARDS ALLOW BETTER SPACING AND COOLING IN SYSTEMS (BASED ON .5 IN. CENTERS BETWEEN BOARDS)
- † SS SINGLE SIDED, DS DOUBLE SIDED

MIMs offer the following benefits to the customer:

- 1. Higher level of integration
- 2. Custom form factors built with standard techniques
- 3. Fully tested and ready for use
- 4. Decreased system design and development time
- 5. Benefits of SMT without the start-up expense
  - . Easy upgrade path to the next density level
- Reduced inventory variety if same MIM used in several systems

MIMs extend the inherent benefits of SIPs and SMT to a higher level of integration and are ideal for system manufacturers with large memory requirements. A sample MIM is shown in Figure 1. This MIM provides 4 megabytes with a single-sided assembly or 8 megabytes with a double-sided assembly. Using proven design and production techniques, a custom product can be built with a standard, high-volume, cost-effective manufacturing process. TI will turn-key the design, layout, manufacturing, and testing of the module.



DRAM
CAPACITOR
COMPONENT PITCH
AREA (sq. in.)

TMS4C1024DJ 0.10-0.22  $\mu$ F (1206 Style) X = 0.425, Y = 0.800 18.80

Figure 1. Memory Intensive Modules

General Information	A Ders
Alternate Source Directories	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	25
EPROMs/PROMs/EEPROMs	MAN BERN
VLSI Memory Management Products	<b>7</b>
Military Products	8.1
Applications Information	9
Quality and Reliability	÷10:
Logic Symbols	<u>.</u> 1,1* <sup>*</sup>
Mechanical Data	<b>12</b>
ESD Guidelines	

SEPTEMBER 1986-REVISED APRIL 1988

•	Organization				2K	×	8
---	--------------	--	--	--	----	---	---

- Single 5-V Power Supply
- Pin Compatible with Existing 2K × 8 Bipolar/High-Speed CMOS EPROMs and PROMs
- All Inputs/Outputs TTL Compatible
- High Speed
- Max Access/Min Cycle Time

Vcc	±	5%
-----	---	----

'27C/PC291-3 '27C292-3 35 ns '27C/PC291 '27C292 45 ns '27C/PC291-5 '27C292-5 50 ns

## VCC ± 10%

'27C/PC291-35 '27C292-35 35 ns '27C/PC291-45 '27C292-45 45 ns '27C/PC291-50 '27C292-50 50 ns

- Low-Power CMOS Technology
- 3-State Output Buffers
- Low Power Dissipation (VCC = 5.25 V)
   Active . . . 394 mW Max
- Erasable
- 100% Pretestable


#### description

The TMS27C291 and TMS27C292 series are 16,384-bit, ultraviolet-light erasable, electrically programmable read-only memories. The TMS27PC291 series are 16.384-bit, one-time. electrically programmable read-only memories. These devices are fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external resistors. Each output can drive eight Series 74 TTL circuits without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The J and N dual-in-line packages are pin compatible with existing 24-pin bipolar PROMs and high speed EPROMs.

J	AND N	PACKAGE
	ITOP	V/E\A/\

A7[	1	$U_{24}$	□vcc
A6[	2	23	
A5	3	22	_A9
A4[	4	21	A10
A3[	5	20	
A2	6	19	S2 <sup>†</sup>
A1	7	18	ss†
AO	8	17	08
Q1[	9	16	<u> </u>
0.2	10	15	Q6
Q3 🖺	11	14	Q5
GND	12	13	ΠQ4

#### FN PACKAGE (TOP VIEW)



<sup>&</sup>lt;sup>†</sup>These pins have different pin assignments and functions in the program mode (see page 3).

#### READ MODE

PIN N	PIN NOMENCLATURE				
A0-A10	Address Inputs				
GND	Ground				
NC	No Connection				
Q1-Q8	Outputs				
₹1, S2, S3	Chip Selects				
Vcc	5-V Power Supply				

The TMS27C291 and TMS27C292 are offered in dual-in-line ceramic packages (J suffix). The TMS27C291 ceramic package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers. The TMS27C292 ceramic package is designed for insertion in mounting-hole rows on 15,24-mm (600-mil) centers.



The TMS27PC291 PROM is offered in dual-in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers. This version of the device is still in development, and the ADVANCE INFORMATION notices in this data sheet pertain to the N package devices. The TMS27PC291 PROM is also offered in a 28-lead plastic-leaded chip carrier (FN suffix) for surface mounting applications on solder lands on 1,27-mm (50-mil) centers.

All devices are guaranteed for operation from 0°C to 70°C.

#### operation

There are eight modes of operation for the TMS27C291, TMS27C292 and the TMS27PC291 as listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL or CMOS levels except for Vpp during programming (13.5 V).

						MODE					
FUNCTION	Read	Output Disable#	Output Disable <sup>#</sup>	Output Disable#	Program Verify	Program Inhibit	Fast Program	Blank Check Ones	Blank Check Zeros	Sign	ature
S1/V <sub>PP</sub> †	٧ <sub>IL</sub>	ViH	x‡	x	V <sub>PP</sub>	V <sub>PP</sub>	V <sub>PP</sub>	∨ <sub>IL(P)</sub> ¶	V <sub>IL(P)</sub>	V	'IL
S2/VFY†	V <sub>IH</sub>	×	VIL	х	V <sub>IL(P)</sub>	V <sub>IH(P)</sub>	V <sub>IH(P)</sub>	V <sub>IL(P)</sub>	V <sub>IH(P)</sub>	>	IН
S3/PGM†	VIH	×	×	VIL	V <sub>IH(P)</sub>	V <sub>IH(P)</sub>	V <sub>IL(P)</sub>	VH <sup>§</sup>	VH	VH	
Vcc	Vcc	Vcc	Vcc	vcc	vcc	Vсс	Vcc	vcc	Vcc	· V	22
A9	×	х	×	х	×	×	х	×	×	V <sub>PP</sub>	Vpp
A0	×	х	х	х	х	х	х	x	х	VIL	V <sub>IH</sub>
											DE
Q1-Q8	DOUT	HI-Z	HI-Z	HI-Z	DOUT	HI-Z	DIN	Ones	Zeros	MFG	DEV
										97	02

<sup>&</sup>lt;sup>†</sup>Pin assignment for program mode.

#### read/output disable

When the outputs of two or more of these devices are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a '27C291, '27PC291, or '27C292, a low-level signal is applied to  $\overline{S}1$  and a high-level signal is applied to S2 and S3. Any other combination of logic states on these three inputs will disable the outputs. Output data is accessed at pins Q1 through Q8.

#### latchup immunity

Latchup immunity is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.



X can be VIL or VIH.

 $<sup>{}^{\</sup>S}V_{H} = 12 V \pm 0.5 V.$ 

 $<sup>\</sup>P(P)$  = Programming mode.

<sup>#</sup>Output can be disabled using any of these three methods.

# erasure (TMS27C291-\_\_JL and TMS27C292-\_\_JL)

Before programming, the '27C291 or '27C292 is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). recommended minimum exposure dose (UV intensity × exposure time) is 25 watt-seconds per square centimeter. A typical 12 milliwatt-persquare-centimeter, filterless UV lamp will erase the device in 45 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the '27C291 or '27C292, the window should be covered with an opaque label.

#### programming mode pin functions

In the programming mode pins 18-20 on the dual-in-line packages or pins 22-24 on the plastic-leaded chip carrier no longer act as chip selects. Pin  $\overline{S}1$  becomes the Vpp power supply, pin S2 becomes the  $\overline{VFY}$  (verify) input, and pin S3 becomes the  $\overline{PGM}$  (program) input in the programming mode. Programming mode pin assignments and nomenclature are given in the figures to the right.

#### blank check mode

The '27C291 and '27C292 use a differential memory cell. This means that an unprogrammed device has ambiguous states in all address locations. Prior to programming, the blank check mode is used to verify that both sides of the differential cell are erased. The blank check mode is defined as S3 to VH and  $\overline{S}1$  to VIL. In this mode, S2 selects between blank check Os and 1s.


#### fast programming

Data is presented in parallel (eight bits) on pins Q1 through Q8. Once addresses and data are stable,  $\overline{PGM}$  is pulsed. The programming mode is achieved when Vpp = 13.5 V, VCC = 5.0 V, VFY = VIH,  $\overline{PGM}$  = pulsed VIL. More than one '27C291, '27C292, or '27PC291 can be programmed when the devices are connected in parallel. Locations can be programmed in any order, but it is recommended that all locations be programmed.

PROGRAMMING AND BLANK CHECK MODE PIN ASSIGNMENTS J AND N PACKAGES (TOP VIEW)

A7 [	1	$\cup_{24}$	□Vcc
A6 [	2	23	_A8
A5 [	3	22	]A9
A4 [	4	21	]A10
A3 [	5	20	
A2 [	6	19	VFY
A1 [	7	18	PGN
A0 [	8	17	]Q8
Q1 [	9	16	<b></b> 07
Q2 [	10	15	]Q6
<b>0</b> 3 [	11	14	<b>_</b> 05
GND [	12	13	]Q4

#### FN PACKAGE (TOP VIEW)



#### PROGRAM MODE

PIN N	PIN NOMENCLATURE					
A0-A10 Address Inputs						
GND	Ground					
NC	No Connection					
PGM	Program Input					
Q1-Q8	Outputs					
Vcc	5-V Power Supply					
VFŸ	Verify Input					
V <sub>PP</sub>	13.5-V Power Supply					



Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 0.1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied. If correct data is not read, an additional 0.1-millisecond pulse is applied up to a maximum X of 4. The Final programming pulse is 24X long. This sequence of programming and verification is performed at  $V_{CC}=5.0\ V$  and  $V_{CC}=13.5\ V$ . When the full Fast programming routine is complete, all bits are verified with  $V_{CC}=5\ V\pm10\%$  (see Figure 1).

#### program inhibit

Programming may be inhibited by maintaining a high-level input on the PGM pin.

#### program verify

Programmed bits may be verified with Vpp = 13.5 V when  $\overline{VFY}$  = V<sub>IL</sub> and  $\overline{PGM}$  = V<sub>IH</sub>.

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0, i.e., A0 = V<sub>IL</sub> accesses the manufacturer code; A0 = V<sub>IH</sub> accesses device code. All other addresses must be held at V<sub>IL</sub>. Each byte possesses odd parity on bit Q8. The manufacturer code for these devices is 97, and the device code is 02.





FIGURE 1. FAST PROGRAMMING FLOWCHART



# logic symbols†



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J and N packages.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ‡

Supply voltage range, VCC (see Note 1)	– 0.6 V to 7 V
Supply voltage range, Vpp (programming mode)	0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9 and S3	0.6 V to 6.5 V
A9 and S3	0.6 V to 14 V
Output voltage range (see Note 1)	6 V to V <sub>CC</sub> + 1 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>\*</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

#### recommended operating conditions

			'27C291 '27C292 '27C291 '27C292 '27C291 '27C292	-3, '27P( -3 -5, '27P(	2291-3	'27C291-3 '27C292-3 '27C291-4 '27C292-4 '27C291-5 '27C292-5	5 5, '27PC 5 0, '27PC	291-45	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.75	5	5.25	4.5	5	5.5	V
VIH	High-level input	TTL	2		V <sub>CC</sub> + 1	2		V <sub>CC</sub> +1	v
*IH	voltage (see Note 2)	CMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	ľ
V <sub>IH(P)</sub>	High-level input voltage (see Note 2)	Programming	3		V <sub>CC</sub> +1	3		V <sub>CC</sub> +1	v
V	Low-level input	TTL	-0.5		0.8	-0.5		0.8	v
VIL	voltage (see Note 2)	CMOS	-0.5	-	GND + 0.2	-0.5		GND+0.2	1 °
V <sub>IL(P)</sub>	Low-level input voltage (see Note 2)	Programming	-0.5		0.4	-0.5		0.4	٧
TA	Operating free-air tem	perature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only. These are absolute voltages with respect to device ground pin and include all overshoot due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

#### electrical characteristics over full ranges of recommended operating conditions

	PARAMETER			TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
νон	High-level outpu	t voltag	9	I <sub>OH</sub> = -4 mA		2.4			V
VOL	Low-level outpu	t voltage	)	I <sub>OL</sub> = 16 mA				0.4	V
1.	Input current (leakage)		All inputs except \$1	V <sub>I</sub> = 0 V to 5.5 V			1	±10	_
l)			<u>S</u> 1	$\overline{S}1 = 0 \text{ V to } 5.5 \text{ V}$	S1 = 0 V to 5.5 V			±10	μΑ
10	Output current (	leakage)		$V_0 = 0 V \text{ to } V_{CC}$			1	± 10	μΑ
Ірр	Vpp programmir	ng curre	nt	V <sub>PP</sub> = 13.5 V				50	mA
		'27C2	91-3, '27PC291-3	V 5 25 V	t <sub>C</sub> = dc		15	35	A
		'27C2	92-3	$V_{CC} = 5.25 V$	t <sub>C</sub> = min		40	75	mA
		'27C2	91-35, '27PC291-35		t <sub>C</sub> = dc		15	35	mA
		'27C2	92-35	$V_{CC} = 5.5 V$	t <sub>C</sub> = min		40	75	
		′27C2	91, '27PC291	V F 2F V	t <sub>C</sub> = dc		15	35	
	Supply current	'27C2	92	V <sub>CC</sub> = 5.25 V	t <sub>C</sub> = min		35	60	mA
ıcc	(see Note 3)	'27C2	91-45, '27PC291-45	F.F.V	t <sub>C</sub> = dc		15	35	mA
		′27C2	92-45	$V_{CC} = 5.5 V$	t <sub>C</sub> = min		35	60	
		'27C2	91-5, '27PC291-5		t <sub>C</sub> = dc		15	35	
		'27C2	92-5	$V_{CC} = 5.25 V$	t <sub>c</sub> = min		30	55	mA
		'27C2	91-50, '27PC291-50	0	t <sub>C</sub> = dc		15	35	
	ļ	'27C2	92-50	$V_{CC} = 5.5 V$	t <sub>C</sub> = min		30	55	mA

<sup>&</sup>lt;sup>†</sup>Typical I<sub>CC</sub> is measured at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$  and CMOS input levels.

NOTE 3: Assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, and addresses toggling between 0 V and 3 V.



# capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 \text{ MHz}^{\dagger}$

	PARAME	TER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
Ci	Innut canacitance	All inputs except \$1	V <sub>I</sub> = 0 V, f = 1 MHz		8	10	pF
C <sub>i</sub> Input capacitance		<u>\$</u> 1	V <sub>I</sub> = 0 V, f = 1 MHz		16	20	pF
Co Output capacitance			V <sub>O</sub> = 0 V, f = 1 MHz		12	15	pF

<sup>&</sup>lt;sup>†</sup>Capacitance measurements are made on a sample basis only.

# switching characteristics over full ranges of recommended operating conditions (see Notes 3 and 4 and Figure 2)

PARAMETER		′27C292-3	5, '27PC291-35	'27C291, '27PC291 '27C292 '27C291-45, '27PC291-45 '27C292-45		'27C291-5, '27PC291-5 '27C292-5 '27C291-50, '27PC291-50 '27C292-50		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>a(A)</sub>	Access time from address		35		45		50	ns	
ten(S1)	Enable time from \$1		25		35		35	ns	
t <sub>en(S2)</sub>	Enable time from S2		25		35		35	ns	
ten(S3)	Enable time from S3		25		35		35	ns	
tdis	Disable time from \$1, \$2, \$3	0	25	0	35	0	35	ns	
t <sub>V</sub> (A)	Output valid time	0		0		0		ns	

NOTES: 3. Assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, and addresses toggling between 0 V to 3 V.

4. Minimum cycle time is equal to maximum access time.

#### recommended timing requirements for programming

		N	IN NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration		.1	0.4	ms
tw(FPGM)	Final program pulse duration		.4	9.6	ms
t <sub>su(A)</sub>	Address setup time		1		μS
t <sub>su(VPP)</sub>	Vpp setup time		1		μS
t <sub>su(VFY)</sub>	VFY setup time		1	_	μS
tdis(VFY)	Output disable time from VFY		0	35	ns
ten(VFY)	Output enable time from VFY			35	ns
t <sub>su(D)</sub>	Data setup time		1		μS
th(A)	Address hold time		0		μS
th(D)	Data hold time		1		μS





 $<sup>^{\</sup>ddagger}$ Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.

#### supply current vs operating frequency

	PARAMETER	TEST CONDITIONS	TYP† MAX‡		
	0 Hz ≤ f ≤ 1 MHz	15	35	mA	
	C b. a	f = 10 MHz	25	50	mA
1CC	Supply current	f = 20 MHz	32	60	mA
		f = 30 MHz	40	75	mA

#### SUPPLY CURRENT





f-Operating Frequency-MHz

 $<sup>^\</sup>dagger Typical\, I_{CC}$  is measured at  $V_{CC}=5\, V, T_A=25\, ^\circ C$  and CMOS inputs levels.  $^\dagger Maximum\, I_{CC}$  is measured at  $V_{CC}=5.5\, V, T_A=0\, ^\circ C$  and CMOS input levels.

## PARAMETER MEASUREMENT INFORMATION






FIGURE 2. OUTPUT LOAD CIRCUIT

## read cycle timing




## program cycle timing



 $<sup>^{\</sup>dagger}$ Programming levels for  $V_{IH}$  and  $V_{IL}$ .

# TMS2732A 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

AUGUST 1983-REVISED FEBRUARY 1988



- N-Channel Silicon-Gate Technology
- PEP4 Version Available with 168 Hour Burn-In, and Extended Guaranteed Operating Temperature Range from -10°C to 85°C (TMS2732A-\_\_JP4)

# PIN NOMENCLATURE A0-A11 Address Inputs E Chip Enable G/Vpp Output Enable/21 V GND Ground Q1-Q8 Outputs VCC 5-V Power Supply

#### description

The TMS2732A is an ultraviolet light-erasable, electrically programmable read-only memory. It has 32,768 bits organized as 4,096 words of 8-bit length. The TMS2732A only requires a single 5-volt power supply with a tolerance of  $\pm 5\%$ .

The TMS2732A provides two output control lines: Output Enable  $(\overline{G}/Vpp)$  and Chip Enable  $(\overline{E})$ . This feature allows the  $\overline{G}/Vpp$  control line to eliminate bus contention in multibus microprocessor systems. The TMS2732A has a power-down mode that reduces maximum power dissipation from 657 mW to 158 mW when the device is placed on standby.

This EPROM is supplied in a 24-pin dual-in-line ceramic package and is designed for operation from  $0^{\circ}$ C to  $70^{\circ}$ C. The TMS2732A is also offered in the PEP4 version with an extended guaranteed operating temperature range of  $-10^{\circ}$ C to  $85^{\circ}$ C and 168 hour burn-in (TMS2732A-\_ \_JP4).

# 32.768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

#### operation

The six modes of operation for the TMS2732A are listed in the following table.

FUNCTION	MODE									
FUNCTION - (PINS)	Read	Output Disable	Power Down (Standby)	Program	Program Verification	Inhibit Programming				
Ē (18)	VIL	x <sup>†</sup>	ViH	VIL	VIL	VIH				
G/V <sub>PP</sub> (20)	V <sub>IL</sub>	VIH	χ <sup>†</sup>	21 V	VIL	21 V				
V <sub>CC</sub> (24)	5 V	5 V	5 V	5 V	5 V	5 V				
Q1-Q8 (9 to 11, 13 to 17)	Q	HI-Z	HI-Z	D	a	HI-Z				

 $<sup>^{\</sup>dagger}X = V_{IH} \text{ or } V_{IL}$ 

#### read/output disable

The two control pins ( $\overline{E}$  and  $\overline{G}/Vpp$ ) must have low-level TTL signals in order to provide data at the outputs. Chip enable  $(\overline{E})$  should be used for device selection. Output enable  $(\overline{G}/Vpp)$  should be used to gate data to the output pins.

#### power down

The power-down mode reduces the maximum power dissipation from 657 mW to 158 mW. A TTL high-level signal applied to E selects the power-down mode. In this mode, the outputs assume a high-impedance state, independent of G/Vpp.

#### erasure

The TMS2732A is erased by exposing the chip to shortwave ultraviolet light that has a wavelength of 253.7 nanometers (2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. The lamp should be located about 2.5 centimeters (1 inch) above the chip during erasure. After erasure, all bits are at a high level. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS2732A, the window should be covered with an opaque label.

#### programming

Note that the application of a voltage in excess of 22 V to G/Vpp may damage the TMS2732A.

After erasure (all bits in logic 1 state), logic 0s are programmed into the desired locations. A logic 0 can only be erased by ultraviolet light. In the program mode,  $\overline{G}/Vpp$  is taken from a TTL low level to 21 V and data to be programmed are applied in parallel to output pins Q1-Q8. The location to be programmed is addressed. Once data and addresses are stable, a 10-millisecond TTL low-level pulse is applied to E. The maximum width of this pulse is 11 milliseconds. The programming pulse must be applied at each location that is to be programmed. Locations may be programmed in any order.

Several TMS2732As can be programmed simultaneously by connecting them in parallel and following the programming sequence previously described.

#### program inhibit

The program inhibit is useful when programming multiple TMS2732As connected in parallel with different data. Program inhibit can be implemented by applying a high-level signal to E of the device that is not to be programmed


#### program verify

After the EPROM has been programmed, the programmed bits should be verified. To verify bit states,  $\overline{G}/Vpp$ and E are set to VII.



# TMS2732A 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

## logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, VCC	-0.3 V to 7 V
Supply voltage range, VPP	$-0.3\ V$ to 22 $V$
Input voltage range (except program)	$-0.3$ to 7 V
Output voltage range	0.3 V to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## TMS2732A 32.768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

#### recommended operating conditions

	PARAMETER	MIN	NOM MAX	UNIT
Vcc	Supply voltage (see Note 1)	4.75	5 5.25	٧
VPP	Supply voltage (see Note 2)		Vcc	٧
ViH	High-level input voltage	2	V <sub>CC</sub> +1	V
VIL	Low-level input voltage	-0.1	0.8	٧
TA	Operating free-air temperature	0	70	°C

NOTES: 1. V<sub>CC</sub> must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or V<sub>CC</sub> is applied.

Vpp can be connected to V<sub>CC</sub> directly (except in the program mode). V<sub>CC</sub> supply current in this case would be I<sub>CC</sub> + Ipp.
During programming, Vpp must be maintained at 21 V (±0.5 V).

#### electrical characteristics over full ranges of recommended operating conditions

PARAMETER		TEST CONDITIONS	MIN MAX	UNIT
Vон	High-level output voltage	$I_{OH} = -400 \mu\text{A}$	2.4	V
VOL	Low-level output voltage	I <sub>OL</sub> = 2.1 mA	0.45	V
<u> </u>	Input current (leakage)	V <sub>I</sub> = 0 V to 5.25 V	±10	μΑ
10	Output current (leakage)	$V_0 = 0.4 \text{ V to } 5.25 \text{ V}$	±10	μΑ
ICC1	V <sub>CC</sub> supply current (standby)	Ē at VIH, G/Vpp at VIL	30	mA
ICC2	V <sub>CC</sub> supply current (active)	E and G/Vpp at V <sub>IL</sub>	125	mA

# capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 \text{ MHz}^{\dagger}$

PARAMETER			TEST CONDITIONS	TYP‡	MAX	UNIT
Ci	Innut conscitance	All except G/Vpp	V1 = 0 V	6	9	pF
4	Input capacitance	G/V <sub>PP</sub>	V  = 0 V		20	ρı
Co	Output capacitance		V <sub>O</sub> = 0 V	8	12	pF

<sup>&</sup>lt;sup>†</sup>These parameters are tested on sample basis only.

# switching characteristics over recommended supply voltage range and operating free-air temperature range

	DADAMETED	TEST	TMS2732A-17		TMS2732A-20		TMS2732A-25		TMS2732A-45		UNIT
PARAMETER		CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
ta(A)	Access time from address	C <sub>L</sub> = 100 pF,		170		200		250		450	ns
t <sub>a(E)</sub>	Access time from E	1 Series 74		170		200		250		450	ns
t <sub>en(G)</sub>	Output enable time from G/Vpp	TTL load,		65		70		100		150	ns
t <sub>dis</sub> †	Output disable time from E or G, whichever occurs first	$t_r \le 20 \text{ ns},$ $t_f \le 20 \text{ ns},$	0	60	0	60	0	85	0	130	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}/V_{PP}$ , whichever occurs first	Gee Figure 1 and Note 3	0		0		0		0		ns

NOTE 3: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output reference levels are 0.8 V and 2.0 V.

<sup>†</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled, not 100% tested.



<sup>&</sup>lt;sup>‡</sup>Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.

## TMS2732A 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

# recommended conditions for programming, TA = 25 °C (see Note 4)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	٧
Vpp	Supply voltage	20.5	21	21.5	٧
VIH	High-level input voltage	2		V <sub>CC</sub> +1	V
VIL	Low-level input voltage	-0.1		0.8	٧
tw(E)	E pulse duration	9	10	11	ms
t <sub>su(A)</sub>	Address setup time	2			μS
t <sub>su(D)</sub>	Data setup time	2			μs
t <sub>su</sub> (VPP)	G/Vpp setup time	2			μS
th(A)	Address hold time	0			μs
th(D)	Data hold time	2			μS
th(VPP)	G/V <sub>PP</sub> hold time	2			μs
t <sub>rec(PG)</sub>	G/Vpp recovery time	2			μS
t <sub>r(PG)G</sub>	G/Vpp rise time during programming	50			ns
tEHD	Delay time, data valid after E low			1	μs

NOTE 4: When programming the TMS2732A, connect a 0.1 μF capacitor between G/Vpp and GND to suppress spurious voltage transients which may damage the device.

# programming characteristics, T<sub>A</sub> = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage		2		V <sub>CC</sub> +1	V
V <sub>IL</sub>	Low-level input voltage		-0.1		0.8	٧
Vон	High-level output voltage (verify)	I <sub>OH</sub> = -400 μA	2.4			V
VOL	Low-level output voltage (verify)	I <sub>OL</sub> = 2.1 mA			0.45	٧
lj	Input current (all inputs)	VI = VIL or VIH			10	μΑ
lpp	Supply current	E = VIL, G = Vpp		- 4.	50	mA
1CC	Supply current				125	mA
tdis(PR)	Output disable time		 0		130	ns

#### PARAMETER MEASUREMENT INFORMATION






FIGURE 1. TYPICAL OUTPUT LOAD CIRCUIT

## AC testing input/output wave forms




A.C. testing inputs are driven at 2.4 V for logic 1 and 0.4 V for logic 0. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 for both inputs and outputs.

## read cycle timing




#### standby mode



NOTE 3: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2.0 V.



## program cycle timing



NOTE 3: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2.0 V.

# TMS27C32 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC32 32,768-BIT PROGRAMMABLE READ-ONLY MEMORY

**MAY 1988** 

This Data Sheet is Applicable to All TMS27C32s and TMS27PC32s Symbolized with Code "A" as Described on Page 12.

- Organization . . . 4K × 8
- 0 Single 5-V Power Supply
- Pin Compatible with Existing 32K MOS ROMs, PROMs, and EPROMs
- **JEDEC Standard Pinout**
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Times

V <sub>CC</sub> ± 10%	
'27C32-10	100 ns
'27C/PC32-12	120 ns
'27C/PC32-15	150 ns
'27C/PC32-20	200 ns
'27C/PC32-25	250 ns
	'27C32-10 '27C/PC32-12 '27C/PC32-15 '27C/PC32-20

- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming or Fast Programming Algorithms
- 3-State Output Buffers

data and other specifications are subject to change

without notice.

- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines

J & N PACKAGE										
(TOP VIEW)										
A7 A6 A5 A4 A3 A2 A1 A0 Q1 Q2 Q3	1 2 3 4 5 6 7 8 9 10 11	24   23   22   21   20   19   18   17   16   15   14   2	V <sub>CC</sub> A8 A9 A11 G/V <sub>PP</sub> A10 E Q8 Q7 Q6 Q5 Q4							
GND	$\frac{12}{}$	13	4							

PIN NOMENCLATURE						
A0-A11	Address Inputs					
Ē	Chip Enable					
$\overline{G}/V_{PP}$	Output Enable/12-13 V					
	Programming Power Supply					
GND	Ground					
Q1-Q8	Outputs					
Vcc	5-V Power Supply					

- Low Power Dissipation (VCC = 5.25 V)
  - Active . . . 132 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- PEP4 Version Available with 168 Hour Burn-In, and also Extended Guaranteed Operating Temperature Ranges

#### description

The TMS27C32 series are 32,768-bit ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC32 series are 32,768-bit, one-time, electrically programmable read-only memories.

These devices are fabricated using power saving CMOS technology for high-speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C32 and the TMS27PC32 are pin compatible with 24-pin 32K MOS ROMs, PROMs, and EPROMs.

The TMS27C32 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C32 is available with two guaranteed temperature ranges of 0°C to 70°C and -40°C to 85°C (TMS27C32-\_ \_JL and TMS27C32-\_ \_JE, respectively). The TMS27C32 is also offered with 168 hour burn-in on both temperature ranges (TMS27C32-\_ \_JL4 and TMS27C32-\_ \_JE4, respectively). (See table on page 2).



# TMS27C32 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC32 32.768-BIT PROGRAMMABLE READ-ONLY MEMORY

The TMS27PC32 PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC32 is guaranteed for operation from  $0^{\circ}$ C to  $70^{\circ}$ C (NL suffix).

All package styles conform to JEDEC standards.

EPROM	TEMPERAT	R OPERATING URE RANGES PEP4 BURN-IN	SUFFIX FOR PEP4  168 ± 8 HR. BURN-IN  VS TEMPERATURE RANGES			
	0°C to 70°C	-40°C to 85°C	0°C to 70°C	-40°C to 85°C		
TMS27C32-XXX	JL	JE	JL4	JE4		

These 32K EPROMs and PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 12-13 V supply is needed for programming. All programming signals are TTL level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. Fast programming uses a Vpp of 12.5 V and a VCC of 6.0 V for a nominal programming time of two minutes. SNAP! Pulse programming uses a Vpp of 13.0 V and a VCC of 6.5 V for a nominal programming time of 1 second. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

#### operation

There are seven modes of operation listed in the following table. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V for Fast, or 13.0 V for SNAP! Pulse) and 12 V on A9 for signature mode.

FUNCTION	JNCTION MODE									
(PINS)	Read	Output Disable	Standby	Programming	Verify	Program Inhibit		ature ode		
ቼ (18)	VIL	VIL	VIH	V <sub>IL</sub>	VIL	VIH	V	'IL		
G/V <sub>PP</sub> (20)	VIL	VIH	Χ <sup>†</sup>	V <sub>PP</sub>	VIL	V <sub>PP</sub>	V	İL		
V <sub>CC</sub> (24)	Vcc	Vcc	vcc	Vcc	VCC	Vcc	V	oc		
A9 (22)	×	х	×	×	×	×	VH <sup>‡</sup>	VH <sup>‡</sup>		
A0 (8)	×	х	×	×	х	×	VIL	VIH		
Q1-Q8	1						CC	DE		
(9-11,	POUT	· HI-Z	HI-Z	DIN	DOUT	HI-Z	MFG	DEVICE		
13-17)		1		1			97	08		

<sup>&</sup>lt;sup>†</sup>X Can be V<sub>IL</sub> or V<sub>IH</sub>.

 $<sup>^{\</sup>ddagger}V_{H} = 12 \ V \pm 0.5 \ V.$ 

# TMS27C32 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC32 32,768-BIT PROGRAMMABLE READ-ONLY MEMORY

#### read/output disable

When the outputs of two or more TMS27C32s or TMS27PC32s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$ /Vpp pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8.

#### latchup immunity

Latchup immunity on the TMS27C32 and TMS27PC32 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001; "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family," available through TI Field Sales Offices.

#### power down

Active I<sub>CC</sub> current can be reduced from 30 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C32)

Before programming, the TMS27C32 EPROM is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). EPROM erasure before programming is necessary to assure that all bits are in the logic 1 (high) state. Logic Os are programmed into the desired locations. A programmed logic 0 can be erased only by ultraviolet light. The recommended minimum ultraviolet light exposure dose (UV intensity × exposure time) is 15 watt-seconds per square centimeter. A typical 12-milliwatt-per-square-centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C32, the window should be covered with an opaque label.

#### initializing (TMS27PC32)

The one-time programmable TMS27PC32 PROM is provided with all bits in the logic 1 state, then logic 0s are programmed into the desired locations. Logic 0s programmed into a PROM cannot be erased.

#### SNAP! Pulse programming

The 32K EPROM and PROM can be programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which can reduce programming time to a nominal of one second. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overline{E}$  is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds ( $\mu$ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100  $\mu$ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $\overline{G}/Vpp = 13.0 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ , and  $\overline{E} = V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified when  $V_{CC} = 5 \text{ V}$ ,  $\overline{G}/Vpp = V_{IL}$ , and  $\overline{E} = V_{IL}$ .



# TMS27C32 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC32 32.768-BIT PROGRAMMABLE READ-ONLY MEMORY

#### fast programming

The 32K EPROM and PROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming, data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overline{E}$  is pulsed. The programming mode is achieved when  $\overline{G}/Vpp = 12.5 \text{ V}$ ,  $V_{CC} = 6.0 \text{ V}$ , and  $\overline{E} = V_{|L}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Fast programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC} = 6.0 \text{ V}$  and  $\overline{G}/V_{PP} = 12.5 \text{ V}$ . When the full Fast programming routine is complete, all bits are verified when  $V_{CC} = \overline{G}/V_{PP} = 5 \text{ V}$ .

#### program inhibit

Programming may be inhibited by maintaining a high level input on the E pin.

#### program verify

Programmed bits may be verified when  $\overline{G}/Vpp$  and  $\overline{E} = V_{II}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 22) is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0 (pin 8); i.e., A0 = V<sub>IL</sub> accesses the manufacturer code which is output on Q1-Q8; A0 = V<sub>IL</sub> accesses the device code which is output on Q1-Q8. All other addresses must be held at V<sub>IL</sub>. Each byte possesses odd parity on bit Q8. The manufacturer code for these devices is 97, and the device code is 08.



# TMS27C32 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC32 32,768-BIT PROGRAMMABLE READ-ONLY MEMORY




FIGURE 1. SNAP! PULSE PROGRAMMING FLOWCHART








FIGURE 2. FAST PROGRAMMING FLOWCHART



# TMS27C32 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC32 32,768-BIT PROGRAMMABLE READ-ONLY MEMORY

## logic symbols†





<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, VCC (see Note 1)	6 V to 7 V
Supply voltage range, Vpp (see Note 1)	V to 14 V
Input voltage range (see Note 1): All inputs except A90.6 \	V to 6.5 V
A9 – 0.6 V	to 13.5 V
Output voltage range (see Note 1)	/cc + 1 V
Operating free-air temperature range ('27C32JL and JL4; '27PC32NL) 0°	C to 70°C
Operating free-air temperature range ('27C32JE and JE4)	'C to 85°C
Storage temperature range	to 150°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

<sup>\*</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# TMS27C32 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC32 32.768-BIT PROGRAMMABLE READ-ONLY MEMORY

#### recommended operating conditions

			'27C32-100 '27C/PC32-120 '27C/PC32-150 '27C/PC32-2 '27C/PC32			'27C32-10 '27C/PC32-12 '27C/PC32-15 '27C/PC32-20 '27C/PC32-25			UNIT
				NOM	MAX	MIN	NOM	MAX	l
V <sub>CC</sub> Supply voltage	Read mode (see No	ote 2)	4.75	5	5.25	4.5	5	5.5	
	Fast programming algorithm SNAP! Pulse programming algorithm		5.75	6	6.25	5.75	6	6.25	٧
			6.25	6.5	6.75	6.25	6.5	6.75	
G/V <sub>PP</sub> Supply voltage	Fast programming algorithm SNAP! Pulse programming algorithm		12	12.5	13	12	12.5	13	v
			12.75	13	13.25	12.75	13	13.25	· ·
V <sub>IH</sub> High-level input	High-level input voltage TTL CMOS	TTL	2		V <sub>CC</sub> +1	2		V <sub>CC</sub> +1	V
		CMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	ľ
V. Levelevelie	Low-level input voltage	TTL	-0.5		0.8	-0.5		0.8	v
V <sub>IL</sub> Low-level input	CMOS		-0.5	·	0.2	-0.5	-	0.2	, v
TA Operating free-air temperature (See table, page 2)			(See table, page 2) (See			(See ta	ole, pag	°C	

NOTE 2: VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or Vcc is applied.

#### electrical characteristics over full ranges of recommended operating conditions

PARAMETER			TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>OH</sub> High-level output voltage		I <sub>OH</sub> = -2.5 mA	3.5			V	
		I <sub>OH</sub> = -20 μA	V <sub>CC</sub> -0.	1		V	
		I <sub>OL</sub> = 2.1 mA			0.4	V	
VOL	Low-level output voltage		I <sub>OL</sub> = 20 μA			0.1	V
=	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V			± 1	μΑ
<u>-</u> 0	Output current (leakage)		$V_O = 0 V \text{ to } V_{CC}$			± 1	μΑ
lpp	G/Vpp supply current (during program pulse)		$\overline{G}/V_{PP} = 13 V$		35	50	mA
lCC1	V <sub>CC</sub> supply current	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		250	500	μА
1001	(standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>		100	250	μΑ
	ICC2 VCC supply current (active)		V <sub>CC</sub> = 5.5 V, E = V <sub>IL</sub> ,				
ICC2			t <sub>cycle</sub> = minimum cycle time, outputs open		10	25	mA

<sup>&</sup>lt;sup>†</sup>Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.

#### capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 MHz^{\ddagger}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	$V_I = 0 V, f = 1 MHz$		6	10	pF
C <sub>o</sub>	Output capacitance	V <sub>0</sub> = 0 V, f = 1 MHz		10	14	pF

<sup>&</sup>lt;sup>†</sup>Typical values are at  $T_A = 25$  °C and nominal voltages.



<sup>\*</sup>Capacitance measurements are made on sample basis only.

# TMS27C32 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC32 32,768-BIT PROGRAMMABLE READ-ONLY MEMORY

## switching characteristics over full ranges of recommended operating conditions (see Notes 3 and 4)

PARAMETER		TEST CONDITIONS (SEE NOTES 3 AND 4)	'27C32-100 '27C32-10		'27C/PC32-120 '27C/PC32-12		'27C/PC32-150 '27C/PC32-15		UNIT
		(SEE NOTES S AND 4)	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>a(A)</sub>	Access time from address			100		120		150	ns
ta(E)	Access time from chip enable			100		120		150	ns
t <sub>en</sub> (G)	Output enable time from G/Vpp	C <sub>L</sub> = 100 pF,		50		55		75	ns
<sup>‡</sup> dis	Output disable time from $\overline{G}/V_{PP}$ or $\overline{E}$ , whichever occurs first <sup>†</sup>	1 Series 74 TTL Load, Input t <sub>r</sub> ≤20 ns,	0 ,	40	0	45	0	60	ns
t <sub>v(A)</sub>	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}/Vpp$ , whichever occurs first <sup>†</sup>	Input t <sub>f</sub> ≤20 ns	0		0		0		ns

	PARAMETER	TEST CONDITIONS (SEE NOTES 3 AND 4)	'27C/P0		'27C/P	UNIT	
		(SEE NOTES S AND 4)	MIN	MAX	MIN	MAX	
t <sub>a(A)</sub>	Access time from address			200		250	ns
ta(E)	Access time from chip enable	C <sub>L</sub> = 100 pF,		200		250	ns
ten(G)	Output enable time from G/Vpp	1 Series 74 TTL Load,		75		100	ns
<sup>t</sup> dis	Output disable time from $\overline{G}/V_{PP}$ or $\overline{E},$ whichever occurs first $^{\dagger}$	Input t <sub>r</sub> ≤20 ns, Input t <sub>f</sub> ≤20 ns	0	60	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}/Vpp$ , whichever occurs first $^{\dagger}$		0		0		ns

<sup>&</sup>lt;sup>†</sup>Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

# switching characteristics for programming: $V_{CC}=6$ V and $\overline{G}/Vpp=12.5$ V (Fast) or $V_{CC}=6.50$ V and $\overline{G}/Vpp=13.0$ V (SNAP! Pulse), $T_A=25$ °C (see Note 3)

	PARAMETER	MIN	NOM	MAX	UNIT
tdis(G)	Output disable time from $\overline{G}/Vpp$	0		130	ns
ten(G)	Output enable time from G/Vpp			150	ns

NOTES: 3. For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference page 11).

4. Common test conditions apply for tdis except during programming.



# ADVANCE INFORMATION

# TMS27C32 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC32 32,768-BIT PROGRAMMABLE READ-ONLY READ-ONLY MEMORY

recommended timing requirements for programming:  $V_{CC}=6$  V and  $\overline{G}/V_{PP}=12.5$  V (Fast) or  $V_{CC}=6.50$  V and  $\overline{G}/V_{PP}=13.0$  V (SNAP! Pulse),  $T_{A}=25$  °C (see Note 3)

			MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	Fast programming algorithm	0.95	1	1.05	ms
-W(IFGIVI)		SNAP! Pulse programming algorithm	95	100	105	μs
tw(FPGM)	Final pulse duration	Fast programming only	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time		2			μS
t <sub>su(D)</sub>	Data setup time		2			μs
t <sub>su(VPP)</sub>	G/Vpp setup time		2			μs
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time		2			μs
t <sub>h(A)</sub>	Address hold time		0			μS
th(D)	Data hold time		2			μs
th(VPP)	G/Vpp hold time		2			μS
trec(PG)	G/Vpp recovery time		2	-		μS
tEHD	Data valid from E low				1	μS
tr(PG)G	G/Vpp rise time		50			ns

NOTE 3: For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference page 11).



## PARAMETER MEASUREMENT INFORMATION






FIGURE 3. OUTPUT LOAD CIRCUIT

## AC testing input/output wave forms




A.C. testing inputs are driven at 2.4 V for logic 1 and 0.4 V for logic 0. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 for both outputs.

## read cycle timing



# TMS27C32 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC32 32.768-BIT PROGRAMMABLE READ-ONLY MEMORY



 $^{\dagger}$ tdis(G) is a characteristic of the device but must be accommodated by the programmer.  $^{\ddagger}$ 12.5 V  $\overline{G}$ /Vpp and 6.0 V V<sub>CC</sub> for Fast programming; 13.0 V  $\overline{G}$ /Vpp and 6.50 V V<sub>CC</sub> for SNAP! Pulse programming.

-t<sub>su(VCC)</sub>-=

w(IPGM)

tw(FPGM)


## device symbolization

vcc

This data sheet is applicable to all TI TMS27C32 CMOS EPROMs and TMS27PC32 CMOS PROMs with the data sheet revision code "A" as shown below.


Vcc<sup>‡</sup>


Vcc







# TMS27C32 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC32 32,768-BIT PROGRAMMABLE READ-ONLY MEMORY







STANDBY SUPPLY CURRENT









Vcc

 $V_{PP}$ 

5-V Power Supply 21-V Power Supply

JULY 1983 - REVISED MARCH 1988

<ul> <li>Organization 8192K × 8</li> <li>Single 5-V Power Supply</li> <li>Pin Compatible with Existing 64K EPROMs</li> <li>All Inputs and Outputs are TTL Compatible</li> <li>Max Access/Min Cycle Time TMS2764-17 170 ns TMS2764-20 200 ns TMS2764-25 250 ns TMS2764-25 450 ns</li> <li>Low Standby Power Dissipation 184 mW (Maximum)</li> <li>JEDEC Approved Pinout</li> <li>21-V Power Supply Required for Programming</li> </ul>	J PACKAGE (TOP VIEW)  VPP
<ul> <li>Fast Programming Algorithm</li> <li>N-Channel Silicon-Gate Technology</li> <li>PEP4 Version Available with 168 Hour Burn-in and Guaranteed Operating Temperature Range from - 10 °C to 85 °C (TMS2764JP4)</li> </ul>	PIN NOMENCLATURE  A0-A12 Address Inputs  E Chip Enable  G Output Enable  GND Ground  NC No Connection  PGM Program  Q1-Q8 Outputs

#### description

The TMS2764 is an ultraviolet-light erasable, electrically programmable read-only memory. It has 65,536 bits organized as 8,192 words of

8-bit length. The TMS2764 only requires a single 5-volt power supply with a tolerance of  $\pm 5\%$ .

The TMS2764 provides two output control lines: Output Enable  $(\overline{G})$  and Chip Enable  $(\overline{E})$ . This feature allows the  $\overline{G}$  control line to eliminate bus contention in microprocessor systems. The TMS2764 has a power-down mode that reduces maximum power dissipation from 150 mA to 35 mA when the device is placed on standby.

This EPROM is supplied in a 28-pin, 15,2-mm (600-mil) dual-in-line ceramic package and is designed for operation from 0°C to 70°C. The TMS2764 is also offered in the PEP4 version with an extended guaranteed operating temperature range of -10°C to 85°C and 168 hour burn-in (TMS2764-\_\_JP4).

## operation

The six modes of operation for the TMS2764 are listed in the following table.

FUNCTION				MODE		
FUNCTION (PINS)	Read	Output Disable	Power Down (Standby)	Fast Programming	Program Verification	Inhibit Programming
Ē (20)	V <sub>IL</sub>	χ <sup>†</sup>	VIH	VIL	VIL	VIН
ਰ (22)	V <sub>IL</sub>	VIH	χ <sup>†</sup>	VIH	V <sub>IL</sub>	χ <sup>†</sup>
PGM (27)	VIH	V <sub>IH</sub>	X <sup>†</sup>	VIL	VIH	. x <sup>†</sup>
V <sub>PP</sub> (1)	VCC	Vcc	vcc	Vpp	V <sub>PP</sub>	VPP or VCC
V <sub>CC</sub> (28)	Vcc :	Vcc	Vcc	Vcc	Vcc	Vcc
Q1-Q8 (11 to 13, 15 to 19)	DOUT	HI-Z	HI-Z	D <sub>IN</sub>	D <sub>OUT</sub>	HI-Z

 $<sup>^{\</sup>dagger}X = V_{IH} \text{ or } V_{IL}$ 

## read/output disable

The two control pins  $(\overline{E} \text{ and } \overline{G})$  must have low-level TTL signals in order to provide data at the outputs. Chip enable  $(\overline{G})$  should be used for device selection. Output enable  $(\overline{G})$  should be used to gate data to the output pins.

#### power down

The power-down mode reduces the maximum active current from 150 mA to 35 mA. A TTL high-level signal applied to  $\overline{E}$  selects the power-down mode. In this mode, the outputs assume a high-impedance state, independent of  $\overline{G}$ .

#### erasure

Before programming, the TMS2764 is erased by exposing the chip to shortwave ultraviolet light that has a wavelength of 253.7 nanometers (2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. A typical 12 mW/cm² UV lamp will erase the device in approximately 20 minutes. The lamp should be located about 2.5 centimeters (1 inch) above the chip during erasure. After erasure, all bits are at a high level. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS2764, the window should be covered with an opaque label.

#### Fast programming

Note that the application of a voltage in excess of 22 V to Vpp may damage the TMS2764.

After erasure, logic 0s are programmed into the desired locations. Programming consists of the following sequence of events. With the level on Vpp equal to 21 V and  $\overline{E}$  at TTL low, data to be programmed is applied in parallel to output pins Q1-Q8. The location to be programmed is addressed. Once data and addresses are stable, a TTL low-level pulse is applied to  $\overline{PGM}$ . Programming pulses must be applied at each location that is to be programmed. Locations may be programmed in any order.

Programming uses two types of programming pulse: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each application, the byte being programmed is verified. If the correct data is read, the Final programming pulse is then applied. If correct data is not read, a further 1 millisecond programming pulse is applied up to a maximum X of 15. The Final programming pulse is 4X milliseconds long. This sequence of programming pulses and byte verification is done at  $V_{CC} = 6.0 \, V$  and  $V_{CC} = 21.0 \, V$ . When the full Fast programming routine is complete, all bits are verified with  $V_{CC} = V_{CC} = 5.0 \, V$ . A flowchart of the Fast programming routine is shown in Figure 1.

#### multiple device programming

Several TMS2764s can be programmed simultaneously by connecting them in parallel and following the programming sequence previously described.

#### program inhibit

The program inhibit is useful when programming multiple TMS2764s connected in parallel with different data. Program inhibit can be implemented by applying a high-level signal to  $\vec{E}$  or  $\overrightarrow{PGM}$  of the device that is not to be programmed.

## program verify

Programmed bits may be verified with Vpp = 21 V when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$  and  $\overline{PGM} = V_{IH}$ .





FIGURE 1. FAST PROGRAMMING FLOWCHART



## logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, VCC	-0.6 V to 7 V
Supply voltage range, Vpp	-0.6 V to 22 V
Input voltage range	-0.6 V to 7 V
Output voltage range	-0.6 V to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
Vpp	Supply voltage		Vcc		V
VIH	High-level input voltage	2		V <sub>CC</sub> +1	V
VIL	Low-level input voltage (see Note 1)	-0.1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 1: The algebraic convention, where the more negative (less positive) limit is designated as minimum is used in this data sheet for logic voltage levels only.



## electrical characteristics over full ranges of recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -400 μA	2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 2.1 mA		0.45	V
l <sub>l</sub>	Input current (load)	$V_{I} = 0 \text{ V to } 5.25 \text{ V}$		±10	μΑ
10	Output current (leakage)	V <sub>O</sub> = 0.4 V to 5.25 V		±10	μΑ
IPP1	Vpp supply current (read)	Vpp 5.25 V		15	mA
I <sub>PP2</sub>	Vpp supply current (program)	Ē and PGM at V <sub>IL</sub>		50	mA
I <sub>CC1</sub>	V <sub>CC</sub> supply current (standby)	Ē at V <sub>IH</sub>		35	mA
lCC2	V <sub>CC</sub> supply current (active)	Ē and G at V <sub>IL</sub>		150	mA

## capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 \text{ MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	TYP‡	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V	6	9	pF
Со	Output capacitance	V <sub>0</sub> = 0 V	8	12	pF

<sup>&</sup>lt;sup>†</sup>Capacitance measurements are made on a sample basis only.

## switching characteristics over recommended supply voltage range and operating free-air temperature range, C<sub>L</sub> = 100 pF, 1 Series 74 TTL load (see Note 2 and Figure 2)

	DADAMETED		764-17	TMS2	764-20	TMS2	764-25	TMS2	764-45	UNIT
	PARAMETER	MIN MA		MIN MAX		MIN MAX		MIN MAX		UNIT
t <sub>a(A)</sub>	Access time from address		170		200		250		450	ns
t <sub>a(E)</sub>	Access time from E		170		200		250		450	ns
t <sub>en(G)</sub>	Output enable time from G		65		75		100		150	ns
tdis(G) §	Output disable time from G	0	60	0	60	0	85	0	130	ns
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G, whichever occurs first	0		0		0		0		ns

NOTE 2: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2.0 V.

 $<sup>^{\</sup>ddagger}$ Typical values are at  $T_A = 25$  °C and nominal voltage.

<sup>§</sup>Value calculated from 0.5 V delta to measured output level;  $t_{dis(G)}$  is specified from  $\overline{G}$  or  $\overline{E}$ , whichever occurs first. Refer to read-cycle timing diagram. This parameter is only sampled and not 100% tested.

recommended conditions for Fast programming routine,  $T_A = 25$  °C (see Note 2 and Fast programming cycle time diagram)

	PARAMETER	MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see Note 3)	5.75	6	6.25	٧
$V_{PP}$	Supply voltage (see Note 4)	20.5	21	21.5	٧
tw(IPGM)	PGM initial program pulse duration (see Note 5)	0.95	1	1.05	ms
tw(FPGM)	PGM final pulse duration (see Note 6)	3.8		63	ms
t <sub>su(A)</sub>	Address setup time	2			μS
t <sub>su(D)</sub>	Data setup time	2			μS
t <sub>su(VPP)</sub>	Vpp setup time	2			μS
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time	2			μs
th(A)	Address hold time	0			μS
th(D)	Data hold time	2			μs
t <sub>su(E)</sub>	E setup time	2			μs
t <sub>su(G)</sub>	G setup time	2			μS

Fast programming characteristics, T<sub>A</sub> = 25 °C (see Note 2 and Fast programming cycle timing diagram)


	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
tdis(G)FP	Output disable time from $\overline{G}$ (see Note 7)	C <sub>L</sub> = 100 pF	0	130	ns
t <sub>en(G)FP</sub>	Output enable time from $\overline{G}$	1 Series 74 TTL Load		150	"5

NOTES: 2. For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2.0 V.

- 3. VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.
  - When programming the TMS2764, connect a 0.1 μF capacitor between Vpp and GND to suppress spurious voltage transients which may damage the device.
  - 5. The Initial program pulse duration tolerance is 1 ms  $\pm$ 5%.
  - 6. The length of the Final pulse will vary from 3.8 ms to 63 ms depending on the number of Initial pulse applications (X).
  - 7. This parameter is only sampled and is not 100% tested.




## PARAMETER MEASUREMENT INFORMATION



NOTE 8:  $t_f \le 20 \text{ ns and } t_r \le 20 \text{ ns.}$ 


## FIGURE 2. TYPICAL OUTPUT LOAD CIRCUIT

## AC testing input/output wave forms




A.C. testing inputs are driven at 2.4 for logic 1 and 0.4 V for logic 0. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 for both inputs and outputs.

## read cycle timing



## fast program cycle timing



**MAY 1988** 

- Organization . . . 8K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 8K × 8 Bipolar/High-Speed CMOS EPROMs and PROMs
- All Inputs/Outputs TTL Compatible
- High Speed
- Max Access/Min Cycle Time

VCC ± 5%	V <sub>CC</sub> ± 10%	
'27C49-4	'27C49-45	45 ns
'27PC49-4	'27PC49-45	45 ns
'27C49-5	'27C49-55	55 ns
'27PC49-5	'27PC49-55	55 ns

- Low-Power CMOS Technology
- 3-State Output Buffers
- Fast Programming . . . 100 μs Pulse
- Low Power Dissipation (Vcc = 5.25 V) - Active . . . 495 mW Worst Case
- Erasable
- 100% Pretestable

#### description

without notice.


The TMS27C49 EPROM series are 65,536-bit. ultraviolet-light erasable, electrically programmable read-only memories in ceramic packages (J or JT suffix).

The TMS27PC49 PROM series are 65.536-bit. one-time, electrically programmable read-only memories in plastic packages (N, NT, or FN suffix). These devices are fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up

J. JT. N AND NT PACKAGES† (TOP VIEW)

A7 [	1	<b>U</b> 24	Ц	Vcc
A6[	2	23		A8
A5[	3	22		Α9
A4 🗌	4	21		A10
A3[	5	20		Ē
A2[	6	19		A11
A1 [	7	18		A12
A0[	8	17		Q8
Q1 [	9	16		<b>Q</b> 7
02[	10	) 15		Q6
<b>Q3</b> [	11	14		Q5
SNDF	1:	13	h	04

FN PACKAGE<sup>†</sup> (TOP VIEW)



<sup>†</sup>Pins have different pin assignments and functions in the program mode.

## READ MODE

PIN NOMENCLATURE						
A0-A12	Address Inputs					
Ē	Chip Enable					
GND	Ground					
NC	No Connection					
Q1-Q8	Outputs					
Vcc	5-V Power Supply					

resistors. Each output can drive eight Series 74 TTL circuits without pull-up resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The J, JT, N, and NT packaged devices are pin compatible with existing 24-pin high-speed EPROMs and bipolar PROMs.

The JT and NT packages are designed for insertion in mounting-hole rows on 7,62-mm (300 mil) centers. The J and N packages are designed for insertion in mounting-hole rows on 15,24-mm (600 mil) centers. The TMS27PC49 PROM is also provided in an FN plastic leaded chip carrier package for surface mounting on pads of 1,27-mm (50 mil) lead spacing.

The TMS27C49 EPROM and the TMS27PC49 PROM are guaranteed for operation from 0°C to 70°C (L suffix).



#### operation

There are nine modes of operation for the TMS27C49 and TMS27PC49 listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL or CMOS levels except for Vpp,  $\overline{E}$ , and  $\overline{PGM}$ , which can be high level voltages during specific modes.

					MODE				
FUNCTION	Read	Output Disable	Program Verify 0s	Program Verify 1s	Program Inhibit	Program	Blank Check Os	Blank Check 1s	Signature
A12/VSEL†	X‡	х	V <sub>IL(P)</sub> ¶	V <sub>IH(P)</sub>	V <sub>IL(P)</sub>	V <sub>IL(P)</sub>	V <sub>IL(P)</sub>	V <sub>IL(P)</sub>	×
A11/V <sub>PP</sub> †	x	×	V <sub>PP</sub>	V <sub>PP</sub>	Vpp	V <sub>PP</sub>	V <sub>IL(P)</sub>	V <sub>IH(P)</sub>	×
E/PE†	V <sub>IL</sub>	ViH	V <sub>IL(P)</sub>	V <sub>IL(P)</sub>	V <sub>IH(P)</sub>	V <sub>IL(P)</sub>	VH⁵	VH	VIL
A10/ <del>LAT</del> †	х	х	LAT	LAT	LAT	LAT	LAT	LAT	×
A9/PGM†	x	х	V <sub>IH(P)</sub>	V <sub>IH(P)</sub>	V <sub>IH(P)</sub>	V <sub>IL(P)</sub>	V <sub>IL(P)</sub>	V <sub>IL(P)</sub>	VH
A8/VFY†	х	×	V <sub>IL(P)</sub>	V <sub>IL(P)</sub>	V <sub>IH(P)</sub>	V <sub>IH(P)</sub>	V <sub>IL(P)</sub>	V <sub>IL(P)</sub>	×
Q1-Q8	DOUT	HI-Z	DOUT	DOUT	HI-Z	D <sub>IN</sub>	Zeros	Ones	CODE MFG DEV 97 F2

<sup>&</sup>lt;sup>†</sup>Pin assignments for program mode.

#### read/output disable

When the outputs of two or more TMS27C49s or TMS27PC49s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of the selected TMS27C49 or TMS27PC49, a low-level signal is applied to  $\overline{E}$ . All other devices in the circuit should have their outputs disabled by applying a high-level signal to their  $\overline{E}$  pins. Output data is accessed at pins Q1 through Q8.

#### latchup immunity

Latchup immunity is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

<sup>&</sup>lt;sup>‡</sup>X can be V<sub>IL</sub> or V<sub>IH</sub>.

<sup>&</sup>lt;sup>§</sup>V<sub>H</sub> = 12 V ± 0.5 V.

<sup>¶(</sup>P) = Programming mode.

## erasure (TMS27C49-\_ \_JL and JTL EPROMs)

Before programming, the TMS27C49 EPROMs are erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). recommended minimum exposure dose (UV intensity × exposure time) is 25 watt-seconds per square centimeter. A typical 12 milliwatt-persquare-centimeter, filterless UV lamp will erase the device in 45 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C49 EPROM, the window should be covered with an opaque label.

#### programming mode pin functions

In the programming mode, A12 becomes VSEL, A11 becomes VPP supply,  $\overline{E}$  becomes  $\overline{PE}$  (program enable), A10 becomes  $\overline{LAT}$  (latch) input, A9 becomes  $\overline{PGM}$  (program) input, and A8 becomes  $\overline{VFY}$  (verify) input. Latched inputs occur on pins 8 through 4 (J, JT, N, and NT packages) and on pins 9 through 5 (FN package) as A8L through A12L are multiplexed with A0 through A4 addresses on these pins.

## blank check mode


The TMS27C49 and the TMS27PC49 use a differential memory cell. This means that an unprogrammed device has ambiguous states in all address locations. Prior to programming, the blank check mode is used to verify that both sides of the differential cell are erased. The blank check mode is defined as  $\overline{PE}$  to  $V_{H}$ ; VSEL and  $\overline{PGM}$  to  $V_{IL}(p)$ . In this mode,  $\overline{VPP}$  selects between blank check Os and 1s.  $\overline{VFY}$  acts as an output enable (see Figure 1).

## programming mode


After erasure, logic 1s and 0s are programmed into the desired locations. Data is presented in parallel (eight bits) on pins Q1-Q8. High order addresses (A8L-A12L) are latched by pulsing  $\overline{LAT}$ . Once addresses and data are stable,  $\overline{PGM}$  is pulsed. The programming mode is achieved when VPP = 13.5V, VCC = 6.0V,  $\overline{PGM} = VIL(P)$ ,  $\overline{VFY} = VIH(P)$ ,  $\overline{PE} = VII$  (P) , and VSEL = VII (IP).

PROGRAMMING AND BLANK CHECK MODE PIN ASSIGNMENTS

> J, JT, N, AND NT PACKAGES (TOP VIEW)



## FN PACKAGE (TOP VIEW)



#### PROGRAM MODE

PROGRAM MODE							
PIN NOMENCLATURE							
A0-A7	Address Inputs						
A8L-A12L	Latched Address Inputs						
GND	Ground						
LAT	Latch Input						
NC	No Connection						
PE	Program Enable						
PGM	Program Input						
Q1-Q8	Data In/Data Out						
Vcc	5-V Power Supply						
VFY	Verify Input						
VPP	13.5-V Power Supply						
VSEL	Verify Select						

More than one TMS27C49 or TMS27PC49 can be programmed when the devices are connected in parallel. Locations can be programmed in any order, but it is recommended that all locations be programmed. The length of the programming pulse is 100  $\mu$ s; this pulse is applied X times. After each pulse the byte being programmed is verified. If it fails verify, another programming pulse is applied up to a maximum X = 25. If the part passes verify, the algorithm continues programming the remaining memory locations. This sequence of programming and verification is performed at VCC = 6.0 V and Vpp = 13.5 V. When the programming routine is complete, all bits are verified with VCC = 5.0 V  $\pm$  10% (see Figure 2).

#### program inhibit

Programming may be inhibited by maintaining a high-level input on the PGM or PE pins.

#### program verify

The TMS27C49 and TMS27PC49 use a differential memory cell for data storage. It is composed of two FAMOS transistors. One of the FAMOS transistors in the cell must be programmed for data to be read correctly. The condition of both FAMOS transistors in a cell being erased or both being programmed results in an undefined condition on the outputs. The TMS27C49 and the TMS27PC49 use a two-pass verify to ensure that a reliable data storage margin in the differential memory cell has been achieved without the need for an overprogramming pulse. During the program verify mode, the outputs from the differential memory cell are intentionally biased, or offset, to insure that a highly reliable program margin is achieved during normal read mode operation. Verify 1s skew the differential memory cell toward zeros and are used to check for programmed 1s. Verify 0s skew the differential memory cell towards 1s and are used to check for programmed 0s. Programmed bits may be verified with Vpp = 13.5 V when  $\overline{VFY} = V_{|L(P)}$ ,  $\overline{PGM} = V_{|H(P)}$ , and VSEL =  $V_{|L(P)}$  (verify 0s) or VSEL =  $V_{|L(P)}$  (verify 1s).

## signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to  $V_H$ . Two identifier bytes are accessed by A0, ie.,  $A0 = V_{IL}$  accesses the manufacturer code;  $A0 = V_{IH}$  accesses device code. Addresses A1-A4 must be held at  $V_{IL}$ . Each byte possesses odd parity on bit Q8. The manufacturer code for these devices is 97, and the device code is F2.






FIGURE 1. BLANK CHECK FLOWCHART








FIGURE 2. PROGRAMMING FLOWCHART



## logic symbols†





<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J, JT, N, and NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, VCC (see Note 1)
Supply voltage range, Vpp (programming mode)
Input voltage range (see Note 1): All inputs except A9, A11 and E0.6 V to 6.5 V
A9, A11 and Ē0.6 V to 14 V
Output voltage range (see Note 1)
Operating free-air temperature range
Storage temperature range

<sup>\*</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

## recommended operating conditions

			'27C49-4, '27PC49-4 '27C49-5, '27PC49-5			'27C49-4 '27C49-5	UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	1
Vcc	Supply voltage	· ·	4.75	5	5.25	4.5	5	5.5	V
	High-level input	TTL	2.0		V <sub>CC</sub> +1	2.0	_	V <sub>CC</sub> +1	v
VIH	voltage (see Note 2)	CMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	)
V <sub>IH(P)</sub>	High-level input voltage (see Note 2)	Programming	3		V <sub>CC</sub> +1	. 3		V <sub>CC</sub> +1	V
V	Low-level input	TTL	-0.5		0.8	-0.5		0.8	v
VIL	voltage (see Note 2)	CMOS	-0.5	(	3ND + 0.2	-0.5	(	SND + 0.2	1 °
V <sub>IL(P)</sub>	Low-level input voltage (see Note 2)	Programming	-0.5		0.4	-0.5		0.4	. v
TA	Operating free-air temp	erature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum is used in this data sheet for logic voltage levels only. These are absolute voltages with respect to device ground pin and include overshoot due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

## electrical characteristics over full ranges of recommended operating conditions

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
Voн	High-level output volt	age	I <sub>OH</sub> = -4.0 mA	2.4		V
VOL	Low-level output volta	age	I <sub>OL</sub> = 16 mA		0.4	V
l <sub>l</sub>	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5. V		± 10	μΑ
10	Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>CC</sub>		± 10	μА
IPP	Vpp programming current		Vpp = 13.5 V		50	mA
1	V <sub>CC</sub> supply current	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		TBD	A
ICC1	(standby)	CMOS-input level	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{CC} \pm 0.2 \text{ V}$		TBD	mA
I <sub>CC2</sub>	CC2 VCC supply current (active) (see Note 3)		$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{IL},$ $t_{cycle} = \text{minimum cycle time},$ outputs open		90	mA

NOTE 3: Assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, and a toggling between 0 V to 3 V. Minimum cycle time is equal to maximum access time.

## capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 \text{ MHz}^{\dagger}$

PARAMETER		TER	TEST CONDITIONS		TYP	MAX	UNIT
C <sub>i</sub> Input capacitance	All inputs except A11	V <sub>I</sub> = 0 V			10	-r	
	input capacitance	A11	V <sub>I</sub> = 0 V			20	p⊦
Co	Output capacitance		V <sub>O</sub> = 0 V			15	pF

<sup>&</sup>lt;sup>†</sup>Capacitance measurements are made on a sample basis only.



## switching characteristics over full ranges of recommended operating conditions (see Note 3 and Figure 3)

PARAMETER		′27C49-4, ′ ′27C49-45, ′		'27C49-5, '27C49-55	UNIT	
		MIN	MAX	MIN	MAX	
ta(A)	Access time from address		45		55	ns
t <sub>en(E)</sub>	Enable time from E		35		35	ns
tdis	Disable time from E		35		35	ns
t <sub>v(A)</sub>	Output valid time	0		0		ns

NOTE 3: Assume signal transition of 5 ns or less, timing reference levels of 1.5 V, and a toggling between 0 V to 3 V. Minimum cycle time is equal to maximum access time.

## recommended timing requirements for programming (see Note 4)


		MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	95	100	105	μs
t <sub>su(A)</sub>	Address setup time	1			μS
t <sub>su(VPP)</sub>	Vpp setup time	1			μs
t <sub>su(VFY)</sub>	VFY setup time	1			μs
tdis(VFY)	Output disable time from VFY			1	μS
t <sub>en(VFY)</sub>	Output enable time from VFY			1	μs
t <sub>su(D)</sub>	Data setup time	1			μs
th(A)	Address hold time	0			μS
t <sub>h(D)</sub>	Data hold time	1			μS
t <sub>w(L)</sub>	Latch pulse duration	1			μs
th(LA)	Latched address hold time	1			μs
t <sub>su(LA)</sub>	Latched address setup time	1			μS
t <sub>su(PE)</sub>	PE setup time	1			μs
th(VSEL)	Data hold time after VSEL	0			μS
t <sub>su(VSEL)</sub>	VSEL setup time	1			μs
t <sub>V</sub> (VSEL)	VSEL to valid output	1			μS
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time	1			μs
VPP	Programming voltage	13.25	13.5	13.75	V
Vcc	Supply voltage during programming	5.75	6	6.25	V
VH	High voltage	11.5	12	12.5	٧

NOTE 4:  $T_A = 25$  °C  $\pm 5$  °C. Assume inputs toggling between 0 V and 3 V with timing reference made at the 10% and 90% levels.

## recommended timing requirements for blank check

	PARAMETER	MIN	NOM MAX	UNIT
t <sub>su(VH)</sub>	V <sub>H</sub> setup time	1		μS
t <sub>su(A)</sub>	Address setup time	1		μS
tw(L)	Latch pulse duration	1		μS
th(A)	Address hold time	1		μS
t <sub>su(ABC)</sub>	Address setup time to Blank Check	1		μS
t <sub>su</sub> (BCVPP)	Blank 0/Blank 1 Select setup time	1		μS
t <sub>en</sub> (VFY)	Output enable time from VFY		1	μS
<sup>t</sup> dis(VFY)	Output disable time from VFY		1	μS

## blank check cycle timing



 $^{\dagger}V_{H} = 12.5 V \pm 0.5 V$ 

#### PARAMETER MEASUREMENT INFORMATION






FIGURE 3. OUTPUT LOAD CIRCUIT

read cycle timing



## program cycle timing



<sup>†</sup>High  $\overline{PE}$  inhibits programming.

 $<sup>^{\</sup>ddagger}V_{CC} = 6.0 \text{ V and Vpp} = 13.5 \text{ V}.$ 

NOVEMBER 1985-REVISED APRIL 1988

This Data Sheet is Applicable to All TMS27C64s and TMS27PC64s Symbolized with Code "A" as Described on Page 12.

- Organization . . . 8K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 64K MOS ROMs. PROMs. and EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Times

Vcc ±5%	VCC ± 10%	
'27C64-100		100 ns
'27C/PC64-120	'27C/PC64-12	120 ns
'27C/PC64-1	'27C/PC64-15	150 ns
'27C/PC64-2	'27C/PC64-20	200 ns
'27C/PC64	'27C/PC64-25	250 ns

- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming or Fast Programming Algorithms
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (VCC = 5.25 V)
  - Active . . . 158 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- PEP4 Version Available with 168 Hour Burn-In, and also Extended Guaranteed Operating Temperature Ranges

J & N PACKAGE

/TOD \//E\A/\

PIN NOMENCLATURE								
A0-A12	Address Inputs							
Ē	Chip Enable Power Down							
G	Output Enable							
GND	Ground							
NC	No Connection							
NU	Make No External Connection							
PGM	Program							
Q1-Q8	Outputs							
vcc	5-V Power Supply							
VPP	12-13 V Programming Power Supply							

#### description

The TMS27C64 series are 65,536-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC64 series are 65,536-bit, one-time, electrically programmable read-only memories.

These devices are fabricated using power saving CMOS technology for high-speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C64 and the TMS27PC64 are pin compatible with 28-pin 64K MOS ROMs, PROMs, and EPROMs.

The TMS27C64 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C64 is available with two guaranteed temperature ranges of 0°C to 70°C and -40°C to 85°C (TMS27C64-\_\_JL and TMS27C64-\_\_JE, respectively). The TMS27C64 is also offered with 168-hour burn-in on both temperature ranges (TMS27C64-\_\_JL4 and TMS27C64-\_\_JE4, respectively). (See table below).

The TMS27PC64 PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC64 is guaranteed for operation from 0°C to 70°C.

All package styles conform to JEDEC standards.

EPROM	SUFFIX FO	R OPERATING	SUFFIX FOR PEP4			
	TEMPERAT	URE RANGES	168 HR. BURN-IN			
	WITHOUT	PEP4 BURN-IN	VS TEMPERATURE RANGES			
,	0°C to 70°C	-40°C to 85°C	0°C to 70°C	-40°C to 85°C		
TMS27C64-XXX	JL	JE	JL4	JE4		

These EPROMs and PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 12-13 V supply is needed for programming. All programming signals are TTL level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. Fast programming uses a Vpp of 12.5 V and a VCC of 6.0 V for a nominal programming time of two minutes. SNAP! Pulse programming uses a Vpp of 13.0 V and a VCC of 6.5 V for a nominal programming time of one second. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

## operation

There are seven modes of operation listed in the following table. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V for Fast, or 13.0 V for SNAP! Pulse) and 12 V on A9 for signature mode.



				MODE				
FUNCTION	Read	Output Disable	Standby	Programming	Verify	Program Inhibit	Signature Mode	
Ē	VIL	V <sub>IL</sub>	VIH	VIL	VIL	VIH	_ v	IL I
G	VIL	VIH	χ <sup>†</sup>	VIH	V <sub>IL</sub>	×	v	iL.
PGM	VIH	VIH	×	VIL	VIH	×	ViH	
V <sub>PP</sub>	Vcc	Vcc	Vcc	V <sub>PP</sub>	Vpp	Vpp	Vcc	
Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vo	СС
А9	х	×	х	х	х	х	VH <sup>‡</sup>	VH <sup>‡</sup>
AO	х	×	х	x	×	×	V <sub>IL</sub>	VIH
							CO	DE
Q1-Q8	DOUT	HI-Z	HI-Z	D <sub>IN</sub>	DOUT	HI-Z	MFG	DEVICE
						<u> </u>	97	07

 $^{\dagger}$ X Can be V<sub>IL</sub> or V<sub>IH</sub>.  $^{\ddagger}$ V<sub>H</sub> = 12 V ± 0.5 V.

## read/output disable

When the outputs of two or more TMS27C64s or TMS27PC64s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 through Q8.

#### latchup immunity

Latchup immunity on the TMS27C64 and TMS27PC64 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001; "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family," available through TI Field Sales Offices.

#### power down

Active I<sub>CC</sub> current can be reduced from 30 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C64)

Before programming, the TMS27C64 EPROM is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). EPROM erasure before programming is necessary to assure that all bits are in the logic 1 (high) state. Logic Os are programmed into the desired locations. A programmed logic 0 can be erased only by ultraviolet light. The recommended minimum ultraviolet light exposure dose (UV intensity × exposure time) is 15 watt-seconds per square centimeter.

A typical 12-milliwatt-per-square-centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C64, the window should be covered with an opaque label.

## initializing (TMS27PC64)

The one-time programmable TMS27PC64 PROM is provided with all bits in the logic 1 state, then logic 0s are programmed into the desired locations. Logic 0s programmed into a PROM cannot be erased.

## **SNAP!** Pulse programming

The 64K EPROM and PROM can be programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart of Figure 1, which can reduce programming time to a nominal of one second. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins Q1 through Q8. Once addresses and data are stable,  $\overline{\text{PGM}}$  is pulsed.

The SNAPI Pulse programming algorithm uses initial pulses of 100 microseconds ( $\mu$ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100  $\mu$ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when Vpp = 13.0 V,  $V_{CC}$  = 6.5 V,  $\overline{G}$  =  $V_{IH}$ , and  $\overline{E}$  =  $V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC}$  =  $V_{PP}$  = 5 V.

## Fast programming

The 64K EPROM and PROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming, data is presented in parallel (eight bits) on pins Q1 through Q8. Once addresses and data are stable,  $\overline{PGM}$  is pulsed. The programming mode is achieved when Vpp = 12.5 V, V<sub>CC</sub> = 6.0 V,  $\overline{G}$  = V<sub>IH</sub>, and  $\overline{E}$  = V<sub>IL</sub>. More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Fast programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC} = 6.0 \text{ V}$  and  $V_{PP} = 12.5 \text{ V}$ . When the full Fast programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V}$ .

#### program inhibit

Programming may be inhibited by maintaining a high level input on the E or PGM pin.

#### program verify

Programmed bits may be verified with Vpp = 12.5 V when  $\overline{G} = V_{II}$ ,  $\overline{E} = V_{II}$ , and  $\overline{PGM} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to  $12~V~\pm~0.5~V$ . Two identifier bytes are accessed by A0; i.e.,  $A0 = V_{\parallel L}$  accesses the manufacturer code, which is output on Q1-Q8;  $A0 = V_{\parallel L}$  accesses the device code, which is output on Q1-Q8. All other addresses must be held at  $V_{\parallel L}$ . Each byte possesses odd parity on bit Q8. The manufacturer code for these devices is 97, and the device code is 07.






FIGURE 1. SNAP! PULSE PROGRAMMING FLOWCHART






FIGURE 2. FAST PROGRAMMING FLOWCHART

## logic symbols†







## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, VCC (see Note 1)	V
Supply voltage range, Vpp (see Note 1)	V
nput voltage range (see Note 1): All inputs except A90.6 V to 6.5	í٠V
A90.6 V to 13.5	V
Dutput voltage range (see Note 1)	V
Operating free-air temperature range ('27C64JL and JL4; '27PC64NL) 0 °C to 70 °	°C
Operating free-air temperature range ('27C64JE and JE4)	°C
Storage temperature range $\dots -65^{ m o}$ C to 150 $^{ m o}$	°C

<sup>\*</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. J and N packages illustrated.

## recommended operating conditions

			'27C64-100 '27C/PC64-120 '27C/PC64-1 '27C/PC64-2 '27C/PC64			′27C ′27C ′27C ′27C	UNIT			
				MIN	NOM	MAX	MIN	NOM	MAX	
		Read mode (see No	te 2)	4.75	5	5.25	4.5	5	5.5	V
Vcc	Supply voltage	Fast programming algorithm		5.75	6	6.25	5.75	6	6.25	V
		SNAP! Pulse programming algorithm		6.25	6.50	6.75	6.25	6.5	6.75	V
		Read mode (see N		V <sub>CC</sub> -0.6		V <sub>CC</sub> +0.6	V <sub>CC</sub> -0.6	$\overline{}$	CC+0.6	<u> </u>
VPP	Supply voltage	Fast programming a	algorithm	12	12.5	13	12	12.5	13	>
		SNAPI Pulse progra	mming algorithm	12.75	13	13.25	12.75	13	13.25	V
VIH	High-level input	voltage	TTL	2		V <sub>CC</sub> +1	2		V <sub>CC</sub> +1	V
VIH Trigit-sever imput ve		Voltago	CMOS	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	V
V <sub>IL</sub> Low-level input voltage		TTL	-0.5		0.8	-0.5		0.8		
- IL	2011 10101 IIIpat		CMOS	-0.5		0.2	-0.5		0.2	>
TA	Operating free-a	ir temperature (see	table, page 2)	(see table, page 2)			(see ta	(see table, page 2)		

NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp.

## electrical characteristics over full ranges of recommended operating conditions

	PARAMET	rer	TEST CONDITIONS	MIN	TYP	/P <sup>†</sup> MAX			
			I <sub>OH</sub> = -2.5 mA	3.5			V		
VOH High-level output voltage		I <sub>OH</sub> = -20 μA	V <sub>CC</sub> -0.1			V			
			I <sub>OL</sub> = 2.1 mA			0.4	V		
VOL	Low-level output voltage		l <sub>OL</sub> = 20 μA			0.1	V		
l <sub>I</sub>	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V			±1	μА		
10	Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>CC</sub>			± 1	μΑ		
IPP1	Vpp supply current		$V_{PP} = V_{CC} = 5.5 V$		1	10	μΑ		
IPP2	Vpp supply current (dur	ing program pulse)	Vpp = 13 V		35	50	mA		
	V <sub>CC</sub> supply current	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		250	500	μΑ		
ICC1	(standby) CMOS-input level		$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{CC}$		100	250	μΑ		
lCC2	VCC supply current (act	tive)	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{IL},$ $t_{cycle} = \text{minimum cycle time},$ outputs open		15	30	mA		

<sup>&</sup>lt;sup>†</sup>Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.

## capacitance over recommended supply voltage range and operating free-air temperature range, $f=1~\text{MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz	6	10	pF
Со	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz	10	14	pF

<sup>&</sup>lt;sup>†</sup>Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.

<sup>&</sup>lt;sup>‡</sup>Capacitance measurements are made on sample basis only.



## switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

PARAMETER		TEST CONDITIONS (SEE NOTES 4 AND 5)	′27C64-100		'27C/PC64-120 '27C/PC64-12		'27C/PC64-1 '27C/PC64-15		UNIT
		(SEE NOTES 4 AND S)	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>a(A)</sub>	Access time from address		]	100		120		150	ns
ta(E)	Access time from chip enable			100		120		150	ns
t <sub>en(G)</sub>	Output enable time from G	C <sub>L</sub> = 100 pF,		50		55		75	ns
tdis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $^{\dagger}$	1 Series 74 TTL Load, Input t <sub>r</sub> ≤20 ns,	0	40	0	45	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $^{\dagger}$	Input t <sub>f</sub> ≤20 ns	0		0		0		ns

PARAMETER		TEST CONDITIONS (SEE NOTES 4 AND 5)	1	'27C/PC64-2 '27C/PC64-20		'27C/PC64 '27C/PC64-25	
		(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	
ta(A)	Access time from address		T	200		250	ns
t <sub>a(E)</sub>	Access time from chip enable			200		250	ns
t <sub>en(G)</sub>	Output enable time from G	$C_L = 100 pF$ ,		75		100	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $^{\dagger}$	1 Series 74 TTL Load, Input $t_r \le 20 \text{ ns}$ ,	0	60	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $^{\dagger}$	Input t <sub>f</sub> ≤20 ns	0		0		ns

<sup>&</sup>lt;sup>†</sup>Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

# switching characteristics for programming: $V_{CC}=6$ V and $V_{PP}=12.5$ V (Fast) or $V_{CC}=6.50$ V and $V_{PP}=13.0$ V (SNAP! Pulse), $T_{A}=25$ °C (see Note 4)

PARAMETER			NOM	MAX	UNIT
tdis(G)	Output disable time from G	0		130	ns
ten(G)	Output enable time from G			150	ns

NOTES: 4. For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0. (Reference page 10.)

5. Common test conditions apply for t<sub>dis</sub> except during programming.

recommended timing requirements for programming:  $V_{CC}=6$  V and  $\overline{V_{PP}}=12.5$  V (Fast) or  $V_{CC}=6.5$  V and  $\overline{V_{PP}}=13.0$  V (SNAPI Pulse),  $\overline{T_{A}}=25$  °C (see Note 4)

			MIN	NOM	MAX	UNIT
<sup>t</sup> w(IPGM)	Initial program pulse duration	Fast programming algorithm	0.95	1	1.05	ms
		SNAPI Pulse programming algorithm	95	100	105	μS
tw(FPGM)	Final pulse duration	Fast programming only	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time	2			μs	
t <sub>su(E)</sub>	E setup time	2			μS	
t <sub>su(G)</sub>	G setup time	2			μS	
t <sub>su(D)</sub>	Data setup time	2			μs	
t <sub>su(VPP)</sub>	Vpp setup time		2			μS
t <sub>su</sub> (VCC)	V <sub>CC</sub> setup time	-	2			μS
th(A)	Address hold time		0			μS
th(D)	Data hold time		2			μs

NOTE 4: For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference below).

#### PARAMETER MEASUREMENT INFORMATION






FIGURE 3. OUTPUT LOAD CIRCUIT

## AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic 1 and 0.4 V for logic 0. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 for both outputs.

# TMS27C64 65,536-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC64 65,536-BIT PROGRAMMABLE READ-ONLY MEMORY



tdis(G) and ten(G) are characteristics of the device but must be accommodated by the programmer.


<sup>\$12.5</sup> V Vpp and 6.0 V VCC for Fast programming; 13.0 V Vpp and 6.5 V VCC for SNAP! Pulse programming.



# TMS27C64 65,536-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC64 65,536-BIT PROGRAMMABLE READ-ONLY MEMORY


# device symbolization


This data sheet is applicable to all TI TMS27C64 CMOS EPROMs and TMS27PC64 PROMs with the data sheet revision code "A" as shown below.





# TMS27C64 65,536-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC64 65.536-BIT PROGRAMMABLE READ-ONLY MEMORY


### TYPICAL TMS27C/PC64 CHARACTERISTICS














# TMS2RC64 65,536-BIT ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

JUNE 1988

0	Organization 8K × 8	N AND J PACK		
0	Single 5-V Power Supply (± 10%)	(TOP \	/IEW)	
•	Compatible with Existing 64K MOS EPROMs, PROMs, ROMs, and EEPROMs	R/B ☐ 1	J28 VCC 27 ₩ 26 NC	
0	JEDEC Standard Pinout	A6 🗖 4	25 🗖 A8	
•	All Inputs/Outputs TTL Compatible	A5	24 A9 23 A11	
0	Max Access/Min Cycle Times	A3 🗖 7	22 <b>\</b> G	
	TMS28C64-25 250 ns	A2 🗖 8	21 🗖 A 10	
	TMS28C64-35 350 ns	A1 🔲 9	20 🔲 Ē	
0	2-μ CMOS Silicon Gate Technology	A0 🔲 10	19 <b></b> DQ7	
_	2 p divide dimen date redimenegy	DQ0 ☐11	18∐DQ6	
0	Single Byte and Page (32 Bytes) Write:	DQ1 🔲 12	17 DQ5	
	-Latched Address and Data	DQ2 🔲 13	16 <b>□</b> DQ4	
	-Self-Timed Programming	V <sub>SS</sub>	15 DQ3	

PIN NOMENCLATURE						
A0-A12	Addresses					
Ē	Chip Enable					
G	Output Enable					
W	Write Enable					
DQ0-DQ7	Inputs/Outputs					
R/B	Ready/Busy Output					
Vcc	5-V Power Supply					
V <sub>SS</sub>	Ground					
NC	No Connection					

# Fast Read Mode Operation: -Byte Mode (250 ns Typical Access Time) -Word Mode (350 ns Typical Access Time) 10,000 Cycles Endurance

-Data Polling and Ready/Busy Verifications

- Inadvertent Write Protection
- Low Power Dissipation:
  - -Active . . . 110 mW Worst Case

Operation (10 ms Typical)

- -Standby . . . 17 mW Worst Case
- Operating Free-Air Temperature 0°C to 70°C

#### descripton

The TMS28C64 is a 65,536-bit, electrically erasable programmable read only memory. This device is fabricated using 2-u CMOS twin-well silicon gate flotox technology for high reliability and very low power dissipation. All inputs can be driven by Series 74 TTL circuits without the use of external resistors. The data I/O are three-state for connecting multiple devices to a common bus.

The TMS28C64 EEPROM is offered in a dual-in-line ceramic package (J suffix) and a dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS28C64 EEPROM is guaranteed for operation from 0°C to 70°C (L suffix).

The TMS28C64 is organized as 8K × 8 bits. It features internal circuitry to minimize external hardware interface (single 5-V power supply, internal latch of address and data buses during write operation, data polling and ready/busy pin signaling end-of-write).

The device performs the programming operation automatically and can write a single byte or any number of bytes between 1 and 32 (page mode), which the user is able to load within a time window of 200 μs from the moment the write operation is enabled.

During a programming operation, the data polling and the ready/busy functions are enabled to notify the memory to ignore any command until the operation is completed.

The device has power-up/power-down protection to prevent inadvertent write operations.



All the mode functions and the electrical conditions to access them are listed in the following table.

		MODE						
FUNCTIONS (PINS)	READ	OUTPUT DISABLE	STANDBY AND WRITE INHIBIT	WRITE				
Ē (20)	V <sub>IL</sub>	V <sub>IL</sub>	VIH	V <sub>IL</sub>				
G (22)	V <sub>IL</sub>	V <sub>IH</sub>	×	VIH				
A11 (25)	х	X	X	X				
A9 (24)	Х	X	×	Х				
W (27)	VIH	VIH	×	VIL				
DQ0-DQ7 (11-13, 15-19)	D <sub>OUT</sub>	HI-Z	HI-Z	DIN				

 $X = Don't care for V < V_{CC}$ 

## operation

### read/output disable

When the outputs of two or more TMS28C64s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices.

To read the output of the TMS28C64, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins DQ0 to DQ7.

In word read-mode (where the word is defined as two bytes whose address is different only for AO) it is possible to read the second word byte much faster (100 ns) than the first one (250 ns).

### latchup immunity

Latchup immunity on the TMS28C64 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

### power down

Active ICC current can be reduced from 10 mA to 1.5 mA typical by applying a high TTL signal to the E pin. In this mode all outputs are in the high-impedance state.

### write

Single byte write initiates with a  $\overline{W}$  low and  $\overline{G}$  high applied to a selected device. This performs the writing, at the location selected by address pins, of the data present at the I/O pins.

Addresses are latched on the last falling edge of E or W, while data is latched on the first rising edge of  $\overline{E}$  or  $\overline{W}$ .

Single byte write cycle is completed in 10 ms typical.

# 65,536-BIT ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

### automatic page write

The TMS28C64 performs the write operation automatically, and 1 to 32 bytes of data can be written into the EEPROM in a single write cycle (10 ms typical).

Following a byte write signal, an internal window is open. While this window is open, the user is allowed to send up to 31 further bytes, each one of them by a new byte write signal.

After 200 µs the part will perform the simultaneous writing of all the addressed bytes.

Total time for the entire array writing (256 pages) is 2.56 seconds typical.

During the page mode, the addresses A5 through A12 must be the same as the first byte. The bytes may be written in any order.

### data polling

The TMS28C64 provides a software means (data polling) to signal that the device is performing a write operation. During the write cycle, after an attempt to read any byte, the device answers with the last received byte, except for DQ7, whose logical value is inverted.


### ready/busy

The TMS28C64 also provides the possibility of signaling if the device is performing a byte or a page write cycle by the ready/busy output (low during the write cycle). Ready/busy is an open-drain output with a 10 k $\Omega$  external resistor to VCC.


### inadvertent write operation protection

The device is protected against write command during power-up for 25 µs typical after VCC reaches 4 volts. At the end of this interval, the signals at input pins,  $\overline{E}$ ,  $\overline{G}$ , and  $\overline{W}$  must be stable to avoid inadvertent write operation.

# logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1985 and IEC Publication 617-12.



# 65.536-BIT ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC (see Note 1)	. $-0.6$ V to 7 V
Input voltage range (see Note 1)	-0.6 V to 6.5 V
Output voltage range (see Note 1)	to VCC + 0.6 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 125°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to VSS.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2	V	CC+0.5	V
VIL	Low-level input voltage	-0.5		0.8	V
t <sub>c</sub> (RD)	Read cycle time	(See tabl	es, pages 6	and 7)	ns
TA	Operating free-air temperature	0		70	°C

## electrical characteristics over full range of operating conditions

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
VOH	High-level output voltage (except (R/B)	I <sub>OH</sub> = -400 μA	2.4			V
VOL	Low-level output voltage (including R/B)	I <sub>OL</sub> = 2.1 mA			0.4	V
l <sub>l</sub>	Input current (leakage)	V <sub>I</sub> = 0 V to 5.5 V			± 10	μΑ
10	Output current (leakage) (including R/B)	V <sub>O</sub> = 0.1 V to V <sub>CC</sub>			± 10	μΑ
ICC1	V <sub>CC</sub> supply current (standby)	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		1.5	3	mA
ICC2	V <sub>CC</sub> average supply current	t <sub>cycle</sub> = min. cycle outputs open			20	. mA
ІССЗ	VCC average supply current (active write)	t <sub>cycle</sub> = 15 ms			10	mA

<sup>&</sup>lt;sup>‡</sup>Typical values are T<sub>A</sub> = 25°C and nominal voltage.

## capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz§

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
Ci	Input capacitance	$V_I = 0 V, f = 1 MHz$		4	6	pF
Co	Output capacitance	$V_0 = 0 \text{ V, f} = 1 \text{ MHz}$		8	12	pF

 $<sup>^{\</sup>ddagger}$ Typical values are at T<sub>A</sub> = 25 °C and nominal voltage.



<sup>§</sup>Capacitance measurements are made on sample basis only.

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. OUTPUT LOAD CIRCUIT

# AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic 1 and 0.4 V for logic 0. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for both inputs and outputs.

## read cycle (byte mode)

	PARAMETER	TMS28C64-25		TMS28C64-35				
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
tc(RD)	Read cycle time	250			350			ns
t <sub>a(E)</sub>	Chip enable access time			250			350	ns
ta(A)	Address access time			250			350	ns
t <sub>a</sub> (G)	Output enable access time			100			150	ns
t <sub>lz</sub>	Chip enable to output enable		50			75		ns
thz	Chip disable to output disable		100			125		ns
t <sub>olz</sub>	Output enable time from G		50			75		ns
tohz	Output disable time from G		100			125		ns
t <sub>oh1</sub>	Output hold from A0-A12 address change		- 20			20		ns
toh2	Output hold from A0 address change		20			20		ns

NOTE 2: For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference above).


## TMS28C64 65,536-BIT ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

# read cycle (word mode)


DADAMETER		TM	S28C64-	25	TM	S28C64-	35	UNIT
	PARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	UNII
t <sub>c(RD)</sub>	Read cycle time 1st byte	250			350			ns
tc2(RD)	Read cycle time 2nd byte	100			130			ns
t <sub>a(E)</sub>	Chip enable access time			250			350	ns
ta(A)	Address access time 1st byte			250			350	ns
ta2(A)	A0 access time 2nd byte			100			130	ns
t <sub>a</sub> (G)	Output enable access time			100			150	ns
t <sub>lz</sub>	Chip enable to output enable		50			75		ns
thz	Chip disable to output disable		100			125		ns
tolz	Output enable time from $\overline{\mathbf{G}}$		50			75		ns
tohz	Output disable time from G		100			125		ns
toh1	Output hold from A0-A12 address change		20			20		ns
toh2	Output hold from A0 address change		20			20		ns
t <sub>oh3</sub>	Output hold from A1-A12 address change		50			50		ns

NOTE 2: For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference page 6).

# byte and word read mode (A0 change hold time)



## byte and word read mode (A1-A12 change hold time)




# byte write cycle

	PARAMETER	TM	S28C64-	25	TM	S28C64-	35	UNIT
	PARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t <sub>c</sub> (WR)	Write cycle time		. 10	15		10	15	ms
t <sub>as</sub>	Address setup time	10			15			ns
t <sub>ah</sub>	Address hold time	100			100			ns
t <sub>cs</sub>	Write setup time	0			0			ns
tch	Write hold time	. 0			0			ns
t <sub>cw</sub>	Chip enable to end of write input	150		500	150		500	ns
toes	Output enable setup time	10						ns
t <sub>oeh</sub>	Output enable hold time	10			15			ns
twp <sup>†</sup>	Write pulse duration	150		500	150		500	ns
t <sub>dl</sub>	Data latch time	20			30			ns
t <sub>dv</sub>	Data valid time							ns
t <sub>ds</sub>	Data setup time	100			130			ns
<sup>t</sup> dh	Data hold time	30			30			ns
<sup>t</sup> drb	Ready/Busy delay time			400			400	ns


 $<sup>{}^{\</sup>dagger}\overline{W}$  is noise protected. Glitches will not activate a write cycle.

NOTE 2: For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference page 6).

# E controlled byte write cycle



# W controlled byte write cycle




# TMS28C64 65,536-BIT ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

## page mode write

	PARAMETER	TMS28C64-25		TMS28C64-35				
	PARAIVIETER	MIN	MIN NOM MAX		MIN NOM		MAX	UNIT
tc(WR)	Write cycle time		10	15		10	15	ms
tas	Address setup time	10			15			ns
t <sub>ah</sub>	Address hold time	100			100			ns
t <sub>ds</sub>	Data setup time	100		-	150			ns
tdh	Data hold time	30			30			ns
twp	Write pulse duration	150		500	150		500	ns
t <sub>blc</sub>	Byte load cycle	3			3			μS
tplw	Page load duration	150			150			μS
twph	Write pulse duration high	2.5			2.5			μS

NOTE 2: For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference page 6).



# TMS27C128 131,072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC128 131.072-BIT PROGRAMMABLE READ-ONLY MEMORY

OCTOBER 1984 - REVISED MAY 1988

This Data Sheet is Applicable to All TMS27C128s and TMS27PC128s Symbolized with Code "A" as Described on Page 11.

- Organization . . . 16K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 128K MOS ROMs, PROMs, and EPROMs
- All inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Times

VCC ±5%	V <sub>CC</sub> ± 10%	
'27C128-100		100 ns
'27C128-120	'27C128-12	120 ns
'27C/PC128-1	'27C/PC128-15	150 ns
'27C/PC128-2	'27C/PC128-20	200 ns
'27C/PC128	'27C/PC128-25	250 ns

- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming or Fast Programming Algorithms
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (VCC = 5.25 V)
  - Active . . . 158 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- PEP4 Version Available with 168 Hour Burnin, and also Guaranteed Operating Temperature Ranges
- 128K EPROM Available with MIL-STD-883C Class B High Reliability Processing (SMJ27C128)

### description

The TMS27C128 series are 131,072-bit, ultraviolet-light erasable, electrically programmable read-only memories.


The TMS27PC128 series are 131, 072-bit, one-time, electrically programmable read-only memories.

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs

### J AND N PACKAGES (TOP VIEW)

VPP [	1	<b>728</b>	] Vcc
A12 🗀	2	27	PGM
A7 🗀	3	26	A13
A6 🗆	4	25	3A [
A5 🗀	5	24	_ A9
A4 🗆	6	23	] A11
A3 🗌	7	22	] <u>G</u>
A2[	8	21	] A10
A1 🗀	9	20	ΞĒ
A0 🗆	10	19	] Q8
Q1 [	11	18	<u>0</u> 7
Q2 🗀	12	17	_ Q6
03[	13	16	Q5
GND [	14	15	<b>]</b> Q4

### FM PACKAGE (TOP VIEW)



#### PIN NOMENCLATURE

A0-A13	Address Inputs
Ē	Chip Enable/Power Down
G	Output Enable
GND	Ground
NC	No Connection
NU	Make No External Connection
PGM	Program
Q1-Q8	Outputs
Vcc	5-V Power Supply

12-13 V Programming Power Supply

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



 $V_{PP}$ 

# TMS27C128 131,072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC128 131,072-BIT PROGRAMMABLE READ-ONLY MEMORY

(including programdata inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C128 and the TMS27PC128 are pin compatible with 28-pin 128K MOS ROMs, PROMs, and EPROMs.

The TMS27C128 EPROMis offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers and is rated for operation from 0 °C to 70 °C. The TMS27C128 is also offered with two guaranteed temperature ranges of 0 °C to 70 °C and -40 °C to 85 °C (TMS27C128-\_ \_JL and TMS27C128-\_ \_JE, respectively). The TMS27C128 is also offered with 168 hour burn-in on both temperature ranges (TMS27C128-\_ \_JL4 and TMS27C128-\_ \_JE4, respectively). (See table below.)

The TMS27PC128 PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC128 is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix). The TMS27PC128 is guaranteed for operation from 0 °C to 70 °C.

All package styles conform to JEDEC standards.

EPROM	TEMPERAT	OPERATING URE RANGES EP4 BURN-IN	SUFFIX FOR PEP4 168 HR. BURN-IN VS TEMPERATURE RANGES				
	0°C TO 70°C			-40°CTO85°C			
TMS27C128-XXX	JL	JE	JL4	JE4			

These EPROMs and PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 12-13 V supply is needed for programming. All programming signals are TTL level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. Fast programming uses a Vpp of 12.5 V and a VCC of 6.0 V for a nominal programming time of two minutes. SNAP! Pulse programming uses a Vpp of 13.0 V and a VCC of 6.5 V for a nominal programming time of two seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

#### operation

There are seven modes of operation listed in the following table. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V for Fast or 13.0 V for SNAP! Pulse) and 12 V on A9 for signature mode.

				MODE				
FUNCTION	Read	Output Disable	Standby	Programming	Verify	Program Inhibit	_	ature ode
Ē	V <sub>IL</sub>	V <sub>IL</sub>	VIH	VIL	VIL	VIH	V	'IL
G	VIL	VIH	Χ <sup>†</sup>	VIH	V <sub>IL</sub>	×	V	'IL
PGM	VIH	VIH	×	VIL	VIH	×	V	iH .
V <sub>PP</sub>	Vcc	Vcc	Vcc	V <sub>PP</sub>	V <sub>PP</sub>	V <sub>PP</sub>	V	СС
vcc	Vcc	Vcc	Vcc	V <sub>CC</sub>	v <sub>cc</sub>	VCC	V	СС
A9	х	X	х	x	Х	X	VH <sup>‡</sup>	VH <sup>‡</sup>
A0	X	×	×	×	Х	×	VIL	VIH
							CC	DDE
Q1-Q8	DOUT	HI-Z	HI-Z	D <sub>IN</sub>	DOUT	HI-Z	MFG	DEVICE
				] ]		1	97	83

 ${}^{\dagger}X$  Can be  $V_{IL}$  or  $V_{IH}$ .  ${}^{\ddagger}V_{H} = 12 \text{ V} \pm 0.5 \text{ V}.$ 



# TMS27C128 131,072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC128 131.072-BIT PROGRAMMABLE READ-ONLY MEMORY

#### read/output disable

When the outputs of two or more TMS27C128s or TMS27PC128s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 through Q8.

### latchup immunity

Latchup immunity on the TMS27C128 and TMS27PC128 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001; "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family," available through TI Field Sales Offices.

#### power down

Active ICC current can be reduced from 30 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C128)

Before programming, the TMS27C128 EPROM is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). EPROM erasure before programming is necessary to assure that all bits are in the logic 1 (high) state. Logic Os are programmed into the desired locations. A programmed logic O can be erased only by ultraviolet light. The recommended minimum ultraviolet light exposure dose (UV intensity  $\times$  exposure time) is 15 watt-seconds per square centimeter. A typical 12-milliwatt-per-square-centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C128, the window should be covered with an opaque label.

### initializing (TMS27PC128)

The one-time programmable TMS27PC128 PROM is provided with all bits in the logic 1 state, then logic 0s are programmed into the desired locations. Logic 0s programmed into a PROM cannot be erased.

#### **SNAP!** Pulse programming

The 128K EPROM and PROM can be programmed using the TISNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which can reduce programming time to a nominal of two seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable, PGM is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds ( $\mu$ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- $\mu$ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when Vpp = 13.0 V, V<sub>CC</sub> = 6.5 V,  $\overline{G}$  = V<sub>IH</sub>, and  $\overline{E}$  = V<sub>IL</sub>. More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with V<sub>CC</sub> = Vpp = 5 V.

# TMS27C128 131,072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC128 131,072-BIT PROGRAMMABLE READ-ONLY MEMORY

### **Fast programming**

The 128K EPROM and PROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming, data is presented in parallel (eight bits) on pins Q1 through Q8. Once addresses and data are stable,  $\overline{PGM}$  is pulsed. The programming mode is achieved when VPP = 12.5 V, VCC = 6.0 V,  $\overline{G} = VIH$ , and  $\overline{E} = VIL$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Fast programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC} = 6.0 \, \text{V}$  and  $V_{PP} = 12.5 \, \text{V}$ . When the full Fast programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \, \text{V}$ .

### program inhibit

Programming may be inhibited by maintaining a high level input on the E or PGM pin.

### program verify

Programmed bits may be verified with Vpp = 12.5 V when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ .

### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to  $12 \text{ V} \pm 0.5 \text{ V}$ . Two identifier bytes are accessed by A0 (pin 10); i.e., A0 = V<sub>IL</sub> accesses the manufacturer code, which is output on Q1-Q8; A0 = V<sub>IH</sub> accesses the device code, which is output on Q1-Q8. All other addresses must be held at V<sub>IL</sub>. Each byte possesses odd parity on bit Q8. The manufacturer code for these devices is 97, and the device code is 83.






FIGURE 1. SNAP! PULSE PROGRAMMING FLOWCHART







FIGURE 2. FAST PROGRAMMING FLOWCHART

# TMS27C128 131,072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC128 131,072-BIT PROGRAMMABLE READ-ONLY MEMORY

### logic symbols†



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are J and N packages.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, VCC (see Note 1)
Supply voltage range, Vpp (see Note 1)
Input voltage range (see Note 1): All inputs except A9
A9
Output voltage range (see Note 1)
Operating free-air temperature range ('27C128JL and JL4; '27PC128NL
and FML)
Operating free-air temperature range ('27C128 JE and JE4)
Storage temperature range

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

# TMS27C128 131,072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC128 131,072-BIT PROGRAMMABLE READ-ONLY MEMORY

### recommended operating conditions

				′27C1	28-100 28-120 PC128-			128-12 PC128		1
			1	PC128- PC128	2		/PC128 /PC128		UNIT	
				MIN	NOM	MAX	MIN	NOM	MAX	
		Read mode (see Note	lead mode (see Note 2)		5	5.25	4.5	5	5.5	
Vcc	Supply Voltage	Fast programming al	gorithm	5.75	6	6.25	5.75	6	6.25	٧
		SNAPI Pulse progran	nming algorithm	6.25	6.5	6.75	6.25	6.5	6.75	
		Read mode (see Note	3)	V <sub>CC</sub> -0.6		V <sub>CC</sub> +0.6	V <sub>CC</sub> -0.6		V <sub>CC</sub> +0.6	V
$V_{PP}$	Supply voltage	Fast programming al	gorithm	12	12.5	13	12	12.5	13	V
		SNAP! Pulse progran	nming algorithm	12.75	13	13.25	12.75	13	13.25	V
V	High-level input	voltage	TTL	2		V <sub>CC</sub> +1	2		V <sub>CC</sub> +1	V
۷ιн	nign-ievei iliput	voitage	CMOS	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	٧
V	Low-level input voltage TTL		TTL	-0.5		0.8	-0.5		0.8	٧
VIL	Low-level input	nput voltage CMOS		-0.5		0.2	-0.5		0.2	V
TA	Operating free-	air temperature (See t	able, page 2)	(See t	able, pa	ge 2)	(See	table, p	age 2)	°C

NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp.

# electrical characteristics over full ranges of recommended operating conditions

	PARAME	TER	TEST CONDITIONS	MIN TYP†	MAX	UNIT
.,	VOH High-level output voltage		I <sub>OH</sub> = -2.5 mA	3.5		V
vон			I <sub>OH</sub> = -20 μA	V <sub>CC</sub> -0.1		٧
			I <sub>OL</sub> = 2.1 mA		0.4	V
VOL	Low-level output voltage		I <sub>OL</sub> = 20 μA		0.1	V
lj .	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V		±1	μА
lo	Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>CC</sub>		±1	μΑ
lpp1	Vpp supply current		V <sub>PP</sub> = V <sub>CC</sub> = 5.5 V	1	10	mA
IPP2	Vpp supply current (during	ng program pulse)	Vpp = 13 V	35	50	mA
1	VCC supply current	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>	250	500	μΑ
ICC1	(standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>	100	250	μА
lCC2	VCC supply current (acti	ve)	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{IL},$ $t_{cycle} = \text{minimum cycle time},$ outputs open	15	30	mA

 $<sup>^{\</sup>dagger}$ Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.

# capacitance over recommended supply voltage range and operating free-air temperature range, $f=1\,\text{MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz		6	10	pF
Co	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz		10	14	pF

 $<sup>^{\</sup>dagger}$ Typical values are at  $T_A = 25$  °C and nominal voltages.

<sup>&</sup>lt;sup>‡</sup>Capacitance measurements are made on sample basis only.



# TMS27C128 131,072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC128 131.072-BIT PROGRAMMABLE READ-ONLY MEMORY

## switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

	PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	′27C12	28-100	'27C1:	28-120 28-12	UNIT
		(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	ĺ
ta(A)	Access time from address			100		120	ns
t <sub>a(E)</sub>	Access time from chip enable	C <sub>L</sub> = 100 pf,		100		120	ns
t <sub>en(G)</sub>	Output enable time from G	1 Series 74 TTL Load,		50		55	ns
tdis	Output disable time from $\overline{G}$ or $\overline{E},$ whichever occurs first $^{\dagger}$	Input t <sub>r</sub> ≤20 ns, Input t <sub>f</sub> ≤20 ns	0	40	0	45	ns
t <sub>v(A)</sub>	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $^{\dagger}$		0		0		ns

	PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C/PC128-1 '27C/PC128-15		'27C/PC128-2 '27C/PC128-20		'27C/PC128 '27C/PC128-25		UNIT
		(OLL NOTES 4 AND S)	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			150		200		250	ns
t <sub>a(E)</sub>	Access time from chip enable	C <sub>L</sub> = 100 pf,		150		200		250	ns
t <sub>en(G)</sub>	Output enable time from G			75		75		100	ns
t <sub>dis</sub>	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $^{\dagger}$	1 Series 74 TTL Load, Input t <sub>r</sub> ≤ 20 ns,	0	60	0	60	0	60	ns
t <sub>v(A)</sub>	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $^{\dagger}$	Input t <sub>f</sub> ≤20 ns	0		0		0		ns

<sup>&</sup>lt;sup>†</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

# switching characteristics for programming: $V_{CC} = 6$ V and $V_{PP} = 12.5$ (Fast) or $V_{CC} = 6.50$ V and $V_{PP} = 13.0$ V (SNAP! Pulse), $T_A = 25$ °C (see Note 4)

	PARAMETER	MIN	NOM	MAX	UNIT
tdis(G)	Output disable time from $\overline{G}$	0		130	ns
t <sub>en(G)</sub>	Output enable time from $\overline{G}$			150	ns

# recommended timing requirements for programming: $V_{CC}=6$ V and $V_{PP}=12.5$ V (Fast) or $V_{CC}=6.50$ V and $V_{PP}=13.0$ V (SNAP! Pulse), $T_{A}=25$ °C, (see Note 4)

			MIN	TYP	MAX	UNIT
tw(IPGM)	Initial program pulse duration	Fast programming algorithm	0.95	1	1.05	ms
W(IPGM)		SNAP! Pulse programming algorithm	95	100	105	μs
tw(FPGM)	Final pulse duration	Fast programming only	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time		2			μs
t <sub>su(E)</sub>	E setup time	2			μs	
t <sub>su(G)</sub>	G setup time		2			μS
t <sub>su(D)</sub>	Data setup time		2			μs
t <sub>su</sub> (VPP)	Vpp setup time		2			μS
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time		2			μs
<sup>t</sup> h(A)	Address hold time		0			μs
th(D)	Data hold time		2		, i	μS

- NOTES: 4. For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0. (Reference page 10).
  - 5. Common test conditions apply for tdis except during programming.



# TMS27C128 131,072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC128 131,072-BIT PROGRAMMABLE READ-ONLY MEMORY

### PARAMETER MEASUREMENT INFORMATION






FIGURE 3. OUTPUT LOAD CIRCUIT

# AC testing input/output wave forms




A.C. testing inputs are driven at 2.4 V for logic 1 and 0.4 V for logic 0. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 for both inputs and outputs.

# read cycle timing




# TMS27C128 131,072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC128 131,072-BIT PROGRAMMABLE READ-ONLY MEMORY



<sup>†</sup>t<sub>dis(G)</sub> and t<sub>en(G)</sub> are characteristics of the device but must be accommodated by the programmer.

#### device symbolization


This data sheet is applicable to all TI TMS27C128 CMOS EPROMs and TMS27PC128 PROMs with the code "A" as shown below:








<sup>&</sup>lt;sup>‡</sup>12.5 V Vpp and 6.0 V V<sub>CC</sub> for Fast programming 13.0 V Vpp and 6.50 V V<sub>CC</sub> for SNAP! Pulse programming.


# **TYPICAL TMS27C/PC128 CHARACTERISTICS**














# TMS27C256 262,144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC256 262,144-BIT PROGRAMMABLE READ-ONLY MEMORY

SEPTEMBER 1984-REVISED MARCH 1988

This Data Sheet is Applicable to All TMS27C256s and TMS27PC256s Symbolized with Code "A" as Described on Page 12.

- Organization . . . 32K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 256K MOS ROMs, PROMS, and EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Times

VCC ±5%	VCC ±10%	
'27C256-120	'27C256-12	120 ns
'27C/PC256-150	'27C/PC256-15	150 ns
'27C/PC256-1	'27C/PC256-17	170 ns
'27C/PC256-2	'27C/PC256-20	200 ns
'27C/PC256	'27C/PC256-25	250 ns

- Power Saving CMOS Technology
- Very High Speed SNAP! Pulse Programming or Fast Programming Algorithms
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (VCC = 5.25 V)
  - Active . . . 158 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS-Input Levels)
- PEP4 Version Available with 168 Hour Burnin, and also Guaranteed Operating Temperature Ranges
- 256K EPROM Available with MIL-STD-883C Class B High Reliability Processing (SMJ27C256)


### description

The TMS27C256 series are 262,144-bit, ultraviolet-light erasable, electrically programmable read-only memories.


The TMS27PC256 series are 262,144-bit, onetime, electrically programmable read-only memories.

These devices are fabricated using power saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can

### J AND N PACKAGES (TOP VIEW)



FM PACKAGE (TOP VIEW)



#### PIN NOMENCLATURE

A0-A14 Address Inputs

E Chip Enable/Power Down

G Output Enable

GND Ground

NC No Connection

NU Make No External Connecction

Q1-Q8 Outputs

V<sub>CC</sub> 5-V Power Supply

Vpp 12-13 V Programming Power Supply

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# TMS27C256, 262,144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC256 262.144-BIT PROGRAMMABLE READ-ONLY MEMORY

be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C256 and the TMS27PC256 are pin compatible with 28-pin 256K MOS ROMs, PROMs, and EPROMs.

The TMS27C256 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C256 is offered with two guaranteed temperature ranges of 0°C to 70°C and -40°C to 85°C (TMS27C256-\_\_JL and TMS27C256-\_\_JE, respectively). The TMS27C256 is also offered with 168-hour burn-in on both temperature ranges (TMS27C256-\_\_JL4 and TMS27C256-\_\_JE4, respectively); see table below.

The TMS27PC256 PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC256 is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix). The TMS27PC256 is quaranteed for operation from 0°C to 70°C (NL or FML suffix).

All package styles conform to JEDEC standards.

EPROM	SUFFIX FOR TEMPERATU WITHOUT PE	RE RANGES	SUFFIX F 168 ± 8 H VS TEMPERAT	R. BURN-IN		
	0°C to 70°C	-40°C TO 85°C	0°C TO 70°C -40°C TO 85			
TMS27C256-XXX	JL	JE	JL4	JE4		

These EPROMs and PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 12-13 V supply is needed for programming. All programming signals are TTL level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. Fast programming uses a Vpp of 12.5 V and a V<sub>CC</sub> of 6.0 V for a nominal programming time of two minutes. SNAP! Pulse programming uses a Vpp of 13.0 V and a V<sub>CC</sub> of 6.5 V for a nominal programming time of four seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

### operation

There are seven modes of operation listed in the following table. Read mode requires a single 5 V supply. All inputs are TTL level except for Vpp during programming (12.5 V for Fast, or 13.0 V for SNAP! Pulse) and 12 V on A9 for signature mode.



# TMS27C256 262,144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC256 262,144-BIT PROGRAMMABLE READ-ONLY MEMORY

				MODE				
FUNCTION	Read	Output Disable	Standby	Programming	Verify	Program Inhibit	_	ature ode
Ē	VIL	VIL	V <sub>IH</sub>	VIL	VIH	VIH	\	/IL
G	VIL	VIH	χ <sup>†</sup>	VIH	VIL	x	\	/IL
V <sub>PP</sub>	Vcc	Vcc	Vcc	V <sub>PP</sub>	V <sub>PP</sub>	V <sub>PP</sub>	V	СС
Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	V	СС
А9	x	×	×	x	х	×	VH <sup>‡</sup>	VH <sup>‡</sup>
AO	х	×	×	х	×	х	VIL	V <sub>IH</sub>
							_	DDE
Q1-Q8	Pout	HI-Z	HI-Z	DIN	DOUT	HI-Z	MFG	DEVICE
				1			97	04

<sup>&</sup>lt;sup>†</sup>X can be V<sub>IL</sub> or V<sub>IH</sub>.

### read/output disable

When the outputs of two or more TMS27C256s or TMS27PC256s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8.

### latchup immunity

Latchup immunity on the TMS27C256 and TMS27PC256 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001; "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family."

#### power down

Active ICC current can be reduced from 30 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C256)

Before programming, the TMS27C256 EPROM is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is 15 watt-seconds per square centimeter. A typical 12-milliwatt-per-square-centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C256, the window should be covered with an opaque label. After erasure (all bits in logic 1 state), logic Os are programmed into the desired locations. A programmed zero can be erased only by ultraviolet light.

 $<sup>^{\</sup>ddagger}V_{H} = 12 \text{ V} \pm 0.5 \text{ V}.$ 

# TMS27C256 262,144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC256 262,144-BIT PROGRAMMABLE READ-ONLY MEMORY

### initializing (TMS27PC256)

The one-time programmable TMS27PC256 PROM is provided with all bits in logic 1 state, then logic 0s are programmed into the desired locations. Logic 0s programmed into a PROM cannot be erased.

### SNAP! Pulse programming

The 256K EPROM and PROM can be programmed using the TI SNAP! Pulse programming algorithm as illustrated by the flowchart of Figure 1, which can reduce programming time to a nominal of 4 seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overline{E}$  is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds ( $\mu$ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- $\mu$ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when Vpp = 13.0 V,  $V_{CC}$  = 6.5 V,  $\overline{G}$  =  $V_{IH}$ , and  $\overline{E}$  =  $V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC}$  =  $V_{PP}$  = 5 V.

### fast programming

The 256K EPROM and PROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming, data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overline{E}$  is pulsed. The programming mode is achieved when Vpp = 12.5 V, VCC = 6.0 V,  $\overline{G}$  = V<sub>IH</sub>, and  $\overline{E}$  = V<sub>IL</sub>. More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Fast programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC} = 6.0 \text{ V}$  and  $V_{CP} = 12.5 \text{ V}$ . When the full Fast programming routine is complete, all bits are verified with  $V_{CC} = V_{CP} = 5 \text{ V}$ .

### program inhibit

Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  pin.

#### program verify

Programmed bits may be verified with  $V_{PP} = 12.5 \text{ V}$  when  $\overline{G} = V_{II}$  and  $\overline{E} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0; i.e., A0 = V<sub>IL</sub> accesses the manufacturer code which is output on Q1-Q8; A0 = V<sub>IH</sub> accesses the device code which is output on Q1-Q8. All other addresses must be held at V<sub>IL</sub>. Each byte possesses odd parity on bit Q8. The manufacturer code for these devices is 97, and the device code is 04.



# TMS27C256 262,144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC256 262.144-BIT PROGRAMMABLE READ-ONLY MEMORY




FIGURE 1. SNAP! PULSE PROGRAMMING FLOWCHART






FIGURE 2. FAST PROGRAMMING FLOWCHART

# TMS27C256 262,144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC256 262,144-BIT PROGRAMMABLE READ-ONLY MEMORY

# logic symbols†





<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. J and N packages illustrated.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

		0.014 . 714
	Supply voltage range, VCC (see Note 1)	0.6 V to / V
;	Supply voltage range, Vpp (see Note 1)	-0.6 V to 14 V
- 1	Input voltage range (see Note 1): All inputs except A9	-0.6 V to 6.5 V
	A9	-0.6 V to 13.5 V
1	Output voltage range (see Note 1)	.6 V to VCC+1 V
	Operating free-air temperature range ('27C256JL and JL4; '27PC256NL	
	and FML)	0°C to 70°C
(	Operating free-air temperature range ('27C256JE and JE4)	-40°C to 85°C
	Storage temperature range	-65°C to 150°C

<sup>&</sup>lt;sup>‡</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

# TMS27C256 262,144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC256 262,144-BIT PROGRAMMABLE READ-ONLY MEMORY

## recommended operating conditions

			'27C256-120 '27C256-12 '27C256-15 '27C256-15 '27C256-15 '27C256-1, '27PC256-1 '27C256-17 '27C256-2, '27PC256-2 '27C256-2, '27PC256-20 '27C256-2, '27PC256-20 '27C256-20 '27C256-20 '27C256-20 '27C256-20 '27C256-20 '27C256-25 '27PC256-25					UNIT		
				MIN	NOM	MAX	MIN	NOM	MAX	
		Read mode (see Note 2)		4.75	5	5.25	4.5	5	5.5	V
Vcc	Supply voltage	Fast programming algorithm		5.75	6	6.25	5.75	6	6.25	٧
'		SNAPI Pulse programming	SNAPI Pulse programming algorithm		6.5	6.75	6.25	6.5	6.75	٧
		Read mode (see Note 3)		V <sub>CC</sub> -0.6		V <sub>CC</sub> +0.6	V <sub>CC</sub> -0.6		V <sub>CC</sub> +0.6	V
VPP	Supply voltage	Fast programming algorithm	n	12	12.5	13	12	12.5	13	V
		SNAP! Pulse programming	algorithm	12.75	13.0	13.25	12.75	13.0	13.25	V
	I limb I mad in a se		TTL	2		V <sub>CC</sub> +1	2		V <sub>CC</sub> +1	V
VIH	High-level input	voitage	Oltage			V <sub>CC</sub> +1	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	٧
V	Low-level input	TTL		-0.5		0.8	-0.5		0.8	٧
VIL.	Low-level input	voitage	CMOS	-0.5		0.2	-0.5		0.2	V
TA	Operating free-	air temperature (See table, p	age 2)	(See t	able, p	age 2)	(See t	able, p	age 2)	°C

NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or V<sub>CC</sub> is applied.

3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC+Ipp.

### electrical characteristics over full ranges of recommended operating conditions

PARAMETER			TEST CONDITIONS	MIN T	YP <sup>†</sup>	MAX	UNIT
	Iliah lawal awanya wala		I <sub>OH</sub> = -2.5 mA	3.5			٧
VOH	High-level output volt	age	I <sub>OH</sub> = -20 μA	V <sub>CC</sub> -0.1			٧
	Level evel evenue vela		I <sub>OL</sub> = 2.1 mA			0.4	V
VOL	Low-level output voits	ow-level output voltage $I_{OL} = 20 \mu A$				0.1	V
Ч	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V			±1	μΑ
10	Output current (leaka	ge) .	V <sub>O</sub> = 0 V to V <sub>CC</sub>			±1	μA
IPP1	V <sub>PP</sub> supply current		V <sub>PP</sub> = V <sub>CC</sub> = 5.5 V		. 1	10	μΑ
IPP2	Vpp supply current (during program pulse	)	V <sub>PP</sub> = 13 V		35	50	mA
1	V <sub>CC</sub> supply current	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		250	500	μΑ
ICC1	(standby)	CMOS-input level	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{CC}$		100	250	μΑ
			$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{IL},$				
ICC2	VCC supply current (a	active)	t <sub>cycle</sub> = minimum cycle time, outputs open		15	30	mA

<sup>&</sup>lt;sup>†</sup>Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.

# capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 \text{ MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz		6	10	pF
Co	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz		10	14	pF

<sup>&</sup>lt;sup>†</sup>Typical values are at T<sub>A</sub> = 25 °C and nominal voltages



<sup>&</sup>lt;sup>‡</sup>Capacitance measurements are made on sample basis only.

# TMS27C256 262,144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC256 262,144-BIT PROGRAMMABLE READ-ONLY MEMORY

### switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

	PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C2 '27C2	56-120 56-12	'27PC2 '27C2!	56-150 :56-150 56-15 256-15	UNIT
			MIN	MAX	MIN	MAX	i l
ta(A)	Access time from address			120		150	ns
t <sub>a(E)</sub>	Access time from chip enable	$C_L = 100 pF$ ,		120		150	ns
ten(G)	Output enable time from G	1 Series 74 TTL Load,		55		75	ns
t <sub>dis</sub>	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\dagger$	Input t <sub>r</sub> ≤ 20 ns,	0	45	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $^{\dagger}$	Input t <sub>f</sub> ≤20 ns	0		0		ns

	PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C2! '27PC2 '27C2! '27PC2 MIN	256-1	'27C2 '27PC: '27C2 '27C2 '27PC: MIN	256-2	'27C2 '27PC '27C2 '27C2 '27PC	256	UNIT
ta(A)	Access time from address	-		170		200		250	ns
t <sub>a(E)</sub>	Access time from chip enable			170		200		250	ns
t <sub>en(G)</sub>	Output enable time from G	C <sub>L</sub> = 100 pF,		75		75		100	ns
tdis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $^{\dagger}$	1 Series 74 TTL Load, Input t <sub>r</sub> ≤20 ns,	0	60	0	60	0	60	ns
t <sub>v(A)</sub>	Output data valid time after change of address, E, or G, whichever occurs first †	Input t <sub>f</sub> ≤20 ns	0		0		0	_	ns

<sup>†</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

# switching characteristics for programming: $V_{CC} = 6$ V and $V_{PP} = 12.5$ V (Fast) or $V_{CC} = 6.50$ V and $V_{PP} = 13.0$ V (SNAP! Pulse), $T_A = 25^{\circ}$ C (see Note 4)

	PARAMETER	MIN	NOM	MAX	UNIT
tdis(G)	Output disable time from $\overline{G}$	0		130	ns
t <sub>en(G)</sub>	Output enable time from G			150	ns

NOTES: 4. For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0. (Reference page 11.)

5. Common test conditions apply for the t<sub>dis</sub> except during programming.

# TMS27C256 262,144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC256 262,144-BIT PROGRAMMABLE READ-ONLY MEMORY

recommended timing requirements for programming,  $V_{CC}=6$  V, and  $V_{PP}=12.5$  V (Fast) or  $V_{CC}=6.5$  V and  $V_{PP}=13.0$  V (SNAP! Pulse),  $T_A=25\,^{\circ}C$  (see Note 4)

			MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	Fast programming algorithm	0.95	1	1.05	ms
	Initial program pulse duration	SNAPI Pulse programming algorithm	95	100	105	μS
tw(FPGM)	Final pulse duration	Fast programming only	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time		2			μS
t <sub>su(G)</sub>	G setup time		2			μS
t <sub>su(E)</sub>	E setup time		2			μS
t <sub>su(D)</sub>	Data setup time		2			μS
t <sub>su</sub> (VPP)	Vpp setup time		2			μS
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time		2			μS
th(A)	Address hold time		0			μS
th(D)	Data hold time		2		-	μS

NOTES: 4. For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0. (Reference page 11.)

# TMS27C256 262,144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC256 262.144-BIT PROGRAMMABLE READ-ONLY MEMORY

### PARAMETER MEASUREMENT INFORMATION






FIGURE 3. OUTPUT LOAD CIRCUIT

# AC testing input/output wave forms




A.C. testing inputs are driven at 2.4 V for logic 1 and 0.4 V for logic 0. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 for both inputs and outputs.

### read cycle timing



# TMS27C256 262,144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC256 262,144-BIT PROGRAMMABLE READ-ONLY MEMORY


### program cycle timing



<sup>†</sup> tdis(G) and ten(G) are characteristics of the device but must be accommodated by the programmer.

## device symbolization


This data sheet is applicable to all TI TMS27C256 CMOS EPROMs and TMS27PC256 PROMs with the data sheet revision code "A" as shown below:





<sup>\*12.5</sup> V Vpp and 6.0 V Vcc for Fast programming; 13.0 V Vpp and 6.5 V Vcc for SNAP! Pulse programming.


# TMS27C256 262,144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC256 262,144-BIT PROGRAMMABLE READ-ONLY MEMORY


### TYPICAL TMS27C/PC256 CHARACTERISTICS














# TMS27C512 524,288-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC512 524,288-BIT PROGRAMMABLE READ-ONLY MEMORY

NOVEMBER 1985 - REVISED APRIL 1988

This Data Sheet is Applicable to All TMS27C512s and TMS27PC512s Symbolized with Code "A" as Described on Page 12.

- Organization . . . 64K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 512K MOS ROMs, PROMs, and EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

Vcc ±5%	Vcc ±10%	
'27C512-1	'27C512-17	170 ns
'27C/PC512-2	'27C/PC512-20	200 ns
'27C/PC512	'27C/PC512-25	250 ns
'27C/PC512-3	'27C/PC512-30	300 ns

- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming or Fast Programming Algorithms
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (VCC = 5.25 V)
  - Active . . . 158 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- PEP4 Version Available with 168 Hour Burn-in, and also Guaranteed Operating Temperature Ranges
- 512K EPROM Available with MIL-STD-883C Class B High Reliability Processing (SMJ27C512)


### description

The TMS27C512 series are 524,288-bit, ultraviolet-light erasable, electrically programmable read-only memories.


The TMS27PC512 series are 524, 288-bit, one-time, electrically programmable read-only memories.

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by

### J AND N PACKAGE (TOP VIEW)



# FM PACKAGE



#### PIN NOMENCLATURE

A0-A15 Address Inputs

E Chip Enable/Power Down

 $\overline{G}/V_{PP}$  12-13 V Programming Power Supply

GND Ground NC No Connection

NU Make No External Connection

Q1-Q8 Outputs

V<sub>CC</sub> 5-V Power Supply

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# TMS27C512 524,288-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC512 524,288-BIT PROGRAMMABLE READ-ONLY MEMORY

Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C512 and the TMS27PC512 are pin compatible with 28-pin 512K MOS ROMs, PROMs, and EPROMs.

The TMS27C512 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C512 is available with two guaranteed temperature ranges of 0°C to 70°C and -40°C to 85°C (TMS27C512-\_ \_JL and TMS27C512-\_ \_JE, respectively). The TMS27C512 is also offered with 168 hour burn-in on both temperature ranges (TMS27C512-\_ \_JL4 and TMS27C512-\_ \_JE4, respectively). (See table below.)

The TMS27PC512 PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC512 is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix). The TMS27PC512 is guaranteed for operation from 0  $^{\circ}$ C to 70  $^{\circ}$ C.

All package styles conform to JEDEC standards.

EPROM	TEMPERAT	R OPERATING URE RANGES PEP4 BURN-IN	168 HR	FOR PEP4 BURN-IN ATURE RANGES
	0°C TO 70°C	-40°C TO 85°C	0°C TO 70°	-40°C TO 85°C
TMS27C512-XXX	JL	JE	JL4	JE4

These EPROMs and PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 12-13 V supply is needed for programming. All programming signals are TTL level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. Fast programming uses a Vpp of 12.5 V and a  $V_{CC}$  of 6.0 V for a nominal programming time of two minutes. SNAP! Pulse programming uses a Vpp of 13.0 V and a  $V_{CC}$  of 6.5 V for a nominal programming time of four seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

### operation

There are seven modes of operation listed in the following table. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V for Fast or 13.0 V for SNAP! Pulse) and 12 V on A9 for signature mode.

				MODE				
FUNCTION	Read	Output Disable	Standby	Programming	Verify	Program Inhibit		ature ode
Ē	V <sub>IL</sub>	VIL	VIH	V <sub>IL</sub>	V <sub>IL</sub>	VIH	V	ΊL
G/V <sub>PP</sub>	V <sub>IL</sub>	Vін	Χ <sup>†</sup>	V <sub>PP</sub>	VIL	Vpp	V	IL.
Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	vcc	V	cc
A9	×	×	×	x	x	×	VH <sup>‡</sup>	VH <sup>‡</sup>
A0	. x	х	×	x	х	×	VIL	V <sub>IH</sub>
							CC	DE
Q1-Q8	POUT	HI-Z	HI-Z	DIN	DOUT	HI-Z	MFG	DEVICE
			İ				97	85

TX Can be VIL or VIH.



 $<sup>^{\</sup>ddagger}V_{H} = 12 V \pm 0.5 V.$ 

# TMS27C512 524,288-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC512 524.288-BIT PROGRAMMABLE READ-ONLY MEMORY

### read/output disable

When outputs of two or more TMS27C512s or TMS27PC512s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}/Vpp$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 through Q8.

#### latchup immunity

Latchup immunity on the TMS27C512 and TMS27PC512 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001; "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family," available through TI Field Sales Offices.

#### power down

Active ICC current can be reduced from 30 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

### erasure (TMS27C512)

Before programming, the TMS27C512 EPROM is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). EPROM erasure before programming is necessary to assure that all bits are in the logic 1 (high) state. Logic 0s are programmed into the desired locations. A programmed logic 0 can be erased only by ultraviolet light. The recommended minimum ultraviolet light exposure dose (UV intensity × exposure time) is 15 watt-seconds per square centimeter. A typical 12-milliwatt-per-square-centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C512, the window should be covered with an opaque label.

### initializing (TMS27PC512)

The one-time programmable TMS27PC512 PROM is provided with all bits in the logic 1 state, then logic 0s are programmed into the desired locations. Logic 0s programmed into a PROM cannot be erased.

### **SNAP!** Pulse programming

The 512K EPROM and PROM can be programmed using the TISNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which can reduce programming time to a nominal of four seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overline{E}$  is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds ( $\mu$ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- $\mu$ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $\overline{G}/Vpp=13.0~V$ , VCC=6.5~V, and  $\overline{E}=V_{|L}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified when VCC=5~V,  $\overline{G}/Vpp=V_{|L}$ , and  $\overline{E}=V_{|L}$ .

# TMS27C512 524,288-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC512 524.288-BIT PROGRAMMABLE READ-ONLY MEMORY

### Fast programming

The 512K EPROM and PROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming, data is presented in parallel (eight bits) on pins Q1 through Q8. Once addresses and data are stable,  $\overline{E}$  is pulsed. The programming mode is achieved when  $\overline{G}/Vpp = 12.5 \text{ V}$ ,  $V_{CC} = 6.0 \text{ V}$ , and  $\overline{E} = V_{|L}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Fast programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC}=6.0\ V$  and  $\overline{G}/V_{PP}=12.5\ V$ . When the full Fast programming routine is complete, all bits are verified when  $V_{CC}=5\ V$  and  $\overline{G}/V_{PP}=V_{IL}$ .

### program inhibit

Programming may be inhibited by maintaining a high level input on the  $\overline{\mathsf{E}}$  pin.

### program verify

Programmed bits may be verified when  $\overline{G}/Vpp$  and  $\overline{E} = V_{IL}$ .

### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to  $12\,V\pm0.5\,V$ . Two identifier bytes are accessed by A0; i.e.,  $A0=V_{IL}$  accesses the manufacturer code, which is output on Q1-Q8;  $A0=V_{IH}$  accesses the device code, which is output on Q1-Q8. All other addresses must be held at  $V_{IL}$ . Each byte possesses odd parity on bit Q8. The manufacturer code for these devices is 97, and the device code is 85.






FIGURE 1. SNAP! PULSE PROGRAMMING FLOWCHART





FIGURE 2. FAST PROGRAMMING FLOWCHART

# TMS27C512 524,288-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC512 524,288-BIT PROGRAMMABLE READ-ONLY MEMORY

### logic symbols†



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J and N packages.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, VCC (see Note 1)
Supply voltage range, Vpp (see Note 1)
Input voltage range (see Note 1): All inputs except A90.6 V to 6.5 V
A90.6 V to 13.5 V
Output voltage range (see Note 1)
Operating free-air temperature range ('27C512 JL and JL4; '27PC512 NL
and FML) 0°C to 70°C
Operating free-air temperature range ('27C512JE and JE4)
Storage temperature range65°C to 150°C

<sup>\*</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

# TMS27C512 524,288-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC512 524,288-BIT PROGRAMMABLE READ-ONLY MEMORY

### recommended operating conditions

				'270 '270	512-1 C/PC512 C/PC512 C/PC512		'27C	512-17 PC512 PC512 PC512	-25	UNIT
				MIN	NOM	MAX	MIN	NOM	MAX	
		Read mode (see Note	e 2)	4.75	5	5.25	4.5	5	5.5	>
vcc	Supply voltage	Fast programming algorithm		5.75	6	6.25	5.75	6	6.25	٧
		SNAP! Pulse programming algorithm		6.25	6.5	6.75	6.25	6.5	6.75	٧
E//	Cumphyvaltaga	Fast programming al	gorithm	12	12.5	13	12	12.5	13	٧
G/VPP	Supply voltage	SNAP! Pulse progran	nming algorithm	12.75	13.0	13.25	12.75	13.0	13.25	V
V	High-level input	voltago	TTL	2		V <sub>CC</sub> +1	2		V <sub>CC</sub> +1	٧
VIH	mign-level input	voitage	CMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	٧
V	Low lovelingut	voltano	TTL	-0.5		0.8	-0.5		0.8	V
VIL	Low-level input voltage CMOS		-0.5		0.2	-0.5		0.2	٧	
TA	Operating free-air temperature (See table, page 2)		(See	table, pa	ge 2)	(See 1	table, pa	ige 2)	°C	

VCC must be applied before or at the same time as  $\overline{G}/Vpp$  and removed after or at the same time as  $\overline{G}/Vpp$ . The device must not be inserted into or removed from the board when Vpp or VCC is applied.

## electrical characteristics over full ranges of recommended operating conditions

	PARAMET	ER	TEST CONDITIONS	MIN TYPT	MAX	UNIT
			I <sub>OH</sub> = -2.5 mA	3.5		٧
Vон	High-level output voltage		$I_{OH} = -20 \mu A$	V <sub>CC</sub> -0.1		٧
			I <sub>OL</sub> = 2.1 mA		0.4	٧
VOL Low-level output voltage		I <sub>OL</sub> = 20 μA		0.1	V	
lj	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V		±1	μΑ
lo	Output current (leakage)		$V_0 = 0 V \text{ to } V_{CC}$		± 1	μΑ
IPP	G/Vpp supply current (du	ing program pulse)	G/V <sub>PP</sub> = 13 V	35	50	mA
	V <sub>CC</sub> supply current	TTL-input level	V <sub>CC</sub> = 5.5 V, <del>E</del> = V <sub>IH</sub>	250	500	μΑ
ICC1	(standby)	CMOS-input level	$V_{CC} = 5.5  V, \overline{E} = V_{CC}$	100	250	μΑ
ICC2	VCC supply current (activ	e)	V <sub>CC</sub> = 5.5 V, E = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open	15	30	mA

 $<sup>^{\</sup>dagger}$ Typical values are at  $T_A = 25$  °C and nominal voltages.

### capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 MHz^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz		6	10	pF
Co	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz		10	14	pF
C <sub>G/VPP</sub>	G/Vpp input capacitance	$\overline{G}/V_{PP} = 0 \text{ V, f} = 1 \text{ MHz}$		20	25	pF

 $<sup>^{\</sup>dagger}$ Typical values are at  $T_A = 25$   $^{\circ}$ C and nominal voltages.



<sup>&</sup>lt;sup>‡</sup>Capacitance measurements are made on sample basis only.

# TMS27C512 524,288-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC512 524,288-BIT PROGRAMMABLE READ-ONLY MEMORY

### switching characteristics over full ranges of recommended operating conditions (see Notes 3 and 4)

PARAMETER		TEST CONDITIONS (SEE NOTES 3 AND 4)	′27C5 ′27C5		'27C/P	C512-2 C512-20	'27C/PC		UNIT
		(SEE NOTES 5 AND 4)	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>a(A)</sub>	Access time from address			170		200		250	ns
t <sub>a</sub> (E)	Access time from chip enable			170		200		250	ns
ten(G)	Output enable time from G/Vpp	$C_L = 100 pf$		75		75		100	ns
<sup>t</sup> dis	Output disable time from $\overline{G}/V_{PP}$ or $\overline{E}$ , whichever occurs first $^{\dagger}$	1 Series 74 TTL Load, Input t <sub>r</sub> ≤20 ns,	0	60	0	60	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}/Vpp$ , whichever occurs first $^{\dagger}$	Input t <sub>f</sub> ≤20 ns	0		0		0		ns

	PARAMETER	TEST CONDITIONS (SEE NOTES 3 AND 4)		C512-3 C512-30	UNIT
		(SEE NOTES S AND 4)	MIN	MAX	
ta(A)	Access time from address			300	ns
t <sub>a(E)</sub>	Access time from chip enable	$C_{L} = 100  pf$		300	ns
ten(G)	Output enable time from G/Vpp	1 Series 74 TTL Load,		120	ns
tdis	Output disable time from G/Vpp or E, whichever occurs first †	Input t <sub>r</sub> ≤20 ns	0	105	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E},$ or $\overline{G}/Vpp,$ whichever occurs first $^{\dagger}$	Input t <sub>f</sub> ≤20 ns	0		ns

<sup>&</sup>lt;sup>†</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

# switching characteristics for programming: $V_{CC}=6~V$ and $\overline{G}/V_{PP}=12.5~V$ (Fast) or $V_{CC}=6.50~V$ and $\overline{G}/V_{PP}=13.0~V$ (SNAP! Pulse), $T_A=25~^{\circ}C$ (see Note 3)

	PARAMETER	MIN	NOM	MAX	UNIT
tdis(G)	Output disable time from $\overline{G}/V_{PP}$	0		130	ns

NOTES: 3. For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0. (Reference page 11.)

4. Common test conditions apply for t<sub>dis</sub> except during programming.

# TMS27C512 524,288-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC512 524,288-BIT PROGRAMMABLE READ-ONLY MEMORY

recommended timing requirements for programming:  $V_{CC}=6$  V and  $\overline{G}/V_{PP}=12.5$  V (Fast) or  $V_{CC}=6.50$  V and  $\overline{G}/V_{PP}=13.0$  V (SNAP! Pulse),  $T_A=25^{\circ}C$  (see Note 3)

			MIN	TYP	MAX	UNIT
	Initial program pulse duration	Fast programming algorithm	0.95	1	1.05	ms
tw(IPGM)	initial program pulse duration	SNAP! Pulse programming algorithm	95	100	105	μs
tw(FPGM)	Final pulse duration	Fast programming only	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time		2			μs
t <sub>su(D)</sub>	Data setup time		2			μs
t <sub>su(VPP)</sub>	G/Vpp setup time		2			μs
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time		2			μs
th(A)	Address hold time		0			μs
th(D)	Data hold time		2			μS
th(VPP)	G/Vpp hold time		2			μS
t <sub>rec(PG)</sub>	G/Vpp recovery time		2			μS
<sup>t</sup> EHD	Data valid from E low				1	μS
t <sub>r</sub> (PG)G	G/Vpp rise time		50			ns

NOTE 3. For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0. (Reference page 11.)

# PARAMETER MEASUREMENT INFORMATION






FIGURE 3. OUTPUT LOAD CIRCUIT

### AC testing input/output wave forms




A.C. testing inputs are driven at 2.4 V for logic 1 and 0.4 V for logic 0. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 for both inputs and outputs.

### read cycle timing




# TMS27C512 524,288-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC512 524,288-BIT PROGRAMMABLE READ-ONLY MEMORY



<sup>†</sup>tdis(G) is a characteristic of the device but must be accommodated by the programmer.

### device symbolization

This data sheet is applicable to all TI TMS27C512 CMOS EPROMs and TMS27PC512 CMOS PROMs with the code "A" shown below:








<sup>\$12.5</sup> V \( \overline{G}\)/VPP and 6.0 V VCC for Fast programming; 13.0 V \( \overline{G}\)/VPP and 6.50 V VCC for SNAP! Pulse programming.


# TMS27C512 524,288-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC512 524,288-BIT PROGRAMMABLE READ-ONLY MEMORY


### TYPICAL TMS27C/PC512 CHARACTERISTICS














# TMS27C010 1,048,576-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

JANUARY 1988

- Organization . . . 128K × 8
- Single 5-V Power Supply
- Industry Standard 32-Pin Dual-In-line Package
- All Inputs/Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time

<b>V<sub>CC</sub> ± 5%</b>	V <sub>CC</sub> ± 10%	
'27C010-170		170 ns
'27C010-200	'27C010-20	200 ns
'27C010-250	'27C010-25	250 ns
'27C010-300	'27C010-30	300 ns

- 8-Bit Output For Use in Microprocessor-Based Systems
- 32-Bit Programming (Four Bytes) and Standard 8-Bit Programming
- Power Saving CMOS Technology
- 3-State Output Buffers
- Uses TI's Innovative ACE (Advanced Contactless EPROM) Technology for Noise Immunity and Improved Reliability
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- No Pull-Up Resistors Required
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
   Active . . . 220 mW Worst Case
   Standby . . 1.5 mW Worst Case
   (CMOS-Input Levels)
- Operating Free-Air Temperature 0°C to 70°C

(TOP VIEW)										
V <sub>PP</sub> [	1 5	J <sub>32</sub>	b∨cc							
A16 🗌	2	31	PGM							
A15 🗌	3	30	Пис							
A12 🗌	4	29	A14							
A7 🗆	5	28	A13							
A6 🗌	6	27	BA 🛮							
A5 🗌	7	26	A9							
A4 🗌	8	25	A11							
A3 🗌	9	24	<u> </u>							
A2 🗌	10	23	A10							
A1 [	11	22	Ē							
A0 [	12	21	08							
Q1 🖸	13	20	<u> </u>							
02	14	19	<u>∏</u>							
03 🗍	15	18	<u> </u>							
GND	16	17	Fina -							

J PACKAGE

PIN NOMENCLATURE							
A0-A16	Address Inputs						
Ē	Chip Enable						
<u>ਫ</u>	Output Enable						
GND	Ground						
NC	No Connection						
PGM	Program						
Q1-Q8	Outputs						
Vcc	5-V Supply						
Vpp	12.5-V Power Supply <sup>†</sup>						

<sup>&</sup>lt;sup>†</sup>Only in program mode.

### description

The TMS27C010 series are 1,048,576-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits. Each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C010 is offered in a 600-mil dual-in-line cerdip package (J suffix) rated for operation from 0°C to 70°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.



### operation

There are nine modes of operation for the TMS27C010 which are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V) and VH (12 V) on A9 for signature mode.

MODE					ICTION PINS)			
IMODE	Ē (22)	Ğ (24)	PGM (31)	V <sub>PP</sub> (1)	V <sub>CC</sub> (32)	A9 (26)	A0 (12)	Q1-Q8 (13-15, 17-21)
Read	V <sub>IL</sub>	VIL	Х	Vcc	Vcc	Х	X	POUT
Output Disable	X <sup>†</sup>	VIH	Х	Vcc	Vcc	х	×	HI-Z
Standby	VIH	Х	×	v <sub>cc</sub>	Vcc	Х	×	HI-Z
Page Data Latch	VIH	VIL	ViH	V <sub>PP</sub>	Vcc	×	х	D <sub>IN</sub>
Programming One Byte	VIL	VIH	VIL	V <sub>PP</sub>	Vcc	×	х	DIN
Programming Four Byte	VIH	VIH	VIL	V <sub>PP</sub>	Vcc	×	х	HI-Z
Program	X	VIL	VIL	Vpp		x	x	HI-Z
Inhibit	X	VIH	VIH	VPP	Vcc	^	^	nı-z
Verify	VIL	VIL	VIH	V <sub>PP</sub>	Vcc	Х	Х	DOUT
Signature	V.,	V	,		V	v‡	V <sub>IL</sub>	MFG Code 97
Mode	VIL	V <sub>IL</sub> X		Vcc	Vcc	V <sub>H</sub> ‡	ViH	Device Code 46

<sup>&</sup>lt;sup>†</sup>X can be V<sub>IL</sub> or V<sub>IH</sub>  $^{\ddagger}V_{H} = 12 V \pm 0.5 V$ 

### read/output disable

When the outputs of two or more TMS27C010s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of the TMS27C010, a low level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

### latchup immunity

Latchup immunty on the TMS27C010 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.

### power down

Active ICC supply current can be reduced from 40 mA to 500 μA for a high TTL input on E and to 250 μA for a high CMOS input on E. In this mode all outputs are in the high impedance state.



# 1.048.576-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

#### erasure

Before programming, the TMS27C010 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. A typical 12 milliwatt-persquare-centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C010, the window should be covered with an opaque label. After erasure (all bits in logic 1 state). logic Os are programmed into the desired locations. A programmed zero can be erased only by ultraviolet light.

### 32-bit programming

The device is programmed in 32-bit blocks by latching four successive bytes. The programming sequence is shown in the 32-bit programming flow chart (Figure 1).

The initial setup in the page data latch is  $V_{PP} = 12.5 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ ,  $\overline{E} = V_{IH}$ ,  $\overline{G} = V_{IH}$ , and  $\overline{PGM} = V_{IH}$ . The first location is defined as any address when AO = logic O and A1 = logic O, and the first order data is the corresponding eight bits of parallel data. Subsequently, the next three bytes of data are defined when A0 = logic 1 and A1 = logic 0, A0 = logic 0 and A1 = logic 1, and A0 = logic 1 and A1 = logic 1, respectively.

Starting at the first location, the four bytes of data are presented in sequence to the data pins Q1 through Q8. For every byte, when the addresses and data are stable,  $\overline{G}$  is pulsed low (V<sub>II</sub>) and the byte is latched on the rising edge of G. The 32-bit parallel programming is achieved when PGM is pulsed low (VII) with a pulse duration of tw(PGM). Every location is programmed only once before going to the interactive mode.

In the interactive mode, the word is verified at Vpp = 12.5 V,  $V_{CC}$  = 6.5 V,  $\overline{E}$  =  $V_{IL}$ ,  $\overline{G}$  =  $V_{IL}$ , and PGM = VIH. If the correct data is not read, 8-bit programming is performed by pulling PGM low with a pulse duration of tw(PGM). This sequence of verification and programming is performed up to a maximum of 15 times. When the device is fully programmed, all bytes are verified with  $V_{CC} = V_{PP} = 5.0 \text{ V} \pm 10\%.$ 

### 8-bit programming

TMS27C010 can also be programmed by using the 8-bit programming algorithm. The programming sequence is shown in the 8-bit programming flow chart (Figure 2).

The initial setup is VPP = 12.5 V, VCC = 6.5 V,  $\overline{E} = V_{|L}$ ,  $\overline{G} = V_{|H}$ , and  $\overline{PGM} = V_{|H}$ . Once the initial location is selected, the data is presented in parallel (eight bits) on pins Q1 through Q8. Once addresses and data are stable, the programming mode is achieved when PGM is pulsed low (VIL) with a pulse duration of tw(PGM). Every location is programmed only once before going to interactive mode.

In the interactive mode, the word is verified at Vpp = 12.5 V,  $V_{CC}$  = 6.5 V,  $\overline{E}$  =  $V_{IL}$ ,  $\overline{G}$  =  $V_{IL}$ , and PGM = VIH. If the correct data is not read, the eight-bit programming is performed by pulling PGM low with a pulse duration of tw(PGM). This sequence of verification and programming is performed up to a maximum of 15 times. When the device is fully programmed, all bytes are verified with  $V_{CC} = V_{PP} = 5.0 V \pm 10\%$ .

#### program inhibit

Programming may be inhibited by maintaining a high level input on both G and PGM pins or a low level input on both  $\overline{G}$  and  $\overline{PGM}$  pins.

### program verify

Programmed bits may be verified with Vpp = 12.5 V when  $\overline{G} = V_{|L|}$ ,  $\overline{E} = V_{|L|}$ , and  $\overline{PGM} = V_{|H|}$ .




FIGURE 1. 32-BIT PROGRAMMING FLOW CHART






FIGURE 2. 8-BIT PROGRAMMING FLOW CHART


### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12.0 V. Two identifier bytes are accessed by toggling A0. All addresses must be held low. The signature code for the TMS27C010 is 9746. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code 46 (Hex), as shown by the signature mode table below.

IDENTIFIER†	PINS									
IDENTIFIER.	A0	08	۵7	Q6	Q5	Q4	Q3	Q2	Q1	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	1	1	1 '	97
DEVICE CODE	VIH	0	1	0	0	0	1	1	0	46

 $^{\dagger}\overline{E}=\overline{G}=V_{IL},\,A9=V_{H},\,V_{PP}=V_{CC}.$ 

# logic symbol‡



<sup>&</sup>lt;sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## TMS27C010 1,048.576-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, VCC (see Note 1)	.6 V to 7.0 V
Supply voltage range, Vpp (see Note 1)0.6	V to 13.0 V
Input voltage range (see Note 1), All inputs except A9	/CC + 1.0 V
A90.6	V to 13.5 V
Output voltage range, with respect to VSS (see Note 1) 0.6 V to V	/cc + 1.0 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

### recommended operating conditions

			'2'	'27C010-170 '27C010-200 '27C010-250 '27C010-300			'27C010-20 '27C010-25 '27C010-30			
			MIN	TYP	MAX	MIN	TYP	MAX		
Vcc	Supply voltage-read mod	de (see Note 2)	4.75	5.0	5.25	4.5	5.0	5.5	V	
V <sub>PP</sub>	Supply voltage-read mod	de (see Note 3)	V <sub>CC</sub> -0.6	Vcc	V <sub>CC</sub> +0.6	V <sub>CC</sub> -0.6	Vcc	V <sub>CC</sub> +0.6	V	
V	High lavel immediates	TTL	2.0		V <sub>CC</sub> +1	2.0		V <sub>CC</sub> +1	V	
$V_{\text{IH}}$	High-level input voltage	CMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	· •	
V <sub>IL</sub> Low-level input voltage	I am land to the second	TTL	-0.5		0.8	-0.5		0.8	V	
	Low-level input voltage	CMOS	-0.5		GND+0.2	-0.5		GND+0.2	, v	
TA	Operating free-air tempera	sture	0		70	0		70	°C	

- NOTES: 2. V<sub>CC</sub> must be applied after or at the same time as Vpp and removed before or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or V<sub>CC</sub> is applied.
  - Vpp can be connected to V<sub>CC</sub> directly (except in the program mode). V<sub>CC</sub> supply current in this case would be I<sub>CC</sub> + Ipp.
    During programming, Vpp must be maintained at 12.5 V ± 0.25 V.

### electrical characteristics over full range of operating conditions

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT	
VOH High-level output voltage			I <sub>OH</sub> = -20 μA	V <sub>CC</sub> -0.2	V <sub>CC</sub> -0.2		
VOH			I <sub>OH</sub> = -2.0 mA	2.4		٧	
Voi	Low-level output voltage		I <sub>OL</sub> = 2.1 mA		0.4	v	
1.05	Low-level output voltage		I <sub>OL</sub> = 20 μA		0.1	`	
I	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V		± 1	μΑ	
10	Output current (leakage)		$V_O = 0 V \text{ to } V_{CC}$		±10	μΑ	
IPP1	1 Vpp supply current		$V_{PP} = V_{CC} = 5.5 V$		100	μА	
IPP2	Vpp supply current (during pro	gram pulse)	Vpp = 12.75 V (32-bit programming)		100	mA	
IPP3	Vpp supply current (during pro	gram pulse)	Vpp = 12.75 V (8-bit programming)		50	mA	
loos	V <sub>CC</sub> supply current (standby)	TTL-input level	$\overline{E} = V_{IH}, V_{CC} = 5.5 V$		500	μА	
1001	VCC supply cultent (standby)	CMOS-input level	$\overline{E} = V_{CC} \pm 0.2 \text{ V}, V_{CC} = 5.5 \text{ V}$		250	μΑ	
	V <sub>CC</sub> supply current (active) (output open)		$\overline{E} = V_{IL}, V_{CC} = 5.5 V,$				
ICC2			t <sub>cycle</sub> = minimum cycle time,		40	mA	
Į			outputs open <sup>‡</sup>			<u> </u>	

<sup>&</sup>lt;sup>‡</sup>Minimum cycle time = maximum access time.



# capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 \text{ MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN TYP‡	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz	6	10	pF
Co	Output capacitance	V <sub>O</sub> = 0 V, f= 1 MHz	10	14	pF

<sup>&</sup>lt;sup>†</sup>Capacitance measurements are made on sample basis only.

### switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

	PARAMETER	TEST CONDITIONS	'27C01	0-170		10-200 010-20		10-250 010-25	l	10-300 010-30	UNIT
		(SEE NOTES 4 & 5)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			170		200		250		300	ns
t <sub>a(E)</sub>	Access time from chip enable	C 100 nE		170		200		250		300	ns
t <sub>en(G)</sub>	Output enable time from G	C <sub>L</sub> = 100 pF, 1 Series 74		75		75		100		100	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first §	TTL load,	0	60	0	60	0	80	0	80	ns
t <sub>V(A)</sub>	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first	Input $t_r \le 20 \text{ ns}$ , Input $t_f \le 20 \text{ ns}$	0		0		0		0		ns

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference page 10.)

 $<sup>^{\</sup>ddagger}AII$  typical values are at  $T_{A}=25\,^{\circ}C$  and nominal voltages.

Common test conditions apply for t<sub>dis</sub> except during programming.

<sup>§</sup>Value calculated from 0.5-V delta to measured output level.

# TMS27C010 1,048,576-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

# recommended timing requirements for programming, TA = 25 °C (see Notes 4 and 6)

		MIN	NOM	MAX	UNIT
tw(PGM)	Program pulse duration	0.45	0.5	0.55	ms
t <sub>su(A)</sub>	Address setup time	2			μS
t <sub>su(E)</sub>	Chip enable setup time	2			μs
t <sub>su(G)</sub>	Output enable setup time	2			μS
<sup>t</sup> dis(G)	Output disable time from $\overline{G}$	0		100	ns
t <sub>en(G)</sub>	Output enable time from $\overline{G}$			150	ns
t <sub>su(D)</sub>	Data setup time	2			μS
t <sub>su</sub> (VPP)	Vpp setup time	2			μS
t <sub>su</sub> (VCC)	VCC setup time	2			μS
<sup>t</sup> h(A)	Address hold time from $\overline{G}$	0			μS
th(G)	Output enable hold time	2			μS
th(D)	Data hold time	2			μS
th(A0)	Address hold time (programming)¶	2			μS
th(E)	Chip enable hold time¶	2			μS
t <sub>su(D0)</sub>	Data setup time¶	100			ns
t <sub>su(D1)</sub>	Data setup time ¶	100			ns
t <sub>su(D2)</sub>	Data setup time ¶	100			ns
t <sub>su</sub> (D3)	Data setup time ¶	100			ns
th(D0)	Data hold time¶	100			ns
t <sub>su(E)</sub>	Chip enable setup time	100			ns
t <sub>su(G)</sub>	Output enable setup time¶	100		, and the second	ns
tpL	G pulse duration during page data latch	1			μS
t <sub>su</sub> (PGM)	Programming setup time ¶	1			μS

1 Denotes timing requirements for 32-bit programming only.

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference page 10.)

Input rise and fall times are ≤ 20 ns.

### PARAMETER MEASUREMENT INFORMATION





FIGURE 3. OUTPUT LOAD CIRCUIT

### AC testing input/output wave forms




AC testing inputs are driven at 2.4 V for logic 1 and 0.4 V for logic 0. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 for both inputs and outputs.

### read cycle timing






### program cycle timing-32 bits



NOTE 7: 8-bit programming is applied in Interactive Mode when needed.

### program cycle timing-8 bits



## TMS27C210 1,048,576-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

MAY 1987-REVISED JUNE 1988

- Wide-Word Organization . . . 64K × 16
- Single 5-V Power Supply
- Operationally Compatible with Existing Megabit EPROMs
- 40-Pin Dual-In-line Package
- All Inputs and Outputs Fully TTL Compatible
- Static Operations (No Clocks, No Refresh)
- Max Access/Min Cycle Time

<b>VCC ± 5%</b>	VCC± 10%	
'27C210-170		170 ns
'27C210-200	'27C210-20	200 ns
'27C210-250	'27C210-25	250 ns
'27C210-300	'27C210-30	300 ns

- 16-Bit Output For Use in Microprocessor-Based Systems
- 32-Bit Programming (Two 16-Bit Words) and 16-Bit Programming
- 16 Seconds Typical Programming Time
- Power Saving CMOS Technology
- 3-State Output Buffers
- Uses TI's Innovative ACE (Advanced Contactless EPROM) Technology for Noise Immunity and Improved Reliability
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pull-Up Resistors Required
- Low Power Dissipation
  - -Active . . . 220 mW Worst Case
  - -Standby . . . 1.5 mW Worst Case (CMOS-Input Levels)
- Operating Free-Air Temperature 0°C to 70°C

J PACKAGE

PIN NOMENCLATURE					
A0-A15	Address Inputs				
Ē	Chip Enable				
Ğ	Output Enable				
GND	Ground				
NC	No Connection				
PGM	Program				
Q1-Q16	Outputs				
Vcc	5-V Supply				
$V_{PP}$	12.5-V Supply <sup>‡</sup>				

<sup>&</sup>lt;sup>†</sup>Pins 11 and 30 must be connected externally to ground.

### description

The TMS27C210 is a 1,048,576-bit, ultraviolet-light erasable, electrically programmable read-only memory. This device is fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C210 is offered in a dual-in-line cerdip package (J suffix) rated for operation from 0°C to 70°C.



<sup>&</sup>lt;sup>‡</sup>Only in program mode.

Since this EPROM operates from a single 5-V supply (in the read mode), it is ideal for use in microprocessorbased systems. One other (12.5 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

### operation

There are eight modes of operation for the TMS27C210 which are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V) and 12 V on A9 for signature mode.

	FUNCTION PINS								
MODE	Ē (2)	Ğ (20)	PGM (39)	V <sub>PP</sub> (1)	V <sub>CC</sub> (40)	A9 (31)	A0 (21)	I/O (19-12) (10-3)	
Read	V <sub>IL</sub>	VIL	×	Vcc	Vcc	х	х	Q1-Q8 Q9-Q16	
Output Disable	χ <sup>†</sup>	V <sub>IH</sub>	х	vcc	vcc	х	х	HI-Z	
Standby	VIH	х	×	Vcc	vcc	х	x	HI-Z	
Programming	V <sub>IL</sub>	V <sub>IH</sub>	VIL	V <sub>PP</sub>	Vcc	х	х	D <sub>IN</sub>	
Verify	V <sub>IL</sub>	VIL	ViH	V <sub>PP</sub>	v <sub>cc</sub>	х	×	DOUT	
Program Inhibit	. V <sub>IH</sub>	х	х	V <sub>PP</sub>	vcc	х	х	HI-Z	
Signature Mode (Mfg)	VIL	V <sub>IL</sub>	х	Vcc	Vcc	VH <sup>‡</sup>	V <sub>IL</sub>	Mfg Code 0097	
Signature Mode (Device)	V <sub>IL</sub>	V <sub>IL</sub>	×	Vcc	Vcc	VH <sup>‡</sup>	ViH	Device Code 0086	

<sup>&</sup>lt;sup>†</sup>X can be V<sub>IL</sub> or V<sub>IH</sub>.

### read/output disable

When the outputs of two or more TMS27C210s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of the TMS27C210, a low level signal is applied to the E and G pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

### latchup immunity

Latchup immunty on the TMS27C210 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.



<sup>&</sup>lt;sup>‡</sup>V<sub>H</sub> = 12 V ± 0.5 V.

## TMS27C210 1,048,576-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

#### power down

Active power dissipation can be reduced from 40 mA to 1 mA for a high TTL input on  $\overline{E}$  and to 250  $\mu$ A for a high CMOS input on  $\overline{E}$ . In this mode all outputs are in the high impedance state.

#### erasure

Before programming, the TMS27C210 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds-per-square-centimeter. A typical 12 milliwatt-per-square-centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C210, the window should be covered with an opaque label.

### 32-bit programming

After erasure (all bits in logic 1 state), logic 0s are programmed into the desired locations. A programmed zero can be erased only by ultraviolet light. The device is programmed in 32-bit blocks. The programming sequence is shown in the 32-bit programming flow chart (Figure 1).

The initial setup in the page data latch is Vpp = 12.5 V,  $V_{CC} = 6.5$  V,  $\overline{E} = V_{IL}$ ,  $\overline{G} = V_{IH}$ , and  $\overline{PGM} = V_{IH}$ . The first location is defined as any address when AO = logic O, and the low order word data is the corresponding 16 bits of parallel data. The high order word data is the 16 bits of parallel data for any address when AO = logic 1.

Once the first location is selected, the low order word data is presented to the data pins Q1 to Q16. When the address and data are stable, A0 is clocked from logic 0 to logic 1. The low order word is latched on the rising edge of A0 when Vpp = 12.5 V,  $V_{CC} = 6.5$  V,  $\overline{E} = V_{IL}$ ,  $\overline{G} = V_{IH}$ , and  $\overline{PGM} = V_{IH}$ . The high order word is then presented to the data pins. When the data is stable, the 32-bit parallel programming is achieved when  $\overline{PGM}$  is pulsed low ( $V_{IL}$ ). The length of the pulse is  $t_{W}(PGM)$ . Every location is programmed once before going to the interactive mode.

The interactive mode consists of a sequence of verification and programming. In the interactive mode, two 16-bit words corresponding to low and high order word data are verified at Vpp = 12.5 V,  $V_{CC} = 6.5$  V,  $\overline{E} = V_{IL}$ ,  $\overline{G} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ . If the correct data is not read in either or both words, 32-bit bit programming is performed with Vpp = 12.5 V,  $V_{CC} = 6.5$  V,  $\overline{E} = V_{IL}$ ,  $\overline{G} = V_{IH}$ , and a low pulse of tw(PGM) on  $\overline{PGM}$ . This sequence of verification and programming is performed up to a maximum of 15 times for two words. When the device is fully programmed, all bits are verified with  $V_{CC} = V_{PP} = 5.0$  V  $\pm$  10%.



### 16-bit programming

TMS27C210 can also be programmed in 16-bit blocks if desired. The 16-bit programming flow is shown in Figure 2. The initial setup is the same as the 32-bit programming flow except  $\overline{E}=V_{IH}$ . Once the initial location is selected, the 16-bit word data is presented to the data pins Q1 through Q16. When the addresses and data are stable,  $\overline{E}$  is pulled low (V<sub>IL</sub>). The 16-bit programming is achieved when  $\overline{PGM}$  is pulsed low (V<sub>IL</sub>). The length of the pulse is  $t_{W}(PGM)$ . To program the next location,  $\overline{E}$  is pulled high (V<sub>IH</sub>) and the 16-bit data is presented to the data pins. When the data and address are are stable, programming is achieved with  $\overline{E}=V_{IL}$  followed by a low pulse of  $t_{W}(PGM)$  on  $\overline{PGM}$ . Every location is programmed once before going to the interactive mode.

In the interactive mode, 16-bit data corresponding to every location is verified at Vpp = 12.5 V,  $V_{CC} = 6.5 \text{ V}$ ,  $\overline{E} = V_{IL}$ ,  $\overline{G} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ . If the correct data is not read, a 16-bit word programming is performed with  $\overline{G} = V_{IH}$  and a low pulse of  $t_{W(PGM)}$  on  $\overline{PGM}$ . This sequence of verification and programming is performed up to a maximum of 15 times for a word. When the device is fully programmed, all bits are verified with  $V_{CC} = V_{PP} = 5.0 \text{ V} \pm 10\%$ .

### program inhibit

Programming may be inhibited by maintaining a high level input on the E pin.

### program verify

Programmed bits may be verified with Vpp = 12.5 V when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ .

### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 31) is forced to 12.0 V. Two identifier bytes are accessed by toggling A0. Q1-Q8 contain the valid codes. Each byte possesses odd parity on bit Q8. All other addresses must be held low. The signature code for the TMS27C210 is 9786. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code 86 (Hex), as shown by the signature mode table on page 7.






FIGURE 1. 32-BIT PROGRAMMING FLOW CHART






FIGURE 2. 16-BIT PROGRAMMING FLOW CHART




#### TMS27C210 1,048,576-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

#### signature mode†

IDENTIFIER†					PIN	s				
	A0	<b>08</b>	Ω7	<b>Q6</b>	Q5	Q4	0.3	02	Q1	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	1	1	1	97
DEVICE CODE	VIH	1	0	0	0	0	1	1	0	86

 $^{\dagger}\overline{E} \ = \ \overline{G} \ = \ V_{IL}, \ A9 \ = \ V_{H}, \ A1\text{-}A8 \ = \ V_{IL}, \ A10\text{-}A15 \ = \ V_{IL}, \ V_{PP} \ = \ V_{CC}, \ \overline{PGM} \ = \ V_{IH} \ \text{or} \ V_{IL}.$ 

#### logic symbol‡



<sup>&</sup>lt;sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, VCC (see Note 1)	.6 V to 7.0 V
Supply voltage range, Vpp (see Note 1)	6 V to 13.0 V
Input voltage range (see Note 1), All inputs except A90.6 V to	VCC + 1.0 V
A90.6	3 V to 13.5 V
Output voltage range (see Note 1)	VCC + 1.0 V
Operating free-air temperature range	.0°C to 70°C
Storage temperature range69	5°C to 150°C

<sup>§</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.



#### recommended operating conditions

			'2	'27C210-170 '27C210-200 '27C210-250 '27C210-300		'27C210-20 '27C210-25 '27C210-30			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage-read mode	(see Note 2)	4.75	5.0	5.25	4.5	5.0	5.5	V	
VPP	Supply voltage-read mode	(see Note 3)	V <sub>CC</sub> - 1.0	Vcc	V <sub>CC</sub> + 1.0	V <sub>CC</sub> -1.0	Vcc	V <sub>CC</sub> +1.0	V	
	tlink laval innut valtana	TTL	2.0		V <sub>CC</sub> +1	2.0		V <sub>CC</sub> +1	V	
VIH	High-level input voltage	CMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	•	
14	I I I i I i I	TTL	-0.5		0.8	-0.5		0.8	V	
V <sub>IL</sub> Low-level input voltage	Low-level input voltage	CMOS	-0.5		GND+0.2	-0.5		GND+0.2	V	
TA	Operating free-air temper	ature	0		70	0		70	°C	

NOTES: 2. V<sub>CC</sub> must be applied after or at the same time as Vpp and removed before or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or V<sub>CC</sub> is applied.

3. Vpp can be connected to V<sub>CC</sub> directly (except in the program mode). V<sub>CC</sub> supply current in this case would be I<sub>CC</sub> + Ipp. During programming, Vpp must be maintained at 12.5 V ± 0.25 V.

#### electrical characteristics over full range of operating conditions

	PARAMETER		TEST CONDITIONS	MIN TYPT I	MAX	UNIT
V	Libb level autout valence	$l_{OH} = -20 \mu\text{A}$				
νон	High-level output voltage		I <sub>OH</sub> = -2.0 mA	2.4		· _
Vo		I <sub>OL</sub> = 2.1 mA		0.4	>	
VOL	VOL Low-level output voltage		I <sub>OL</sub> = 20 μA		V	
I Input current (leakage)		V <sub>1</sub> = 0 V to 5.5 V		±1	μА	
ıo	O Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>CC</sub>		±10	μΑ
IPP1	P1 Vpp supply current		V <sub>PP</sub> = V <sub>CC</sub> = 5.5 V		100	μΑ
IPP2	Vpp supply current (during pro-	gram pulse)	Vpp = 12.75 V (16-bit programming)		50	mA
IPP3	Vpp supply current (during pro-	gram pulse)	Vpp = 12.75 V (32-bit programming)		100	mA
lase	V <sub>CC</sub> supply current (standby)	TTL-input level	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{IH}$		1	mA
'CC1	ACC ambbis content (argumps)	CMOS-input level	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{CC} \pm 0.2 \text{ V}$		250	μΑ
			V <sub>CC</sub> = 5.5 V, E = V <sub>IL</sub>			
lCC2	V <sub>CC</sub> supply current (active)		t <sub>cycle</sub> = minimum cycle time, outputs open <sup>‡</sup>	30	40	mA

 $<sup>^{\</sup>dagger}$ Typical values are at  $T_A = 25$  °C and nominal voltages.

<sup>&</sup>lt;sup>‡</sup>Minimum cycle time = maximum address access time.

## TMS27C210 1,048,576-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

## capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 \text{ MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN TYP‡	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz	6	10	pF
Co	Output capacitance	V <sub>O</sub> = 0 V, f= 1 MHz	10	14	pF

<sup>&</sup>lt;sup>†</sup>Capacitance measurements are made on sample basis only.

#### switching characteristics over full ranges of recommended operating conditions (see Note 4)

PARAMETER		TEST CONDITIONS (SEE NOTE 4)	'27C210-170		'27C210-20 '27C210-200		'27C210-25 '27C210-250		'27C210-30 '27C210-300		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			170		200		250		300	ns
ta(E)	Access time from chip enable	C <sub>L</sub> = 100 pF, 1 Series 74 TTL load,		170		200		250		300	ns
t <sub>en(G)</sub>	Output enable time from G			75		75		100		100	ns
<sup>t</sup> dis	Output disable time from $\overline{\mathbb{G}}$ or $\overline{\mathbb{E}}$ , whichever occurs first $^{\S}$		0	60	0	60	0	80	0	80	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first §	Input t <sub>r</sub> ≤ 20 ns, Input t <sub>f</sub> ≤ 20 ns	0		0		0	-	0		ns

<sup>&</sup>lt;sup>§</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

## recommended timing requirements for programming, $V_{CC} = 6.5 \text{ V}$ and $V_{PP} = 12.75 \text{ V}$ , $T_{A} = 25 ^{\circ}\text{C}$ (see Notes 4 and 5)

		MIN	TYP	MAX	UNIT
tw(PGM)	Program pulse duration	0.45	0.5	0.55	ms
t <sub>su(E)</sub>	Chip enable setup time	2			μS
t <sub>su(A)</sub>	Address setup time	2			μS
t <sub>su(G)</sub>	G setup time	2			μS
t <sub>dis</sub> (G)	Output disable time from $\overline{G}$ (see Note 6)	0		100	ns
t <sub>en(G)</sub>	Output enable time from $\overline{G}$			150	ns
t <sub>su(D)</sub>	Data setup time	2			μS
t <sub>su</sub> (VPP)	Vpp setup time	2			μS
t <sub>su</sub> (VCC)	V <sub>CC</sub> setup time	2			μS
<sup>t</sup> h(A)	Address hold time	0			μS
th(D)	Data hold time	2			μS
<sup>t</sup> h(G)	Output enable hold time from data	2			μS
t <sub>su(DAO)</sub>	Data setup time before A0 high	100			ns
th(DAO)	Data hold time after A0 high	100			ns
<sup>t</sup> h(E)	Chip enable hold time	2			μs
tw(E)	Chip enable pulse duration	200			ns

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference page 10.)

- 5. Input signal  $t_r$  and  $t_f \le 20$  ns.
- 6. Common test conditions apply for tdis(G) except during programming.

<sup>&</sup>lt;sup>‡</sup>Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.

NOTE 4: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference page 10.)

#### PARAMETER MEASUREMENT INFORMATION






FIGURE 3. OUTPUT LOAD CIRCUIT


#### AC testing input/output wave forms




A.C. testing inputs are driven at 2.4 V for logic 1 and 0.4 V for logic 0. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 for both inputs and outputs.

#### read cycle timing





#### 16-bit programming



#### TMX27PC010 1,048,576-BIT PROGRAMMABLE READ-ONLY MEMORY

JANUARY 1988

0	Organization				1	28K	×	8
---	--------------	--	--	--	---	-----	---	---

- Single 5-V Power Supply
- Industry Standard 32-Pin Dual-In-line Package
- All Inputs/Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time

Vcc ± 5%	V <sub>CC</sub> ± 10%	
'27PC010-200	'27PC010-20	200 ns
'27PC010-250	'27PC010-25	250 ns
'27PC010-300	'27PC010-30	300 ne

- 8-Bit Output For Use in Microprocessor-Based Systems
- 32-Bit Programming (Four Bytes) and Standard 8-Bit Programming
- Power Saving CMOS Technology
- 3-State Output Buffers
- Uses TI's Innovative ACE (Advanced Contactless EPROM) Technology for Noise Immunity and Improved Reliability
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- No Pull-Up Resistors Required
- Low Power Dissipation ( $V_{CC} = 5.5 \text{ V}$ )
  - -Active . . . 220 mW Worst Case
  - -Standby . . . 1.5 mW Worst Case (CMOS-Input Levels)
- Operating Free-Air Temperature . . . 0 °C to 70 °C

_			<b>-</b>
V <sub>PP</sub>	1 0	32	□∨cc
A16 🗌	2	31	□ PGM
A15 🗌	3	30	] NC
A12 🗌	4	29	A14
A7 🗌	5	28	
A6 🗆	6	27	
A5 🗌	7	26	_ A9
A4 🗌	8	25	A11
A3 🗌	9	24	<u> </u>
A2	10	23	A10
A1 🗍	11	22	ΠĒ
AOF	12	21	F 08
₫1 آ	13	20	Ħ <b>α</b> 7
Q2 🗖	14	19	Ħ <b>α</b> 6
Q3Γ	15	18	Ħο <sub>5</sub>
GND	16	17	∏ Q4

N PACKAGE (TOP VIEW)

PI	PIN NOMENCLATURE				
A0-A16	Address Inputs				
Ē	Chip Enable				
G	Output Enable				
GND	Ground				
NC	No Connection				
PGM	Program				
Q1-Q8	Outputs				
Vcc	5-V Supply				
V <sub>PP</sub>	12.5-V Power Supply <sup>†</sup>				

<sup>&</sup>lt;sup>†</sup>Only in program mode.

#### description

The TMX27PC010 series are 1,048,576-bit, one-time, electrically programmable read-only memories. These devices are fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits. Each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The TMX27PC010 is offered in a 600-mil dual-in-line plastic package (N suffix) rated for operation from 0°C to 70°C.

Since these PROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing PROM programmers can be used.

#### TMX27PC210 1,048,576-BIT PROGRAMMABLE READ-ONLY MEMORY

JANUARY 1988

•	Wide-Word	Organization			64K	×	16
---	-----------	--------------	--	--	-----	---	----

- Single 5-V Power Supply
- Operationally Compatible with Existing Megabit EPROMs
- 40-Pin Dual-In-line Package
- All Inputs and Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time

V <sub>CC</sub> ± 5%	V <sub>CC</sub> ± 10%	
'27PC210-200	'27PC210-20	200 ns
'27PC210-250	'27PC210-25	250 ns
'27PC210-300	'27PC210-30	300 ns

- 16-Bit Output for Use in Microprocessor Systems
- 32-Bit Programming (Two 16-Bit Words) and 16-Bit Programming
- 16 Seconds Typical Programming Time
- Power Saving CMOS Technology
- 3-State Output Buffers
- Uses TI's Innovative ACE (Advanced Contactless EPROM) Technology for Noise Immunity and Improved Reliability
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pull-Up Resistors Required
- Low Power Dissipation
  - -Active . . . 220 mW Worst Case
  - -Standby . . . 1.5 mW Worst Case (CMOS-Input Levels)
- Operating Free-Air Temperature . . . 0 °C to 70 °C

(1	OP V	IEW)	
VPP	1 2 3 4 5 6 6 7 8 9 10 111 12 13 14 15 16 17 18 19 20	440	VCC PGM NC A15 A14 A13 A12 A11 A10 A9 GND <sup>1</sup> A8 A7 A6 A5 A4 A3
			-

N PACKAGE

PI	N NOMENCLATURE
A0-A15	Address Inputs
Ē	Chip Enable
G	Output Enable
GND	Ground
NC	No Connection
PGM	Program
Q1-Q16	Outputs
Vcc	5-V Supply
Vpp	12.5-V Supply <sup>‡</sup>

†Pins 11 and 30 must be connected externally to ground. ‡Only in program mode.

#### description

The TMX27PC210 is a 1,048,576-bit, one-time, electrically programmable read-only memory. This device is fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The TMX27PC210 is offered in a dual-in-line plastic package (N suffix) rated for operation from 0°C to 70°C.

1	General Information
2	Alternate Source Directories
3	Glossary/Timing Conventions/Data Sheet Structure
4	Dynamic RAMs
5	Dynamic RAM Modules
6	EPROMs/PROMs/EEPROMs
7	VLSI Memory Management Products
8	Military Products
9	Applications Information
10	Quality and Reliability
11	Logic Symbols
12	Mechanical Data
13	ESD Guidelines

#### SN54ALS229A, SN74ALS229A 16 × 5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES

D2876, MARCH 1986-REVISED MAY 1986

- Independent Asychronous Inputs and Outputs
- 16 Words by 5 Bits Each
- Data Rates from 0 to 30 MHz
- Fall-Through Time . . . 24 ns Typ
- 3-State Outputs

#### description


These 80-bit memories utilize Advanced Low-Power Schottky technology and feature high speed and fast fall-through times. They are organized as 16 words by 5 bits each.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. These FIFOs are designed to process data at rates from 0 to 30 megahertz in a bit-parallel format, word by word.


Data is written into memory on a low-to-high transition at the load clock input (LDCK) and is read out on a low-to-high transition at the unload clock input (UNCK). The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals will have no effect. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the FULL, EMPTY, FULL – 2, and EMPTY + 2 output flags. The FULL output will be low whenever the memory is full, and high whenever not full. The FULL – 2 output will be low whenever the memory contains 14 data words. The EMPTY output will be low whenever the memory is empty, and high whenever it is not empty. The EMPTY + 2 output will be low whenever 2 words remain in memory.

SN54ALS229A . . . J PACKAGE SN74ALS229A . . . DW OR N PACKAGE (TOP VIEW)




SN54ALS229A . . . FK PACKAGE SN74ALS229A . . . FN PACKAGE





A low level on the reset input  $(\overline{RST})$  resets the internal stack control pointers and also sets  $\overline{EMPTY}$  low and sets  $\overline{FULL}$ ,  $\overline{FULL}-2$ , and  $\overline{EMPTY}+2$  high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK, after either a  $\overline{RST}$  pulse or from an empty condition, will cause  $\overline{EMPTY}$  to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output enable input (OE) is low. OE does not affect the output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.

#### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range: SN54ALS229A 55 °C	
SN74ALS229A 0°	C to 70°C
Storage temperature range65°C	to 150°C

#### recommended operating conditions

				SN	54ALS	229A	SN	174ALS	229A	UNIT	
				MIN NOM		MAX	MIN	NOM	MAX	וואטן	
Vcc	Supply voltage			4.5	5	5.5	4.5	5	5.5	V	
ViH	High-level input voltage			2			2			V	
VIL	Low-level input voltage					0.8			0.8	V	
lau	High-level output current		Q outputs			-1.0			-1.6	mA	
ЮН	riigii-iever output current		Status flags			-0.4			-0.4	11114	
	Low-level output current		Q outputs			12			24		
lOL	Low-level output current	evel output current Status fl				4			8	mA	
	Clock frequency		LDCK	0		25			30	MHz	
fclock	Clock frequency		UNCK	0		25	0		30	VINZ	
			RST low	20			15				
			LDCK low	15			10			7	
t <sub>w</sub>	Pulse duration		LDCK high	25			20			ns	
			UNCK low	15			10			7	
			UNCK high	25			20			1	
	C-A	Data before LD	Data before LDCK1				10				
t <sub>su</sub>	Setup time	RST (inactive) before LDCK1		5			5			ns	
th	Hold time	Data after LDC	K†	5			5			ns	
TA	Operating free-air temperature			- 55		125	0		70	°C	



#### SN54ALS229A, SN74ALS229A 16 × 5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER	TECT OF	ONDITIONS	SN	54ALS	229A	SN			
P	AKAIVIETEK	1551 CC	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>1</sub> = -18 mA			-1.2			- 1.2	V
	Status flags	$V_{CC} = 4.5 \text{ V to 5}.$	$.5 \text{ V, } I_{OH} = -0.4 \text{ mA}$	Vcc-	- 2		Vcc-	- 2		
Voн	Q outputs -	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -1 mA	2.4	3.3					V
٧ОН	C outputs	$V_{CC} = 4.5 V,$	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		]
	Q outputs	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
VOL	Q outputs	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 24 mA					0.35	0.5	l <sub>v</sub> l
VOL	Status flags	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	1
	Status Hags	$V_{CC} = 4.5 V$ ,	I <sub>OL</sub> = 8 mA					0.35	0.5	1
Jozh		V <sub>CC</sub> = 5.5 V,	$V_0 = 2.7 V$			20			20	μΑ
lozL		$V_{CC} = 5.5 V$ ,	$V_0 = 0.4 V$			- 20			- 20	μΑ
4		$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 7 V			0.1			0.1	mA
ΊΗ		$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			20			20	μΑ
IJL		$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA
10 <sup>‡</sup>		$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 2.25 V	-30		-112	- 30		-112	mA
lcc		$V_{CC} = 5.5 V$			95	150		95	140	mA

#### switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (оитрит)	$V_{CC} = 5 V$ , $C_{L} = 50 pF$ , R1 = 500 Ω, R2 = 500 Ω, $T_{A} = 25 °C$ 'ALS229A MIN TYP MAX			V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = MIN to MAX SN54ALS229A SN74ALS			F, Ω, Ω, to MAX SN74ALS229A		
f <sub>max</sub>	LDCK					25		30		MHz	
max	UNCK					25		30		IVIT12	
t <sub>pd</sub>	LDCK↑	Any Q		24	47	7	54	7	50	ns	
t <sub>pd</sub>	UNCKT	Any Q		19	29	9	35	9	33	ns	
<sup>‡</sup> PLH	LDCK↑	EMPTY		18	26	9	32	9	30	ns	
t <sub>PHL</sub>	UNCK↑	EMPTY		18	25	9	32	9	29	ns	
t <sub>PHL</sub>	RST↓	EMPTY		15	21	6	26	6	24	ns	
t <sub>pd</sub>	LDCK↑	EMPTY + 2		23	33	10	40	10	38	ns	
t <sub>pd</sub>	UNCK↑	EMPTY + 2		20	29	9	38	9	35	ns	
tPLH	RST↓	EMPTY + 2		20	28	9	35	9	33	ns	
t <sub>pd</sub>	LDCK†	FULL - 2		23	33	10	40	10	38	ns	
t <sub>pd</sub>	UNCK↑	FULL – 2		20	29	9	38	9	35	ns	
tPLH	RST↓	FULL 2		20	28	9	35	9	33	ns	
tPHL	LDCK↑	FULL		21	28	10	35	10	33	ns	
tPLH	UNCK↑	FULL		17	23	8	29	8	27	ns	
tPLH	RST↓	FULL		18	27	8	33	8	31	ns	
t <sub>en</sub>	OE↑	Q		8	13	1	16	2	15	ns	
tdis	OE↑	Q		8	14	2	20	2	17	ns	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\ddagger}$  The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

#### SN54ALS232A, SN74ALS232A $16 \times 4$ Asynchronous first-in first-out memories

D2876, OCTOBER 1985-REVISED APRIL 1986

- Independent Asynchronous Inputs and Outputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- 16 Words by 4 Bits Each
- Data Rates from 0 to 30 MHz
- Fall-Through Time . . . 24 ns Typ
- 3-State Outputs


#### description

These 64-bit memories use Advanced Low-Power Schottky technology and feature high speed and fast fall-through times. They are organized as 16 words by 4 bits each.


A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. These FIFOs are designed to process data at rates from 0 to 30 megahertz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition at the load clock input (LDCK) and is read out on a low-to-high transition at the unload clock input (UNCK). The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

SN54ALS232A . . . J PACKAGE SN74ALS232A . . . D OR N PACKAGE (TOP VIEW)



SN54ALS232A . . . FK PACKAGE SN74ALS232A . . . FN PACKAGE (TOP VIEW)



NC-No internal connection.


Status of the FIFO memory is monitored by the FULL and EMPTY output flags. The FULL output will be low when the memory is full, and high when the memory is not full. The EMPTY output will be low when the memory is empty, and high when it is not empty.

A low level on the reset input (RST) resets the internal stack control pointers and also sets EMPTY low and sets FULL high. The outputs are not reset to any specific logic levels. The first low-to-high transition on LDCK, either after a RST pulse or from an empty condition, will cause EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable input (OE) is low. OE does not affect either the FULL or EMPTY output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.




#### SN54ALS232A, SN74ALS232A 16 × 4 ASYNCHRONOUS FIRST IN FIRST OUT MEMORIES

#### logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.

#### logic diagram (positive logic)



#### SN54ALS232A, SN74ALS232A 16 imes 4 Asynchronous first-in first-out memories



#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, VCC
Input voltage
Voltage applied to a disabled 3-state output
Operating free-air temperature range: SN54ALS232A
SN74ALS232A 0°C to 70°C
Storage temperature range

#### recommended operating conditions

			SN	54ALS2	32A	SN	UNIT			
_			MIN	NOM	MAX	MIN	NOM	MAX	- ONI	
Vcc	Supply voltage		4.5	5	5.5	4.5	- 5	5.5		
VIH	High-level input voltage		2			2			V	
VIL	Low-level input voltage				0.7			0.8	V	
1	High level extent except	Q outputs			- 1			- 1.6	mA	
ЮН	High-level output current	FULL, EMPTY			-0.4			-0.4	] ""A	
la.	Law lavel extent extent	Q outputs			12			24	^	
IOL	Low-level output current	FULL, EMPTY			4			8	mA	
	Clock frequency	LDCK	0		25	0		30	MHz	
†clock		UNCK	0		25	5 0		30	IVIEZ	
		RST low	20			15				
		LDCK low	15			10				
tw	Pulse duration	LDCK high	25			20			ns	
		UNCK low	15			10			]	
		UNCK high	25			20			]	
	C-1 1	Data before LDCK↑	10			10				
t <sub>su</sub>	Setup time	RST (inactive) before LDCK1	5			5			ns	
th	Hold time	Data after LDCK↑	5			5			ns	
TA	Operating free-air temperature		- 55		125	0		70	°C	



## $16 \times 4$ Asynchronous first-in first-out memories

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TECT CO	NDITIONS	SN	54ALS2	32A	SN	74ALS	232A	UNIT
	PANAMETEN	1531 CO	INDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	וואוט [
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	٧
	FULL, EMPTY	V <sub>CC</sub> = 4.5 V to 5.5	$5 \text{ V}, \text{ I}_{OH} = -0.4 \text{ mA}$	Vcc-	2		Vcc-	2		
۷он	Q outputs	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -1 mA	2.4	3.3					V
	d outputs	V <sub>CC</sub> = 4.5 V,	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
	Q outputs	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
Va.	d outputs	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 24 mA	1				0.35	0.5	V
VOL	FULL, EMPTY	V <sub>CC</sub> = 4.5 V,	IOH = 4 mA	T	0.25	0.4		0.25	0.4	7 °
	FOLL, ENIFTY	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 8 mA				}	0.35	0.5	7
lozh		V <sub>CC</sub> = 5.5 V,	$V_0 = 2.7 V$			20			20	μΑ
lozL		V <sub>CC</sub> = 5.5 V,	$V_0 = 0.4 \text{ V}$			- 20	Ĭ		-20	μА
lj .		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	I		0.1	mA
ΊΗ		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
IIL		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA
lo‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	- 30		-112	- 30		-112	mA
Icc		V <sub>CC</sub> = 5.5 V			75	125		75	125	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

#### switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R1 R2 T <sub>A</sub>	= 500 = 500 = 500 = 25°	oF, Ω, Ω, PC	SN54	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R1 = 500 ( R2 = 500 ( T <sub>A</sub> = MIN 1	to MAX	V, ALS232A	UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
•	LDCK			40		25		30		MHz
f <sub>max</sub>	UNCK			40		25		30		IVITIZ
<sup>t</sup> pd	LDCK↑	Any Q	i	30	40	4	50	4	46	ns
<sup>t</sup> pd	UNCK↑	Any Q		20	27	7	35	7	31	ns
<sup>t</sup> PLH	LDCK↑	EMPTY		17	23	8	29	8	26	ns
tpHL	UNCKT	EMPTY		19	24	10	36	10	29	ns
<sup>t</sup> PHL	RST↓	EMPTY		13	18	5	23	5	20	ns
t <sub>PHL</sub>	LDCK↑	FULL		21	26	10	35	10	31	ns
tPLH	UNCKT	FULL		17	23	8	28	8	25	ns
t <sub>PLH</sub>	RST↓	FULL		18	24	8	31	8	28	ns
t <sub>en</sub>	OE†	Q		7	12	1	16	1	14	ns
t <sub>dis</sub>	OE↓	Q		10	16	2	23	2 -	21	ns

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

<sup>\*</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

# SN54ALS233A, SN74ALS233A $\times$ 5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES

D2876, JANUARY 1986 - REVISED MAY 1986

- Independent Asynchronous Inputs and Outputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- 16 Words by 5 Bits Each
- Data Rates from 0 to 30 MHz
- Fall-Through Time . . . 24 ns Tvp
- 3-State Outputs

#### description


These 80-bit memories utilize Advanced Low-Power Schottky technology and feature high speed and fast fall-through times. They are organized as 16 words by 5 bits each.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. These FIFOs are designed to process data at rates from 0 to 30 megahertz in a bit-parallel format, word by word.


Data is written into memory on a low-to-high transition at the load clock input (LDCK) and is read out on a low-to-high transition at the unload clock input (UNCK). The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals will have no effect. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the  $\overline{FULL}$ ,  $\overline{EMPTY}$ ,  $\overline{FULL-1}$ , and  $\overline{EMPTY+1}$  output flags. The FULL output will be low whenever the memory is full, and high whenever not full. The  $\overline{FULL-1}$  output will be low whenever the memory contains 15 data words. The  $\overline{EMPTY}$  output will be low whenever the memory is  $\overline{EMPTY+1}$  output will be low whenever one word remains in memory.

SN54ALS233A . . . J PACKAGE SN74ALS233A . . . DW OR N PACKAGE (TOP VIEW)




SN54ALS233A . . . FK PACKAGE SN74ALS233A . . . FN PACKAGE (TOP VIEW)



A low level on the reset input  $(\overline{RST})$  resets the internal stack control pointers and also sets  $\overline{EMPTY}$  low and sets  $\overline{FULL}$ ,  $\overline{FULL}-1$ , and  $\overline{EMPTY}+1$  high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK, after either a  $\overline{RST}$  pulse or from an empty condition, will cause  $\overline{EMPTY}$  to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output enable input (OE) is low. OE does not affect the output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.


#### SN54ALS233A, SN74ALS233A 16 × 5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES

logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.


#### logic diagram (positive logic)



Pin numbers are for D, J, and N packages.



#### SN54ALS233A, SN74ALS233A 16 × 5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC		 	. , 7 V
Input voltage		 	7 V
Voltage applied to a disabled 3-state	output	 	5.5 V
Operating free-air temperature range:	SN54ALS233A	 	-55°C to 125°C
·	SN74ALS233A	 	0°C to 70°C
Storage temperature range		 	-65°C to 150°C



#### SN54ALS233A, SN74ALS233A 16 × 5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES

#### recommended operating conditions

			SN54ALS233A			SN	SN74ALS233A			
			MIN	NOM MAX MIN NOM M			MAX	UNIT		
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage		2			2			V	
VIL	Low-level input voltage				0.7			0.8	V	
ЮН	High level autout auseant	Q outputs			-1			- 1.6	mA	
	High-level output current	Status flags			-0.4			-0.4	] '''^	
1	Law law law at a constant	Q outputs			12			24	^	
OL	Low-level output current	Status flags			4			8	mA	
	Clock frequency	LDCK	0		25	0		30		
¹clock		UNCK	0		25	0		30	MHz	
		RST low	20			15				
		LDCK low	15			10			Ī	
tw	Pulse duration	LDCK high	25			20			ns	
		UNCK low	15			10			1	
		UNCK high	25			20			1	
	S	Data before LDCK↑	10			10				
t <sub>su</sub>	Setup time	RST inactive before LDCK1	5			5			ns	
t <sub>h</sub> .	Hold time	Data after LDCK1	. 5			5			ns	
ТА	Operating free-air temperature		-55		125	0		70	°C	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

n	ADAMETED	AMETER TEST COM	SN54A			33A	SN74ALS233A			
FARAIVIETER .		IEST CON	TEST CONDITIONS			MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2			- 1.2	V
	Status flags	V <sub>CC</sub> = 4.5 V to 5.5	$V$ , $I_{OH} = -0.4 \text{ mA}$	Vcc-	2		V <sub>CC</sub> -	- 2		
$v_{OH}$	Q outputs	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -1 mA	2.4	3.3					V
	Q outputs	$V_{CC} = 4.5 V$ ,	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
	Q outputs	$V_{CC} = 4.5 V$ ,	$I_{OL} = 12 \text{ mA}$	1	0.25	0.4		0.25	0.4	
VOL	Q outputs	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 24 mA					0.35	0.5	l <sub>v</sub>
VOL	Status flags	$V_{CC} = 4.5 V$ ,	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	ľ
	Status Hays	$V_{CC} = 4.5 \text{ V},$	IOL = 8 mA					0.35	0.5	1
lozh		$V_{CC} = 5.5 V$ ,	$V_0 = 2.7 V$			20			20	μА
lozL		$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0.4 V			- 20			- 20	μА
J <sub>1</sub>		$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V			0.1			0.1	mA
¹іН		$V_{CC} = 5.5 V$ ,	V <sub>1</sub> = 2.7 V			20			20	μΑ
ήL		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA
lo‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	- 30		-112	-30		-112	mA
Icc		V <sub>CC</sub> = 5.5 V			88	143		88	133	mA

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\ddagger}$  The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

# SN54ALS233A, SN74ALS233A $16 \times 5$ Asynchronous first-in first-out memories

#### switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (оитрит)	C <sub>L</sub> R1 R2 T <sub>A</sub>	$V_{CC} = 5 \text{ V},$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $R2 = 500 \Omega,$ $R3 = 500 \Omega,$ $R4 = 500 \Omega,$ $R4 = 500 \Omega,$ $R5 = 500 \Omega,$ $R5 = 500 \Omega,$ $R6 = 500 \Omega,$ $R7 = 600 \Omega,$ $R8 = 600 \Omega,$ $R9 $				C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = -MIN to MAX				
			MIN		MAX	MIN	MAX	MIN	MAX	<u> </u>		
f <sub>max</sub>	LDCK			40		25		30		MHz		
·IIIax	UNCK			40		25		30				
t <sub>pd</sub>	LDCK†	Any Q		24	44	7	52	7	48	ns		
t <sub>pd</sub>	UNCKT	Any Q		19	29	9	35	9	33	ns		
t <sub>PLH</sub>	LDCK†	EMPTY		18	25	9	30	9	28	ns		
t <sub>PHL</sub>	UNCKT	EMPTY		18	25	9	33	10	30	ns		
tPHL	RST↓	EMPTY		13	19	6	24	6	22	ns		
tpd	LDCK↑	EMPTY + 1		22	31	_10	40	10	37	ns		
t <sub>pd</sub>	UNCKT	EMPTY + 1		22	31	9	40	10	37	ns		
<sup>t</sup> PLH	RST↓	EMPTY + 1		19	27	8	32	8	31	ns		
t <sub>pd</sub>	LDCK†	FÜLL – 1		23	32	11	38	12	36	ns		
<sup>t</sup> pd	UNCK↑	FULL – 1		23	32	11	39	12	36	ns		
tPLH	RST↓	FULL - 1		20	28	10	34	11	32	ns		
tPHL	LDCK1	FULL		21	28	10	35	12	33	ns		
tpLH	UNCKT	FULL		17	24	8	29	9	27	ns		
tPLH_	RST↓	FULL		18	27	8	32	9	30	ns		
t <sub>en</sub>	OE†	Q		8	13	1	16	2	15	ns		
t <sub>dis</sub>	OE↓	<u> </u>	l	8	12	2	20	2	17	ns		

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

#### SN54ALS234, SN74ALS234 64 × 4 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY

D2958, OCTOBER 1986

- Asynchronous Operation
- Organized as 64 Words of 4 Bits
- Data Rates from 0 to 30 MHz
- 3-State Outputs
- Similar to MMI67401B with Higher Speed and 3-State Outputs
- Dependable Texas Instruments Quality and Reliability


#### description

The SN54ALS234 and SN74ALS234 are 256-bit memories utilizing Advanced Low-Power Schottky IMPACT™ Technology. They feature high speed with fast fall-through times and are organized as 64 words by 4 bits.


A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The 'ALS234 is designed to process data at rates from 0 to 30 megahertz in a bit-parallel format, word by word.

Data is written into memory on the rising edge of the Shift In input. When Shift In goes low, the first data word ripples through to the output (see Figure 1). As the FIFO fills up, the data words stack up in the order they were written. When the FIFO is full, additional Shift In pulses have no effect. Data is shifted out of memory on the falling edge of the Shift Out input (see Figure 2). When the FIFO is empty, additional Shift Out pulses have no effect. The last data word remains at the outputs until a new word falls through or RST goes low.

SN54ALS234 . . . J PACKAGE SN74ALS234 . . . D OR N PACKAGE (TOP VIEW)



SN54ALS234 . . . FK PACKAGE SN74ALS234. . . FN PACKAGE (TOP VIEW)



NC - No internal connection

Status of the 'ALS234 FIFO memory is monitored by the Output Ready (OR) and Input Ready (IR) flags. When the OR flag is high, valid data is available at the outputs. The OR flag is low when Shift Out is high and will stay low when the FIFO is empty. The IR status flag is high when the inputs are ready to receive more data. The IR flag is low when Shift In is high and stays low when the FIFO is full.

When the FIFO is empty, input data is shifted to the output automatically when Shift In goes low. If Shift Out is held high during this time, the OR flag pulses high indicating valid data at the outputs (see Figure 3).

When the FIFO is full, data can be shifted in automatically by holding Shift In high and taking Shift Out low. A propagation delay after Shift Out goes low, IR will go high. If Shift In is still high when IR goes high, data at the inputs are automatically shifted in. Since IR is normally low when the FIFO is full and Shift In is high, only a high-level pulse is seen on the IR output (see Figure 4).


IMPACT is a trademark of Texas Instruments Incorporated.

#### description (continued)

The FIFO must be reset after power up with a low-level pulse on the Master Reset input  $(\overline{RST})$ . This sets Input Ready (IR) high and Output Ready (OR) low signifying that the FIFO is empty. Resetting the FIFO sets the outputs to a low logic level (see Figure 1). If Shift In is high when  $\overline{RST}$  goes high, the input data is shifted in and IR goes low and remains low until Shift In goes low. If Shift In goes low before  $\overline{RST}$  goes high, the input data will not be shifted in and IR goes high. Data outputs are noninverting with respect to the data inputs and are at high impedance when Output Enable ( $\overline{OE}$ ) is high.  $\overline{OE}$  does not affect the IR and OR outputs.


The SN54ALS234 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74ALS234 is characterized for operation from 0 °C to 70 °C.

#### logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


#### functional block diagram




Pin numbers shown are for D, J, and N packages.



#### logic diagram (positive logic)




#### timing diagram




<sup>†</sup> The last data word shifted out of the FIFO remains at the output until a new word falls through or a RST pulse clears the FIFO.

<sup>&</sup>lt;sup>‡</sup> While the output data is considered valid only when the OR flag is high, the stored data remains at the output. Any additional words written into the FIFO will stack up behind the first word and will not appear at the output until Shift Out is taken low.



NOTE: SHIFT OUT is low

FIGURE 1. MASTER RESET AND DATA IN WAVEFORMS



NOTE: SHIFT IN is low

FIGURE 2. DATA OUT WAVEFORMS




FIGURE 4. AUTOMATIC DATA IN WAVEFORMS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	/
Input voltage 7 \	1
Voltage applied to a disabled 3-state output	/
Operating free-air temperature range: SN54ALS23455°C to 125°C	)
SN74ALS234 0°C to 70°C	)
Storage temperature range -65°C to 150°C	•

#### recommended operating conditions

			SN54ALS234			SN74ALS234			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage		2			2			V	
VIL	Low-level input voltage				0.8			0.8	V	
1	High level autout august	Q outputs			-1			-2.6	mA	
юн	High-level output current	IR and OR			-0.4			-0.4	mA	
f	Low-level output current	Q outputs			12			24	mA	
TOL		IR and OR			4			8	mA	
fclock	Clock frequency	SHIFT IN or SHIFT OUT	0		25	0		30	MHz	
t <sub>w</sub>	Pulse duration	SHIFT IN or SHIFT OUT high or low	17			15			ns	
		RST low	20			15		5.5 0.8 - 2.6 - 0.4 24 8		
	Cotus time before CHIET IN 1	Data	0			0				
t <sub>su</sub>	Setup time before SHIFT IN 1	RST high (inactive)	15	-		15			ns	
th	Hold time, data after SHIFT IN 1		19			17			ns	
TA	Operating free-air temperature		-55		125	0		70	°C	

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN	154ALS2	234	SN	UNIT		
PARA	AIVIETER	IESI CON	DITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	34 MAX -1.2 0.4 0.5 0.4 0.5 20 -20 0.1 20 -0.1 -112 145 142 148	UNII
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	٧
	a	V <sub>CC</sub> = 4.5 V,	$1_{OH} = -1 \text{ mA}$	2.4	3.3					
Vон	<u> </u>	$V_{CC} = 4.5 V$ ,	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		٧
	IR, OR	$V_{CC} = 4.5 V$ ,	$I_{OH} = -0.4 \text{ mA}$	2.5	3.4		2.7	3.4		
	۵	$V_{CC} = 4.5 V$ ,	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
VOL	L [	$V_{CC} = 4.5 V$ ,	I <sub>OL</sub> = 24 mA					0.35	0.5	v
VOL	IR, OR	$V_{CC} = 4.5 V$ ,	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	•
	III, OK	$V_{CC} = 4.5 V$ ,	1 <sub>OL</sub> = 8 mA			0.4		0.35	0.5	
lozh		$V_{CC} = 5.5 V,$	$V_0 = 2.7 \text{ V}$			20			20	μΑ
lozL		$V_{CC} = 5.5 V$ ,	$V_0 = 0.4 V$			- 20			- 20	μΑ
-		$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V			0.1			0.1	mA
ΊΗ		$V_{CC} = 5.5 V$ ,	$V_{  } = 2.7 V$			20			20	μΑ
Ę		$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0.4 V			-0.1			-0.1	mA
lo‡		$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
			ICCL		100	155		100	145	
Icc		$V_{CC} = 5.5 V$	Іссн		97	152		97	142	mA
			Iccz		103	158		103	148	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ .

<sup>&</sup>lt;sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



# SN54ALS234, SN74ALS234 64 × 4 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY

#### switching characteristics (see Note 1)

		'		CC = 5			V <sub>CC</sub> = 4.1		V,	
PARAMETER			C <sub>L</sub> = 50 pF,							
	FROM	то	R1 = 500 Ω,							
	(INPUT)	(OUTPUT)	R:	$R2 = 500 \Omega,$			R2 = 500	Ω,		UNIT
	(IIVFOT)	(001701)	T,	<b>4 = 25</b>	°C		TA - MIN	to MAX		
				ALS23	4	SN	54ALS234	SN74	ALS234	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	SHIFT IN			35		25		30		MHz
max	SHIFT OUT			35		25		30		1411.12
tw <sup>†</sup>	IR high			15		7		8		ns
t <sub>w</sub> ‡	OR high			19		7		8		ns
td(QV-ORH)	Q valid befor	e OR ↑		6	9	-5	12	-5	12	ns
td(SOL-QX)	Q valid after	SHIFT OUT ↓		13		4		4		ns
<sup>t</sup> pd	SHIFT IN ↓	a		600	800	350	1200	350	1000	ns
tPHL	SHIFT IN 1	IR		20	26	8	36	8	30	ns
tPLH	SHIFT IN ↓	IR		16	21	6	28	6	25	ns
<sup>t</sup> PLH <sup>§</sup>	SHIFT IN ↓	OR		600	800	350	1200	350	1000	ns
t <sub>pd</sub>	SHIFT OUT ↓	Q		13	17	4	24	4	22	ns
<sup>t</sup> PHL	SHIFT OUT 1	OR		23	27	7	39	7	33	ns
tPLH	SHIFT OUT ↓	OR		20	24	6	33	6	30	ns
t <sub>PLH</sub> §	SHIFT OUT ↓	IR		600	800	350	1200	350	1000	ns
tPHL	RST ↓	. OR		22	. 26	10	. 40	10	34	ns
tPLH	RST ↓	IR		17	21	6	31	6	27	ns
<sup>t</sup> PHL	RST↓	Q		14	17	5	21	5	19	ns
t <sub>dis</sub>	ŌĒ ↑	Q		7	13	2	16	2	15	ns
t <sub>en</sub>	<u>OE</u> ↓	Q		6	12	2	15	2	13	ns

<sup>&</sup>lt;sup>†</sup> The IR output pulse occurs when the FIFO is full, Shift In is high, and Shift Out is pulsed (see Figure 4).

<sup>‡</sup>The OR output pulse occurs when the FIFO is empty, Shift Out is high, and Shift In is pulsed (see Figure 3).

<sup>§</sup> Data throughput or "fall through" times

NOTE 1: Load circuit and voltage waveforms are shown in Section 1 of the LSI Logic Data Book, 1986.




FIGURE 5. 192-WORD BY 12-BIT EXPANSION

#### SN54ALS235, SN74ALS235 64 × 5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY

D2958, OCTOBER 1986

- Asynchronous Operation
- Organized as 64 Words of 5 Bits
- Data Rates from 0 to 25 MHz
- 3-State Outputs
- Dependable Texas Instruments Quality and Reliability


#### description

The SN54ALS235 and SN74ALS235 are 320-bit memories utilizing Advanced Low-Power Schottky IMPACT™ Technology. They feature high speed with fast fall-through times and are organized as 64 words by 5 bits.


A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The 'ALS235 is designed to process data at rates from 0 to 25 megahertz in a bit-parallel format, word by word.

Data is written into memory on the rising edge of the Shift In input. When Shift In goes low, the first data word ripples through to the output (see Figure 1). As the FIFO fills up, the data words stack up in the order they were written. When the FIFO is full, additional Shift In pulses have no effect. Data is shifted out of memory on the falling edge of the Shift Out input (see Figure 2). When the FIFO is emply, additional Shift Out pulses have no effect. The last data word remains at the outputs until a new word falls through or RST goes low.

SN54ALS235 . . . J PACKAGE SN74ALS235 . . . DW OR N PACKAGE (TOP VIEW)



SN54ALS235 . . . FK PACKAGE SN74ALS235. . . FN PACKAGE (TOP VIEW)



Status of the 'ALS235 FIFO memory is monitored by the Output Ready (OR), Input Ready (IR), Almost Full/Empty, and Half Full flags. When the OR flag is high, valid data is available at the outputs. The OR flag is low when Shift Out is high and will stay low when the FIFO is empty. The IR status flag is high when the inputs are ready to receive more data. The IR flag is low when Shift In is high and stays low when the FIFO is full. The Almost Full/Empty flag is high when the FIFO contains eight or less words (see Figure 5), or fifty-six or more words (see Figure 6). The Almost Full/Empty flag is low when the FIFO contains between nine and fifty-five words. The Half Full flag is high when the FIFO contains thirty-two or more words, and is low when the FIFO contains thirty-one words or less (see Figure 7).

When the FIFO is empty, input data is shifted to the output automatically when Shift In goes low. If Shift Out is held high during this time, the OR flag pulses high indicating valid data at the outputs (see Figure 3).

When the FIFO is full, data can be shifted in automatically by holding Shift In high and taking Shift Out low. A propagation delay after Shift Out goes low, IR will go high. If Shift In is still high when IR goes high, data at the inputs are automatically shifted in. Since IR is normally low, when the FIFO is full and Shift In is high, only a high-level pulse is seen on the IR output.

IMPACT is a trademark of Texas Instruments




#### description (continued)

The FIFO must be reset after power up with a low-level pulse on the Master Reset input ( $\overline{RST}$ ). This sets Input Ready (IR) high and Output Ready (OR) low signifying that the FIFO is empty. Resetting the FIFO sets the outputs to a low logic level (see Figure 1). If Shift In is high when  $\overline{RST}$  goes high, the input data is shifted in and IR goes low and remains low until Shift In goes low. If Shift In goes low before  $\overline{RST}$  goes high, the input data will not be shifted in and IR goes high. Data outputs are noninverting with respect to the data inputs and are at high impedance when Output Enable ( $\overline{OE}$ ) is high.  $\overline{OE}$  does not affect the status flag outputs (see Figure 2).


The SN54ALS235 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74ALS235 is characterized for operation from 0 °C to 70 °C.

#### logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### functional block diagram




# logic diagram (positive logic) CONTINUED ON NEXT PAGE WORD 31 NORD 33 WORD 32 WORD 55 WORD 56 WORD 57 WORD 63 **NORD 64** 02 – 03 – SHIFT OUT Ė SHIFT IN-DATA

#### logic diagram (positive logic) (continued)




SN54ALS235, SN74ALS235  $64 \times 5$  Asynchronous first-in first-out memory

timing diagram




† The last data word shifted out of the FIFO remains at the output until a new word falls through or a RST pulse clears the FIFO.

<sup>&</sup>lt;sup>‡</sup> While the output data is considered valid only when the OR flag is high, the stored data remains at the output. Any additional words written into the FIFO will stack up behind the first word and will not appear at the output until Shift Out is taken low.




NOTE: SHIFT OUT is low


FIGURE 1. MASTER RESET AND DATA IN WAVEFORMS



NOTE: SHIFT IN is low

FIGURE 2. DATA OUT WAVEFORMS





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage
Voltage applied to a disabled 3-state output
Operating free-air temperature range: SN54ALS235
SN74ALS235 0°C to 70°C
Storage temperature range – 65 °C to 150 °C

#### recommended operating conditions

			SN	154ALS2	235	SN	174ALS2	235	UNIT
		•	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	•	4.5	- 5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
1	High Invalous august	Q outputs			- 1			-2.6	m ^
ЮН	High-level output current	Flags	T		-0.4			-0.4	mA
1	Low-level output current	Q outputs	12				24	m <sub>A</sub>	
lOL		Flags	1		4			8	IIIA
f <sub>clock</sub>	Clock frequency	SHIFT IN or SHIFT OUT	0		_20	0		25	MHz
t <sub>w</sub>	Pulse duration	SHIFT IN or SHIFT OUT high or low	17			15			ns
	•	RST low	20			15			)
	Satura time before SHIFT IN 1	Data	0			0			ns
t <sub>su</sub>	Setup time before SHIFT IN ↑	RST high (inactive)	15			15			115
th	Hold time, data after SHIFT IN ↑		19			17			ns
TA	Operating free-air temperature		-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

BARA	METER	TEST CO	ONDITIONS	SI	154ALS	235	SN	174ALS2	235	UNIT
FARA	AIVIETEN	TEST CC	MUITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	ONT
VIK		$V_{CC} = 4.5 V$	i <sub>l</sub> = -18 mA			- 1.2			-1.2	V
_	0	$V_{CC} = 4.5 V$ ,	IOH = -1 mA	2.4	3.3					
∨он	Lu.	$V_{CC} = 4.5 V$ ,	I <sub>OH</sub> = -2.6 mA	1			2.4	3.2		V
	Flags	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -0.4 mA	2.5	3.4		2.7	3.4		
	Q	$V_{CC} = 4.5 V$ ,	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
V	u	$V_{CC} = 4.5 V,$	IOL = 24 mA					0.35	0.5	v
VOL	Flags	$V_{CC} = 4.5 V$ ,	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	ľ
	riags	$V_{CC} = 4.5 V$ ,	IOL = 8 mA			0.4		0.35	0.5	
lozh		$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 2.7 V			20			20	μΑ
lozL		$V_{CC} = 5.5 V$ ,	$V_0 = 0.4 \text{ V}$			- 20			- 20	μΑ
11		$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V			0.1			0.1	mA
ΊΗ		$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 2.7 V			20			20	μА
1 <sub>1</sub> L		$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0.4 V			-0.1			-0.1	mA
lo‡		$V_{CC} = 5.5 V,$	$V_0 = 2.25 \text{ V}$	-30		-112	- 30		-112	mA
			ICCL		112	175		112	165	
Icc		V <sub>CC</sub> = 5.5 V	Іссн		105	170		105	160	mA
			Iccz		115	180		115	170	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.



#### SN54ALS235, SN74ALS235 64 × 5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY

#### switching characteristics (see Note 1)

			V	CC = 5	٧,		V <sub>CC</sub> = 4.	5 V to 5	.5 V,	
			C <sub>1</sub>	= 50	pF,		CL = 50 p	οF,		
	50014	<b>TO</b>	R1 = 500 Ω,			l				
PARAMETER	FROM (INPUT)	TO	R2 = 500 Ω,					UNIT		
	(IIVFOT)	(OUTPUT)	TA = 25°C				TA - MIN	to MAX	<b>(</b>	
			,	ALS23	5	SN	154ALS235	SN	74ALS235	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	SHIFT IN			30		20		25		MHz
max	SHIFT OUT	<u> </u>		30		20		25		
t <sub>w</sub> †	IR high			15		7		8		ns
t <sub>w</sub> ‡	OR high			19		7		8		ns
td(QV-ORH)	Q valid befo	re OR 1		6	9	- 5	12	-5	12	ns
td(SOL-QX)	Q valid after	SHIFT OUT ↓		13		4		4		ns
t <sub>pd</sub>	SHIFT IN ↓	a		600	800	350	1200	350	1000	ns
tPHL_	SHIFT IN 1	IR		20	26	8	36	8	30	ns
tPLH_	SHIFT IN ↓	IR		16	21	6	28	6	25	ns
tPLH §	SHIFT IN ↓	OR		600	800	350	1200	350	1000	ns
tPHL	SHIFT IN ↓	ALMOST F/E		550	. 700	290	1050	290	880	ns
tPLH	SHIFT IN ↓	ALMOST F/E		85	115	40	170	40	150	ns
tPLH	SHIFT IN ↓	HALF FULL		340	410	180	590	180	510	ns
t <sub>pd</sub>	SHIFT OUT ↓	a		13	17	4	24	4	22	ns
<sup>t</sup> PHL	SHIFT OUT ↑	OR		23	27	7	39	7	33	ns
t <sub>PLH</sub>	SHIFT OUT ↓	OR		20	24	6	33	6	30	ns
tPLH §	SHIFT OUT ↓	IR		600	800	350	1200	350	1000	ns
tPHL.	SHIFT OUT ↓	ALMOST F/E		550	700	290	1050	290	880	ns
tPLH	SHIFT OUT ↓	ALMOST F/E		85	115	35	170	35	150	ns
<sup>t</sup> PHL_	SHIFT OUT ↓	HALF FULL		340	410	170	590	170	510	ns
tPHL	RST ↓	OR		22	26	10	40	10	34	ns
tPLH	RST↑	IR		12	18	5	24	5	22	ns
tPHL	RST ↓	IR		12	18	5	24	5	22	ns
tPHL	RST↓	Q		14	17	5	21	5	19	ns
<sup>†</sup> dis	ŌĒ ↑	α		7	13	2	16	2	15	ns
t <sub>en</sub>	ŌĒ↓	Q		6	12	2	15	2	13	ns

<sup>&</sup>lt;sup>†</sup>The IR output pulse occurs when the FIFO is full, Shift In is high, and Shift Out is pulsed (see Figure 4).

NOTE 1: Load circuit and voltage waveforms are shown in Section 1 of the LSI Logic Data Book, 1986.

<sup>‡</sup>The OR output pulse occurs when the FIFO is empty, Shift Out is high, and Shift In is pulsed (see Figure 3).

<sup>§</sup>Data throughput or "fall through" times

#### TYPICAL APPLICATION INFORMATION




FIGURE 8. 192-WORD BY 15-BIT EXPANSION

#### SN54ALS236, SN74ALS236 64 × 4 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY

D2958, OCTOBER 1986


- Asynchronous Operation
- Organized as 64 Words of 4 Bits
- Data Rates from 0 to 30 MHz
- Pin-Compatible with MMI67401B with Higher Speed
- Dependable Texas Instruments Quality and Reliability


#### description

The SN54ALS236 and SN74ALS236 are 256-bit memories utilizing Advanced Low-Power Schottky IMPACT™ Technology. They feature high speed with fast fall-through times and are organized as 64 words by 4 bits.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The 'ALS236 is designed to process data at rates from 0 to 30 megahertz in a bit-parallel format, word by word.

Data is written into memory on the rising edge of the Shift In input. When Shift In goes low, the first data word ripples through to the output (see Figure 1). As the FIFO fills up, the data words stack up in the order they were written. When the FIFO is full, additional Shift In pulses have no effect. Data is shifted out of memory on the falling edge of the Shift Out input (see Figure 2). When the FIFO is empty, additional Shift Out pulses have no effect. The last data word remains at the outputs until a new word falls through or RST goes low





SN54ALS236 . . . FK PACKAGE SN74ALS236. . . FN PACKAGE (TOP VIEW)

5 £ 2 2 OR SHIFT IN 1 4 18 [ DO 🛭 5 17 🛛 QΟ NC [] 6 16 🛮 NC D1 🗓 7 15 **Q1** D2 | 18 14 🛮 Q2

NC-No internal connection.

Status of the 'ALS236 FIFO memory is monitored by the Output Ready (OR) and Input Ready (IR) flags. When the OR flag is high, valid data is available at the outputs. The OR flag is low when Shift Out is high and will stay low when the FIFO is empty. The IR status flag is high when the inputs are ready to receive more data. The IR flag is low when Shift In is high and stays low when the FIFO is full.

When the FIFO is empty, input data is shifted to the output automatically when Shift In goes low. If Shift Out is held high during this time, the OR flag pulses high indicating valid data at the outputs (see Figure 3).

When the FIFO is full, data can be shifted in automatically by holding Shift In high and taking Shift Out Iow. A propagation delay after Shift Out goes Iow, IR will go high. If Shift In is still high when IR goes high, data at the inputs are automatically shifted in. Since IR is normally low when the FIFO is full and Shift In is high, only a high-level pulse is seen on the IR output (see Figure 4).


IMPACT is a trademark of Texas Instruments

#### description (continued)

The FIFO must be reset after power up with a low-level pulse on the Master Reset input (RST). This sets Input Ready (IR) high and Output Ready (OR) low signifying that the FIFO is empty. Resetting the FIFO sets the outputs to a low logic level (see Figure 1). If Shift In is high when RST goes high, the input data is shifted in and IR goes low and remains low until Shift In goes low. If Shift In goes low before RST goes high, the input data will not be shifted in and IR goes high. Data outputs are noninverting with respect to the data inputs.


The SN54ALS236 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74ALS236 is characterized for operation from 0 °C to 70 °C.

#### logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


#### functional block diagram




Pin numbers shown are for D, J, and N packages.



#### logic diagram (positive logic)



#### timing diagram



<sup>†</sup> The last data word shifted out of the FIFO remains at the output until a new word falls through or a RST pulse clears the FIFO.

<sup>\*</sup>While the output data is considered valid only when the OR flag is high, the stored data remains at the output. Any additional words written into the FIFO will stack up behind the first word and will not appear at the output until SHIFT OUT is taken low.





FIGURE 1. MASTER RESET AND DATA IN WAVEFORMS



NOTE: SHIFT IN is low

FIGURE 2. DATA OUT WAVEFORMS




FIGURE 4. AUTOMATIC DATA IN WAVEFORMS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS236	-55°C to 125°C
SN74ALS236	0°C to 70°C
Storage temperature range	-65°C to 150°C

#### recommended operating conditions

			SN	154ALS2	236	SN	74ALS2	236	UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	ONLI	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	High-level input voltage				2			٧	
VIL	Low-level input voltage			0.8			0.8	V		
	High level extent expent	Q outputs	T .		-1			-2.6	A	
ЮН	High-level output current	IR and OR			-0.4			-0.4	mA	
1	Low-level output current	Q outputs			12			24	mA	
lOL		IR and OR			4			. 8	IIIA	
fclock	Clock frequency	SHIFT IN or SHIFT OUT	0		25	0		30	MHz	
t <sub>w</sub>	Pulse duration	SHIFT IN or SHIFT OUT high or low	17			15			ns	
		RST low	20			15		-		
	Season aime before SUIST IN 1	Data	0			0			ns	
t <sub>su</sub>	Setup time before SHIFT IN 1	RST high (inactive)	15			15			115	
th	Hold time, data after SHIFT IN ↑					17			ns	
TA	Operating free-air temperature		- 55		125	0		70	°C	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN	154ALS	236	SN	74ALS2	236		
PARAMETER		TEST CONDITIONS			TYP	TYP† MAX		TYP <sup>†</sup>	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
	a	$V_{CC} = 4.5 V$ ,	I <sub>OH</sub> = -1 mA	2.4	3.3		]				
Vон	1	$V_{CC} = 4.5 V,$	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		V	
	IR, OR	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	2.5	3.4		2.7	3.4			
	a	$V_{CC} = 4.5 V$ ,	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4		
V		$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 24 mA					0.35	0.5	V	
VOL	10.00	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	1	
	IR, OR	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 8 mA			0.4		0.35	0.5		
l <sub>l</sub>		$V_{CC} = 5.5 V,$	V <sub>1</sub> = 7 V			0.1			0.1	mA	
liH.		V <sub>CC</sub> = 5.5 V,	V <sub>1</sub> = 2.7 V			20			20	μΑ	
IIL.		$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.4 V			-0.1			-0.1	mA	
lo‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA	
100		V 5 5 V	ICCL		100	155		100	145	^	
ICC	3	$V_{CC} = 5.5 V$	ССН		97	152		97	142	mA	



<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current,  $I_{OS}$ .

#### SN54ALS236, SN74ALS236 64 × 4 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY

#### switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>l</sub> R1 R2 T,	CC = 5 = 50 1 = 500 2 = 500 4 = 25	pF, Ο Ω, Ο Ω, °C		V <sub>CC</sub> = 4.1 C <sub>L</sub> = 50 p R1 = 500 R2 = 500 T <sub>A</sub> = MIN	ο <b>F</b> , Ω, Ω,	5 V,	UNIT
				ALS23			54ALS236		4ALS236	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	SHIFT IN		L	35		25		30		MHz
max	SHIFT OUT			35		25		30		
tw <sup>†</sup>	IR high			15		7		8		ns
t <sub>w</sub> ‡	OR high			19		7		8		ns
td(QV-ORH)	Q valid before (	OR ↑		6	9	-5	12	- 5	12	ns
td(SOL-QX)	Q valid after SI	HFT OUT ↓		13		4		4		ns
t <sub>pd</sub>	SHIFT IN ↓	a		600	800	350	1200	350	1000	ns
tPHL	SHIFT IN ↑	IR		20	26	8	36	8	30	ns
tPLH	SHIFT IN ↓	IR		16	21	6	28	6	25	ns
tPLH §	SHIFT IN ↓	OR		600	800	350	1200	350	1000	ns
t <sub>pd</sub>	SHIFT OUT ↓	a		13	17	4	24	4	22	ns
tphl,	SHIFT OUT ↑	OR		23	27	7	39	7	33	ns
tPLH	SHIFT OUT ↓	OR		20	24	6	33	6	30	ns
tpLH <sup>§</sup>	SHIFT OUT ↓	IR		600	800	350	1200	350	1000	ns
tPHL	RST↓	OR		.22	26	10	40	10	34	ns
tPLH	RST ↓	IR		17	21	6	31	6	27	ns
t <sub>PHL</sub>	RST↓	Q		14	17	5	21	5	19	ns

<sup>†</sup> The IR output pulse occurs when the FIFO is full, Shift In is high, and Shift Out is pulsed (see Figure 4).

NOTE 1: Load circuit and voltage waveforms are shown in Section 1 of the LSI Logic Data Book, 1986.

<sup>‡</sup>The OR output pulse occurs when the FIFO is empty, Shift Out is high, and Shift In is pulsed (see Figure 3).

<sup>§</sup> Data Throughput or "fall through" times

#### TYPICAL APPLICATION INFORMATION




FIGURE 5. 192-WORD BY 12-BIT EXPANSION

## SN74ACT7201A-25, SN74ACT7201A-35, SN74ACT7201A-50 $512 \times 9$ ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY

D3101, MARCH 1988

Asynchronous Operation	SN74ACT7201A N PACKAGE
Organized as 512 Words of 9 Bits	(TOP VIEW)
<ul> <li>Lower Power Consumption         Active 400 mW         Power Down 3 mW         Standby 44 mW</li> </ul>	WCLK
Fully Expandable in Word Width and/or Word Depth	DO ☐6 23 ☐ FL/RT XEI ☐7 22 ☐ RST
<ul> <li>Designed to be Compatible with IDT7201A</li> <li>But with Lower Power Consumption</li> </ul>	<u>FULL</u>
<ul> <li>EPIC™ (Enhanced Performance Implanted CMOS) 1-µm Process</li> </ul>	02
Reliable Advanced CMOS Technology	Q8

For chip carrier information contact the factory.

#### description

Fully TTL-Compatible

This 4608-bit memory uses Advanced CMOS Technology and features high speed and fast fall-through times. The 'ACT7201A is organized as 512 words by 9 bits each.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The function is used as a buffer to couple two buses operating at different clock rates. The 'ACT7201A is designed to process data at rates from 0 to 28.5 MHz in a bit-parallel format, word by word.

Data is written into the memory on a low-to-high transition at the Write Clock (WCLK) input, and is read out of the memory on a high-to-low transition at the Read Clock (RCLK) input, (see Figure 1). The data outputs are noninverting with respect to the data inputs and are in a high-impedance state when RCLK is high. The memory is full when the number of words clocked in exceeds by 512 the number of words clocked out. When the memory is full, write signals have no effect on the data residing in memory. When the memory is empty, read signals have no effect, and the data outputs remain in a high-impedance state.

Status of the FIFO memory is monitored by the Full Flag (FULL), Empty Flag (EMPTY), and Expansion Enable Out/Half Full Flag (XEO/HF). The FULL output is low when the memory is full, and high when the memory is not full (see Figure 2). The EMPTY output is low when the memory is empty, and high when it is not empty (see Figure 3). When cascading two or more devices for word-depth expansion, XEO/HF functions as an Expansion Enable Out output. When the 'ACT7201A is used as a 512-word FIFO memory (no word-depth expansion), the XEO/HF output functions as a Half Full Flag. This 512-word memory mode is defined by grounding the Expansion Enable In (XEI) input of the device. In this mode, XEO/HF is low whenever the FIFO contains 257 or more words, and is high whenever the FIFO contains 256 or less words (see Figure 8).

The First Load/Retransmit (FL/RT) input performs two separate functions. When cascading two or more devices for word-depth expansion, FL/RT functions as a first-load input and is grounded on the first device in the daisy chain to indicate that it is the first device loaded and unloaded. When the 'ACT7201A is used as a 512-word FIFO memory, the FL/RT input performs the retransmit function. In this mode, a low-level pulse on the FL/RT input resets the read pointer to the first memory location to allow for retransmission from the beginning of data entered. The write pointer is not affected by the  $\overline{\text{FL/RT}}$  input. RCLK and WCLK must be at a high level during the low-level FL/RT retransmit pulse (see Figure 4). The retransmit operation will affect the value of the Half Full Flag (XEO/HF) by changing the position of the read pointer relative to the write pointer.

The retransmit feature should be used only when less than 512 writes are performed between resets, otherwise, an attempt to retransmit may cause loss of some data that has not yet been read.

EPIC is a trademark of Texas Instruments Incorporated.



#### SN74ACT7201A-25, SN74ACT7201A-35, SN74ACT7201A-50 512 $\times$ 9 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY

#### description (continued)

When the FIFO is empty, a data word can be read automatically at the Q outputs by holding RCLK low when loading in the data word with a low-level pulse on the WCLK (see Figure 5).


When the FIFO is full, a data word can be written automatically into memory by holding WCLK low while reading out another data word with a low-level pulse on RCLK (see Figure 6).

The FIFO must be reset after power up with a low level pulse on the Reset (RST) input. This resets the read and write internal stack control pointers to the first memory location, and also sets EMPTY low, FULL high, and XEO/HF high. Both the RCLK and WCLK inputs must be at a high level during reset (see Figure 7).

The 'ACT7201A is fully cascadable in word-width and/or word-depth over the specified temperature range. Word-width expansion (see Figure 13) is accomplished by connecting together the corresponding input control signals of the cascaded devices. The status flags (EMPTY, FULL, and XEO/HF) can be monitored from any one of the cascaded devices. The XEI input of each device in the word-width expansion should be grounded. Word-depth expansion (see Figure 14) is also accomplished by connecting together the corresponding input control signals of the cascaded devices. The FL/RT input, on the first device in the daisy chain, is grounded to designate it as the first device loaded and unloaded. The FL/RT inputs of all the other devices in the daisy chain must be tied high. The Expansion Enable Out (XEO/HF) output of each device in the word-depth expansion is connected to the XEI input of the next device in the daisy chain. After reset, the RCLK and WCLK inputs are enabled on the first device in the daisy chain. The RCLK and WCLK inputs of all the other devices are disabled. When the last word location of the first device is written into, the  $\overline{\text{XEO}}$  output pulses low, enabling the WCLK of the next device in the daisy chain. Similarly, when the last word location of the first device is read from, the XEO output pulses low, enabling the RCLK of the next device in the daisy chain (see Figure 9). Control of read and write continues this progression through the daisy chain in a circular queue fashion. In word-depth expansion, a composite EMPTY and FULL must be generated by ORing the corresponding flags together. In addition, word-width and word-depth expansion can be applied together to create large FIFO arrays (see Figure 15).

The SN74ACT7201A is characterized for operation from 0°C to 70°C.


#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### functional block diagram



### RESET AND RETRANSMIT FUNCTION TABLE 512 WORD BY N × 9-BIT OPERATION

	INPUTS		INTERNAL TO DEVICE			UTPUT	S	FUNCTION
RST	FL/RT	XEI	READ POINTER	WRITE POINTER	EMPTY	FULL	XEO/HF	FUNCTION
L	X	L	Location Zero	Location Zero	L	Н	Н	Reset Device
Н	Ļ	L	Location Zero	Unchanged	X	X	Х	Retransmit
Н	Н	L	Increment if EMPTY high	Increment if FULL high	X	Х	Х	Read/Write

#### RESET AND FIRST LOAD FUNCTION TABLE

#### M imes 512 WORD BY N imes 9-BIT OPERATION

	INPUTS		INTERNAL	TO DEVICE	OUTPUTS			FUNCTION
RST	FL/RT	XEI	READ POINTER	WRITE POINTER	EMPTY	FULL	XEO/HF	FONCTION
L	L	‡	Location Zero	Location Zero	L	Н	Н	Reset First Device
١.	н	±	Location Zero	Location Zero	ì,	ш	н	Reset All
-	''	•	Location Zero	Localion Zero	-	11	.,	Other Devices
Н	X	‡	X	X	X	X	NA	Read/Write

 $<sup>\</sup>ddagger \overline{\text{XEI}}$  is connected to  $\overline{\text{XEO}}/\overline{\text{HF}}$  of the previous device in the daisy chain.

## SN74ACT7201A-25, SN74ACT7201A-35, SN74ACT7201A-50 512 imes 9 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY

PIN		_	
NAME	NO.	1/0	DESCRIPTION
D0	6	T	
D1	5	1	
D2	4	١,	
D3	3	1	
D4	27	1	Data Inputs
D5	26	i	
D6	25	i	
D7	24	i	
D8	2	i	
EMPTY	21	0	Empty flag output. The empty flag (EMPTY) output is low when the FIFO memory is empty, and high when the memory is not empty. When the memory is empty, additional read operations are inhibited.
FULL	8	0	Full flag output. The full flag (FULL) output is low when the FIFO memory is full, and high when the memory is not full. When the memory is full, additional write operations are inhibited.
FL/RT	23	1	First load/retransmit input. This input performs two separate functions. When cascading two or more devices for word-depth expansion, the FL/RT input is grounded on the first device in the daisy chain to indicate that it is the first device loaded and unloaded. It is connected high on the other devices. In single-device operation or in word-width expansion, the FL/RT input initiates the retransmit function. In this mode, a low-level pulse on the FL/RT input resets the read pointer to the first memory location to allow for retransmission from the beginning of data entered. The write pointer is not affected by the FL/RT input. The RCLK and WCLK must be at a high level during the low level FL/RT retransmit pulse. The retransmit feature should be used only when less than 512 writes are performed between resets, otherwise, an attempt to retransmit may cause loss of some data that has not yet been read.
GND	14		Ground
Q0	9		
Q1	10		
Q2	11		
Q3	12		
Q4	16	0	Data outputs. These outputs are in the high-impedance state when the RCLK input is high or if the memory is empty.
Q5	17		
Q6	18		
Q7	19		
Q8	13		
RCLK	15	ı	Read clock input. If the FIFO is not empty (i.e., EMPTY is high), data is read from the FIFO on RCLK input high-to-low transition.
RST	22	1	Master Reset Input. A low level pulse on the Master Reset input (RST) resets the FIFO. This sets the EMPTY output low and the FULL output high, indicating that the FIFO is empty. RCLK and WCLK must both be at a high level during reset.
Vcc	28	_	Supply voltage
WCLK	1	1	Write clock input. If the FIFO is not full (i.e., FULL is high), data is written into the FIFO on a low-to-high transition at the WCLK input.
XEI	7	1	Expansion Enable Input. When cascading two or more devices for word-depth expansion, the $\overline{\text{XEI}}$ input is connected to the $\overline{\text{XEO}}$ output of the previous device in the daisy chain. The $\overline{\text{XEI}}$ input is grounded when no word-depth expansion is desired.
XEO/HF	20	0	Expansion Enable Out/Half Full Flag Output. This output performs two separate functions. When cascading two or more devices for word-depth expansion, the XEO/HF output is connected to the XEI input of the next device in the daisy chain. When the FIFO is used as a 512-word memory, the XEO/HF output functions as a Half Full Flag. In this mode, XEO/HF is low whenever the FIFO contains 257 or more words, and is high whenever the FIFO contains 256 words or less.

## SN74ACT7201A-25, SN74ACT7201A-35, SN74ACT7201A-50 512 imes 9 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	-0.5 V to 7 V
Input voltage range, any input	-0.5 V to 7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: All voltage values are with respect to GND.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			٧
VIL	Low-level input voltage			8.0	٧
ЮН	High-level output current			8	mA
OL	Low-level output current			8	mA
TA	Operating free-air temperature	0		70	°C

### electrical characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = 5.5 V (unless otherwise noted)

	PARAMETER	TER TEST CONDITIONS			TYP†	MAX	UNIT
VOH	High-level output voltage	$V_{CC} = 4.5 V$ ,	IOH = -8 mA	3.8			V
VOL	Low-level output voltage	$V_{CC} = 4.5 V$ ,	IOL = 8 mA			0.4	V
lozh	High-impedance-state output current	V <sub>O</sub> = 2.7 V				10	μA
IOZL	High-impedance-state output current	V <sub>O</sub> = 0.4 V				10	μА
l <sub>l</sub>	Input current	V <sub>I</sub> = 0 V to 5.5 V				10	μΑ
ICC1	Supply current	f = 28.5 MHz for 'A' f = 22.2 MHz for 'A' f = 15 MHz for 'AC			80	mA	
ICC2	Standby current	RCLK, WCLK, RST			8	mA	
ССЗ	Power down current	$V_{I} = V_{CC} - 0.2 V$				500	μΑ
Ci	Input capacitance	V <sub>I</sub> = 0,	f = 1 MHz		5		pF
Co	Output capacitance	V <sub>O</sub> = 0,	f = 1 MHz		7		pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



## SN74ACT7201A-25, SN74ACT7201A-35, SN74ACT7201A-50 512 $\times$ 9 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	FIGURE	'ACT7201A-25		'ACT7201A-35		'ACT7201A-50		UNIT
l	PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency, RCLK or WCLK			28.5	-	22.2		15	MHz
t <sub>c(R)</sub>	Cycle time, read	1(a)	35		45		65		ns
t <sub>C</sub> (W)	Cycle time, write	1(b)	35		45		65		ns
tc(RS)	Cycle time, reset	7	35		45		65		ns
tc(RT)	Cycle time, retransmit	4	35		45		65		ns
tw(RL)	Pulse duration, RCLK low	1(a)	25		35		50		ns
tw(WL)	Pulse duration, WCLK low	1(b)	25		35		50		ns
tw(RH)	Pulse duration, RCLK high	1(a)	10		10		15		ns
tw(WH)	Pulse duration, WCLK high	1(b)	10		10		15		ns
tw(RT)	Pulse duration, FL/RT low	4	25		35		50		ns
tw(RS)	Pulse duration, RST low	7	25		35		50		ns
tw(XIL)	Pulse duration, XEI low	10	25		35		50		ns
tw(XIH)	Pulse duration, XEI high	10	10		10		10		ns
t <sub>su(D)</sub>	Setup time, data before WCLK↑	1(b), 6	15		18		30		ns
t <sub>su(RT)</sub>	Setup time, RCLK and WCLK high before FL/RT↑	4	25		35		50		ns
t <sub>su(RS)</sub>	Setup time, RCLK and WCLK high before RST↑	7	25		35		50		ns
t <sub>su(XI-R)</sub>	Setup time, XEI low before RCLK↓	10	15		15		15		ns
t <sub>su(XI-W)</sub>	Setup time, XEI low before WCLK↓	10	15		15		15		ns
t <sub>h(D)</sub>	Hold time, data after WCLK	1(b), 6	0		0		5		ns
th(E-R)	Hold time, RCLK low after EMPTY↑	5	25		35		50		ns
th(F-W)	Hold time, WCLK low after FULL↑	6	25		35		50		ns
th(RT)	Hold time, RCLK and WCLK high after FL/RT↑	4	10		10		15		ns
th(RS)	Hold time, RCLK and WCLK high after RST↑	7	10		10		15		ns


### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	FIGURE	'ACT7201A-25		'ACT7201A-35		'ACT7201A-50		UNIT
	PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNII
fmax	Clock frequency, RCLK or WCLK		28.5		22.2		15		MHz
ta	Access time, RCLK ↓ or EMPTY ↑ to data out valid	1(a), 3, 5		25		35		50	ns
t <sub>v(RH)</sub>	Valid time, data out valid after RCLK ↑	1(a)	5		5		5		ns
t <sub>en(R-QX)</sub>	Enable time, RCLK ↓ to Q outputs at low impedance	1 (a)	5		5		10		ns
t <sub>en(W-QX)</sub>	Enable time, WCLK ↑ to Q outputs at low impedance	5	5		10		15		ns
<sup>t</sup> dis(R)	Disable time, RCLK † to Q outputs at high impedance	1a		15		20		30	ns
tw(FH)	Pulse duration, FULL high in automatic write mode	6		25		30		45	ns
<sup>t</sup> w(EH)	Pulse duration, EMPTY high in automatic mode	5		25		- 30		45	ns
<sup>t</sup> p(W-F)	Propagation delay time, WCLK ↓ to FULL low	2		25		30		45	ns
<sup>t</sup> p(R-F)	Propagation delay time, RCLK † to FULL high	2, 6		25		30		45	ns
<sup>t</sup> p(RS-F)	Propagation delay time, RST ↓ to FULL high	7		20		45		65	ns
<sup>t</sup> p(RS-HF)	Propagation delay time, RST ↓ to XEO/ HF high	7		20		45		65	ns
<sup>t</sup> p(W-E)	Propagation delay time, WCLK † to EMPTY high	3, 5		25		30		45	ns
tp(R-E)	Propagation delay time, RCLK ↓ to EMPTY low	3		25		30		45	ns
<sup>t</sup> p(RS-E)	Propagation delay time, RST ↓ to EMPTY low	7		20		45		65	ns
t <sub>p</sub> (W-HF)	Propagation delay time, WCLK ↓ to XEO/HF low	8		35		45		65	ns
<sup>t</sup> p(R-HF)	Propagation delay time, RCLK ↑ to XEO/ HF high	8		35		45		65	ns
<sup>t</sup> p(R-XOL)	Propagation delay time, RCLK ↓ to XEO/ HF low	9		25		35		50	ns
<sup>t</sup> p(W-XOL)	Propagation delay time, WCLK ↓ to XEO/HF low	9		25		35		50	ns
t <sub>p(R-XOH)</sub>	Propagation delay time, RCLK † to XEO/	9		25		35		50	ns
<sup>t</sup> p(W-XOH)	Propagation delay time, WCLK † to XEO/HF high	9		25		35		50	ns



### PARAMETER MEASUREMENT INFORMATION -tw(RL) ₩(RH) RCLK ten(R-QX)-4 tdis(R)-Q0-Q8 • VALID VALID (a) READ tw(WL) WCLK tsu(D) <sup>t</sup>h(D)-VALID D0-D8 VALID (b) WRITE FIGURE 1. ASYNCHRONOUS WAVEFORMS **RCLK** WCLK **-**tp(W-F) -t<sub>p(R-F)</sub>-FULL

FIGURE 2. FULL FLAG WAVEFORMS







FIGURE 5. AUTOMATIC READ WAVEFORMS

NOTE 2: The EMPTY, FULL, and XEO/HF status flags will be valid after completion of the retransmit cycle.












FIGURE 7. MASTER RESET WAVEFORMS



#### PARAMETER MEASUREMENT INFORMATION



†Includes probe and jig capacitance.

FIGURE 11. CIRCUIT





FIGURE 12. TIMING REFERENCE LEVELS



#### TYPICAL APPLICATION DATA



NOTE 3: In word-width expansion, the status flags EMPTY, FULL, and XEO/HF can be monitored from either one of the cascaded devices. The status flag outputs must not be tied together.

FIGURE 13. WORD-WIDTH EXPANSION: 512-WORD BY 18-BIT

#### TYPICAL APPLICATION DATA




FIGURE 14. WORD-DEPTH EXPANSION: 1536-WORD BY 9-BIT

#### TYPICAL APPLICATION DATA




FIGURE 15. 1536-WORD BY 27-BIT EXPANSION

D3056, NOVEMBER 1987

•	Asynchronous Operation		N PACKAGE
•	Organized as 1024 Words of 9 Bits	(TOP	VIEW)
•	Low Power Consumption Active 440 mW Power Down 3 mW Standby 44 mW	WCLK 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	28 VCC 27 D4 26 D5 25 D6 24 D7
•	Fully Expandable in Word Width and/or Word Depth	DO [6 XEI [7	23 FL/RT 22 RST
•	Designed to be Compatible with IDT7202 But with Lower Power Consumption	FULL 8 Q0 9 Q1 110	21 EMPTY 20 XEO 19 Q7
•	EPIC™ (Enhanced Performance Implanted CMOS) 1-μm Process	Q2   11 Q3   12	18 Q6 17 Q5
0	Reliable Advanced CMOS Technology	Q8 ☐ 13 GND ☐ 14	16

For chip carrier information contact the factory.

# description

**Fully TTL-Compatible** 

This 9216-bit memory uses Advanced CMOS Technology and features high speed and fast fall-through times. The 'ACT7202 is organized as 1024 words by 9 bits each.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The 'ACT7202 is designed to process data at rates from 0 to 22 MHz in a bit-parallel format, word by word.

Data is written into the memory on a low-to-high transition at the Write Clock (WCLK) input, and is read out of the memory on a high-to-low transition at the Read Clock (RCLK) input, (see Figure 1). The data outputs are noninverting with respect to the data inputs and are in a high-impedance state when RCLK is high. The memory is full when the number of words clocked in exceeds by 1024 the number of words clocked out. When the memory is full, write signals have no effect on the data residing in memory. When the memory is empty, read signals have no effect, and the data outputs remain in a high-impedance state.

Status of the FIFO memory is monitored by the Full Flag (FULL), Empty Flag (EMPTY). The FULL output is low when the memory is full, and high when the memory is not full (see Figure 2). The EMPTY output is low when the memory is empty, and high when it is not empty (see Figure 3).

The First Load/Retransmit (FL/RT) input performs two separate functions. When cascading two or more devices for word-depth expansion, FL/RT functions as a first-load input and is grounded on the first device in the daisy chain to indicate that it is the first device loaded and unloaded. When the 'ACT7202 is used as a 1024-word FIFO memory, the FL/RT input performs the retransmit function. This 1024-word memory mode is defined by grounding the Expansion Enable Input (XEI) of the device. In this mode, a low-level pulse on the FL/RT input resets the read pointer to the first memory location to allow for retransmission from the beginning of data entered. The write pointer is not affected by the FL/RT input. RCLK and WCLK must be at the high level during the low-level FL/RT retransmit pulse (see Figure 4).

The retransmit feature should be used only when less than 1024 writes are performed between resets, otherwise, an attempt to retransmit may cause loss of some data that has not yet been read.

When the FIFO is empty, a data word can be read automaticallly at the Q outputs by holding RCLK low when loading in the data word with a low-level pulse on the WCLK (see Figure 5).

When the FIFO is full, a data word can be written automatically into memory by holding WCLK low while reading out another data word with a low-level pulse on RCLK (see Figure 6).

EPIC is a trademark of Texas Instruments Incorporated.




# description (continued)

The FIFO must be reset after power up with a low level pulse on the Reset (RST) input. This resets the read and write internal stack control pointers to the first memory location, and also sets EMPTY low and FULL high. Both the RCLK and WCLK inputs must be at a high level during reset (see Figure 7).

The 'ACT7202 is fully cascadable in word-width and/or word-depth over the specified temperature range. Word-width expansion (see Figure 10) is accomplished by connecting together the corresponding input control signals of the cascaded devices. The status flags  $\overline{\text{EMPTY}}$  and  $\overline{\text{FULL}}$  can be monitored from any one of the cascaded devices. The  $\overline{\text{XEI}}$  input of each device in the word-width expansion should be grounded. Word-depth expansion (see Figure 11) is also accomplished by connecting together the corresponding input control signals of the cascaded devices. The  $\overline{\text{FL/RT}}$  input, on the first device in the daisy chain, is grounded to designate it as the first device loaded. The  $\overline{\text{FL/RT}}$  inputs of all the other devices in the daisy chain must be tied high. The Expansion Enable Out ( $\overline{\text{XEO}}$ ) output of each device in the word-depth expansion is connected to the  $\overline{\text{XEI}}$  input of the next device in the daisy chain. A composite  $\overline{\text{EMPTY}}$  and  $\overline{\text{FULL}}$  must be generated by ORing the corresponding flags together. In addition, word-width and word-depth expansion can be applied together to create large FIFO arrays (see Figure 12).


The SN74ACT7202 is characterized for operation from 0°C to 70°C.

# logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

# functional block diagram



#### RESET FUNCTION TABLE

#### 1024 WORD BY N × 9-BIT OPERATION

INPUTS					OUTP	UTS	FUNCTION
RST	FL/RT	XEI	READ POINTER	WRITE POINTER	EMPTY	FULL	FUNCTION
L	X	L	Location Zero	Location Zero	L	Н	Reset Device
н	L	L	Location Zero	Unchanged	Х	Х	Retransmit
н	Н	L	Increment if EF high	Increment if FF high	X	X	Read/Write

#### FIRST LOAD/RETRANSMIT FUNCTION TABLE

#### M × 1024 WORD BY N × 9-BIT OPERATION

	INPUTS	;	INTERNA	L TO DEVICE	OUTPUTS		FUNCTION
RST	FL/RT	XEI	READ POINTER	WRITE POINTER	EMPTY	FULL	FUNCTION
L	L	t	Location Zero	Location Zero	L	Н	Reset First Device
L	н	t	Location Zero	Unchanged	×	x	Reset All Other Devices
Н	Х	t	X	x	×	Х	Read/Write

 $<sup>^{\</sup>dagger}\overline{XEI}$  is connected to  $\overline{XEO}$  of the previous device in the daisy chain.

PIN		1/0	DESCRIPTION
NAME	NO.		
DO	6	1	
D1	5	- 1	
D2	4	1	
D3	3	ı	Data Inputs
D4	27	1	Data inputs
D5	26	1	
D6	25	- 1	
D7	24	- 1	
_D8	2	ı	
EMPTY	21	0	Empty flag output. The empty flag (EMPTY) output is low when the FIFO memory is empty, and high when the
EWIFT	21		memory is not empty. When the memory is empty, additional read operations are inhibited.
FULL	8	0	Full flag output. The full flag (FULL) output is low when the FIFO memory is full, and high when the memory
FULL	8	"	is not full. When the memory is full, additional write operations are inhibited.
			First load/retransmit input. This input performs two separate functions. When cascading two or more devices
			for word-depth expansion, the FL/RT input is grounded on the first device in the daisy chain to indicate that
			it is the first device loaded and unloaded. It is connected high on the other devices. In single-device operation
			or in word-width expansion, the FL/RT input initiates the retransmit function. In this mode, a low-level pulse
FL/RT	23	ı	on the FL/RT input resets the read pointer to the first memory location to allow for retransmission from the
			beginning of data entered. The write pointer is not affected by the FT/RT input. The RCLK and WCLK must
			be at a high level during the low level FL/RT retransmit pulse. The retransmit feature should be used only
ļ		ļ	when less than 1024 writes are performed between resets, otherwise, an attempt to retransmit may cause
			loss of some data that has not yet been read.
GND	14		Ground
00	9		
Ω1	10		
Q2	11	ļ	•
Q3	12		
Q4	16	0	Data outputs. These outputs are in the high-impedance state when the RCLK input is high or if the memory
Q5	17	•	is empty.
Q6	18		
Q7	19		
Q8	13		
40	13		Read clock input. If the FIFO is not empty (i.e., EMPTY is high), data is read from the FIFO on RCLK input
RCLK	15	1	high-to-low transition.
		-	Master Reset Input. A low level pulse on the Master Reset input (RST) resets the FIFO. This sets the EMPTY
RST	22	١,	output low and the FULL output high, indicating that the FIFO is empty. RCLK and WCLK must both be
noi	22	) '	
Vac	28	-	at a high level during reset.
Vcc	20	-	Supply voltage  Write clock input. If the FIFO is not full (i.e., FULL is high), data is written into the FIFO on a low-to-high
WCLK	1		
		-	transition at the WCLK input.
VEI	_	١.	Expansion Enable Input. When cascading two or more devices for word-depth expansion, the XEI input is
XEI	7	'	connected to the XEO output of the previous device in the daisy chain. The XEI input is grounded when
		<u> </u>	no word-depth expansion is desired.
XEO	20	0	Expansion Enable Output. When cascading two or more devices for word-depth expansion, the XEO output
			is connected to the XEI input of the next device in the daisy chain.



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage range, any input
Voltage applied to a disabled 3-state ouput
Operating free-air temperature range
Storage temperature range65 °C to 150 °C

NOTE 1: All voltage values are with respect to GND.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			-8	mA
lOL	Low-level output current			8	mA
TA	Operating free-air temperature	0		70	°C

# electrical characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = 5.5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -8 mA	3.8			V
VOL	Low-level output voltage	$V_{CC} = 4.5 \text{ V},  I_{OL} = 8 \text{ mA}$			0.4	٧
lozh	High-impedance-state output current	V <sub>O</sub> = 2.7 V			10	μA
lozL	High-impedance-state output current	$V_0 = 0.4 \text{ V}$			10	μΑ
Ц	Input current	V <sub>I</sub> = 0 V to 5.5 V			10	μΑ
<sup>1</sup> CC1	Supply current	f = 22 MHz			80	mA
ICC2	Standby current	RCLK, WCLK, RST, and FL/RT at VIH			8	mA
Іссз	Power down current	V <sub>I</sub> = V <sub>CC</sub> -0.2 V			500	μА
Ci	Input capacitance	V <sub>1</sub> = 0, f = 1 MHz		5		рF
Co	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz		7		pF

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 °C.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	DADAMETED	FIGURE	SN74AC	T7202-50	SN74A	CT7202-35	
	PARAMETER	FIGURE	MIN	MAX	MIN	MAX	UNIT
t <sub>c(R)</sub>	Cycle time, read	1a	65		45		ns
t <sub>c(W)</sub>	Cycle time, write	1b	65		45		ns
t <sub>c</sub> (RS)	Cycle time, reset	7	65		25		nş
t <sub>c(RT)</sub>	Cycle time, retransmit	4	65		30		ns
tw(RL)	Pulse duration, RCLK low	1a	50		30		ns
tw(WL)	Pulse duration, WCLK low	1b	50		35		ns
tw(RH)	Pulse duration, RCLK high	1a	15		15		ns
tw(WH)	Pulse duration, WCLK high	1b	15		10		ns
tw(RT)	Pulse duration, FL/RT low	4	50		20		ns
tw(RS)	Pulse duration, RST low	7	50		15		ns
t <sub>su(D)</sub>	Setup time, data before WCLK↑	1b, 6	30		10		ns
t <sub>su(RT)</sub>	Setup time, FL/RT high before RCLK↓ or WCLK↓	4	15	_	10		ns
t <sub>su(R-RS)</sub>	Setup time, RCLK high before RST1	7	50		30		ns
t <sub>su(W-RS)</sub>	Setup time, WCLK high before RST↑	7	50		35		ns
th(D)	Hold time, data after WCLK↑	1b, 6	5		3_		ns
th(E-R)	Hold time, RCLK low after EMPTY↑	5	50		30		ns
th(F-W)	Hold time, WCLK low after FULL↑	6	50		35		ns
th(RS-W)	Hold time, WCLK high after RST↑	7	15		10		ns
th(RS-R)	Hold time, RCLK high after RST↑	7	15		10		ns


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	DADAMETED	SIGUES	SN74	ACT72	02-50	SN7	4ACT72	02-35	
	PARAMETER	FIGURE	MIN	TYP <sup>†</sup>	MAX	MIN	TYP	MAX	UNIT
ta	Access time, RCLK↓ or EMPTY↑ to data out valid	1a, 3, 5		18	50		18	35	ns
t <sub>V</sub> (RH)	Valid time, data out valid after RCLK↑	1a	5			5			ns
ten(R-QX)	Enable time, RCLK1 to Q outputs at low impedance	1a	10			5			ns
ten(W-QX	Enable time, WCLK1 to Q outputs at low impedance	5	15			10			ns
tdis(R)	Disable time, RCLK1 to Q outputs at high impedance	1a		10	30		10	20	ns
tw(FH)	Pulse duration, FULL high in automatic write mode	6		15	45		15	25	ns
tw(EH) •	Pulse duration, EMPTY high in automatic read mode	5		18	45		18	30	ns
tp(W-F)	Propagation delay time, WCLKI to FULL low	2		15	45		15	25	ns
tp(R-F)	Propagation delay time, RCLK1 to FULL high	2, 6		23	45		23	35	ns
t <sub>p(R-E)</sub>	Propagation delay time, RCLK↓ to EMPTY low	3		18	45		18	30	ns
t <sub>p(W-E)</sub>	Propagation delay time, WCLK1 to EMPTY high	3,5		21	45		21	30	ns
tp(RS-E)	Propagation delay time, RSTI to EMPTY low	6		9	65		9	20	ns
tp(RS-F)	Propagation delay time, RSTI to FULL high	6		7	65		7	20	ns

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.










FIGURE 1. ASYNCHRONOUS WAVEFORMS




FIGURE 2. FULL FLAG WAVEFORMS




FIGURE 3. EMPTY FLAG WAVEFORMS




FIGURE 4. RETRANSMIT WAVEFORMS




FIGURE 5. AUTOMATIC READ WAVEFORMS






FIGURE 6. AUTOMATIC WRITE WAVEFORMS



<sup>&</sup>lt;sup>†</sup>The WCLK input must be high for a time equal to  $t_{su[W-RS]}$  before, and  $t_{h(RS-W)}$  after, the rising edge of  $\overline{RST}$ . The RCLK input must be high for a time equal to  $t_{su(R-RS)}$  before, and  $t_{h(RS-R)}$  after, the rising edge of  $\overline{RST}$ .

FIGURE 7. MASTER RESET WAVEFORMS

# PARAMETER MEASUREMENT INFORMATION



<sup>†</sup>Includes probe and jig capacitance.

FIGURE 8. LOAD CIRCUIT





FIGURE 9. TIMING REFERENCE LEVELS

#### TYPICAL APPLICATION DATA



NOTE 2: In word-width expansion, the status flags EMPTY and FULL can be monitored from either one of the cascaded devices. The status flag outputs must not be tied together.

FIGURE 10. WORD-WIDTH EXPANSION: 1024-WORD BY 18-BIT

# TYPICAL APPLICATION DATA




FIGURE 11. WORD-DEPTH EXPANSION: 3072-WORD BY 9-BIT

#### TYPICAL APPLICATION DATA




FIGURE 12. 3072-WORD BY 27-BIT EXPANSION



# SN74ALS2232 64×8 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY

D3091, FEBRUARY 1988-REVISED MARCH 1988

- Independent Asynchronous Inputs and Outputs
- o 64 Words by 8 Bits
- Data Rates from 0 to 40 MHz
- Fall-Through Time . . . 20 ns Typical
- 3-State Outputs


#### description

This 512-bit memory uses Advanced Low-Power Schottky IMPACT-X™ technology and features high speed and fast fall-through times. It is organized as 64 words by 8 bits.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The function is used as a buffer to couple two buses operating at different clock rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.


Data is written into memory on a low-to-high transition of the load clock input (LDCK) and is read out on a low-to-high transition of the unload clock input (UNCK). The memory is full when the number of words clocked in exceeds by 64 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the FULL and EMPTY output flags. The FULL output will be low when the memory is full, and high when the memory is not full. The EMPTY output will be low when the memory is empty, and high when it is not empty.



DW OR NT PACKAGE

FN PACKAGE (TOP VIEW)



NC-No internal connection


A low level on the reset input  $(\overline{RST})$  resets the internal stack control pointers and also sets  $\overline{EMPTY}$  low and  $\overline{FULL}$  high. The outputs are not reset to any specific logic levels. The first low-to-high transition on LDCK, either after a  $\overline{RST}$  pulse or from an empty condition, causes  $\overline{EMPTY}$  to go high and the data to appear on the Q outputs. The first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at a high-impedance state when the output-enable input (OE) is low. The OE input does not effect either the  $\overline{FULL}$  or  $\overline{EMPTY}$  output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.

The SN74ALS2232 is characterized for operation from 0°C to 70°C.

IMPACT-X is a trademark of Texas Instruments Incorporated.




# logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.

Pin numbers shown are for DW or NT packages.

# 64 × 8 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY



Pin numbers shown are for DW or NT packages.

# EMPTY FULL INITIALIZE LOAD UNLOAD EMPTY FULL POINTERS W1 W1 W2 W3 W3 WORD 1 WORD 2 WORD 3 WORD 3 WORD 1 WORD 2 WORD 3 WORD 1 WORD 2 WORD 3 WORD 1 FULL FU

# absolute maximum ratings over operating free-air temperature range

	Supply voltage, vCC	/ V
	Input voltage	7 V
	Voltage applied to a disabled 3-state output	5.5 V
	Operating free-air temperature range	0°C to 70°C
•	Storage temperature range	65 °C +0 150 °C

# recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		 2			٧
VIL_	Low-level input voltage				0.8	V
lou	High-level output current	Q outputs			-2.6	mA
ЮН	riigii-ievei output current	FULL, EMPTY			-0.4	IIIA
1	1 1 1 1	Q outputs			24	mA
IOL	Low-level output current	FULL, EMPTY			8	mA
fclock	Clock frequency	LDCK, UNCK	 0		40	MHz
		RST low	25			
		LDCK low	 13			
t <sub>W</sub>	Pulse duration	LDCK high	12			ns
		UNCK low	13			
		UNCK high	 12			·
t <sub>su1</sub>	Setup time, data before LDCK1		5			ns
t <sub>su2</sub>	Setup time, RST high (inactive) befo	re LDCK†	 5			ns
th	Hold time, data after LDCK↑		 5			ns
TA	Operating free-air temperature		0		70	°C

# SN74ALS2232 64 × 8 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

Р	ARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			1.2	V	
	FULL, EMPTY	VCC = MIN TO MAX,	l <sub>OH</sub> = 0.4 mA	V <sub>CC</sub> -2			>	
Voн	Q outputs	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -2.6 mA	2.4	3.2		V	
	O autouta		IOL = 12 mA		0.25	0.4	0.4	
	Q outputs	4 F V	I <sub>OL</sub> = 24 mA		0.35	0.5	l v l	
VOL	FULL, EMPTY	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 4 mA		0.25	0.4	v	
		FOLL, EWIFTT	IOL =	I <sub>OL</sub> = 8 mA		0.35	0.5	
lozh		$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.7 V			20	μΑ	
lozL		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			- 20	μΑ	
lj		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA	
ΊΗ		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μА	
I <sub>IL</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>1</sub> = 0.4 V			-0.1	mA	
10 <sup>‡</sup>	Q outputs	V 55V	Q outputs	V- 2.25 V	-30		-112	A
TOT FULL, EMPTY		$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 2.25 \text{ V}$		- 20		-112	mA	
1cc		V <sub>CC</sub> = 5.5 V			175	270	mA	

<sup>&</sup>lt;sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ .

# switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	V <sub>CC</sub> = 5 C <sub>L</sub> = 50 p R1 = 500 R2 = 500 T <sub>A</sub> = 25° MIN TYP	ο <b>F</b> , Ω, Ω,	V <sub>CC</sub> = 4.5 C <sub>L</sub> = R1 = R2 = T <sub>A</sub> = 0°(	UNIT	
	LDCK				40	MAX	
fmax	UNCK				40		MHz
tpd	LDCK†	Any Q	18	26		30	ns
t <sub>pd</sub>	UNCK†	Any Q	18	24		27	ns
tPLH	LDCK†	EMPTY	12	16		18	ns
tPHL	UNCKT	EMPTY	12	17		20	ns
t <sub>PHL</sub>	RST↓	EMPTY	12	17		20	ns
tPHL	LDCK†	FULL	16	21		22	ns
<sup>t</sup> PLH	UNCKT	FULL	10	15		18	ns
<sup>t</sup> PLH	RST↓	FULL	13	19		23	ns
t <sub>en</sub>	OE†	Q	11	15		17	ns
t <sub>dis</sub>	OEİ	Q	11	17		19	ns


Note 1: Load circuit and voltage waveforms are shown in Section 1 of the LSI Logic Data Book, 1986.

<sup>&</sup>lt;sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

# SN74ALS2233 64×9 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY

D3092, FEBRUARY 1988-REVISED APRIL 1988

N PACKAGE



- 64 Words by 9 Bits
- Data Rates from 0 to 40 MHz
- Fall-Through Time . . . 20 ns Typical
- 3-State Outputs


# description

This 576-bit memory uses Advanced Low-Power Schottky IMPACT—X™ technology and features high speed and fast fall-through times. It is organized as 64 words by 9 bits.


A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The function is used as a buffer to couple two buses operating at different clock rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition of the load clock input (LDCK) and is read out on a low-to-high transition of the unload clock input (UNCK). The memory is full when the number of words clocked in exceeds by 64 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the FULL, EMPTY, ALMOST FULL/EMPTY, and HALF FULL output flags. The FULL output will be low when the memory is full and high when the memory is not full. The EMPTY output will be low when the memory is empty and high when it is not empty. The ALMOST FULL/EMPTY flag is high when the FIFO contains eight or less words or fifty-six or more words. The ALMOST FULL/EMPTY flag is low when the FIFO contains between nine and fifty-five words. The HALF FULL flag is high when the FIFO contains thirty-two or more words, and is low when the FIFO contains thirty-two words or less.



# FN PACKAGE



IMPACT-X is a trademark of Texas Instruments Incorporated.




# description (continued)

A low level on the reset input  $(\overline{RST})$  resets the internal stack control pointers and also sets EMPTY low and  $\overline{FULL}$  high. The outputs are not reset to any specific logic levels. The first low-to-high transition on LDCK, either after a  $\overline{RST}$  pulse or from an empty condition, causes  $\overline{EMPTY}$  to go high and the data to appear on the Q outputs. The first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at a high-impedance state when the output-enable input (OE) is low. The OE input does not affect either the  $\overline{FULL}$  or  $\overline{EMPTY}$  output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.


The SN74ALS2233 is characterized for operation from 0°C to 70°C.

# logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.

# logic diagram (positive logic)



timing diagram





# 64 × 9 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY

au	solute maximum ratings over operating free-air temperature range	
	Supply voltage, VCC	7 V
	Input voltage	
	Voltage applied to a disabled 3-state output!	5.5 V
	Operating free-air temperature range	
	Storage temperature range	50°C

# recommended operating conditions

			MIN	NOM	MAX	UNIT		
Vcc	Supply voltage		4.5	5	5.5	V		
ViH	High-level input voltage	2	2			V		
VIL	Low-level input voltage	ow-level input voltage						
1	High-level output current	Q outputs			- 2.6	mA		
ЮН	nigh-level output current	Flag outputs			-0.4	IIIA		
la.	Low level output current	Q outputs			24	mA		
OL	Low-level output current	Flag outputs			8			
fclock	Clock frequency	LDCK, UNCK	0		40	MHz		
		RST low	25					
		LDCK low	13			1		
$t_W$	Pulse duration	LDCK high	12			ns		
		UNCK low	13			}		
		UNCK high	12			}		
t <sub>su1</sub>	Setup time, data before LDCK1		5			ns		
t <sub>su2</sub>	Setup time, RST high (inactive) before	5			ns			
th	Hold time, data after LDCK↑	5			ns			
TA	Operating free-air temperature	ting free-air temperature						

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER		TEST CONDTIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			1.2	V
Voн	Flag outputs	V <sub>CC</sub> = MIN TO MAX,	I <sub>OH</sub> = 0.4 mA	V <sub>CC</sub> -2	!		v
•он	Q outputs	$V_{CC} = 4.5 V$	$I_{OH} = -2.6 \text{ mA}$	2.4	3.2		
	Q Outputs		I <sub>OL</sub> = 12 mA		0.25	0.4	
V	d Outputs	V 45 V	I <sub>OL</sub> = 24 mA		0.35	0.5	) <sub>v</sub>
VOL	Flow automote	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 4 mA		0.25	0.4	ľ
Flag outputs		l	I <sub>OL</sub> = 8 mA		0.35	0.5	l
lozh		$V_{CC} = 5.5 V,$	$V_0 = 2.7 V$			20	μΑ
OZL		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.4 V			- 20	μА
Tį .		$V_{CC} = 5.5 V$ ,	V <sub>1</sub> = 7 V			0.1	mA
ЧH		$V_{CC} = 5.5 V,$	$V_1 = 2.7 \text{ V}$			20	μА
I <sub>IL</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V	,		-0.1	mA
10 <sup>‡</sup>	Q outputs	V 5 5 V	V <sub>O</sub> = 2.25 V	- 30		-112	mA
ιΟ.	Flag outputs	$V_{CC} = 5.5 V$ ,	ν <sub>0</sub> = 2.25 ν	- 20		-112	] '''A
¹cc		V <sub>CC</sub> = 5.5 V			175	290	mA

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC} = 5$  V,  $T_{A} = 25$  °C.



<sup>&</sup>lt;sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, log.

# switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (оитрит)	VCC = 5 CL = 50 I R1 = 500 R2 = 500 TA = 25	ο <b>F</b> , Ω, Ω,	V <sub>CC</sub> = 4.5 V to 5.5 V C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = 0°C to 70°C	UNIT
<b></b>	LDCK	<del></del>	1		40	
fmax	UNCK				40	MHz
t <sub>pd</sub>	LDCK↑	Any Q	18	26	30	ns
t <sub>pd</sub>	UNCKT	Any Q	18	24	27	ns
t <sub>PLH</sub>	LDCK†	EMPTY	12	16	18	ns
tPHL	UNCK↑	EMPTY	12	17	20	ns
tPHL	RST↓	EMPTY	12	17	20	ns
tPHL	LDCK†	FULL	16	21	22	ns
tPLH	UNCKT	FULL	10	15	18	ns
<sup>†</sup> PLH	RST↓	FULL	13	19	23	ns
t <sub>PLH</sub>	LDCK†	ALMOST	22	27	30	ns
tpHL	LDCK1	FULL/EMPTY	19	25	28	115
t <sub>PLH</sub>	UNCKT	ALMOST	22	27	30	ns
tPHL	ONCKI	FULL/EMPTY	17	23	26	115
tPLH	RST↓	ALMOST FULL/EMPTY	12	16	18	
t <sub>PLH</sub>	LDCK†	HALF FULL	22	27	30	ns
t <sub>PHL</sub>	RSTI	HALF FULL	28	32	35	ns
t <sub>PHL</sub>	UNCKT	HALF FULL	16	22	25	ns
t <sub>en</sub>	OEt	Ω	11	15	17	ns
<sup>t</sup> dis	OE↑	Q	11	17	19	ns

Note 1: Load circuits and voltage waveforms are shown in Section 1 of the LSI Logic Data Book, 1986.

D2661, DECEMBER 1982-REVISED JULY 1987

- Detects and Corrects Single-Bit Errors
- Detects and Flags Dual-Bit Errors
- Built-In Diagnostic Capability
- Fast Write and Read Cycle Processing Times
- Byte-Write Capability . . . 'ALS632B and 'ALS633
- Dependable Texas Instruments Quality and Reliability

DEVICE	PACKAGE	BYTE-WRITE	OUTPUT
'ALS632B	52-pin	yes	3-State
'ALS633	52-pin	yes	Open-Collector
'ALS634B	48-pin	no	3-State
'ALS635	48-pin	no	Open-Collector

#### description


The 'ALS632B, 'ALS633, 'ALS634B and 'ALS635 devices are 32-bit parallel error detection and correction circuits (EDACs) in 52-pin ('ALS632B and 'ALS633) or 48-pin ('ALS634B and 'ALS635) 600-mil packages. The EDACs use a modified Hamming code to generate a 7-bit check word from a 32-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 39-bit words from memory are processed by the EDACs to determine if errors have occurred in memory.

Single-bit errors in the 32-bit data word are flagged and corrected.


Single-bit errors in the 7-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 32-bit data word is not in error. The correction cycle will simply pass along the original 32-bit data word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These errors may occur in any two bits of the 39-bit data word from memory (two errors in the 32-bit data word, two errors in the 7-bit check word, or one error in each word). The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 39-bit word are beyond the capabilities of these devices to detect.

# 'ALS632B, 'ALS633 . . . JD PACKAGE (TOP VIEW)



# 'ALS632B, ALS633 . . . FN PACKAGE (TOP VIEW)



NC-No internal connection



Read-modify-write (byte-control) operations can be performed with the 'ALS632B and 'ALS633 EDACs by using output latch enable, LEDBO, and the individual OEBO thru OEB3 byte control pins.

Diagnostics are performed on the EDACs by controls and internal paths that allow the user to read the contents of the DB and CB input latches. These will determine if the failure occurred in memory or in the EDAC.

'ALS634B, 'ALS635 JD	PACKAGE	'ALS634B, 'ALS635 FI	N PACKAGE
(TOP VIEW)		(TOP VIEW)	
MERR 1 48 1 48 1 47 1 5		NC NC DB2 DB1 DB0 ERR MERR NC VCC VCC	NC NC 90
DB0 3 46 0 5 DB1 0 4 45 0 6		9 8 7 6 5 4 3 2 1 68 67 6	6 65 64 63 62 61 60 NC
DB2 0 5 44 0 1 DB3 0 6 43 0 1	DB29 DB4		59 NC 58 DB28
DB4 0 7 42 01 DB5 0 8 41 01	DB27 OEDB	<u></u>	57 DB27 56 DB26
DB6 10 39 10	DB26 DB6 DB25 DB7	<u></u>	55 NC 54 DB25
GND 12 37	DB24         GND           GND         GND           DB23         DB8	<u></u> 518	53   DB24 52   GND 51   GND
	DB22 DB9		51 [] GND 50 [] DB23 49 [] DB22
DB11 🗖 16 33 🗖 1	DB20 DB10 DB19 DB11	0 0 22	48[ NC 47   DB21
	DB18 DB12 DB17 DB13	24	46 DB20 45 DB19
CB6 🖸 21 28 🖸		27 28 29 30 31 32 32 34 35 36 37 3	44 DB18
CB5 Q 22 27 Q CB4 Q 23 26 Q OECB Q 24 25 Q	CB2	NC NC NC CB6 CB6 CB7 CB3 CB3 CB2 CB3 CB2 CB3 CB3 CB3 CB3 CB3 CB2 CB3 CB3 CB2 CB3 CB2 CB3 CB3 CB2 CB3 CB2 CB3 CB3 CB3 CB3 CB3 CB2 CB3 CB3 CB3 CB3 CB3 CB3 CB3 CB3 CB3 CB3	CB0 CB0 DB16 DB17
UECB 424 25P	CDS	= 10	

NC-No internal connection

# **TABLE 1. WRITE CONTROL FUNCTION**

MEMORY CYCLE	EDAC FUNCTION	CON S1	TROL SO	DATA I/O	DB CONTROL OEBn OR OEDB	DB OUTPUT LATCH ('ALS632B, 'ALS633) LEDBO	CHECK I/O	CB CONTROL OECB	ERROR ERR	FLAGS MERR
Write	Generate check word	L	L	Input	н	x	Output check bits1	L	н	Н

<sup>&</sup>lt;sup>†</sup>See Table 2 for details on check bit generation.

# memory write cycle details

During a memory write cycle, the check bits (CB0 thru CB6) are generated internally in the EDAC by seven 16-input parity generators using the 32-bit data word as defined in Table 2. These seven check bits are stored in memory along with the original 32-bit data word. This 32-bit word will later be used in the memory read cycle for error detection and correction. CB0, CB1 and CB2 are odd parity bits and CB3, CB4, CB5, and CB6 are even parity bits. For example, for a data word of all zeros CB0-CB2 will be high and CB3-CB6 will be low.



TABLE 2. PARITY ALGORITHM

CHECK WORD													32	-BIT	DA	ATA	wc	RD														
BIT	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB0	X		X	Х		Х					Х		X	Х	Х			Х			Х		Х	Х	Х	Х		Х				X
CB1				Х		Х		Х		Х		Х		Х	Х	Х				Х		Х		х		Х		Х		Х	Х	Х
CB2	х		Х			Х	Х		Х			Х	Х			Х	Х		Х			Х	Х		Х			Х	Χ			Х
СВЗ			Х	Х	Х				Х	Х	Х				Х	Х			Х	Х	Х				Х	Х	х				х	х
CB4	x	Х							Х	Х	Х	Х	Х	Х			Х	Х							Х	Х	х	Х	Χ	х		
CB5	х	Х	Х	Х	Х	Х	Х	Х									Х	Х	Х	Х	Х	Х	Х	Х								
CB6	x	Х	х	Х	Х	Х	Х	Х																	Х	Х	Х	Х	Х	Х	Х	Х

The seven check bits are parity bits derived from the matrix of data bits as indicated by "X" for each bit.

# error detection and correction details

During a memory read cycle, the 7-bit check word is retrieved along with the actual data. In order to be able to determine whether the data from memory is acceptable to use as presented to the bus, the error flags must be tested to determine if they are at the high level.

The first case in Table 3 represents the normal, no-error conditions. The EDAC presents highs on both flags. The next two cases of single-bit errors give a high on MERR and a low on ERR, which is the signal for a correctable error, and the EDAC should be sent through the correction cycle. The last three cases of double-bit errors will cause the EDAC to signal lows on both ERR and MERR, which is the interrupt indication for the CPU.

TABLE 3. ERROR FUNCTION

TOTAL NUMBE	R OF ERRORS	ERROF	RFLAGS	DATA CODDECTION
32-BIT DATA WORD	7-BIT CHECK WORD	ERR	MERR	DATA CORRECTION
0	0	Н	Н	Not applicable
1	0	L	Н	Correction
0	1	L	Н	Correction
1	1	L	L	Interrupt
2	0	L	L	Interrupt
0	2	lι	L	Interrupt

Error detection is accomplished as the 7-bit check word and the 32-bit data word from memory are applied to internal parity generators/checkers. If the parity of all seven groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be high.

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set low. Any single error in the 32-bit data word will change the state of either three or five bits of the 7-bit check word. Any single error in the 7-bit check word changes the state of only that one bit. In either case, the single error flag ( $\overline{\text{ERR}}$ ) will be set low while the dual error flag ( $\overline{\text{MERR}}$ ) will remain high.

Any two-bit error will change the state of an even number of check bits. The two-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set low when any two-bit error is detected.

Three or more simultaneous bit errors can cause the EDAC to believe that no error, a correctable error, or an uncorrectable error has occurred and will produce erroneous results in all three cases. It should be noted that the gross-error conditions of all lows and all highs will be detected.



# TABLE 4. READ, FLAG, AND CORRECT FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CON S1	TROL SO	DATA I/O	DB CONTROL OEBn OR OEDB	DB OUTPUT LATCH ('ALS632B, 'ALS633) LEDBO	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR
Read	Read & flag	Н	L	Input	Н	X	Input	Н	Enabled†
Read	Latch input data & check bits	н	н	Latched input data	н	L	Latched input check word	н	Enabled†
Read	Output corrected data & syndrome bits	Н	н	Output corrected data word	L	×	Output syndrome bits‡	L	Enabled†

<sup>&</sup>lt;sup>†</sup>See Table 3 for error description.

As the corrected word is made available on the data I/O port (DB0 thru DB31), the check word I/O port (CB0 thru CB6) presents a 7-bit syndrome error code. This syndrome error code can be used to locate the bad memory chip. See Table 5 for syndrome decoding.

<sup>&</sup>lt;sup>‡</sup>See Table 5 for error location.

TABLE 5. SYNDROME DECODING

SYNDROME BITS	ERROR	SYNDROME BITS	ERROR	SYNDROME BITS	ERROR	SYNDROME BITS	ERROR
6 5 4 3 2 1 0	LANOR	6 5 4 3 2 1 0	ENNON	6 5 4 3 2 1 0	ENNON	6 5 4 3 2 1 0	ERROR
	unc	LHLLLLL	2-bit	HLLLLL	2-bit	HHLLLLL	unc
LLLLLLH	2-bit	LHLLLLH	unc	HLLLLLH	unc		2-bit
LLLLLHL	2-bit	LHLLLHL	DB7	HLLLLHL	unc	HHLLLHL	2-bit
LLLLLHH	unc	LHLLLHH	2-bit	HLLLLHH	2-bit	HHLLLHH	DB23
LLLLHLL	2-bit	LHLLHLL	DB6	HLLLHLL	unc	HHLLHLL	2-bit
LLLLHLH	unc	LHLLHLH	2-bit	HLLLHLH	2-bit	HHLLHLH	DB22
LLLLHHL	unc	LHLLHHL	2-bit	HLLLHHL	2-bit	HHLLHHL	DB21
LLLLHHH	2-bit	LHLLHHH	DB5	ньььнин	unc	ннццннн	2-bit
LLLHLLL	2-bit	LHLHLLL	DB4	HLLHLLL	unc	HHLHLLL	2-bit
LLLHLLH	unc	LHLHLLH	2-bit	HLLHLLH	2-bit	HHLHLLH	DB20
LLLHLHL	DB31	LHLHLHL	2-bit	HLLHLHL	2-bit	HHLHLHL	DB19
LLLHLHH	2-bit	LHLHLHH	DB3	HLLHLHH	DB15	HHLHLHH	2-bit
LLLHHLL	unc	LHLHHLL	2-bit	HLLHHLL	2-bit	HHLHHLL	DB18
LLLHHLH	2-bit	LHLHHLH	DB2	HLLHHLH	unc	н н ∟ н н ∟ н	2-bit
гггнннг	2-bit	LHLHHHL	unc	нььнны	DB14	нн	2-bit
LLLHHHH	DB30	LHLHHHH	2-bit	нььнннн	2-bit	ннгвинн	CB4
LLHLLLL	2-bit	LHHLLLL	DB0	HLHLLLL	unc	HHHLLLL	2-bit
LLHLLLH	unc	LHHLLLH	2-bit	НГНГГГН	2-bit	НННСССН	DB16
LLHLLHL	DB29	LHHLLHL	2-bit	НГНГГНГ	2-bit	H H H L L H L	unc
LLHLLHH	2-bit	LHHLLHH	unc	нгнггнн	DB13	HHHLLHH	2-bit
LLHLHLL	DB28	LHHLHLL	2-bit	HLHLHLL	2-bit	HHHLHLL	DB17
LLHLHLH	2-bit	LHHLHLH	DB1	нгнгнгн	DB12	НННГНГН	2-bit
LLHLHHL	2-bit	LHHLHHL	unc	ньньннь	DB11	HHHLHHL	2-bit
LLHLHHH	DB27	LHHLHHH	2-bit	нгнгннн	2-bit	нннгннн	СВЗ
LLHHLLL	DB26	LHHHLLL	2-bit	HLHHLLL	2-bit	HHHHLLL	unc
LLHHLLH	2-bit	LHHHLLH	unc	НГННГГН	DB10	ннннггн	2-bit
LLHHLHL	2-bit	LHHHLHL	unc	нгннгнг	DB9	ннннгнг	2-bit
LLHHLHH	DB25	LHHHLHH	2-bit	ньнньнн	2-bit	ннннгнн	CB2
LLHHHLL	2-bit	LHHHHLL	unc	HLHHHLL	DB8	нннннгг	2-bit
LLHHHLH	DB24	LHHHHLH	2-bit	Нгнннгн	2-bit	нннннгн	CB1
LLHHHHL	unc	LHHHHHL	2-bit	нгинниг	2-bit	нннннц	СВО
ггнннн	2-bit	<b>L н н н н н</b>	CB6	нгннннн	CB5	ннннннн	none

CB X= error in check bit X
DB Y= error in data bit Y

2-bit = double-bit error

unc = uncorrectable multibit error

#### read-modify-write (byte control) operations

The 'ALS632B and 'ALS633 devices are capable of byte-write operations. The 39-bit word from memory must first be latched into the DB and CB input latches. This is easily accomplished by switching from the read and flag mode (S1 = H, S0 = L) to the latch input mode (S1 = H, S0 = H). The EDAC will then make any corrections, if necessary, to the data word and place it at the input of the output data latch. This data word must then be latched into the output data latch by taking  $\overline{\text{LEDBO}}$  from a low to a high.

Byte control can now be employed on the data word through the OEBO through OEB3 controls. OEBO controls DBO-DB7 (byte 0), OEB1 controls DB8-DB15 (byte 1), OEB2 controls DB16-DB23 (byte 2), and OEB3 controls DB24-DB31 (byte 3). Placing a high on the byte control will disable the output and the user can modify the byte. If a low is placed on the byte control, then the original byte is allowed to pass onto the data bus unchanged. If the original data word is altered through byte control, a new check word must be generated before it is written back into memory. This is easily accomplished by taking control S1 and SO low. Table 6 lists the read-modify-write functions.

#### TABLE 6. READ-MODIFY-WRITE FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CON S1	TROL SO	BYTEn†	<del>OEB</del> n†	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL	ERROR FLAG ERR MERR	
Read	Read & Flag	Н	L	Input	н	×	Input	н	Enabled	
Read	Latch input data & check bits	, н	н	Latched Input data	н	Ļ	Latched input check word	н	Enabled	
Read	Latch corrected data word into output latch	Н	н	Latched output data word	н	н	Hi-Z Output Syndrome bits	H L	Enabled	
Modify /write	Modify appropriate byte or bytes & generate new check word	L	L	Input modified BYTEO Output unchanged BYTEO	H 	н	Output check word	L	н н	

<sup>†</sup> OEBO controls DB0-DB7 (BYTE0), OEB1 controls DB8-DB15 (BYTE1), OEB3 controls DB16-DB23 (BYTE2), OEB3 controls DB24-DB31 (BYTE3).

# diagnostic operations

The 'ALS632B, 'ALS633, 'ALS634B and 'ALS635 are capable of diagnostics that allow the user to determine whether the EDAC or the memory is failing. The diagnostic function tables will help the user to see the possibilities for diagnostic control.

In the diagnostic mode (S1 = L, S0 = H), the checkword is latched into the input latch while the data input latch remains transparent. This lets the user apply various data words against a fixed known checkword. If the user applies a diagnostic data word with an error in any bit location, the  $\overline{ERR}$  flag should be low. If a diagnostic data word with two errors in any bit location is applied, the  $\overline{MERR}$  flag should be low. After the checkword is latched into the input latch, it can be verified by taking  $\overline{OECB}$  low. This outputs the latched checkword. With the 'ALS632B and 'ALS633, the diagnostic data word can be latched into the output data latch and verified. It should be noted that the 'ALS634B and 'ALS635 do not have this pass-through capability because they do not contain an output data latch. By changing from the diagnostic mode (S1 = L, S0 = H) to the correction mode (S1 = H, S0 = H), the user can verify that the EDAC will correct the diagnostic data word. Also, the syndrome bits can be produced to verify that the EDAC pinpoints the error location. Table 7 ('ALS632B and 'ALS633) and Table 8 ('ALS634B and 'ALS635) list the diagnostic functions.



TABLE 7. 'ALS632B, 'ALS633 DIAGNOSTIC FUNCTION

EDAC FUNCTION	CONTROI S1 S0	DATA I/O	DB BYTE CONTROL OEBn	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR	
Read & flag	H L	Input correct data word	н	×	Input correct check bits	н	н н	
Latch input check word while data input latch remains transparent	ь н	Input diagnostic data word <sup>†</sup>	н	L	Latched input check bits	н	Enabled	
Latch diagnostic data word into output latch	L H	Input diagnostic data word <sup>†</sup>	н	н	Output latched check bits Hi-Z	L H	Enabled	
Latch diagnostic data word into input latch	н н	Latched input diagnostic data word	Н	н	Output syndrome bits Hi-Z	L	Enabled	
Output diagnostic data word & syndrome bits	нн	Output diagnostic data word	L	н	Output syndrome bits Hi-Z	L H	Enabled	
Output corrected diagnostic data word & output syndrome bits	нн	Output corrected diagnostic data word	L	L	Output syndrome bits Hi-Z	L 	Enabled	



<sup>†</sup>Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.


TABLE 8. 'ALS634B, 'ALS635 DIAGNOSTIC FUNCTION

EDAC FUNCTION	CONTROL S1 S0		DATA I/O	DB CONTROL OEDB	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR		
Read & flag	Н	L	Input correct data word	н	Input correct check bits	Н	н н		
Latch input check bits while data input latch remains transparent	L	н	Input diagnostic data word <sup>†</sup>	н	Latched input check bits	н	Enabled		
Output input check bits	· · I L H		Input diagnostic data word <sup>†</sup>	Н	Output input check bits	L	Enabled		
Latch diagnostic data into input latch	н	н	Latched input diagnostic data word	Н	Output L syndrome bits Hi-Z H		Enabled		
Output corrected diagnostic data word	rected Output corrected H H diagnostic data word		L	Output syndrome bits Hi-Z	L H	Enabled			

<sup>†</sup>Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.


# SN54ALS632B, SN54ALS633, SN74ALS632B, SN74ALS633 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

'ALS632B, 'ALS633 logic diagram (positive logic)



<sup>\*&#</sup>x27;ALS632B has a 3-state (♥) check-bit and data outputs.
'ALS633 has open-collector (ℚ) check-bit and data outputs.

# 'ALS634B, 'ALS635 logic diagram (positive logic)



<sup>\*&#</sup>x27;ALS634B has a 3-state (\(\nabla\)) check-bit and data outputs.

<sup>&#</sup>x27;ALS635 has open-collector (\(\Omega\)) check-bit and data outputs.

# SN54ALS632B, SN54ALS634B, SN74ALS632B, SN74ALS634B 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, VCC (see Note 1) 7 V Input voltage: CB and DB 5.5 V All others 7 V Operating free-air temperature range: SN74ALS632B, SN74ALS634B 0 °C to 70 °C Operating case temperature range: SN54ALS632B, SN54ALS634B -55 °C to 125 °C Storage temperature range -65 °C to 150 °C

#### recommended operating conditions

					32B	SN74ALS632B SN74ALS634B			LINUT
			MIN	SN54ALS6		MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.6			0.8	V
		ERR or MERR		-0.4			-0.4		
IOH I	High-level output current	DB or CB			-1		_	-2.6	mA
		ERR or MERR			4			8	
IOL	Low-level output current	DB or CB			12			24	mA
tw	Pulse duration	LEDBO low	20		····	20			ns
		(1) Data and check word before SO1 (S1 = H)	7			5			
		(2) SO high before LEDBO↑ (S1 = H)†	30			30			
		(3) LEDBO high before the earlier of SO4 or S14 <sup>†</sup>	0			0			
		(4) LEDBO high before S1↑ (S0 = H)	0	0		0			
t <sub>su</sub>	Setup time	(5) Diagnostic data word before S11 (S0 = H)	7			5			ns
		(6) Diagnostic check word before the later of S11 or S01	10	·		7			
		(7) Diagnostic data word before LEDBO↑ (S1 = L and S0 = H) <sup>‡</sup>	17			15			
		(8) Read-mode, S0 low and S1 high	27			25			
		(9) Data and check word after SO↑ (S1 = H)	12			10			
t <sub>h</sub> Hold time	Hold time	(10) Data word after S1↑ (S0 = H)	12		ς.	10			ns
	\	(11) Check word after the later of . S1↓ or S0↑	12 10				] "		
	·	(12) Diagnostic data word after  LEDBO† (S1 = L, S0 = H) <sup>‡</sup>	0			0			
t <sub>corr</sub>	Correction time (see Figure 1)§					37			ns
TC	Operating case temperature				125				°C
TA	Operating free-air temperature		- 55		_	0		70	°C

<sup>&</sup>lt;sup>†</sup> These times ensure that corrected data is saved in the output data latch.

<sup>§</sup>The t<sub>COTF</sub> specification includes the minimum setup time t<sub>SU(1)</sub>. The correction time from SO going high to valid data is equal to t<sub>COTF</sub> minus t<sub>SU(1)</sub>.



<sup>&</sup>lt;sup>‡</sup>These times ensure that the diagnostic data word is saved in the output data latch.

## SN54ALS632B, SN74ALS632B 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS WITH 3-STATE OUTPUTS

## electrical characteristics over recommended operating temperature range (unless otherwise noted)

	ARAMETER	TECT	CONDITION	SN	54ALS6	32B	SN	74ALS6	32B	UNIT
۲	ARAIVIETER	1531	CONDITION	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = Open,	I <sub>I</sub> = -18 mA			- 1.2			- 1.2	V
	All outputs	V <sub>CC</sub> = 4.5 V to 5.5 V, I <sub>OH</sub> = -0.4 mA		V <sub>CC</sub> -	2		V <sub>CC</sub> -	2		
$v_{OH}$	DB or CB	$V_{CC} = 4.5 V$ ,	I <sub>OH</sub> = -1 mA	2.4	3.3					\ \
DB OF CB	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -2.6 mA				2.4	3.2		1	
	ERR or MERR	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	
V <sub>OL</sub>	ENN OF WENN	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 8 mA	-				0.35	0.5	l <sub>v</sub>
	DB or CB	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
	DB of CB	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 24 mA					0.35	0.5	1
	S0 or S1	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 7 V			0.1			0.1	^
ų.	All others	$V_{CC} = 5.5 V,$	V <sub>1</sub> = 5.5 V			0.1			0.1	mA
ΊΗ	S0 or S1	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μА
יורו	All others <sup>‡</sup>	1 100 - 3.5 1,	V <sub>1</sub> = 2.7 V			20			20	"
IIL	S0 or S1	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.4			-0.4	mA
4L	All others‡	VCC = 3.5 V,	V  - 0.4 V			-0.1			- 0.1	'''`
lo§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	- 30		-112	-30		-112	mA
lcc		V <sub>CC</sub> = 5.5 V,	See Note 1		157	250		157	250	mA

 $<sup>^{\</sup>dagger}AII$  typical values are at  $V_{CC}~=~5$  V,  $T_{A}~=~25\,^{o}C.$ 

## switching characteristics over recommended ranges of supply voltage and operating temperature (see Note 2)

DADAMETED	FROM	то	TEST COMPLETIONS	SN54A	LS632B	SN74A	LS632B	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
	DB and CB	ERR	S1 = H, S0 = L, R <sub>L</sub> = 500Ω	5	32	5	30	ns
<sup>t</sup> pd	DB	ERR	S1 = L, S0 = H, R <sub>L</sub> = 500Ω	5	32	5	30	115
	DB and CB	MERR	S1 = H, S0 = L, R <sub>L</sub> = 500Ω	6	39	6	37	ns
<sup>t</sup> pd	DB	MERR	S1 = L, S0 = H, R <sub>L</sub> = 500Ω	6	39	6	37	1115
t <sub>pd</sub>	S01 and S11	СВ	R1 = R2 = 500Ω	5	35	5	32	ns
tPLH .	S01 and S11	ERR	$R_L = 500\Omega$	3	21	3	19	ns
t <sub>pd</sub>	DB	CB	S1 = L, S0 = L, R1 = R2 = $500 \Omega$	5	33	5	30	ns
t <sub>pd</sub>	LEDBO1	DB	S1 = X, S0 = H, R1 = R2 = $500\Omega$	3	20	3	18	ns
t <sub>pd</sub>	S11	СВ	S0 = H, R1 = R2 = 500Ω	4	26	4	24	ns
t <sub>en</sub>	OECB1	СВ	S0 = H, S1 = X, R1 = R2 = 500Ω	1	24	1	22	ns
t <sub>dis</sub>	OECB1	СВ	S0 = H, S1 = X, R1 = R2 = 500Ω	1	22	1	20	ns
t <sub>en</sub>	OEBO thru OEB31	DB	S0 = H, S1 = X, R1 = R2 = 500Ω	1	24	1	22	ns
tdis	OEBO thru OEB31	DB	S0 = H, S1 = X, R1 = R2 = 500Ω	1	22	1	20	ns

NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the LSI Logic Data Book, 1986.

<sup>&</sup>lt;sup>‡</sup>For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: ICC is measured with SO and S1 at 4.5 V and all CB and DB pins grounded.

## SN54ALS634B, SN74ALS634B 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS WITH 3-STATE OUTPUTS

## electrical characteristics over recommended operating temperature range (unless otherwise noted)

	04D4METED	TEST OF	NOTIONS	SN	54ALS6	34B	SN	74ALS6	34B	
,	PARAMETER	TEST CO	INDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP	MAX	UNIT
VIK		$V_{CC} = 4.5 V$ ,	I <sub>I</sub> = -18 mA			- 1.5	Ì		- 1.5	V
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V$ , $I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -:	2		Vcc-2	2		
Voн	DB or CB	$V_{CC} = 4.5 V,$	!OH = -1 mA	2.4	3.3					V
	DB of CB	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -2.6 mA				2.4	3.2		
	ERR or MERR	$V_{CC} = 4.5 \text{ V},$	IOL = 4 mA		0.25	0.4		0.25	0.4	
V		V <sub>CC</sub> = 4.5 V,	IOL = 8 mA					0.35	0.5	V
$v_{OL}$	DB or CB	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V
	DB of CB	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 24 mA					0.35	0.5	
1.	S0 or S1	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1	]		0.1	^
lı .	All others	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 5.5 V			0.1			0.1	mA
Live	S0 or S1	Vcc = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	^
lН	All others‡	vCC = 5.5 v,	V  = 2.7 V			20			20	μΑ
1	SO, S1, or OEDB	V 55V				-0.4			-0.4	
IL.	All others‡	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.4 V			-0.1			-0.1	mA
lo§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	- 30		-112	30		-112	mA
ICC		V <sub>CC</sub> = 5.5 V,	See Note 1		150	250		150	250	mA

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

# switching characteristics over recommended supply voltage range and operating temperature range (see Note 2)

PARAMETER	FROM	то	TEST CONDITIONS	SN54AI	S634B	SN74	ALS634B	UNIT
PANAIVIETEN	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
	DB and CB	ERR	S1 = H, S0 = L, $R_L$ = 500 $\Omega$	5	34	5	30	ns
<sup>t</sup> pd	DB and CB		S1 = L, S0 = H, $R_L = 500 \Omega$	5	34	5	30	115
	DB and CB	MERR	S1 = H, S0 = L, $R_L = 500 \Omega$	6	39	6	37	ns
<sup>t</sup> pd	DB and CB	IVIERN	S1 = L, S0 = H, $R_L$ = 500 $\Omega$	6	39	6	37	115
t <sub>pd</sub>	SOJ and S1J	СВ	R1 = R2 = 500 Ω	5	35	5	32	
tPLH	S0↓ and S1↓	ERR	R <sub>L</sub> = 500 Ω	3	21	3	19	ns
t <sub>pd</sub>	DB	СВ	S1 = L, S0 = L, R1 = R2 = 500 Ω	5	33	5	30	ns
t <sub>pd</sub>	S1↑	СВ	S0 = H, R1 = R2 = 500 Ω	4	26	4	24	ns
<sup>t</sup> en	OECB↓	СВ	S1 = X, S0 = H, R1 = R2 = 500 $\Omega$	1	24	1	22	ns
tdis	<u>OECB</u> ↑	СВ	S1 = X, S0 = H, R1 = R2 = 500 $\Omega$	1	22	1	20	ns
t <sub>en</sub>	<u>OEDB</u> 1	DB	S1 = X, S0 = H, R1 = R2 = 500 $\Omega$	1	24	1	22	ns
t <sub>dis</sub>	OEDB↑	DB	S1 = X, S0 = H, R1 = R2 = 500 $\Omega$	1	22	1	20	ns

NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the LSI Logic Data Book, 1986.

<sup>&</sup>lt;sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>&</sup>lt;sup>§</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>. NOTE 1: I<sub>CC</sub> is measured with SO and S1 at 4.5 V and all CB and DB pins grounded.

## SN54ALS633, SN54ALS635 SN74ALS633, SN74ALS635 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

# Supply voltage, VCC (see Note 1) 7 V Input voltage: CB and DB 5.5 V All others 7 V Operating free-air temperature range: SN74ALS633 and SN74ALS635 0 °C to 70 °C Operating case temperature range: SN54ALS633 and SN54ALS635 -55 °C to 125 °C Storage temperature range -65 °C to 150 °C

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

## recommended operating conditions

			I	154ALS			174ALS 174ALS		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage		2			2			٧
$V_{IL}$	Low-level input voltage				0.6			0.8	٧
	I Park I and a second	ERR or MERR			-0.4			-0.4	
ЮН	High-level output current	DB or CB 'ALS634A			- 1			-2.6	mA
1	Low-level output current	ERR or MERR			4			8	A
lOL	Low-level output current	DB or CB			12			24	mA
t <sub>w</sub>	Pulse duration	LEDBO low	45			25			ns
		(1) Data and check word before SO↑ (S1 = H)	15			10			
		(2) SO high before LEDBO↑ (S1 = H)↑	45			45			
	Setup time	(3) LEDBO high before the earlier of SO4 or S14 <sup>†</sup>	0			0			
		(4) LEDBO high before S1↑ (S0 = H)	0			0			
t <sub>su</sub>		(5) Diagnostic data word before S11 (S0 = H)	28			10			ns
		(6) Diagnostic check word before the later of S1↓ or S0↑	15			10			
		(7) Diagnostic data word before LEDBO† (S1 = L and S0 = H) <sup>‡</sup>	35			20			
		(8) Read-mode, SO low and S1 high	35			30			
		(9) Data and check word after S01 (S1 = H)	20			15			
	Hold time	(10) Data word after S11 (S0 = H)	20			15			ns
th	note time	(11) Check word after the later of S1↓ or S0↑	20			15			115
		(12) Diagnostic data word after  LEDBO† (S1 = L, S0 = H)‡	0			0			
tcorr	Correction time (see Figure 1) §	65			58			ns	
TC	Operating case temperature				125				°C
TA	Operating free-air temperature		- 55			0		70	°C

<sup>&</sup>lt;sup>†</sup>These times ensure that corrected data is saved in the output data latch.

<sup>§</sup> The t<sub>COTT</sub> specification includes the minimum setup time t<sub>SU(1)</sub>. The correction time from S0 going high to valid data is equal to t<sub>COTT</sub> minus t<sub>SU(1)</sub>.



<sup>&</sup>lt;sup>‡</sup>These times ensure that the diagnostic data word is saved in the output data latch.

## SN54ALS633, SN74ALS633 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS WITH OPEN-COLLECTOR OUTPUTS

## electrical characteristics over recommended operating temperature range (unless otherwise noted)

	ARAMETER	TEST CONDI	TIONE	SN5	4ALS6	33	SN	74ALS	333	UNIT
「	ANAMETEN	TEST CONDI	HUNS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.5			- 1.5	V
Vон	ERR or MERR	V <sub>CC</sub> = 4.5 V to 5.5	5 V, I <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> -2			VCC-2			V
ЮН	DB or CB	$V_{CC} = 4.5 V,$	V <sub>OH</sub> = 5.5 V			0.1			0.1	mA
	ERR or MERR	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 4 mA	1	0.25	0.4		0.25	0.4	
VOL	Entrol Ment	$V_{CC} = 4.5 \text{ V},$	IOL = 8 mA					0.35	0.5	l v
1 101	DB or CB	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	ľ
		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 24 \text{ mA}$					0.35	0.5	l
l <sub>l</sub>	SO or S1	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V			0.1			0.1	mA
"	All others	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V			0.1			0.1	'''^
ΊΗ	S0 or S1	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μА
ויין ן	All others‡	1 (0 - 5.5 ),	VI - 2.7 V			20			20	] ~^
IIL.	S0 or S1	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.4			-0.4	mA
''L	All others <sup>‡</sup>	1	V  - 0.4 V			-0.1			-0.1	] '''^
los	ERR or MERR	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	- 30		-112	mA
Icc		V <sub>CC</sub> = 5.5 V,	See Note 1		150	250		150	250	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ .

# switching characteristics over recommended ranges of supply voltage and operating temperature (see Note 2)

PARAMETER	FROM	то	TEST CONDITIONS	SN54/	ALS633	SN74	ALS633	UNIT
FARAIVIETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	MAX	MIN	MAX	ONT
	DB and CB	ERR	S1 = H, S0 = L, $R_L = 500 \Omega$	10	43	10	40	ns
<sup>t</sup> pd	DB	ERR	S1 = L, S0 = H, R <sub>L</sub> = 500 $\Omega$	10	43	10	40	115
• .	DB and CB	MERR	S1 = H, S0 = L, $R_L = 500 \Omega$	15	67	15	55	
<sup>t</sup> pd	DB and CB	WENT	S1 = L, S0 = H, $R_L = 500 \Omega$	15	67	15	55	ns
t <sub>pd</sub>	S0↓ and S1↓	СВ	R <sub>L</sub> = 680 Ω	10	75	10	60	ns
tPLH	S0↓ and S1↓	ERR	R <sub>L</sub> = 500 Ω	5	30	5	25	ns
<sup>t</sup> pd	DB	СВ	S1 = L, S0 = L, $R_L = 680 \Omega$	10	70	10	60	ns
tpd	LEDBO↓	DB	S1 = X, S0 = H, $R_L$ = 680 $\Omega$	15	70	15	50	ns
t <sub>pd</sub>	S1↑	СВ	$SO = H$ , $R_L = 680 Ω$	10	60	10	45	ns
tPLH	<u>OECB</u> ↑	СВ	S1 = X, S0 = H, R <sub>L</sub> = 680 $\Omega$	2	35	2	30	ns
tPHL	OECB↓	СВ	S1 = X, S0 = H, $R_L$ = 680 $\Omega$	2	35	2	30	ns
tPLH	OEBO thru OEB31	DB	S1 = X, S0 = H, $R_L$ = 680 $\Omega$	2	35	2	30	ns
tPHL	OEBO thru OEB31	DB	S1 = X, S0 = H, $R_L = 680 \Omega$	2	35	2	30	ns

NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the LSI Logic Data Book, 1986.

<sup>&</sup>lt;sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, Ios. NOTE 1: Icc is measured with SO and S1 at 4.5 V and all CB and DB pins grounded.

# SN54ALS635, SN74ALS635 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS WITH OPEN-COLLECTOR OUTPUTS

## electrical characteristics over recommended operating temperature range (unless otherwise noted)

	ARAMETER	TEST CONDI	TIONS	SN	154ALS	335	SN	74ALS€	35	UNIT
	ANAIVICTEN	TEST CONDI	TIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		$V_{CC} = 4.5 V$ ,	i <sub>j</sub> = -18 mA			- 1.5			- 1.5	٧
νон	ERR or MERR	$V_{CC} = 4.5 \text{ V to } 5.5$	$5 \text{ V}, \text{ I}_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -	2		Vcc-	2		V
JOH	DB or CB	$V_{CC} = 4.5 V$ ,	V <sub>OH</sub> = 5.5 V			0.1			0.1	mA
	ERR or MERR	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	
VOL.	Lini or Millin	$V_{CC} = 4.5 V,$	$I_{OL} = 8 \text{ mA}$					0.35	0.5	V
VOL :	DB or CB	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	] *
		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 24 \text{ mA}$					0.35	0.5	
I.	S0 or S1	$V_{CC} = 5.5 V$	V <sub>I</sub> = 7 V							mA
"	All others	$V_{CC} = 5.5 \text{ V},$	V <sub>1</sub> = 5.5 V							
<b></b>	S0 or S1	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			_				μА
lηΗ΄	All others <sup>‡</sup>	V(() = 3.5 V,	VI - 2.7 V							μΑ.
lu.	S0 or S1	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V							mA
ԿL	All others‡	VCC = 5.5 V,	V  ~ 0.4 V							1112
I <sub>O</sub> §	ERR or MERR	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	- 30		-112	-30		-112	mA
Icc		$V_{CC} = 5.5 V,$	See Note 1		150			150		mA

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25 °C.

## switching characteristics over recommended ranges of supply voltage and operating temperature (see Note 2)

PARAMETER	FROM	то	TEST CONDITIONS	SN	54ALS	35	SN	74ALS6	35	UNIT
PANAIVIETEN	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	DB and CB	ERR	S1 = H, S0 = L, $R_L = 500 \Omega$		26			26		ns
<sup>t</sup> pd	DB	ERR	S1 = L, S0 = H, $R_L = 500 \Omega$		26			26		115
	DB and CB	MÉRŘ	S1 = H, S0 = L, $R_L = 500 \Omega$		40			40	-	ns
<sup>t</sup> pd	DB and CB	WIERK	S1 = L, S0 = H, $R_L = 500 \Omega$		40			40		115
t <sub>pd</sub>	S0↓ and S1↓	СВ	R <sub>L</sub> =680 Ω		40			40		ns
<sup>t</sup> PLH	S0↓ and S1↓	ERR	R <sub>L</sub> = 500 Ω		14			14		ns
tpd	DB	СВ	S1 = L, S0 = L, $R_L = 680 \Omega$		40			40		ns
t <sub>pd</sub>	S1↑	DB	S0=H, R <sub>L</sub> =680 Ω		40			40		ns
tPLH	ŌECB↑	CB	S1 = X, S0 = H, R <sub>L</sub> = 680 $\Omega$		24			24		ns
tPHL	OECB↓	СВ	S1 = X, S0 = H, $R_L$ = 680 $\Omega$		24			24		ns
tPLH	ÖEDB↑	DB	S1 = X, S0 = H, $R_L = 680 \Omega$		24			24		ns
tPHL	<u>OEDB</u> ↓	DB	S1 = X, S0 = H, $R_L = 680 \Omega$		24			24		ns

<sup>&</sup>lt;sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the LSI Logic Data Book, 1986.



For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: ICC is measured with SO and S1 at 4.5 V and all CB and DB pins grounded.




FIGURE 1. READ, FLAG, AND CORRECT MODE SWITCHING WAVEFORMS




FIGURE 2. READ, CORRECT, MODIFY MODE SWITCHING WAVEFORMS



## SN54ALS632B, SN54ALS633, SN54ALS634B, SN54ALS635 SN74ALS632B, SN74ALS633, SN74ALS634B, SN54ALS635 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS




FIGURE 3. DIAGNOSTIC MODE SWITCHING WAVEFORM

## SN54AS632, SN54AS634 SN74AS632, SN74AS634

D2661, JANUARY 1986-REVISED JUNE 1987

## 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

- Detects and Corrects Single-Bit Errors
- Detects and Flags Dual-Bit Errors
- Built-In Diagnostic Capability
- Fast Write and Read Cycle Processing Times
- Byte-Write Capability . . . 'AS632
- Dependable Texas Instruments Quality and Reliability

DEVICE	PACKAGE	BYTE-WRITE	OUTPUT
'AS632	52-pin	yes	3-State
'AS634	48-pin	no	3-State

## description

The 'AS632 and 'AS634 devices are 32-bit parallel error detection and correction circuits (EDACs) in 52-pin ('AS632) or 48-pin ('AS634) 600-mil packages. The EDACs use a modified Hamming code to generate a 7-bit check word from a 32-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 39-bit words from memory are processed by the EDACs to determine if errors have occurred in memory.

Single-bit errors in the 32-bit data word are flagged and corrected.


Single-bit errors in the 7-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 32-bit data word is not in error. The correction cycle will simply pass along the original 32-bit data word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These errors may occur in any two bits of the 39-bit data word from memory (two errors in the 32-bit data word, two errors in the 7-bit check word, or one error in each word). The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 39-bit word are beyond the capabilities of these devices to detect.

#### 'AS632 . . . JD PACKAGE (TOP VIEW)

	<u>.                                    </u>	T		L.,
LEDBO [	1	_	52	₽vcc
MERR	<b>1</b> 2		51	DS1
ERR [	3		50	<b>∐</b> S0
DB0 <b>[</b>	14		49	<b>□</b> DB31
DB1 [	5		48	рвзо
DB2 [	6		47	<b>□</b> DB29
DB3	7		46	DB28
DB4 [	8		45	DB27
DB5 [	9		44	<b>D</b> DB26
OEBO [	10		43	OEB3
DB6 [	111		42	DB25
DB7	12		41	DB24
GND [	13		40	GND
DB8	14		39	DB23
DB9	15		38	DB22
ÖEB1	16		37	OEB2
DB10[	17		36	DB21
DB11[	18		35	DB20
DB12	19		34	DB19
DB13	20		33	DB18
DB14	21		32	DB17
DB15	22		31	DB16
СВ6	23		30	Сво
CB5 <b>C</b>	24		29	СВ1
СВ4	25		28	СВ2
OECB C	26		27	СВЗ
-	1			

## 'AS632 . . . FN PACKAGE



NC-No internal connection



## 32 BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

Read-modify-write (byte-control) operations can be performed with the 'AS632 EDAC by using output latch enable, LEDBO, and the individual OEBO thru OEB3 byte control pins.

Diagnostics are performed on the EDACs by controls and internal paths that allow the user to read the contents of the DB and CB input latches. These will determine if the failure occurred in memory or in the EDAC.

	. JD PACKAGE P VIEW)	'AS634 FN PACKAGE (TOP VIEW)	
MERR [ 1 ERR [ 2 DBO [ 3	48 V <sub>CC</sub> 47 S1 46 S0	2 C C C C C C C C C C C C C C C C C C C	7
DB1 <b>4</b>	45 DB31		NC DO
DB2 <b>5</b>	44 DB30		59 [] NC
DB3 <b>9</b> 6	43 DB29		8 DB28
DB4 🔲 7	42 DB28		7[ DB27
DB5  8	41 DB27		66 DB26
OEDB 9	40 DB26		55 [] NC
DB6 10	39 DB25	P	4 [] DB25
DB7 🛚 11	38 DB24		3 DB24
GND 🖫 12	37 GND		2 [] GND
DB8 🖣 13	36 DB23	P -	1 [] GND
DB9 🖣 14	35 <b>P</b> DB22	P	ю [] DB23
DB10 🛭 15	34 🛭 DB21	NC <b>[</b> ] 21 4	19[] DB22
DB11 🛭 16	33 🖸 DB20	DB10 🛮 22	B∐ NC
DB12 🖳 17	32 DB19	DB11 🛛 23 4	7 🛮 DB21
DB13 📮 18	31 DB18	DB12 🛭 24 4	6 DB20
DB14 🔲 19	30 🗖 DB17	DB13 🖸 25 4	5 DB19
DB15 📮 20	29 🗖 DB16	DB14 🖸 26 4	<b>4</b>
CB6 🗖 21	28 🗖 CBO	27 28 29 30 31 32 32 34 35 36 37 38 39 40 41 42 43	1
CB5 🗖 22	27 🗖 CB1	0 0 0 0 0 0 0 4 M 6 4 - 0 0 7 0 0	_
CB4 🗖 23	26 🗖 CB2	NC NC NC NC NC NC NC NC NC NC NC NC NC N	
OECB C 24	25 🗖 CB3		

NC-No internal connection

## TABLE 1. WRITE CONTROL FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CON'	TROL SO	DATA I/O	DB CONTROL  OEBn OR  OEDB	DB OUTPUT LATCH ('AS632) LEDBO	CHECK I/O	CB CONTROL OECB	ERROR ERR	FLAGS
Write	Generate check word	L	L	Input	н	х	Output check bits†	L	Н	н

<sup>&</sup>lt;sup>†</sup>See Table 2 for details on check bit generation.

#### memory write cycle details

During a memory write cycle, the check bits (CBO thru CB6) are generated internally in the EDAC by seven 16-input parity generators using the 32-bit data word as defined in Table 2. These seven check bits are stored in memory along with the original 32-bit data word. This 32-bit word will later be used in the memory read cycle for error detection and correction. CBO, CB1 and CB2 are odd parity bits and CB3, CB4, CB5, and CB6 are even parity bits. For example, for a data word of all zeros CB0-CB2 will be high and CB3-CB6 will be low.

## SN74AS632, SN74AS634 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

TABLE 2. PARITY ALGORITHM

CHECK WORD													32	-BIT	DA	ΙTΑ	wo	RD														
BIT	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB0	X		Х	Х		X					X		Х	Х	X			Х			Х		Х	Х	Х	Х		Х				Х
CB1				Х		Х		Х		Х		Х		Х	Х	Х				Х		Х		х		Х		Х		Х	Х	Х
CB2	X		Х			Х	Х		Х			Х	Х			Х	Х		Χ			Х	Х		Х			Х	Х			Х
CB3	ļ		Х	Х	Х				Х	Х	Х				Х	Х			Х	Х	Х				х	Х	х				Х	Х
CB4	x	Х							Х	Х	Х	Х	Х	Х			Х	Х							Х	Х	Х	Х	Х	Х		
CB5	×	Х	Х	Х	Х	Х	Х	Х									Х	Х	Х	Х	Х	Х	Х	Х								
CB6	x	Х	Х	Х	Х	Х	Х	Х																	х	Х	х	Х	Х	х	Х	Х

The seven check bits are parity bits derived from the matrix of data bits as indicated by "X" for each bit.

#### error detection and correction details

During a memory read cycle, the 7-bit check word is retrieved along with the actual data. In order to be able to determine whether the data from memory is acceptable to use as presented to the bus, the error flags must be tested to determine if they are at the high level.

The first case in Table 3 represents the normal, no-error conditions. The EDAC presents highs on both flags. The next two cases of single-bit errors give a high on MERR and a low on ERR, which is the signal for a correctable error, and the EDAC should be sent through the correction cycle. The last three cases of double-bit errors will cause the EDAC to signal lows on both ERR and MERR, which is the interrupt indication for the CPU.

TABLE 3. ERROR FUNCTION

TOTAL NUMBE	R OF ERRORS	ERROF	FLAGS	DATA CORRECTION
32-BIT DATA WORD	7-BIT CHECK WORD	ERR	MERR	DATA CORRECTION
0	0	Н	Н	Not applicable
1	0	L	н .	Correction
0	1	L	н	Correction
<u> </u>	1	L	L	Interrupt
2	0	L	L	Interrupt
0	2	) L	L	Interrupt

Error detection is accomplished as the 7-bit check word and the 32-bit data word from memory are applied to internal parity generators/checkers. If the parity of all seven groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be high.

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set low. Any single error in the 32-bit data word will change the state of either three or five bits of the 7-bit check word. Any single error in the 7-bit check word changes the state of only that one bit. In either case, the single error flag (ERR) will be set low while the dual error flag (MERR) will remain high.

Any two-bit error will change the state of an even number of check bits. The two-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set low when any two-bit error is detected.

Three or more simultaneous bit errors can cause the EDAC to believe that no error, a correctable error, or an uncorrectable error has occurred and will produce erroneous results in all three cases. It should be noted that the gross-error conditions of all lows and all highs will be detected.

## TABLE 4. READ, FLAG, AND CORRECT FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CON S1	TROL SO	DATA I/O	DB CONTROL OEBn OR OEDB	DB OUTPUT LATCH ('AS632) LEDBO	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR
Read	Read & flag	Н	L	Input	Н	X	Input	Н	Enabled†
Read	Latch input data & check bits	н	н	Latched input data	Н	L	Latched input check word	н	Enabled†
Read	Output corrected data & syndrome bits	Н	Н	Output corrected data word	L	x	Output syndrome bits‡	L	Enabled†

<sup>†</sup>See Table 3 for error description.

As the corrected word is made available on the data I/O port (DB0 thru DB31), the check word I/O port (CB0 thru CB6) presents a 7-bit syndrome error code. This syndrome error code can be used to locate the bad memory chip. See Table 5 for syndrome decoding.

<sup>\$</sup>See Table 5 for error location.

SYNDROME BITS

ERROR

2-bit

**DB16** 

unc

2-bit

DB17

2-bit

2-bit

СВЗ

unc

2-bit

2-bit

CB2

2-bit

CR1

C<sub>B</sub>0

none

# 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

FRROR

Н Н Н L L L

н н н LL L Н

н

н

н

HHLL

HHLLHH

HHLHHL

HHLHHH

HHLHL

HHLHL

HHL Т

HHHLLH

HHHLHL

HHHHL

ннннны

**H H H H H H** 

HHHHL

HHHHL

H L

н

н н

н

unc

2-bit

2-bit

DB13

2-bit

DB12

**DB11** 

2-bit

2-bit

**DB10** 

DR9

2-bit

DB8

2-bit

2-bit

CB5

SYNDROME BITS

ļ	3	2	1	0		6	5	4	3	2	1	0		6	5	4	3	2	1	0			6	5	4	3	2	1	0		
	L	L	L	L	unc	L	Н	L	L	L	L	Γ	2-bit	Н	L	L	L	L	L	Г	2-bit	Г	Н	Н	L	L	L	L	L	unc	
	L	L	L	н	2-bit	L	Н	L	L	L	L	Н	unc	H	L	L	L	Ĺ	L	Н	unc		Н	Н	L	L	L	L	Н	2-bit	
	L	L	Н	L	2-bit	L	Н	L	L	L	Н	L	DB7	н	L	L	L	L	Н	L	unc		Н	Н	L	L	L	Н	L	2-bit	
_	L	L	Н	н	unc	L	Н	L	L	L	Н	Н	2-bit	н	Ł	L	L	L	Н	Н	2-bit	1	Н	Н	L	L	L	Н	Н	DB23	
	L	Н	L	L	2-bit	T	Н	L	L	Н	L	L	DB6	Н	L	L	L	Н	L	L	unc	Γ	Н	Н	L	L	Н	L	L	2-bit	
_	L	Н	L	н	unc	L	Н	L	L	Н	L	Н	2-bit	Н	L	L	L	Н	L	Н	2-bit	ı	Н	Н	L	L	Н	L	Н	DB22	
_	L	Н	Н	L	unc	L	Н	L	L	Н	Н	L	2-bit	Н	L	L	L	Н	н	L	2-bit	L	Н	Н	L	L	Н	Н	L	DB21	
_	L	н	Н	н	2-bit	L	Н	L	L	н	н	н	DB5	н	L	L	L	Н	Н	н	unc	ı	Н	Н	L	L	Н	Н	Н	2-bit	
	Н	L	L	L	2-bit	L	Н	L	Н	L	L	L	DB4	Н	L	L	Н	L	L	L	unc	Γ	Н	Н	L	Н	L	L	٦	2-bit	
_	н	L	L	н	unc	lL	Н	L	Н	L	L	Н	2-bit	Н	L	L	Н	L	L	Н	2-bit	1	Н	Н	L	н	L	L	Н	DB20	
_	Н	L	Н	L	DB31	L	Н	L	Н	L	Н	L	2-bit	Н	L	L	Н	L	Н	L	2-bit	1	Н	Н	L	Н	L	Н	L	DB19	
L	Н	L	Н	н	2-bit	L	Н	L	Н	L	Н	Н	DB3	Н	L	L	Н	L	н	Н	DB15		н	Н	L	Н	L	н	н	2-bit	
	Н	Н	L	L	unc	L	Н	L	Н	Н	L	L	2-bit	H	L	L	Н	Н	L	L	2-bit	Г	Н	Н	L	Н	Н	L	L	DB18	
L	н	Н	L	Н	2-bit	L	Н	L	Н	Н	L	Н	DB2	Н	L	Ł	Н	Н	L	Н	unc		Н	Н	L	Н	Н	L	Н	2-bit	
L	Н	Н	Н	L	2-bit	L	Н	L	Н	Н	Н	L	unc	Н	L	L	Н	Н	Н	L	DB14		Н	Н	L	Н	Н	Н	L	2-bit	
1	н	н	н	н	DB30 I	lΙŧ	н	- 1	н	н	н	н	2-hit	Ιн	1	1	н	н	н	н	2-hit	1	н	н	1	н	н	н	н	CB4	

TABLE 5. SYNDROME DECODING

SYNDROME BITS

HHLL

LHHLLLH

LHHLLHL

HHLLHH

HHLHLL

HHLHLH

ннн

н н

Н 2-bit

L

LHHLHHL

LHHHLHL

HHHHL

HHHL

HHHHH

**H H H H H** 

HHHL

H H L

ннн L ī

LHHHL

LL

DB0

2-bit

2-bit

unc

2-bit

DB<sub>1</sub>

unc

2-bit

2-bit

unc

unc

2-bit

unc

2-bit

CB6

н Т H L L Т 1

н L H L L L Н

н L

н L

Н L

н L

н

L

L

HLLHL

HLLHH

HLHLL

HLHLH

HLHHL

HLHHH

HHLLL

HHLHH

H H H L

HLHHLLH

HLHHLHL

HLHHHLH

нгннннг

HLHHHHH

#### CB X= error in check bit X DB Y= error in data bit Y 2-bit = double-bit error

SYNDROME BITS

6 5 4 L LL LL LL Ĺ L LL L LL L

• T L LL L L L

L L L L L L L L t. L

> Н L L L ī

L.L H L L H L

LHLHL

LLHHLLH

H H L

н н н L

HHHL

H H H H

HHHHH

LHHLHL

LLLH

LHLH

LHHL

н н

н н

Н

L unc

L

L

L HLL

L H

LH

L H H L L

L

L

L L Н L н н н

LL н

unc = uncorrectable multibit error

#### read-modify-write (byte control) operations

2-hit

unc **DB29** 

2-bit

DB28

2-bit

2-bit

**DB27** 

DB26

2-bit

2-bit

**DB25** 

2-bit

DB24

2-bit

ī

L

L

L

The 'AS632 is capable of byte-write operations. The 39-bit word from memory must first be latched into the DB and CB input latches. This is easily accomplished by switching from the read and flag mode (S1 = H, SO = L) to the latch input mode (S1 = H, SO = H). The EDAC will then make any corrections, if necessary, to the data word and place it at the input of the output data latch. This data word must then be latched into the output data latch by taking LEDBO from a low to a high.

Byte control can now be employed on the data word through the OEBO through OEBO controls. OEBO controls DB0-DB7 (byte 0), OEB1 controls DB8-DB15 (byte 1), OEB2 controls DB16-DB23 (byte 2), and OEB3 controls DB24-DB31 (byte 3). Placing a high on the byte control will disable the output and the user can modify the byte. If a low is placed on the byte control, then the original byte is allowed to pass onto the data bus unchanged. If the original data word is altered through byte control, a new check word must be generated before it is written back into memory. This is easily accomplished by taking control S1 and SO low. Table 6 lists the read-modify-write functions.



#### TABLE 6. READ-MODIFY-WRITE FUNCTION

MEMORY CYCLE	EDAC FUNCTION	1	TROL SO	BYTEn↑	<u>ŌEB</u> n†	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL	ERROR FLAG
Read	Read & Flag	Н	L	Input	н	×	Input	Н	Enabled
Read	Latch input data & check bits	Н	н	Latched Input data	н	L	Latched input check word	н	Enabled
Read	Latch corrected data word into output latch	Н	н	Latched output data word	н	н	Hi-Z Output Syndrome bits	L	Enabled
Modify /write	Modify appropriate byte or bytes & generate new check word	L	L	Input modified BYTE0 Output unchanged BYTE0	H 	н	Output check word	L	нн

<sup>†</sup> OEBO controls DB0-DB7 (BYTEO), OEB1 controls DB8-DB15 (BYTE1), OEB3 controls DB16-DB23 (BYTE2), OEB3 controls DB24-DB31 (BYTE3).

## diagnostic operations

The 'AS632 and 'AS634 are capable of diagnostics that allow the user to determine whether the EDAC or the memory is failing. The diagnostic function tables will help the user to see the possibilities for diagnostic control.

In the diagnostic mode (S1 = L, S0 = H), the checkword is latched into the input latch while the data input latch remains transparent. This lets the user apply various data words against a fixed known checkword. If the user applies a diagnostic data word with an error in any bit location, the  $\overline{ERR}$  flag should be low. If a diagnostic data word with two errors in any bit location is applied, the  $\overline{MERR}$  flag should be low. After the checkword is latched into the input latch, it can be verified by taking  $\overline{OECB}$  low. This outputs the latched checkword. With the 'AS632, the diagnostic data word can be latched into the output data latch and verified. It should be noted that the 'AS634 does not have this pass-through capability because they do not contain an output data latch. By changing from the diagnostic mode (S1 = L, S0 = H) to the correction mode (S1 = H, S0 = H), the user can verify that the EDAC will correct the diagnostic data word. Also, the syndrome bits can be produced to verify that the EDAC pinpoints the error location. Table 7 ('AS632) and Table 8 ('AS634) list the diagnostic functions.



# 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

TABLE 7. 'AS632 DIAGNOSTIC FUNCTION

EDAC FUNCTION		TROL SO	DATA I/O	DB BYTE CONTROL OEBn	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR
Read & flag	Н	L	Input correct data word	н	х	Input correct check bits	Н	нн
Latch input check word while data input latch remains transparent	L	н	Input diagnostic data word <sup>†</sup>	Н	L	Latched input check bits	н	Enabled
Latch diagnostic data word into output latch	L	Н	Input diagnostic data word <sup>†</sup>	н	н	Output latched check bits Hi-Z	L H	Enabled
Latch diagnostic data word into input latch	н	Н	Latched input diagnostic data word	н	н	Output syndrome bits Hi-Z	L H	Enabled
Output diagnostic data word & syndrome bits	н	н	Output diagnostic data word	L	н	Output syndrome bits Hi-Z	L	Enabled
Output corrected diagnostic data word & output syndrome bits	н	н	Output corrected diagnostic data word	L	L	Output syndrome bits Hi-Z	L	Enabled


TABLE 8. 'AS634 DIAGNOSTIC FUNCTION

EDAC FUNCTION	CON	TROL	DATA I/O	DB CONTROL	CHECK I/O	CB CONTROL	ERROR FLAGS
EDAC FUNCTION	S1	S0	DATA I/U	OEDB	CHECK I/O	OECB	ERR MERR
Read & flag	н	L	Input correct data word	н	Input correct check bits	н	нн
Latch input check bits while data input latch remains transparent	L	н	Input diagnostic data word <sup>†</sup>	Н	Latched input check bits	Н	Enabled
Output input		н	Input diagnostic data word <sup>†</sup>	н	Output input check bits	L	Enabled
Latch diagnostic data into input latch	ta into H H		Latched input diagnostic data word	н	Output syndrome bits Hi-Z	L H	Enabled
Output corrected diagnostic	н	н	Output corrected diagnostic	L	Output syndrome bits	L	Enabled
data word			data word		Hi-Z	Н	

<sup>†</sup>Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.

#### 'AS632 logic diagram (positive logic) **DECODER** SYNDROME X/Y **GENERATOR** 0 СВО SO · 3 CB1 CB2 S1 -2 3 CHECK-BIT GENERATOR 2 СВЗ CB4 LATCHES CB5 C1 СВ6 CB0-7 1D CB6 [7 X-OR] MUX **BUFFERS** 7 G0 G1 **ERROR** DETECTOR OECB -LATCHES C1 8 ΕN ERROR O - ERR 1D DB0-DB7 <del>-41</del> 32 8 MULTI-1D DB8-DB15 - ◆+ MERR **ERROR** 8 1D DB16-DB23 - ←++ DB24-DB31-◆▶ 1D 84848484 **BUFFERS** BIT-IN-OEB0 -EN **ERROR ERROR** 8 CORRECTOR DECODER OEB1 -**LATCHES** EN OEB2 8 32 [32 X-OR] OEB3 LEDBO -

# SN54AS634, SN74AS634 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS





Storage temperature range ......

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage: CB and DB
All others
Operating free-air temperature range:
SN74AS632, SN74AS634
Operating case temperature range:
SN54AS632, SN54AS634
Storage temperature range65 °C to 150 °C

## recommended operating conditions

			SI	N54AS(	634	SI	N74AS6	634	UNIT
	<u> </u>			NOM		MIN		MAX	L.,,_
Vcc			4.5	5	5.5	4.5	5	5.5	V.
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage	T	<del>                                     </del>		0.8			. 0.8	
ЮН	High-level output current	ERR or MERR	J		-0.4	ļ		-0.4	mA
		DB or CB			- 1	<u> </u>		-2.6	
loL	Low-level output current	ERR or MERR			4			8	<sub>mA</sub>
'UL		DB or CB			12			24	111/2
tw	Pulse duration	LEDBO low	20			20			ns
		(1) Data and check word before SO↑ (S1 = H)	7			5			
		(2) SO high before LEDBO↑ (S1 = H)↑	25			25			
		(3) LEDBO high before the earlier of SO4 or S14 <sup>†</sup>	0			0			
		(4) LEDBO high before S11 (S0 = H)	0			0			
t <sub>su</sub>	Setup time	(5) Diagnostic data word before S11 (S0 = H)	7			5			ns
		(6) Diagnostic check word before the later of S1↓ or S0↑	10			7			
		(7) Diagnostic data word before  LEDBO† (S1 = L and S0 = H)‡	17			15			
		(8) Read-mode, S0 low and S1 high	27			25			
		(9) Data and check word after S0↑ (S1 = H)	12			10			
	Hold time	(10) Data word after S11 (S0 = H)	12			10			ns
th	noid time	(11) Check word after the later of S1\$\pm\$ or S0\$	12			10			115
		(12) Diagnostic data word after *\text{LEDBO}\tau (S1 = L, S0 = H)\tau^\dagger	0			0			
tcorr	Correction time (see Figure	38	-		32			ns	
TC	Operating case temperature	1		125	1			°C	
TA	Operating free-air temperatu	ire	- 55			0		70	°C

<sup>&</sup>lt;sup>†</sup> These times ensure that corrected data is saved in the output data latch.



<sup>&</sup>lt;sup>‡</sup> These times ensure that the diagnostic data word is saved in the output data latch.

<sup>§</sup>The t<sub>COTT</sub> specification includes the minimum setup time t<sub>SU(1)</sub>. The correction time from SO going high to valid data is equal to tcorr minus tsu(1).

## SN54AS632, SN74AS632 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS WITH 3-STATE OUTPUTS

## electrical characteristics over recommended operating temperature range (unless otherwise noted)

	ARAMETER	TEST CONI	NITIONIC	SN	54AS6	32	SN	74AS6	32	UNIT
r.	ARAMETER	TEST CONL	JITIONS .	MIN	TYP†	MAX	MIN	TYP	MAX	ONI
VIK		V <sub>CC</sub> = Open,	l <sub>j</sub> = -18 mA			-1.2			-1.2	V
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	!		V <sub>CC</sub> -2			
Vон	DB or CB	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -1 mA	2.4	3.3					] v
	DB of CB	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
		$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = 4 mA		0.25	0.4		0.25	0.4	
Voi	VOL ERR or MERR	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 8 mA					0.35	0.5	] ,
- 01	DB or CB	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	]
	DBOLCB	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 24 mA					0.35	0.5	
1.	S0 or S1	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V			0.1			0.1	mA
η ·	All others	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 5.5 V			0.1			0.1	l mA
lu.	DB or CB <sup>‡</sup>					20			20	μА
ΙΗ	All others <sup>‡</sup>	$V_{CC} = 5.5 V$ ,	$V_I = 2.7 V$			20			20	1 "^
IIL -	S0 or S1					-0.4			-0.4	mA
	All others <sup>‡</sup>	$V_{CC} = 5.5 V$ ,	$V_I = 0.4 V$			-0.1			-0.1	1 "''A
IO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
Icc		$V_{CC} = 5.5 V,$	See Note 1		200	300		200	300	mA

NOTE 1: ICC is measured with SO and S1 at 4.5 V and all CB and DB pins grounded.

# switching characteristics over recommended supply voltage range and operating temperature range (see Note 2)

PARAMETER	FROM	то	TEST CONDITIONS	SN54.	AS632	SN74	AS632	UNIT
- ANAIVIE I EK	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	MAX	MIN	MAX	CINIT
t- a	DB and CB	ERR	S1 = H, S0 = L, $R_L$ = 500 $\Omega$	4	27	4	25	ns
<sup>t</sup> pd	DB	ERR	S1 = L, S0 = H, $R_L$ = 500 $\Omega$	4	27	4	25	
t	DB and CB	MERR	S1 = H, S0 = L, $R_L$ = 500 $\Omega$	5	34	5	32	ns
<sup>t</sup> pd	DB	MERR	S1 = L, S0 = H, $R_L$ = 500 $\Omega$	5	34	5	32	
t <sub>pd</sub>	SOI and S1I	СВ	R1 = R2 = 500 Ω	4	32	4	28	ns
<sup>t</sup> PLH	SOI and S1I	ERR	R <sub>L</sub> = 500 Ω	2	19	2	17	ns
t <sub>pd</sub>	DB	СВ	S1 = L, S0 = L, R1 = R2 = $500\Omega$	4	29	4	26	ns
t <sub>pd</sub>	LEDBOI	DB	S1 = X, S0 = H, R1 = R2 = 500Ω	2	18	2	16	ns
t <sub>pd</sub>	S11	СВ	S0 = H, R1 = R2 = 500Ω	3	22	3	20	ns
t <sub>en</sub>	OECB1	СВ	S0 = H, S1 = X, R1 = R2 = $500\Omega$	1	19	1	17	ns
<sup>t</sup> dis	OECB1	СВ	S0 = H, S1 = X, R1 = R2 = 500Ω	1	17	1	15	ns
t <sub>en</sub>	OEBO thru OEB31	DB	S0 = H, S1 = X, R1 = R2 = $500 \Omega$	1	19	1	17	ns
t <sub>dis</sub>	OEBO thru OEB31	DB	S0 = H, S1 = X, R1 = R2 = $500\Omega$	1	17	1	15	ns

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ .



 $<sup>^{\</sup>ddagger}\text{For I/O}$  ports, the parameters I\_{IH} and I\_{IL} include the off-state output current.

<sup>§</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, Ios. NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the LSI Logic Data Book, 1986.

## SN54AS634, SN74AS634 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS WITH 3-STATE OUTPUTS

## electrical characteristics over recommended operating temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	SI	V54AS6	34	SI	174AS6	34	UNIT
TANAMETER		TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIK		$V_{CC} = 4.5 V$ ,	I <sub>I</sub> = -18 mA		-1.5				-1.5	V
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5$	$V$ , $I_{OH} = -0.4 \text{ mA}$	Vcc-2	2		Vcc-2	2		
∨он	DB or CB	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V
	DB or CB	$V_{CC} = 4.5 \text{ V},$	$l_{OH} = -2.6 \text{ mA}$				2.4	3.2		
	ERR or MERR	$V_{CC} = 4.5 \text{ V},$	IOH = 4 mA		0.25	0.4		0.25	0.4	
VOL	CHA OF WILLIAM	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 8 \text{ mA}$					0.35	0.5	v
VOL	DB or CB	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V
	DB 01 CB	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 24 \text{ mA}$				-	0.35	0.5	
t.	S0 or S1	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V	1		0.1			0.1	mA
<b>h</b> .	All others	$V_{CC} = 5.5 V,$	V <sub>1</sub> = 5.5 V			0.1			0.1	MA
l	DB or CB <sup>‡</sup>	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
ΙΗ	All others <sup>‡</sup>	νCC = 9.5 v,	V  = 2.7 V			20			20	μΑ
lu.	SO, S1 or OEDB	Vcc = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.4			-0.4	mA
liL.	All others‡	vCC = 5.5 V,	VI = 0.4 V			-0.1			-0.1	mA
lo§		$V_{CC} = 5.5 V,$	$V_0 = 2.25 \text{ V}$	-30		112	- 30		-112	mA
!cc		$V_{CC} = 5.5 V$ ,	See Note 1		200	300		200	300	mA

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

# switching characteristics over recommended supply voltage range and operating temperature range (see Note 2)

PARAMETER	FROM	то	TEST CONDITIONS	SN54/	AS634	SN74	AS634	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNII
	DB and CB	ERR	S1=H, S0=L, R <sub>L</sub> =500 Ω	4	30	4	25	ns
<sup>t</sup> pd	DB and CB	ENN	S1 = L, S0 = H, $R_L = 500 \Omega$	4	30	4	25	115
	DB and CB	MERR	S1 = H, S0 = L, $R_L = 500 \Omega$	5	34	5	32	ns
<sup>t</sup> pd	DB and CB	WENN	S1 = L, S0 = H, $R_L$ = 500 $\Omega$	5	34	5	32	10
t <sub>pd</sub>	SOI and S1I	СВ	R1 = R2 = 500 Ω	4	32	4	28	
tPLH	SO↓ and S1↓	ERR	R <sub>L</sub> = 500 Ω	2	19	2	17	ns
t <sub>pd</sub>	DB	СВ	S1 = L, S0 = L, R1 = R2 = 500 Ω	4	29	4	26	ns
t <sub>pd</sub>	S1↑	СВ	S0=H, R1=R2=500 Ω	3	22	3	20	ns
t <sub>en</sub>	<u>OECB</u> ↓	СВ	S1 = X, S0 = H, R1 = R2 = 500 $\Omega$	1	19	1	17	ns
t <sub>dis</sub>	OECB↑	СВ	S1 = X, S0 = H, R1 = R2 = 500 $\Omega$	1	17	1	15	ns
t <sub>en</sub>	<u>OEDB</u> ↓	DB	S1 = X, S0 = H, R1 = R2 = 500 $\Omega$	1	19	1	17	ns
t <sub>dis</sub>	OEDB↑	DB	S1 = X, S0 = H, R1 = R2 = 500 $\Omega$	1	17	1	15	ns

NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the LSI Logic Data Book, 1986.



<sup>‡</sup>For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>. NOTE 1: I<sub>CC</sub> is measured with SO and S1 at 4.5 V and all CB and DB pins grounded.




FIGURE 1. READ, FLAG, AND CORRECT MODE SWITCHING WAVEFORMS




FIGURE 2. READ, CORRECT, MODIFY MODE SWITCHING WAVEFORMS




FIGURE 3. DIAGNOSTIC MODE SWITCHING WAVEFORM

## SN74ACT2151, SN74ACT2153 1K×12 CACHE ADDRESS COMPARATORS


JD OR N PACKAGE

D3105, SEPTEMBER 1987-REVISED MARCH 1988


- Fast Address to Match Delay 'ACT2151 25 and xx ns Max 'ACT2153 28 and xx ns Max
- On-Chip Address/Data Comparator
- On-Chip Parity Generator and Checking
- · Parity Error Output, Force Parity Error Input
- Easily Expandable
- Choice of Open-Drain or Totem-Pole **MATCH Output**
- EPIC™ (Enhanced Performance Implanted) CMOS) 1-µm Process
- Fully TTL-Compatible

## description

The 'ACT2151 and 'ACT2153 cache address comparators consist of a high-speed 1K × 12 static RAM array, parity generator, parity checker, and 12-bit high-speed comparator. They are fabricated using advanced silicon-gate CMOS technology for high speed and simple interface with bipolar TTL circuits. These cache address comparators are easily cascadable for wider tag addresses or deeper tag memories. Significant reductions in cache memory component count. board area, and power dissipation can be achieved with these devices. The 'ACT2151 has a totem-pole match output while the 'ACT2153 has an open-drain MATCH output for easy ANDtying.



FN PACKAGE (TOP VIEW)



If  $\overline{S}$  is low and  $\overline{W}$  is high, the cache address comparator compares the contents of the memory location addressed by A0-A9 with the data D0-D10 plus generated parity. An equality is indicated by a high level on the MATCH output. A low-level output on PE signifies a parity error in the internal RAM data. PE is an Nchannel open-drain output for easy OR-tying. During a write cycle (\$\overline{S}\$ and \$\overline{W}\$ low), data on D0-D10 plus generated odd parity are written in the 12-bit memory location addressed by A0-A10. Also during write, a parity error may be forced by holding PE low.

A reset input is provided for initialization. When RESET is taken low, all 1K × 12 RAM locations are cleared to zero (with valid parity) and the MATCH output is forced high. If an input data word of zero is compared to any memory location that has not been written into since reset, MATCH will be high indicating that input data, plus generated parity, is equal to the reset memory location. PE will be high after reset for every addressed memory location, indicating no parity error in the RAM data. By tying a single data input pin high, this bit will function as a valid bit and a match will not occur unless data has been written into the addressed memory location. When cascading in the width direction, only one bit must be tied high regardless of the address width.

EPIC is a trademark of Texas Instruments Incorporated.



These cache address comparators operate from a single 5-V supply and are offered in 28-pin 600-mil ceramic side-brazed, plastic dual-in-line, or PLCC packages.

The SN74ACT2151 and SN74ACT2153 are characterized for operation from 0°C to 70°C.

#### MATCH OUTPUT DESCRIPTION


$$\begin{split} \text{MATCH} &= \text{V}_{OH} \text{ if:} \quad \text{(A0-A9)} = \text{D0-D10} + \text{parity,} \\ \text{or:} \quad \overline{\text{RESET}} &= \text{V}_{IL}, \\ \text{or:} \quad \overline{\text{S}} &= \text{V}_{IH}, \\ \text{or:} \quad \overline{\text{W}} &= \text{V}_{IL} \\ \\ \text{MATCH} &= \text{V}_{OL} \text{ if:} \quad \text{(A0-A9)} \neq \text{D0-D10} + \text{parity,} \\ \text{with } \overline{\text{RESET}} &= \text{V}_{IH}, \\ \overline{\text{S}} &= \text{V}_{IL}, \text{ and } \overline{\text{W}} &= \text{V}_{IH} \end{split}$$

## **FUNCTION TABLE**


	INPL	JTS	OUTPU	TS	FUNCTION
$\overline{\mathbf{W}}$	Ŝ	RESET	MATCH	PE	FUNCTION
			L	Ĺ	Parity error
Н	L	Н	L	Н	Not equal
			н	L	Undefined error
			н	Н	Equal
L	L	Н	Н	IN	Write
Х	Н	Н	Н	Н	Device disabled
Х	Х	L	Н	†	Memory reset

<sup>†</sup> The state of  $\overline{PE}$  is dependent on inputs  $\overline{W}$  and  $\overline{S}$ .

## logic symbols†



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



## SN74ACT2151, SN74ACT2153 1K×12 CACHE ADDRESS COMPARATORS

PIN		DESCRIPTION						
NAME	NO.	DESCRIPTION						
A0	6							
A1	5							
A2	4							
A3	3							
A4	2	Address inputs, Addresses 1 of 1024 random access memory locations. Must be stable for the duration of the write cycle.						
A5	27	Address inputs, Addresses 1 of 1024 random access memory locations, must be stable for the duration of the write cycle.						
A6	26							
A7	25							
A8	24							
A9	23							
D0	7							
D1	8							
D2	9							
D3	10							
D4	21							
D5	20	Data inputs. Compared with memory locations addressed by A0-A9 when $\overline{W}$ is at $V_{IH}$ and $\overline{S}$ is at $V_{IL}$ . Provides input data to the RAM when $\overline{W}$ and $\overline{S}$ are at $V_{II}$ .						
D6	19	Total to the name when we and 3 are at VIL.						
D7	18							
D8	17							
D9	11							
D10	22							
GND	14	Ground						
MATCH	16	When MATCH output is at $V_{OH}$ during a compare cycle, D0-D10 plus generated parity equals the contents of the 12-bit memory location addressed by A0-A10. MATCH is also driven high during deselect and reset. Since the 'ACT2153 features an open-drain MATCH output, an external pull-up resistor of 220 $\Omega$ minimum is required.						
		Parity error input/output. During compare cycles. PE at VOL indicates a parity error in the stored data. During write cycles,						
PE	13	PE can force a parity error into the 12th-bit location specified by A0-A9 when PE is taken to V <sub>IL</sub> , PE is an open-drain output						
		so an external pull-up resistor of 220 $\Omega$ minimum is required.						
RESET	1	Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at VIL.						
S	15	Chip select input. Enables device when $\overline{S}$ is at $V_{ L}$ . Deselects device and forces MATCH and $\overline{PE}$ high when $\overline{S}$ is at $V_{ H}$ .						
Vcc	28	Supply voltage						
₩	12	Write control input. Writes D0-D0 and generated parity into RAM and forces MATCH high when $\overline{W}$ and $\overline{S}$ are at $V_{1L}$ . Places selected device in compare mode when $\overline{W}$ is at $V_{1H}$ .						



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	– 1.5 to 7 V
Input voltage, any input	– 1.5 to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	_65°C to 150°C

NOTE 1: All voltage values are with respect to GND.

## recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2.2	V	CC+0.5	V
VIL	Low-level input voltage (See Note 2)		-0.5		0.8	V
Vон	High-level output voltage, MATCH ('ACT21	53) and PE outputs only			5.5	٧
Юн	High-level output current, MATCH ('ACT21	51)			-8	mA
		MATCH - 'ACT2151			8	mA
loL	Low-level output current	MATCH - 'ACT2153			24	mA
		PE			24	mA
TA	Operating free-air temperature		0		70	°C

NOTE 2: The algebraic convention, in which the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAM	METER	TEST CON	TEST CONDITIONS		SN74ACT2151-25 SN74ACT2153-28			SN74ACT2151-xx SN74ACT2153-xx		
					MIN	TYP	MAX	MIN	TYP	MAX	
ЮН	High-level output current	MATCH ('ACT2153) and PE	V <sub>OH</sub> = 5.5 V,	V <sub>CC</sub> = 5.5 V			5			5	μА
Vон	High-level output voltage	MATCH ('ACT2151)	I <sub>OH</sub> = -8 mA,	V <sub>CC</sub> = 4.5 V	3.7			3.7			٧
		MATCH - 'ACT2153	1 <sub>OL</sub> = 24 mA,	V <sub>CC</sub> = 4.5 V			0.4			0.4	V
VOL	Low-level	MATCH - 'ACT2151	IOL = 8 mA,	V <sub>CC</sub> = 4.5 V			0.4			0.4	
	output voltage	PE	I <sub>OL</sub> = 24 mA,	V <sub>CC</sub> = 4.5 V			0.4			0.4	
l <sub>l</sub>	Input current		$V_I = 0 - V_{CC}$	V <sub>CC</sub> = 5.5 V			±1			±1	μΑ
los‡	Short-circuit output current	MATCH ('ACT2151)	V <sub>O</sub> = 0,	V <sub>CC</sub> = 5.5 V	50		150	50		150	mA
lCC1	Supply current	(operative)	RESET at 3 V, S at 0 V	V <sub>CC</sub> = 5.5 V		85			85		mA
ICC2	Supply current	(reset)	RESET at 0 V, S at 0 V	V <sub>CC</sub> = 5.5 V		5			5		mA
lCC3	Supply current	(deselected)	RESET at 3 V, S at 3 V	V <sub>CC</sub> = 5.5 V		75			75		mA
C <sub>i</sub> Input capacitance		f = 1 MHz				5			5	pF	
Co	Output capacit	ance	f = 1 MHz				6			6	pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



<sup>\*</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), see Figures 1, 2, and 3

		SN74ACT2151-25	SN74ACT2151-xx	
	PARAMETER	MIN TYPT MAX	MIN TYP† MAX	UNIT
ta(A-M)	Access time from address to MATCH	19	28	ns
ta(A-PH)	Access time from address to PE high	21	27	ns
ta(A-PL)	Access time from address to PE low	23	29	ns
ta(S-M)	Access time from S to MATCH	9	15	ns
t <sub>p</sub> (D-M)	Propagation time, data inputs to MATCH	10	15	ns
tp(RST-MH)	Propagation time, RESET low to MATCH high	7	11	ns
tp(S-MH)	Propagation time, S high to MATCH high	5	8	ns
tp(W-MH)	Propagation time, W low to MATCH high	5	8	ns
t <sub>p</sub> (W-PH)	Propagation time, W low to PE high	7	9	ns
t <sub>V</sub> (A-M)	MATCH valid time after change of address	5	5	ns
t <sub>V</sub> (D-M)	MATCH valid time after change of data	5	5	ns
t <sub>V</sub> (S-M)	MATCH valid time (low) after $\overline{S}$ high	5	5	ns
t <sub>V</sub> (A-P)	PE valid time after change of address	10	10	ns

		SN74ACT	2153-25	SN7	LINUT		
	PARAMETER	MIN TYP	† MAX	MIN	TYP	MAX	UNIT
ta(A-M)	Access time from address to MATCH	1	9		28		ns
ta(A-PH)	Access time from address to PE high	2	3		29		ns
ta(A-PL)	Access time from address to PE low	2	5		31		ns
ta(S-M)	Access time from S to MATCH		9		15		ns
tp(D-M)	Propagation time, data inputs to MATCH	1	0		15		ns
tp(RST-MH)	Propagation time, RESET low to MATCH high		7		11		ns
t <sub>p</sub> (S-MH)	Propagation time, \$\overline{S}\$ high to MATCH high		5		8		ns
tp(W-MH)	Propagation time, W low to MATCH high		5		8		ns
tp(W-PH)	Propagation time, W low to PE high		7		9		ns
t <sub>V</sub> (A-M)	MATCH valid time after change of address		5		5		ns
t <sub>V</sub> (D-M)	MATCH valid time after change of data		5		5	_	ns
t <sub>V</sub> (S-M)	MATCH valid time (low) after \$\overline{S}\$ high		5		5		ns
t <sub>V</sub> (A-P)	PE valid time after change of address	1	0		10		ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

## SN74ACT2151, SN74ACT2153 1K×12 CACHE ADDRESS COMPARATORS

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	SN74ACT2151-25 SN74ACT2153-28			SN74ACT2151-xx SN74ACT2153-xx			UNIT
ĺ		MIN	NOM	MAX	MIN	NOM	MAX	1
tw(RSTL)	Pulse duration, RESET low	30			30			ns
tw(WL)	Pulse duration, W low, without writing PE	15			15			ns
tw(WL)PE	Pulse duration, W, writing PE (see Note 3)	15			15			ns
t <sub>su(A)</sub>	Address setup time before W low	0			. 0			ns
t <sub>su(D)</sub>	Data setup time before W high	10	-		10			ns
t <sub>su(P)</sub>	PE setup time before W high (see Note 3)	10			20			ns
t <sub>su(S)</sub>	Chip select setup time before W high	10			20			ns
t <sub>su</sub> (RST)	RESET inactive setup time before W high	15			.15			ns
th(A)	Address hold time after W high	0			0			ns
th(WH-D)	Data hold time after W high	5			5			ns
th(WL-D)	Data hold time after W low with MATCH high, (see Note 4)	10	-		10			ns
t <sub>h</sub> (P)	PE hold time after W high	0			0			ns
th(S)	Chip select hold time after W high	0			0			ns
†AVWH	Address valid to write enable high	15			15			ns

NOTES: 3. Parameters twpE(WL) and tsu(p) apply only during the write cycle timing when writing a parity error.

t<sub>h(WL-D)</sub> guarantees that when W is taken low during a compare cycle with MATCH high, match will remain high without ε glitch low. (As shown in the function table, W low forces MATCH high). t<sub>h(WL-D)</sub> is guaranteed indirectly by t<sub>v(D-M)</sub> and to(W-MH).



## PARAMETER MEASUREMENT INFORMATION




FIGURE 1. TACT2151 MATCH OUTPUT





FIGURE 2. OPEN-DRAIN MATCH AND PE OUTPUTS



PARA	METER	RL	CL†	S1	S2
	<sup>t</sup> PZH	640 Ω	50 pF	OPEN	CLOSED
ten	tPZL	640 11	50 pr	CLOSED	OPEN
	tPHZ	C40.0	F0 - F	OPEN	CLOSED
<sup>t</sup> dis	tdis t <sub>PLZ</sub> 640 Ω 50		50 pr	CLOSED	OPEN
t <sub>pd</sub> c	r t <sub>t</sub>		50 pF	OPEN	OPEN






FIGURE 3. 3-STATE DATA OUTPUTS

<sup>&</sup>lt;sup>†</sup>C<sub>L</sub> includes probe and test fixture capacitance.




## PARAMETER MEASUREMENT INFORMATION





## reset cycle timing




NOTE 3: Parameters  $t_{W(WL)PE}$  and  $t_{Su(P)}$  apply only during the write cycle when writing a parity error.



## PARAMETER MEASUREMENT INFORMATION

## compare cycle timing



## TYPICAL APPLICATION INFORMATION

## cascading the 'ACT2151 and 'ACT2153

The 'ACT2151 and 'ACT2153 are easily cascaded in width and depth. Wider addresses can be compared by driving the A0-A9 inputs of each device with the same index and applying the additional address bits to the D0-D10 inputs. The select  $(\overline{S})$  input allows these devices to be cascaded in depth. When a device is deselected, the MATCH output is driven high. It should be noted that a decoder can be used to drive the select inputs since the propagation delay from select to match is much faster than from address to match. MATCH on the 'ACT2153 is an open-drain output for easy AND-tying. Figure 4 shows the 'ACT2153 cascaded.

## cache coherency through bus watching

When cache designs are implemented, the problem of cache coherency is always a concern. One solution to this problem is to implement bus-watching using the 'ACT2151 or 'ACT2153. By storing the same tags in the bus-watcher RAM as are stored in the cache tag RAM, the bus-watcher will indicate a hit every time a cache address passes down the main address bus. If data is being modified in main memory, the index can be passed to the cache tag RAM for invalidation. Figure 5 shows a possible bus-watcher implementation.

## application

Due to the high-performance switching characteristics of the 'ACT2151 and 'ACT2153, it is necessary that the address inputs not be allowed to float in the three-state condition. Proper termination techniques should be employed. It is recommended that the RC time constant associated with the address inputs (63.2% of rise time at A0-A9) not exceed 60 ns.



## TYPICAL APPLICATION INFORMATION




FIGURE 4. CASCADING THE 'ACT2153

# TYPICAL APPLICATION INFORMATION




FIGURE 5. BUS WATCHING USING THE 'ACT2151

## SN74ACT2152, SN74ACT2154 2K × 8 CACHE ADDRESS COMPARATORS

JD OR N PACKAGE

(TOP VIEW)

D3050, SEPTEMBER 1987—REVISED NOVEMBER 1987

- Fast Address to Match Delay 25 or 35 ns Max
- Common I/O with Read Feature
- On-Chip Address/Data Comparator
- On-Chip Parity Generator and Checking
- Parity Error Output, Force Parity Error Input
- Easily Expandable
- Choice of Open-Drain or Totem-Pole MATCH Output
- EPIC™ (Enhanced Performance Implanted CMOS) 1-μm Process
- Fully TTL-Compatible


#### description

The 'ACT2152 and 'ACT2154 cache address comparators consist of a high-speed 2K × 9 static RAM array, parity generator, parity checker, and 9-bit high-speed comparator. They are fabricated using advanced silicon-gate CMOS technology for high speed and simple interface with bipolar TTL circuits. These cache address comparators are easily cascadable for wider tag addresses or deeper tag memories. Significant reductions in cache memory component count, board area, and power dissipation can be achieved with these devices. The 'ACT2152 has a totem-pole MATCH output while the 'ACT2154 has an open-drain MATCH output for easy AND-tying.

If  $\overline{S}$  is low and  $\overline{W}$  and  $\overline{R}$  are high, the cache address comparator compares the contents of the memory location addressed by AO-A10 with the data DO-D7 plus generated parity. An equality is indicated by a high level on the

RESET 1 U28 A5 A4 □2 27 A6 аз Г 26 A7 25 A8 A2 🛛 4 А1 П́5 24 A9 до Па 23 A10 GND  $\square_7$ 22 \ VCC GND [18 21 D4 ро Пэ 20 D5 19∏ D6 D1 ∏10 D2 []11 18 D7 D3 🗆 12 17 MATCH R ∏13 16∏ 🗟 ₩ 🗆 14 15门配

> FN PACKAGE (TOP VIEW)



MATCH output. A low-level output on  $\overline{PE}$  signifies a parity error in the internal RAM data.  $\overline{PE}$  is an N-channel open-drain output for easy OR-tying. During a write cycle ( $\overline{S}$  and  $\overline{W}$  low), data on D0-D7 plus generated odd parity are written in the 9-bit memory location addressed by A0-A10. Also during write, a parity error may be forced by holding  $\overline{PE}$  low.

EPIC is a trademark of Texas Instruments Incorporated.

A read mode is provided with the 'ACT2152 and 'ACT2154, which allows the contents of RAM to be read at the D0-D7 pins. The read mode is selected when  $\overline{R}$  and  $\overline{S}$  are low, and  $\overline{W}$  is high.

A reset input is provided for initialization. When  $\overline{\text{RESET}}$  is taken low, all 2K  $\times$  9 RAM locations are cleared to zero (with valid parity) and the MATCH output is forced high. If an input data word of zero is compared to any memory location that has not been written into since reset, MATCH will be high indicating that input data, plus generated parity, is equal to the reset memory location.  $\overline{\text{PE}}$  will be high after reset for every addressed memory location, indicating no parity error in the RAM data. By tying a single data input pin high, this bit will function as a valid bit and a match will not occur unless data has been written into the addressed memory location. When cascading in the width direction, only one bit must be tied high regardless of the address width.

These cache address comparators operate from a single +5-V supply and are offered in 28-pin 600-mil ceramic side-brazed, plastic dual-in-line, or PLCC packages.

The 'ACT2152 and 'ACT2154 are characterized for operation from 0°C to 70°C.

#### MATCH OUTPUT DESCRIPTION

 $\begin{aligned} \text{MATCH} &= \text{V}_{\text{OH}} \text{ if: } [\text{AO-A10}] = \text{D0-D7} + \text{parity,} \\ \text{or: } & \overline{\text{RESET}} = \text{V}_{\text{IL}}, \\ \text{or: } & \overline{\text{S}} = \text{V}_{\text{IH}}, \\ \text{or: } & \overline{\text{W}} = \text{V}_{\text{IL}} \end{aligned}$   $\text{MATCH} &= \text{V}_{\text{OL}} \text{ if: } [\text{AO-A10}] \neq \text{D0-D7} + \text{parity,}$ 


with  $\overline{RESET} = V_{IH}$ ,  $\overline{S} = V_{IL}$ , and  $\overline{W} = V_{IH}$ 


#### **FUNCTION TABLE**

	INPUTS			OUTPUT	rs	1/0	FUNCTION
$\overline{\mathbf{w}}$	R	s	RESET	MATCH	PE	D0-D7	FUNCTION
Н	L	L	Н	L	Н	Output	Read
				L	L		Parity error
Н	Н	L	н	L	1 H	Input	Not equal
				H	L		Undefined error
				Н	Н		Equal
L	Х	L	Н	Н	IN	Input	Write
х	Х	Н	Н	Н	Н	Hi-Z	Device disabled
х	х	Х	L	Н	t	t	Memory reset

<sup>&</sup>lt;sup>†</sup>The state of these pins is dependent on inputs W, R, and S.


## logic symbol†





<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984.

## functional block diagram (positive logic)



## SN74ACT2152, SN74ACT2154 2K×8 CACHE ADDRESS COMPARATORS

PIN		DESCRIPTION
NAME	NO.	DESCRIPTION
AO	6	
A'1	5	
A2	4	
A3	3	
A4	2	Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write
A5	28	cycle.
A6	27	cycle.
A7	26	
A8	25	
A9	24	
A10	-23	
DO	9	
D1 .	10	
D2	11	
. D3	12	Data inputs/outputs. D0-D7 are data inputs during the compare and write modes. D0-D7 are data outputs during
D4	21	the read mode.
D5	20	
D6	19	
D7	18	
GND	7,8	Ground
матсн	17	When MATCH output is at $V_{OH}$ during a compare cycle, D0-D7 plus generated parity equals the contents of the 9-bit memory location addressed by A0-A10. MATCH is also driven high during deselect, reset, and read. Since the 'ACT2154 features an open-drain MATCH output, an external pull-up resistor of 220 $\Omega$ minimum is required.
PE	15	Parity error input/output. During compare cycles, $\overline{PE}$ at $V_{OL}$ indicates a parity error in the stored data. During write cycles, $\overline{PE}$ can force a parity error into the 9th-bit location specified by AO-A10 when $\overline{PE}$ is taken to $V_{IL}$ . $\overline{PE}$ is an open-drain output so an external pull-up resistor of 220 $\Omega$ minimum is required.
R	13	Read input. When $\overline{R}$ and $\overline{S}$ are at $V_{IL}$ and $\overline{W}$ is at $V_{IH}$ , addressed data is output to the D0-D7 pins and the MATCH and $\overline{PE}$ outputs are forced high.
RESET	1	Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at VIL.
ŝ	16	Chip select input. Enables device when $\overline{S}$ is at $V_{ L}$ . Deselects device and forces MATCH and $\overline{PE}$ high when $\overline{S}$ is at $V_{ H}$ .
Vcc	22	Supply voltage
₩	14	Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when $\overline{W}$ and $\overline{S}$ are at $V_{ L}$ . Places selected device in compare mode when $\overline{W}$ and $\overline{R}$ are at $V_{ H}$ .

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	–1.5 to 7 V
Input voltage, any input	–1.5 to 7 V
Operating free-air temperature range	°C to 70°C
Storage temperature range65°	C to 150°C

NOTE 1: All voltage values are with respect to GND.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage, w	rite or compare cycles	2.2		V <sub>CC</sub> +0.5	v
VIH	High-level input voltage, re	ad cycle	2.6		V <sub>CC</sub> +0.5	)
VIL	Low-level input voltage (Se	ee Note 2)	-0.5		0.8	V
Vон	High-level output voltage,	MATCH ('ACT2154) and PE outputs only			5.5	V
Іон	High-level output current,	MATCH ('ACT2152) and D0-D7			- 8	mA
		MATCH - 'ACT2152			8	·mA
la.	Low-level output current	MATCH - 'ACT2154			24	mA
OL	Low-level output current	PE			24	mA
loн loг		D0-D7			8	mA
TA	Operating free-air tempera	ture	0		70	°C

NOTE 2: The algebraic convention, in which the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS		SN74ACT2152-25 SN74ACT2154-25			SN74ACT2152-35 SN74ACT2154-35			
				MIN	TYP <sup>†</sup>	MAX	MIN	TYP	MAX		
ЮН	High-level output current	MATCH ('ACT2154) and PE	V <sub>OH</sub> = 5.5 V, V <sub>CC</sub> = 5.5 V			5			. 5	μА	
Vон	High-level output voltage	MATCH ('ACT2152) and D0-D7	$I_{OH} = -8 \text{ mA}, V_{CC} = 4.5 \text{ V}$	3.7			3.7			V	
		MATCH - 'ACT2154	$I_{OL} = 24 \text{ mA}, V_{CC} = 4.5 \text{ V}$			0.4			0.4		
VOL	Low-level output	MATCH - 'ACT2152	$I_{OL} = 8 \text{ mA},  V_{CC} = 4.5 \text{ V}$			0.4			0.4	v	
I VOL	voltage	PE	IOL = 24 mA, VCC = 4.5 V			0.4			0.4		
		D0-D7	I <sub>OL</sub> = 8 mA, V <sub>CC</sub> = 4.5 V			0.4			0.4		
I <sub>1</sub>	Input current		$V_{I} = 0 - V_{CC}, V_{CC} = 5.5 V$			± 1			± 1	μΑ	
loz	Off-state output of	current	$V_{O} = 0 - V_{CC}, V_{CC} = 5.5 V_{\overline{S}}$ at $V_{IH}$			±5			±5	μΑ	
los‡	Short-circuit output current	MATCH ('ACT2152) and D0-D7	$V_{O} = 0, \qquad V_{CC} = 5.5 \text{ V}$	50		150	50		150	mA	
lcc1	Supply current (o	perative)	RESET at 3 V, $V_{CC} = 5.5 \text{ V}$ S at 0 V		85	125		85	125	mA	
¹cc2	Supply current (re	eset)	RESET at 0 V, $V_{CC} = 5.5 \text{ V}$ S at 0 V		5	25		5	25	mA	
ICC3 Supply current (deselected)		RESET at 3 V, $V_{CC} = 5.5 \text{ V}$ S at 3 V		75	105		75	105	mA		
Ci	Input capacitance		f = 1 MHz			5			5	pF	
Со	Output capacitane	ce	f = 1 MHz			6			6	pF	

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 °C.

<sup>‡</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



## SN74ACT2152, SN74ACT2154 2K×8 CACHE ADDRESS COMPARATORS


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), see Figures 1, 2, and 3

### compare cycle

			SN74ACT2152-25			SN74ACT2152-35		
	PARAMETER	SN74ACT2154-25			SN74ACT2154-35			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
ta(A-M)	Access time from address to MATCH		19	25		20	35	ns
ta(A-P)	Access time from address to PE high or low		21	28		27	38	ns
ta(S-M)	Access time from S to MATCH		12	15	1	13	18	ns
tp(D-M)	Propagation time, data inputs to MATCH		11	16		12	18	ns
tp(RST-MH)	Propagation time, RESET low to MATCH high		12	18		13	20	ns
tp(S-MH)	Propagation time, \$\overline{S}\$ high to MATCH high		6	12		8	15	ns
t <sub>p</sub> (W-MH)	Propagation time, $\overline{\mathbf{W}}$ low to MATCH high		9	14		9	15	ns
t <sub>p</sub> (W-PH)	Propagation time, $\overline{W}$ low to $\overline{PE}$ high		7	14		8	18	ns
tv(A-M)	MATCH valid time after change of address	4			4			ns
t <sub>V</sub> (D-M)	MATCH valid time after change of data	2			2			ns
t <sub>V</sub> (S-M)	MATCH valid time (low) after \$\overline{S}\$ high	2			2			ns
tv(A-P)	PE valid time after change of address	6			6			ns

### read cycle

PARAMETER	SN74ACT2152-25 SN74ACT2154-25			SN74ACT2152-35 SN74ACT2154-35			UNIT
	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
ta(A-D) Read Access time from address to D0-D7		25	30		26	35	ns .
t <sub>en(S-D)</sub> Enable time, S low to D0-D7		12	20		.14	20	ns
$t_{en(R-D)}$ Enable time, $\overline{R}$ low to valid D0-D7 output		16	20		18	20	ns
t <sub>p(R-MH)</sub> Propagation time, R low to MATCH high		7	12		. 8	15	ns
t <sub>p(R-PH)</sub> Propagation time, R low to PE high		7	15		8	18	ns
$t_{dis}$ D0-D7 output disable time from high or low level From $\overline{R}$ , $\overline{S}$ , $\overline{W}$		15	20		16	20	ns





# SN74ACT2152, SN74ACT2154 2K×8 CACHE ADDRESS COMPARATORS

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER			SN74ACT2152-25 SN74ACT2154-25			SN74ACT2152-35 SN74ACT2154-35		
		MIN	NOM	MAX	MIN	NOM	MAX	
tw(RSTL)	Pulse duration, RESET low	30			35			ns
tw(WL)	Pulse duration, W low, without writing PE	15			20			ns
tw(WL)PE	Pulse duration, W low, writing PE (see Note 3)	15			20			ns
t <sub>su(A)</sub>	Address setup time before W low	0			0			ns
t <sub>su(D)</sub>	Data setup time before W high	10			15			ns
t <sub>su(P)</sub>	PE setup time before W high (see Note 3)	10			15			ns
t <sub>su(S)</sub>	Chip select setup time before W high	10			15			ns
t <sub>su(RST)</sub>	RESET inactive setup time before W high	15			20			ns
th(A)	Address hold time after W high	0			0			ns
th(WH-D)	Data hold time after W high	5		-	5			ns
th(WL-D)	Data hold time after W low with MATCH high, (see Note 4)	10			10			ns
th(P)	PE hold time after W high	5			5			ns
th(S)	Chip select hold time after W high	0			0		1	ns
tAVWH	Address valid to write enable high	15			20			ns



NOTES: 3. Parameters twpE(WL) and tsu(P) apply only during the write cycle timing when writing a parity error.

4. th(WL-D) guarantees that when W is taken low during a compare cycle with MATCH high, match will remain high without a glitch low. (As shown in the function table,  $\overline{W}$  low forces MATCH high).  $t_h(WL-D)$  is guaranteed indirectly by  $t_{V(D-M)}$  and tp(W-MH).




FIGURE 1. TACT2152 MATCH OUTPUT




FIGURE 2. OPEN-DRAIN MATCH AND PE OUTPUTS






FIGURE 3. 3-STATE DATA OUTPUTS

 $<sup>{}^{\</sup>dagger}C_{L}$  includes probe and test fixture capacitance.









NOTE 3: Parameters  $t_{W(WL)PE}$  and  $t_{SU(P)}$  apply only during the write cycle when writing a parity error.



### compare cycle timing



## read cycle timing



#### TYPICAL APPLICATION INFORMATION

## cascading the 'ACT2152 and 'ACT2154

The 'ACT2152 and 'ACT2154 are easily cascaded in width and depth. Wider addresses can be compared by driving the AO-A10 inputs of each device with the same index and applying the additional address bits to the D0-D7 inputs. The select (\$\overline{S}\$) input allows these devices to be cascaded in depth. When a device is deselected, the MATCH output is driven high. It should be noted that a decoder can be used to drive the select inputs since the propagation delay from select to match is much faster than from address to match. MATCH on the 'ACT2154 is an open-drain output for easy AND-tying. Figure 4 shows the 'ACT2154 cascaded.

#### cache coherency through bus watching

When cache designs are implemented, the problem of cache coherency is always a concern. One solution to this problem is to implement bus-watching using the 'ACT2152 or 'ACT2154. By storing the same tags in the bus-watcher RAM as are stored in the cache tag RAM, the bus-watcher will indicate a hit every time a cache address passes down the main address bus. If data is being modified in main memory, the index can be passed to the cache tag RAM for invalidation. Figure 5 shows a possible bus-watcher implementation.

#### application

Due to the high-performance switching characteristics of the 'ACT2152 and 'ACT2154, it is necessary that the address inputs not be allowed to float in the three-state condition. Proper termination techniques should be employed. It is recommended that the RC time constant associated with the address inputs (63.2% of rise time at AO-A10) not exceed 60 ns.




FIGURE 4. CASCADING THE 'ACT2154



### TYPICAL APPLICATION INFORMATION




FIGURE 5. BUS WATCHING USING THE 'ACT2152

## TACT2150 512 imes 8 Cache address comparator

DW. JD, OR NT PACKAGE

D2993, JANUARY 1987-REVISED SEPTEMBER 1987

- Address to MATCH Valid Time TACT2150-20 . . . 20 ns max TACT2150-30 . . . 30 ns max
- 300-Mil 24-Pin Ceramic Side-Brazed or Plastic Dual-In-Line or Small Outline Packages
- 53 mA Typical Supply Current
- On-Chip Parity Generation and Checking
- Parity Error Output/Force Parity Error Input
- On-Chip Address/Data Comparator
- Asynchronous, Single-Cycle Reset
- Easily Expandable
- Fully Static
- Reliable Advanced CMOS Technology
- Fully TTL Compatible

#### (TOP VIEW) RESET I U24 VCC 23 A 1 A5 **□**2 22 A0 д4 Пз АЗ П4 21 🗌 A8 20 A 7 А2 ∏5 19 A A 6 D3 []6 DO 17 18 D5 D1 🛭 8 17 D4 D2 🗐 16 D D 7 ₩ 🗆 10 15 D D 6 PE ∏11 14 MATCH 13 🗍 S GND 112

#### description

This 8-bit-slice cache address comparator consists of a high-speed  $512 \times 9$  static RAM array, parity generator, parity checker, and 9-bit high-speed comparator. It is fabricated using Advanced CMOS technology for high-speed, low-power interface with bipolar TTL circuits. The cache address comparator is easily cascadable for wider tag addresses or deeper tag memories. Significant reductions in cache memory component count, board area, and power dissipation can be achieved with this device.




When  $\overline{S}$  is low and  $\overline{W}$  is high, the cache address comparator compares the contents of the memory location addressed by AO-A8 with the data on DO-D7 plus generated parity. An equality is indicated by the high level on the MATCH output. A low-level output from  $\overline{PE}$  signifies a parity error in the internal RAM data.  $\overline{PE}$  is an N-channel open-drain output for easy OR-tying. During a write cycle ( $\overline{S}$  and  $\overline{W}$  low), data on DO-D7 plus generated even parity are written in the 9-bit memory location addressed by AO-A8. Also during write, a parity error may be forced by holding  $\overline{PE}$  low.

A reset input is provided for initialization. When  $\overline{\text{RESET}}$  is taken low, all 512  $\times$  9 RAM locations are cleared to zero (with valid parity) and the MATCH output is forced high. If an input data word of zero is compared to any memory location that has not been written into since reset, MATCH will be high indicating that input data, plus generated parity, is equal to the reset memory location.  $\overline{\text{PE}}$  will be high for every addressed memory location after reset indicating no parity error in the RAM data. By tying a single data input pin high, this bit will function as a valid bit and a match will not occur unless data has been written into the addressed memory location. When cascading in the width direction, only one bit needs to be tied high regardless of the address width.

The TACT2150 operates from a single 5 V supply and is offered in a 24-pin 300-mil ceramic side-brazed or plastic dual-in-line packages and plastic "Small Outline" packages. The device is fully TTL compatible and is characterized for operation from 0°C to 70°C.

## functional block diagram (positive logic)



#### MATCH OUTPUT DESCRIPTION

$$\begin{array}{lll} \text{MATCH} = \text{ V}_{OH} & \text{if: } [\text{AO-A8}] = \text{DO-D7} \text{ } + \text{ parity,} \\ & \text{or: } \overline{\text{RESET}} = \text{V}_{IL}, \\ & \text{or: } \overline{\overline{\textbf{S}}} = \text{V}_{IH}, \\ & \text{or: } \overline{\overline{\textbf{W}}} = \text{V}_{IL} \end{array}$$

$$\begin{split} \text{MATCH} = \ V_{OL} \quad &\text{if: } [\text{AO-A8}] \neq \text{DO-D7} \ + \ \text{parity,} \\ & \quad \text{with } \overline{\text{RESET}} \ = \ V_{IH}, \\ & \quad \overline{S} \ = \ V_{IL}, \ \text{and} \ \overline{W} \ = \ V_{IH} \end{split}$$

#### **FUNCTION TABLE**

ОПТ	PUT	FUNCTION
MATCH	PE	DESCRIPTION
L.	L	Parity Error
L	Н	Not Equal
Н	L	Undefined Error
Н	Н	Equal

Where 
$$\overline{S} = V_{IL}$$
,  $\overline{W} = V_{IH}$ ,  $\overline{RESET} = V_{IH}$ 

#### PIN FUNCTIONAL DESCRIPTION

. PIN		DESCRIPTION					
NAME	NO.	DESCRIPTION					
A0	22						
A1	23						
A2	5 :						
A3	4	Address to the Address of ACCION Control of the Accion to the Accion to the Accion to					
A4	3	Address inputs. Address 1 of 512-by-9-bit random-access memory locations. Must be stable for the duration of					
A5	2	the write cycle.					
A6	19						
A7	20						
A8	21						
D0	7						
D1	8						
D2	9						
D3	6	Data inputs. Compared with memory location addressed by AO-A8 when $\overline{W}$ is at $V_{IH}$ and $\overline{S}$ is at $V_{IL}$ . Provide					
D4	17	input data to RAM when $\overline{W}$ is at $V_{IL}$ and $\overline{S}$ is at $V_{IL}$ .					
D5	18	· · · · · · · · · · · · · · · · · · ·					
D6	15						
D7	. 16						
GND	12	Ground					
MATCH	14	When MATCH output is at VOH during a compare cycle, D0 through D7 plus parity equal the contents of the					
		9-bit memory location addressed by AO through A8.					
PE	11	Parity error input/output. During write cycles, PE can force a parity error into the 9-bit location specified by					
		A0 through A8 when PE is at V <sub>IL</sub> . For compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data.					
		PE is an open-drain output so an external pull-up resistor is required.					
RESET	1	RESET input. Asynchronously clears entire RAM array and forces MATCH high when RESET is at VIL and W					
		is at V <sub>IH</sub> .					
ই	13	Chip select input. Enables device when S is at VIL. Deselects device and forces MATCH high when S is at VIH.					
Vcc	24	5-V supply voltage					
₩	10	Write control input. Writes D0 through D7 and generated parity into RAM and forces MATCH high when W is					
		at $V_{IL}$ and $\overline{S}$ is at $V_{IL}$ . Places selected device in compare mode if $\overline{W}$ is at $V_{IH}$ .					

### application

Due to the high-performance switching characteristics of the TACT2150, it is necessary that the address inputs not be allowed to float. Proper termination techniques should be employed. It is recommended that the RC time constant associated with the address inputs (63.2% of rise time on A0-A8) not exceed 60 ns.

### absolute maximum ratings over operating free-air temperature range (unless otherwise specified)

Supply voltage range, VCC (see Note 1)	-1.5 to 7 V
Input voltage range, any input	-1.5 to 7 V
Continuous power dissipation	1 W
Operating free-air temperature range	°C to 70°C
Storage temperature range65°	C to 150°C

NOTE 1: All voltage values are with respect to GND.

### recommended operating conditions

		PARAMETER	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	<u> </u>	4.5	5	5.5	V
VIH	High-level input voltage		2		V <sub>CC</sub> +0.5	V
VIL	Low-level input voltage (See I	lote 2)	-0.5		0.8	٧
Vон	High-level output voltage	PE			5.5	٧
ЮН	High-level output current	MATCH			-8	mA
T		MATCH			8	
10L	Low-level output current	PE			16	mA
TA	Operating free-air temperature	!	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TACT2150-20	TACT2150-30	UNIT
	PARAMETER	TEST CONDITIONS	MIN TYPT MAX	MIN TYPT MAX	UNII
Valuati	MATCH high-level output voltage	$I_{OH} = -8 \text{ mA}, V_{CC} = 4.5 \text{ V}$	2.4	2.4	v
VOH(M)		$I_{OH} = -20 \mu\text{A}, V_{CC} = 4.5 \text{V}$	3.5	3.5	l
VOL(M)	MATCH low-level output voltage	$I_{OL} = 8 \text{ mA},  V_{CC} = 4.5 \text{ V}$	0.4	0.4	٧
VOL(PE)	PE low-level output voltage	IOL = 16 mA, V <sub>CC</sub> = 4.5 V,	0.4	0.4	V
1	Input current	V <sub>I</sub> = 0 V to 5.5 V	10	10	μА
los	Short-circuit MATCH output current	$V_O = GND$ , $V_{CC} = 5.5 V$	- 150	- 150	·mA
lcc1	Supply current (operative)	RESET = VIH	53 95	53 95	mA
ICC2	Supply current (reset)	RESET = VL	2.75 6	2.75 6	mA
Ci	Input capacitance	f = 1 MHz	5	5	рF
Со	Output capacitance	f = 1 MHz	- 6	6	pF

 $<sup>^{\</sup>dagger}AII$  typical values are at  $V_{CC}\,=\,5$  V,  $T_{A}\,=\,25\,^{o}C.$ 




## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	DADAMETED	TACT2	150-20	TACT2	UNIT	
_	PARAMETER	MIN	MAX	MIN	MAX	UNIT
t <sub>a(A-M)</sub>	Access time from address to MATCH		20		30	ns
ta(A-PL)	Access time from address to PE low		22		30	ns
ta(A-PH)	Access time from address to PE high		30		35	ns
ta(S-M)	Access time from \$\overline{S}\$ to MATCH		10		15	ns
t <sub>p(D)</sub>	Propagation time, data inputs to MATCH		15		20	ns
t <sub>p</sub> (R-MH)	Propagation time, RESET low to MATCH high		10		15	ns
tp(S-MH)	Propagation time, \$\overline{S}\$ high to MATCH high		10		12	ns
tp(W-MH)	Propagation time, W low to MATCH high		10		12	ns
t <sub>p</sub> (W-PH)	Propagation time, W low to PE high		15		20	ns
t <sub>V</sub> (A-M)	MATCH valid time after change of address	3		3		ns
t <sub>v(A-P)</sub>	PE valid time after change of address	5		5		ns

### timing requirements over recommended ranges of supply voltage and operating free-air temperature

	DADAMETED	TACT21	TACT21	LINUT		
	PARAMETER	MIN	MAX	MIN	MAX	UNIT
tw(RL)	Pulse duration, RESET low	35		40		ns
tw(WL)	Pulse duration, W low, without writing PE	20		25		ns
twPE(WL)	Pulse duration, W low, writing PE (see Note 3)	20		25		ns
t <sub>su(A)</sub>	Address setup time before ₩ low	0		0		ns
t <sub>su(D)</sub>	Data setup time before W high	20		25		ns
t <sub>su(P)</sub>	PE setup time before W high (see Note 3)	20		25		ns
t <sub>su(S)</sub>	Chip select setup time before W high	20		25		ns
t <sub>su(RH)</sub>	RESET inactive setup time before first tag cycle	0		0		ns
th(A)	Address hold time after W high	0		0		ns
<sup>t</sup> h(D)	Data hold time after W high	0		- 0		ns
t <sub>h(P)</sub>	PE hold time after W high	0		0		ns
<sup>t</sup> h(S)	Chip select hold time after W high	0 .		0		ns
t <sub>AVWH</sub>	Address valid to write enable high	20		25		ns

NOTE 3: Parameters twpE(WL) and tsu(P) apply only during the write cycle time when writing a parity error, tcpE(W).



FROM OUTPUT TEST POINT

CL = 30 pF

FIGURE 1. TOTEM-POLE OUTPUTS

LOAD CIRCUIT
FIGURE 2. OPEN-DRAIN OUTPUTS

GND




FIGURE 3. TIMING REFERENCE LEVELS





FIGURE 4. COMPARE CYCLE TIMING





NOTE 3: Parameters twPE(WL) and tsu(P) apply only during the write cycle time when writing a parity error, tcPE(W).

#### FIGURE 5. WRITE CYCLE TIMING




FIGURE 6. RESET CYCLE TIMING

en de la companya de la companya de la companya de la companya de la companya de la companya de la companya de La companya de la companya de la companya de la companya de la companya de la companya de la companya de la co

en de la companya de la companya de la companya de la companya de la companya de la companya de la companya de La companya de la companya de la companya de la companya de la companya de la companya de la companya de la co

## SN74ALS2967, SN74ALS2968 DYNAMIC MEMORY CONTROLLERS

D2900 JANUARY 1986 - REVISED MARCH 1988

- Provides Control for 16K, 64K, and 256K
   Dynamic RAMs
- Highest-Order Two-Address Bits Select One of Four Banks of RAMs
- Supports Scrubbing Operations and Nibble-Mode Access
- Separate Output Enable for Multi-Channel Access to Memory
- 48-Pin Dual-In-Line Package

## description


The 'ALS2967 and 'ALS2968 dynamic memory controllers (DMCs) are designed for use in today's high-performance memory systems. The DMC acts as the address controller between any processor and dynamic memory array.

Two versions are provided that help simplify interfacing to the system dynamic timing controller. The 'ALS2967 offers active-low Row Address Strobe Input (RASI) and Column Address Strobe Input (CASI), while the 'ALS2968 offers active-high Row Address Strobe Input (RASI) and Column Address Strobe Input (CASI) inputs.


Using two 9-bit address latches, the DMC will hold the row and column addresses for any DRAM up to 256K. These latches and the two row/column refresh address counters feed into a 9-bit, 4-input MUX for output to the dynamic RAM address lines. A 2-bit bank select latch is provided to select one of the four RAS and CAS outputs. The two bits are normally obtained from the two highest-order address bits.

The 'ALS2967 and 'ALS2968 have two basic modes of operation, read/write and refresh. During normal read/write operations, the row and column addresses are multiplexed to the dynamic RAM, with the corresponding RAS and CAS signals activated to strobe the addresses into the RAM. In the refresh mode, the two counters cycle through the refresh addresses. If memory scrubbing is not being implemented, only the row counter is used. When memory scrubbing is being performed, both the row and column counters are used to perform read-modify-write cycles. In this mode all RAS outputs will be active (low) while only one CAS output is active at a time.

## SN74ALS2967, SN74ALS2968 . . . JD OR N PACKAGE (TOP VIEW)



SN74ALS2967, SN74ALS2968 . . . FN PACKAGE
(TOP VIEW)




NC-No internal connection

<sup>†</sup> 'ALS2967 has active-low inputs CASi and RASI; 'ALS2968 has active-high inputs CASI and RASI.

The SN74ALS2967 and SN74ALS2968 are characterized for operation from 0 °C to 70 °C.




## logic symbols†



<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



### **TABLE 1. PIN FUNCTION**

PIN NAME	DESCRIPTION
A0-A17	Address Inputs. A0-A8 are latched in as the nine-bit row address for the DRAM. These inputs drive Q0-Q8 when the
	DMC is in the read/write mode and MSEL is low. A9-A17 are latched in as the column address, and will drive Q0-Q8
	when MSEL is high and the DMC is in the read/write mode. The addresses are latched when the Latch Enable (LE) input
	signal is low.
SELO, SEL1	Bank Select. These two inputs are normally the two highest-order address bits and are used in the read/write mode
	to select which bank of memory will be receiving the RAS and CAS signals after RASI ('ALS2967) or RASI ('ALS2968)
	and CASI ('ALS2967) or CASI ('ALS2968) go active.
LE	Latch Enable. This active-high input causes the row, column, and bank select latches to become transparent, allowing
	the latches to accept new input data. A low input on LE latches the input data.
MSEL	Multiplexer Select. This input determines whether the row or column address will be sent to the memory address inputs.
	When MSEL is high, the column address is selected, while the row address is selected when MSEL is low. The address
1	may come from either the address latch or refresh address counter depending on MCO and MC1 (see Mode Control
	Function Table).
<u>cs</u>	Chip Select. This active-low input is used to enable the DMC. When $\overline{CS}$ is active, the DMC operates normally in all
	four modes. When CS goes high, the device will not enter the read/write mode. This allows other devices to access
	the same memory that the DMC is controlling.
Œ	Output Enable. This active-low input enables/disables the output signals. When $\overline{\text{OE}}$ is high, the outputs of the DMC
	enter the high-impedance state.
MC0-MC1	Mode Controls. These inputs determine in which of the four modes the DMC operates. The description of each of the
	four operating modes is given in Table 2.
Q0-Q8	Address Outputs. These address outputs feed the DRAM address inputs and provide drive for memory systems having
	capacitance of up to 500 picofarads.
RASI or	Row Address Strobe Input. During the normal memory cycles, the decoded RASn output (RASO, RAS1, RAS2, or RAS3)
RASI	is forced low after receipt of an active Row Address Strobe Input signal. In either Refresh mode, all four RAS outputs
	will be low while the Row Address Strobe Input signal is active. The RASI on the 'ALS2967 is an active-low input while
	on the 'ALS2968, RASI is an active-high input. (For more details see timing diagrams).
RASO-RAS3	Row Address Strobe. Each of the Row Address Strobe outputs provides a RAS signal to one of the four banks of dynamic
	memory. Each RASn output will go low when selected by SELO and SEL1 after RASI ('ALS2967) or RASI ('ALS2968)
	goes active. All four go low in response to RASI ('ALS2967) or RASI ('ALS2968) while in the refresh mode.
CASI or	Column Address Strobe Input. This input going active causes the selected CAS output to be forced low. The CASI
CASI	input on the 'ALS2967 is active low input while on the 'ALS2968, CASI is active high input. (For more details see
	timing diagrams.)
CASO-CAS3	Column Address Strobe. During normal Read/Write cycles the two selected bits (SELO, SEL1) determine which CAS
	output will go active following CASI ('ALS2967) or CASI ('ALS2968) going active. When memory scrubbing is being
	performed, only the CASn signal selected will be active. For non-scrubbing cycles, all four CAS outputs will remain high.

## SN74ALS2967, SN74ALS2968 DYNAMIC MEMORY CONTROLLERS

### TABLE 2. MODE-CONTROL FUNCTION TABLE

MC1	MCO	OPERATING MODE
L	L	Refresh Mode without Scrubbing. Refresh cycles are performed with only the row counter being used to generate
		the addresses. In this mode, all four RAS outputs are active while the four CAS outputs remain high.
Ł	Н	Refresh with Scrubbing/Initialize. During this mode, refresh cycles are done with both the row and column counters
		generating the addresses. MSEL is used to select either the row or the column counter. All four RAS outputs go low
		in response to RASI ('ALS2967) or RASI ('ALS2968), while only one CASn output goes low in response to CASI
		('ALS2967) or CASI ('ALS2968). The bank counter keeps track of which CAS output goes active. This mode can
		also be used during system power-up so that the memory can be written with a known data pattern.
Н	L	Read/Write. This mode is used to perform read/write cycles. Both the Row and Column addresses are multiplexed
		to the address output lines using MSEL. SELO and SEL1 are decoded to determine which RASn and CASn
		outputs will be active. The refresh counter is disabled while in this mode.
Н	Н	Clear Refresh Counters. This mode clears the three refresh counters (row, column, and bank) on the inactive transition
		of RASI ('ALS2967) or RASI ('ALS2968), putting them at start of the refresh sequence (see timing diagrams for more
		detail). In this mode, all four RAS outputs are driven low after the active edge of RASI ('ALS2967) or RASI ('ALS2968)
		so that DRAM wake-up cycles may also be performed.

### TABLE 3. ADDRESS OUTPUT FUNCTIONS

		INP	UTS	OUTPUTE OO OO		
MODE	MC1	MCO	MSEL	cs	OUTPUTS Q0-Q8	
Refresh without scrubbing	L	L	Х	Х	Row counter address	
Befreek with combbine		Н	L	Х	Row counter address	
Refresh with scrubbing	-	П	Н	Х	Column counter address	
		L	L	L	Row address <sup>†</sup>	
Read/write	н		Н	L	Column address <sup>†</sup>	
			X	Η٠	All L	
Clear refresh counter <sup>‡</sup>	Н	Н	X	Х	All L	

#### TABLE 4. RAS OUTPUT FUNCTIONS

				OUT	PUTS					
'ALS2967 RASI	'ALS2968 RASI	мс1	мсо	SEL1†	SELO†	cs	RAS0	RAS1	RAS2	RAS3
L	н	L	L	Х	Х	Х	L	L	L	L
L	Н	L	Н	×	X	X	L	L	L	L
	π			L	L	Ĺ	L	Н	Н	Н
			H L	L	н .	L	Ħ	L	Н	Н
ι.		н		Н	L	L	Н	Н	L.	H,
				Н	Н	L	Н	Н	Н	L
				X	X	Н	Н	Н	Н	Н
L	Н	Н	Н	X	Х	Х	L	L	L	L
Н	L	Х	Х	X	Х	Х	Н	Н	Н	Н

#### **TABLE 5. CAS OUTPUT FUNCTIONS**

			IN	PUTS						OUT	PUTS	
'ALS2967	'ALS2968	MC1	MCO	SEL1 <sup>†</sup> SE	SELO†	INTE	INTERNAL		CASO	CAS1	<u> </u>	CAS3
CASI	CASI	MICI	WCO	SEL I	SELU.	BC1	BC0	CS	CASU	CASI	CASZ	CASS
L	Н	L	L	Х	Х	Х	Х	Х	Н	н	Н	Н
	i i					L	L	Х	L	Н	н	Н
l .	н	١.	н	l <sub>x</sub>	[	L	Н	×	Н	L	Н	н
L	_ "		н	^	Х	Н	L	X	Н	Н	L	Н
						Н	Н	Х	Н	н	Н	L
				L	L	X	Х	L	L	Н	н	Н
				L	Н	Х	Х	L	Н	L	Н	Н
L	Н	н	L	Н	L	X	Х	L	Н	Н	L	Н
		ŀ		Н	Н	X	Х	L	Н	Н	Н	L
				Х	Х	×	X	Н	Н	Н	Н	Н
L	Н	Н	Н	Х	X	X	Х	X	Н	Н	Н	Н
Н	L	Х	×	Х	X	×	X	Х	Н	Н	Н	Н

<sup>†</sup> If LE is low, outputs will be the levels entered when LE was last high. If LE is high, outputs will follow address inputs as selected by MSEL.

For 'ALS2967, clearing occurs on the low-to-high transition of RASI; for 'ALS2968, clearing occurs on the high-to-low transition of RASI.

#### read/write operation details

During normal read/write operations, the row and column addresses are multiplexed to the dynamic RAM controlled by the MSEL input. The corresponding RASn and CASn output signals strobe the addresses into memory. The block diagram in Figure 1 shows a typical system interface for a one-megaword dynamic memory. The DMC is used to control the four banks of 256K memory.

For systems where addresses and data are multiplexed onto a single bus, the DMC uses latches, (row, column, and bank) to hold the address information. Figure 5 shows a typical timing diagram using the input latches. The twenty input latches are transparent when latch enable (LE) is high, and latch the input data whenever LE is taken low. For systems in which the processor has separate address and data buses, LE may be permanently high (see timing diagram in Figure 4).




FIGURE 1. 1-MEGAWORD X 16-BIT DYNAMIC MEMORY

## SN74ALS2967, SN74ALS2968 DYNAMIC MEMORY CONTROLLERS

#### read/write operations (continued)

The DMC is designed with heavy-duty outputs that are capable of driving four banks of 16-bit words, including six checkbits used for error detection and correction.

In addition to heavy-duty output drivers, the outputs are designed with balanced output impedances (25  $\Omega$  both high and low). This feature optimizes the drive low characteristics, based on safe undershoot, while providing symmetrical drive high characteristics. It also eliminates the external resistors required to pull the outputs up to the MOS VOH level (VCC - 1.5 V).




FIGURE 2. 1-MEGAWORD X 16-BIT DYNAMIC MEMORY WITH ERROR DETECTION AND CORRECTION

#### memory expansion

With a 9-bit address path, the DMC can control up to one megaword when using 256K dynamic RAMs. If a larger memory size is desired, the DMC's chip select  $(\overline{CS})$  makes it easy to expand the memory size by using additional DMCs. A four-megaword memory system is shown in Figure 3.

To maintain maximum performance in 32-bit applications, it is recommended that individual bus drivers be used for each bank.




FIGURE 3. 4-MEGAWORD X 16-BIT DYNAMIC MEMORY

#### refresh operations

The two 9-bit counters in the 'ALS2967 and 'ALS2968 support 128-, 256-, and 512-line refresh operations. Transparent, burst, synchronous, or asynchronous refresh modes are all possible. The refresh counters are advanced on the low-to-high transition of RASI on the 'ALS2967, and on the high-to-low transition of RASI on the 'ALS2968. The refresh counters are reset to zero on the low-to-high transition of RASI on the 'ALS2967, and on the high-to-low transition of RASI on the 'ALS2968, if MC1 and MC0 are at a high logic level. See Figure 8 for additional timing details.

When performing refresh cycles without memory scrubbing (MC1 and MC0 both low), all four RAS outputs go low, while all CAS outputs are driven high. Typical timing for this mode of operation is shown in Figure 6.

#### decoupling

Due to the high switching speed and high drive capability of the 'ALS2967 and 'ALS2968, it is necessary to decouple the device for proper operation. Multilayer ceramic 0.1  $\mu$ F to 1  $\mu$ F capacitors are recommended for decoupling. It is important to mount the capacitors as close as possible to the power pins (V<sub>CC</sub> and GND) to minimize lead inductance and noise. A ground plane is recommended.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	 	7 V
Input voltage	 	7 V
Voltage applied to disabled 3-state output	 	5.5 V
Operating free-air temperature range	 	0°C to 70°C
Storage temperature range		-65°C to 150°C

### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	٧
V <sub>IH</sub>	High-level input v	oltage	2			V
٧ıL	Low-level input v	oltage			0.8	V
ō H	High-level output	current			-2.6	mA
loL	Low-level output	current			12	mA ·
		(23) RASI low or RASI high	15			
t <sub>w</sub>	Pulse duration	(24) RASI high or RASI low	15			ns
		(25) LE high	20			
	·	(26) An before LE↓	5			
١.	Setup time	(27) SELn before LE↓	5			
t <sub>su</sub>	Setup time	(28) MCO or MC1 before RASi↑ or RASI↓	25			ns
		(29) SELn before RASIL or RASIT	15			
	Hold time	(30) An after LE↓	5			
<sup>t</sup> h	Hold time	(31) SELn after LE↓	5			ns
TA	Operating free-air	temperature	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS	MIN TYP† MAX			UNIT
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			- 1.5	V
Voн	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -2.6 mA	2.4	3.2		٧
. V	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 1 mA		0.15	0.5	V
VOL	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 12 mA		0.35	0.8	· ·
loL <sup>‡</sup>	$V_{CC} = 4.5 V$ ,	V <sub>O</sub> = 2 V	30			mA
lozн	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20	μΑ
lozL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			- 20	μΑ
lj .	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V	-		0.1	mA
IH	$V_{CC} = 5.5 V,$	V <sub>1</sub> = 2.7 V			20	μΑ
lį į	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0.4 V			-0.1	mA
IO§	$V_{CC} = 5.5 V$ ,	$V_0 = 2.25 \text{ V}$	-30		-112	mA
Icc	V <sub>CC</sub> = 5.5 V,			136	200	mA

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

<sup>\*</sup>Not more than one output should be tested at a time, and duration should not exceed 1 second.

<sup>§</sup> The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit output current, los.

## SN74ALS2967, SN74ALS2968 DYNAMIC MEMORY CONTROLLERS

## switching characteristics, CL = 50 pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
t <sub>pd(1)</sub>	RASI or RASI	Any Q		9	18	25	ns
tpd(2)	RASI or RASI	RASn		3	10	18	ns
t <sub>pd</sub> (3)	CASI or CASI	<del>CAS</del> n		3	9	17	ns
t <sub>pd(4)</sub>	Any A	Any Q		3	9	18	ns
t <sub>pd(5)</sub>	MSEL	Any Q		3	12	20	ns
tpd(6)	LET	Any Q			13	25	ns
tpd(7)	LET	Any RAS			13	25	ns
t <sub>pd(8)</sub>	LET	Any CAS			13	24	ns
t <sub>pd</sub> (9)	MC0 or MC1	Any Q		7	13	24	ns
<sup>t</sup> pd(10)	MC0 or MC1	Any RAS		3	10	21	ns
<sup>t</sup> pd(11)	MC0 or MC1	Any CAS	V <sub>CC</sub> = 4.5 V to 5.5 V,	3	9	19	ns
<sup>t</sup> pd(12)	CS	Any Q	T <sub>A</sub> = 0°C to 70°C		13	23	ns
<sup>t</sup> pd(13)	CS	Any RAS			9	20	ns
<sup>t</sup> pd(14)	CS	Any CAS			9	19	ns
<sup>t</sup> pd(15)	SELO or SEL1	Any RAS	•		10	20	ns
<sup>t</sup> pd(16)	SELO or SEL1	Any CAS			11	18	ns
t <sub>en(17)</sub>	QET	Any Q	7		10	19	ns
<sup>t</sup> en(18)	<u>OE</u> ↓	Any RAS	7		11	19	ns
ten(19)	<u>OE</u> †	Any CAS			11	19	ns
tdis(20)	ŌĒ↑	Any Q			10	20	ns
tdis(21)	ŌĒ↑	Any RAS			. 10	20	ns
tdis(22)	<u>Ō</u> dž	Any CAS			9	20	ns

## switching characteristics, C<sub>L</sub> = 150 pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
t <sub>pd(1)</sub>	RASI or RASI	Any Q		12	20	27	ns
t <sub>pd</sub> (2)	RASI or RASI	RASn		5	12	23	ns
t <sub>pd</sub> (3)	CASI or CASI	CASn		4	12	22	ns
t <sub>pd(4)</sub>	Any A	Апу Q	7	5	12	20	ns
tpd(5)	MSEL	Any Q		8	15	- 26	ns
tpd(6)	LET	Any Q			15	27	ns
tpd(7)	LE†	Any RAS			15	28	ns
t <sub>pd</sub> (8)	LE↑	Any CAS	$V_{CC} = 4.5 \text{ V to 5.5 V},$		16	27	ns
t <sub>pd</sub> (9)	MC0 or MC1	Any Q	$T_A = 0$ °C to 70°C	7	14	28	ns
<sup>t</sup> pd(10)	MC0 or MC1	Any RAS		5	12	25	ns
<sup>t</sup> pd(11)	MC0 or MC1	Any CAS		4	11	23	ns
<sup>t</sup> pd(12)	CS	Any Q			14	27	ns
<sup>t</sup> pd(13)	<u>cs</u>	Any RAS			11	22	ns
<sup>t</sup> pd(14)	<u>cs</u>	Any CAS			12	22	ns
<sup>t</sup> pd(15)	SELO or SEL1	Any RAS			13	23	ns
<sup>t</sup> pd(16)	SELO or SEL1	Any CAS			13	22	ns

<sup>&</sup>lt;sup>†</sup> See Figures 10, 11, 12, and 13 for test circuit and switching waveforms.

 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



## DYNAMIC MEMORY CONTROLLERS




FIGURE 4. READ/WRITE CYCLE TIMING (MC1, MC0 = 1, 0), (LE = H)

```
t1(min) = t_{pd(4)} max + t_{su(AR)} min - t_{pd(2)} min
t2(min) = t_{pd(2)} max + t_{h(AR)} min - t_{pd(5)} min
t3(min) = t2 min + t_{pd(5)} max + t_{su(AC)} - t_{pd(3)} min
```

See the DRAM data sheet for applicable t<sub>SU(AR)</sub>, t<sub>SU(AR)</sub>, and t<sub>h(AR)</sub>. In addition, note that propagation delay times given in the above equations are functions of capacitive loading. The values used in these equations must relate to actual system capacitive loading.

<sup>†</sup> Parameters  $t_{SU(AR)}$ ,  $t_{SU(AC)}$ , and  $t_{h(AR)}$  are timing requirements of the dynamic RAM. Parameters t1, t2, and t3 represent the minimum timing requirements at the inputs to the DMC that guarantee DRAM timing specifications and maximum system performance. The minimum requirements for t1, t2, and t3 are as follows:




FIGURE 5. READ/WRITE CTCLE THINING USING INPUT LATCHES (NICT, NICO = H, L)

<sup>†</sup> t<sub>su(AR)</sub>, t<sub>su(AC)</sub>, and t<sub>h(AR)</sub> are timing requirements of the dynamic RAM. See the DRAM data sheet for applicable specifications.




FIGURE 6. REFRESH CYCLE TIMING (MC1, MC0 = L, L) WITHOUT SCRUBBING

 $<sup>^{\</sup>dagger}$   $t_{SU(AR)}$ ,  $t_{W(RL)}$ , and  $t_{W(RH)}$  are timing requirements of the dynamic RAM. See DRAM data sheet for applicable specifications.



# SN74ALS2967, SN74ALS2968 DYNAMIC MEMORY CONTROLLERS





FIGURE 7. REFRESH CYCLE TIMING (MC1, MC0 = L, H) WITH MEMORY SCRUBBING


† Parameters t<sub>Su(AR)</sub>, t<sub>su(AC)</sub>, and t<sub>h(AR)</sub> are timing requirements of the dynamic RAM. Parameters t2, t3, and t4 represent the minimum timing requirements at the inputs to the DMC that guarantee DRAM timing specifications and maximum system performance. The minimum requirement for t2, t3, and t4 are as follows:

```
\begin{array}{lll} t2(min) &= t_{pd(2)} \; max \; + \; t_{h(AR)} \; min \; - \; t_{pd(5)} \; min \\ t3(min) &= t2 \; min \; + \; t_{pd(5)} \; max \; + \; t_{su(AC)} \; - \; t_{pd(3)} \; min \\ t4(min) &= t_{pd(9)} \; max \; + \; t_{su(AR)} \; min \; - \; t_{pd(2)} \; min \end{array}
```

See the DRAM data sheet for applicable  $t_{SU(AR)}$ ,  $t_{SU(AC)}$ , and  $t_{h(AR)}$ . In addition, note that propagation delay times given in the above equations are functions of capacitive loading. The values used in these equations must correspond to actual system capacitive loading.  $^{\ddagger}A$   $\overline{CAS}$ n output is selected by the bank counter. All other  $\overline{CAS}$ n outputs will remain high.




TEXAS
INSTRUMENTS
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265



RASI ('ALS2967) = L, RASI ('ALS2968) = H, MSEL = H or L, CASI ('ALS2967) = L, CASI ('ALS2968) = H
FIGURE 9. MISCELLANEOUS TIMING

#### SWITCHING TEST CIRCUIT



FROM 680  $\Omega$  S DEVICE OUTPUT  $C_L = 50 \text{ pF}$ 

FIGURE 10. CAPACITIVE LOAD SWITCHING

FIGURE 11. THREE-STATE ENABLE/DISABLE

#### TYPICAL SWITCHING CHARACTERISTICS




FIGURE 12. OUTPUT DRIVE LEVELS

#### THREE-STATE TIMING 3-STATE CONTROL 1.5 V (OE) **tPHZ** <sup>t</sup>PZH (DISABLE) (ENABLE) ۷он Vон V<sub>OH</sub> - 0.5 V OUTPUT (HIGH IMPEDANCE) V<sub>OL</sub> + 0.5 V - 0.8 V VOL VOL <sup>t</sup>PLZ **tPZL** (DISABLE) (ENABLE)

NOTE: Decoupling is needed for all AC tests

FIGURE 13. THREE-STATE CONTROL LEVELS



<sup>\*</sup> t<sub>pd</sub> specified at C<sub>L</sub> = 50, 150 pF

D2900, JANUARY 1986-REVISED MARCH 1988

- Provides Control for 16K, 64K, 256K, and 1M Dynamic RAMs
- Highest-Order Two-Address Bits Select One of Four Banks of RAMs
- Supports Scrubbing Operations and Nibble-Mode Access
- Separate Output Enable for Multi-Channel Access to Memory
- 52-Pin Dual-In-Line Package

#### description


The 'ALS6301 and 'ALS6302 dynamic memory controllers (DMCs) are designed for use in today's high-performance memory systems. The DMC acts as the address controller between any processor and dynamic memory array.

Two versions are provided that help simplify interfacing to the system dynamic timing controller. The 'ALS6301 offers active-low Row Address Strobe Input (RASI) and Column Address Strobe Input (CASI), while the 'ALS6302 offers active-high Row Address Strobe Input (RASI) and Column Address Strobe Input (CASI) inputs.


Using two 10-bit address latches, the DMC will hold the row and column addresses for any DRAM up to 1M. These latches and the two row/column refresh address counters feed into a 10-bit, 4-input MUX for output to the dynamic RAM address lines. A 2-bit bank select latch is provided to select one of the four RAS and CAS outputs. The two bits are normally obtained from the two highest-order address bits.

The 'ALS6301 and 'ALS6302 have two basic modes of operation, read/write and refresh. During normal read/write operations, the row and column addresses are multiplexed to the dynamic RAM, with the corresponding RAS and CAS signals activated to strobe the addresses into the RAM. In the refresh mode, the two counters cycle through the refresh addresses. If memory scrubbing is not being implemented, only the row counter is used. When memory scrubbing is being performed, both the row and column counters are used to perform readmodify-write cycles. In this mode all RAS outputs will be active (low) while only one CAS output is active at a time.

#### SN74ALS6301, SN74ALS6302 . . . JD OR N PACKAGE (TOP VIEW)



#### SN74ALS6301, SN74ALS6302 . . . FN PACKAGE (TOP VIEW)



 $<sup>^{\</sup>dagger}$  'ALS6301 has active-low inputs  $\overline{\text{CASI}}$  and  $\overline{\text{RASI}};$  'ALS6302 has active-high inputs CASI and RASI.


The SN74ALS6301 and SN74ALS6302 are characterized for operation from 0°C to 70°C.



#### logic symbols† 'ALS6301 'ALS6302 DYNAMIC MEMORY DYNAMIC MEMORY CONTROLLER CONTROLLER (13)(13)ΤP ΤP 'ALS6302 'ALS6301 (40)(40)ŌĒ ΕN ŌĒ EN (46) (46) (28) (28)QΟ QΟ мсо 0 0 MODE (45) (27) MODE (45) (27) Q1 MC1 Q1 MC1 1 (44) (44) (52) 2 (52)2 Q2 MSEL MSEL MSEL (43) MSFL. (43) (1) 3 QЗ (1) 3 Q3 cs cs $\overline{cs}$ cs (42) (42) (29) 4 Q4 (29) Q4 RASI RASI RASI Q٠ (38) RASI α (38) (14)Q5 (14)5 Q5 LE LE LE LE (37) (37) Q6 6 **Q6** (2) 0 (36) (36) ΑO 0 ΑO Ω7 7 **Q**7 7 (4) (4) (35) (35) Α1 Α1 8 **Q8** (6) (6) (34) Q9 (<u>34)</u> Q9 2 A2 2 A2 l e (8) (8) 3 ΑЗ 3 АЗ (10) (10)ROW Α4 4 4 Α4 (50) RAS0 (50) (15) ROW (15)ADDR RAS<sub>0</sub> Α5 5 Α5 5 (48) ADDR (48) (17)(17) RAS1 RAS1 6 Α6 6 Α6 (33) (33) (19) (19) 2 RAS2 RAS2 7 2 Α7 7 Α7 (31) (21) (21) (31) **(** 3 RAS3 RAS3 8 Α8 8 lз **A8** (23) (23) Α9 9 9 Α9 (3) (3) A10 0 A10 0 (5) (5) A11 1 A11 (7) (7) 2 2 A12 (9) (9) 3 A13 3 A13 (49)(11) COL (11) (49) CASO 4 4 CASO A14 A14 COL ADDR (47) (16) (16) (47) CAS1 5 5 A15 CAS<sub>1</sub> A15 ADDR (18) (18)(32) (32) 6 CAS2 A16 6 CAS<sub>2</sub> A16 2 (20) (20) (30) (30) 7 A17 7 A17 CAS3 CAS<sub>3</sub> (22) (22)A18 8 A18 8 (24) (24) A19 9 9 A19 (25)(25)0 **SELO** 0 SELO (26) (26) SEL1 (51) (51) CASI CASI CASI CASI

<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std-91-1984 and IEC Publication 617-12. Pin numbers shown are for JD and N packages.

### logic diagram (positive logic)



Pin numbers shown are for JD and N packages.



### **TABLE 1. PIN FUNCTION**

PIN NAME	DESCRIPTION
A0-A19	Address Inputs. A0-A9 are latched in as the nine-bit row address for the DRAM. These inputs drive Q0-Q9 when the
	DMC is in the read/write mode and MSEL is low. A10-A19 are latched in as the column address, and will drive Q0-Q9
	when MSEL is high and the DMC is in the read/write mode. The addresses are latched when the Latch Enable (LE) input
	signal is low.
SELO, SEL1	Bank Select. These two inputs are normally the two highest-order address bits and are used in the read/write mode
	to select which bank of memory will be receiving the RAS and CAS signals after RASI ('ALS6301) or RASI ('ALS6302)
	and CASI ('ALS6301) or CASI ('ALS6302) go active.
LE	Latch Enable. This active-high input causes the row, column, and bank select latches to become transparent, allowing
	the latches to accept new input data. A low input on LE latches the input data.
MSEL	Multiplexer Select. This input determines whether the row or column address will be sent to the memory address inputs.
	When MSEL is high, the column address is selected, while the row address is selected when MSEL is low. The address
	may come from either the address latch or refresh address counter depending on MCO and MC1 (see Mode Control
	Function Table).
cs	Chip Select. This active-low input is used to enable the DMC. When CS is active, the DMC operates normally in all
	four modes. When CS goes high, the device will not enter the read/write mode. This allows other devices to access
	the same memory that the DMC is controlling.
ŌĒ	Output Enable. This active-low input enables/disables the output signals. When $\overline{\text{OE}}$ is high, the outputs of the DMC
	enter the high-impedance state.
MC0-MC1	Mode Controls. These inputs determine in which of the four modes the DMC operates. The description of each of the
	four operating modes is given in Table 2.
Q0-Q9	Address Outputs. These address outputs feed the DRAM address inputs and provide drive for memory systems having
	capacitance of up to 500 picofarads.
RASI or	Row Address Strobe Input. During the normal memory cycles, the decoded RASn output (RASO, RAS1, RAS2, or RAS3)
RASI	is forced low after receipt of an active Row Address Strobe Input signal. In either Refresh mode, all four RAS outputs
	will be low while the Row Address Strobe Input signal is active. The RASI on the 'ALS6301 is an active-low input while
	on the 'ALS6302, RASI is an active-high input. (For more details see timing diagrams).
RAS0-RAS3	Row Address Strobe. Each of the Row Address Strobe outputs provides a RAS signal to one of the four banks of dynamic
	memory. Each RASn output will go low when selected by SELO and SEL1 after RASI ('ALS6301) or RASI ('ALS6302)
	goes active. All four go low in response to RASI ('ALS6301) or RASI ('ALS6302) while in the refresh mode.
CASI or	Column Address Strobe Input. This input going active causes the selected CAS output to be forced low. The CASI
CASI	input on the 'ALS6301 is active low input while on the 'ALS6302, CASI is active high input. (For more details see
	timing diagrams.)
CAS0-CAS3	Column Address Strobe. During normal Read/Write cycles the two selected bits (SELO, SEL1) determine which CAS
	output will go active following CASI ('ALS6301) or CASI ('ALS6302) going active. When memory scrubbing is being
	performed, only the CASn signal selected will be active. For non-scrubbing cycles, all four CAS outputs will remain high.
TP	This active-low test input asynchronously sets the row and column input latches high, while forcing the two bank
	select latches low. In normal operation, TP is tied high.

### TABLE 2. MODE-CONTROL FUNCTION TABLE

MC1	MCO	OPERATING MODE
L	L	Refresh Mode without Scrubbing. Refresh cycles are performed with only the row counter being used to generate
		the addresses. In this mode, all four RAS outputs are active while the four CAS outputs remain high.
L	Н	Refresh with Scrubbing/Initialize. During this mode, refresh cycles are done with both the row and column counters
		generating the addresses. MSEL is used to select either the row or the column counter. All four RAS outputs go low
ļ		in response to RASI ('ALS6301) or RASI ('ALS6302), while only one CASn output goes low in response to CASI
		('ALS6301) or CASI ('ALS6302). The bank counter keeps track of which CAS output goes active. This mode can
		also be used during system power-up so that the memory can be written with a known data pattern.
Н	L	Read/Write. This mode is used to perform read/write cycles. Both the Row and Column addresses are multiplexed
		to the address output lines using MSEL. SELO and SEL1 are decoded to determine which RASn and CASn
		outputs will be active. The refresh counter is disabled while in this mode.
Н	Н	Clear Refresh Counters. This mode clears the three refresh counters (row, column, and bank) on the inactive transition
		of RASI ('ALS6301) or RASI ('ALS6302), putting them at start of the refresh sequence (see timing diagrams for more
1		detail). In this mode, all four RAS outputs are driven low after the active edge of RASI ('ALS6301) or RASI ('ALS6302)
		so that DRAM wake-up cycles may also be performed.



#### **TABLE 3. ADDRESS OUTPUT FUNCTIONS**

MODE		INP	UTS		Ουτρυτς 00-09		
MODE	MC1	MC0	MSEL	CS	0017015 00-09		
Refresh without scrubbing	L	L	X	X	Row counter address		
Defeath with accubation			L	Х	Row counter address		
Refresh with scrubbing		Н	Н	Х	Column counter address		
			L	L	Row address <sup>†</sup>		
Read/write	Н	L	Н	L	Column address <sup>†</sup>		
			×	Н	All L		
Clear refresh counter <sup>‡</sup>	Н	Н	X	X	All L		

#### **TABLE 4. RAS OUTPUT FUNCTIONS**

		INP	UTS					OUT	PUTS					
'ALS6301 RASI	'ALS6302 RASI	мс1	мсо	SEL1 <sup>†</sup>	SELO†	СS	RAS0	RAS1	RAS2	RAS3				
L	Н	L	L	X	Х	Х	L	L	L	L				
L	Н	L	н	×	Х	Х	L	L	L	٦				
				L	L	L	L	Н	Н	H				
			İ	İ				٦	Н	L	Н	L	Н	H
L	н	Н	L	Н	L	L _	Н	Н	L	Н				
				Н	Н	L	Н	Н	Н	г				
		1	-	×	Х	Н	Н	Н	Н	Н				
L	н	Н	Н	Х	Х	Х	L	Ĺ	L	L				
Н	L	X	X	Х	Х	Х	Н	Н	Н	H				

## TABLE 5. CAS OUTPUT FUNCTIONS

			IN	PUTS						OUT	PUTS	
'ALS6301 CASI	'ALS6302 CASI	MC1	мсо	SEL1 <sup>†</sup>	SEL0†	INTE BC1	RNAL BC0	CS	CAS0	CAS1	CAS2	CAS3
L	Н	L	L	Х	Х	×	X	Х	Н	Н	Н	Н
						L	L	Х	L	Н	Н	Н
L	н	L	н	l <sub>x</sub>	×	L	Н	X	Н	L	Н	Н
	п			^	^	Н	L	X	Н	Н	L	Н
						Н	Н	X	Н	Н	Н	L
				L	L	Х	Х	L	L	Н	Н	Н
				L	Н	X	X	L	Н	L	Н	Н
L	Н	Н	L	Н	L	Х	Х	١	Н	Н	L	Н
				Н	Н	×	X	٦	Н	Н	Н	L
				Х	X	×	Х	Η	Н	Н	Н	Н
L	Н	Н	Н	Х	X	×	Х	Х	Н	Н	Н	Н
Н	L	X	X	Х	Х	X	Х	Х	Н	Н	н	Н

<sup>†</sup> If TP is low, the row and column address latch will be high. If TP is high, the row and column address latch will be at the levels entered when LE was last high.

<sup>‡</sup> For 'ALS6301, clearing occurs on the low-to-high transition of RASI; for 'ALS6302, clearing occurs on the high-to-low transition of RASI.

During normal read/write operations, the row and column addresses are multiplexed to the dynamic RAM controlled by the MSEL input. The corresponding RASn and CASn output signals strobe the addresses into memory. The block diagram in Figure 1 shows a typical system interface for a four-megaword dynamic memory. The DMC is used to control the four banks of 1M memory.

For systems where addresses and data are multiplexed onto a single bus, the DMC uses latches, (row, column, and bank) to hold the address information. Figure 5 shows a typical timing diagram using the input latches. The twenty-two input latches are transparent when latch enable (LE) is high, and latch the input data whenever LE is taken low. For systems in which the processor has separate address and data buses, LE may be permanently high (see timing diagram in Figure 4).




FIGURE 1. 4-MEGAWORD X 16-BIT DYNAMIC MEMORY

#### read/write operations (continued)

The DMC is designed with heavy-duty outputs that are capable of driving four banks of 16-bit words, including six checkbits used for error detection and correction.

In addition to heavy-duty output drivers, the outputs are designed with balanced output impedances (25  $\Omega$  both high and low). This feature optimizes the drive low characteristics, based on safe undershoot, while providing symmetrical drive high characteristics. It also eliminates the external resistors required to pull the outputs up to the MOS VOH level (VCC - 1.5 V).




FIGURE 2. 4-MEGAWORD X 16-BIT DYNAMIC MEMORY WITH ERROR DETECTION AND CORRECTION

# DYNAMIC MEMORY CONTROLLERS

#### memory expansion

With a 10-bit address path, the DMC can control up to four megaword when using 1M dynamic RAMs. If a larger memory size is desired, the DMC's chip select  $(\overline{CS})$  makes it easy to expand the memory size by using additional DMCs. A sixteen-megaword memory system is shown in Figure 3.

To maintain maximum performance in 32-bit applications, it is recommended that individual bus drivers be used for each bank.




FIGURE 3. 16-MEGAWORD X 16-BIT DYNAMIC MEMORY

#### refresh operations

The two 10-bit counters in the 'ALS6301 and 'ALS6302 support 128-, 256-, 512-, and 1024-line refresh operations. Transparent, burst, synchronous, or asynchronous refresh modes are all possible. The refresh counters are advanced on the low-to-high transition of RASI on the 'ALS6301, and on the high-to-low transition of RASI on the 'ALS6302. The refresh counters are reset to zero on the low-to-high transition of RASI on the 'ALS6301, and on the high-to-low transition of RASI on the 'ALS6302, if MC1 and MC0 are at a high logic level. See Figure 8 for additional timing details.

When performing refresh cycles without memory scrubbing (MC1 and MC0 both low), all four RAS outputs go low, while all CAS outputs are driven high. Typical timing for this mode of operation is shown in Figure 6.

#### decoupling

Due to the high switching speed and high drive capability of the 'ALS6301 and 'ALS6302, it is necessary to decouple the device for proper operation. Multilayer ceramic 0.1- $\mu$ F to 1- $\mu$ F capacitors are recommended for decoupling. It is important to mount the capacitors as close as possible to the power pins (V<sub>CC</sub> and GND) to minimize lead inductance and noise. A ground plane is recommended.



Supply voltage, VCC	 7
Input voltage	
Voltage applied to disabled 3-state output	 5.5
Operating free-air temperature range	 0°C to 70°
Storage temperature range	 -65°C to 150°

## recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High-level input	voltage	2			V
VIL	Low-level input v	w-level input voltage gh-level output current			0.8	٧
ЮН	High-level output				-2.6	mA
loL	Low-level output	w-level output current				mA
		(23) RASI low or RASI high	10			
tw	Pulse duration	(24) RASI high or RASI low	10			ns
		(25) LE high	10			
		(26) An before LE↓	5			
	Setup time	(27) SELn before LE↓	5			ns
t <sub>su</sub>	Setup time	(28) MCO,1 high before RASI1 or RASI1	10			115
		(29) SELn before RASI↓ or RASI↑	5			,
•.	Hold time	(30) An after LEI	5			
th	noid time	(31) SELn after LEI	5			ns
TA	Operating free-ai	r temperature	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2	V
Voн	$V_{CC} = 4.5 V$ ,	I <sub>OH</sub> = -2.6 mA	2.4	3.2		V
V	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 1 mA		0.15	0.5	v
VOL	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 12 mA		0.35	0.8	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
l <sub>OL</sub> ‡	$V_{CC} = 4.5 V$	$V_0 = 2 V$	30			mA
l <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20	μΑ
IOZL	$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 0.4 V			- 20	μΑ
l <sub>1</sub>	$V_{CC} = 5.5 V$	V <sub>I</sub> = 7 V			0.1	mA
liн —	$V_{CC} = 5.5 V$ ,	V <sub>i</sub> = 2.7 V	Ĭ		20	μΑ
1  _	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0.4 V			-0.1	mA
IO§	$V_{CC} = 5.5 V$ ,	$V_0 = 2.25 \text{ V}$	- 30		-112	mA
<sup>1</sup> CC	V <sub>CC</sub> = 5.5 V			136	220	mA

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25 °C.  $^{\ddagger}$  Not more than one output should be tested at a time, and duration should not exceed 1 second.

<sup>§</sup> The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit output current, IOS.

# 'ALS6301 switching characteristics, C<sub>L</sub> = 50 pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS†	MIN	түр‡	MAX	UNIT
t <sub>pd(1)</sub>	RASI	Any Q		5	16	30	ns
t <sub>pd(2)</sub>	RASI	RASn		2	10	14	ns
t <sub>pd</sub> (3)	CASI	CASn		2	7	14	ns
t <sub>pd(4)</sub>	Any A	Any Q		3	9	17	ns
t <sub>pd</sub> (5)	MSEL	Any Q		5	13	22	ns
t <sub>pd</sub> (6)	LE↑	Any Q			13	22	ns
<sup>t</sup> pd(7)	LE†	Any RAS			13	22	ns
tpd(8)	LET	Any CAS			13	22	ns
t <sub>pd</sub> (9)	MC0 or MC1	Any Q		6	14	24	ns
<sup>t</sup> pd(10)	MC0 or MC1	Any RAS		2	10	15	ns
<sup>t</sup> pd(11)	MC0 or MC1	Any CAS	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	2	10	15	ns
<sup>t</sup> pd(12)	<u>CS</u>	Any Q	T <sub>A</sub> = 0°C to 70°C		13	24	ns
<sup>t</sup> pd(13)	<u>cs</u>	Any RAS			7	13	ns
<sup>t</sup> pd(14)	<u>cs</u>	Any CAS			9	13	ns
t <sub>pd(15)</sub>	SELO or SEL1	Any RAS			9	15	ns
t <sub>pd(16)</sub>	SELO or SEL1	Any CAS			9	15	ns
<sup>t</sup> en(17)	<u>OE</u> ↓	Any Q			10	18	ns
t <sub>en(18)</sub>	<u>OE</u> †	Any RAS			10	18	ns
<sup>t</sup> en(19)	<u>OE</u> †	Any CAS			10	18	ns
t <sub>dis</sub> (20)	ŌĒ↑	Any Q			12	20	ns
<sup>t</sup> dis(21)	ŌĒ↑	Any RAS			12	20	ns
t <sub>dis</sub> (22)	ŌĒt	Any CAS			12	20	ns

# 'ALS6301 switching characteristics, C<sub>L</sub> = 150 pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS†	MIN	түр‡	MAX	UNIT
t <sub>pd(1)</sub>	RASI	Any Q		10	20	35	ns
t <sub>pd(2)</sub>	RASI	RASn		3	9	18	ns
t <sub>pd</sub> (3)	CASI	CASn		2	7	18	ns
t <sub>pd(4)</sub>	Any A	Any Q		5	11.	18	ns
t <sub>pd(5)</sub>	MSEL	Any Q		5	15	24	ns
tpd(6)	LE↑	Any Q			13	24	ns
<sup>t</sup> pd(7)	LE↑	Any RAS			13	24	ns
t <sub>pd</sub> (8)	LE↑	Any CAS	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$		13	24	ns
t <sub>pd</sub> (9)	MC0 or MC1	Any Q	$T_A = 0$ °C to 70°C	8	15	25	ns
<sup>t</sup> pd(10)	MC0 or MC1	Any RAS		5	10	16	ns
<sup>t</sup> pd(11)	MC0 or MC1	Any CAS		5	10	16	ns
<sup>t</sup> pd(12)	CS	Any Q			16	25	ns
<sup>t</sup> pd(13)	<u>cs</u>	Any RAS			9	15	ns
t <sub>pd(14)</sub>	CS	Any CAS			9	15	ns
t <sub>pd(15)</sub>	SELO or SEL1	Any RAS			10	17	ns
t <sub>pd(16)</sub>	SELO or SEL1	Any CAS			10	17	ns

<sup>&</sup>lt;sup>†</sup>See Figures 10, 11, 12, and 13 for test circuit and switching waveforms.

 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



# SN74ALS6302 DYNAMIC MEMORY CONTROLLERS

# 'ALS6302 switching characteristics, C<sub>L</sub> = 50 pF

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT	Ì
	tpd(1)	RASI	Any Q		5	16	30	ns	
L	tpd(2)	RASI	RASn		2	10	14	ns	]
Г	t <sub>pd</sub> (3)	CASI	CASn	7	2	7	14	ns	1
	t <sub>pd</sub> (4)	Any A	Any Q		3	9	17	ns	1
Γ	t <sub>pd</sub> (5)	MSEL	Any Q		5	13	22	ns	]
L	tpd(6)	LE↑	Any Q			13	22	ns	]
L	t <sub>pd</sub> (7)	LE↑	Any RAS			13	22	ns	1
Г	t <sub>pd</sub> (8)	LE↑	Any CAS			13	22	ns	1
	t <sub>pd</sub> (9)	MC0 or MC1	Any Q	1	6	14	24	ns	1
	<sup>t</sup> pd(10)	MC0 or MC1	Any RAS	}	2	10	15	ns	1
	<sup>t</sup> pd(11)	MC0 or MC1	Any CAS	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	2	10	15	ns	1
	<sup>t</sup> pd(12)	CS	Any Q	T <sub>A</sub> = 0°C to 70°C		13	24	ns	]
	<sup>†</sup> pd(13)	CS	Any RAS			7	13	ns	1
	<sup>t</sup> pd(14)	CS	Any CAS	]		9	13	ns	]
	<sup>t</sup> pd(15)	SELO or SEL1	Any RAS			9	15	ns_	]
L	<sup>t</sup> pd(16)	SELO or SEL1	Any CAS	]		9	15	ns	]
L	<sup>t</sup> en(17)	<u>OE</u> ↑	Any Q	]		10	18	ns	]
L	<sup>t</sup> en(18)	QET	Any RAS			10	18	ns	],
	<sup>t</sup> en(19)	<u>OE</u> ↑	Any CAS			10	18	ns	
	<sup>†</sup> dis(20)	ŌĒ↑	Any Q			12	20	ns	]
L	<sup>t</sup> dis(21)	ŌĒ↑	Any RAS	<u>j</u>		12	20	ns	
L	<sup>†</sup> dis(22)	ŌĒ↑	Any CAS	L		12	20	ns	

# 'ALS6302 switching characteristics, C<sub>L</sub> = 150 pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS†	MIN	ТҮР‡	MAX	UNIT
t <sub>pd</sub> (1)	RASI	Any Q		10	20	35	ns
t <sub>pd(2)</sub>	RASI	RASn		3	9	18	ns
t <sub>pd</sub> (3)	CASI	CASn	]	2	7	18	ns
t <sub>pd(4)</sub>	Any A	Any Q		5	11	18	ns
<sup>t</sup> pd(5)	MSEL	Any Q		5	15	24	ns
<sup>t</sup> pd(6)	LE↑	Any Q			13	24	ns
tpd(7)	LE↑	Any RAS			13	24	ns
t <sub>pd(8)</sub>	LE↑	Any CAS	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$		13	24	ns
tpd(9)	MC0 or MC1	Any Q	$T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C$	8	15	25	ns
<sup>t</sup> pd(10)	MC0 or MC1	Any RAS		5	10	16	ns
<sup>t</sup> pd(11)	MC0 or MC1	Any CAS		5	10	16	ns
<sup>t</sup> pd(12)	<del>CS</del>	Any Q			16	25	ns
<sup>t</sup> pd(13)	CS	Any RAS			9	15	ns
<sup>t</sup> pd(14)	<del>cs</del>	Any CAS			9	15	ns
<sup>t</sup> pd(15)	SELO or SEL1	Any RAS	]		10	17	ns
<sup>t</sup> pd(16)	SELO or SEL1	Any CAS			10	17	ns

 $<sup>^{\</sup>dagger}\text{See}$  Figures 10, 11, 12, and 13 for test circuit and switching waveforms.

 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.







FIGURE 4. READ/WRITE CYCLE TIMING (MC1, MC0 = 1, 0), (LE = H)

```
\begin{array}{lll} t1(min) &= t_{pd\{4\}} \; max \; + \; t_{su\{AR\}} \; min \; - \; t_{pd\{2\}} \; min \\ t2(min) &= t_{pd\{2\}} \; max \; + \; t_{h\{AR\}} \; min \; - \; t_{pd\{5\}} \; min \\ t3(min) &= t2 \; min \; + \; t_{pd\{5\}} \; max \; + \; t_{su\{AC\}} \; - \; t_{pd\{3\}} \; min \end{array}
```

See the DRAM data sheet for applicable  $t_{su(AR)}$ ,  $t_{su(AR)}$ , and  $t_{h(AR)}$ . In addition, note that propagation delay times given in the above equations are functions of capacitive loading. The values used in these equations must relate to actual system capacitive loading.

<sup>†</sup> Parameters  $t_{su(AR)}$ ,  $t_{su(AC)}$ , and  $t_{h(AR)}$  are timing requirements of the dynamic RAM. Parameters t1, t2, and t3 represent the minimum timing requirements at the inputs to the DMC that guarantee DRAM timing specifications and maximum system performance. The minimum requirements for t1, t2, and t3 are as follows:



 $<sup>^{\</sup>dagger}$   $t_{su(AR)}$ ,  $t_{su(AC)}$ , and  $t_{h(AR)}$  are timing requirements of the dynamic RAM. See the DRAM data sheet for applicable specifications.




FIGURE 6. REFRESH CYCLE HIMING (MCT, MCC = L, L) WITHOUT SCRUBBING

†t<sub>SU(AR)</sub>, t<sub>W(RL)</sub>, and t<sub>W(RH)</sub> are timing requirements of the dynamic RAM. See DRAM data sheet for applicable specifications.




FIGURE 7. REFRESH CYCLE TIMING (MC1, MC0 = L, H) WITH MEMORY SCRUBBING

```
\begin{array}{lll} t2(min) &= t_{pd(2)} \; max \; + \; t_{h(AR)} \; min \; - \; t_{pd(5)} \; min \\ t3(min) &= t2 \; min \; + \; t_{pd(5)} \; max \; + \; t_{su(AC)} \; - \; t_{pd(3)} \; min \\ t4(min) &= t_{pd(9)} \; max \; + \; t_{su(AR)} \; min \; - \; t_{pd(2)} \; min \end{array}
```

See the DRAM data sheet for applicable t<sub>SU(AR)</sub>, t<sub>SU(AC)</sub>, and t<sub>h(AR)</sub>. In addition, note that propagation delay times given in the above equations are functions of capacitive loading. The values used in these equations must correspond to actual system capacitive loading. <sup>‡</sup>A CASn output is selected by the bank counter. All other CASn outputs will remain high.

<sup>†</sup> Parameters t<sub>Su(AR)</sub>, t<sub>su(AC)</sub>, and t<sub>h(AR)</sub> are timing requirements of the dynamic RAM. Parameters t2, t3, and t4 represent the minimum timing requirements at the inputs to the DMC that guarantee DRAM timing specifications and maximum system performance. The minimum requirement for t2, t3, and t4 are as follows:




FIGURE 8. REFRESH COUNTER RESET (MC1, MC0 = H, H)





FIGURE 9. MISCELLANEOUS TIMING

#### SWITCHING TEST CIRCUIT



FROM DEVICE OUTPUT  $C_L = 50 \text{ pF}$   $C_L = 20$ 

\*  $t_{pd}$  specified at  $C_L = 50$ , 150 pF

FIGURE 10. CAPACITIVE LOAD SWITCHING

FIGURE 11. THREE-STATE ENABLE/DISABLE

#### TYPICAL SWITCHING CHARACTERISTICS





FIGURE 12. OUTPUT DRIVE LEVELS

#### THREE-STATE TIMING



NOTE: Decoupling is needed for all AC tests

FIGURE 13. THREE-STATE CONTROL LEVELS




#### Inputs are TTL- and CMOS-Voltage Compatible

- Controls Operation of 64K and 256K Dynamic RAMs
- Creates Static RAM Appearance
- One Package Contains Address Multiplexer, Refresh Control, and Timing Control
- Directly Addresses and Drives Up to 2 Megabytes of Memory Without External Drivers
- Operates from Microprocessor Clock
   No Crystals, Delay Lines, or RC
  - No Crystals, Delay Lines, or RC Networks
  - Eliminates Arbitration Delays
- Refresh May Be Internally or Externally Initiated
- O Versatile
  - Strap-Selected Refresh Rate
  - Synchronous, Predictable Refresh
  - Selection of Distributed, Transparent, and Cycle-Steal Refresh Modes
  - Interfaces Easily to Popular Microprocessors
  - Asynchronous RESET Function Provided in FK and FN Packages
- High-Performance Si-Gate CMOS Technology
- Strap-Selected Wait State Generation for Microprocessor/Memory Speed Matching
- Ability to Synchronize or Interleave Controller with the Microprocessor System (Including Multiple Controllers)
- 3-State Outputs Allow Multiport Memory Configuration
- Performance Range:
  - 115 ns ALE low to CAS low
- Functionally Equivalent to TMS4500A/B and to VTI VL4500A and VL4502
- Available in Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### JD OR N PACKAGE (TOP VIEW)

	_		_	
ACW [	1	$\cup$	48	ACR
CAS0	2		47	RAS1
RAO 🗖	3		46	RAS0
CA0	4			ALE
MA0 🖸	5		44	CS
MA1 🛚			43	RENO
CA1				RDY
RA1 🛛	-			CLK
RA2				RAS3
CA2				RAS2
MA2				CAS <sub>1</sub>
GND 🛚				GND
маз 🛭				REN1
CA3				Vcc
RA3				MA8
MA4				CA8
CA4				RA8
RA4				REFREQ
MA5 🛮				TWST
CA5 🛭			29 🖸	
RA5 🛮			28	
RA6				RA7
CA6				CA7
ма6 🖣	24		25	MA7

### FK OR FN PACKAGE (TOP VIEW)



NC-No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

# description

The THCT4502B is a monolithic DRAM system controller providing address multiplexing, timing, control and refresh/access arbitration functions to simplify the interface of dynamic RAMs to microprocessor systems.


The controller contains an 18-bit multiplexer that generates the address lines for the memory device from the 18 system address bits and provides the strobe signals required by the memory to decode the address. A 9-bit refresh counter generates up to 512 row addresses required to refresh.

A refresh timer is provided to generate the necessary timing to refresh the dynamic memories and ensure data retention.

The THCT4502B also contains refresh/access arbitration circuitry to resolve conflicts between access requests and memory-refresh cycles.

The THCT4502B is characterized for operation from 0°C to 70°C.

#### functional block diagram



Pin numbers shown are for JD and N packages.



pin descriptions		•
RAO-RA8	Input	Row Address — These address inputs are used to generate the row address for the multiplexer.
CAO-CA8	Input	$\label{eq:column-column} \begin{tabular}{ll} \textbf{Column Address} & - \textbf{These address inputs are used to generate the column address for the multiplexer.} \end{tabular}$
MAO-MA8	Output	Memory Address $-$ These three-state outputs are designed to drive the addresses of the dynamic RAM array.
ALE	Input	Address Latch Enable — This input is used to latch the 18 address inputs, $\overline{\text{CS}}$ , RENO, and REN1. This also initiates an access cycle if $\overline{\text{CS}}$ is low. The rising edge (low level to high level) of ALE returns all $\overline{\text{RAS}}$ outputs to the high level.
<del>CS</del>	Input	Chip Select $-$ A low on this input enables an access cycle. The trailing edge of ALE latches the chip select input.
RENO, REN1	Inputs	$\overline{\text{RAS}}$ Enable 0 and 1 — These inputs are used to select one of four banks of RAM when $\overline{\text{CS}}$ is low. When REN1 is low, the lower banks are enabled via $\overline{\text{CAS}}$ 0, $\overline{\text{RAS}}$ 0, and $\overline{\text{RAS}}$ 1. When REN1 is high, the higher banks are enabled via $\overline{\text{CAS}}$ 1, $\overline{\text{RAS}}$ 2 and $\overline{\text{RAS}}$ 3. REN0 selects $\overline{\text{RAS}}$ 0 and $\overline{\text{RAS}}$ 2 when low, or $\overline{\text{RAS}}$ 1 and $\overline{\text{RAS}}$ 3 when high. (see Table 2).
ACR, ACW	Input	Access Control, Read; Access Control, Write — A low on either of these inputs causes the column address to appear on MAO-MA8 and a low-going pulse from $\overline{CAS}$ . The rising edge of $\overline{ACR}$ or $\overline{ACW}$ terminates the cycle by forcing $\overline{RAS}$ and $\overline{CAS}$ high. When $\overline{ACR}$ and $\overline{ACW}$ are both low, MAO-MA8, $\overline{RASO}$ , $RASO$
CLK	Input	System Clock — This input provides the master timing to generate refresh cycle timings and refresh rate. Refresh rate is determined by the TWST, FS1, and FS0 inputs.
REFREQ	I/O	Refresh Request — This input should be driven by an open-collector or open-drain output. On input, a low-going edge initiates a refresh cycle and will cause the internal refresh timer to be reset on the next falling edge of the CLK. As an output, a low-going edge signals an internal refresh request and that the refresh timer will be reset on the next low-going edge of CLK. $\overline{\text{REFREQ}}  \text{will remain low until the refresh cycle is in progress and the current refresh address is present on MAO-MA8. (Note: \overline{\text{REFREQ}} contains an internal active pullup with a nominal resistance of 10 k\Omega, which is disabled when \overline{\text{REFREQ}} is low).$
RASO, RAS1 RAS2, RAS3	Output	Row Address Strobe — These three-state outputs are used to latch the row address into the bank of DRAMs selected by RENO and REN1. On refresh, all $\overline{RAS}$ signals are active.
CASO, CAS1	Output	$\label{eq:column} \mbox{Column Address Strobe} - \mbox{These three-state outputs are used to latch the column address into the DRAM array.}$
RDY	Output	Ready — This totem-pole output synchronizes memories that are too slow to guarantee microprocessor access time requirements. This output is also used to inhibit access cycles during refresh when in cycle-steal mode.



## pin descriptions (continued)

TWST	Input	Timing/Wait Strap $-$ A high on this input indicates a wait state should be added to each memory cycle. In addition it is used in conjunction with FSO and FS1 to determine refresh rate and timing or initialize the controller.
FS0, FS1	Inputs	Frequency Select 0; Frequency Select 1 — These are strap inputs to select Mode and Frequency of operation as shown in Table 1.
RESET†	Input	RESET — Active-low input to initialize the controller asynchronously. Refresh Address is set to IFF <sub>16</sub> , internal refresh requests, synchronizer, and frequency divider are cleared. (Note: $\overline{\text{RESET}}$ contains an internal pullup resistor with a nominal resistance of 100 k $\Omega$ , which allows this pin to be left open.)

<sup>&</sup>lt;sup>†</sup>This function is available only in the FK and FN packages.

**TABLE 1. STRAP CONFIGURATION** 

	STRAP INPUT MODES		STRAP INPUT MODES			WAIT STATES FOR MEMORY	REFRESH	MINIMUM CLOCK FREQUENCY	REFRESH FREQUENCY	CLOCK CYCLES FOR EACH
	TWST	FS1	FS0	ACCESS	RATE	(MHz)	(kHz)	REFRESH		
	L	L	L†	0	EXTERNAL	_	REFREQ	4		
	L	L	н	0	EXTERNAL		REFREQ	3		
	L	н	L	0	CLK ÷ 61	3.904	64-95 <sup>‡</sup>	3		
	L	Н	н	0	CLK ÷ 91	5.824	64-88 <sup>§</sup>	4		
	Н	L	L	1	CLK ÷ 61	3.904	64-95 <sup>‡</sup>	3		
1	Н	L	Н	1	CLK ÷ 91	5.824	64-75 <sup>‡</sup>	4		
1	H.	н	L.	1	CLK ÷ 106	6.784	64-73 <sup>‡</sup>	4		
	н	H H	н	1	CLK ÷ 121	7.744	64-83¶	4		

<sup>&</sup>lt;sup>†</sup> This strap configuration resets the Refresh Timer Circuitry.

**TABLE 2. OUTPUT STROBE SELECTION** 

CONTR	CONTROL INPUT		SELECTED OUTPUT					
REN1	RENO	RAS0	RASO RAS1 RAS2 RAS3 CASO					
L	L.	Х				Х		
L	Н		Х			X		
Н	L			X			Х	
н	Н				Х		X	

NOTE: Changing the logic value of REN1 after a low-to-high transition of ALE and before ACX rises causes the other CAS to fall. Both CAS signals remain low until ACX rises.

### functional description

The THCT4502B consists of six basic blocks: address and select latches, refresh rate generator, refresh counter, the multiplexer, the arbiter, and the timing and control block.



<sup>\*</sup>Upper figure in refresh frequency is the frequency that is produced if the minimum clock frequency of the next select state is used.

<sup>§</sup> Refresh frequency if clock frequency is 8 MHz.

Refresh frequency if clock frequency is 10 MHz.

# DYNAMIC RAM CONTROLLER

#### address and select latches

The address and select latches allow the DRAM controller to be used in systems that multiplex address and data on the same lines without external latches. The row address latches are transparent, meaning that while ALE is high, the output at MAO-MA8 follows the inputs RAO-RA8.

#### refresh rate generator

The refresh rate generator is a counter that indicates to the arbiter that it is time for a refresh cycle. The counter divides the clock frequency according to the configuration straps as shown in Table 1. The counter is reset when a refresh cycle is requested or when TWST, FS1, and FS0 are low. The configuration straps allow the matching of memories to the system access time. Upon power-up it is necessary to provide a reset signal by driving all three straps to the controller (or RESET for devices in the FK and FN packages only) low. A systems power-on reset (RESET) can be used to do this by connecting it to those straps that are desired high during operation. During this reset period, at least four clock cycles should occur.

#### refresh counter

The refresh counter contains the address of the row to be refreshed. The counter is decremented after each refresh cycle. A low-to-high transition on TWST sets the refresh counter to 1FF16 (51110).

#### multiplexer

The multiplexer provides the DRAM array with row, column, and refresh addresses at the proper times. Its inputs are the address latches and the refresh counter. The outputs provide up to 18 multiplexed addresses on nine lines.

#### arbiter

The arbiter provides two operational cycles: access and refresh. The arbiter resolves conflicts between cycle requests and cycles in execution, and schedules the inhibited cycle when used in cycle-steal mode.

#### timing and control block

The timing and control block executes the operational cycle at the request of the arbiter. It provides the DRAM array with RAS and CAS signals. It provides the CPU with a RDY signal. It controls the multiplexer during all cycles. It resets the refresh rate generator and decrements the refresh counter during refresh cycles.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ?

Supply voltage range, VCC (See Note 1)	-1.5	V to 7 V
Input diode current, IJK ( $V_I < 0$ , $V_I > V_{CC}$ )		±20 mA
Output diode current, IOK (VO < 0, VO > VCC)		±20 mA
Continuous output current, IO (VO = 0 to VCC)		±35 mA
Continuous current through VCC or GND pins		±70 mA
Operating free-air temperature range	0°0	C to 70°C
Storage temperature range6	5°C	to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: FK or JD package		. 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: FN or N package		. 260°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: Voltage values are with respect to network ground.

# THCT4502B DYNAMIC RAM CONTROLLER

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2		V <sub>CC</sub> +0.5	V
VIL	Low-level input voltage	-0.5 <sup>†</sup>		0.8	٧
٧o	Output voltage	-0.5		V <sub>CC</sub> +0.5	٧
tt	Input transition (rise and fall) time	0		500	ns
TA	Operating free-air temperature	0		70	°C

<sup>&</sup>lt;sup>†</sup> The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS		TA = 25°C			MIN MAX		UNIT
	FARAMETER	PARAMETER TEST CONDITIONS VCC		Vcc	MIN	TYP	MAX	IVIIIN	WAA	ONII
		MAO-MA8, RASO-RAS3,	I <sub>OH</sub> = -20 μA	4.5 V	4.4			4.4		
Voн	High-level output voltage	CASO TAGO,	IOH = -6 mA	4.5 V	3.86			3.76		v
VOH	riigii-level output voitage	RDY	$I_{OH} = -20 \mu A$	4.5 V	4.4			4.4		•
		1101	I <sub>OH</sub> = -4 mA	4.5 V	3.86			3.76		
		REFREO	I <sub>OH</sub> = -20 μA	4.5 V	4			3.8		
		RDY, REFREQ	I <sub>OL</sub> = 20 μA	4.5 V			0.1		0.1	
		NDT, NEFREU	I <sub>OL</sub> = 4 mA	4.5 V			0.32		0.37	
VOL	Low-level output voltage MA0-MA8, RAS0-RAS3,	I <sub>OL</sub> = 20 μA	4.5 V			0.1		0.1	V	
		CASO, CAS1	I <sub>OL</sub> = 6 mA	4.5 V			0.32		0.37	
lін	High-level input current es	cept REFREQ	V <sub>I</sub> = 5.5 V	5.5 V			0.1		1	μΑ
		REFREQ					5		- 50	
l <sub>IL</sub>	Low-level input current	RESET	V <sub>1</sub> = 0	5.5 V			- 100		-250	μΑ
		All others					-0.1		-1	
loz‡	Off-state output current	•	V <sub>O</sub> = 0 to 5.5 V	5.5 V			±5		±50	μΑ
.02	(3-state outputs only)			0.0 *					100	
lcc	Supply current		$V_I = V_{CC} \text{ or } 0,$ $I_O = 0$	5.5 V			5		15	mA
ΔICC§	Supply current change		One input at 0.5 V or 2.4 V, Other inputs at 0 V or VCC	5.5 V		1.4	2.4		3	mA
Ci	Input capacitance		$V_{\parallel} = 0,$ f = 1 MHz	5.5 V		5	10		10	pF

<sup>†</sup>This parameter, IOZ, the high impedance-state output current, applies only for three-state outputs and transceiver I/O pins.

<sup>§</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	THCT4502	B-115	
	PARAMETER	MIN	MAX	UNIT
t <sub>c(C)</sub>	CLK cycle time	100		ns
tw(CH)	CLK high pulse duration	45		ns
tw(CL)	CLK low pulse duration	45		ns
<sup>t</sup> AEL-CL	Time delay, ALE low to CLK starting low (see Note 1)	15		ns
tCL-AEL	Time delay, CLK low to ALE starting low (see Note 1)	15		ns
<sup>t</sup> CL-AEH	Time delay, CLK low to ALE	15		ns
tw(AEH)	Pulse width ALE high	45		ns
tAV-AEL	Time delay, address RENO, REN1, CS valid to ALE low	10		ns
tAEL-AX	Time delay, ALE low to address not valid	15		ns
tAEL-ACL	Time delay, ALE low to ACX low (see Notes 3, 4, 5, and 6)	t <sub>h(RA)</sub> + 30		ns
tACH-CL	Time delay, ACX high to CLK low (see Notes 3 and 7)	30		ns
tACL-CH	Time delay, ACX low to CLK starting high (to remove RDY)	30		ns
tRQL-CL	Time delay, REFREQ low to CLK starting low (see Note 8)	35		ns
tw(RQL)	Pulse width REFREQ low	30		ns
tw(ACL)	ACX low width (see Note 9)	120		ns
t <sub>reset</sub>	Power-up reset	<sup>4t</sup> cCLK		ns

- NOTES: 1. Coincidence of the trailing edge of CLK and the trailing edge of ALE should be avoided as the refresh/access occurs on the trailing CLK edge.
  - 2. If ALE rises before  $\overline{ACX}$  and a refresh request is present, the falling edge of CLK after t<sub>CL-AEH</sub> will output the refresh address to MAO-MA7 and initiate a refresh cycle.
  - 3. These specifications relate to system timing and do not directly reflect device performance.
  - 4. On the access grant cycle following refresh, the occurrence of CAS low depends on the relative occurrence of ALE low to ACX low. If ACX occurs prior to or coincident with ALE, then CAS is timed from the CLK high transition that causes RAS low. If ACX occurs 20 ns or more after ALE, then CAS is timed from the CLK low transition following the CLK high transition causing RAS low.
  - For maximum speed access (internal delays on both access and access grant cycles), ACX should occur prior to or coincident
    with ALE.
  - th(RA) is the dynamic memory row address hold time. ACX should follow ALE by tAEL-CEL in systems where the required th(RA) is greater than tREL-MAX minimum.
  - 7. The minimum of 30 ns is specified to ensure arbitration will occur on falling CLK edge, t<sub>ACH-CL</sub> also affects precharge time such that the minimum t<sub>ACH-CL</sub> should be equal or greater than: t<sub>W(RH)</sub> t<sub>W(CL)</sub> + 30 ns (for a cycle where ACX high occurs prior to ALE high) where t<sub>W(RH)</sub> is the DRAM RAS precharge time.
  - 8. This parameter is necessary only if refresh arbitration is to occur on this low-going CLK edge (in systems where refresh is synchronized to external events).
  - The specification t<sub>W(ACL)</sub> is designed to allow a CAS pulse. This assures normal operation of the device in testing and system
    operation.

# THCT4502B DYNAMIC RAM CONTROLLER

switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

DADAMETED		TEST CONDITIONS	THCT45		
	PARAMETER		MIN	MAX	UNIT
tAEL-REL	Time delay, ALE low to RAS starting low	C <sub>L</sub> = 180 pF		35	ns
tRAV-MAV	Time delay, row address valid to memory address valid	C <sub>L</sub> = 360 pF		42	ns
tAEH-MAV	Time delay, ALE high to valid memory address	C <sub>L</sub> = 360 pF		60	ns
tAEL-RYL	Time delay, ALE to RDY starting low (TWST = 1 or refresh in progress)	C <sub>L</sub> = 40 pF		33	ns
tAEL-CEL	Time delay, ALE low to CAS starting low (see Note 10)	C <sub>L</sub> = 360 pF	50	115	ns
tAEH-REH	Time delay, ALE high to RAS starting high	C <sub>L</sub> = 180 pF		35	ns
tACL-MAX	Row address valid after ACX	$C_{L} = 360 \text{ pF}$	10		ns
tMAV-CEL	Time delay, memory address valid to CAS starting low	C <sub>L</sub> = 360 pF	0		ns
<sup>†</sup> ACL-CEL	Time delay, $\overline{ACX}$ low to $\overline{CAS}$ starting low (see Note 10)	C <sub>L</sub> = 360 pF	25	80	ns
tACH-REH	Time delay, ACX to RAS starting high	C <sub>L</sub> = 180 pF		40	ns
tACH-CEH	Time delay, ACX high to CAS starting high	C <sub>L</sub> = 360 pF	5	30	ns
tACH-MAX	Column address valid after ACX high	C <sub>L</sub> = 360 pF	5		ns
tCH-RYH	Time delay, CLK high to RDY starting high (after ACX low) (see Note 11)	C <sub>L</sub> = 40 pF		42	ns
tRFL-RFL	Time delay, REFREQ external till supported by REFREQ internal	C <sub>L</sub> = 40 pF		35	ns
tCH-RFL	Time delay, CLK high till REFREQ internal starting low	C <sub>L</sub> = 40 pF		50	ns
tCL-MAV	Time delay, CLK low till refresh address valid	C <sub>L</sub> = 360 pF		70	ns
tCH-RRL	Time delay, CLK high till refresh RAS starting low	C <sub>L</sub> = 180 pF	5	50	ns
tMAV-RRL	Time delay, refresh address valid till refresh RAS low	C <sub>L</sub> = 180 pF	5		ns
<sup>t</sup> CL-RFH	Time delay, CLK low to REFREQ starting high (3 cycle refresh)	C <sub>L</sub> = 40 pF		50	ns
<sup>t</sup> CH-RFH	Time delay, CLK high to REFREQ starting high (4 cycle refresh)	C <sub>L</sub> = 40 pF		50	ns
tCH-RRH	Time delay, CLK high to refresh RAS starting high	C <sub>L</sub> = 180 pF	5	30	ns
tCH-MAX	Refresh address valid after CLK high	C <sub>L</sub> = 360 pF	10		ns

- NOTES: 10. The falling edge of CAS occurs when both ALE low to CAS low time delay (tACL-CEL) and ACX low to CAS low time delay (tACL-CEL) have elapsed, i.e., if ACX goes low prior to (tAEL-CEL) tACL-CEL) after the falling edge of ALE, the falling edge of CAS is measured from the falling edge of ACX (tACL-CEL). Otherwise, the access time increases and the falling edge of CAS is measured from the falling edge of ACX (tACL-CEL).
  - 11. RDY returns high on the rising edge of CLK. If TWST = 0, then on an access grant cycle RDY goes high on the same edge that causes access RAS low. If TWST = 1, then RDY goes to the high level on the first rising CLK edge after ACX goes low on access cycles and on the next rising edge after the edge that causes access RAS low on access grant cycles (assuming ACX low).



# DYNAMIC RAM CONTROLLER

switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1) (continued)

PARAMETER		TECT CONDITIONS	THCT45	THCT4502B-115		
L	PAHAMETEH	TEST CONDITIONS	MIN	MAX	UNIT	
tCH-REL	Time delay, CLK high till access RAS starting low	C <sub>L</sub> = 180 pF		45	ns	
tCL-CEL	Time delay, CLK low to access CAS starting low (see Note 12)	C <sub>L</sub> = 360 pF		70	ns	
tCL-MAX	Row address valid after CLK low	C <sub>L</sub> = 360 pF	15		ns	
tREL-MAX	Row address valid after RAS low	C <sub>L</sub> = 360 pF	20		ns	
tAEH-MAX	Column address valid after ALE high	C <sub>L</sub> = 360 pF	10		ns	
tdis	Output disable time (3-state outputs)	C <sub>L</sub> = 360 pF		90	ns	
t <sub>en</sub>	Output enable time (3-state outputs)	C <sub>L</sub> = 360 pF		55	ns	
<sup>†</sup> CAV-CEL	Time delay, column address valid to  CAS starting low after refresh (see Note 12)	C <sub>L</sub> = 360 pF	0		ns	
<sup>†</sup> CH-CEL	Time delay, CLK high to access CAS starting low (see Note 13)	C <sub>L</sub> = 360 pF		140	ns	
tt(CEL)	CAS fall time	C <sub>L</sub> = 360 pF		20	ns	
tt(CEH)	CAS rise time	C <sub>L</sub> = 360 pF		30	ns	
t <sub>t</sub> (REL)	RAS fall time	C <sub>L</sub> = 180 pF		20	ns	
t <sub>t</sub> (REH)	RAS rise time	C <sub>L</sub> = 180 pF		30	ns	
t <sub>t</sub> (MAV)	Address transition time	C <sub>L</sub> = 360 pF		30	ns	
t <sub>t</sub> (RYL)	RDY fall time	C <sub>L</sub> = 40 pF		20	ns	
t <sub>t(RYH)</sub>	RDY rise time	C <sub>L</sub> = 40 pF		27	ns	

- NOTES: 12. The occurrence of CAS low is guaranteed not to occur until the column address is valid on MAX.
  - 13. On the access grant cycle following refresh, the occurrence of CAS low depends on the relative occurrence of ALE low to  $\overline{ACX}$  low. If  $\overline{ACX}$  occurs prior to or coincident with ALE then  $\overline{CAS}$  is timed from the CLK high transition that causes  $\overline{RAS}$  low. If  $\overline{\text{ACX}}$  occurs 20 ns or more after ALE then  $\overline{\text{CAS}}$  is timed from the CLK low transition following the CLK high transition causing RAS low. (See Refresh Cycle Timing Diagram)

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT



NOTE 14: All transition times (tt) are measured between 10% and 90% points.

#### FIGURE 2. ACCESS CYCLE TIMING






FIGURE 3. REFRESH REQUEST TIMING

NOTE 15: All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1$  MHz,  $Z_{Out} = 50 \Omega$ ,  $t_r = 6$  ns,  $t_f = 6$  ns.



NOTE 16: Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the access controls. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the access controls.






<sup>†</sup>On access grant cycle following refresh, CAS low and address multiplexing are timed from CLK high transition (tCH-CEL) if ACX low occurs prior to or coincident with the falling edge of ALE.

### FIGURE 5. REFRESH CYCLE TIMING (THREE CYCLE)

NOTE 15: All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{Out} = 50 \Omega$ ,  $t_f = 6 \text{ ns}$ ,  $t_f = 6 \text{ ns}$ .



On access grant cycle following refresh, CAS low and address multiplexing are timed from CLK low transition (tcl.-cel) if ACX low occurs 20 ns or more after the falling edge of ALE.



<sup>†</sup> On access grant cycle following refresh, CAS low and address multiplexing are timed from CLK high transition (t<sub>CH-CEL</sub>) if ACX low occurs prior to or coincident with the falling edge of ALE.

NOTE 15: All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{out} = 50 \, \Omega$ ,  $t_r = 6 \, \text{ns}$ ,  $t_f = 6 \, \text{ns}$ .

### FIGURE 6. REFRESH CYCLE TIMING (FOUR CYCLE)




FIGURE 7. TYPICAL ACCESS/REFRESH/ACCESS CYCLE (THREE-CYCLE, TWST IS LOW)

<sup>&</sup>lt;sup>‡</sup> On access grant cycle following refresh, CAS low and address multiplexing are timed from CLK low transition (t<sub>CL-CEL</sub>) if ACX low occurs 20 ns or more after the falling edge of ALE.




FIGURE 8. TYPICAL ACCESS/REFRESH/ACCESS CYCLE (FOUR-CYCLE, TWST IS LOW)




FIGURE 9. TYPICAL ACCESS/REFRESH/ACCESS CYCLE (THREE-CYCLE, TWST IS HIGH)





FIGURE 10. TYPICAL ACCESS/REFRESH/ACCESS CYCLE (FOUR-CYCLE, TWST IS HIGH)

### TYPICAL CHARACTERISTICS



<sup>&</sup>lt;sup>†</sup>Load is 360 pF for CAS and MA outputs, 180 pF, for all RAS outputs.

FIGURE 11



### TMS4500A DYNAMIC-RAM CONTROLLER

D2674, JANUARY 1982-REVISED AUGUST 1985

- Controls Operation of 8K, 16K, 32K, and 64K Dynamic RAMs
- Creates Static RAM Appearance
- One Package Contains Address Multiplexer, Refresh Control, and Timing Control
- Directly Addresses and Drives Up to 256K Bytes of Memory Without External Drivers
- Operates from Microprocessor Clock
  - No Crystals, Delay Lines, or RC Networks
  - Eliminates Arbitration Delays
- Refresh May Be Internally or Externally Initiated
- Versatile
  - Strap-Selected Refresh Rate
  - Synchronous, Predictable Refresh
  - Selection of Distributed, Transparent, and Cycle-Steal Refresh Modes
  - Interfaces Easily to Popular Microprocessors
- Strap-Selected Wait-State Generation for Microprocessor/Memory Speed Matching
- Ability to Synchronize or Interleave Controller with the Microprocessor System (including Multiple Controllers)
- 3-State Outputs Allow Multiport Memory Configuration
- Performance Ranges of 150 ns, 200 ns, or 250 ns


### description

The TMS4500A is a monolithic DRAM system controller designed to provide address multiplexing, timing, control and refresh/access arbitration functions to simplify the interface of dynamic RAMs to microprocessor systems.

(TOP VIEW) CLK 1 U40 VCC RDY 12 39 REFREQ REN1 38 TWST 3 cs C 37 FS0 ALE 🗖 5 36 TFS1 RASO G6 35 RA7 RAS1 🗆 34 CA7 ACR □8 33 MA7 ĀCW **□**9 32 MA6 CAS 10 31 CA6 RA0 **1**11 30 RA6 CA0 112 29 T RA5 MA0 🗖 13 28 T CA5 MA1 114 27 | MA5 CA1 15 26 RA4 RA1 116 25 T CA4 RA2 17 24 MA4 CA2 H18 23 | RA3 MA2 119 22 CA3 GND 7 20 21 MA3

TMS4500A . . . NL PACKAGE

TMS4500A . . . FN PACKAGE (TOP VIEW)




The controller contains a 16-bit multiplexer that generates the address lines for the memory device from the 16 system address bits and provides the strobe signals required by the memory to decode the address. An 8-bit refresh counter generates the 256-row addresses required for refresh.

A refresh timer is provided that generates the necessary timing to refresh the dynamic memories and assure data retention.

The TMS4500A also contains refresh/access arbitration circuitry to resolve conflicts between memory access requests and memory refresh cycles. The TMS4500A is offered in a 40-pin, 600-mil dual-in-line plastic package and 44-pin, 650-mil square plastic chip carrier package. It is characterized for operation from 0°C to 70°C.



### **BLOCK DIAGRAM**



### pin descriptions

RAO-RA7	Input	Row Address — These address inputs are used to generate the row address for the multiplexer.
CAO-CA7	Input	$\label{eq:column} \mbox{Column Address} - \mbox{These address inputs are used to generate the column address for the multiplexer.}$
MAO-MA7	Output	Memory Address — These three-state outputs are designed to drive the addresses of the dynamic RAM array.
ALE	Input	Address Latch Enable — This input is used to latch the 16 address inputs, $\overline{\text{CS}}$ and REN1. This also initiates an access cycle if chip select is valid. The rising edge (low level to high level) of ALE returns $\overline{\text{RAS}}$ to the high level.
cs	Input	Chip Select — A low on this input enables an access cycle. The trailing

edge of ALE latches the chip select input.

# DYNAMIC-RAM CONTROLLER

pin description	s (continued)	
REN1	Input	RAS Enable 1 — This input is used to select one of two banks of RAM via the $\overline{RAS}$ 0 and $\overline{RAS}$ 1 outputs when chip select is present. When it is low, $\overline{RAS}$ 0 is selected; when it is high, $\overline{RAS}$ 1 is selected.
ACR, ACW	Input	Access Control, Read; Access Control, Write — A low on either of these inputs causes the column address to appear on MAO—MA7 and the column address strobe. The rising edge of ACR or ACW terminates the cycle by ending RAS and CAS strobes. When ACR and ACW are both low, MAO—MA7, RASO, RAS1, and CAS go into a high-impedance (floating) state.
CLK	Input	System Clock — This input provides the master timing to generate refresh cycle timings and refresh rate. Refresh rate is determined by the TWST, FS1, FS0 inputs.
REFREQ	Input/Output	Refresh Request — (This input should be driven by an open-collector output.) On input, a low-going edge initiates a refresh cycle and will cause the internal refresh timer to be reset on the next falling edge of the CLK. As an output, a low-going edge signals an internal refresh request and that the refresh timer will be reset on the next low-going edge of CLK. REFREQ will remain low until the refresh cycle in progress and the current refresh address is present on MAO—MA7. (Note: REFREQ contains an internal pull-up resistor with a nominal resistance of 10 kilohms.)
RASO, RAS1	Output	Row Address Strobe — These three-state outputs are used to latch the row address into the bank of DRAMs selected by REN1. On refresh both signals are driven.
CAS	Output	Column Address Strobe — This three-state output is used to latch the column address into the DRAM array.
RDY	Output	Ready — This totem-pole output synchronizes memories that are too slow to guarantee microprocessor access time requirements. This output is also used to inhibit access cycles during refresh when in cycle-steal mode.
TWST	Input	Timing/Wait Strap $-$ A high on this input indicates a wait state should be added to each memory cycle. In addition it is used in conjunction with FSO and FS1 to determine refresh rate and timing.
FSO, FS1	Input	Frequency Select 0; Frequency Select 1 $-$ These are strap inputs to select Mode and Frequency of operation as shown in Table 1.

### TABLE 1. STRAP CONFIGURATION

ST	RAP INPUT MOD	DES	WAIT STATES FOR MEMORY	REFRESH	MINIMUM CLK FREQ.	REFRESH	CLOCK FOR EACH FOR EACH
TWST	FS1	FS0	ACCESS	RATE	(MHz)	FREQ. (kHz)	REFRESH
L	L	L†	0	EXTERNAL	_	REFREQ	4
L	L	Н	0	CLK + 31	1,984	64-95 <sup>‡</sup>	3
L	Н	Ļ	0	CLK + 46	2,944	64-85 <sup>‡</sup>	3
L	. н	н	0	CLK + 61	3,904	64-82 <sup>§</sup>	4
Н	L	L	1	CLK + 46	2,944	64-85 <sup>‡</sup>	3
н.	L	н	1	CLK + 61	3,904	64-80 <sup>‡</sup>	4
н	н	L	1	CLK + 76	4,864	64-77 <sup>‡</sup>	4
н	Н	· н	1	CLK + 91_	5,824	64-88¶	4

<sup>&</sup>lt;sup>†</sup>This strap configuration resets the Refresh Timer circuitry.

### functional description

TMS4500A consists of six basic blocks; address and select latches, refresh rate generator, refresh counter, the multiplexer, the arbiter, and timing and control block.

### address and select latches

The address and select latches allow the DRAM controller to be used in systems that multiplex address and data on the same lines without external latches. The row address latches are transparent, meaning that while ALE is high, the output at MAO—MA7 follows the inputs RAO—RA7.

### refresh rate generator

The refresh rate generator is a counter that indicates to the arbiter that it is time for a refresh cycle. The counter divides the clock frequency according to the configuration straps as shown in Table 1. The counter is reset when a refresh cycle is requested or when TWST, FS1 and FS0 are low. The configuration straps allow the matching of memories to the system access time.

Upon Power-Up it is necessary to provide a reset signal by driving all three straps to the controller low to initialize internal counters. A system's low-active, power-on reset (RESET) can be used to accomplish this by connecting it to those straps that are desired high during operation. During this reset period, at least four clock cycles should occur.

### refresh counter

The refresh counter contains the address of the row to be refreshed. The counter is decremented after each refresh cycle. [A low-to-high transition on TWST sets the refresh counter to FF16 (25510).]

### multiplexer

The multiplexer provides the DRAM array with row, column, and refresh addresses at the proper times. Its inputs are the address latches and the refresh counter. The outputs provide up to 16 multiplexed addresses on eight lines.



<sup>&</sup>lt;sup>‡</sup> The highest frequency in the refresh frequency column is the frequency that is produced if the minimum CLK frequency of the next select state is used.

<sup>§</sup> The highest frequency in the refresh column is the refresh frequency if the CLK frequency is 5 MHz.

The highest frequency in the refresh column is the refresh frequency if the CLK frequency is 8 MHz.

#### arbiter

The arbiter provides two operational cycles: access and refresh. The arbiter resolves conflicts between cycle requests and cycles in execution, and schedules the inhibited cycle when used in cycle-steal mode.

### timing and control block

The timing and control block executes the operational cycle at the request of the arbiter. It provides the DRAM array with  $\overline{RAS}$  and  $\overline{CAS}$  signals. It provides the CPU with a RDY signal. It controls the multiplexer during all cycles. It resets the refresh rate generator and decrements the refresh counter during refresh cycles.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, VCC (see Note 1)	–1.5 V to 7 V
Input voltage range (any input)	–1.5 V to 7 V
Continuous power dissipation	1.2 W
Operating free-air temperature range	
Storage temperature range –	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Voltage values are with respect to the ground terminal.

### recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	V
High-level input voltage, VIH	2.4		6	V
Low-level input voltage, VIL	-1 <sup>‡</sup>	<u></u>	0.8	V
High-level output current, IOH		_	-1	mA
Low-level output current, IOL			4	mA
Short-circuit output current, IOS §			- 50	mA
Operating free-air temperature, TA	0		70	°C

<sup>&</sup>lt;sup>‡</sup>The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST C	MIN	TYP¶	MAX	UNIT	
		MA0-MA7, RDY	V 4.5.V	1 1	2.4			
۷он	High-level output voltage	RASO, RAS1, CAS	vcc = 4.5 v,	I <sub>OH</sub> = -1 mA	2.7			\ \
		REFREC	$V_{CC} = 4.5 V,$	$I_{OH} = -100 \mu A$	2.4			1
VOL	Low-level output voltage		$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 4 mA			0.4	V
ĪН	High-level input current ex	cept REFREQ	V <sub>I</sub> = 5.5 V		Ţ		10	μА
	Laurent Sancta Comment	REFREQ					-1.25	mA
ήL	Low-level input current	All others	$V_I = 0$				- 10	μА
loz	Off-state output current		$V_{CC} = 5.5 V,$	$V_0 = 0$ to 4.5 V			± 50	μΑ
Icc	Operating supply current		T <sub>A</sub> = 0°C			100	140	mA
Ci	Input capacitance		V <sub>I</sub> = 0,	f = 1 MHz		5		pF
Со	Output capacitance		$V_0 = 0,$	f = 1 MHz		6		pF

<sup>¶</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .



<sup>§</sup> Not more than one output should be shorted at a time.

### TMS4500A DYNAMIC:RAM CONTROLLER

timing requirements over recommended supply voltage range and operating free-air temperature (unless otherwise noted)

PARAMETER		TMS450	00A-15	TMS450	TMS4500A-20		TMS4500A-25	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>C</sub> (C)	CLK cycle time	100		120		140		
tw(CH)	CLK high pulse duration	40		40		40		]
tw(CL)	CLK low pulse duration	40		45		45		1
t <sub>t</sub>	Transition time, all inputs		50		50		50	]
<sup>†</sup> AEL-CL	Time delay, ALE low to CLK starting low (see Note 1)	10		10		15		
<sup>†</sup> CL-AEL	Time delay, CLK low to ALE starting low (see Note 1)	10		10		15		
<sup>t</sup> CL-AEH	Time delay, CLK low to ALE starting high (see Note 2)	15		20		20		
tw(AEH)	Pulse duration, ALE high	50		60		60		
tAV-AEL	Time delay, address REN1, CS valid to ALE low	5		10		15		ns
tAEL-AX	Time delay, ALE low to address not valid	10		10		10		
<sup>t</sup> AEL-ACL	Time delay, ALE low to ACX low (see Notes 3, 4, 5, and 6)	t <sub>h(RA)</sub> + 30		t <sub>h(RA)</sub> + 40		t <sub>h(RA)</sub> + 50	)	
<sup>t</sup> ACH-CL	Time delay, ACX high to CLK low (see Notes 3 and 7)	20		20		20		
<sup>t</sup> ACL-CH	Time delay, ACX low to CLK starting high (to remove RDY)	30		30		30		
<sup>t</sup> RQL-CL	Time delay, REFREQ low to CLK starting low (see Note 8)	20		20		20		
tw(RQL)	Pulse duration, REFREQ low	20		20		20		1
tw(ACL)	ACX low duration (see Note 9)	110		140		175		1

- NOTES: 1. Coincidence of the trailing edge of CLK and the trailing edge of ALE should be avoided as the refresh/access occurs on the trailing CLK edge. A trailing edge of CLK should occur during the interval from ACX high to ALE low.
  - 2. If ALE rises before ACX and a refresh request is present, the falling edge of CLK after t<sub>CL-AEH</sub> will output the refresh address to MAO-MA7 and initiate a refresh cycle.
  - 3. These specifications relate to system timing and do not directly reflect device performance.
  - 4. On the access grant cycle following refresh, the occurrence of CAS low depends on the relative occurrence of ALE low to ACX low. If ACX occurs prior to or coincident with ALE then CAS is timed from the CLK high transition that causes RAS low. If ACX occurs 20 ns or more after ALE then CAS is timed from the CLK low transition following the CLK high transition causing RAS low.
  - For maximum speed access (internal delays on both access and access grant cycles), ACX should occur prior to or coincident
    with ALE.
  - th(RA) is the dynamic memory row address hold time. ACX should follow ALE by tAEL-CEL in systems where the required th(RA) is greater than tREL-MAX minimum.
  - 7. The minimum of 20 ns is specified to ensure arbitration will occur on falling CLK edge, t<sub>ACH-CL</sub> also affects precharge time such that the minimum t<sub>ACH-CL</sub> should be equal or greater than: t<sub>W(RH)</sub> t<sub>W(CL)</sub> + 30 ns (for a cycle where ACX high occurs prior to ALE high) where t<sub>W(RH)</sub> is the DRAM RAS precharge time.
  - 8. This parameter is necessary only if refresh arbitration is to occur on this low-going CLK edge (in systems where refresh is synchronized to external events).
  - The specification t<sub>W(ACL)</sub> is designed to allow a CAS pulse. This assures normal operation of the device in testing and system operation.

### switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

Time delay, ALE low to RAS starting low   TRAV-MAY   Time delay, row address valid to memory address valid memory address   Time delay, ALE to RDY starting low   Time delay, CLK high to RDY starting low   Time delay, CLK high to RDY starting low   Time delay, CLK high till REFREQ internal starting low   Time delay, CLK high till REFREQ internal   Time delay, CLK high till REFREQ internal   Time delay, CLK high till REFREQ internal   Time delay, CLK high till REFREQ internal   Time delay, CLK high till REFREQ   Time delay, CLK high till REFREQ   Time delay, CLK high till REFREQ   Time delay, CLK high till REFREQ   Time delay, CLK high till REFREQ   Time delay, CLK high to REFREQ   Time delay, CLK high to REFREQ   Time delay, CLK high to REFREQ   Time delay, CLK high to REFREQ   Time delay, CLK high to REFREQ   Time delay, CLK high to REFREQ   Time delay,	DADAMETED		TEST	TMS4500A-15		TMS4500A-20		TMS4500A-25		
TAEL-REL   RAS starting low   TIMO delay, row address valid to memory address valid to memory address valid memory address   Timo delay, ALE to RDY starting low (TWST = 1 or refresh in progress)   Timo delay, ALE to RDY starting low (TWST = 1 or refresh in progress)   Timo delay, ALE to RDY starting low (TWST = 1 or refresh in progress)   Timo delay, ALE to RDY starting low (See Note 10)   Timo delay, ALE to RDY starting low (See Note 10)   Timo delay, ALE to RDY starting low (See Note 10)   Timo delay, ALE to RDY starting low (See Note 10)   Timo delay, ALE to RDY starting low (See Note 10)   Timo delay, ACX low to CAS starting low (See Note 10)   Timo delay, ACX to RAS starting low (See Note 10)   Timo delay, ACX to RAS starting high   Timo delay, ACX high to CAS starting high   Timo delay, ACX high to RDY starting high (After ACX low) (See Note 11)   Timo delay, CLK high to RDY starting high (After ACX low) (See Note 11)   Timo delay, CLK high to RDY starting high (After ACX low) (See Note 11)   Timo delay, CLK high till REFREQ internal starting high (After ACX low) (See Note 11)   Timo delay, CLK high till REFREQ internal starting high (After ACX low) (See Note 11)   Timo delay, CLK high till REFREQ internal starting high (After ACX low) (See Note 11)   Timo delay, CLK high till REFREQ internal starting high (After ACX low) (See Note 11)   Timo delay, CLK high till REFREQ internal starting high (After ACX low) (See Note 11)   Timo delay, CLK high till REFREQ internal starting high (After ACX low) (See Note 11)   Timo delay, CLK high till REFREQ internal starting high (After ACX low) (See Note 11)   Timo delay, CLK high till REFREQ internal starting high (After ACX low) (See Note 11)   Timo delay, CLK high till refresh RAS starting high (After REFREQ acternal high (After REFREQ acternal high (After REFREQ acternal high (After REFREQ acternal high (After REFREQ acternal high (After REFREQ acternal high (After REFREQ acternal high (After REFREQ acternal high (After REFREQ acternal high (After REFREQ acternal		PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
RAS starting low   TRAV-MAY   Time delay, ALE high to waid memory address valid   TaEH-MAY   Time delay, ALE high to waid memory address   Time delay, ALE to RDY starting   Level	1451 051	Time delay, ALE low to			35		40		50	
## Time delay, ACX high to valid to CAS starting low (See Note 10)  ## ACL-CEL Time delay, ACX high to CAS starting low (see Note 10)  ## ACL-CHARH Time delay, ACX high to CAS starting low (see Note 10)  ## ACL-CHARH Time delay, ACX high to CAS starting low (see Note 10)  ## ACL-CEL Time delay, ACX high to CAS starting low (see Note 10)  ## ACL-CEL Time delay, ACX high to CAS starting low (see Note 10)  ## ACL-CEL Time delay, ACX high to CAS starting low (see Note 10)  ## ACL-CEL Time delay, ACX high to CAS starting low (see Note 10)  ## ACL-CEL Time delay, ACX high to CAS starting low (see Note 10)  ## ACL-CEL Time delay, ACX high to CAS starting high (see Note 10)  ## ACL-CEL Time delay, ACX high to CAS starting high (see Note 10)  ## ACL-CEL Time delay, ACX high to CAS starting high (see Note 10)  ## ACL-CEL Time delay, ACX high to CAS starting high (see Note 10)  ## ACL-CEL Time delay, ACX high to CAS starting high (see Note 10)  ## ACL-CEL Time delay, CLK high to RDY starting high fafter ACX low) (see Note 11)  ## ACL-CEL Time delay, CLK high to RDY starting high fafter ACX low) (see Note 11)  ## ACL-CEL Time delay, CLK high to RDY starting high fafter ACX low) (see Note 11)  ## ACL-CEL Time delay, CLK high to RDY starting high fafter ACX low) (see Note 11)  ## ACL-CEL Time delay, CLK high to RDY starting high fafter ACX low) (see Note 11)  ## ACL-CEL Time delay, CLK high to RDY starting high fafter ACX low) (see Note 11)  ## ACL-CEL Time delay, CLK high to RDY starting high fafter ACX low) (see Note 11)  ## ACL-CEL Time delay, CLK high to RDY starting high fafter ACX low) (see Note 11)  ## ACL-CEL Time delay, CLK high to REFREO starting high fafter ACX low) (see Note 11)  ## ACL-CEL Time delay, CLK high to REFREO starting high fafter ACX low) REFREO starting high fafter ACX low low REFREO starting high fafter ACX low refresh high factor fafter high fafter ACX low)  ## ACL-CEL Time delay, CLK high to REFREO starting high fafter ACX low refresh high fafter ACX low refresh high fafter ACX low)  ## ACL-CEL Ti	AEL-REL	RAS starting low						<u>.</u>	50	
Table Haman	TRAV MAN	Time delay, row address valid to	Cr = 160 pF	1	45	ĺ	50	ĺ	60	
TAEH-MAV         valid memory address         65         75         90           TAEL-RYL         Time delay, ALE to RDY starting low (TWST = 1 or refresh in progress)         CL = 40 pF         40         40         40           Tael-CEL         Time delay, ALE low to CAS starting low (see Note 10)         Time delay, ALE low to RAS starting low (see Note 10)         30         30         40           TAEL-REH         Time delay, ALE low to RAS starting low         115         20         25         25           TACL-MAX         Row address valid after ACX low to CAS starting low (see Note 10)         15         20         0         0         0         0         0         165         40         100         45         130         50         165         165         165         165         165         165         165         165         160         160         160         160         160         160         160         160         160         160         160         160         165         16	*RAV-IVIAV	<del></del>	ο <u>υ</u> = 100 βι							
Table   Nation   Na	taeh May	•		ĺ	65		75		90	
TAEL-RYL         low (TWST = 1 or refresh in progress)         CL = 40 pF         40         40         40           TAEL-CEL         Time delay, ALE low to CAS starting low (see Note 10)         60         150         70         200         80         250           TAEL-REH         Time delay, ALE high to RAS starting high         15         20         25         25           MAV-CEL         Time delay, ACX to RAS starting low         15         20         25         25           MAV-CEL         Time delay, ACX to RAS starting low         15         20         25         25           TACH-REH         Time delay, ACX to RAS starting low         40         100         45         130         50         165           *ACH-CEH         Time delay, ACX high to CAS starting high         30         10         40         15         50           *ACH-CEH         Time delay, ACX high to CAS starting high         5         30         10         40         15         50           *LCH-RHH         Time delay, CLK high to RDY starting high (LH-RYH)         10         15         15         50         60           *LCH-RYH         Time delay, CLK high to RDY starting high (LH-RYH)         20         20         30         35         35         35<	ALII-MAV									
Time delay, ALE low to CAS   Starting low (see Note 10)   Starting low (see Note 10)   Starting low (see Note 10)   Starting low (see Note 10)   Starting low   Starting	tAFL-RYI	· · · · · · · · · · · · · · · · · · ·	C <sub>I</sub> = 40 pF	[	40		40	1	40	
fAEL-CEL starting low (see Note 10)         60 150 70 200 80 250           fAEH-REH Time delay, ALE high to RAS starting high         30 30 30 40           fACL-MAX Row address valid after ACX low Time delay, memory address valid to CAS starting low (see Note 10)         15 20 25	7.22									
Starting low (see Note 10)	tAEL-CEL	**		60	150	70	200	80	250	
**TAEH-REH         starting high         30         30         40           ************************************										
Tacl-MAX   Row address valid after ACX low	taeh-Reh	•		}	30		30	[	40	
tMAV-CEL         Time delay, memory address valid to CAS starting low         CL = 160 pF         0         0         0           tACL-CEL valid to CAS starting low (see Note 10)         Time delay, ACX to RAS starting high         40         100         45         130         50         165           tACH-REH         Time delay, ACX high to CAS starting high         30         40         50         50           tACH-CEH         Time delay, ACX high to CAS starting high         5         30         10         40         15         50           tACH-MAX         Column address valid after ACX high to RDY starting high (after ACX low) (see Note 11)         10         15         15         15         15           tCH-RYH         Time delay, CLK high to RDY starting high (after ACX low) (see Note 11)         40         45         60         80         60         60         60         80         60	<del> </del>									
tMAV-CEL         valid to CAS starting low         CL = 160 pF         0         0         0           tACL-CEL         Time delay, ACX low to CAS starting low (see Note 10)         40         100         45         130         50         165           tACH-REH         Time delay, ACX high to CAS starting high         30         40         50         50           tACH-REH         Time delay, ACX high to CAS starting high         5         30         10         40         15         50           tACH-REH         Time delay, CLK high to RDY starting high (after ACX low) (see Note 11)         10         15         15         15           tCH-RYH         Time delay, CLK high till refrested internal         CL = 40 pF         30         35         35         35           tCH-RFL         Time delay, CLK high till refresh address valid         30         35         45         45           tCL-MAV         Time delay, CLK high till refresh RAS starting low         75         100         125           tCL-RFL         Time delay, CLK high till refresh RAS starting low         5         5         5         5           tCL-RFL         Time delay, CLK high to REFREQ starting high (3 cycle refresh)         5         5         5         5         75           tCL-	tACL-MAX			15		20		25	,	
tACL-CEL         Time delay, ACX low to CAS starting low (see Note 10)         ACH-REA starting low (see Note 10)         ACH-REA starting low (see Note 10)         ACH-REA starting low (see Note 10)         ACH-REA starting low (see Note 10)         ACH-REA starting ligh         ACX low to RAS starting high         ACX low to RAS starting high         ACX low to RAS starting high         ACX high to CAS starting high (after RACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)         ACX high to RDY starting high (after ACX low) (see Note 11)	tMAV-CEL		'	0		0		0		
SACL-CEL starting low (see Note 10)           Time delay, ACX to RAS starting high         30         40         50           TACH-REH Starting high         5         30         10         40         15         50           TACH-CEH Starting high         5         30         10         40         15         50           TACH-MAX Column address valid after ACX high to RDY starting high (after ACX high to RDY starting high (after ACX high to RDY starting high (after ACX low) (see Note 11)         10         15         15         60           Time delay, CLK high to RDY starting high (after ACX low) (see Note 11)         40         45         60			C <sub>L</sub> = 160 pF			ļ				
tACH-REH         Time delay, ACX to RAS starting high         30         40         50           tACH-CEH         Time delay, ACX high to CAS starting high         5         30         10         40         15         50           tACH-MAX         Column address valid after ACX high         10         15         15         15           tCH-RYH         Time delay, CLK high to RDY starting high (after ACX low) (see Note 11)         40         45         60           tCH-RFL         Time delay, REFREQ external till supported by REFREQ internal supported by REFREQ internal internal starting low         30         35         35           tCH-RFL         Time delay, CLK high till REFREQ internal starting low         75         100         125           tCL-MAV         Time delay, CLK low till refresh address valid         75         100         125           tCH-RRL         Time delay, CLK high till refresh RAS low valid till refresh RAS low	tACL-CEL			40	100	45	130	50	165	
tACH-REH         starting high         30         40         50           tACH-CEH         Time delay, ACX high to CAS starting high         5         30         10         40         15         50           tACH-MAX         Column address valid after ACX high         10         15         15         15           tCH-RYH         Time delay, CLK high to RDY starting high (after ACX low) (see Note 11)         40         45         60           tRFL-RFL         Time delay, REFREQ external till supported by REFREQ internal         20         30         35         35           tCH-RFL         Time delay, CLK high till refresh address valid         75         100         125           tCL-MAV         Time delay, CLK high till refresh RAS starting low         10         50         15         60         20         80           tCH-RRL         Time delay, refresh address valid till refresh RAS low         5         5         5         5         5         5         75           tCL-RFH         Time delay, cLK low to REFREQ starting high (3 cycle refresh)         CL = 160 pF         50         55         75           tCH-RRH         Time delay, CLK high to refresh         5         35         10         45         10         60						<del> </del>				
TACH-CEH         Time delay, ACX high to CAS starting high         5         30         10         40         15         50           tACH-MAX         Column address valid after ACX high         10         15         15         15           tCH-RYH         Time delay, CLK high to RDY starting high (after ACX low) (see Note 11)         40         45         60           Time delay, REFREQ external till supported by REFREQ internal         40         45         60           tCH-RFL         Time delay, CLK high till REFREQ internal         30         35         35           tCH-RFL         Time delay, CLK low till refresh address valid         75         100         125           tCH-RRL         Time delay, CLK high till refresh RAS starting low         10         50         15         60         20         80           tMAV-RRL         Time delay, refresh address valid till refresh RAS low         5         5         5         5           tCL-RFH         Time delay, CLK low to REFREQ starting high (3 cycle refresh)         CL = 160 pF         50         55         75           tCH-RRH         Time delay, CLK high to refresh RAS starting high (4 cycle refresh)         5         35         10         45         10         60	tACH-REH	·		ļ	30	1	40		50	,
tACH-CEH         starting high         5         30         10         40         15         50           tACH-MAX         Column address valid after ACX high         10         15         15         15           tCH-RYH         Time delay, CLK high to RDY starting high (after ACX low) (see Note 11)         40         45         60           tRFL-RFL         Time delay, REFREQ external till supported by REFREQ internal         CL = 40 pF         30         35         35           tCH-RFL         Time delay, CLK high till REFREQ internal address valid         75         100         125           tCL-MAV         Time delay, CLK low till refresh address valid till refresh RAS starting low         10         50         15         60         20         80           tMAV-RRL         Time delay, refresh address valid till refresh RAS low         5         5         5         5           tCL-RFH         Time delay, CLK low to REFREQ starting high (3 cycle refresh)         CL = 160 pF         50         55         75           tCH-RRH         Time delay, CLK high to REFREQ starting high (4 cycle refresh)         5         35         10         45         10         60						<u> </u>				
Column address valid after ACX high         10         15         15           tCH-RYH         Time delay, CLK high to RDY starting high (after ACX low) (see Note 11)         40         45         60           tRFL-RFL         Time delay, REFREQ external till supported by REFREQ internal internal starting low         30         35         35           tCH-RFL         Time delay, CLK high till REFREQ internal starting low         75         100         125           tCL-MAV         Time delay, CLK high till refresh RAS starting low         10         50         15         60         20         80           tCH-RRL         Time delay, refresh address valid till refresh RAS starting low         5         5         5         5         5         5         75           tCL-RFH         Time delay, CLK low to REFREQ starting high (3 cycle refresh)         CL = 160 pF         50         55         75         75           tCH-RRH         Time delay, CLK high to REFREQ starting high (4 cycle refresh)         50         55         75         75           tCH-RRH         Time delay, CLK high to refresh RAS starting high         5         35         10         45         10         60	tACH-CEH	•		5	30	10	40	15	50	]
tACH-MAX         ACX high         10         15         15           tCH-RYH         Time delay, CLK high to RDY starting high (after ACX low) (see Note 11)         40         45         60           tRFL-RFL         Time delay, REFREQ external till supported by REFREQ internal supported by REFREQ internal internal starting low         30         35         35           tCH-RFL         Time delay, CLK high till refresh address valid at till refresh RAS starting low         75         100         125           tCH-RRL         Time delay, CLK high till refresh RAS starting low         10         50         15         60         20         80           tMAV-RRL         Time delay, refresh address valid till refresh RAS low         5         5         5         5         5         75         10         10         50         55         75         75         10         10         10         50         55         75         5         75         75         10				<u> </u>			<del></del>			ns
t <sub>CH-RYH</sub> Time delay, CLK high to RDY starting high (after ACX low) (see Note 11)         40         45         60           t <sub>RFL-RFL</sub> Time delay, REFREO external till supported by REFREO internal supported by REFREO internal supported by REFREO internal supported by REFREO internal starting low         30         35         35           t <sub>CH-RFL</sub> Time delay, CLK high till refresh address valid at till refresh RAS starting low         75         100         125           t <sub>CH-RRL</sub> Time delay, CLK high till refresh RAS starting low         10         50         15         60         20         80           t <sub>CH-RRH</sub> Time delay, refresh address valid till refresh RAS low         5         5         5         5         5         75           t <sub>CL-RFH</sub> Time delay, CLK low to REFREO starting high (3 cycle refresh)         C <sub>L</sub> = 160 pF         50         55         75           t <sub>CH-RRH</sub> Time delay, CLK high to REFREO starting high (4 cycle refresh)         50         55         75           t <sub>CH-RRH</sub> Time delay, CLK high to refresh RAS starting high         5         35         10         45         10         60	tACH-MAX			10		15		15		
tCH-RYH         high (after ACX low) (see Note 11)         40         45         60           tRFL-RFL         Time delay, REFREQ external till supported by REFREQ internal         CL = 40 pF         30         35         35           tCH-RFL         Time delay, CLK high till REFREQ internal internal starting low         30         35         45           tCL-MAV         Time delay, CLK low till refresh address valid interesh RAS starting low         75         100         125           tCH-RRL         Time delay, CLK high till refresh RAS starting low         10         50         15         60         20         80           tMAV-RRL         Time delay, refresh address valid till refresh RAS low         5         5         5         5         5         5         75         100         125         10         10         50         55         75         100         125         10         10         10         50         15         60         20         80         80         10         10         50         55         5         5         5         5         5         5         5         75         5         75         5         10         10         60         10         10         60         10         60			· · · · · · · · · · · · · · · · · · ·	-						1
tRFL-RFL         Time delay, REFREQ external till supported by REFREQ internal         CL = 40 pF         30         35         35           tCH-RFL         Time delay, CLK high till REFREQ internal starting low internal starting low         30         35         45           tCL-MAV         Time delay, CLK low till refresh address valid interesh RAS starting low         75         100         125           tCH-RRL         Time delay, CLK high till refresh RAS starting low         10         50         15         60         20         80           tMAV-RRL         Time delay, refresh address valid till refresh RAS low         5         5         5         5           tCL-RFH         Time delay, CLK low to REFREQ starting high (3 cycle refresh)         CL = 160 pF         50         55         75           tCH-RRH         Time delay, CLK high to REFREQ starting high (4 cycle refresh)         5         35         10         45         10         60	tCH-RYH	· · · · · · · · · · · · · · · · · · ·		ļ	40		45	ļ	60	ļ
TERFL-RFL         supported by REFREQ internal         CL = 40 pF         30         35         35           1 CH-RFL         Time delay, CLK high till REFREQ internal starting low         30         35         45           1 CH-RFL         Time delay, CLK low till refresh address valid         75         100         125           1 CH-RRL         Time delay, CLK high till refresh RAS starting low         10         50         15         60         20         80           1 MAV-RRL         Valid till refresh RAS low         5         5         5         5         5         5         75         100         10         10         10         50         15         60         20         80						l		<del> </del>		1
tCH-RFL         Time delay, CLK high till REFREQ internal starting low         30         35         45           tCL-MAV         Time delay, CLK low till refresh address valid         75         100         125           tCH-RRL         Time delay, CLK high till refresh RAS starting low         10         50         15         60         20         80           tMAV-RRL         Time delay, refresh address valid till refresh RAS low         5         5         5         5           tCL-RFH         Time delay, CLK low to REFREQ starting high (3 cycle refresh)         CL = 160 pF         50         55         75           tCH-RRH         Time delay, CLK high to REFREQ starting high (4 cycle refresh)         50         55         75           tCH-RRH         Time delay, CLK high to refresh RAS starting high         5         35         10         45         10         60	tRFL-RFL		$C_L = 40 pF$	ļ	30	ì	35	ļ	35	}
tCH-RFL         internal starting low         30         35         45           tCL-MAV         Time delay, CLK low till refresh address valid         75         100         125           tCH-RRL         Time delay, CLK high till refresh RAS starting low         10         50         15         60         20         80           tMAV-RRL         Time delay, refresh address valid till refresh RAS low         5         5         5         5           tCL-RFH         Time delay, CLK low to REFREQ starting high (3 cycle refresh)         CL = 160 pF         50         55         75           tCH-RRH         Time delay, CLK high to REFREQ starting high (4 cycle refresh)         5         35         10         45         10         60										1
tCL-MAV         address valid         75         100         125           tCH-RRL         Time delay, CLK high till refresh RAS starting low         10         50         15         60         20         80           tMAV-RRL         Time delay, refresh address valid till refresh RAS low         5         5         5         5         5         5         5         5         5         75         5         75         5         75         5         75         75         5         75         75         75         5         75	tCH-RFL		}	ł	30	l	35	ł	45	
Time delay, CLK high till refresh RAS starting low   10 50 15 60 20 80		Time delay, CLK low till refresh		1						1
TCH-RRL         refresh RAS starting low         10 50 15 60 20 80           tMAV-RRL         Time delay, refresh address valid till refresh RAS low         5 5 5         5         5         55         75           tCL-RFH         Time delay, CLK ligh to REFREQ starting high (4 cycle refresh)         50 55         75           tCH-RRH         Time delay, CLK high to refresh RAS starting high         5 35 10 45 10 60	tCL-MAV	address valid		ł	/5	ł	100	1	125	
refresh RAS starting low  t <sub>MAV-RRL</sub> Time delay, refresh address valid till refresh RAS low  Time delay, CLK low to REFREQ starting high (3 cycle refresh)  t <sub>CL-RFH</sub> Time delay, CLK high to REFREQ starting high (4 cycle refresh)  t <sub>CH-RRH</sub> Time delay, CLK high to refresh RAS low  5 5 5 5  75  Time delay, CLK high to REFREQ starting high (4 cycle refresh)  t <sub>CH-RRH</sub> Time delay, CLK high to refresh RAS starting high  5 35 10 45 10 60		Time delay, CLK high till	1							1
tCL-RFH Valid till refresh RAS low  tCL-RFH Time delay, CLK low to REFREQ starting high (3 cycle refresh)  tCH-RFH Time delay, CLK high to REFREQ starting high (4 cycle refresh)  tCH-RRH Time delay, CLK high to refresh RAS starting high  tCH-RRH Time delay, CLK high to refresh RAS starting high  tCH-RRH Time delay, CLK high to refresh RAS starting high	CH-RRL	refresh RAS starting low		10	50	15	60	20	80	
Valid till refresh RAS low           tCL-RFH         Time delay, CLK low to REFREQ starting high (3 cycle refresh)         CL = 160 pF         50         55         75           tCH-RFH         Time delay, CLK high to REFREQ starting high (4 cycle refresh)         50         55         75           tCH-RRH         Time delay, CLK high to refresh RAS starting high         5         35         10         45         10         60		Time delay, refresh address				<del>  _</del> _				i
tCL-RFH         starting high (3 cycle refresh)         50         55         75           tCH-RFH         Time delay, CLK high to REFREQ starting high (4 cycle refresh)         50         55         75           tCH-RRH         Time delay, CLK high to refresh RAS starting high         5         35         10         45         10         60	<sup>t</sup> MAV-RRL	valid till refresh RAS low		5		5		5		ł
starting high (3 cycle refresh)  tCH-RFH Time delay, CLK high to REFREQ starting high (4 cycle refresh)  tCH-RRH Time delay, CLK high to refresh starting high (5 35 10 45 10 60)	*** ***	Time delay, CLK low to REFREQ	C <sub>L</sub> = 160 pF		E0.		E.F.		75	
tCH-RRH starting high (4 cycle refresh)  tCH-RRH Time delay, CLK high to refresh RAS starting high  tCH-RRH 50 55 75  Time delay, CLK high to refresh 5 35 10 45 10 60	'CL-RFH	starting high (3 cycle refresh)		L	50	L	55		75	]
starting high (4 cycle refresh)  tCH-RRH Time delay, CLK high to refresh RAS starting high  5 35 10 45 10 60	tourpri	Time delay, CLK high to REFREQ			. 50		55		75	
**CH-RRH RAS starting high	*CH-RFH	starting high (4 cycle refresh)	j	<u></u>		L			,,,	]
RAS starting high	tou ppu	Time delay, CLK high to refresh		-	25	10	45	10		1
TOLLMAN Refresh address valid after CLK high 15 20 25	-CH-KKH	RAS starting high		L.°	35		45	10	60	
CH-WIAX TOTOGE AND ACT OF THE TOTOGET AND ACT	tCH-MAX	Refresh address valid after CLK high		15		20		25		<u> </u>

NOTES: 10. The falling edge of  $\overline{CAS}$  occurs when both ALE low to  $\overline{CAS}$  low time delay  $(t_{ACL-CEL})$  and  $\overline{ACX}$  low to  $\overline{CAS}$  low time delay  $(t_{ACL-CEL})$  have elapsed, i.e., if  $\overline{ACX}$  goes low prior to  $(t_{AEL-CEL} - t_{ACL-CEL})$  after the falling edge of  $\overline{CAS}$  is measured from the falling edge of  $\overline{ACX}$  ( $t_{AEL-CEL}$ ). Otherwise, the access time increases and the falling edge of  $\overline{CAS}$  is measured from the falling edge of  $\overline{ACX}$  ( $t_{ACL-CEL}$ ).

11. RDY returns high on the rising edge of CLK. If TWST = 0, then on an access grant cycle RDY goes high on the same edge that causes access RAS low. If TWST = 1, then RDY goes to the high level on the first rising CLK edge after ACX goes low on access cycles and on the next rising edge after the edge that causes access RAS low on access grant cycles (assuming ACX low).



### switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1) (continued)

	DADAMETED	TEST	TMS45	00A-15	TMS45	00A-20	TMS45	00A-25	UNIT
l	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tCH-REL	Time delay, CLK high till access			60		70		95	
<del></del>	RAS starting low Time delay, CLK low to access	-	<u> </u>						
tCL-CEL	CAS starting low (see Note 12)	C <sub>L</sub> = 160 pF	1	125		140		185	
tCL-MAX	Row address valid after CLK low	1	25		30		40	-	
tREL-MAX	Row address valid after RAS low	7	25		30		35		
tAEH-MAX	Column address valid after ALE high		10		15		20		
t <sub>dis</sub>	Output disable time (3-state outputs)	7		100		125		165	
t <sub>en</sub>	Output enable time (3-state outputs)	7		75		80		105	
tCAV-CEL	Time delay, column address valid to CAS starting low after refresh	$C_L = 160 \text{ pF}$	0		0		0		
<sup>t</sup> CH-CEL	Time delay, CLK high to access  CAS starting low (see Note 12)	1		180		200		235	ns
tACL-CL	ACX low to CLK starting low	C <sub>L</sub> = 40 pF	25		35		45		)
<sup>†</sup> ACL-RYH	ACX low to RDY starting high	C <sub>1</sub> = 40 pF		40		50		60	1
<sup>†</sup> CL-ACL	CLK low to ACX starting low	C <sub>L</sub> = 40 pF	0		0		0		1
t <sub>t</sub> (CEL)	CAS fall time	0 000 5		15		20		25	1
t <sub>t</sub> (CEH)	CAS rise time	$C_L = 320 \text{ pF}$		30		35		45	1
tt(REL)	RAS fall time			15		20		25	1
t <sub>t</sub> (REH)	RAS rise time	C <sub>L</sub> = 160 pF		15		20		25	1
t <sub>t</sub> (MAV)	Address transition time	7		20		20	1	25	1
t <sub>t</sub> (RYL)	RDY fall time	C: = 40 = 5	1	10		15		20	1
t <sub>t</sub> (RYH)	RDY rise time	C <sub>L</sub> = 40 pF		20		25		35	

NOTE 12: On the access grant cycle following refresh, the occurrence of CAS low depends on the relative occurrence of ALE low to ACX low. If ACX occurs prior to or coincident with ALE then CAS is timed from the CLK high transition that causes RAS low. If ACX occurs 20 ns or more after ALE then CAS is timed from the CLK low transition following the CLK high transition causing RAS low. (See Refresh Cycle Timing Diagram)

### PARAMETER MEASUREMENT INFORMATION






FIGURE 1 - LOAD CIRCUIT


### access cycle timing



### refresh request timing




### ready timing (ACX during CLK high) (see notes 13 thru 16)



RDY starting high is timed from  $\overline{ACX}$  low (tACL-RYH) for the condition  $\overline{ACX}$  going low while CLK high.


### ready timing (ACX during CLK low) (see notes 13 thru 16)




RDY starting high is timed from CLK high (t<sub>CH-RYH</sub>) for the condition ACX going low while CLK low.


- NOTES: 13. For RDY high transition (during normal access) to be timed from the rising edge of CLK, ACX must occur t<sub>CL-ACL</sub> after the falling edge of CLK.
  - 14. For ACX prior to the falling edge of CLK by tACL-CL, the RDY high transition will be tACL-RYH.
  - 15. taci ci is a limiting parameter for control of RDY to be dependent upon ACX low.
  - During the interval for t<sub>ACL-CL</sub> < MINIMUM to t<sub>CL-ACL</sub> > MINIMUM, the control of RDY may vary between the rising clock edge or falling edge of ACX.

### output 3-state timing





### refresh cycle timing (four-cycle)




<sup>&</sup>lt;sup>†</sup> On access grant cycle following refresh,  $\overline{CAS}$  low and address multiplexing are timed from CLK high transition (t<sub>CH-CEL</sub>) if  $\overline{ACX}$  low occurs prior to or coincident with the falling edge of ALE.




<sup>&</sup>lt;sup>‡</sup> On access grant cycle following refresh,  $\overline{CAS}$  low and address multiplexing are timed from CLK low transition (t<sub>CL-CEL</sub>) if  $\overline{ACX}$  low occurs 20 ns or more after the falling edge of ALE.


typical access/refresh/access cycle (three-cycle, TWST is low)




## typical access/refresh/access cycle (four-cycle, TWST is low)



## typical access/refresh/access cycle (three-cycle, TWST is high)



typical access/refresh/access cycle (four-cycle, TWST is high)



### SN74ALS6310, SN74ALS6311 STATIC COLUMN AND PAGE-MODE ACCESS DETECTORS

D3020, JUNE 1987-REVISED APRIL 1988

- **Detects Present Row Equal to Last Row** Address
- High-Performance Compare: 'ALS6310 CLK to HSA = 18 ns 'ALS6311 Address to HSA = 14 ns
- Compatible with 16K to 1M DRAMs
- Easily Interfaced with Microprocessor and **Memory Timing Controller**
- Dependable Texas Instruments Quality and Reliability

### escription


The 'ALS6310 and 'ALS6311 are highperformance address comparators designed for implementing static column and page-mode access cycles.

When interfaced with the memory timing controller, these devices will detect if the present row being accessed is the same as the last row accessed. This is the fundamental requirement for implementing static column decode or pagemode access cycles.

The 'ALS6310 features two 14-bit registers and a high-speed address comparator. The first register is used to save the present row address while the second register is used to save the

(TOP VIEW) CLK T VCC CLKEN □2 19 HSA AO [ 18 HSA A1 ∐4 17 B3 A2 ∐5 16 B2 АЗ 🛮 6 15 B1 A4 🛮 7 14 BO A5 □8 13 A9 12 A8 А6 ∏9 GND ∏10 11 A 7 **FN PACKAGE** (TOP VIEW)

DW OR N PACKAGE



previous row address. On the high-to-low transition of CLK, the first register loads the new row address present on A0-A9. At the same time, the second register loads the address previously saved in the first register. The two row addresses are then compared. The High-Speed Access outputs (HSA and HSA) will signal if the two addresses are equal.

The B0-B1 inputs are provided to monitor access cycles to different banks of memory. When used in conjunction with the 'ALS2968 and 'ALS6302 series DRAM controllers, the 'ALS6310 and 'ALS6311 can monitor up to 16 banks of memory. The CLK input on the 'ALS6310 can typically be interfaced with the microprocessor's Address Latch Enable (ALE) or Address Strobe (AS) outputs. This configuration simplifies the memory timing controller interface. Refer to the typical application diagram for further information.

The 'ALS6311 features one 14-bit register feeding a high-speed address comparator. This architecture offers a faster address match time, but does require the memory timing controller to generate the CLK input. Typically, the 14-bit register would only be updated if there was a change in row or bank address. Refer to the application diagram for further information.

More information on static column DRAM access can be found in the Texas Instruments application report System Solutions for Static Column Decode.

The SN74ALS6310 and SN74ALS6311 are characterized for operation from 0°C to 70°C.



ADVANCE INFORMATION documents contain

without notice.

#### **FUNCTION TABLE ('ALS6310)**

	INPUTS					
CLKEN	CLK	A0-A9	B0-B3	HSA	HSA	
Н	1	P=Q	P=Q	H	L	
н	1	P = Q	P≠Q	L	Н	
н	1	P≠Q	P = Q	L	Ĥ	
Н	1	P≠Q	P≠Q	L.	Н	
L	Х	Х	х	HSAO	HSA <sub>0</sub>	


#### **FUNCTION TABLE ('ALS6311)**


	INPUTS					
CLKEN	CLK	A0-A9	B0-B3	HSA	HSA	
Н	†	P=Q	P=Q	Н	L	
н	1	P = Q	P≠Q	L	н ]	
н	1	P≠Q	P = Q	L	н	
Н	1	P≠Q	P≠Q	L	н	
н -	1	Х	х	н	L	
L	X	X	×	HSA <sub>0</sub> †	HSA <sub>O</sub> †	

'ALS6311

EN15


### logic symbols






α

<sup>†</sup>Only if A0-A9 and B0-B3 inputs do not change from the time HSA and HSA were detected.





### SN74ALS6310, SN74ALS6311 STATIC COLUMN AND PAGE-MODE ACCESS DETECTORS

### absolute maximum ratings over operating free-air temperature range

Supply voltage, VCC	7 V
Input voltage	7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

### recommended operating conditions

				SN74ALS6310 SN74ALS6311		UNIT	
			MIN	NOM	MAX	7 1	
Vcc	Supply voltage		4.5	5	5.5	V	
VIH	High-level input voltage		2			٧	
٧ <sub>IL</sub>	Low-level input voltage				0.8	٧	
ЮН	High-level output current				-2.6	mA	
loL	Low-level output current				24	mA	
tw	Pulse duration, CLK high or low		10			ns	
_	Continue before CIKI #41 00040)	A0-A9 or B0-B3	8			ns	
t <sub>su</sub>	Setup time before CLK↓ ('ALS6310)	CLKEN high or low	8				
_	Catalan bafasa CIVA ((ALCC211)	A0-A9 or B0-B3	8				
tsu	Setup time before CLK1 ('ALS6311)	CLKEN high or low	8			ns	
	Held diese after CIKI WALCONS	A0-A9 or B0-B3	5				
<sup>t</sup> h	Hold time after CLK↓ ('ALS6310)	CLKEN	5			ns	
	Hald direct of the CLKA (IAL COMA)	A0-A9 or B0-B3	5				
th	h Hold time after CLK↑ ('ALS6311)	CLKEN	5		-	ns	
TA	Operating free-air temperature		0		70	°C	

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		I	SN74ALS6310 SN74ALS6311		
			MIN	TYP	MAX	
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2	٧
Vou	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I <sub>OH</sub> = -0.4 mA	Vcc-	2		v
VOH	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -2.6 mA	2.4	3.2		· ·
Vai	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 12 mA		0.25	0.4	v
VOL	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 24 mA		0.35	0.5	1 °
lj	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V			0.1	mA
lн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ
IIL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2	mA
lo <sup>‡</sup>	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.25 V	-30		-112	mA
1	V 55V	'ALS6310		50	80	
Icc	V <sub>CC</sub> = 5.5 V /ALS6311	'ALS6311		40	70	mA

<sup>&</sup>lt;sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .



<sup>\*</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

### SN74ALS6310, SN74ALS6311 STATIC COLUMN AND PAGE-MODE ACCESS DETECTORS

### 'ALS6310 switching characteristics (see Note 1)


PARAMETER	FROM (INPUT)	то (оитрит)	C <sub>L</sub> R <sub>L</sub> T <sub>A</sub>	CC = 5 \ = 50 p = 500 \ = 25°	F, Ω, C	C <sub>L</sub> = 5 R <sub>L</sub> = 5 T <sub>A</sub> = 0	00 Ω, °C to 70°C	UNIT
			MIN	TYP	MAX	MIN	MAX	
tPLH	CΓK↑	HSA		12	11	4	18	ns
tPHL	CLK	nsA		12	18	4	18	ns
tPLH	CLK1	HSA		12	18	4	18	ns
tPHL	CLK	пън		12	11	4	18	ns

### 'ALS6311 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R <sub>L</sub>	CC = 5 \ L = 50 p L = 500 A = 25°C	pF, Ω,	C <sub>L</sub> = 50 p R <sub>L</sub> = 500 T <sub>A</sub> = 0°C		UNIT
tPLH	CLK↑	HSA		7	11	4	12	ns
tpHL	CLK†	HSA		7	11	4	12	ns
tPLH	A0-A9 or B0-B3	HSA		7	10	3	12	ns
tpHL	AU-A9 of BU-B3	HSA		9	14	4	14	ns
tPLH	A0-A9 or B0-B3	HSA		9	14	4	14	ns
tPHL_	AU-A9 of BU-B3			7	10	3	12	ns

NOTE 1: Load circuit and voltage waveforms are shown in Section 1 of The LSI Logic Data Book.

7-232




TYPICAL APPLICATION DATA

SN74ALS6310, SN74ALS6311 STATIC COLUMN AND PAGE-MODE ACCESS DETECTORS

VLSI Memory Management Products

### SN74ALS6310, SN74ALS6311 STATIC COLUMN AND PAGE-MODE ACCESS DETECTORS

### TYPICAL APPLICATION DATA



### SN74BCT2827A, SN74BCT2828A 10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

D2977, APRIL 1987-REVISED APRIL 1988

- BiCMOS Design Substantially Reduces Standby Current
- 25-Ω Series Resistors at Outputs Significantly Reduce Overshoot and Undershoot
- Specifically Designed to Drive MOS DRAMs
- 3-State Outputs
- Data Flow-Thru Pinout (All Inputs on Opposite Side from Outputs)
- Power-Up High-Impedance State
- Package Options Include Plastic "Small Outline" Packages, Plastic Chip Carriers, and Standard Plastic DIPs

### description


These 10-bit buffers and bus drivers are specifically designed to drive the capacitive input characteristics of MOS DRAMs. They provide high-performance bus interface for wide data paths or buses carrying parity.

The three-state control gate is a 2-input positive NOR gate so if either  $\overline{G}1$  or  $\overline{G}2$  is high, all 10 outputs are in the high-impedance state.


The SN74BCT2827A provides true data and the SN74BCT2828A provides inverted data at the outputs.

These devices are characterized for operation from  $0^{\circ}C$  to  $70^{\circ}C$ .






### FN PACKAGE (TOP VIEW)




NC-No internal connection





### SN74BCT2827A, SN74BCT2828A 10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS


### logic symbols†



#### SN74BCT2828A G1 (1) L G2 (13) L ΕN (23) Y1 A1 (2) (2<u>2)</u> Y2 A2 (3) A3 (4) (21) Y3 (<u>20)</u> Y4 A4 (5) (19) <sub>Y5</sub> (6) Α5 (<u>18)</u> Y6 (7)Α6 (<u>17)</u> Y7 A7 (8) A8 (9) (<u>16)</u> Y8 A9 (10) (15) <sub>Y9</sub> (<u>14)</u> Y10 A10 (11)


### logic diagrams (positive logic)

### SN74BCT2827A



### Pin numbers shown are for DW and NT packages.

#### SN74BCT2828A





<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### SN74BCT2827A 10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	7 V
Input voltage	
Voltage applied to a disabled 3-state output	
Operating free-air temperature range	°C
Storage temperature range65 °C to 150	oC.

### ecommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2			٧
VIL	Low-level input voltage			0.8	V
Іон_	High-level output current			-1	mA
loL	Low-level output current			12	mA
TA	Operating free-air temperature	0	-	70	ô

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDIT	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2	٧
Voн	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> -2			V
Vai	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 1 mA		0.15	0.5	v
VOL	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 12 mA		0.35	0.8	
Гохн	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20	μА
lozL	V <sub>CC</sub> = 5.5 V,	V <sub>0</sub> = 0.4 V			- 20	μΑ
lor	V <sub>CC</sub> = 4.5 V,	V <sub>0</sub> = 2 V	50			mA
ЮН	$V_{CC} = 4.5 V$ ,	V <sub>O</sub> = 2 V	- 35			mA
lį .	V <sub>CC</sub> = 5.5 V,	V <sub>1</sub> = 7 V			0.1	mΑ
ин	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μА
11,0	V <sub>CC</sub> = 5.5 V,	V <sub>1</sub> = 0.4 V			-0.2	mA
lo <sup>‡</sup>	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.25 V	-30		-112	mA
ICCL	V <sub>CC</sub> = 5.5 V,	Outputs open		28	40	mA
lccz	$V_{CC} = 5.5 V,$	Outputs open		3.5	6	1014

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 °C.

### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R1 R2 T <sub>A</sub>	= 50 pl = 500 s = 500 s = 25°C	=, Ω, Ω,	C <sub>L</sub> = 50 pi R1 = 500 R2 = 500 T <sub>A</sub> = MIN	Ω, Ω, to MAX	UNIT	
			MIN	TYP	MAX	MIN	MAX		
tPLH	A	A Y		4	6		7	ns	
t <sub>PHL</sub>	^			6	8		9		
tPZH				8	10		13		
tPZL	u	<b>Y</b>	7	11	14		17	ns	
tPHZ				8	12		15		
tPLZ	٥	1		7	11		13	ns	



<sup>†</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, VCC......

Storage temperature range ..... – 65 °C to 150 °.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
ViH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			- 1	mA
<sup>1</sup> OL	Low-level output current			12	mA
TA	Operating free-air temperature	0		70	°C

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted

PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	I <sub>I</sub> = -18 mA			-1.2	V
Voн	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> - 2			V
Va	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 1 mA		0.15	0.5	V
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 12 mA		0.35	0.8	
lozн	$V_{CC} = 5.5 V,$	$V_0 = 2.7 V$			20	μΑ
lozl	$V_{CC} = 5.5 V$ ,	$V_0 = 0.4 V$			- 20	μΑ
lor	$V_{CC} = 4.5 \text{ V},$	$V_0 = 2 V$	50			mA
<sup>1</sup> ОН	$V_{CC} = 4.5 V$ ,	V <sub>O</sub> = 2 V	- 35			mA
- II	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 7 V			0.1	mA
lн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ
IIL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2	mA
lo <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	- 30		-112	mA
	V <sub>CC</sub> = 5.5 V,	Outputs open		28	40	A
<sup>1</sup> CCZ	$V_{CC} = 5.5 V,$	Outputs open		4.5	8	mA

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC} = 5$  V,  $T_{A} = 25$  °C.

### switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	то (оитрит)	C <sub>L</sub> R1 R2	C = 5 V = 50 pF = 500 ( = 500 ( = 25°C	:, n, n,	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pl R1 = 500 s R2 = 500 s T <sub>A</sub> = MIN	Ω, Ω,	UNIT	
tPLH		Y		5	7		8	T -	
tpHL	Α			5	7		8	ns	
tPZH	ਫ	Y		8	11		12		
tPZLt	9			10	14		16	ns	
t <sub>PHZ</sub>	G	Y		10	14		16		
t <sub>PLZ</sub>				8	12		14	ns	



The output conditions have been chosen to produce a curent that closely approximates one half of the true short-circuit output current, IQS

### SN74BCT2827A, SN74BCT2828A 10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

### PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

  Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by the generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

FIGURE 1. SWITCHING CHARACTERISTICS



### SN74BCT29827A, SN74BCT29828A 10-BIT RUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

D2977, APRIL 1987-REVISED MAY 1988

- BiCMOS Design Substantially Reduces Standby Current
- Functionally Equivalent to AM29827, AM29828, SN74ALS29827, and SN74ALS29828
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce DC Loading
- Data Flow-Thru Pinout (All Inputs on Opposite Side from Outputs)
- Power-Up High-Impedance State
- Package Options Include Plastic Chip Carriers, in Addition to Plastic and Ceramic DIPs
- BiCMOS Process with TTL Inputs and Outputs
- Dependable Texas Instruments Quality and Reliability


### description

These 10-bit buffers and bus drivers provide high-performance bus interface for wide data paths or buses carrying parity.


The 3-state control gate is a 2-input positive NOR gate so if either  $\overline{G}1$  or  $\overline{G}2$  is high, all 10 outputs are in the high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down.

The SN74BCT29827A provides true data and the SN74BCT29828A provides inverted data at the outputs.

The SN74BCT29827A and SN74BCT29828A are characterized for operation from 0  $^{\circ}$ C to 70  $^{\circ}$ C.




### FN PACKAGE (TOP VIEW)



NC-No internal connection

### SN74BCT29827A, SN74BCT29828A 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS


### logic symbols†





S	N74BCT	29828	A	
$\overline{G}_1 \frac{(1)}{(13)}$	&.	EN		
A1 (2) (3) (4) (5) (6) (7) (8) A8 (9)	D		(23) (22) (21) (20) (19) (18) (17) (16)	Y3 Y4 Y5 Y6 Y7 Y8
A9 (10) A10 (11)			(15) (14)	Y9 Y10

<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagrams (positive logic)









#### SN74BCT29827A 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


Supply voltage, VCC 7 V
Input voltage (all inputs and I/O ports)
Operating free-air temperature range
Storage temperature range

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			- 24	mA
loL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C

#### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>		MIN	TYP‡	MAX	UNIT
V <sub>IK</sub>	$V_{CC} = MIN, I_{I} = -1$	18 mA			-1.2	V
VOH VCC = MIN	Voc - MIN IOH =	–15 mA	2.4			v
	ACC = MIM	– 24 mA	2			<b>v</b>
VOL	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4	48 mA		0.35	0.5	٧
lozh	$V_{CC} = MAX$ , $V_{O} = 2$	2.7 V			20	μΑ
<sup>I</sup> OZL	$V_{CC} = MAX, V_{O} = 0$	0.4 V			- 20	μΑ
1	$V_{CC} = MAX$ , $V_{I} = 5$ .	.5 V			0.1	mA
liн	$V_{CC} = MAX$ , $V_{I} = 2$ .	.7 V			20	μΑ
<sup>†</sup> IL	$V_{CC} = MAX$ , $V_{I} = 0$ .	.4 V			-0.2	mA
los §	$V_{CC} = MAX$ , $V_{O} = 0$	)	- 75		- 250	mA
ICCL	V <sub>CC</sub> = MAX, Outputs	open		28	40	mA
ICCZ	V <sub>CC</sub> = MAX, Outputs	open		3.5	6	mA



<sup>&</sup>lt;sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

#### switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R1 R2	CC = 5 \ = 50 p 1 = 500 2 = 500 \(\frac{2}{3} = 25^{\text{0}}\)	F, Ω, Ω,	V <sub>CC</sub> = 4.5 \ C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = MIN to		UNIT
tPLH	A			3.5	6		7	
t <sub>PHL</sub>		, T		5	7		9	ns
tPZH	G			7	10		12	
tPZL		1		10	13		15	ns
tPHZ				7	10		12	
tPLZ_	9	İ		7	10		12	ns



<sup>&</sup>lt;sup>5</sup> Not more than one output should be shorted at a time and duration of the short circuit should not exceed 1 second.

#### SN74BCT29828A 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>C</sub> C
Input voltage (all inputs and I/O ports)
Operating free-air temperature range 0°C to 70°C
Storage temperature range65°C to 150°C

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
Іон	High-level output current			- 24	mA
loL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C

#### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN TYP‡ M	AX UNIT
VIK	$V_{CC} = MIN$ , $I_{i} = -18 \text{ mA}$	_	1.2 V
VoH	$V_{CC} = MIN$ $I_{OH} = -15 \text{ m/s}$		
*OH	I <sub>OH</sub> = -24 mA	A 2	
VOL	$V_{CC} = MIN$ , $i_{OL} = 48 \text{ mA}$	0.35	0.5 V
Гохн	$V_{CC} = MAX$ , $V_0 = 2.7 V$		20 μΑ
lozL	$V_{CC} = MAX$ , $V_0 = 0.4 V$	_	20 μΑ
l <sub>1</sub>	$V_{CC} = MAX$ , $V_I = 5.5 V$		0.1 mA
-IH	$V_{CC} = MAX$ , $V_I = 2.7 V$		20 μΑ
Iըլ	$V_{CC} = MAX$ , $V_I = 0.4 V$		0.2 mA
los <sup>§</sup>	$V_{CC} = MAX, V_{O} = 0$	-75 -2	250 mA
ICCL	V <sub>CC</sub> = MAX, Outputs open	28	40 mA
lccz	V <sub>CC</sub> = MAX, Outputs open	3.5	6.5 mA

<sup>†</sup> For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.

#### switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R1 R2 T <sub>A</sub>	= 50 p = 500 = 500 = 500 = 25°	F, Ω, Ω, C	C <sub>L</sub> = 50 p R1 = 500 R2 = 500 T <sub>A</sub> = MIN	Ω, Ω, to MAX	UNIT
<u> </u>			MIN	TYP	MAX	MIN	MAX	1
t <sub>PLH</sub>	A			3.5	6		7	ns
tPHL		<b>T</b>		3.5	6		7	l lis
tpzH	<u>ਰ</u>	V		7	9		11	
tPZL	G	Y		9	13		15	ns
tPHZ	<u> </u>	Y		6	9		10	
tPLZ	G			6	10		11	ns




 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

<sup>&</sup>lt;sup>5</sup> Not more than one output should be shorted at a time and duration of the short circuit should not exceed 1 second.


#### SN74BCT29827A, SN74BCT29828A 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS


#### PARAMETER MEASUREMENT INFORMATION




TEST	S1
tPLH	Open
tPHL	Open
<sup>t</sup> PZH	Open
tPZL	Closed
<sup>t</sup> PHZ	Open
t <sub>PLZ</sub>	Closed

SWITCH POSITION TABLE








**VOLTAGE WAVEFORMS** 

PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns.}$

1	General Information
2	Alternate Source Directories
3	Glossary/Timing Conventions/Data Sheet Structure
4	Dynamic RAMs
5	Dynamic RAM Modules
6	EPROMs/PROMs/EEPROMs
7	VLSI Memory Management Products
8 ;	Military Products
9	Applications Information
10	Quality and Reliability
11	Logic Symbols
12	Mechanical Data
13	ESD Guidelines

JUNE 1985 - REVISED FEBRUARY 1988

- MIL-STD-883C High-Reliability Processed and -55°C to 100°C (S Designator) Temperature Range, 20-Pin 300-Mil Ceramic Sidebrazed Package
- Dual Accessibility One Port Sequential Access, One Port Random Access
- Four Cascaded 64-Bit Serial Shift Registers for Sequential Access Applications
- Designed for both Video and Non-Video **Applications**
- Fast Serial Port . . . Can Be Configured for Video Data Rates in Excess of 150 MHz
- TR/QE as Output Enable Allows Direct Connection of D, Q, and Address Lines to Simplify System Design
- Random-Access Port Looks Exactly Like a SMJ4164
- Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out
- 65,536 × 1 Organization
- Supported by TI's Video System Controller (VSC)
- Maximum Access Time from RAS Less Than 150 ns
- Minimum Cycle Time (Read or Write) Less Than 240 ns
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs for Both Random and Serial Access
- Common I/O Capability with Early Write Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation (SMJ4161-15)
  - Operating . . . 250 mW (Typical)
  - Standby . . . 80 mW (Typical)
- New SMOS (Scaled-MOS) N-Channel Technology
- **SOE** Simplifies Multiplexing of Serial Data Streams

JD PACKAGE						
(TOP VIEW)						
SIN   1	U20	□vss				
SCLK 2	19	SOUT				
SOE 3	18	TR/QE				
D <b>∐</b> 4	17	CAS				
<b>₩</b> []5	16	<u> </u>				
RAS 6	15	ΠAO				
A6 <b>[</b> ]7	14					
A5 <b>∏</b> 8	13					
A4 <b></b>	12	<u></u> БАЗ				
VDD[]¹	0 11	ΠA7				

ID DACKACE

PIN NOMENCLATURE					
A0-A7	Address Inputs				
CAS	Column-Address Strobe				
D	Random-Access Data In				
Q	Random-Access Data Out				
RAS	Row-Address Strobe				
SCLK	Serial Data Clock				
SIN	Serial Data In				
SOE	Serial Output Enable				
SOUT	Serial Data Out				
TR/QE	Register Transfer/Q Output Enable				
$v_{DD}$	5-V Supply				
$V_{SS}$	Ground				
	Write Enable				





#### description

The SMJ4161 is a high-speed, dual-access 65,536-bit dynamic random-access memory. The random-access port makes the memory look like it is organized as 65,536 words of one bit each, like the SMJ4164. The sequential access port is interfaced to an internal 256-bit dynamic shift register organized as four cascaded 64-bit shift registers which makes the memory look like it is organized as up to 256 words of up to 256 bits each which are accessed serially. One, two, three, or four 64-bit shift registers can be sequentially read out after a transfer cycle, depending on a two-bit code applied to the two most significant column address inputs. The SMJ4161 employs state-of-the-art SMOS (Scaled-MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The SMJ4161 features full asynchronous dual access capability except when transferring data between the shift register and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift register also refreshes that row.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All address lines and data in are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.


The SMJ4161 is offered in a 20-pin ceramic dual-in-line package. It is guaranteed for operation from  $T_A = -55\,^{\circ}\text{C}$  to  $T_C = 100\,^{\circ}\text{C}$ . The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

#### random access address space to sequential address space mapping

The SMJ4161 is designed with each row divided into four, 64-column sections (see functional block diagram). The first column section to be shifted out is selected by the two most significant column address bits. If the two bits represent binary 00, then one to four registers can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) registers can be shifted out in order. If the two bits represent binary 10, then one to two of the most significant registers can be shifted out in order. Finally, if the two bits represent 11, only the most significant registers can be shifted out. All registers are shifted out with the least significant bit (bit 0) first and the most significant bit (bit 63) last. Note that if the two column address bits equal 00 during the last register transfer cycle  $(\overline{TR}/\overline{QE}$  at logic level 0 as  $\overline{RAS}$  falls) a total of 256 bits can be sequentially read out.



#### functional block diagram



#### random-access operation

#### TR/QE

The  $\overline{TR}/\overline{\Omega E}$  pin has two functions. First, it selects either register transfer or random-access operation as  $\overline{RAS}$  falls, and second, if this is a random-access operation, it functions as an output enable after  $\overline{CAS}$  falls.

To use the SMJ4161 in the random-access mode,  $\overline{TR}/\overline{QE}$  must be high as  $\overline{RAS}$  falls. Holding  $\overline{TR}/\overline{QE}$  high as  $\overline{RAS}$  falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be transferred, the shift registers must be connected to the bit lines. Holding  $\overline{TR}/\overline{QE}$  low as  $\overline{RAS}$  falls enables the 256 switches that connect the shift register to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once  $\overline{CAS}$  has been pulled low,  $\overline{TR/QE}$  controls when the data will appear at the Q output (if this is a read cycle). Whenever  $\overline{TR/QE}$  is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output, making it possible to connect the address lines to the Q and D lines (use of this organization prohibits the use of the early write cycle).



#### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{\mathbb{W}}$  goes low prior to  $\overline{\mathsf{CAS}}$ , data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (D)

Data is written during a write or read-modify-write cycle. The falling edge of CAS or W strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, W is brought low prior to CAS and the data is strobed in by CAS with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, CAS will already be low, thus the data will be strobed in by W with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatability (no pull-up resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as  $\overline{CAS}$  or  $\overline{TR}/\overline{QE}$  is held high. Data will not appear on the output until after both CAS and TR/QE have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if took is greater than took MAX and tallel is greater than tallel MAX. Likewise, ta(c) MAX is valid only if tRLCL is greater than tRLCL MAX. Once the output is valid, it will remain valid while CAS and TR/QE are both low; CAS or TR/QE going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a delayed write or readmodify-write cycle, the output will follow the sequence for the read cycle. In a register transfer cycle, the output will always be in a high-impedance state.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless CAS is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.

#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address strobing successive column addresses onto the chip. Thus, the time required to set up and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and RAS are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, RAS must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight RAS cycles before proper device operation is achieved.



#### sequential access operation

#### TR/QE

Memory transfer operations involving parallel use of the shift register are first indicated by bringing  $\overline{TR}/\overline{QE}$  low before  $\overline{RAS}$  falls low. This enables the switches connecting the 256 elements of the shift register to the 256 bit lines of the memory array. The  $\overline{W}$  line determines whether the data will be transferred from or to the shift registers.

#### write enable (W)

In the sequential access mode,  $\overline{W}$  determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array,  $\overline{W}$  is held low as  $\overline{RAS}$  falls, and, to transfer from the memory array to the shift registers,  $\overline{W}$  is held high as  $\overline{RAS}$  falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of  $\overline{RAS}$  for this mode of operation.

#### row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7,  $\overline{W}$ , and  $\overline{TR}/\overline{QE}$  are latched on the falling edge of  $\overline{RAS}$ .

#### register column address (A7, A6)

To select one of the four shift registers (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when  $\overline{\text{CAS}}$  falls. However, the  $\overline{\text{CAS}}$  and register address signals need not be supplied every cycle, only when it is desired to change or select a new register.

#### **SCLK**

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view the shift registers as though they were made of 256 rising edge D flip-flops connected D to Q. The SMJ4161 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pin not only on the rising edge of SCLK but also after an access time of  $t_{a(RSO)}$  from  $\overline{RAS}$  high during a parallel load of the shift registers.

#### SIN and SOUT

Data is shifted in through the SIN pin and is shifted out through the SOUT pin. The SMJ4161 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least 6 ns after SCLK rises. These features make it possible to easily connect SMJ4161s together, to allow SOUT to be connected to SIN, and to give external circuitry a full SCLK cycle time to allow manipulation of the serial data. If SOUT is connected to SIN, the SCLK cycle time must include t<sub>SU(SI)</sub>. When loading data into the shift register from the serial input in preparation for a shift-register-to-memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.

#### SOF

The serial output enable pin controls the impedance of the serial output, allowing multiplexing of more than one bank of SMJ4161 memories into the same external video circuitry. When  $\overline{SOE}$  is at a logic low level, SOUT will be enabled and the proper data read out. When  $\overline{SOE}$  is at a logic high level, SOUT will be disabled and be in the high-impedance state.

#### refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times.

#### absolute maximum ratings over operating temperature range (unless otherwise noted)†

Voltage on any pin except VDD and data out (see Note 1) 1.5 V to 10 V
Voltage on VDD supply and data out with respect to VSS1 V to 6 V
Short circuit output current
Power dissipation
Minimum operating free-air temperature
Operating case temperature
Storage temperature range

<sup>†</sup>Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage	4.75	5	5.25	V
V <sub>SS</sub>	Supply voltage		0		V
VIH	High-level input voltage	2.4	,	√ <sub>DD</sub> + 0.3	٧
VIL	Low-level input voltage (see Notes 2 and 3)	-0.6	-	0.8	V
TA	Operating free-air temperature	- 55			°C
T <sub>C</sub>	Operating case temperature			100	°C

- NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.
  - 3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V; test conditions must comprehend this occurrence.

#### electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

DADAMETER			sr	MJ4161	-15	SM	/J4161	-20	
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage (Q, SOUT)	I <sub>OH</sub> = -5 mA	2.4			2.4			<b>V</b>
VOL	Low-level output voltage (Q, SOUT)	I <sub>OL</sub> = 4.2 mA			0.4			0.4	٧
Ŋ	Input current (leakage)	$V_I = 0 \text{ V to } 5.8 \text{ V},$ $V_{DD} = 5 \text{ V},$ Outputs = open			± 10			± 10	μΑ
lo‡	Output current (leakage) (Q, SOUT)	$V_{O} = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}$			± 10			± 10	μΑ
I <sub>DD1</sub>	Average operating current during read or write cycle	t <sub>C(rd)</sub> = minimum cycle time, TR/QE low after RAS falls, <sup>§</sup> SCLK and SIN low, SOE high, No load on Q and SOUT		50	75		45	75	mA
I <sub>DD2</sub> ¶	Standby current	After 1 - RAS cycle, RAS and CAS high, SCLK and SIN low, SOE high, No load on Q and SOUT		16	25		16	25	mA
I <sub>DD3</sub>	Average refresh current	t <sub>C(rd)</sub> = minimum cycle time, CAS high, RAS cycling, SCLK and SIN low, SOE high, TR/OE high, No load on Q and SOUT		42	60		37	60	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>C(P)</sub> = minimum cycle time, RAS low, CAS cycling, TR/QE low after RAS falls, SCLK and SIN low, SOE high, No load on Q and SOUT		45	75		40	75	mA
I <sub>DD5</sub>	Average shift register current (includes IDD2)	RAS and CAS high,  No load on Q and SOUT,  tc(SCLK) = tc(SCLK) min		30	45		30	45	mA
I <sub>DD6</sub>	Worst case average DRAM and shift register current	$t_{C(rd)} = \mbox{minimum cycle time,} \\ t_{C}(SCLK) = \mbox{minimum cycle time,} \\ \overline{TR/OE} \mbox{low after RAS falls,} \\ No \mbox{load on Q and SOUT}$		85	100		85	100	mA

 $<sup>^{\</sup>uparrow}$  All typical values are at T  $_{A}=25\,^{\circ}\text{C}$  and nominal supply voltages.  $^{\ddagger}\text{SOUT}$  output current (leakage) is guaranteed but not tested.



<sup>§</sup>See appropriate timing diagram.  $\P_{V|L} > -0.6 \text{ V}.$ 

#### capacitance over recommended supply voltage and operating temperature range, f = 1 MHz

	PARAMETER	TYP <sup>†</sup> MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	4	
C <sub>i(D)</sub>	Input capacitance, data input	4	ļ
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	8	
C <sub>i(W)</sub>	Input capacitance, write enable input	8	
C <sub>i(CK)</sub>	Input capacitance, serial clock	8	pF
C <sub>i(SI)</sub>	Input capacitance, serial in	4	pr-
C <sub>i(SOE)</sub>	Input capacitance, serial output enable	4	
C <sub>i(TR)</sub>	Input capacitance, register transfer input	4	
C <sub>O</sub> (Q)	Output capacitance, random-access data	5	1
Co(SOUT)	Output capacitance, serial out	5	1

 $<sup>^{\</sup>dagger}AII$  typical values are at  $T_A = 25\,^{\circ}C$  and nominal supply voltages.

# switching characteristics over recommended supply voltage range and operating temperature range (see Figure 1)

PARAMETER		TEST CONDITIONS‡	ALT.	SMJ4	161-15	SMJ4	161-20	UNIT
		TEST CONDITIONS:	SYMBOL	MIN	MAX	MIN	MAX	UNIT
ta(C)	Access time from CAS	C <sub>L</sub> = 80 pF,	tCAC		100		135	
•	Access time of Q from	$l_{OL} = 4.2 \text{ mA},$			40		50	
t <sub>a</sub> (QE)	TR/QE low	I <sub>OH</sub> = -5 mA					30	
<sup>t</sup> a(R)	Access time from RAS	t <sub>RLCL</sub> = max, C <sub>L</sub> = 80 pF, I <sub>OL</sub> = 4.2 mA, I <sub>OH</sub> = -5 mA	tRAC		150		200	
t <sub>a</sub> (RSO)	SOUT access time from RAS high				65		85	ns
t <sub>a(SOE)</sub>	Access time from SOE low to SOUT	0 00 -5			45		50	
ta(SO)	Access time from SCLK	$C_L = 80 \text{ pF},$			45		55	
<sup>t</sup> dis(CH)	Q output disable time from CAS high	$I_{OL} = 4.2 \text{ mA},$ $I_{OH} = -5 \text{ mA}$	tOFF		40		40	
t <sub>dis(QE)</sub>	Q output disable time from TR/QE high				30		40	
tdis(SOE)	Serial output disable time from SOE high				20		25	

 $<sup>^{\</sup>ddagger}$ Figure 1 shows the load circuit; C<sub>L</sub> values shown are typical for test system used.



#### timing requirements over recommended supply voltage range and operating temperature range

	PARAMETER	ALT.	SMJ41	61-15	SMJ4	161-20	UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	DIVIT
t <sub>C</sub> (P)	Page-mode cycle time	tPC	160		225		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	240		315		ns
t <sub>c(W)</sub>	Write cycle time	twc	240		315		ns
t <sub>c</sub> (TW)	Transfer write cycle time <sup>‡</sup>		240		315		ns
tc(Trd)	Transfer read cycle time		240		315		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	265		330		ns
t <sub>c</sub> (SCLK)	Serial clock cycle time (see Note 4)	tscc	45	50,000	55	50,000	ns
tw(CH)	Pulse duration, CAS high (precharge time) §	tCP	50		80		ns
tw(CL)	Pulse duration, CAS low¶	tCAS	100	10,000	135	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	t <sub>RP</sub>	80		105		ns
tw(RL)	Pulse duration, RAS low#	tRAS	150	10,000	200	10,000	ns
t <sub>W</sub> (W)	Write pulse duration	tWP	45		45		ns
tw(CKL)	Pulse duration, SCLK low		20		20		ns
tw(CKH)	Pulse duration, SCLK high		20		20		ns
tw(QE)	TR/QE pulse duration low time (read cycle)	<u> </u>	50		50		ns
t <sub>su(CA)</sub>	Column address setup time	tASC	0		0		ns
t <sub>su(RA)</sub>	Row address setup time	tASR	0		0		ns
t <sub>su</sub> (RW)	W setup time before RAS low with TR/QE low		0		0		ns
t <sub>su(D)</sub>	Data setup time	tDS	0		0		ns
<sup>t</sup> su(rd)	Read command setup time	tRCS	5		5		ns
t <sub>su</sub> (WCL)	Early write command setup time before CAS low	twcs	-5		- 5		ns
t <sub>su</sub> (WCH)	Write command setup time before CAS high	tCWL	40		60		ns
t <sub>su</sub> (WRH)	Write command setup time before RAS high	t <sub>RWL</sub>	40		60		ns
t <sub>su(TR)</sub>	TR/QE setup time before RAS low		5		5		ns
t <sub>su(SI)</sub>	Serial data setup time before SCLK high		6		6		ns
th(SI)	Serial data in hold time after SCLK high		3		3		ns
th(CLCA)	Column address hold time after CAS low	<sup>t</sup> CAH	45		55		ns
th(RA)	Row address hold time	tRAH	20		25		ns
th(RW)	W hold time after RAS low with TR/QE low		30		30		ns
th(RLCA)	Column address hold time after RAS low	†AR	95		120		ns

Continued next page.

- NOTES: 4. t<sub>C(SCLK)</sub> min is tested by connecting SIN to SOUT and test conditions include t<sub>SU(SI)</sub>; see paragraph entitled SIN and SOUT
  - 5. Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VII max and VIH min must be met at the 10% and 90% points.
  - 6. System transition times (rise and fall) for RAS, CAS, and SCLK are to be a minimum of 3 ns and a maximum of 50 ns.
- †All cycle times assume  $t_t=5$  ns except  $t_{C(SCLK)}$  which assumes  $t_t=3$  ns. ‡Multiple transfer write cycles require separation by either a 1- $\mu$ s RAS-precharge interval or any other active RAS-cycle.

§Page-mode only.

- In a read-modify-write cycle, tCLWL and tsu(WCH) must be observed. Depending on the user's transition times, this may require additional CAS low time (tw(CL)). This applies to page-mode read-modify-write also.
- #In a read-modify-write cycle, tRLWL and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).
- This parameter is guaranteed but not tested.



## timing requirements over recommended supply voltage range and operating temperature range (concluded)

	DADAMETED	ALT.	SMJ41	61-15	SMJ41	61-20	UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNII
th(CLD)	Data hold time after CAS low	t <sub>DH</sub>	60		80		ns
th(RLD)	Data hold time after RAS low	†DHR	110		145		ns
th(WLD)	Data hold time after $\overline{\mathbf{W}}$ low	t <sub>DH</sub>	45		55		ns
th(CHrd)	Read command hold time after CAS high	tRCH	0		0		ns
th(RHrd)	Read command hold time after RAS high	t <sub>RRH</sub>	5		5		ns
th(CLW)	Write command hold time after CAS low	twch	60		80		ns
th(RLW)	Write command hold time after RAS low	twcr	110		145		ns
th(RSO)	Serial data out hold time after RAS low with TR/QE low		30		30		ns
th(SO)	Serial data out hold time after SCLK high		6		6		ns
th(TR)	TR/QE hold time after RAS low (tansfer)		40		40		ns
tRLCH	Delay time, RAS low to CAS high	tcsh	150		200		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
tCLQEH	Delay time CAS low to QE high		100		135		ns
tCLRH	Delay time, CAS low to RAS high	trsh	100		135		ns
tCLWL	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only)	tCWD	65		75		ns
tCQE	Delay time, CAS low to QE low (maximum value specified only to guarantee t <sub>a(QE)</sub> access time)			60		85	ns
tRHSC	Delay time, RAS high to SCLK high		80		80		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	<sup>†</sup> RCD	25	50	30	65	ns
<sup>t</sup> RLWL	Delay time, $\overline{RAS}$ low to $\overline{W}$ low (read-modify-write cycle only)	tRWD	135		150		ns
<sup>‡</sup> CKRL	Delay time, SCLK high before RAS low with TR/QE low☆		10		10		ns
<sup>t</sup> rf(MA)	Refresh time interval, memory array	tREF1		4		4	ms
trf(SR)	Refresh time interval, shift register□	tREF2		50,000		50,000	ns

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.



 $<sup>\</sup>ensuremath{^{\parallel}}$  This parameter is guaranteed but not tested.

 $<sup>\</sup>stackrel{\leftrightarrow}{\pi}$  SCLK may be high or low during  $t_{W(RL)}$ , but there cannot be any positive edge transitions on SLCK for a minimum of 10 ns prior to RAS going low with  $\overline{\text{TR}/\text{QE}}$  low (i.e., before a transfer cycle).

<sup>☐</sup>See "refresh" on page 5.

#### PARAMETER MEASUREMENT INFORMATION






FIGURE 1. EQUIVALENT LOAD CIRCUIT





write cycle timing

#### tc(W) tw(RL)- $V_{IH}$ RAS ٧IL tCLRH <sup>t</sup>RLCH <sup>t</sup>CHRL ViH tw(CL) CAS tsu(RA) VIL tw(CH) th(RA) t<sub>su(CA)</sub> $V_{IH}$ DON'T CARE COLUMN $v_{IL}$ tw(QE) VIH TR/QE ٧<sub>IL</sub> tsu(WCH) tsu(WRH) th(RLW) th(CLW) ٧щ

tw(W) ---th(WLD) -►

ta(QE)

NOT VALID

th(CLD)

VALID DATA

t<sub>en</sub>†

th(RLD)

t<sub>su(D)</sub>

٧<sub>IL</sub>

 $V_{iH}$ 

VIL

۷он

 $v_{OL}$ 

- <sup>t</sup>dis(QE)

tdis(CH)



Q


<sup>†</sup>The enable time (t<sub>en</sub>) for a write cycle is equal in duration to the access time from CAS (t<sub>a(C)</sub>) in a read cycle; but the active levels at the output are invalid.

#### read-write/read-modify-write cycle timing tc(rdW) $v_{\text{IH}}$ RAS $v_{IL}$ tCLRH tRLCH. <sup>t</sup>CHRL $v_{\text{IH}}$ tw(CL) CAS | 1 $v_{\text{IL}}$ t<sub>su(RA)</sub> tw(CH) th(RA) tCLQEH t<sub>su(CA)</sub> I $v_{\text{IH}}$ DON'T CARE A0-A7 $v_{iL}$ tw(QE) VIH TR/QE 111 $\nu_{\text{IL}}$ tsu(rd) tsu(WCH) tsu(WRH) th(RLW) 11 th(CLW) $V_{IH}$ **tRLWL** th(RLD) -t<sub>su(D)</sub> $V_{IH}$ $V_{IL}$ tdis(QE) th(WLD) ta(QE) tdis(CH) tCQE Vон **VALID DATA** VOL ta(C) ta(R)

page-mode


read cycle

timing




NOTES: 7. Timing is for non-multiplexed D, Q, and Address lines.

8. A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.



9. A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.


page-mode read-modify-write cycle timing



NOTES: 7. Timing is for non-multiplexed D, Q, and Address lines.


10. A read cycle or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

# RAS-only refresh timing





#### shift register to memory timing




NOTES: 11. The shift register to memory cycle is used to transfer data from the shift register to the memory array. Every one of the 256 locations in the shift register is written into the 256 columns of the selected row. Note that the data that was in the shift register may have resulted either from a serial shift in or from a parallel load of the shift register from one of the memory rows.

- 12. SOE assumed low.
- 13. SCLK may be high or low during  $t_{W(RL)}$ .
- 14. Multiple transfer write cycles require either a 1-µs RAS-precharge interval or any other active RAS cycle before initiation of the transfer write cycles and separation between any two consecutive transfer write cycles.



#### memory to shift register timing




NOTES: 12. SOE assumed low.

13. SCLK may be high or low during  $t_{W(RL)}$ .

- 14. Multiple transfer write cycles require either a 500-ns RAS-precharge interval or any other active RAS cycle before initiation of the transfer write cycles and separation between any two consecutive transfer write cycles.
- 15. The memory to shift register cycle is used to load the shift register in parallel from the memory array. Every one of the 256 locations in the shift register are written into from the 256 columns of the selected row. Note that the data that is loaded into the shift register may be either shifted out or written back into another row.




serial data shift timing



NOTES: 4. t<sub>C(SCLK)</sub> min is tested by connecting SIN to SOUT and test conditions include t<sub>SU(SI)</sub>; see paragraph entitled SIN and SOUT on page 5.

- 16. While shifting data through the serial shift register, the state of TR/QE is a don't care as long as TR/QE is held high when RAS goes low and t<sub>su(TR)</sub> and t<sub>h(TR)</sub> timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift register.
- 17. When loading data into the shift register from the serial input in preparation for a shift-register-to-memory transfer operation, the serial clock must be clocked an even number of times.




†CAS and register address need not be supplied every cycle, only when it is desired to change or select a new register length.

NOTES: 12. SOE assumed low.


<sup>18.</sup> The shift register to memory multiple cycle is used to write the shift register data to more than one row of the memory array. An application of this could be clearing all memory. To do this, the SIN line would be held at 0 to fill all locations in the shift register with 0s. The shift register would then be written into all 256 rows of the memory array in 256 cycles. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.


<sup>19.</sup> SCLK is a don't care except that no positive transitions on SLCK can occur for a period equal to tCKRL prior to RAS falling with TR/OE low.



TCAS and register address need not be supplied every cycle, only when it is desired to change from one register to another. NOTES: 12. SOE assumed low.

- 19. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to tCKRL prior to RAS falling with TR/QE low.
- 20. The memory to shift register to memory multiple cycle is used to reorder the rows within the memory array itself. First, the data in a row is stored in the shift register and then it is written into other selected rows. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.





#### SM.14164 65.536-BIT DYNAMIC RANDOM-ACCESS MEMORY

JD PACKAGE

(TOP VIEW)

FG PACKAGE (TOP VIEW)

U16∏ V<sub>SS</sub>

14∏ Q

13 A6

12 A3

11∏A4

10 N A 5

9 1 A 7

16 🛮 Q

13 🛮 A3

12 🛮 A4

Α6

15 🛚

14 II NC

15 CAS

NC∏1

 $D\Pi_2$ 

Шз

RAS 114

A0 1 5

А2∏6

A1 ∏7

V<sub>DD</sub> □8

**₩** 🗖 3

NC 🕽 5

A0 🛭 6

A2 🛭 7

RAS

**5** 4

JULY 1985 - REVISED MAY 1988

- 65.536 × 1 Organization
- Single 5-V Supply (± 10% Tolerance)
- Upward Pin Compatible with '4116 (16K Dynamic RAM)
- Available Temperature Ranges with MIL-STD-883C High-Reliability Class B Processina:
  - -S . . . -55 °C to 110 °C
  - -L . . . 0 °C to 70 °C
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.8% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with Early Write Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation
  - -Operating . . . 125 mW (Typ)
  - -Standby . . . 17.5 mW (Typ)
- Performance Ranges:

	ACCESS	ACCESS	READ	READ-
	TIME	TIME	OR	MODIFY-
	ROW	COLUMN	WRITE	WRITE
	ADDRESS	ADDRESS	CYCLE	CYCLE
	(MAX)	(MAX)	(MIN)	(MIN)
'4164-12	120 ns	70 ns	230 ns	260 ns
′4164-15	150 ns	85 ns	260 ns	285 ns
'4164-20	200 ns	135 ns	326 ns	345 ns

SMOS (Scaled-MOS) N-Channel Technology

	>						
PIN NOMENCLATURE							
A0-A7	Address Inputs						
CAS	Column-Address Strobe						
D	Data In						
NC	No Connection						
Q	Data Out						
RAS	Row-Address Strobe						
$V_{DD}$	5-V Supply						
V <sub>SS</sub>	Ground						
$\overline{w}$	Write Enable						

7 7 5

#### description

The SMJ4164 is a Military high-speed, 65,536-bit, dynamic random-access memory, organized as 65,536 words of one bit each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The SMJ4164 features RAS access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation is 125 mW typical operating and 17.5 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 54/74 TTL. All address lines and data in are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility. Pin 1 has no internal connection to allow compatibility with other 64K RAMs that use this pin for an additional function.

The SMJ4164 is offered in a 16-pin dual-in-line ceramic sidebraze package (JD suffix) and in a leadless ceramic chip carrier package (FG suffix). The JD package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers, whereas the FG package is intended for surface mounting on solder lands on 1,27-mm (0.050-inch) centers. The FG package is a three-layer, 18-pad, rectangular ceramic chip carrier with dimensions of  $7,37 \times 10,8 \times 1,65$  mm (0.290  $\times 0.425 \times 0.065$  inches).

#### operation

#### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data-out will remain in the high-impedance state for the entire cycle, permitting common I/O operation.

#### data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 54/74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle the output goes active after the access time interval  $t_a(C)$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_a(R)$  is satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  is low;  $\overline{CAS}$  going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless  $\overline{\text{CAS}}$  is applied, the  $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with  $\overline{\text{RAS}}$  causes all bits in each row to be refreshed.  $\overline{\text{CAS}}$  can remain high (inactive) for this refresh sequence to conserve power.




#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to set up and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and RAS are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.

#### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition,  $\overline{RAS}$  must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.

#### logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.



RAS

8

functional block diagram

### absolute maximum ratings over operating temperature range (unless otherwise noted)†

Voltage on any pin except VDD and data out (see Note 1)	1.5 V to 10 V
Voltage on VDD supply and data out with respect to VSS	1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Minimum operating free-air temperature: S version	– 55°C
L version	0°C
Operating case temperature: S version	110°C
L version	70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.



# SMJ4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

## recommended operating conditions

		S VERSION		L VERSION			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
V <sub>DD</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VSS	Supply voltage		0			0		V
VIH	High-level input voltage	2.4	V	CC+0.3	2.4	V	CC+0.3	v
VIL	Low-level input voltage (see Notes 3 and 4)	-0.6		0.8	-0.6		0.8	<b>V</b>
TA	Operating free-air temperature	- 55			0			°C
ТC	Operating case temperature			110			70	°C

- NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet
  - 3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this occurrence.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST	SI	NJ4164	12	SM	/J4164	15	UNIT	
	PARAMETER	CONDITIONS	MIN TYP† MAX		MIN	TYP†	MAX	ONII		
Voн	High-level output voltage	IOH = -5 mA	2.4			2.4			V	
Vol	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4			0.4	V	
		$V_1 = 0 \text{ V to } 5.8 \text{ V},$								
l)	Input current (leakage)	$V_{DD} = 5.5 V$			±10			±10	μΑ	
<u> </u>		All outputs open	ļ							
		$V_0 = 0.4 \text{ V to } 5.5 \text{ V},$								
10	Output current (leakage)	$V_{DD} = 5 V$ ,			±10			±10	μΑ	
		CAS high								
IDD1 <sup>‡</sup>	Average operating current	t <sub>C</sub> = minimum cycle,		40	48		35	45	mA	
' וספי	during read or write cycle	All outputs open	[	40	40		39	45	IIIA	
		After 1 memory cycle,								
IDD2 <sup>§</sup>	Standby current	RAS and CAS high,		3.5	5		3.5	5	mA	
	<u> </u>	All outputs open								
		t <sub>C</sub> = minimum cycle,								
IDD3 <sup>‡</sup>	Average refresh current	CAS high and RAS cycling,	1	28	40		25	37	mA	
ľ		All outputs open	ĺ							
		t <sub>c(P)</sub> = minimum cycle,								
I <sub>DD4</sub>	Average page-mode current	RAS low and CAS cycling,		28	40	ĺ	25	37	mA	
		All outputs open								

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_{C} = 25\,^{\circ}$ C and nominal supply voltages.

§VIL § -0.6 V.



<sup>‡</sup>Additional information on last page of data sheet.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

		TEST		SMJ4164-20			
	PARAMETER	CONDITIONS	CONDITIONS		TYP	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -5 mA		2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA				0.4	V
		$V_{ } = 0 \text{ V to } 5.8 \text{ V},$					
lj .	Input current (leakage)	$V_{DD} = 5.5 V$ ,	1.5			± 10	μΑ
		Output = open					
		$V_0 = 0.4 \text{ V to } 5.5 \text{ V},$					
lo	Output current (leakage)	V <sub>DD</sub> = 5 V,				± 10	μΑ
		CAS high					
11	Average operating current	t <sub>C</sub> = minimum cycle			27	37	mA
<sup>‡</sup> DD1	during read or write cycle	All outputs open			21	3/	mA
		After 1 memory cycle,					
<sup>I</sup> DD2 <sup>§</sup>	Standby current	RAS and CAS high,			3.5	5	mA
		All outputs open	'				
		t <sub>C</sub> = minimum cycle,					
‡Eddl	Average refresh current	CAS high and RAS cycling,			20	32	mA
		All outputs open					
		t <sub>c(P)</sub> = minimum cycle,					
I <sub>DD4</sub>	Average page-mode current	RAS low and CAS cycling,			20	32	mA
	_	All outputs open					

 $<sup>^{\</sup>dagger}\text{All}$  typical values are at TC = 25 °C and nominal supply voltages.

# capacitance over recommended supply voltage range and recommended temparature range, f = 1 MHz¶

	PARAMETER	SMJ	4164 UNI	LIBUT
'   ·	FARAWETER	TYP	TYP <sup>†</sup> MAX	
C <sub>i(A)</sub>	Input capacitance, address inputs	4	. 7	pF
C <sub>i(D)</sub>	Input capacitance, data input	4	7	pF
Ci(RC)	Input capacitance, strobe inputs	8	10	pF
C <sub>i(W)</sub>	Input capacitance, write enable input	8	10	pF
Co	Output capacitance	5	8	pF

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_C = 25$  °C and nominal supply voltages.

<sup>&</sup>lt;sup>‡</sup>Additional information on last page of data sheet.

 $<sup>^{\</sup>S}V_{IL} > -0.6 \text{ V}.$ 

These parameters are guaranteed but not tested.

# SMJ4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

switching characteristics over recommended supply voltage range and recommended operating temperature range

	PARAMETER	TEST CONDITIONS	ALT.	SMJ4	SMJ4164-12 SMJ4164-15				
	PANAIVIETEN	TEST CONDITIONS	SYMBOL MIN MAX		MAX	MIN	MAX	UNIT	
t <sub>a</sub> (C)	Access time from CAS	C <sub>L</sub> = 80 pF, see Figure 1	†CAC		70		85	ns	
t <sub>a(R)</sub>	Access time from RAS	C <sub>L</sub> = 80 pF, t <sub>RLCL</sub> = MAX, see Figure 1	tRAC		120		150	ns	
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 80 pF, see Figure 1	tOFF	0	40	0	40	ns	

DADAMETED		TEST CONDITIONS	ALT.	SMJ41	SMJ4164-20	
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	UNIT
t <sub>a</sub> (C)	Access time from CAS	C <sub>L</sub> = 80 pF, see Figure 1	†CAC		135	ns
t <sub>a(R)</sub>	Access time from RAS	C <sub>L</sub> = 80 pF, t <sub>RLCL</sub> = MAX, see Figure 1	†RAC		200	ns
tdis(CH)	Output disable time after CAS high	C <sub>L</sub> = 80 pF, see Figure 1	<sup>†</sup> OFF	0	50	ns

# timing requirements over recommended supply voltage range and recommended operating temperature range

	0.00.000	ALT.	SMJ4	164-12	SMJ4	SMJ4164-15	
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time	tPC	130		160		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	230		260		ns
t <sub>c(W)</sub>	Write cycle time	twc	230		260		ns
t <sub>c(rdW)</sub>	Read-write/read-modify-write cycle time	tRWC	260		285		ns
tw(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	50		50		ns
tw(CL)	Pulse duration, CAS low§	tCAS	70	10,000	85	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	80		100		ns
tw(RL)	Pulse duration, RAS low¶	tRAS	120	10,000	150	10,000	ns
t <sub>w(W)</sub>	Write pulse duration	tWP	40		45		ns
t <sub>su(CA)</sub>	Column-address setup time	t <sub>ASC</sub>	- 5		- 5		ns
t <sub>su(RA)</sub>	Row-address setup time	tASR	0	.,	0		ns
t <sub>su(D)</sub>	Data setup time	tDS	0		0		ns
tsu(rd)	Read-command setup time	tRCS	0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	50		50		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	t <sub>RWL</sub>	50		50		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	40		45		ns
th(RA)	Row-address hold time	<sup>t</sup> RAH	15		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	85		95		ns
th(CLD)	Data hold time after CAS low	tDHC_	40		45		ns
th(RLD)	Data hold time after RAS low	tDHR_	85		95		ns
th(WLD)	Data hold time after $\overline{W}$ low	tDHW	40		45		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	5		5		ns
th(CLW)	Write-command hold time after CAS low	tWCH	40		45		ns
th(RLW)	Write-command hold time after RAS low	twcr	85		95		ns
tRLCH	Delay time, RAS low to CAS high	tCSHt	120		150		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	70		85		ns

Continued next page.

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.

<sup>†</sup>All cycle times assume t<sub>t</sub> = 5 ns. The recommended rise and fall times for the CAS and RAS inputs are a minimum of 3 ns and a maximum of 50 ns.

<sup>&</sup>lt;sup>‡</sup>Page-mode only.

<sup>§</sup>In a read-modify-write cycle, tCLWL and tsu(WCH) must be observed. Depending on the user's transition times, this may require additional CAS low time (tw(CL)). This applies to page-mode read-modify-write also.

In a read-modify-write cycle, tRLWL and t<sub>SU(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>W(RL)</sub>).

These parameters are guaranteed but not tested.

# 65.536-BIT DYNAMIC RANDOM-ACCESS MEMORY

## timing requirements over recommended supply voltage range and recommended operating temperature range (continued)

	PARAMETER	ALT.	SMJ41	64-12	SMJ4164-15		UNIT
	FARAIVETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT
tCLWL	Delay time, CAS low to W low (read-modify-write cycle only)	tCWD	40		60		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	<sup>t</sup> RCD	15	45	20	. 50	ns
tRLWL	Delay time, RAS low to W low (read-modify-write cycle only)	tRWD	85		100		ns
tWLCL	Delay time, $\overline{W}$ low to $\overline{CAS}$ low (early write cycle)	twcs	- 5		. – 5		ns
t <sub>rf</sub>	Refresh time interval	tREF		4		4	ms

## timing requirements over recommended supply voltage range and recommended operating temperature range (continued)

-	DADAMETED	ALT.	SMJ4164-20	
	PARAMETER	SYMBOL	MIN MAX	UNIT
t <sub>c</sub> (P)	Page-mode cycle time	tPC	225	ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	330	ns
t <sub>c(W)</sub>	Write cycle time	twc	330	ns
t <sub>c(rdW)</sub>	Read-write/read-modify-write cycle time	tRWC	345	ns
tw(CH)	Pulse duration, CAS high (precharge time)‡	tCP	80	ns
tw(CL)	Pulse duration, CAS low§	tCAS	135 10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	t <sub>RP</sub>	120	ns
tw(RL)	Pulse duration, RAS low¶	t <sub>RAS</sub>	200 10,000	ns
tw(W)	Write pulse duration	twp	55	ns
t <sub>su(CA)</sub>	Column-address setup time	tASC	- 5	ns
t <sub>su(RA)</sub>	Row-address setup time	tASR	0	ns
tsu(D)	Data setup time	tDS	0	ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0	ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	80	ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	t <sub>RWL</sub>	80	ns
th(CLCA)	Column-address hold time after CAS low.	t <sub>CAH</sub>	55	ns
th(RA)	Row-address hold time	tRAH	25	ns
th(RLCA)	Column-address hold time after RAS low	tAR	140	ns
th(CLD)	Data hold time after CAS low	tDHC	80	ns
th(RLD)	Data hold time after RAS low	t <sub>DHR</sub>	145	ns

#### Continued next page.

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VIL max and VIH min must be met at the 10% and 90% points.

§In a read-modify-write cycle, tCLWL and tsu(WCH) must be observed. Depending on the user's transition times, this may require additional CAS low time (tw(CL)). This applies to page-mode read-modify-write also.

In a read-modify-write cycle, tRLWL and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).



 $<sup>^{\</sup>dagger}$ All cycle times assume  $t_t = 5$  ns. The recommended rise and fall times for the  $\overline{CAS}$  and  $\overline{RAS}$  inputs are a minimum of 3 ns and a maximum of 50 ns.

<sup>&</sup>lt;sup>‡</sup>Page-mode only.

# timing requirements over recommended supply voltage range and recommended operating temperature range (concluded)

	PARAMETERS	ALT.	SMJ4164-20		UNIT
	PARAMETERS	SYMBOL	MIN	MAX	UNIT
th(WLD)	Data hold time after $\overline{W}$ low	tDHW	55		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		ns
th(RHrd)	Read-command hold time after RAS high	t <sub>RRH</sub>	5		ns
th(CLW)	Write-command hold time after CAS low	twch	80		ns
th(RLW)	Write-command hold time after RAS low	twcr	145		ns
tRLCH	Delay time, RAS low to CAS high	tCSH	200		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		ns
<sup>†</sup> CLRH	Delay time, CAS low to RAS high	trsh	135		ns
touvu	Delay time, CAS low to W low	tCWD	65		ns
tCLWL	(read-modify-write cycle only)	. CVVD			113
<sup>†</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	25	65	ns
tRLWL	Delay time, $\overline{RAS}$ low to $\overline{W}$ low (read-modify-write cycle only)	tRWD	130		ns
tWLCL	Delay time, $\overline{W}$ low to $\overline{\text{CAS}}$ low (early write cycle)	twcs	- 5		ns
t <sub>rf</sub>	Refresh time interval	tref		4	ms

These parameters are guaranteed but not tested.

# PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT


# read cycle timing




# early write cycle timing




# write cycle timing



## read-write/read-modify-write cycle timing






NOTE 5: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

page-mode


write


cycle


timing




NOTE 6: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.











# SMJ4416 16,384-WORD BY 4-BIT DYNAMIC RAM

JD PACKAGE

(TOP VIEW)

DQ1 🛮 2

DQ2 🛚 3

RAS 5

₩ 🗆 4

а6 П6

A5 🛮 7

A4 [] 8 V<sub>DD</sub> [] 9

ត្បា U<sub>18</sub> ∪v<sub>SS</sub>

17 DQ4

16 CAS

15 DQ3

14 🗆 A0

13∏A1

12 A2

10 TA7

AUGUST 1980 - REVISED FEBRUARY 1988

- 16,384 × 4 Organization
- Single 5-V Supply (±10% Tolerance)
- Performance Ranges

'4416-12 '4416-15	ACCESS TIME ROW ADDRESS (MAX) 120 ns	(MAX) 70 ns 80 ns	READ OR WRITE CYCLE (MIN) 230 ns 260 ns	READ- MODIFY- WRITE CYCLE (MIN) 320 ns 330 ns
4416-20	200 ns	120 ns	330 ns	440 ns

 Available Temperature Ranges with MIL-STD-883C Class B High-Reliability Processing

-S... -55°C to 100°C -L... 0°C to 70°C

- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Early Write or G to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Low Power Dissipation
  - -Operation . . . 200 mW (Typ)
  - -Standby . . . 17.5 mW (Typ)
- SMOS (Scaled-MOS) N-Channel Technology

PIN NOMENCLATURE					
A0-A7	Address Inputs				
CAS	Column-Address Strobe				
DQ1-DQ4	Data In/Data Out				
G	Output Enable				
RAS	Row-Address Strobe				
$V_{DD}$	5-V Supply				
V <sub>SS</sub>	Ground				
Write Enable					

### description

The SMJ4416 is a Military high-speed, 65,536-bit, dynamic random-access memory organized as 16,384 words of 4 bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The SMJ4416 features  $\overline{RAS}$  access times to 150 ns maximum. Power dissipation is 200 mW typical operating, 17.5 mW typical standby.

SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks have been reduced to 60 mA typical, and a -1 V input voltage undershoot can be tolerated, minimizing system noise considerations. Input clamp diodes are used to ease system design.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 54/74 TTL. All address lines and data in are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ4416 is offered in 18-pin 300-mil ceramic side-braze dual-in-line package. It is available in -55°C to 100°C and 0°C to 70°C temperature ranges. Dual-in-line packages are designed for insertion in mounting-hole rows on 7,62 mm (300-mil) centers.

## operation

#### address (A0 through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers.

## write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard  $\overline{TL}$  circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain in the high-impedance state allowing a write cycle with  $\overline{G}$  grounded.

#### data in (DQ1 through DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal. In delayed write or read-modify-write,  $\overline{G}$  must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

#### data out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 54/74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle the output goes active after the access time interval  $t_a(C)$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_a(R)$  and  $t_a(E)$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  and  $\overline{G}$  are low.  $\overline{CAS}$  or  $\overline{G}$  going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high-impedance state prior to applying data to the DQ input. This is accomplished by bringing  $\overline{G}$  high prior to applying data, thus satisfying  $t_{GHD}$ .

#### output enable (G)

The  $\overline{G}$  signal controls the impedance of the output buffers. When  $\overline{G}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{G}$  low during a normal cycle will activate the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until  $\overline{G}$  or  $\overline{CAS}$  is brought high.



#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless  $\overline{CAS}$  is applied, the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power.


#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to set up and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single RAM, the row address and  $\overline{RAS}$  are applied to multiple  $16K \times 4$  RAMs.  $\overline{CAS}$  is then decoded to select the proper RAM.

#### power up


After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the  $\overline{RAS}$  input must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.

## logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.

## functional block diagram



# absolute maximum ratings over operating temperature range (unless otherwise noted)†

Voltage on any pin except VDD and data out (see Note 1)	–1.5 V to 10 V
Voltage on VDD supply and data out with respect to VSS	1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Minimum operating free-air temperature: S version	– 55°C
L version	0°C
Operating case temperature: S version	100°C
L version	70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1. All voltage values in this data sheet are with respect to VSS.



## refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless  $\overline{CAS}$  is applied, the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power.


#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to set up and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single RAM, the row address and  $\overline{RAS}$  are applied to multiple  $16K \times 4$  RAMs.  $\overline{CAS}$  is then decoded to select the proper RAM.

#### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the  $\overline{RAS}$  input must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.


# logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.



## functional block diagram



# absolute maximum ratings over operating temperature range (unless otherwise noted) †

Voltage on any pin except Vpp and data out (see Note 1)
Voltage on VDD supply and data out with respect to VSS 1 V to 6 V
Short circuit output current
Power dissipation
Minimum operating free-air temperature: S version
L version0°0
Operating case temperature: S version
L version
Storage temperature range65°C to 150°C

<sup>&</sup>lt;sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1. All voltage values in this data sheet are with respect to VSS.



# SMJ4416 16,384-WORD BY 4-BIT DYNAMIC RAM

### recommended operating conditions

			S VERSION		L VERSION				
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VSS	Supply voltage			0			0		V
VIH	High-level input voltage	$V_{DD} = 4.5 \text{ V}$	2.4		4.8	2.4		4.8	v
VIH.		$V_{DD} = 5.5 V$	2.4		5.8	2.4		5.8	•
VIL	Low-level input voltage		-0.6		8.0	-0.6		0.8	V
TA	Operating free-air temperature		- 55			0			°C
тс	Operating case temperature				100			70	°C

- NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
  - Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this
    occurrence.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	S	SMJ4416-15			SMJ4416-20		
		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -2 mA	2.4			2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4			0.4	V
tį	Input current (leakage)	$V_I = 0 \text{ V to } 5.8 \text{ V},$ $V_{DD} = 5 \text{ V},$ All other pins = 0 V		_	± 10			± 10	μΑ
I <sub>O</sub>	Output current (leakage)	$V_{O} = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{CAS} \text{ high}$		-	± 10			± 10	μΑ
<sup>‡</sup> 1001	Average operating current during read or write cycle	At t <sub>C</sub> = minimum cycle		40	48		35	42	mA
I <sub>DD2</sub> ‡	Standby current (see Note 4)	After 1 memory cycle, RAS and CAS high		3.5	5		3.5	5	mA
IDD3 <sup>‡</sup>	Average refresh current	t <sub>C</sub> = minimum cycle, RAS cycling, CAS high		25	40		21	34	mA
I <sub>DD4</sub> ‡	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, RAS low, CAS cycling		25	40		21	34	mA

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_{C} = 25\,^{\circ}C$  and nominal supply voltages.

# capacitance over recommended supply voltage range and recommended temparature range, $f = 1 \text{ MHz}^{\S}$

		SMJ	4416	
	PARAMETER		MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	5	7	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	8	10	pF
C <sub>i(W)</sub>	Input capacitance, write enable input	8	10	pF
C <sub>i/o</sub>	Input/output capacitance, data ports	8	10	pF

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_C = 25\,^{\circ}C$  and nominal supply voltages.

<sup>§</sup>These parameters are guaranteed but not tested.



<sup>&</sup>lt;sup>‡</sup>I<sub>DD1</sub>-I<sub>DD4</sub> are measured with open outputs.

NOTE 4.  $V_{IL} \ge -0.6 \text{ V}$  on all inputs.

switching characteristics over recommended supply voltage range and recommended operating temperature range

DADAMETED		TECT COMPLETIONS	ALT.	SMJ4416-15		SMJ4416-20		1
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	רואט
		C <sub>L</sub> = 100 pF,						
ta(C)	Access time from CAS	$I_{OH} = -5 \text{ mA},$ $I_{OL} = 4.2 \text{ mA}$	, tCAC		70		120	ns
t <sub>a(R)</sub> Access time from RAS	Access time from DAC	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF,			150		200	
	Access time from HAS	$I_{OH} = -5 \text{ mA},$ $I_{OL} = 4.2 \text{ mA}$	tRAC	15			200	ns
t <sub>a(G)</sub>	Access time after $\overline{\mathbb{G}}$ low	$C_L = 100 \text{ pF},$ $I_{OH} = -5 \text{ mA},$ $I_{OL} = 4.2 \text{ mA}$			40		50	ns
tdis(CH)	Output disable time after CAS high	$C_L = 100 \text{ pF},$ $I_{OH} = 5 \text{ mA},$	tOFF	0	30	0	40	ns
	Output disable time	$I_{OL} = 4.2 \text{ mA}$ $C_{L} = 100 \text{ pF},$						
tdis(G)	after G high	$I_{OH} = -5 \text{ mA},$ $I_{OL} = 4.2 \text{ mA}$		0	30	0	40	ns

# 16,384-WORD BY 4-BIT DYNAMIC RAM

## timing requirements over recommended supply voltage range and recommended operating temperature range

	PARAMETER		SMJ44	116-15	SMJ4416-20		UNIT
	FARAWEIEN	SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>C</sub> (P)	Page-mode cycle time	tPC	140	· _	210		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	260		330		ns
t <sub>c</sub> (W)	Write cycle time	tWC	260		330		ns
<sup>t</sup> c(rdW)	Read-write/read-modify-write cycle time	tRWC	360		440		ns
tw(CH)	Pulse duration, CAS high (percharge time) ‡	tCP	50		80		ns
tw(CL)	Pulse duration, CAS low§	tCAS	70	5000	120	5000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	t <sub>RP</sub>	100		120		ns
tw(RL)	Pulse duration, RAS low¶	t <sub>RAS</sub>	150	5000	200	5000	ns
t <sub>W</sub> (W)	Write pulse duration	tWP	40		50		ns
t <sub>su(CA)</sub>	Column-address setup time	tASC	0		0		ns
t <sub>su(RA)</sub>	Row-address setup time	tASR	0		0		ns
t <sub>su(D)</sub>	Data setup time	t <sub>DS</sub>	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		0		ns
t <sub>su(WCH)</sub>	Write-command setup time before CAS high	tCWL	70		80		ns
t <sub>su(WCH)R</sub>			60		80		ns
t <sub>su(RMW)R</sub>	Write-command setup time before RAS high for RMW cycles		60		80		ns
t <sub>su(WRH)</sub>	Write-command setup time before RAS high	tRWL	70		80		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	40		50		ns
th(RA)	Row-address hold time	<sup>t</sup> RAH	20		25		ns
th(RLCA)	Column-address hold time after RAS low	tAR	110		130		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DH	50		80		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	130		160		ns
th(WLD)	Data hold time after W low	<sup>t</sup> DH	40		50		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	10		10		ns
<sup>t</sup> h(CHrd)	Read-command hold time after CAS high	<sup>t</sup> RCH	0		0		ns
th(CLW)	Write-command hold time after CAS low	tWCH	50		80		ns
th(RLW)	Write-command hold time after RAS low	tWCR	130		160		ns
tRLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	70		120		ns
	Delay time, CAS low to W low	*=	110		170		
tCLWL	(read-modify-write-cycle only)#	tCWD	110		170		ns
to. o.	Delay time, RAS low to CAS low	tnon	70	80	70	80	ns
<sup>t</sup> RLCL	(maximum value specified only to guarantee access time)	<sup>t</sup> RCD			,,,	50	115
t <sub>RLWL</sub>	Delay time, RAS low to W low	tRWD	190		250		ns
HLVVL	(read-modify-write-cycle only)#	-KWD					113
tWLCL	Delay time, W low to CAS low (early write cycle)	twcs	- 5		- 5		ns
<sup>t</sup> GHD	Delay time, G high before data applied at DQ		30		40		ns
t <sub>rf</sub>	Refresh time interval	tREF		4		4	ms

 $<sup>^{\</sup>dagger}$  All cycle times assume  $t_t = 5$  ns.

applying data to the device.



<sup>&</sup>lt;sup>‡</sup>Page mode only.


<sup>§</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time tW(CL).


 $<sup>\</sup>P$ In a read-modify-write cycle,  $t_{RLWL}$  and  $t_{su(WRH)}$  must be observed. Depending on the user's transition time, this may require additional RAS low time  $t_W(RL)$ . 

These parameters are guaranteed but not tested. 

Necessary to insure  $\overline{G}$  has disabled the output buffers prior to

### PARAMETER MEASUREMENT INFORMATION






TEOTE S. Eddit input to tested separatory

FIGURE 1. INPUT CLAMP VOLTAGE TEST CIRCUIT


FIGURE 2. EQUIVALENT LOAD CIRCUIT

## read cycle timing






## early write cycle timing






## write cycle timing






# read-write/read-modify-write cycle timing





SMJ4416 16,384-Word by 4-bit dynamic ram




page-mode read cycle timing

NOTE 6. A write cycle or read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

IEXAS VINSTRUMENTS




NOTE 7. A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

page-mode


read-modify-write timing


8-62





8

NOTE 8. A read cycle or a write cycle can be intermixed with read-modify-write cycles as long as read and write timing specifications are not violated.









# SM.14256 262.144-BIT DYNAMIC RANDOM-ACCESS MEMOR

NOVEMBER 1985 - REVISED MARCH 1988

•	262	144	×	1	Organization
---	-----	-----	---	---	--------------

- Single 5-V Supply
- JEDEC Standardized Pinout
- Upward Pin Compatible with SMJ4164 (64K Dynamic RAM)
- Performance Ranges:

	ACCESS	ACCESS	READ
	TIME	TIME	OR
	ROW	COLUMN	WRITE
	ADDRESS	ADDRESS	CYCLE
	(MAX)	(MAX)	(MIN)
SMJ4256-12	120 ns	65 ns	230 ns
SMJ4256-15	150 ns	80 ns	260 ns
SMJ4256-20	200 ns	100 ns	330 ns

- Long Refresh Period . . . 4 ms (Max)
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- On-Chip Substrate Bias Generator
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with "Early Write" Feature
- Power Dissipation as Low As
  - Operating . . . 300 mW (Typ)
  - Standby . . . 12.5 mW (Typ)
- MIL-STD-883C Class B **High-Reliability Processing**
- **RAS-Only Refresh Mode**
- Hidden Refresh Mode
- CAS-Before-RAS Refresh Mode
- Full Military DRAM Temperature Range Operation . . . -55°C to 110°C

JD PACKAGE (TOP VIEW)
A8 1 1 16 VSS D 2 15 CAS W 3 14 Q RAS 4 13 A6 A0 5 12 A3 A2 6 11 A4 A1 7 10 A5 VDD 8 9 A7
FV PACKAGE (TOP VIEW)
D A8 VSS CAS
2 1 1817 W 3 0 16 0 RAS 4 15 A6 NC 5 14 NC A0 6 13 A3 A2 7 12 A6 8 9 10 11 V G V V

PIN NOMENCLATURE				
A0-A8	Address Inputs			
CAS	Column-Address Strobe			
D	Data In			
NC	No Connect			
Q	Data Out			
RAS	Row-Address Strobe			
$V_{DD}$	5-V Supply			
Vss	Ground			
w	Write Enable			

#### description

The SMJ4256 is a high-speed, 262,144-bit dynamic random-access memory, organized as 262,144 words of one bit each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level ploysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The SMJ4256 features maximum RAS access times of 120 ns, 150 ns, or 200 ns. Typical power dissipation is as low as 300 mW operating and 12.5 mW standby.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks are 125 mA typical, and a -0.5-V input voltage undershoot can be tolerated, minimizing system noise considerations.



All inputs and outputs, including clocks, are compatible with Series 54 TTL. All address and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ4256 is offered in 16-pin 300-mil ceramic side-braze dual-in-line and 18-pad ceramic chip carrier packages. It is guaranteed for operation from -55°C to 110°C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

### operation

#### address (A0 through A8)

Eighteen address bits are required to decode 1 of 262.144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe (RAS). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edge of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable (W) input. A logic high on the W input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain in the high-impedance state for the entire cycle, permitting common I/O operation.

#### data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of CAS or W strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, W is brought low prior to CAS and the data is strobed in by CAS with setup and hold times referenced to this signal. In a delayed-write or read-modifywrite cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until CAS is brought low. In a read cycle the output goes active after the access time interval ta(C) that begins with the negative transition of CAS as long as ta(R) is satisfied. The output becomes valid after the access time has elapsed and remains valid while CAS is low; CAS going high returns it to a high-impedance state. In a read-modify-write cycle, the output will follow the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least once every four milliseconds to retain data. This can be achieved by strobing each of the 256 rows (A0-A7). A normal read or write cycle will refresh all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state.

#### CAS-before-RAS refresh

The CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS (see parameter to RI) and holding it low after RAS falls (see parameter tRLCHR). For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.



## hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{CAS}$  at V<sub>IL</sub> after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a " $\overline{RAS}$ -only" refresh cycle. The external address is also ignored during the hidden refresh cycles.


#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to set up and strobe sequential row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by  $t_{W(RL)}$ , the maximum  $\overline{RAS}$  low pulse duration.

### power-up


To achieve proper device operation, an initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles.

## logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the JD package.

## functional block diagram



# absolute maximum ratings over operating temperature range (unless otherwise noted)†

Voltage range for any pin, including VDD supp	ply (see Note 1)	V to 7 V
Short circuit output current	·	. 50 mA
Power dissipation		1 W
Minimum operating free-air temperature		. −55°C
Operating case temperature		. 110°C
Storage temperature range	65°C t	o 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage	4.75	5	5.25	V
Vss	Supply voltage		0		V
ViH	High-level input voltage	2.4		5	V
VIL	Low-level input voltage (see Note 2)	-0.5		0.8	V
TA	Operating free-air temperature	- 55			°C
Tc	Operating case temperature			110	- °C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.



## SMJ4256 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

		TEST	SI	WJ4256-1	2		
	PARAMETER CONDITIONS		MIN TYP <sup>†</sup> M		MAX	X UNIT	
Voн	High-level output voltage	IOH = -5 mA	2.4			V	
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4	V	
lį	Input current (leakage)	V <sub>I</sub> = 0 V to 5 V, V <sub>DD</sub> = 5.25 V, Output open			± 10	μΑ	
lo	Output current (leakage)	$V_{O} = 0 \text{ V to } 5.5 \text{ V,}$ $V_{DD} = 5.25 \text{ V, } \overline{CAS} \text{ high}$			± 10	μΑ	
IDD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, Output open		60	80	mA	
I <sub>DD2</sub>	Standby current	After 1 memory cycle, RAS and CAS high, Output open		2.5	5	mA	
lDD3	Average refresh current	t <sub>C</sub> = minimum cycle, RAS cycling, CAS high, Output open		45	63	mA	
I <sub>DD4</sub>	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, RAS low, CAS cycling, Output open		35	50	mA	

	PARAMETER TEST SMJ4256-15		-15	SM	/J4256	20	UNIT		
l	FANAWEIEN	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4			2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4			0.4	٧
		$V_{\parallel} = 0 \text{ V to 5 V},$					=		
l,	Input current (leakage)	$V_{DD} = 5.25 V$ ,			± 10	i		± 10	μA
		Output open	<u> </u>			l			
		$V_0 = 0 \text{ V to } 5.5 \text{ V},$				1			
lo	Output current (leakage)	$V_{DD} = 5.25 V$	ł		± 10	l		±10	μΑ
		CAS high							]
land	Average operating current	t <sub>C</sub> = minimum cycle,	-	60	75		45	60	mA
IDD1	during read or write cycle	Output open	L		_ /5	l			l IIIA
		After 1 memory cycle,	i						
I <sub>DD2</sub>	Standby current	RAS and CAS high,	1	2.5	5	İ	2.5	5	mA
		Output open	1			i			}
		t <sub>C</sub> = minimum cycle,							
IDD3	Average refresh current	RAS cycling, CAS high,	1	45	60	ł	35	45	mA )
	·	Output open				ļ			
		t <sub>C(P)</sub> = minimum cycle,							
I <sub>DD4</sub>	Average page-mode current	RAS low, CAS cycling,	1	35	50	J	25	45	mA
		Output open							

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_{A} = 25\,^{\circ}\text{C}$  and nominal supply voltages.

## capacitance over recommended supply voltage range and operating temparature range, f = 1 MHz

	PARAMETER		UNIT
Ci(A)	Input capacitance, address inputs	4	pF
C <sub>i(D)</sub>	Input capacitance, data input	4	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	4	pF
C <sub>i(W)</sub>	Input capacitance, write enable input	4	pF
Co	Output capacitance	5	pF

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_A = 25\,^{\circ}\text{C}$  and nominal supply voltages.

## switching characteristics over recommended supply voltage range and operating temperature range

	PARAMETER	TEST CONDITIONS‡	ALT. SYMBOL	SMJ4256-12 MIN MAX	UNIT
ta(C)	Access time from CAS	$t_{RLCL} \ge MAX$ , $C_L = 80 pF$ , $t_{OH} = 5 mA$ , $t_{OL} = 4.2 mA$	tCAC	65	ns
t <sub>a(R)</sub>	Access time from RAS	$t_{RLCL} = MAX$ , $C_L = 80 pF$ , $t_{OH} = -5 mA$ , $t_{OL} = 4.2 mA$	†RAC	120	ns
<sup>†</sup> dis(CH)	Output disable time after CAS high	$C_L = 80 \text{ pF}, I_{OH} = -5 \text{ mA},$ $I_{OL} = 4.2 \text{ mA}$	tOFF	0 30	ns

PARAMETER TEST CONDITIONS <sup>‡</sup>		ALT.		256-15	SMJ42	256-20	UNIT	
	FARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	ONIT
ta(C)	Access time from CAS	$t_{RLCL} \ge MAX$ , $C_L = 80 pF$ , $t_{OH} = -5 mA$ , $t_{OL} = 4.2 mA$	†CAC		80		100	ns
t <sub>a(R)</sub>	Access time from RAS	$t_{RLCL} = MAX$ , $C_L = 80$ , pF, $t_{OH} = -5$ mA, $t_{OL} = 4.2$ mA	<sup>t</sup> RAC		150		200	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	$C_L = 80 \text{ pF, } I_{OH} = -5 \text{ mA,}$ $I_{OL} = 4.2 \text{ mA}$	tOFF	0	30	0	35	ns

<sup>&</sup>lt;sup>‡</sup>Figure 1 shows the load circuit; C<sub>L</sub> values shown are typical for test system used.

## SMJ4256 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

### timing requirements over recommended supply voltage range and operating temperature range

		ALT. SYMBOL	SMJ4256-12 MIN ·· MAX	UNIT
t <sub>C</sub> (P)	Page-mode cycle time (read or write cycle)	tPC	125	ns
t <sub>c</sub> (PM)	Page-mode cycle time (read-modify-write cycle)	<sup>t</sup> PCM	172	ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	230	ns
t <sub>c</sub> (W)	Write cycle time	twc	230	ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	277	ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	50	ns
tw(CH)_	Pulse duration, CAS high (non-page mode)	tCPN	25	ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	65 10,000	ns
tw(RH)P	Pulse duration, RAS high (page mode)	t <sub>RP</sub>	115	ns
tw(RH)	Pulse duration, RAS high (non-page mode)	tRPN	100	ns
tw(RL)	Pulse duration, RAS low §	tRAS	120 10,000	ns
tw(W)	Write pulse duration	tWP	40	ns
t <sub>su(CA)</sub>	Column-address setup time	tASC	0 .	ns
t <sub>su(RA)</sub>	Row-address setup time	t <sub>ASR</sub>	0	ns
t <sub>su(D)</sub>	Data setup time	tDS	3	ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	5	ns
t <sub>su</sub> (WCL)	Early write-command setup time before CAS low	twcs	0	ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	40	ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	40	ns
th(CLCA)	Column-address hold time after CAS low	†CAH	20	ns
th(RA)	Row-address hold time	trah -	15	ns
th(RLCA)	Column-address hold time after RAS low	tAR	75	ns
th(CLD)	Data hold time after CAS low	tDH	40	ns
th(RLD)	Data hold time after RAS low	tDHR	95	ns
th(WLD)	Data hold time after W low	tDH	40	ns
th(CHrd)	Read-command hold time after CAS high	trch	0	ns
th(RHrd)	Read-command hold time after RAS high	trrh	10	ns
th(CLW)	Write-command hold time after CAS low	tWCH	40	ns
t <sub>h(RLW)</sub>	Write-command hold time after RAS low	tWCR	95	ns

Continued next page.

NOTES: 3. Timing measurements are referenced to VIL max and VIH min.

<sup>4.</sup> System transition times (rise and fall) for RAS and CAS are to be a minimum of 3 ns and a maximum of 50 ns.

 $<sup>^{\</sup>dagger}$ All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup>In a read-modify-write cycle, tCLWL and tsu(WCH) must be observed. Depending on the user's transition times, this may require additional CAS low time (tw(CL)). This applies to page-mode read-modify-write also.

In a read-modify-write cycle, tRLWL and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).

## timing requirements over recommended supply voltage range and operating temperature range (continued)

		ALT.	SMJ42	SMJ4256-12	
		SYMBOL	MIN	MAX	UNIT
tRLCH	Delay time, RAS low to CAS high	tcsн	120		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	5		ns
tCLRH	Delay time, CAS low to RAS high	trsh	65		ns
tRHCL.	Delay time, RAS high to CAS low¶	tRCP	25		ns
<sup>t</sup> RLCHR	Delay time, RAS low to CAS high ¶	tCHR	30		ns
tCLRL	Delay time, CAS low to RAS low	†CSR	30		ns
tCLWL	Delay time, CAS low to W low (read-modify-write cycle only)	tCWD	67		ns
†RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time	<sup>†</sup> RCD	25	55	ns
tRLWL	Delay time, RAS low to W low (read-modify-write cycle only)	<sup>t</sup> RWD	122		ns
t <sub>rf</sub>	Refresh time interval	tREF		4	ms

Continued next page.

NOTE 3: Timing requirements are referenced to V $_{IL}$  max and V $_{IH}$  min.  $\P$ CAS-before-RAS refresh only.

## SMJ4256 262.144-BIT DYNAMIC RANDOM-ACCESS MEMORY

## timing requirements over recommended supply voltage range and operating temperature range (continued)

		ALT.	SMJ4256-15		SMJ4256-20		UNIT
L		SYMBOL	MIN	MAX	MIN	MAX	UNII
t <sub>c(P)</sub>	Page-mode cycle time (read or write cycle)	tPC	145		190		ns
t <sub>c</sub> (PM)	Page-mode cycle time (read-modify-write cycle)	tPCM	205		250		ns
tc(rd)	Read cycle time <sup>†</sup>	<sup>t</sup> RC	260		330		ns
t <sub>c</sub> (W)	Write cycle time	tWC	260		330		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	315		390		ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	60		80		ns
tw(CH)	Pulse duration, CAS high (non-page mode)	tCPN	30		40		ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	80	10,000	100	10,000	ns
tw(RH)P	Pulse duration, RAS high (page mode)	t <sub>RP</sub>	120		120		ns
tw(RH)	Pulse duration, RAS high (non-page mode)	t <sub>RPN</sub>	100		120		ns
tw(RL)	Pulse duration, RAS low§	tRAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	tWP	45		55		ns
t <sub>su(CA)</sub>	Column-address setup time	tASC	0		0		ns
t <sub>su(RA)</sub>	Row-address setup time	tASR	0		0		ns
t <sub>su(D)</sub>	Data setup time	tDS	3		3		ns
tsu(rd)	Read-command setup time	tRCS	5		5		ns
t <sub>su(WCL)</sub>	Early write-command setup time before CAS low	twcs	0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	†CWL	45		65		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	t <sub>RWL</sub>	45		65		ns
th(CLCA)	Column-address hold time after CAS low	tCAH	30		45		ns
th(RA)	Row-address hold time	tRAH	20		25		ns
th(RLCA)	Column-address hold time after RAS low	<sup>t</sup> AR	100		145		ns
th(CLD)	Data hold time after CAS low	t <sub>DH</sub>	50		55		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	120		155		ns
th(WLD)	Data hold time after $\overline{W}$ low	t <sub>DH</sub>	45		55		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns
th(RHrd)	Read-command hold time after RAS high	<sup>t</sup> RRH	10		15		ns
th(CLW)	Write-command hold time after CAS low	tWCH	50		55		ns
th(RLW)	Write-command hold time after RAS low	tWCR	120		155		ns

Continued next page.

NOTES: 3. Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

4. System transition times (rise and fall) for RAS and CAS are to be a minimum of 3 ns and a maximum of 50 ns.

<sup>&</sup>lt;sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup>In a read-modify-write cycle, tCLWL and tsu(WCH) must be observed. Depending on the user's transition times, this may require additional CAS low time (tw(CL)). This applies to page-mode read-modify-write also.

In a read-modify-write cycle, tRLWL and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).

## timing requirements over recommended supply voltage range and operating temperature range (concluded)

		ALT.	ALT. SMJ4256-15 SMJ4		SMJ42	56-20	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
tRLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
tCHRL	Delay time, CAS high to RAS low	tCRP_	5		5		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	trsh	80		100		ns
<sup>t</sup> RHCL	Delay time, RAS high to CAS low¶	tRCP	25		25		ns
tRLCHR	Delay time, RAS low to CAS high	tCHR	30		40		ns
tCLRL	Delay time, CAS low to RAS low¶	tCSR	30		35		ns
tCLWL	Delay time, CAS low to W low (read-modify-write cycle only)	tCWD	85		90		ns
<sup>†</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	<sup>‡</sup> RCD	25	70	35	100	ns
†RLWL	Delay time, $\overline{RAS}$ low to $\overline{W}$ low (read-modify-write cycle only)	tRWD	155		190		ns
trf	Refresh time interval	tREF		4		4	ms

NOTE 3: Timing measurements are referenced to VIL max and VIH min. ¶CAS-before-RAS refresh only.

#### PARAMETER MEASUREMENT INFORMATION






FIGURE 1. EQUIVALENT LOAD CIRCUIT

## read cycle timing





## early write cycle timing



VIH

 $V_{IL}$ 

Vон

VOL

X DON'T CARE

tdis(CH)

## write cycle timing tw(RL) ٧щ RAS ٧<sub>IL</sub> <sup>t</sup>CLRH **tRLCL** tCHRL ' <sup>t</sup>RLCH $V_{IH}$ tw(CL) CAS $V_{IL}$ t<sub>su(RA)</sub>tw(CH) th(RLCA) th(RA) ٧н DON'T CARE VIL su(WCH) tsu(WRH) $V_{IH}$ DON'T CARE DON'T CAREX $v_{\text{IL}}$ tw(W) th(WLD)

ON'T CARE


HI-Z

**NOT VALID** 

VALID DATA


t<sub>su(D)</sub>

<sup>†</sup>The enable time  $(t_{en})$  for a write cycle is equal in duration to the access time from  $\overline{CAS}$   $(t_{a(C)})$  in a read cycle, but the active levels at the output are invalid.











NOTE 5: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.




8






## RAS-only refresh cycle timing




## hidden refresh cycle timing†



<sup>&</sup>lt;sup>†</sup>This timing is guaranteed but not tested.



## automatic (CAS-before-RAS) refresh cycle timing



**MAY 1988** 

## SM/SMJ4461 262.144 BIT MULTIPORT VIDEO RAM

- 65,536 × 4 Organization
- Dual-Port Accessibility Four I/Os for Sequential Access, Four I/Os for Random Access
- One Serial Data Register Built into Each Serial I/O for Sequential-Access Applications
- Designed for Video and Non-Video **Applications**
- Fast Serial Ports . . . 20-MHz Shift Rate
- Mid-Scan Load Serial Data Streams Uninterrupted by Register Reload
- TRG as Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Random-Access Port is Compatible with the SMJ4464, 64K × 4 DRAM
- Supported by TI's SMJ34061 Video System Controller and SMJ34010 Graphics System Processor (GSP)
- 3-State Serial I/Os Allow Easy Multiplexing of Video Data Streams
- Maximum Access Time from RAS . . . 150 ns
- Minimum Cycle Time (Read or Write) . . . 260 ns
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Random-Access Outputs
- Common Random-Access I/O Capability with "Early Write" Feature
- Available Temperature Ranges with MIL-STD-883-C Class B High-Reliability Processing: -S . . . -55°C to 110°C
  - -L...0°C to 70°C

#### (TOP VIEW) sc.∏₁ U24 TVSS 23 SDQ4 SDQ1 $\Pi_2$ SDQ2∏3 22 SDQ3 TRG [ 4 21 \ SG 20 DQ4 DQ1 🗖 5

JD PACKAGE

DQ2 | 16 19 DQ3 WE [] 7 18 CAS 17 A0 RAS [18 16 TA1 А6∏9 А5∏10 15 🛮 A2

14 🛮 A3 А4∏11 V<sub>DD</sub> ☐ 12 13 A 7

PIN NOMENCLATURE						
A0-A7	Address Inputs					
CAS	Column-Address Strobe					
DQ1-DQ4	Random-Access Data In/					
	Data Out/Write-Mask Bit					
RAS	Row-Address Strobe					
sc	Serial Data Clock					
SDQ1-SDQ4	Serial Data In/Data Out					
<del>S</del> G	Serial Enable					
TRG	Transfer Register/					
	Q Output Enable					
V <sub>DD</sub>	5-V Supply					
V <sub>SS</sub>	Ground					
WE	Write-Mask Select/					
	Write Enable					



- JEDEC Standardized Pinout
- High-Speed Page-Mode Operation for Faster Access
- O CAS-Before-RAS Refresh and Hidden Refresh Modes
- Low Power Dissipation
- 24-Pin, 400-Mil Dual-In-line Package

#### description

The SMJ4461 is a high-speed dual-ported 65,536  $\times$  4 bit dynamic random-access memory with on-chip data registers. The two ports are the random-access port and the sequential-access port. The randomaccess port makes the memory appear to be organized as 65,536 words of four bits each, similar to the



SMJ4464. The sequential-access port is interfaced to four internal 256-bit dynamic data registers which make the memory appear to be organized as 256 four-bit words of up to 256 bits each which are accessed serially.

The 256K Multiport Video RAM employs state-of-the-art scaled NMOS, double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.


The SMJ4461 features full asynchronous dual-port accessibility except when transferring data between the data register and the random-access memory.

The refresh period is four milliseconds, and during this period each of the 256 rows must be strobed with  $\overline{\text{RAS}}$  in order to retain data.  $\overline{\text{CAS}}$  can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the data register also refreshes that particular row.  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  and hidden refresh modes are also available.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on-chip to simplify system design. All data outs are unlatched to allow greater system flexibility.

The 256K Multiport Video RAM is offered in a 24-pin dual-in-line ceramic package and is guaranteed for operation from -55°C to 110°C. Packages are designed for insertion in mounting-hole rows on 10,16-mm (400-mil) centers.

#### functional block diagram






#### random port to serial port interface

The 256K Multiport Video RAM consists of a  $64K \times 4$  DRAM port and a  $256 \times 4$  serial port. Each of the four random (DRAM) I/Os is interfaced to a 256-bit data register, which can be loaded with 256 bits in parallel from any row in that I/O channel's memory and then read out sequentially, starting from one of 256 selectable locations along the data register. Conversely, each of the four data registers can be loaded serially with data from the serial input (SD) and subsequently transferred, 256 bits in parallel, into any row of memory for each respective DRAM I/O channel.

#### block diagram showing one random and serial interface



#### random-access address space to sequential-address space mapping

The 256 bits in each of the four data registers correspond to the 256 column locations of each of the four random I/Os. Data can be read out of the registers starting at any of the 256 data register bit locations.

This tap location is selected by addresses A7 through A0 on the falling edge of CAS during a transfer cycle between the memory array and the data registers. All registers are read out starting from the selected tap point proceeding from the least-significant bits to the most-significant bits. The four data registers are configured as circular data registers when reading their contents to the serial outputs. After the mostsignificant bit (bit 255) is read out of each register, the next bit read will be bit 00 (see explanation under section entitled "serial data input/output").

Note that if column address bits A7 through A0 equal 00 during the last memory-to-register transfer cycle, a total of 256 bits can be sequentially read out of each of the four data registers starting from bit position 00.

#### operation

#### random-access operation

#### transfer register select (TRG)

The TRG selects either register transfer or random-access operation as RAS falls. To use the SMJ4461 in random-access mode, TRG must be held high as RAS falls. This causes the 256 storage elements of each data register to remain disconnected from the corresponding 256 bit lines of the memory array. If serial data is to be written in or read out of the data registers, the data registers must be disconnected from the bit lines. Holding TRG low as RAS falls enables the 256 switches that connect the data registers to the bit lines and indicates that a transfer will occur between the data registers and the selected memory row.

#### random output enable (TRG)

During random-access operations, TRG functions as an output enable for the random outputs after the read access times have been satisfied (if this is a read cycle). Whenever TRG is held high, the Q outputs will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q outputs, making it possible to connect the address lines to the data I/O lines — although use of this organization prohibits the use of the early write cycle. It also allows read-modify-write cycles to be performed by providing a three-state condition to the common I/O pins to allow write data to be driven onto the pins after output read data has been externally latched.

#### address (A0 through A7)

Sixteen address bits are required to decode one of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip on the falling edge of RAS. Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip on the falling edge of CAS. All row and column addresses must be stable on or before the falling edges of RAS and CAS respectively. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select, activating the device input and output buffers. CAS is also used to strobe the column address into the memory.

#### write-mask enable (WE)

The WE pin selects the random-mode write-mask option. The SMJ4461 random port is equipped with two modes of write operations. If WE is held low on the falling edge of RAS (during a random access operation), the write mask is enabled. Accordingly, a 4-bit binary code (the mask) is input to the device via the random D/Q pins and is also latched on the falling edge of RAS. This binary pattern determines which of the four DRAM I/Os will will be written into on that access and which DRAM I/Os will not. Thus,



after  $\overline{\text{RAS}}$  has latched the write mask on chip, input data is driven onto the DQ pins and is latched on the falling edge of the latter of  $\overline{\text{CAS}}$  or  $\overline{\text{WE}}$  (for early write operation,  $\overline{\text{WE}}$  can remain low for the entire  $\overline{\text{RAS}}$  low period). If a 0 was strobed into a particular I/O pin on the falling edge of  $\overline{\text{RAS}}$ , then the write circuits for that particular I/O will be defeated and data will not be written to that I/O. If a 1 was strobed into a particular I/O pin on the falling edge of  $\overline{\text{RAS}}$ , then the write circuits for that particular I/O will not be defeated and data will be written to that I/O. See the corresponding timing diagrams for details.

Important: The mask operation is selected only if  $\overline{WE}$  is held low on the falling edge of  $\overline{RAS}$ . If  $\overline{WE}$  is held high on the falling edge of  $\overline{RAS}$ , the mask is not enabled and the write operation is identical to standard  $\times$  4 DRAMs, with all four I/Os being written by the data appearing on the DQ pins when the latter of  $\overline{WE}$  or  $\overline{CAS}$  is brought low. Thus, if it is not desired to use the mask function, then a standard DRAM timing interface can be used.

#### WRITE MASK FUNCTION TABLE

TRG	WE	DQ1-DQ4	MODE
1	1	Х	Write enabled at DQ1-DQ4
1	0	1	Write to DQ enabled
1	0	0	Write to DQ disabled

NOTE 1: The logic states in the table above are assumed valid on the falling edge of RAS.

#### write enable (WE)

The read or write mode is selected through the write-enable ( $\overline{\text{WE}}$ ) input. A logic high on the  $\overline{\text{WE}}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{\text{WE}}$  goes low prior to  $\overline{\text{CAS}}$ , data out will remain in the high-impedance state for the entire cycle.

#### data I/O (DQ1-DQ4)

Memory data is written during a write or read-modify-write cycle. The falling edge of  $\overline{\text{WE}}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{\text{WE}}$  is brought low prior to  $\overline{\text{CAS}}$  and the data is strobed in by  $\overline{\text{CAS}}$  with data setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{\text{CAS}}$  will already be low. Thus, the data will be strobed in by  $\overline{\text{WE}}$  with data setup and hold times referenced to this signal. The three-state output buffers provide direct TTL compatibility (no pull-up resistors required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state as long as  $\overline{\text{CAS}}$  or  $\overline{\text{TRG}}$  is held high. Data will not appear at the outputs until after both  $\overline{\text{CAS}}$  and  $\overline{\text{TRG}}$  have been brought low.

Once the outputs are valid, they will remain valid while  $\overline{CAS}$  and  $\overline{TRG}$  are low.  $\overline{CAS}$  or  $\overline{TRG}$  going high will return the outputs to a high-impedance state. In an early write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle. In a register-transfer operation (memory-to-register or register-to-memory), the outputs remain in the high-impedance state for the entire cycle, regardless of transitions on  $\overline{CAS}$  or  $\overline{TRG}$ .

#### write mask bits (DQ1-DQ4)

When the write mask is enabled ( $\overline{\text{WE}}$  low on the falling edge of  $\overline{\text{RAS}}$ ), the write mask bits determine which DRAM I/Os are to be written and which of the DRAM I/Os will have their write operations internally defeated. The states of the write mask bits are latched on-chip on the falling edge of  $\overline{\text{RAS}}$  and selectively control the internal write enable circuits of each corresponding DRAM I/O. If the write mask is not enabled ( $\overline{\text{WE}}$  high on the falling edge of  $\overline{\text{RAS}}$ ), then no write enable circuits will be defeated and data appearing at the DQ1-DQ4 pins on the falling edge of  $\overline{\text{RAS}}$  will be ignored. See timing diagrams and the table under "write mask enable ( $\overline{\text{WE}}$ )" for details.



#### refresh

A refresh operation must be performed to each row at least once every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless  $\overline{CAS}$  is applied, the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power. Note that the data registers are dynamic storage elements and that the data held in the registers will be lost unless SC is clocked two times or else the data is reloaded from the memory array. See specifications for maximum register retention times.

#### CAS-before-RAS refresh

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is accomplished by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter tCLRL). The external row address is ignored and the refresh address is generated internally.

#### column-address strobe (CAS)

The CAS input latches the column addresses on-chip and also functions as an output enable for DQ1-DQ4.

#### power up

After power up, the power supply must remain at its steady-state value for one millisecond. In addition,  $\overline{RAS}$  must remain high for 100  $\mu s$  immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles and one memory-to-register transfer cycle with an SC cycle following the rising edge of  $\overline{TRG}$  before proper device operation is achieved.

#### sequential-access operation

#### transfer register select (TRG)

Memory operations involving parallel use (i.e., transfer from memory to data register or data register to memory) of the data register are invoked by bringing  $\overline{TRG}$  low with the address lines A0-A7 before  $\overline{RAS}$  falls. This enables the switches connecting the 256 elements of each data register to the 256 bit lines of each DRAM I/O. The states of  $\overline{WE}$  and  $\overline{SG}$ , which are also latched on the falling edge of  $\overline{RAS}$ , determine whether the 256-bit data transfer will be from the memory array to the data registers or from the data registers to memory array, as well as determining if the SDQs are in read or write mode (see "transfer operation logic table").

Note that the state of  $\overline{TRG}$  is latched on the falling edge of  $\overline{RAS}$  just like a row address to select the mode of operation. During read or read-modify-write cycles,  $\overline{TRG}$  functions as output enable after  $\overline{CAS}$  falls.

#### transfer write enable (WE)

In register transfer mode,  $\overline{WE}$  determines whether a transfer will occur from the data registers to the memory array, or from the memory array to the data registers. To transfer data from the data registers to the memory array,  $\overline{WE}$  and  $\overline{SG}$  are held low as  $\overline{RAS}$  falls. If  $\overline{SG}$  were to be high during this transition, then no transfer of data from the data register to the memory array would occur, but the SDQs would be put into the write mode. This would allow serial data to be written into the register. To transfer from the memory array to the data registers,  $\overline{WE}$  is held high and  $\overline{SG}$  is a don't care as  $\overline{RAS}$  falls. This cycle puts the SDQs into the read mode, thus allowing serial data to be read out of the data register. Note that  $\overline{WE}$  and  $\overline{SG}$  setup and hold times are referenced to the falling edge of  $\overline{RAS}$  for this mode of operation (see "transfer operation logic" table).

#### row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the data registers. (The states of AO-A7,  $\overline{\text{WE}}$ ,  $\overline{\text{TRG}}$ , and  $\overline{\text{SG}}$  are latched on the falling edge of  $\overline{\text{RAS}}$ ).



#### register column address (A0 through A7)

To select one of the 256 positions along each of the four data registers from which the first serial data will be read out, or to which the first serial data will be written, the appropriate 8-bit column address (A0-A7) must be valid when  $\overline{CAS}$  falls during the appropriate transfer cycle.


#### serial data clock (SC)

Data is written in or read out of the data registers on the rising edge of SC. This makes it possible to view the data registers as though they were made of 256 positive-edge-triggered D flip-flops connected D to Q (not to be confused with the DQ random I/O pins of the SMJ4461). The SMJ4461 is designed to work with a wide range duty cycle clock to simplify system design.

#### serial data input/output (SDQ1-SDQ4)

SD and SQ share a common I/O pin. Data is written in when  $\overline{SG}$  is low during write mode and data is read out when  $\overline{SG}$  is low during read mode (see ''transfer operation logic table''). Note that when the serial address counter reaches its maximum value of 255, it is reset back to 00 with the next positive transition of SC. This allows data to be read out in a continuous loop.

### block diagram of one serial I/O



#### serial enable (SG)

The serial enable pin has two functions. First, it is used on the falling edge of  $\overline{RAS}$ , with both  $\overline{TRG}$  and WE low. If SG is low during this transition, then a register-to-memory transfer will occur. On the other hand, if SG were to be high as RAS falls, then a write-mode control cycle will be performed. The function of this cycle is to switch the SDQs from the output mode to the input mode, thus allowing serial data to be written into the data register. Second, SG is used as a SDQ enable/disable. In the write mode, SG is used as an input enable. SG high disables the input, and SG low enables the input. To take the device out of the write mode and into the read mode, a memory-to-register transfer cycle must be performed. The read mode allows data to be read out of the data register. SG high disables the output and SG low enables the output. Note that the serial address counter will be incremented on each SC cycle regardless of the state of SG.

#### TRANSFER OPERATION LOGIC TABLE

TRG	WE	SG	MODE
0	0	0	Register-to-memory transfer
0	0	1	Write-mode enable
0	1	x	Memory-to-register transfer

NOTE 2: The logic states in the table above are assumed valid on the falling edge of RAS.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Voltage range for any pin except VDD and data out (see Note 3) 1.0 V	to 7 V
Voltage range for VDD supply with respect to VSS	to 7 V
Voltage range for data out with respect to VSS	0.3 V
Short circuit output current per output	50 mA
Power dissipation	1 W
Operating temperature range	110°C
Storage temperature range65°C to	150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 3: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

			MIN I	XAM MOI	UNIT
V <sub>DD</sub>	Supply voltage		4.5	5 5.5	V
Vss	Supply voltage			0	V
VIH	High-level input voltage	All inputs except SC	2.4	5.5	V
		SC	2.6	5.5	
VIL	Low-level input voltage (see Note 4)		-1	0.8	V
TA	Operating free-air temper	ature	- 55		°C
TC	Operating case temperatu	ire		110	°C

NOTE 4: The algebraic convention where the more negative (less positive) limit is designated as minimum is used in this data sheet for logic voltage levels only.



## electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST		SMJ4461-15		
		CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4	V
II_	Input current (leakage)	V <sub>I</sub> = 0 V to 5.8 V, V <sub>DD</sub> = 5 V, All outputs open			±10	μА
lo	Output current (leakage)	$V_0 = 0.4 \text{ V to } 5.5 \text{ V}, V_{DD} = 5 \text{ V}$			±10	μА
l <sub>DD1</sub>	Average operating current during read, write or transfer cycle (serial port in standby)	Mininum cycle time, No load on DQ and SDQ pins		50	80	mA
I <sub>DD2</sub>	Standby current (total, both ports)	After 1 memory cycle, $\overline{RAS}$ , $\overline{CAS}$ , SC, and $\overline{SG} \ge 2.4$ V, No load on DQ and SDQ pins		15	20	mA
I <sub>DD3</sub>	Average refresh current	Minimum cycle time, $\overline{RAS} \le 0.8 \text{ V}$ , $\overline{CAS} \ge 2.4 \text{ V}$ , No load on DQ and SDQ pins		45	75	mA
I <sub>DD4</sub>	Average page-mode current (serial port in standby)	Minimum cycle time, $\overline{RAS} \leq 0.8 \text{ V}$ , $\overline{CAS}$ cycling, No load on DQ and SDQ		35	60	mA
I <sub>DD5</sub>	Average current with memory array in standby and register shifting	$t_{C(SC)} = MIN, \overline{RAS} \text{ and } \overline{CAS} \ge 2.4 \text{ V},$ No load on DQ and SDQ pins		70	80	mA
IDD6	Worst case average current	Minimum cycle time on both ports, No load on DQ and SDQ pins-		110	140	mA

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_A$  = 25 °C and nominal supply voltages.

## capacitance at 25 °C with nominal supply voltage, f = 1 MHz

	PARAMETER <sup>‡</sup>			UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		4	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		88	pF
C <sub>i(WE)</sub>	Input capacitance, write enable input		8	pF
C <sub>i(SC)</sub>	Input capacitance, serial clock		8	pF
C <sub>i(SG)</sub>	Input capacitance, serial enable		4	pF
C <sub>i(TRG)</sub>	Input capacitance, transfer register input		4	pF
Co	Output capacitance		5	pF

<sup>&</sup>lt;sup>‡</sup>Capacitance data collected for major design or process changes only.

## switching characteristics over recommended supply voltage and operating free-air temperature ranges (see Figure 1)

PARAMETER		TEST	ALT.	SMJ4461-15		UNIT
		CONDITIONS	SYMBOL	MIN	MAX	ONL
ta(C)	Access time from CAS	$C_L = 80 pF, t_{RLCL} \ge MAX$	tCAC		75	ns
ta(R)	Access time from RAS	$C_L = 80 \text{ pF, } t_{RLCL} \leq MAX$	tRAC		150	ns
ta(TRG)	Access time of DQ from TRG low	C <sub>L</sub> = 80 pF			45	ns
ta(SC)	Access time of SQ from SC high	C <sub>L</sub> = 80 pF			50	ns
ta(SG)	Access time of SQ from SG low	C <sub>L</sub> = 80 pF			40	ns
t <sub>dis(CH)</sub>	Random-output disable time from CAS high	C <sub>L</sub> = 80 pF	tOFF	0	30	ns
<sup>t</sup> dis(TRG)	Random-output disable time from TRG high	C <sub>L</sub> = 80 pF		0	30	ns
<sup>t</sup> dis(SG)	Serial-output disable time from SG high	C <sub>L</sub> = 80 pF			30	ns

## timing requirements over recommended supply voltage and operating free-air temperature ranges

		ALT. SMJ4461-15		UNIT	
		SYMBOL	MIN MAX	UNII	
tc(rd)	Read cycle time <sup>†</sup>	tRC	260	ns	
t <sub>c(W)</sub>	Write cycle time	twc	260	ns	
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	345	ns	
t <sub>c</sub> (Trd)	Transfer read cycle time	tRC	260	ns	
t <sub>c</sub> (TW)	Transfer write cycle time	tWC	260	ns	
t <sub>c(P)</sub>	Page-mode read or write cycle time	tPC	145	ns	
tc(rdWP)	Page-mode read-write/read-modify-write cycle time	tRWC	230	ns	
t <sub>c</sub> (SC)	Serial clock cycle time	tscc	50 20,000	ns	
tw(CH)	Pulse duration, CAS duration (precharge time)	tCP	60	ns	
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	75 10,000	ns	
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	100	ns	
tw(RL)	Pulse duration, RAS low§	tRAS	150 10,000	ns	
tw(W)	Write pulse duration	tWP	45	ns	
tw(SCL)	Pulse duration, SC low		10	ns	
tw(SCH)	Pulse duration, SC high		10	ns	
tw(TRG)	Pulse duration, TRG low		45	ns	
t <sub>su(CA)</sub>	Column-address setup time	tASC	0	ns	
t <sub>su(RA)</sub>	Row-address setup time	tASR	0	ns	
t <sub>su</sub> (RW)	WE setup time before RAS low with TRG low (register transfer cycles)		0	ns	
t <sub>su(DQ)</sub>	DQ setup time before RAS low with TRG high (random access, write mask select)		8	ns	
t <sub>su(D)</sub>	Data setup time	tDS	5	ns	
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0	ns	
	Early write-command setup time before CAS low	twcs	0 1	ns	
	Write-command setup time before CAS high	tcwL	45	ns	
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	45	ns	
t <sub>su(SD)</sub>	Serial data setup time before SC high		5	ns	
t <sub>su(TRG)</sub>	TRG setup time before RAS low		0	ns	
t <sub>su(SG)</sub>	SG setup time before RAS low with TRG and WE low		0	ns	
t <sub>su</sub> (WM)	WE setup time before RAS low (write mask select)		0	ns	
th(CLCA)	Column-address hold time after CAS low	tCAH	25	ns	
th(RA)	Row-address hold time	tRAH	15	ns	
th(RW)	WE hold time after RAS low with TRG low (transfer cycles)		15	ns	
th(RLCA)	Column-address hold time after RAS low	tAR	100	ns	
th(CLD)	Data hold time after CAS low	tDH	45	ns	
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	120	ns	
th(WLD)	Data hold time after WE low	tDH	45	ns	
th(CHrd)	Read-command hold time after CAS high	tRCH	0	ns	
th(RHrd)	Read-command hold time after RAS high	tRRH	10	ns	

Continued next page.

NOTES: 5. Timing measurements referenced to VIL max and VIH min.

In a read-modify-write cycle, tRLWL and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).



<sup>6.</sup> System transition times (rise and fall) are to be a minimum of 3 ns and a maximum of 50 ns.

<sup>&</sup>lt;sup>†</sup>All cycle times assume t<sub>t</sub> = 5 ns.

<sup>‡</sup>In a read-modify-write cycle, tCLWL and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional  $\overline{\text{CAS}}$  low time (t<sub>W(CL)</sub>).

# timing requirements over recommended supply voltage and operating free-air temperature ranges (continued)

			ALT.		ALT. SMJ4461-15		UNIT
		S	YMBOL	MIN	MAX	נואט	
th(CLW)	Write-command hold time after CAS low		tWCH	45		ns	
th(RLW)	Write-command hold time after RAS low		tWCR	120		ns	
th(WQE)	TRG hold time after WE low			40		ns	
th(SD)	Serial data-in hold time after SC high			15		ns	
th(SQ)	Serial data-out hold time after SC high $\square$			6		ns	
th(TRG)	TRG hold time after RAS low			15		ns	
th(DQ)	DQ hold time after RAS low with TRG high and WE low			15		ns	
th(SG)	SG hold time after RAS low with TRG and WE low			15		ns	
th(WM)	WE hold time after RAS low (write mask select)			15		ns	
tRLCH	Delay time, RAS low to CAS high		tCSH_	150		ns	
tCHRL	Delay time, CAS high to RAS low		<sup>t</sup> CRP	5		ns	
tCLGH	Delay time, CAS low to TRG high			80		ns	
tCLRH	Delay time, CAS low to RAS high		tRSH	75		ns	
tCLWL	Delay time, CAS low to WE low (read-modify-write cycle of	nly)¶	tCWD	110		ns	
	Delay time, RAS low to TRG high Early load#			25			
tRLTH	(memory-to-register transfer cycle) Mid-line real-time loa	d		100		ns	
tRLSH	Delay time, RAS low to the first positive transition of SC at TRG high (register transfer cycle)	fter		125		ns	
<sup>‡</sup> THRL	Delay time, TRG high to RAS low after a transfer cycle			100		ns	
<sup>†</sup> CLSH	Delay time, CAS low to the first positive transition of SC after TRG high (register transfer cycle)			50		ns	
tSHRL	Delay time, SC high to $\overline{RAS}$ low with $\overline{TRG}$ and $\overline{WE}$ low (register-to-memory transfer cycle)			50		ns	
tSHTH	Delay time, SC high to TRG high (memory-to-register trans	fer cycle) ☆		15		ns	

#### Continued next page.

NOTE 5: Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min.

- TRG must disable the output buffers prior to applying data to the device.
- # TRG may be brought high early during a memory-to-register transfer cycle as long as the th(TRG), tSHTH, and tRLSH specifications are met.
- In a register-to-memory transfer cycle, the state of SC when RAS falls is a don't care condition. However, to guarantee proper sequencing of the internal clock circuitry there can be no positive transitions of SC for at least 40 ns prior to when RAS goes low. See the section entitled "sequential access operation" for a complete explanation of the transfer operation.
- In a memory-to-register transfer cycle, the state of SC when TRG rises is a don't care condition. However, to guarantee proper sequencing of the internal clock circuitry there can be no positive transitions of SC for at least 10 ns prior to when TRG goes high. See the section entitled "sequential access operation" for a complete explanation of the transfer operation.
- This parameter is guaranteed but not tested.




(concluded)


timing requirements over recommended supply voltage and operating free-air temperature ranges

NOTE 5: Timing measurements are referenced to VII max and VIH min.

#### PARAMETER MEASUREMENT INFORMATON




(a) LOAD CIRCUIT




(b) ALTERNATE LOAD CIRCUIT

FIGURE 1. LOAD CIRCUITS FOR TIMING PARAMETERS

## read cycle timing




## early write cycle timing, write mask unselected






## early write cycle timing, write mask selected






## delayed write cycle timing, mask unselected







## delayed write cycle timing, mask selected



## read-write/read-mofidy-write cycle timing




## page-mode read cycle timing






## page-mode write write cycle timing, write mask unselected




NOTE 7: Timing assumes use of the early write feature. TRG must remain high throughout the entire page-mode operation if the late write feature is used to guarantee page-mode cycle time.

### page-mode write cycle timing, write mask selected




NOTE 8: Timing assumes use of the early write feature. TRG must remain high throughout the entire page-mode operation if the late write feature is used to guarantee page-mode cycle time. Timing also assumes that only those I/Os selected by DQ1-DQ4 on the falling edge of RAS are written during page-mode operation.

### page-mode read-modify-write cycle timing




# RAS-only refresh timing






# hidden refresh cycle timing




# CAS-before-RAS refresh



#### write-mode control timing

The write-mode control cycle is used to change the SDQs from the output mode to the input mode. This allows serial data to be written into the data register. The diagram below assumes that the device was originally in the serial read mode.




NOTES: 9. Random-mode (Q outputs) remain in 3-state for the entire write-mode control cycle.

10. SG must be high as RAS falls in order to perform a write-mode control cycle.

### data-register-to-memory timing, serial input enabled

The data-register-to-memory cycle is used to transfer data from the data register to the memory array. Every one of the 256 locations in the data register is written into the 256 columns of the selected row. Note that the data that was in the data register may have arrived there either from a serial write in or from a parallel load of the data register from one of the memory array rows. The diagram below assumes that the device is presently in the serial-write mode (i.e., SD is enabled by a previous write-mode control cycle, thus allowing data to be written in).




NOTES: 11. Random-mode (Q outputs) remain in 3-state for the entire data-register-to-memory transfer cycle.

12. SG must be high as RAS falls in order to perform a register-to-memory transfer.

#### memory-to-data-register timing

The memory-to-data-register cycle is used to load the data register in parallel from the memory array. Every one of the 256 locations in the data register are written into from the 256 columns of the selected row. Note that the data that is loaded into the data register may be either read out or written back into another row. This cycle puts the device into the serial read mode (i.e., the SQ is enabled, thus allowing data to be read out of the register).

Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive transition of SC.




- NOTES: 13. Random-mode (Q outputs) remain in 3-state for the entire memory-to-data-register transfer cycle.
  - 14. Column address must be supplied to load register start address on every transfer cycle.
  - 15. The first positive transition of SC after TRG has gone high during a memory-to-register transfer cycle is used to read the first bit of new data.



### serial data-in timing


The serial data-in write cycle is used to write data into the data register. Before data can be written into the data register via SD, the device must be put into the write mode by performing a write-mode control cycle. Register-to-memory transfer cycles occurring between the write-mode control cycle and the subsequent writing in of data will not take the device out of the write mode. But a memory-to-register transfer cycle during that time will take the device out of the write mode and put it into the read mode, thus not allowing the writing in of data.



NOTE 16: While writing data into the data register, the state of TRG is a don't care as long as TRG is held high when RAS goes low. This is to avoid the initiation of a register-to-memory or memory-to-register data-transfer function.

### serial-data-out timing

The serial data-out read cycle is used to read data out of the data register. Before data can be read out via SQ, the device must be put into the read mode by performing a memory-to-data-register transfer cycle. Register-to-memory transfer cycles occurring between the memory-to-register transfer cycle and the subsequent reading out of data will not take the device out of the read mode. But, a write-mode control cycle at that time will take the device out of the read mode and put it in the write mode, thus not allowing the reading out of data.



NOTE 17: While reading data out of the data register, the state of TRG is a don't care as long as TRG is held high when RAS goes low. This is to avoid the initiation of a register-to-memory or memory-to-register data-transfer operation.



# 65.536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

SEPTEMBER 1987

65,5	36 ×	4	Organi	ization
------	------	---	--------	---------

- Single 5-V Supply (10% Tolerance)
- JEDEC Standardized Pinout
- Pinout Identical to SMJ4416 (16K × 4 Dynamic RAM)
- Performance Ranges:

	ACCESS	ACCESS	READ	READ-
•	TIME	TIME	OR	MODIFY-
	ROW	COLUMN	WRITE	WRITE
	ADDRESS	ADDRESS	CYCLE	CYCLE
* *	(MAX)	(MAX)	(MIN)	(MIN)
SMJ4464-12	120 ns	60 ns	230 ns	320 ns
SMJ4464-15	150 ns	75 ns	260 ns	345 ns
SMJ4464-20	200 ns	100 ns	330 ns	435 ns

- Long Refresh Period . . . 4 ms (Max)
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- **On-Chip Substrate Bias Generator**
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Early Write or G to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Power Dissipation As Low As:
  - Operating . . . 275 mW (Typ)
  - Standby . . . 12.5 mW (Typ)
- RAS-Only Refresh Mode
- CAS-Before-RAS Refresh Mode

JD PACKAGE (TOP VIEW)
G 1 U18 VSS DQ1 2 17 DQ4 DQ2 3 16 CAS W 4 15 DQ3 RAS 5 14 A0 A6 6 13 A1 A5 7 12 A2 A4 8 11 A3 VDD 9 10 A7
FV PACKAGE (TOP VIEW)
D01 VSS D04
DQ2 ] 3 16 CAS W ] 4 15 DQ3

NOTE: Pin 1 indicator on back.

9 10 11

A0

Α1

12 A2

RAS 115

Α6

Α5

PIN NOMENCLATURE						
A0-A7	Address Inputs					
CAS	Column-Addreess Strobe					
DQ1-DQ4	Data In/Data Out					
G	Output Enable					
RAS	Row-Address Strobe					
V <sub>DD</sub>	5-V Supply					
VSS	Ground					
W	Write Enable					

#### description

The SMJ4464 is a high-speed, 262,144-bit dynamic random-access memory, organized as 65,536 words of four bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

This device features maximum RAS access times of 120 ns, 150 ns, or 200 ns. Typical power dissipation is as low as 275 mW operating and 12.5 mW standby.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks of 125 mA are typical, and a -0.7-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All address and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility. The SMJ4464 is offered in 18-pin 300-mil ceramic side-braze dual-in-line and 18-pad leadless ceramic chip carrier packages. It is guaranteed for operation from  $-55\,^{\circ}\text{C}$  to  $110\,^{\circ}\text{C}$  for the S version and from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$  for the L version. The dual-in-line package is designed for insertion in mounting-hole rows on 7.62-mm (300-mil) centers).

#### operation

#### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select, activating the column decoder and the input and output buffers.

### write enable (W)

The read or write mode is selected through the write enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain in the high-impedance state for the entire cycle, permitting common I/O operation.

#### data in (DQ1-DQ4)

Data is written during a write or a read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or a read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal. In a delayed or read-modify write cycle,  $\overline{G}$  must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

#### data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle the output goes active after the access time interval  $t_a(C)$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_a(R)$  and  $\underline{t_a(G)}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  and  $\overline{G}$  are low.  $\overline{CAS}$  or  $\overline{G}$  going high returns it to a high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high-impedance state prior to applying data to the DQ input. This is accomplished by bringing  $\overline{G}$  high prior to applying data, thus satisfying  $t_{GHD}$ .

# output enable (G)

The  $\overline{G}$  input controls the impedance of the output buffers. When  $\overline{G}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{G}$  low during a normal cycle will activate the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state they will remain in the low-impedance state until  $\overline{G}$  or  $\overline{CAS}$  is brought high.

#### refresh

A refresh operation must be performed at least once every four milliseconds to retain data. This can be achieved by strobing each of the 256 rows (A0-A7). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding  $\overline{\text{CAS}}$  at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state.



### operation (continued)

#### CAS-before-RAS refresh

The CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS (see parameter tCLRL) and holding it low after RAS falls (see parameter tRI CHR). For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.


#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to set up and strobe sequential row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by  $t_{W(RL)}$ , the maximum  $\overline{RAS}$  low pulse duration.

#### power up


To achieve proper device operation, an initial pause of 200 μs is required after power up, followed by a minimum of eight initialization cycles.

### logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.

# functional block diagram



### absolute maximum ratings over operating temperature range (unless otherwise noted)†

Voltage on any pin including Vpp supply (see Note 1)
Short circuit output current
Power dissipation
Minimum operating free-air temperature: S version
L version0°C
Maximum operating case temperature: S version
L version
Storage temperature range65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

### recommended operating conditions

			S VERSION			L VERSION			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
$V_{DD}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VSS	Supply voltage		0			0		٧	
VIH	High-level input voltage	2.4		V <sub>DD</sub> + 0.3	2.4		V <sub>DD</sub> + 0.3	V	
VIL	Low-level input voltage (see Note 2)	-0.7		0.7	-0.7		0.7	V	
TA	Operating free-air temperature	- 55			0			°C	
TC	Operating case temperature			110			70	°C	

NOTE 2: The algebraic convention, where the negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.



# SMJ4464 65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	DADAMETED	ALETED TEST COMPLETIONS	SMJ4464		1-12	LINUT
PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4			٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4	٧
Ц	Input current (leakage)	$V_I = 0 \text{ V to } 5.8 \text{ V},  V_{DD} = 5 \text{ V}, \text{ All outputs open}$			± 10	μΑ
Ю	Output current (leakage)	$V_O = 0 \text{ V to } 5.5 \text{ V}, V_{DD} = 5 \text{ V}, \overline{CAS} \text{ high}$			± 10	μΑ
I <sub>DD1</sub>	Average operating current during read or write cycle	t <sub>c</sub> = minimum cycle, All outputs open		65	80	mA
I <sub>DD2</sub>	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		2.5	8	mA
1DD3	Average refresh current	t <sub>C</sub> = minimum cycle, RAS low, CAS high, All outputs open		50	60	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>C</sub> (P) = minimum cycle, RAS low, CAS cycling, All outputs open		45	55	mA

DADAMETER		TEST COMPLIANCE	SN	/J446	1-15	SI	UNIT		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP <sup>†</sup>	MAX	ONII
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4			2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4			0.4	V
lj	Input current (leakage)	$V_I = 0 V \text{ to } 5.8 V, V_{DD} = 5 V,$ All outputs open			± 10			± 10	μА
Ю	Output current (leakage)	$V_O = 0 \text{ V to } 5.5 \text{ V, } V_{DD} = 5 \text{ V,}$ $\overline{\text{CAS}}$ high			± 10			± 10	μА
I <sub>DD1</sub>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		55	70		50	60	mA
I <sub>DD2</sub>	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		2.5	8		2.5	8	mA
lDD3	Average refresh current	t <sub>C</sub> = minimum cycle, RAS low, CAS high, All outputs open		45	55		40	50	mA
l <sub>DD4</sub>	Average page-mode current	$t_{C(P)} = minimum cycle, \overline{RAS} low, \overline{CAS}$ cycling, All outputs open		40	50		30	40	mA

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_A$  = 25 °C and nominal supply voltages.

# capacitance over recommended supply voltage range and operating temperature range, f = 1 MHz

	PARAMETER		UNIT
			ONII
C <sub>i(A)</sub>	Input capacitance, address inputs	4	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	8	pF
C <sub>i(W)</sub>	Input capacitance, write enable input	8	pF
C <sub>i/o</sub>	Output capacitance	8	pF

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25$  °C and nominal supply voltages.

# switching characteristics over recommended supply voltage range and operating temperature range

PARAMETER		TEST CONDITIONS <sup>‡</sup>	ALT.	SMJ4	UNIT	
		TEST CONDITIONS*	SYMBOL	MIN	MAX	ONT
t <sub>a(C)</sub>	Access time from CAS	$t_{RLCL} \ge MAX$ , $C_L = 80 pF$ , $t_{OH} = -5 mA$ , $t_{OL} = 4.2 mA$	†CAC		60	ns
t <sub>a</sub> (R)	Access time from RAS	$t_{RLCL} \ge MAX$ , $C_L = 80 pF$ , $l_{OH} = -5 mA$ , $l_{OL} = 4.2 mA$	tRAC		120	ns
ta(G)§	Access time after G low	$C_L = 80 \text{ pF, } I_{OH} = -5 \text{ mA, } I_{OL} = 4.2 \text{ mA}$	tGAC		35	ns
tdis(CH)	Output disable time after CAS high	$C_L = 80 \text{ pF, } I_{OH} = -5 \text{ mA, } I_{OL} = 4.2 \text{ mA}$	tOFF	0	30	ns
tdis(G)	Output disable time after $\overline{G}$ high	$C_L = 80 \text{ pF}, I_{OH} = -5 \text{ mA}, I_{OL} = 4.2 \text{ mA}$	tGOFF	0	38	ns

# switching characteristics over recommended supply voltage range and operating temperature range

PARAMETER		TEST CONDITIONS‡	ALT.	SMJ4464-15		SMJ4464-20		UNIT
		TEST CONDITIONS*	SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>a(C)</sub>	Access time from CAS	$t_{RLCL} \ge MAX$ , $C_L = 80 pF$ , $t_{OH} = -5 mA$ , $t_{OL} = 4.2 mA$	tCAC		75		100	ns
t <sub>a(R)</sub>	Access time from RAS	$t_{RLCL} \ge MAX$ , $C_L = 80 pF$ , $t_{OH} = -5 mA$ , $t_{OL} = 4.2 mA$	†RAC		150		200	ns
ta(G)§	Access time after $\overline{\mathbb{G}}$ low	$C_L = 80 \text{ pF}, I_{OH} = -5 \text{ mA},$ $I_{OL} = 4.2 \text{ mA}$	<sup>t</sup> GAC		45		55	ns
tdis(CH)	Output disable time after CAS high	$C_L = 80 \text{ pF}, I_{OH} = -5 \text{ mA},$ $I_{OL} = 4.2 \text{ mA}$	tOFF	0	30	0	35	ns
t <sub>dis(G)</sub>	Output disable time after $\overline{G}$ high	$C_L = 80 \text{ pF}, I_{OH} = -5 \text{ mA},$ $I_{OL} = 4.2 \text{ mA}$	<sup>†</sup> GOFF	0	38	0	38	ns

<sup>&</sup>lt;sup>‡</sup>Figure 1 shows the load circuit; C<sub>L</sub> values shown are typical for test system used.



<sup>§</sup>ta(C) and ta(R) must be satisfied to guarantee ta(G).

# SMJ4464 65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

### timing requirements over recommended supply voltage range and operating temperature range

		ALT.	SMJ4464-12		LINIT
:		SYMBOL	MIN	MAX	UNIT
t <sub>C</sub> (P)	Page-mode cycle time	tPC	120		ns
t <sub>c</sub> (PM)	Page-mode cycle time (read-modify-write cycle)	tPCM	205		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	230		ns
t <sub>c(W)</sub>	Write cycle time	twc	230		ns
t <sub>c(rdW)</sub>	Read-write/read-modify-write cycle time	tRWC	320		ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	50		ns
tw(CH)	Pulse duration, CAS high (non-page mode)	tCPN	50		ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	60	10,000	ns
tw(RH)	Pulse duration, RAS high	tRP	100		ns
tw(RL)	Pulse duration, RAS low §	tRAS	120	10,000	ns
t <sub>w</sub> (W)	Write pulse duration	tWP	40		ns
t <sub>su(CA)</sub>	Column-address setup time	tASC	0		ns
t <sub>su(RA)</sub>	Row-address setup time	tASR	0		ns
t <sub>su(D)</sub>	Data setup time	tDS	10		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		ns
t <sub>su</sub> (WCL)	Early-write command setup time before CAS low	twcs	0		ns
	Write-command setup time before CAS high	tCWL	40		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	40		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	20		ns
th(RA)	Row-address hold time	tRAH	15		ns
th(RLCA)	Column-address hold time after RAS low	<sup>t</sup> AR	80		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DH	35		ns
th(RLD)	Data hold time after RAS low	tDHR	95		ns
th(WLD)	Data hold time after W low	tDH	35		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	10		ns
th(CLW)	Write-command hold time after CAS low	tWCH	35		ns
th(RLW)	Write-command hold time after RAS low	tWCR	95		ns
tRLCHR	Delay time, RAS low to CAS high	tCHR	25		ns
tRLCH	Delay time, RAS low to CAS high	tCSH	120		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		ns
<sup>t</sup> RHCL	Delay time, RAS high to CAS low	tRCP	0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	60		ns
tCLWL	Delay time, CAS low to W low (read-modify-write cycle only)#	tCWD	100		ns
tCLRL	Delay time, CAS low to RAS low¶	tCSR	25		ns
JEIIL	Delay time, RAS low to CAS low (maximum value specified only	-0311			
<sup>t</sup> RLCL	to guarantee access time)	<sup>t</sup> RCD	25	60	ns
tRLWL	Delay time, RAS low to W low (read-modify-write cycle only)#	tRWD	160		ns
tGHD	Delay time, $\overline{G}$ high before data applied at DQ	tGDD	25		ns
t <sub>rf</sub>	Refresh time interval	tREF		4	ms

<sup>&</sup>lt;sup>†</sup> All cycle times assume  $t_t = 5$  ns.

 $\#\overline{G}$  must disable the output buffers prior to applying data to the device.

NOTE 3: System transition times (rise and fall) for RAS and CAS are to be a minimum of 3 ns and a maximum of 50 ns.



<sup>†</sup> In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (t<sub>w(CL)</sub>).

<sup>§</sup> In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).

CAS-before-RAS refresh option only.

### timing requirements over recommended supply voltage range and operating temperature range

		ALT.	ALT. SMJ44		SMJ4464-20		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time	tPC	145		190		ns
t <sub>c</sub> (PM)	Page-mode cycle time (read-modify-write cycle)	<sup>t</sup> PCM	230		295		ns
t <sub>c(rd)</sub>	Read cycle time <sup>†</sup>	tRC	260		330		ns
<sup>t</sup> c(W)	Write cycle time	twc	260		330		ns
t <sub>c(rdW)</sub>	Read-write/read-modify-write cycle time	tRWC	345		435		ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	60		80		ns
tw(CH)	Pulse duration, CAS high (non-page mode)	<sup>t</sup> CPN	60		80		ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	75	10,000	100	10,000	ns
tw(RH)	Pulse duration, RAS high	tRP	100		120		ns
t <sub>w</sub> (RL)	Pulse duration, RAS low §	tRAS	150	10,000	200	10,000	ns
t <sub>w</sub> (W)	Write pulse duration	tWP	45		55		ns
t <sub>su(CA)</sub>	Column-address setup time	tASC	0		0		ns
t <sub>su(RA)</sub>	Row-address setup time	†ASR	0		0		ns
t <sub>su(D)</sub>	Data setup time	tDS	10		10		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		0		ns
t <sub>su(WCL)</sub>	Early-write command setup time before CAS low	twcs	- 0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	45		60		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	45		60		ns
th(CLCA)	Column-address hold time after CAS low	tCAH	25		45		ns
th(RA)	Row-address hold time	tRAH	15		20	_	ns
th(RLCA)	Column-address hold time after RAS low	tAR	100		145		ns
th(CLD)	Data hold time after CAS low	tDH	45		55		ns
th(RLD)	Data hold time after RAS low	tDHR	120		155		ns
th(WLD)	Data hold time after W low	tDH	45		55		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	10		15		ns
th(CLW)	Write-command hold time after CAS low	tWCH	45		55	-	ns
th(RLW)	Write-command hold time after RAS low	tWCR	120		155		ns
†RLCHR	Delay time, RAS low to CAS high	tCHR	30		35		ns
tRLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
†RHCL	Delay time, RAS high to CAS low¶	tRCP	10		15	-	ns
tCLRH	Delay time, CAS low to RAS high	tRSH	75		100		ns
	Delay time, CAS low to W low (read-modify-write cycle only)#		110		140		ns
†CLWL	Delay time, CAS low to RAS low 1	tcwD	30		35		ns
tCLRL	Delay time, RAS low to RAS low (maximum value specified only	tCSR	1 30		35		-113
<sup>t</sup> RLCL	to guarantee access time)	tRCD	25	75	30	100	ns
*=	Delay time, RAS low to W low (read-modify-write cycle only)#	tour	185		240		ns
tRLWL	Delay time, RAS low to W low (read-modify-write cycle only).	tRWD	25		35		ns
tGHD .	Refresh time interval	tGDD	25	4	35	4	ms
t <sub>rf</sub>	Denesii mile iiifeivai	tREF	L	- 4	L	+	1115

<sup>&</sup>lt;sup>†</sup> All cycle times assume  $t_t = 5$  ns.

NOTE 3: System transition times (rise and fall) for  $\overline{RAS}$  and  $\overline{CAS}$  are to be a minimum of 3 ns and a maximum of 50 ns.



<sup>‡</sup> In a read-modify-write cycle, tCLWL and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (tw(CL)).

<sup>§</sup> In a read-modity-write cycle, tRLWL and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).

TCAS-before-RAS refresh option only.

<sup>#</sup>G must disable the output buffers prior to applying data to the device.

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. TYPICAL LOAD CIRCUIT







#### VIH RAS $V_{IL}$ tw(RH) - tRLCL tCHRL -<sup>t</sup>RLCH tw(CL) VIН CAS tsu(RA) th(RLCA) th(RA) th(CLCA) VIH DON'T CARE ROW VIL t<sub>su</sub>(WCL tsu(WCH) II t<sub>su</sub>(WRH) th(RLW) th(CLW) $V_{IH}$ DON'T CARE DON'T CARE $\overline{\mathbf{w}}$ ٧<sub>IL</sub> 1 1 - th(CLD) th(RLD) VιΗ DON'T CARE DQ VALID INPUT $v_{\text{IL}}$ t<sub>su(D)</sub> $v_{lH}$ G DON'T CARE $V_{IL}$

early write cycle timing





# read-write/read-modify-write cycle timing






SMJ4464 65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

page-mode read cycle timing





A read cycle or read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated

page-mode

read-modify-write

cycle


timing

tw(RL) RAS VIL tc(PM) tCLRH tw(CL) tw(CL) tCHRLth(RLCH) VIH CAS tw(CH) -th(CLCA) tsu(CA) tsu(CA) VIH VIL tsu(WCH) th(CLW) **tCLWL**  $v_{\text{IH}}$ XDÔN T CÂRÊ DON'T CARE DON'T CARE w VIL -th(WLD) th(WLD) t<sub>su(D)</sub> tsu(D) ta(C) <del>|</del>◀ VIH/VOH DON'T CARE VALID DON'T CARE VALID VALID 4 (DÔN'T CARE) DΩ VIL/VOL ·tGHD -tGHD VIH G VIL


NOTE 6: A read cycle or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

# SMJ4464 65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

### RAS-only refresh cycle timing



# CAS-before-RAS refresh cycle timing



### SMJ44C256 262,144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

FEBRUARY 1988

•	262,144	×	4	Organization
---	---------	---	---	--------------

- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR
	ta(R)	ta(C)	ta(CA)	WRITE
	(tRAC)	(tCAC)	(tCAA)	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
SMJ44C256-12	120 ns	35 ns	60 ns	230 ns
SMJ44C256-15	150 ns	45 ns	75 ns	270 ns

- SMJ44C256 Enhanced Page Mode Operation
- CAS-Before-RAS Refresh
- Long Refresh Period . . . 512-Cycle Refresh in 8 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs and Clocks Are TTL Compatible
- High-Reliability Ceramic 20-Pin 300-Mil-Wide DIP or 20/26-Lead Ceramic Surface Mount (CSOJ) Package
- -55°C to 125°C Operating Temperature Range
- Standard and Class B Processing
  - -SM44C256 . . . Standard
  - -SMJ44C256 . . . Class B

#### description

The SMJ44C256 is a high-speed, 1,048,576-bit dynamic random-access memory organized as 262,144 words of four bits each. It employs state-of-the-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

	ACKAGE P VIEW)
DQ1	17 CAS 16 G 15 A8 14 A7 13 A6 12 A5
	ACKAGE <sup>†</sup> P VIEW)
DQ1 [	25 DQ4
A0 [] 9 A1 [] 10 A2 [] 11 A3 [] 12 VCC [] 13	16 A6 15 A5

<sup>&</sup>lt;sup>†</sup>The packages shown here are for pinout reference only. The HJ package is actually 75% of the length of the JD package.

PIN NOMENCLATURE				
A0-A8	Address Inputs			
CAS	Column-Address Strobe			
DQ1-DQ4	Data In/Data Out			
G	Data-Output Enable			
RAS	Row-Address Strobe			
TF	Test Function			
$\overline{w}$	Write Enable			
Vcc	5-V Supply			
VSS	Ground			

#### operation

#### enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold, and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the CAS page cycle time used. With minimum CAS page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

EPIC is a trademark of Texas Instruments Incorporated.



### SMJ4C1024 1.048.576-BIT DYNAMIC RANDOM-ACCESS MEMORY

FEBRUARY 1988

- 1,048,576 × 1 Organization
- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR
	ta(R)	ta(C)	ta(CA)	WRITE
	(tRAC)	(tCAC)	(tCAA)	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
SMJ4C1024-12	120 ns	35 ns	60 ns	230 ns
SMJ4C1024-15	150 ns	45 ns	75 ns	270 ns

- SMJ4C1024 Enhanced Page Mode Operation
- CAS-Before-RAS Refresh
- Long Refresh Period . . . 512-Cycle Refresh in 8 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs and Clocks Are TTL Compatible
- High-Reliability Ceramic 18-Pin 300-Mil-Wide DIP or 20/26 Ceramic Surface Mount (CSOJ) Package
- −55 °C to 125 °C Operating Temperature Range
- Standard and Class B Processing
  - -SM4C1024 . . . Standard
  - -SMJ4C1024 . . . Class B

### description

The SMJ4C1024 is a high-speed, 1,048,576-bit dynamic random-access memory organized as 1,048,576 words of one bit each. It employs state-of-the-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

#### operation

#### enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the  $\overline{\sf CAS}$  page cycle time used. With minimum  $\overline{\sf CAS}$  page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

EPIC is a trademark of Texas Instruments Incorporated.

(	(TOP VIEW)				
ьЦ	1	U18] VSS			
$\overline{\mathbb{W}}$	2	17 🗖 Q			
RAS [	3	16 🗖 CAS			
ис□	4	15 🗌 A9			
A0 🗌	5	14 🗍 A8			
A1 🗌	6	13 🗖 A7			
A2 🗌	7	12 🗖 A6			
A3 🗌	8	11 🗖 A5			
Vcc □	9	10 🗀 A4			

JD PACKAGE \_\_\_\_

HJ PACKAGE <sup>†</sup> (TOP VIEW)						
D 1º	26 VSS					
W 2	25 Q					
RAS 3	24 CAS					
NC 4	23 NC					
NC 5	22 A9					
A0  9	18 A8					
A1  10	17 A7					
A2  11	16 A6					
A3  12	15 A5					
VCC  13	14 A4					

<sup>&</sup>lt;sup>†</sup>The packages shown here are for pinout reference only. The HJ package is actually 75% of the length of the JD package.

PIN NOMENCLATURE						
A0-A9	A0-A9 Address Inputs					
CAS	Column-Address Strobe					
D	Data In					
NC	No Connection					
a	Data Out					
RAS	Row-Address Strobe					
TF	Test Function					
W	Write Enable					
Vcc	5-V Supply					
V <sub>SS</sub> _	Ground					

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# SMJ27C128 131,072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

AUGUST 1986-REVISED JULY 1987

• Organization 16K × 8	J PACKAGE
Single 5-V Power Supply	(TOP VIEW)
<ul> <li>Pin Compatible with Existing 64K and 128K EPROMs</li> </ul>	Vpp
All Inputs/Outputs Fully TTL Compatible	A6 4 25 A8
<ul> <li>Max Access/Min Cycle Time</li> <li>SMJ27C128-20 200 ns</li> <li>SMJ27C128-25 250 ns</li> <li>SMJ27C128-30 300 ns</li> </ul>	A5 5 24 A9 A4 6 23 A11 A3 7 22 G A2 8 21 A10 A1 9 20 E
HVCMOS Technology	A0 10 19 08
3-State Output Buffers	Q1
400 mV Guaranteed DC Noise Immunity with Standard TTI Loads	Q3 13 16 Q5 GND 14 15 Q4

•	Low Power Dissipation (VCC = 5.5 V)  - Active 220 mW Worst Case  - Standby 1.7 mW Worst Case (CMOS-Input Levels)
	Temperature Range

Temperature Range . . .-55°C to 125°C

#### description

The SMJ27C128 series are 131,072-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface

PIN NOMENCLATURE A0-A13 Address Inputs ᇀ Chip Enable/Power Down G Output Enable GND Ground PGM Program Ω1-Ω8 Outputs Vcc 5-V Power Supply  $V_{PP}$ 12.5-V Power Supply

with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 54 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The SMJ27C128 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-in-line ceramic package (J suffix) rated for operation from -55°C to 125°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed individually, in blocks, or at random.

#### operation

There are seven modes of operation for the SMJ27C128 listed on the following page. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V) and 12 V on A9 for signature mode.

FUNCTION				MODE				
FUNCTION (PINS)	Read	Output Disable	Standby	Programming	Verify	Program Inhibit	1	ature ode
Ē (20)	VIL	V <sub>I</sub> L	VIH	VIL	V <sub>IH</sub>	VIH	\ \	'IL
Ğ (22)	VIL	V <sub>IH</sub>	X <sup>†</sup>	VIH	VIL	ViH	\	'IL
PGM (27)	VIH	· V <sub>IH</sub>	х	VIL	VIH	Х	V	'IH
V <sub>PP</sub> (1)	Vcc	vcc	Vcc	V <sub>PP</sub>	V <sub>PP</sub>	Vpp	V	СС
V <sub>CC</sub> (28)	. Vcc	Vcc	Vcc	Vcc	vcc	Vcc	v	СС
A9 (24)	×	×	×	x	×	×	VH <sup>‡</sup>	VH‡
A0 (10)	×	х	×	×	×	×	VIL	ViH
Q1-Q8							CC	DDE
(11-13,	DOUT	HI-Z	HI-Z	D <sub>IN</sub>	DOUT	HI-Z	MFG	DEVICE
15-19)							97	04

<sup>&</sup>lt;sup>†</sup>X can be V<sub>IL</sub> or V<sub>IH</sub>.

#### read/output disable

When the outputs of two or more SMJ27C128's are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the SMJ27C128, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8.

#### power down

Active ICC current can be reduced from 40 mA to 500 µA (TTL-level inputs) or 300 µA (CMOS-level inputs) by applying a high TTL signal to the E pin. In this mode all outputs are in the high-impedance state.

#### erasure

Before programming, the SMJ27C128 is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. A typical 12 milliwat per square centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the SMJ27C128, the window should be covered with an opaque label.

#### fast programming

After erasure (all bits in logic '1' state), logic '0's are programmed into the desired locations. A programmed '0' can only be erased by ultraviolet light. Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable, PGM is pulsed. The programming mode is achieved when Vpp = 12.5 V,  $V_{CC} = 6.0 \text{ V}, \overline{G} = V_{IH}, \overline{PGM} = V_{IL}, \text{ and } \overline{E} = V_{IL}.$  More than one SMJ27C128 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified.



 $<sup>^{\</sup>ddagger}V_{H} = 12 \text{ V } \pm 0.5 \text{ V}.$ 

# 131.072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at VCC = 6.0 V and Vpp = 12.5 V. When the full fast programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V}$  (see Figure 1).

#### program inhibit

Programming may be inhibited by maintaining a high level input on the Epin or PGM pin.

#### program verify

Programmed bits may be verified with Vpp = 12.5 V when  $\overline{G} = V_{II}$ ,  $\overline{E} = V_{II}$ , and  $\overline{PGM} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to 12 V ± 0.5 V. Two identifier bytes are accessed by A0 (pin 10) i.e., A0 =  $V_{IL}$  - manufacturer; A0 =  $V_{IH}$  - device. All other addresses must be held at  $V_{IL}$ . Each byte possesses odd parity on bit Q8. The manufacturer code for this device is 97, and the device code is 04.





FIGURE 1. FAST PROGRAMMING FLOWCHART



# logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating temperature range (unless otherwise noted)†

Supply voltage range, VCC (see Note 1)	to 7 V
Supply voltage range, Vpp (see Note 1)	o 14 V
Input voltage range (see Note 1): All inputs except A9	6.5 V
A90.6 V to	13.5 V
Output voltage range (see Note 1)	2+1 V
Minimum operating free-air temperature	- 55°C
Operating case temperature	125°C
Storage temperature range	150°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.



<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings," may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# SMJ27C128 131,072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

# recommended operating conditions

			SMJ	SMJ27C128-20 SMJ27C128-25 SMJ27C128-30		UNIT
			MIN	NOM	MAX	
Vcc	Supply voltage (see Note 2	1	4.5	5	5.5	V
VPP	Supply voltage (see Note 3	)		Vcc		V
.,	High total in a color	TTL	2		V <sub>CC</sub> +1	V
$v_{IH}$	High-level input voltage	CMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> +0.2	V
.,		TTL	-0.5	-	0.8	V
VIL	Low-level input voltage	CMOS	GND - 0.2		GND + 0.2	V
TA	Operating free-air temperate	ıre	- 55			°C
TC	Operating case temperature				125	°C

- NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when VPP or VCC is applied.
  - 3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp. During programming, Vpp must be maintained at 12.5 V (±0.5V).

# electrical characteristics over full ranges of recommended operating conditions

	PARAMETE	R	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output volt	age	I <sub>OH</sub> = -400 μA	2.4			V
Vol	Low-level output volta	age	I <sub>OL</sub> = 2.1 mA			0.4	V
l <sub>l</sub>	Input current (leakage	)	V <sub>I</sub> = 0 V to 5.5 V			± 10	μΑ
lo lo	Output current (leaka	ge)	V <sub>O</sub> = 0 V to V <sub>CC</sub>			± 10	μΑ
IPP1	Vpp supply current		V <sub>PP</sub> = V <sub>CC</sub> = 5.5 V			100	μΑ
IPP2	Vpp supply current <sup>‡</sup> (during program pulse	e)	V <sub>PP</sub> = 13 V		30	50	mA
	V <sub>CC</sub> supply current	TTL-input level	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{IH}$			500	μΑ
CC1	(standby)	CMOS-input level	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{CC}$			300	μΑ
I <sub>CC2</sub>	VCC supply current (a	active)	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{IL},$ $t_{cycle} = minimum cycle time,$ outputs open		10	25	mA

<sup>&</sup>lt;sup>†</sup>Typical values are at  $T_A = 25$  °C and nominal voltages.

<sup>&</sup>lt;sup>‡</sup>This parameter has been characterized at 25 °C and is not tested.

# capacitance, $T_C = 25$ °C, f = 1 MHz<sup>†</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz		6	10	pF
Co	Output capacitance	$V_O = 0 V, f = 1 MHz$		8	14	pF

<sup>&</sup>lt;sup>†</sup>Capacitance measurements are made on sample basis only.

# switching characteristics over full ranges of recommended operating conditions (see Note 4)

	PARAMETER	TEST CONDITIONS	′27C128-20		'27C1	28-25	'27C128-30		UNIT	
	PANAIVIETEN	(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	MIN	MAX	5,411	
· ta(A)	Access time from address			200		250		300	ns	
t <sub>a(E)</sub>	Access time from chip enable	7		200		250		300	ns	
t <sub>en</sub> (G)	Output enable time from $\overline{G}$			75		100		120	ns	
t <sub>dis</sub>	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $^{\dagger}$	See Figure 2.	0	60	0	60	0	105	ns	
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $^{\dagger}$ .		0	_	0		0		ns	

NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and Vpp = 12.5 V  $\pm$ 0.5 V during programming.  $t_f \le 20$  ns and  $t_f \le 20$  ns.

# recommended timing requirements for programming, $T_A = 25$ °C, $V_{CC} = 6$ V, $V_{PP} = 12.5$ V (see Note 4)

		MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	0.95	1	1.05	ms
tw(FPGM)	Final pulse duration	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time	2			μS
t <sub>su(G)</sub>	G setup time	2			μS
t <sub>dis(G)</sub>	Output disable time from $\overline{G}$	0		130	ns
t <sub>en(G)</sub>	Output enable time from G			150	ns
t <sub>su(D)</sub>	Data setup time	2			μS
t <sub>su(VPP)</sub>	Vpp setup time	2			μS
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time	2			μS
th(A)	Address hold time	0			μS
<sup>t</sup> h(D)	Data hold time	2			μS

NOTES: 4. For all switching characteristics and timing measurements input pulse levels are 0.40 V to 2.4 V and  $V_{PP} = 12.5 \text{ V} \pm 0.5 \text{ V}$  during programming.

5. Common test conditions apply for tdis(G) except during programming.

 $<sup>^{\</sup>ddagger}$ Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.

<sup>5.</sup> Common test conditions apply for tdis(G) except during programming.

<sup>&</sup>lt;sup>†</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

# PARAMETER MEASUREMENT INFORMATION






FIGURE 2. OUTPUT LOAD CIRCUIT

# read cycle timing







# 262.144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

MAY 1986-REVISED JULY 1987

•	Organization $32K \times 8$		J PACKAGE
•	Single 5-V Power Supply		(TOP VIEW)
•	Pin Compatible with Existing 128K and 256K EPROMs		1 U28 V <sub>CC</sub> 2 27 A14 3 26 A13
•	All Inputs/Outputs Fully TTL Compatible		4 25 A8
	Max Access/Min Cycle Time SMJ27C256-20 200 ns SMJ27C256-25 250 ns SMJ27C256-30 300 ns	A4 A3 A2	□5 24 □ A9 □6 23 □ A11 □7 22 □ □ □ □ ■ 21 □ A10 □9 20 □ Ē
•	HVCMOS Technology		10 19 08
•	3-State Output Buffers		11 18 07
•	400 mV Guaranteed DC Noise Immunity with Standard TTL Loads	Q3	[
•	Low Power Dissipation (V <sub>CC</sub> = 5.5 V)  - Active 220 mW Worst Case  - Standby 1.7 mW Worst Case  (CMOS-Input Levels)	A0-A14	N NOMENCLATURE  Address Inputs
•	Temperature Range -55°C to 125°C	G GND	Chip Enable/Power Down Output Enable Ground
•	MIL-STD-883C Class B High-Reliability Processing	Q1-Q8 VCC V <sub>PP</sub>	Outputs 5-V Power Supply 12.5-V Power Supply

#### description

The SMJ27C256 series are 262,144-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 54 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The SMJ27C256 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-inline ceramic package (J suffix) rated for operation from -55°C to 125°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

#### operation

There are seven modes of operation for the SMJ27C256 listed on the following page. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V) and 12 V on A9 for signature mode.

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

Copyright

PRODUCTION DATA documents contain information

FUNCTION				MODE				
(PINS)	 Read	Output Disable	Standby	Programming	Verify	Program Inhibit	_	ature ode
Ē (20)	 VIL	V <sub>IL</sub>	VIH	VIL	V <sub>IH</sub>	V <sub>IH</sub>	VIL	
	V <sub>IL</sub>	V <sub>IH</sub>	x <sup>†</sup>	VIH	V <sub>IL</sub>	ViH	\	'IL
V <sub>PP</sub> (1)	, V <sub>CC</sub>	Vcc	Vcc	V <sub>P</sub> P	V <sub>PP</sub>	V <sub>PP</sub>	V	сс
V <sub>CC</sub> (28)	Vсс	vcc vcc	Vcc	Vcc	Vcc	Vcc	V	СС
A9 (24)	×	×	×	х	<b>x</b>	×	VH <sup>‡</sup>	VH <sup>‡</sup>
A0 (10)	×	×	×	· x	x	×	VIL	V <sub>1H</sub>
Q1-Q8							CC	DE
(11-13,	DOUT	HI-Z	HI-Z	DIN	DOUT	HI-Z	MFG	DEVICE
15-19)	 1000				i i	1	97	04

 $<sup>^{\</sup>dagger}$ X can be V<sub>IL</sub> or V<sub>IH</sub>.  $^{\ddagger}$ V<sub>H</sub> = 12 V ± 0.5 V.

#### read/output disable

When the outputs of two or more SMJ27C256's are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the SMJ27C256, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8.

#### power down

Active ICC current can be reduced from 40 mA to 500  $\mu$ A (TTL-level inputs) or 300  $\mu$ A (CMOS-level inputs) by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure

Before programming, the SMJ27C256 is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. A typical 12 milliwat per square centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the SMJ27C256, the window should be covered with an opaque label.

#### fast programming

After erasure (all bits in logic '1' state), logic '0's are programmed into the desired locations. A programmed '0' can only be erased by ultraviolet light. Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overline{E}$  is pulsed. The programming mode is achieved when Vpp = 12.5 V, V<sub>CC</sub> = 6.0 V,  $\overline{G}$  = V<sub>IH</sub>, and  $\overline{E}$  = V<sub>IL</sub>. More than one SMJ27C256 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional



1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at VCC = 6.0 V and VPP = 12.5 V. When the full fast programming routine is complete, all bits are verified with VCC = VPP = 5 V (see Figure 1).

#### program inhibit

Programming may be inhibited by maintaining a high level input on the E pin.

#### program verify

Programmed bits may be verified with  $V_{PP} = 12.5 \text{ V}$  when  $\overline{G} = V_{II}$ , and  $\overline{E} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0 (pin 10) i.e., A0 =  $V_{IL}$  - manufacturer; A0 =  $V_{IH}$  - device. All other addresses must be held at  $V_{IL}$ . Each byte possesses odd parity on bit Q8. The manufacturer code for this device is 97, and the device code is 04.





FIGURE 1. FAST PROGRAMMING FLOWCHART



logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating temperature range (unless otherwise noted)

Supply voltage range, VCC (see Note 1)	-0.6  V to  7  V
Supply voltage range, Vpp (see Note 1)	-0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9	-0.6 V to $6.5$ V
A9	-0.6 V to 13.5 V
Output voltage range (see Note 1)0.	.6 V to V <sub>CC</sub> + 1 V
Minimum operating free-air temperature	– 55°C
Maximum operating case temperature	125 °C
Storage temperature range	-65°C to 150°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# SMJ27C256 262,144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

# recommended operating conditions

			SMJ	SMJ27C256-20 SMJ27C256-25 SMJ27C256-30		UNIT
			MIN	NOM N	MAX	
Vcc	Supply voltage (see Note 2		4.5	5	5.5	V
V <sub>PP</sub>	Supply voltage (see Note 3			Vcc		V
	High lavel in the college	TTL	2	VC	CC + 1	V
$V_{IH}$	High-level input voltage	CMOS	V <sub>CC</sub> - 0.2	Vcc	M MAX 5 5.5	V
17.	I am lamatian a malana	TTL	- 0.5		0.8	V
$V_{IL}$	Low-level input voltage	CMOS	GND - 0.2	GND	+0.2	V
TA	Operating free-air temperat	ire	- 55			°C
TC	Operating case temperature				125	°C.

- NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.
  - Vpp can be connected to V<sub>CC</sub> directly (except in the program mode). V<sub>CC</sub> supply current in this case would be I<sub>CC</sub> + I<sub>pp</sub>.
     During programming, V<sub>pp</sub> must be maintained at 12.5 V (±0.5V).

#### electrical characteristics over full ranges of recommended operating conditions

	PARAMETER	₹	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output volt	age	I <sub>OH</sub> = -400 μA	2.4			V
VOL	Low-level output volta	age	I <sub>OL</sub> = 2.1 mA			0.4	V
l <sub>l</sub>	Input current (leakage	)	V <sub>I</sub> = 0 V to 5.5 V			± 10	μΑ
10	Output current (leakage	ge)	$V_O = 0 V \text{ to } V_{CC}$			± 10	μΑ
IPP1	Vpp supply current		V <sub>PP</sub> = V <sub>CC</sub> = 5.5 V			100	μΑ
I <sub>PP2</sub>	Vpp supply current <sup>‡</sup> (during program pulse	) .	Vpp = 13 V		35	50	mA
1	V <sub>CC</sub> supply current	TTL-input level	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{IH}$			500	μΑ
lCC1	(standby)	CMOS-input level	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{CC}$			300	μΑ
<sup>I</sup> CC2	VCC supply current (a	active)	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{IL},$ $t_{cycle} = minimum cycle time,$ outputs open		10	25	mA

<sup>&</sup>lt;sup>†</sup>Typical values are at  $T_A = 25$  °C and nominal voltages.

<sup>&</sup>lt;sup>‡</sup>This parameter has been characterized at 25 °C and is not tested.

# capacitance, TC = 25°C, f = 1 MHz<sup>†</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
Ci	Input capacitance	$V_1 = 0 V, f = 1 MHz$		6	9	pF
Со	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz		8	12	pF

<sup>&</sup>lt;sup>†</sup>Capacitance measurements are made on sample basis only.

#### switching characteristics over full ranges of recommended operating conditions (see Note 4)

	PARAMETER	TEST CONDITIONS	'27C256-20		′27C2	56-25	′27C256-30		UNIT	
	FARAINCIEN	(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	MIN	MAX	0	
ta(A)	Access time from address			200		250		300	ns	
ta(E)	Access time from chip enable	]		200		250		300	ns	
t <sub>en(G)</sub>	Output enable time from $\overline{G}$	C <sub>L</sub> = 100 pF,		75		100		120	ns	
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $^{\dagger}$	1 Series 54 TTL Load, Input t <sub>r</sub> ≤20 ns,	0	60	0	60	0	105	ns	
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $^{\dagger}$	Input t <sub>f</sub> ≤20 ns	0		0		0		ns	

NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and Vpp = 12.5 V ± 0.5 V during programming.

## recommended timing requirements for programming, TA = 25 °C, VCC = 6 V, VPP = 12.5 V (see Note 4)

		MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	0.95	1	1.05	ms
tw(FPGM)	Final pulse duration	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time	2			μS
t <sub>su(G)</sub>	G setup time	2			μS
tdis(G)	Output disable time from G	0		130	ns
t <sub>en(G)</sub>	Output enable time from G			150	ns
t <sub>su(D)</sub>	Data setup time	2			μS
t <sub>su(VPP)</sub>	Vpp setup time	2			μS
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time	2			μS
th(A)	Address hold time	0			μS
<sup>t</sup> h(D)	Data hold time	2			μS

NOTES: 4. For all switching characteristics and timing measurements input pulse levels are 0.40 V to 2.4 V and Vpp = 12.5 V ± 0.5 V during programming.

5. Common test conditions apply for tdis(G) except during programming.



<sup>&</sup>lt;sup>‡</sup>Typical values are at T<sub>C</sub> = 25 °C and nominal voltages.

<sup>5.</sup> Common test conditions apply for tdis(G) except during programming.

<sup>&</sup>lt;sup>†</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

# PARAMETER MEASUREMENT INFORMATION






FIGURE 2. OUTPUT LOAD CIRCUIT

# read cycle timing







# SMJ27C512 524,288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SEPTEMBER 1987 - REVISED DECEMBER 1987

•	Organization 64K × 8	J PACKAGE
•	Single 5-V Power Supply	(TOP VIEW)
•	Pin Compatible with Existing 512K EPROMs	A15 1 U28 VCC A12 2 27 A14
•	All Inputs/Outputs Fully TTL Compatible	A7 3 26 A13
•	Max Access/Min Cycle Time '27C512-20 200 ns '27C512-25 250 ns '27C512-30 300 ns	A6 4 25 A8 A5 5 24 A9 A4 6 23 A11 A3 7 22 6/Vpp
•	HVCMOS Technology	A2
•	3-State Output Buffers	A0 10 19 Q8 Q1 11 18 Q7
0	Latchup Immunity of 250 mA on all Input and Output Pins	Q2 12 17 Q6 Q3 13 16 Q5

400 mV Guaranteed DC Noise Immunity

with Standard TTL Loads

- SMJ27C512 . . . Class B

Low Power Dissipation (VCC = 5.5 V)  Active 263 mW (MAX)	PIN NOMENCLATURE				
<ul><li>Standby 1.8 mW (MAX)</li><li>(CMOS Input Levels)</li></ul>	A0-A15	Address Inputs			
-55°C to 125°C Operating Temperature Range	GND Q1-Q8	Chip Enable/Power Down Ground Outputs			
Standard and Class B Processing  — SM27C512 Standard	VCC G/V <sub>PP</sub>	5-V Power Supply 12.5-V Power Supply/			

# description

The SMJ27C512 series is a 524,288-bit, ultraviolet-light erasable, electrically programmable read-only memory. This device is fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 54 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The SMJ27C512 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-in-line ceramic package (J suffix) rated for operation from  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ .

Since this EPROM operates from a single 5-V supply (in the read mode), it is are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

#### operation

There are seven modes of operation for the SMJ27C512 listed on the following page. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V) and 12 V on A9 for signature mode.

Output Enable

FUNCTION				MODE				
(PINS)	Read	Output Disable	Standby	Programming	Verify	Program Inhibit	1	ature ode
Ē (20)	VIL	VIL	VIH	VIL	ViL	VIH	v	IL.
G/V <sub>PP</sub> (22)	VIL	VIH	χ <sup>†</sup>	V <sub>PP</sub>	V <sub>IL</sub>	V <sub>PP</sub>	V	'IL
VCC (28)	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	V	СС
A9 (24)	х	×	х	х	х	х	VH <sup>‡</sup>	VH <sup>‡</sup>
A0 (10)	х	x	х	x	х	×	VIL	VIH
Q1-Q8							CC	DE
(11-13,	DOUT	HI-Z	HI-Z	DIN	DOUT	HI-Z	MFG	DEVI
15-19)		-		1			97	85

<sup>&</sup>lt;sup>†</sup>X Can be V<sub>IL</sub> or V<sub>IH</sub>.  $^{\ddagger}V_{H} = 12 \ V \ \pm \ 0.5 \ V.$ 

#### read/output disable

When the outputs of two or more SMJ27C512s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the SMJ27C512, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}/Vpp$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8.

#### power down

Active ICC current can be reduced from 50 mA to 500 µA (TTL-level inputs) or 350 µA (CMOS-level inputs) by applying a high logic signal to the E pin. In this mode all outputs are in the high-impedance state.

#### erasure

Before programming, the SMJ27C512 is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is 15 watt-seconds-per-square-centimeter. A typical 12 milliwatt-per-squarecentimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the SMJ27C512, the window should be covered with an opaque label.

#### fast programming

After erasure (all bits in logic 1 state), logic 0s are programmed into the desired locations. A programmed 0 can be erased only by ultraviolet light. Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overline{E}$  is pulsed. The programming mode is achieved when  $\overline{G}/Vpp=12.5\,V$ ,  $VCC=6.0\,V$ , and E = V<sub>II</sub>. More than one SMJ27C512 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at VCC = 6.0 V. When the full Fast programming routine is complete, all bits are verified with  $V_{CC} = 5 \text{ V}$  (see Figure 1).



# SMJ27C512 524.288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

#### program inhibit

Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  pin.

#### program verify

Programmed bits may be verified with  $\overline{G}/V_{PP}$  and  $\overline{E} = V_{II}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0 (pin 10); i.e., A0 = V<sub>IL</sub> accesses the manufacturer code; A0 = V<sub>IH</sub> accesses the device code. All other addresses must be held at V<sub>IL</sub>. Each byte possesses odd parity on bit Q8. The manufacturer code for this device is 97, and the device code is 85.

#### latchup immunity

Latchup immunity on the SMJ27C512 is minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001; "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family," available through TI Field Sales Offices.





FIGURE 1. FAST PROGRAMMING FLOWCHART

# SMJ27C512 524.288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

# logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC (see Note 1)	-0.6 V to 7 V
Supply voltage range, Vpp (see Note 1)	-0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9	-0.6 to 6.5 V
A90	.6 V to 13.5 V
Output voltage range (see Note 1)	to V <sub>CC</sub> + 1 V
Minimum operating free-air temperature	55°C
Maximum operating case temperature	125°C
Storage temperature range	35°C to 150°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 524,288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

#### recommended operating conditions

			SM/SN	SM/SMJ27C512-25 SM/SMJ27C512-30 SM/SMJ27C512-45		UNIT
			MIN	NOM	MAX	
Vcc	Supply voltage (see Not	e 2)	4.5	5	5.5	V
Vpp	Supply voltage (see Not	e 3)		Vcc		V
VIH	High-level input voltage	TTL	2		V <sub>CC</sub> + 1	٧
"	riigirievei iliput voltage	CMOS	V <sub>CC</sub> - 0.2	,	V <sub>CC</sub> + 0.2	٧
VII	Low-level input voltage	TTL	-0.5		0.8	V
"	Low-level input voltage	CMOS	GND - 0.2	(	GND + 0.2	٧
TA	Operating free-air tempe	rature	- 55			°C
TC	Operating case temperat	ure			125	°C

- NOTES: 2. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied.
  - 3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp. During programming, Vpp must be maintained at 12.5 V ( $\pm$ 0.5 V).

# electrical characteristics over full ranges of recommended operating conditions

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage		I <sub>OH</sub> = -400 μA	2.4			V
VOL	Low-level output voltage		I <sub>OL</sub> = 2.1 mA			0.4	V
Ŋ	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V			± 10	μΑ
lo	Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>CC</sub>			± 10	μΑ
lpp	Vpp supply current (during	program pulse)	$\overline{G}/V_{PP} = 13 V$		35	70	mA
loos	V <sub>CC</sub> supply current	TTL-input level	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{IH}$			500	μΑ
CC1	(standby)	CMOS-input level	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{CC}$		-	350	μΑ
lCC2	V <sub>CC</sub> supply current (active	)	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{ L},$ $t_{cycle} = \text{minimum cycle time},$ outputs open		35	50	mA

<sup>&</sup>lt;sup>†</sup>Typical values are at  $T_A = 25$  °C and nominal voltages.



# SMJ27C512 524,288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

#### capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

	PARAMETER	TEST CONDITIONS	MIN	TYP	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz		6	pF
Co	Output capacitance	$V_0 = 0 \dot{V}, f = 1 MHz$		8	pF
C <sub>G/VPP</sub>	G/Vpp input capacitance	$\overline{G}/V_{PP} = 0 \text{ V, f} = 1 \text{ MHz}$		20	pF

 $<sup>^{\</sup>dagger}$ Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.

	DADAMETED	TEST CONDITIONS	'27C512-20		'27C512-25		'27C512-30		UNIT
-	PARAMETER	(SEE NOTE 4)	MIN	IIN MAX MIN MAX		MIN MAX		ONII	
t <sub>a(A)</sub>	Access time from address			200		250		300	ns
t <sub>a(E)</sub>	Access time from chip enable			200		250		300	ns
ten(G)	Output enable time from G			75		100		120	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first <sup>‡</sup>	See Figure 2	0	60	0	60	0	105	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first <sup>‡</sup>		0		0		0		ns

<sup>&</sup>lt;sup>‡</sup>Value calculated from 0.5 V delta to measured output level.

NOTE 4: For all switching characteristics and timing measurements input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference page 8, AC testing waveforms).

# recommended timing requirements for programming, $T_A = 25 \,^{\circ}\text{C}$ , $V_{CC} = 6 \,^{\circ}\text{V}$ , $V_{PP} = 12.5 \,^{\circ}\text{V}$ (see Note 4)

		MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	0.95	1	1.05	ms
tw(FPGM)	Final pulse duration	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time	2			μs
t <sub>dis</sub> (G)	Output disable time from G	0		130	ns
<sup>t</sup> EHD	Data valid from E low			1	μs
t <sub>su(D)</sub>	Data setup time	2			μs
t <sub>su(VPP)</sub>	Vpp setup time	. 2			μS
t <sub>su</sub> (VCC)	V <sub>CC</sub> setup time	2			μs
th(A)	Address hold time	0			μs
<sup>t</sup> h(D)	Data hold time	2			μs
tr(PG)G	Vpp rise time	50			ns
th(VPP)	Vpp hold time	2			μS
trec(PG)	Vpp recovery time	2			μS

NOTE 4: For all switching characteristics and timing measurements input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference below).

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 2. OUTPUT LOAD CIRCUIT





# AC testing input/output wave forms


A.C. testing inputs are driven at  $2.4\ V$  for logic 1 and  $0.4\ V$  for logic 0. Timing measurements are made at  $2.0\ V$  for logic 1 and  $0.8\ V$  for logic 0.




# SMJ27C512 524,288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY











#### TYPICAL SMJ27C512 CHARACTERISTICS














# SMJ27C010 1.048.576-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

MARCH 1988-REVISED JULY 1988

- Organization . . . 128K × 8
- Single 5-V Power Supply
- Industry Standard 32-Pin Dual-In-line Package
- All Inputs/Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time

VCC± 10%

SMJ27C010-25 250 ns SMJ27C010-30 300 ns

- 8-Bit Output For Use in Microprocessor-**Based Systems**
- 32-Bit Programming (Four Bytes) and Standard 8-Bit Programming
- Power Saving CMOS Technology
- 3-State Output Buffers
- Uses TI's Innovative ACE (Advanced Contactless EPROM) Technology for Noise Immunity and Improved Reliability
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- No Pull-Up Resistors Required
- Low Power Dissipation ( $V_{CC} = 5.5 \text{ V}$ ) -Active . . . 220 mW Worst Case -Standby . . . 1.5 mW Worst Case (CMOS-Input Levels)
- Operating Free-Air Temperature -55°C to 125°C

		CKAGE P VIEW)	
Vpp	<u> </u>	U <sub>32</sub>	□vcc
A16	$\exists_2$	31	HPGM
		-	==
A15	Д3	30	NC
A12	□4	29	□A14
A7	□5	28	A13
A6	<b>□</b> 6	27	
Α5	7	26	A9
A4	□8	25	□A11
А3	∏9	24	īīg
A2	<b>7</b> 10	23	ΠA10
A1	<b>1</b> 11	22	ΠĒ
AO	<b>1</b> 2	21	<u> </u>
Q1	13	20	<u> </u>
Q2	<u> </u>	19	<u>Π</u> α6
03	<b>7</b> 15	18	Πα5
GND	<u> </u>	17	<u></u> □ α4

PIN NOMENCLATURE					
A0-A16	A0-A16 Address Inputs				
Ē	Chip Enable				
Ğ	Output Enable				
GND	Ground				
NC	No Connection				
PGM	Program				
Q1-Q8	Outputs				
Vcc	5-V Supply				
V <sub>PP</sub>	12.5-V Power Supply <sup>†</sup>				

<sup>&</sup>lt;sup>†</sup>Only in program mode.

#### description

The SMJ27C010 series are 1,048,576-bit, ultraviolet-light erasable electrically programmable read-only memories. These devices are fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits. Each output can drive one Series 54 TTL circuit without external resistors. The data outputs are threestate for connecting multiple devices to a common bus. The SMJ27C010 is offered in a 600-mil dual-inline cerdip package (J suffix) rated for operation from -55°C to 125°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing PROM programmers can be used.



# SMJ27C210 1,048,576-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

**MARCH 1988** 

- Wide-Word Organization . . . 64K × 16
- Single 5-V Power Supply
- Operationally Compatible with Existing Megabit EPROMs
- 40-Pin Dual-In-line Package
- All Inputs and Outputs Fully TTL Compatible
- Static Operations (No Clocks, No Refresh)
- Max Access/Min Cycle Time
   Vcc± 10%

SMJ27C210-25 250 ns SMJ27C210-30 300 ns

- 16-Bit Output For Use in Microprocessor-Based Systems
- 32-Bit Programming (Two 16-Bit Words) and 16-Bit Programming
- 16 Seconds Typical Programming Time
- Power Saving CMOS Technology
- 3-State Output Buffers
- Uses TI's Innovative ACE (Advanced Contactless EPROM) Technology for Noise Immunity and Improved Reliability
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pull-Up Resistors Required
- Low Power Dissipation
  - -Active . . . 220 mW Worst Case
  - -Standby . . . 1.5 mW Worst Case (CMOS-Input Levels)
- Operating Free-Air Temperature 55 °C to 125 °C

	J	PAU	KAU	_	
	(1	OP '	VIEW	)	
V <sub>PP</sub>		1 2	J <sub>40</sub> 39	R	V <sub>CC</sub>
Q16		3	38	5	NC
Q15		4	37		A15
Q14		5	36		A14
Q13		6	35		A13
Q12		7	34		A12
Q11		8	33		A11
Q10		9	32		A10
<b>Q9</b>		10	31		Α9
GND†		11	30		GND
08		12	29		A8
<b>Q7</b>		13	28		Α7
<b>Q</b> 6		14	27		A6
Q5		15	26		Α5
Q4		16	25		A4
G3		17	24		АЗ
Q2		18	23		A2
<b>Q</b> 1		19	22		Α1
G		20	21		A0

LDACKAGE

PIN NOMENCLATURE						
A0-A15	Address Inputs					
Ē	Chip Enable					
G	Output Enable					
GND	Ground					
NC	No Connection					
PGM	Program					
Q1-Q16	Outputs					
Vcc	5-V Supply					
VPP	12.5-V Supply <sup>‡</sup>					

<sup>&</sup>lt;sup>†</sup>Pins 11 and 30 must be connected externally to ground.

#### description

The SMJ27C210 is a 1,048,576-bit, ultraviolet-light erasable, electrically programmable read-only memory. This device is fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The SMJ27C210 is offered in a 600-mil dual-in-line cerdip package (J suffix) rated for operation from  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ .

<sup>‡</sup>Only in program mode.

# SM61CD16, SMJ61CD16 16,384-WORD BY 1-BIT STATIC RAMS

APRIL 1987-REVISED NOVEMBER 1987

- 16,384 × 1 Organization
- Separate I/O
- Military Temperature Range . . . 55°C to 125°C (M Suffix)
- Fast Static Operation
- Battery Back-Up Operation . . . 2 Volt Data Retention
- Maximum Access Time from Address or Chip Enable

'61CD16-25 . . . 25 ns '61CD16-35 . . . 35 ns '61CD16-45 . . . 45 ns

- Single 5-V Supply (10% Tolerance)
- JEDEC Standardized Pinout
- Complementary Silicon Gate MOS Technology with a 6-Transistor Memory Cell
- TTL Compatible Inputs and Outputs
- Automatic Powerdown When Deselected
  - 125 μA MAX Standby Current at CMOS Levels
- Low Power Dissipation (VCC = 5.5 V)
  - Active . . . 660 mW MAX
  - Standby . . . 110 mW MAX (TTL Inputs)
  - Standby . . . 0.68 mW MAX (CMOS Inputs)
- Standard and Class B Processing
  - SM Prefix . . . Standard Processing
  - SMJ Prefix . . . Class B Processing
- Three State Output
- Packaging Options:
  - 20-Pin Ceramic 300-mil DIP
  - 20-Pad Leadless Ceramic Chip Carrier


## description

The '61CD16 is a separate I/O, 16,384-bit static random-access memory organized as 16,384 words by 1 bit. This memory is fabricated using complementary MOS technology utilizing a full

CMOS (six transistor cell) memory array. The six transistor cell provides for inherently lower soft error rates, improved stability across the operating temperature range, and extremely low standby power compared to the four transistor/two poly load cell making it ideal for military applications.


The '61CD16's static design and control signals ( $\overline{E}$  and  $\overline{W}$ ) remove the need for refresh circuitry and simplify timing requirements. The chip-enable pin allows for easy memory expansion and automatic power-down. Access time from either address or chip enable is a maximum of 25, 35, or 45 ns, allowing speed upgrades for new and existing designs.

JD PACKAGE (TOP VIEW)							
A0 A1 A2 A3 A4 A5 A6 Q W	2 3 4 5 6 7 8 9	1 1 1 1 1 1	0 9 8 7 6 5 4 3 2			3 2 1	



FG PACKAGE (TOP VIEW)

PIN NOMENCLATURE							
A0-A13	Address Inputs						
D	Data Input						
Q	Data Output						
Ē	Chip Enable/Power Down						
GND	Ground						
vcc	5-V Supply						
₩	Write Enable						





8

# SM61CD16, SMJ61CD16 16,384-Word by 1-bit Static Rams

#### operation

#### addresses (A0-A13)

The 14 address inputs select one of the 16,384 -bit words in the RAM. The address inputs must be stable for the duration of a read or write cycle. The address inputs can be driven directly from standard Series 54/74 TTL with no external pull-up resistors.

#### chip enable/power down (E)

The chip enable/power down terminal, which can be driven directly by standard TTL circuits, affects the data-in and data-out terminals and the internal functioning of the chip itself. Whenever the chip enable/power down is low (enabled), the device is operational, input and output terminals are enabled, and data can be read or written. When the chip enable/power down terminal is high (disabled), the device is deselected and put into a reduced-power standby mode. Data is retained during standby.

#### write enable (W)

The read or write mode is selected through the write-enable terminal. A logic high selects the read mode; a logic low selects the write mode.  $\overline{W}$  or  $\overline{E}$  must be high when changing addresses to prevent inadvertently writing data into a memory location. The  $\overline{W}$  input can be driven directly from standard TTL circuits.


#### data in (D)

Data can be written into a selected device when the write-enable input is low. The input terminal can be driven directly from standard TTL circuits. Data on the input pin (D) is written into the memory location specified on the address pins (A0-A13).

#### data out (Q)

The three-state output buffer provides direct TTL compatability with a fanout of two Series 54 TTL gates, one Series 54S TTL gate, or eight Series 54LS TTL gates. The output terminal is in the high-impedance state when chip enable  $(\overline{E})$  is high or whevever a write operation is being performed. Data out is the same polarity as data in.

# logic symbol†



# $^{\dagger}\text{This}$ symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the JD package.


#### **FUNCTION TABLE**

INP	UTS	OUTPUTS	MODE	POWER
Ē	W	Q	WIODE	- FOWER
Н	Х	HI-Z	Standby	Standby
. L	н	Data Output	Read	Active
L	L	HI-Z	Write	Active

X = Don't Care.



# functional block diagram



# SM61CD16, SMJ61CD16 16,384-WORD BY 1-BIT STATIC RAMS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range (see Note 1)
Input voltage range (see Note 2)
Output voltage range in high-impedance state $\dots -0.5$ V to 7 V
Output current
Minimum operating free-air temperature
Maximum operating case-temperature
Storage temperature range65°C to 150°C
Loteb up gurrent

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values in this data sheet are with respect to GND.
  - 2. V<sub>IL</sub> (MIN) of -3 V for short pulse durations of 20 ns or less. Prolonged operation at V<sub>IL</sub> levels below -1 V will result in excessive currents that may damage the device.

#### recommended operating conditions

	MIN NOM	MAX	UNIT
V <sub>CC</sub> Supply voltage	4.5 5	5.5	V
VIH High-level input voltage	2	V <sub>CC+1</sub>	V
V <sub>IL</sub> Low-level input voltage (see Note 2)	-1	0.8	V
T <sub>C</sub> Operating case temperature		125	°C
TA Operating free-air temperature	- 55		°C

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TED	TEST		CD16-25	′61	UNIT	
L	PARAMETER		CONDITIONS	MIN	TYP MAX	MIN	TYP MAX	ONLI
Vон	High-level output	voltage	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -4 mA	2.4		2.4		V
VOL	Low-level output v	voltage	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA		0.4		0.4	٧
Į.	Input current (load	1)	0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	10	-10	10	μΑ
lo	Output current (le	akage)	$0 \text{ V} \leq \text{V}_{\text{O}} \leq \text{V}_{\text{CC}}$ , Output disabled	- 50	50	- 50	50	μΑ
los	Short circuit outpo (see Note 3)	ut current	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = GND		- 350		- 350	mA
lcc	V <sub>CC</sub> operating sup	pply current	$V_{CC} = 5.5 \text{ V, I}_{O} = 0 \text{ mA}$		120		120	mA
lası	V <sub>CC</sub> supply	TTL-level inputs	Ē ≥ V <sub>IH</sub> , V <sub>CC</sub> = 5.5 V		20		20	mA
ıccı	current (standby)	CMOS-level inputs	Inputs = $V_{CC} \pm 0.3$ , $V_{CC} = 5.5 \text{ V}$		125		125	μΑ

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST	′61	UNIT	
	PARAMETER		CONDITIONS	MIN	MIN TYP MAX	
νон	High-level output voltage		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -4 mA	2.4		V
VoL	Low-level output voltage		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA		0.4	V
Ц	Input current (load)		0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	10	μΑ
lo	Output current (leakage)		$0 \text{ V} \leq \text{V}_{0} \leq \text{V}_{CC}$ , Output disabled	- 50	50	μΑ
los	Short circuit output current (see	e Note 3)	$V_{CC} = 5.5 \text{ V}, V_{O} = \text{GND}$	1	-350	mA
Icc	VCC operating supply current		V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0 mA	T	120	mA
laai	VCC supply current (standby)	TTL-level inputs	$\overline{E} \ge V_{IH}, V_{CC} = 5.5 V$		20	mA
ICCI	ACC amply corrent (standby)	CMOS-level inputs	Inputs = $V_{CC} \pm 0.3$ , $V_{CC} = 5.5 V$		125	μΑ

NOTE 3: Not more than one output should be shorted at a time. The duration of the short circuit should not exceed 30 seconds.




# data retention characteristics

PARAMETER		PARAMETER TEST CONDITION		TYP†		MAX VCC @		UNIT
				2.0 V	3.0 V	2.0 V	3.0 V	
VDR	V <sub>CC</sub> for data retention		2.0			_	-	V
CCDR	Data retention current	$\overline{E} \ge V_{CC} - 0.2 V$ ,		3	5	50	75	μА
tCDR	Chip deselect to data retention time	$V_{IN} \ge V_{CC} - 0.2 V$	0		_		_	ns
tR	Operation recovery time	or $\leq$ GND + 0.2 V	t <sub>c(RD)</sub> ‡		_		-	ns
ILI §	Input leakage current				_		1	μΑ

<sup>&</sup>lt;sup>†</sup>TYP values listed are typical values at 25 °C.

#### data retention waveform



# capacitance, TA = 25°C, f = 1 MHz¶

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 5$ V			4	рF
Co	Output capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 5$ V			7	pF

<sup>¶</sup>Capacitance measurements are made on sample basis only.

# timing requirements over recommended supply voltage range and operating temperature range

		′61	'61CD16-25		'61CD16-35			UNIT
1		MIN	TYP MAX	MIN	TYP	MAX	CIALL	
t <sub>c(rd)</sub>	Read cycle time	25			35			ns
tc(wr)	Write cycle time	25			35			ns
tw(W)	Write-enable pulse duration	15			20			ns
tELWH	Chip-enable low to end of write	25			30			ns
t <sub>su(A)</sub>	Address setup time to write start	0			0			ns
t <sub>su(D)</sub>	Data setup time to write end	12			15			ns
th(A)	Address hold from write end	0			0			ns
th(D)	Data hold from write end	0			0			ns
tELIH	Delay time, chip-enable low to power up§	5			5			ns
tEHIL	Delay time, chip-enable high to power down§			35			35	ns
tAVWH	Address setup to write end	25			30			ns

<sup>§</sup>This parameter is guaranteed but not tested.



 $t_{c(RD)}$  = read cycle time.

<sup>§</sup>This parameter is guaranteed but not tested.

# 8

# SM61CD16, SMJ61CD16 16,384-WORD BY 1-BIT STATIC RAMS

# timing requirements over recommended supply voltage range and operating temperature range

		′61	'61CD16-45	
		MIN	TYP MAX	UNIT
tc(rd)	Read cycle time	45		ns
t <sub>c(wr)</sub>	Write cycle time	45		ns
tw(W)	Write-enable pulse duration	20	-	ns
tELWH	Chip-enable low to end of write	40		ns
t <sub>su(A)</sub>	Address setup time to write start	0		ns
t <sub>su(D)</sub>	Data setup time to write end	15		ns
th(A)	Address hold from write end	0		ns
th(D)	Data hold from write end	0		ns
<sup>t</sup> ELIH	Delay time, chip-enable low to power up <sup>†</sup>	5		ns
<sup>t</sup> EHIL	Delay time, chip-enable high to power down <sup>†</sup>		35	ns
tAVWH	Address setup to write end	40		ns

<sup>&</sup>lt;sup>†</sup>This parameter is guaranteed but not tested.

#### switching characteristics over recommended supply voltage range and operating temperature range

PARAMETER		TEST	'61CD16-25		'61CD16-35			UNIT	
		CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
ta(A)	Access time from address	$I_{OH} = -4 \text{ mA}$ , $I_{OL} = 8 \text{ mA}$			25			35	ns
t <sub>a(E)</sub>	Access time from chip enable low	$C_L = 30 pF$ ,			25			35	ns
t <sub>V</sub> (A)	Output data valid after address change	See Figure 1a.	0	3		0	3		ns
t <sub>en(W)</sub>	Output enable time from write enable high <sup>‡</sup>		0		15	0		20	ns
ten(E)	Output enable time from chip enable low <sup>‡</sup>	R1 = 481 $\Omega$ , R2 = 255 $\Omega$ ,	5			5			ns
tdis(E)	Output disable time from chip enable high <sup>‡</sup>	C <sub>L</sub> = 5 pF, See Figure 1b.			10			15	ns
tdis(W)	Output disable time from write enable low <sup>‡</sup>				10			15	ns


# switching characteristics over recommended supply voltage range and operating temperature range

PARAMETER		TEST		'61CD16-45			
		CONDITIONS	MIN	TYP	MAX	UNIT	
t <sub>a(A)</sub>	Access time from address	$I_{OH} = -4 \text{ mA}$ , $I_{OL} = 8 \text{ mA}$			45	ns	
ta(E)	Access time from chip enable low	$C_L = 30 pF$ ,			45	ns	
t <sub>V</sub> (A)	Output data valid after address change	See Figure 1a.	0	3		ns	
ten(W)	Output enable time from write enable high <sup>‡</sup>		0		20	ns	
t <sub>en(E)</sub>	Output enable time from chip enable low <sup>‡</sup>	R1 = 481 $\Omega$ , R2 = 255 $\Omega$ ,	5			ns	
tdis(E)	Output disable time from chip enable high <sup>‡</sup>	C <sub>L</sub> = 5 pF, See Figure 1b.			20	ns	
tdis(W)	Output disable time from write enable low <sup>‡</sup>				20	ns	


<sup>&</sup>lt;sup>‡</sup>Transition is measured ±500 mV from steady state voltage; this parameter is guaranteed but not tested.



# PARAMETER MEASUREMENT INFORMATION




THEVENIN EQUIVALENT OF (a) OR (b)



<sup>†</sup>C<sub>I</sub> includes jig and scope capacitances.


FIGURE 1. OUTPUT LOAD CIRCUIT



**FIGURE 2. TRANSITION TIMES** 


# SM61CD16, SMJ61CD16 16,384-WORD BY 1-BIT STATIC RAMS

# read cycle timing from address<sup>†</sup>




 $<sup>{}^{\</sup>dagger}\overline{W}$  is high, and  $\overline{E}$  is low.

# read cycle timing from chip enable<sup>‡</sup>



 ${}^{\ddagger}\overline{W}$  is high, address is valid prior to or simultaneously with the high-to-low transition of  $\overline{E}$ .






 $^{\dagger}\overline{\mathsf{E}}$  or  $\overline{\mathsf{W}}$  must be high during address transitions.

NOTE: For both W-controlled and E-controlled Write operations, the internal write time of the memory is defined by the overlap of E low and W low. Both signals must be low to initiate a write, and either signal can terminate a write by going high. The data input setup and hold times should be referenced to the edge that terminates the write.

8

write cycle timing controlled by chip enable†



¹Ē or W must be high during address transitions.

# • 4096 × 4 Organization


- Common I/O
- Military Temperature Range . . . 55 °C to 125 °C (M Suffix)
- Fast Static Operation
- Battery Back-Up Operation . . . 2-Volt Data Retention
- Maximum Access Time from Address or Chip Enable

'64C16-25 . . . 25 ns '64C16-35 . . . 35 ns '64C16-45 . . . 45 ns

- Single 5-V Supply (10% Tolerance)
- JEDEC Standarized Pinout
- Complementary Silicon Gate MOS Technology with a 6-Transistor Memory Cell
- TTL Compatible Inputs and Outputs
- Automatic Power Down when Deselected
  - 125 μA MAX Standby Current at CMOS Levels
- Low Power Dissipation (VCC = 5.5 V)
  - Active . . . 660 mW
  - Standby . . . 55 mW MAX (TTL Levels)
  - Standby . . . 0.68 mW MAX (CMOS Levels)
- Standard and Class B Processing
  - SM Prefix . . . Standard Processing
  - SMJ Prefix . . . Class B Processing
- Packaging Options:
  - 20-Pin Ceramic 300-mil DIP
  - 20-Pad Leadless Ceramic Chip Carrier

·	_	7017	<b>U</b> L
(	TC	P VIEV	V)
A4[	ſ	U <sub>20</sub>	□vcc
A5[	2	19	DA3
A6[	3	18	] A2
A7 🗆	4	17	] A1
A8[	5	16	] A0
A9 🗀	6	15	DQ1
A10 🗌	7	14	DQ2
A11 🗌	8	13	∏ DQ3
Ē	9	12	DQ4
GND [	10	11	$\square \overline{\mathbb{W}}$
			•
F	G I	PACKA	GE

JD PACKAGE



PI	PIN NOMENCLATURE						
A0-A11	Addresses						
DQ1-DQ4	Data In/Data Out						
Ē	Chip Enable/Power Down						
GND	Ground						
Vcc	5-V Supply						
$\overline{w}$	Write Enable						

### lescription

The '64C16 is a common I/O, 16,384-bit static random-access memory organized as 4096 words by 4 bits. This memory is fabricated using complementary MOS technology utilizing a full CMOS (six-transistor cell) memory array. The six-transistor cell provides for inherently lower soft error rates, improved stability across the operating temperature range, and extremely low standby power compared to the four-transistor/two-poly load cell, making it ideal for military applications.

The '64C16's static design and control signals ( $\overline{E}$  and  $\overline{W}$ ) remove the need for refresh circuitry and simplify timing requirements. The chip enable pin provides for easy memory expansion and for an automatic powerdown feature. Access time from either address or chip enable is a maximum of 25, 35, or 45 ns.

#### operation

#### addresses (A0-A11)

The 12 address inputs select one of the 4096 4-bit words in the RAM. The address inputs must be stable for the duration of a read or write cycle. The address inputs can be driven directly from standard Series 54/74 TTL with no external pull-up resistors.

#### chip enable/power down (E)

The chip enable/power down terminal, which can be driven directly by standard TTL circuits, affects the data-in and data-out terminals and the internal functioning of the chip itself. Whenever the chip enable/power down is low (enabled), the device is operational, input and output terminals are enabled, and data can be read or written. When the chip enable/power down terminal is high (disabled), the device is deselected and put into a reduced-power standby mode. Data is retained during standby.


#### write enable (W)

The read or write mode is selected through the write-enable terminal. A logic high selects the read mode; a logic low selects the write mode.  $\overline{W}$  or  $\overline{E}$  must be high when changing addresses to prevent erroneously writing data into a memory location. The  $\overline{W}$  input can be driven directly from standard TTL circuits.

#### data in/data out (DQ1-DQ4)

Data can be written into a selected device when the write-enable input is low. The DQ terminals can be driven directly from standard TTL circuits. The three-state output buffer provides direct TTL compatibility with a fanout of two Series 54 TTL gates, one Series 54S TTL gate, or eight Series 54LS TTL gates. The DQ terminals are in the high-impedance state when chip enable  $(\overline{E})$  is high or whenever a write operation is being performed. Data out is the same polarity as data in.

### logic symbol†



#### **FUNCTION TABLE**


INP	JTS	OUTPUTS		
Ē	w	DQ1-DQ4	MODE	POWER
Н	Х	HI-Z	Standby	Standby
L	H	Data Output	Read	Active
L	L	HI-Z	Write	Active

X = Don't Care.

 $<sup>^\</sup>dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the JD package.



### functional block diagram



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range (see Note 1)	0.5 V to 7 V
Input voltage range (see Note 2)	– 1 V to 7 V
Output voltage range in high-impedance state	0.5 V to 7 V
Output current	20 mA
Minimum operating free-air temperature	55°C
Maximum operating case-temperature	125°C
Storage temperature range –	65°C to 150°C
Latch-up current	

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to GND.

2. V<sub>IL</sub> (min) of -3 V for short pulse durations. Prolonged operation at V<sub>IL</sub> levels below -1 V will result in excessive currents that may damage the part.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2	1	/ <sub>CC</sub> + 1	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TC	Operating case temperature			125	°C
TA	Operating free-air temperature	- 55			°C

NOTE 2: V<sub>IL</sub> (min) of -3 for short pulse durations. Prolonged operation at V<sub>IL</sub> levels below -1 V will result in excessive currents that may damage the part.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST		4C16-2	25	<b>'6</b> 4	UNIT		
			CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONII
νон	High-level output	voltage	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -4 mA	2.4			2.4			٧
VOL	Low-level output	voltage	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA			0.4			0.4	V
Ŋ	Input current (load	1)	0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	10		10	-10		10	μΑ
Ю	Output current (le	akage)	$0 \text{ V} \leq \text{V}_{\text{O}} \leq \text{V}_{\text{CC}}$ , Output disabled	- 50		50	- 50		50	μΑ
los	Short circuit outpo	ut current	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = GND			-350			-350	mA
Ö	(see Note 3)		100 = 0.0 V; V0 = 0.02			000				
lcc	VCC operating sup	pply current	$V_{CC} = 5.5 \text{ V, I}_{O} = 0 \text{ mA}$			120			120	mA
Icci	V <sub>CC</sub> supply	TTL-level inputs	$\overline{E} \ge V_{IH}, V_{CC} = 5.5 V$			20			20	mA
'CCI	current (standby)	CMOS-level inputs	Inputs = V <sub>CC</sub> ±0.3, V <sub>CC</sub> = 5.5 V			125	-		125	μΑ

NOTE 3: Not more than one output should be shorted at a time. The duration of the short circuit should not exceed 30 seconds.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST	′64	'64C16-45			
		CONDITIONS	MIN	TYP MAX	UNIT		
Vон	High-level output voltage		$V_{CC} = 4.5 \text{ V, } I_{OH} = -4 \text{ mA}$	2.4		٧	
VOL	Low-level output voltage		$V_{CC} = 4.5 \text{ V}, I_{OL} = 8 \text{ mA}$		0.4	٧	
lį	Input current (load)		0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	10	μΑ	
ю	Output current (leakage)		$0 \text{ V} \leq \text{V}_{0} \leq \text{V}_{CC}$ , Output disabled	-50	50	μΑ	
los	Short circuit output current (se-	e Note 3)	$V_{CC} = 5.5 \text{ V}, V_{O} = \text{GND}$	I	-350	mA	
<u>-</u> CC	VCC operating supply current		$V_{CC} = 5.5  \text{V, I}_{O} = 0  \text{mA}$		120	mA	
lasi	VCC supply current (standby)	TTL-level inputs	$\overline{E} \ge V_{IH}, V_{CC} = 5.5 V$		20	mA	
ICCI	ACC arbbit criterit (argumph)	CMOS-level inputs	Inputs = $V_{CC} \pm 0.3$ , $V_{CC} = 5.5 \text{ V}$		125	μΑ	


NOTE 3: Not more than one output should be shorted at a time. The duration of the short circuit should not exceed 30 seconds.

#### data retention characteristics

	PARAMETER	TEST CONDITION	MIN		rpt C @ 3.0 V	M/ VC0 2.0 V	<i>,</i> @	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for data retention		2.0			· –	_	V
ICCDR	Data retention current	$\overline{E} \ge V_{CC} - 0.3 V$ ,		3	5	50	75	μА
tCDR	Chip deselect to data retention time	V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3 V	0	-	-	-	-	ns
t <sub>R</sub>	Operation recovery time	or ≤ GND + 0.3 V	tc(RD)‡		_	-	-	ns
ILI §	Input leakage current			-		1		μΑ

<sup>&</sup>lt;sup>†</sup>TYP values listed are typical values at 25 °C.

### data retention waveform



<sup>\$\</sup>frac{\pmathrm{t}\_{c(RD)}}{\sqrt{This parameter is guaranteed but not tested.}}

# SM64C16, SMJ64C16 4096-WORD BY 4-BIT STATIC RAMS

# capacitance, $T_A = 25$ °C, f = 1 MHz<sup>†</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 5$ V			4	pF
Co	Output capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 5$ V			7	pF

<sup>&</sup>lt;sup>†</sup>Capacitance measurements are made on sample basis only.

### timing requirements over recommended supply voltage range and operating temperature range

		′6	4C16-2	25	'6	1C16-	35	′64	4C16-4	15	UNIT
	·	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONI
tc(rd)	Read cycle time	25			35			45			ns
t <sub>c(wr)</sub>	Write cycle time	25			35			45			ns
tw(W)	Write-enable pulse duration	20			30			35			ns
<sup>t</sup> su(W)rd	Write enable high to chip enable low (read command setup)	0			0			0		-	ns
tELWH	Chip-enable low to end of write	25			30			35			ns
tsu(A)	Address setup time to write start	0			0			0			ns
t <sub>su(D)</sub>	Data setup time to write end	10			15			15			ns
th(W)rd	Write enable low from chip enable high (read command hold)	0			0			0			ns
th(A)	Address hold time from write end	0			0			0			ns
th(D)	Data hold time from write end	0			0			3			ns
<sup>t</sup> ELIH	Delay time, chip-enable low to power up ‡	5			5			5			ns
tEHIL	Delay time, chip-enable high to power down <sup>‡</sup>			35			35			35	пѕ
tAVWH	Address setup to write end	20			30			35		The state of the s	ns

<sup>&</sup>lt;sup>‡</sup>This parameter is guaranteed but not tested.

# switching characteristics over recommended supply voltage range and operating temperature range


	PARAMETER	TEST CONDITIONS	'64C16-25 MIN MAX	'64C16-35 MIN MAX	'64C16-45 MIN MAX	UNIT
ta(A)	Access time from address	R1 = 481 Ω, R2 = 255 Ω,	25	35	45	ns
t <sub>a(E)</sub>	Access time from chip enable low		25	35	45	ns
t <sub>v(A)</sub>	Output data valid after address change	$C_L = 30 \text{ pF},$ See Figure 1a.	0	0	0	ns
t <sub>en(W)</sub>	Output enable time from write enable high †	See rigure ra.	6	6	6	ns
ten(E)	Output enable time from chip enable low	B1 - 491 0	5	5	5	ns
tdis(E)	Output disable time from chip enable high <sup>‡</sup>	R1 = 481 $\Omega$ , R2 = 255 $\Omega$ ,	15	20	25	ns
<sup>t</sup> dis(W)	Output disable time from write enable low <sup>‡</sup>	C <sub>L</sub> = 5 pF, See Figure 1b.	10	15	20	ns

<sup>&</sup>lt;sup>†</sup>Transition is measured ±500 mV from steady state voltage. This parameter is guaranteed but not tested.




<sup>&</sup>lt;sup>‡</sup>This parameter is guaranteed but not tested.

#### PARAMETER MEASUREMENT INFORMATION



THEVENIN EQUIVALENT OF (a) OR (b)



<sup>†</sup>C<sub>L</sub> includes jig and scope capacitances.

FIGURE 1. OUTPUT LOAD CIRCUIT






FIGURE 2. TRANSITION TIMES

# read cycle timing from address†




<sup>†</sup>W is high, and E is low.

### read cycle timing from chip enable<sup>‡</sup>




<sup>‡</sup>₩ is high, address is valid prior to or simultaneously with the high-to-low transition of E.



 ${}^{\dagger}\overline{\mathsf{E}}$  or  $\overline{\mathsf{W}}$  must be high during address transitions.

NOTE: For both WE-controlled and CE-controlled write operations, the internal write time of the memory is defined by the overlap of  $\overline{E}$  low and  $\overline{W}$  high. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold times should be referenced to the edge which terminates the write.

write cycle timing controlled by chip enable<sup>†</sup>



 ${}^{\dagger}\overline{\mathsf{E}}$  or  $\overline{\mathsf{W}}$  must be high during address transitions.

## SM68CE16, SMJ68CE16 2048-WORD BY 8-BIT STATIC RAMS

JD PACKAGE

APRIL 1987-REVISED APRIL 1988

- 2048 × 8 Organization
- Common I/O
- Military Temperature Range . . . 55°C to 125°C (M Suffix)
- Fast Static Operation
- Battery Back-Up Operation . . . 2-Volt Data Retention
- Maximum Access Time from Address or Chip Enable
  - '68CE16-25 . . . 25 ns '68CE16-35 . . . 35 ns
- '68CE16-45 . . . 45 ns

  o Single 5-V Supply (10% Tolerance)
- O Complementary Silicon Gate MOS
  Technology with a 6-Transistor Memory Cell
- Automatic Powerdown When Deselected
- TTL Compatible Inputs and Outputs
- O 3-State Output
- Low Power Dissipation (VCC = 5.5 V)
  - Active . . . 660 mW MAX
  - Standby . . . 110 mW MAX (TTL Inputs)
  - Standby . . . 5.5 mW MAX (CMOS Inputs)
- Standard and Class B Processing
  - SM Prefix . . . Standard Processing
  - SMJ Prefix . . . Class B Processing
- Output Enable for Bus Control
- Packaging Options:
  - 24-Pin Ceramic 300-mil DIP
  - 32-Pad Leadless Ceramic Chip Carrier


#### description

The '68CE16 is a common I/O, 16,384-bit static random-access memory organized as 2048 words by 8 bits. This memory is fabricated using complementary MOS technology utilizing a full CMOS (six transistor cell) memory array.

The '68CE16's static design and control signals  $(\overline{E}, \overline{G}, \text{ and } \overline{W})$  remove the need for refresh circuitry and simplify timing requirements. The

chip-enable pin allows for easy memory expansion and automatic power-down. This feature, in conjunction with the full CMOS array, allows for low standby power operation when the memory is deselected, greatly reducing the overall memory power requirements. The output-enable pin minimizes bus contention problems and adds flexibility.

C	то	P VIEW	/)
A7 [	1	<b>U</b> 24	b∨cc
A6 [	2	23	
A5 [	3	22	_ A9
A4 🗆	4	21	$\square \overline{\mathbb{W}}$
A3 [	5	20	∏ē
A2 🗆	6	19	A10
A1 🗆	7	18	ΠĒ
A0 [	8	17	DO8
DQ1 [	9	16	]DQ7
DQ2 [	10	) 15	Dog6
DQ3 [	11	14	DQ5
GND [	12	13	DQ4



PIN NOMENCLATURE								
A0-A10	Address Inputs							
DQ1-DQ8	Data Input/Data Out							
E Chip Enable/Power Down								
G	Output Enable							
GND	Ground							
NC	No Connection							
v <sub>cc</sub>	5-V Supply							
₩	Write Enable							

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



8

### SM68CE16, SMJ68CE16 2048-WORD BY 8-BIT STATIC RAMS

Access time from either address or chip enable is a maximum of 25, 35, or 45 ns, allowing speed upgrades for new and existing designs.

#### operation

#### addresses (A0-A10)

The 11 address inputs select one of the 2048 8-bit words in the RAM. The address inputs must be stable for the duration of a read or write cycle. The address inputs can be driven directly from standard Series 54/74 TTL with no external pull-up resistors.

### chip enable/power down (E)

The chip enable/power down terminal, which can be driven directly by standard TTL circuits, affects the data-in and data-out terminals and the internal functioning of the chip itself. Whenever the chip enable/power down is low (enabled), the device is operational, input and output terminals are enabled, and data can be read or written. When the chip enable/power down terminal is high (disabled), the device is deselected and put into a reduced-power standby mode. Data is retained during standby.

#### write enable (W)

The read or write mode is selected through the write-enable terminal. A logic high selects the read mode; a logic low selects the write mode. W or E must be high when changing addresses to prevent inadvertently writing data into a memory location. The W input can be driven directly from standard TTL circuits.

#### output enable (G)


The output-enable terminal affects only the data-out terminals. When output enable is at a logic high level, the output terminals are disabled to the high-impedance state. Output enable provides greater output control flexibility, simplifying data bus design.

#### data in/data out (DQ1-DQ8)

Data can be written into a selected device when the write-enable input is low. The DQ terminals can be driven directly from standard TTL circuits. The three-state output buffer provides direct TTL compatibility with a fanout of twenty Series 54LS or 54ALS TTL gates, sixteen Series 54AS TTL gates, or thirteen Series 54F TTL gates. The DQ terminals are in the high-impedance state when chip enable (E) is high or whenever a write operation is being performed. Data out is the same polarity as data in.



### logic symbol†




#### **FUNCTION TABLE**

	li li	INPUTS		OUTPUTS	MODE	POWER		
ſ	Ē	W	G	DQ1-DQ8	WIODE	''''		
Ī	Н	X	X	HI-Z	Standby	Standby		
1	L	Н	L	Data Output	Read	Active		
1	L	Н	Н	HI-Z	Read	Active		
	L	L	Х	Data Input	Write	Active		

X = Don't Care.

Pin numbers shown are for the JD package.

### functional block diagram



 $<sup>^{\</sup>dagger}\text{This}$  symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range (see Note 1)		-0.5	V 1	to 7	7 V
Input voltage range (see Note 2)		. – 1	V 1	to 7	7 V
Output voltage range in high-impedance state		-0.5	V 1	to 7	7 V
Output current			2	20 r	mΑ
Minimum operating free-air temperature			–	55	°C
Maximum operating case-temperature			1	25	٥С
Storage temperature range	- 65	oc.	to 1	50	°C
Latch-up current			20	nn r	mΔ

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to GND.

V<sub>IL</sub> (min) of -3 V for short pulse durations. Prolonged operation at V<sub>IL</sub> levels below -1 V will result in excessive currents
that may damage the device.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.2		√CC+1	٧
VIL	Low-level input voltage (see Note 2)	- 1		0.8	٧
Tc	Operating case temperature			125	°C
TΔ	Operating free-air temperature	- 55			°C

NOTE 2: V<sub>IL</sub> (min) of -3 V for short pulse durations. Prolonged operation at V<sub>IL</sub> levels below -1 V will result in excessive currents that may damage the device.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST	′68	CE16-	25	'68	CE16-	35	UNIT
	PARAME	IER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
νон	High-level output	voltage	$V_{CC} = 4.5 \text{ V, } I_{OH} = -4 \text{ mA}$	2.4			2.4			V
VOL	Low-level output v	/oltage	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA			0.4			0.4	V
I Input current (load)		1)	0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10		10	-10		10	μA
10	Output current (le	akage)	0 V ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output disabled	-10		10	-10		10	μΑ
Icc	V <sub>CC</sub> operating sup	pply current	$V_{CC} = 5.5 \text{ V, I}_{O} = 0 \text{ mA}$			120			120	mA
	V <sub>CC</sub> supply	TTL-level inputs	Ē ≥ V <sub>IH</sub> , V <sub>CC</sub> = 5.5 V			20			20	mA
<sup>I</sup> CCI	current (standby)	CMOS-level inputs	$\vec{E} = V_{CC} \pm 0.3, V_{CC} = 5.5 \text{ V}$			0.9			0.9	mA

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)


	PARAMETER		TEST	'68	'68CE16-45				
			CONDITIONS	MIN	TYP MAX	UNIT			
Vон	High-level output voltage		$V_{CC} = 4.5 \text{ V, } I_{OH} = -4 \text{ mA}$	2.4		<			
VOL	Low-level output voltage		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA		0.4	V			
可	Input current (load)		0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	10	μА			
10	Output current (leakage)		$0 \text{ V} \leq \text{V}_{\text{O}} \leq \text{V}_{\text{CC}}$ , Output disabled	-10	10	μA			
Icc	VCC operating supply current		V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0 mA		120	mA			
1	Ve = supply surront (standby)	TTL-level inputs	$\vec{E} \ge V_{IH}, V_{CC} = 5.5 V$		20	mA			
CCI	VCC supply current (standby)	CMOS-level inputs	$\overline{E} = V_{CC} \pm 0.3, V_{CC} = 5.5 V$		0.9	mA			

### data retention characteristics

PARAMETER	TEST CONDITION	MIN	TY V <sub>C</sub> ( 2.0 V	@	MA V <sub>C</sub> C 2.0 V		UNIT
VDR VCC for data retention		2.0	_				V
ICCDR Data retention current	$\overline{E} \ge V_{CC} - 0.2 V$ ,		3	5	100	200	μΑ
t <sub>CDR</sub> § Chip deselect to data retention time	V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V	0	_				ns
t <sub>R</sub> § Operation recovery time	or ≤ GND + 0.2 V	tc(RD)‡	_		_		ns
ILI § Input leakage current				_		1	μА

 $<sup>^{\</sup>dagger}\text{TYP}$  values listed are typical values at 25 °C.

### data retention waveform



<sup>†</sup>t<sub>C(RD)</sub> = read cycle time. §This parameter is guaranteed but not tested.

# capacitance, TA = 25 °C, f = 1 MHz†

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	$T_{\Delta} = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5 \text{V}$			5	pF
C <sub>o</sub>	Output capacitance	1 A = 25 C, I = 1 MHz, VCC = 5 V			7	pF

<sup>&</sup>lt;sup>†</sup>Capacitance measurements are made on sample basis only.

### timing requirements over recommended supply voltage range and operating temperature range

-		'68CE16-25		′68	CE16-	35	'68	CE16-	45	UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
tc(rd)	Read cycle time	25			35			45			ns
tc(wr)	Write cycle time	25			35		-	45			ns
tw(W)	Write-enable pulse duration	20			30			30			ns
t <sub>su(E)</sub>	Chip-enable low to end of write	20			30			40			ns
t <sub>su(A)</sub>	Address setup time to write start	0			0			0			ns
t <sub>su(D)</sub>	Data setup time to write end	10			15			20			ns
th(A)	Address hold time from write end	0			0			0			ns
th(D)	Data hold time from write end	0			0			0			ns
tpU	Delay time, chip-enable low to power up ‡	5			5			5			ns
t <sub>PD</sub>	Delay time, chip-enable high to power down <sup>‡</sup>			35			. 35			35	ns
tAW	Address setup to write end	20			30			40			ns

<sup>&</sup>lt;sup>‡</sup>This parameter is guaranteed but not tested.


### switching characteristics over recommended supply voltage range and operating temperature range

	PARAMETER	TEST CONDITIONS	'68CE'		'68CE16 MIN MA			16-45 MAX	UNIT
t <sub>a(A)</sub>	Access time from address	R1 = 481 Ω,		25	;	35		45	ns
t <sub>a(E)</sub>	Access time from chip enable low	$R2 = 255 \Omega,$		25	;	35		45	ns
t <sub>a</sub> (G)	Output enable low to data valid	C <sub>L</sub> = 30 pf,		15		20		25	ns
t <sub>V</sub> (A)	Output data valid after address change	See Figure 1a	0		0		0		ns
t <sub>en(W)</sub>	Output enable time from write enable high §		0		0		0		ns
t <sub>en(E)</sub>	Output enable time from chip enable low §		5		5		5		ns
t <sub>en(G)</sub>	Output enable time from output enable $(\overline{G})$ low §	R1 = 481 $\Omega$ , R2 = 255 $\Omega$ ,	0		0		0		ns
t <sub>dis(E)</sub>	Output disable time from chip enable high §	C <sub>L</sub> = 5 pF, See Figure 1b		15		20		20	ns
t <sub>dis</sub> (W)	Output disable time from write enable low §			10		15		20	ns
t <sub>dis</sub> (G)	Output disable time from output enable (G) high §			12		15		15	ns

<sup>§</sup>Transition is measured ±500 mV from steady state voltage. This parameter is guaranteed but not tested.



### PARAMETER MEASUREMENT INFORMATION



#### THEVENIN EQUIVALENT OF (a) OR (b)

 ${}^{\dagger}C_L$  includes jig and scope capacitances.

FIGURE 1. OUTPUT LOAD CIRCUIT





FIGURE 2. TRANSITION TIMES


NOTE: All switching characteristics and timing requirements assume test conditions as depicted in Figures 1 and 2 with timing references of 1.5 V (50% reference point) as shown in the subsequent timing diagrams.

# read cycle timing from address†




 $<sup>{}^{\</sup>dagger}$ When  $\overline{W}$  is high,  $\overline{E}$  is low, and  $\overline{G}$  is low, device is continuously selected.

### read cycle timing from chip enable<sup>‡</sup>



 $<sup>^{\</sup>ddagger}$ When  $\overline{W}$  is high, address is valid prior to or simultaneously with the high-to-low transition of  $\overline{E}$ .




<sup>†</sup>E or W must be high during address transitions.

- NOTES: 4. The internal write time of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write, and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
  - 5. Data I/O pins enter high-impedance state, as shown when  $\overline{G}$  is held low during write.

**Military Products** 



write cycle timing controlled by chip enable†



 $^{\dagger}\bar{E}$  or  $\overline{W}$  must be high during address transitions. NOTE 5: Data I/O pins enter high-impedance state, as shown when  $\bar{G}$  is held low during write.

22 NCC

21 A15

20 A14

19 A13

18 A 12

17 A11

15 A9

14 TA8

13 D

**TA10** 16

> A14 A13 190

> > A12

A11

Α9

**A8** 

160 A10

JD PACKAGE (TOP VIEW)

AOL

A1

А3Г

A4L

A5

A7[ 8

> $\alpha\Gamma$ 9

W ☐ 10

**FG PACKAGE** (TOP VIEW)

A6[

GND 11 12

2 A2F

3

### 65.536 × 1 Organization

#### Separate I/O

- Military Temperature Range . . . 55 °C to 125°C (M Suffix)
- Fast Static Operation
- Maximum Access Time from Address or Chip Enable

'61CD64-25 . . . 25 ns

'61CD64-35 . . . 35 ns

'61CD64-45 . . . 45 ns

- Battery Backup Operation . . . 2 Volt Data Retention
- Single 5-V Supply (10% Tolerance)
- Automatic Powerdown when Deselected
- 3-State Output
- Complementary Silicon Gate MOS Technology with a 6-Transistor Memory Cell
- TTL Compatible Inputs and Outputs
- Low Power Dissipation (Vcc = 5.5 V)
  - -Active . . . 715 mW MAX
  - -Standby . . . 55 mW MAX (TTL Inputs)
  - -Standby . . . 5.5 mW MAX (CMOS Inputs)
- Standard and Class B Processing
  - -SM Prefix . . . Standard Processing
  - -SMJ Prefix . . . Class B Processing
- Packaging Options:
  - -22 Pin Ceramic 300-mil DIP
  - -22-Pad Leadless Ceramic Chip Carrier

#### description

The '61CD64 is a separate I/O, 65,536-bit static random-access memory organized as 65,536

Pil	N NOMENCLATURE
A0-A15	Address Inputs
D	Data Input
Q	Data Output
Ē	Chip Enable/Power Down
GND	Ground
Vcc	5-V Supply
$\overline{w}$	Write Enable

words by 1 bit. This memory is fabricated using complementary MOS technology utilizing a full CMOS (six-transistor cell) memory array. The six-transistor cell provides for inherently lower soft error rates, improved stability across the

operating temperature range, and low standby power compared to the four-transistor/two-poly load cell, making it ideal for military applications.

The '61CD64's static design and control signals (\$\overline{E}\$ and \$\overline{W}\$) remove the need for refresh circuitry and simplify timing requirements. The chip-enable pin provides for easy memory expansion and for automatic power-down. This feature, in conjunction with the full CMOS array, greatly reduces the overall memory power requirements.

Access time from either address or chip enable is a maximum of 25, 35, or 45 ns, allowing speed enhancements for new and existing designs.



### SM61CD64, SMJ61CD64 65.536-WORD BY 1-BIT STATIC RAMS

#### operation

#### addresses (AO-A15)

The 16 address inputs select one of the 65,536 1-bit words in the RAM. The address inputs must be stable for the duration of a read or write cycle. The address inputs can be driven directly from standard Series 54/74 TTL with no external pull-up resistors.

#### chip enable/power down (E)

The chip enable/power down terminal, which can be driven directly by standard TTL circuits, affects the data-in and data-out terminals and the internal functioning of the chip itself. Whenever the chip enable/power down is low (enabled), the device is operational, input and output terminals are enabled, and data can be read or written. When the chip enable/power down terminal is high (disabled), the device is deselected and put into a reduced-power standby mode. Data is retained during standby.

#### write enable (W)

The read or write mode is selected through the write-enable terminal. A logic high selects the read mode; a logic low selects the write mode.  $\overline{W}$  or  $\overline{E}$  must be high when changing addresses to prevent inadvertently writing data into a memory location. The  $\overline{W}$  input can be driven directly from standard TTL circuits.

#### data in (D)


Data can be written into a selected device when the write-enable input is low. The input terminal can be driven directly from standard TTL circuits. Data on the input pin (D) is written into the memory location specified on the address pins (AO-A15).

#### data out (Q)

The three-state output buffer provides direct TTL compatibility with a fanout of twenty Series 54LS or 54ALS TTL gates, sixteen Series 54AS TTL gates, or thirteen Series 54F TTL gates. The output terminal is in the high-impedance state when chip enable  $(\overline{E})$  is high or whenever a write operation is being performed. Data out is the same polarity as data in.



# logic symbol†




**FUNCTION TABLE** 

INP	UTS	OUTPUTS	MODE	POWER		
Ē W	W	Q	WODE	FOWER		
Н	X HI-Z		Standby	Standby		
L	H Data Output		Read	Active		
L L		HI-Z	Write	Active		

X = Don't Care.

Pin numbers shown are for the JD package.

#### functional block diagram



NOTE: Memory array shown is functionally equivalent to 256 rows by 256 columns.



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range (see Note 1)	. −0.5 V to 7 V
Input voltage range (see Note 2)	– 1 $V$ to 7 $V$
Output voltage range in high-impedance state	. −0.5 V to 7 V
Output current	20 mA
Minimum operating free-air temperature	55°C
Maximum operating case-temperature	125°C
Storage temperature range	65°C to 150°C
latch-up current	200 mA

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to GND.

2. V<sub>II</sub> (MIN) of -3 V for short pulse durations of 20 ns or less. Prolonged operation at V<sub>II</sub> levels below -1 V will result in excessive currents that may damage the device.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.2	,	Vcc+1	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TC	Operating case temperature			125	°C
TA	Operating free-air temperature	- 55			°C

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAME	TED	TEST	′61	CD64	25	<b>'61</b>	CD64-	35	UNIT
Ì	PANAIVIE	IEN	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
νон	High-level output	voltage	$V_{CC} = 4.5 \text{ V, } I_{OH} = -4 \text{ mA}$	2.4			2.4			V
VOL	Low-level output	voltage	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA			0.4			0.4	V
IJ	Input current (load	i)	0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10		10	-10		10	μΑ
lo	Output current (le	akage)	$0 \text{ V} \leq \text{V}_0 \leq \text{V}_{CC}$ , Output disabled	- 10		10	-10		10	μΑ
Icc	V <sub>CC</sub> operating su	pply current	$V_{CC} = 5.5 \text{ V, I}_{O} = 0 \text{ mA}$			130			120	mA
lan	V <sub>CC</sub> supply	TTL-level inputs	Ē ≥ V <sub>IH</sub> , V <sub>CC</sub> = 5.5 V			10			10	mA
ICCI	current (standby)	CMOS-level inputs	$\overline{E} = V_{CC} \pm 0.3, V_{CC} = 5.5 V$			0.9			0.9	mA

	DADAMETED		TEST	′61	CD64-4	45	11117
	PARAMETER	• 1	CONDITIONS	MIN	TYP	MAX	UNIT
Voн	High-level output voltage		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -4 mA	2.4			V
VOL	Low-level output voltage		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA			0.4	٧
lį .	Input current (load)		0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10		10	μΑ
10	Output current (leakage)		0 V ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output disabled	-50		50	μΑ
lcc	VCC operating supply current		V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0 mA			120	mA
laa.	V	TTL-level inputs	Ē ≥ V <sub>IH</sub> , V <sub>CC</sub> = 5.5 V			10	mA
ICCI	ACC ambbis cruteur (araugps)	CC supply current (standby)	$\overline{E} = V_{CC} \pm 0.3, V_{CC} = 5.5 \text{ V}$			0.9	mA




#### lata retention characteristics

	PARAMETER	TEST CONDITION	MIN		c@	-	@	UNIT
				2.0 V	3.0 V	2.0 V	3.0 V	
$V_{DR}$	V <sub>CC</sub> for data retention	Ĺ	2.0			-		V
-ICCDR	Data retention current	$\overline{E} \ge V_{CC} - 0.2 V$ ,		3	5	100	200	μΑ
tCDR <sup>§</sup>	Chip deselect to data retention time	$V_{IN} \ge V_{CC} - 0.2 V$	0	-		_	- ]	ns
tR§	Operation recovery time	or ≤ GND + 0.2 V	t <sub>c(RD)</sub> ‡	-	-	-	-	ns
ILI <sup>§</sup>	Input leakage current			-	-	_		μА

TTYP values listed are typical values at 25 °C.

### data retention waveform



# capacitance, TA = 25°C, f = 1 MHz¶

PARAMETER		TEST CONDITIONS	MIN TYP MAX	UNIT
Ci	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 5$ V	5	pF
Co	Output capacitance	1A = 29 C, 1 = 1 MI12, VCC = 9 V	7	рF

Capacitance measurements are made on sample basis only.

### timing requirements over recommended supply voltage range and operating temperature range

		'61	CD64-2	25	′61	CD64-	35	<b>′</b> 61	CD64	45	11807
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tc(rd)	Read cycle time	25			35			45			ns
t <sub>c(wr)</sub>	Write cycle time	25			35			45			ns
tw(W)	Write-enable pulse duration	15			20			20			ns
t <sub>su(E)</sub>	Chip-enable low to end of write	20			30			35			ns
t <sub>su(A)</sub>	Address setup time to write start	0			0			0			ns
t <sub>su(D)</sub>	Data setup time to write end	1,0			15			15			ns
th(A)	Address hold time from write end	0			0			0			ns
th(D)	Data hold time from write end	0			0			0			ns
tpU	Delay time, chip-enable low to power up§	0			0			0			ns
tPD	Delay time, chip-enable high to power down <sup>§</sup>			20			30			35	ns
tAW	Address setup to write end	20			25			35			ns

<sup>§</sup>This parameter is guaranteed but not tested.



<sup>&</sup>lt;sup>‡</sup>T<sub>C(RD)</sub> = read cycle time. §This parameter is guaranteed but not tested.


### switching characteristics over recommended supply voltage range and operating temperature range

	PARAMETER	TEST	'61CD64	-25	'61CD64-35	UNIT
	FARAMETER	CONDITIONS	MIN TYP	MAX	MIN TYP MAX	UNII
ta(A)	Access time from address	I <sub>OH</sub> = -4 mA, I <sub>OL</sub> = 8 mA		25	35	ns
t <sub>a(E)</sub>	Access time from chip enable low	$C_L = 30 pF$ ,		25	35	ns
t <sub>V</sub> (A)	Output data valid after address change	See Figure 1a.	5		5	ns
t <sub>en(W)</sub>	Output enable time from write enable high†		3		3	ns
t <sub>en(E)</sub>	Output enable time from chip enable low <sup>†</sup>	$R1 = 481 \Omega, R2 = 255 \Omega,$	5		5	ns
tdis(E)	Output disable time from chip enable high <sup>†</sup>	$C_L = 5$ pF, See Figure 1b.		10	15	ns
tdis(W)	Output disable time from write enable low <sup>†</sup>			7	10	ns .


PARAMETER	TEST	'61CD64-45	UNIT
FARAMETER	CONDITIONS	MIN TYP MAX	ONLI
ta(A) Access time from address	I <sub>OH</sub> = -4 mA, I <sub>OL</sub> = 8 mA	45	ns
ta(E) Access time from chip enable low	$C_L = 30 \text{ pF},$	45	ns
t <sub>V(A)</sub> Output data valid after address change	See Figure 1a.	5	ns
ten(W) Output enable time from write enable high	†	3	ns
t <sub>en(E)</sub> Output enable time from chip enable low <sup>†</sup>	R1 = 481 $\Omega$ , R2 = 255 $\Omega$ ,	5	ns
t <sub>dis(E)</sub> Output disable time from chip enable high	C <sub>L</sub> = 5 pF, See Figure 1b.	15	ns
t <sub>dis(W)</sub> Output disable time from write enable low	T ·	15	ns

<sup>&</sup>lt;sup>†</sup>Transition is measured ±500 mV from steady voltage; this parameter is guaranteed but not tested.

### PARAMETER MEASUREMENT INFORMATION




THEVENIN EQUIVALENT OF (a) OR (b)



 ${}^{\dagger}C_L$  includes jig and scope capacitances.

FIGURE 1. OUTPUT LOAD CIRCUIT




NOTE 4:  $t_f$  and  $t_f \le 5$  ns.

**FIGURE 2. TRANSITION TIMES** 


NOTE: All switching characteristics and timing requirements assume test conditions as depicted in Figures 1 and 2 with timing references of 1.5 V (50% reference point) as shown in the subsequent timing diagrams.

### read cycle timing from address†




<sup>†</sup>W is high, and E is low.

# read cycle timing from chip enable‡




 $^{\ddagger}\overline{W}$  is high, address is valid prior to or simultaneously with the high-to-low transition of  $\overline{E}$ .



<sup>†</sup>E or W must be high during address transitions.

NOTE: For both W-controlled and E-controlled Write operations, the internal write time of the memory is defined by the overlap of E low and W low. Both signals must be low to initiate a write, and either signal can terminate a write by going high. The data input setup and hold times should be referenced to the edge that terminates the write.

write cycle timing controlled by chip enable†



 $^{\dagger}\overline{\mathsf{E}}$  or  $\overline{\mathsf{W}}$  must be high during address transitions.

JD PACKAGE

0	16,384	×	4	Organization
---	--------	---	---	--------------

#### Common I/O

- Military Temperature Range . . . 55 °C to 125°C (M Suffix)
- Fast Static Operation
- Maximum Access Time from Address or Chip Enable

'64C64-25 . . . 25 ns '64C64-35 . . . 35 ns

'64C64-45 . . . 45 ns

- Single 5-V Supply (10% Tolerance)
- Battery Backup Operation . . . 2 Volt Data Retention
- Automatic Powerdown When Deselected
- 3-State Output
- Complementary Silicon Gate MOS Technology with a 6-Transistor Memory Cell
- TTL Compatible Inputs and Outputs
- Low Power Dissipation (VCC = 5.5 V)
  - Active . . .715 mW MAX
  - Standby . . . 55 mW MAX (TTL Inputs)
  - Standby . . . 5.5 mW MAX (CMOS Inputs)
- Standard and Class B Processing
  - SM Prefix . . . Standard Processing
  - SMJ Prefix . . . Class B Processing
- Packaging Options:
  - 22-Pin Ceramic 300-mil DIP
  - 22-Pad Leadless Ceramic Chip Carrier


#### description

The '64C64 is a common I/O, 65,536-bit static


random-access memory organized as 65,536 words by 4 bits. This memory is fabricated using complementary MOS technology utilizing a full CMOS (six transistor cell) memory array. The six

transistor cell provides for inherently lower soft error rates, improved stability across the operating temperature range, and low standby power compared to the four-transistor/two-poly load cell, making it ideal for military applications.

The '64C64's static design and control signals ( $\overline{E}$  and  $\overline{W}$ ) remove the need for refresh circuitry and simplify timing requirements. The chip-enable pin provides for easy memory expansion and for automatic powerdown. This feature, in conjunction with the full CMOS array, greatly reduces the overall memory power requirements. Access time from either address or chip enable is a maximum of 25, 35, or 45 ns, allowing speed enhancements for new and existing designs.



# (TOP VIEW)



PIN	PIN NOMENCLATURE						
A0-A13	Address Inputs						
DQ1-DQ4	Data In/Data Out						
Ē	Chip Enable/Power Down						
GND	Ground						
Vcc	5-V Supply						
W	Write Enable						



8

#### operation

#### addresses (A0-A13)

The 14 address inputs select one of the 16,384 4-bit words in the RAM. The address inputs must be stable for the duration of a read or write cycle. The address inputs can be driven directly from standard Series 54/74 TTL with no external pull-up resistors.

#### chip enable/power down (E)

The chip enable/power down terminal, which can be driven directly by standard TTL circuits, affects the data-in and data-out terminals and the internal functioning of the chip itself. Whenever the chip enable/power down is low (enabled), the device is operational, input and output terminals are enabled, and data can be read or written. When the chip enable/power down terminal is high (disabled), the device is deselected and put into a reduced-power standby mode. Data is retained during standby.

#### write enable (W)

The read or write mode is selected through the write-enable terminal. A logic high selects the read mode; a logic low selects the write mode.  $\overline{W}$  or  $\overline{E}$  must be high when changing addresses to prevent inadvertently writing data into a memory location. The  $\overline{W}$  input can be driven directly from standard TTL circuits.

#### data in/data out (DQ1-DQ4)

Data can be written into a selected device when the write-enable input is low. The DQ terminals can be driven directly from standard TTL circuits. The three-state output buffer provides direct TTL compatibility with a fanout of twenty Series 54LS or 54ALS TTL gates, sixteen Series 54AS TTL gates, or thirteen Series 54F TTL gates. The DQ terminals are in the high-impedance state when chip enable ( $\overline{E}$ ) is high or whenever a write operation is being performed. Data out is the same polarity as data in.

### logic symbol†

10 (17)	RAM 16,384 × 4
	lor l
A1 (18)	
A2 (19)	
A3 (20)	}
(21)	1 1
A4 (21)	
A5 (2)	_
A6 (3)	L <sub>A_0</sub>
	A 16,383
A8 (4)	
A9 (5)	
A10 (6)	
A11 (7)	
(24)	l .
A12 (9)	اما
A13 (10)	13)
L — •	(PWR DWN)
حا .	G1
w (12)	1EN [READ]
,	1C2 [WRITE]
(40)	٦ ١٠٥٤ ١٠٠٠
DQ1 (13)	A,1D
	$\nabla$ A,Z3
DO2 (14)	
DQ3 (15)	
(16)	
DQ4 - 110/	

#### **FUNCTION TABLE**

INPUTS		OUTPUTS	MODE	POWER
Ē	₩	a	WIODE	FOWER
Н	х	HI-Z	Standby	Standby
L	н	Data Output	Read	Active
L	_ L	HI-Z	Write	Active


X = Don't Care.

Pin numbers shown are for the JD package.



 $<sup>\</sup>ensuremath{^{\dagger}}$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### functional block diagram



NOTE: Memory array shown is functionally equivalent to 256  $\times$  64  $\times$  4.

### 

NOTES: 1. All voltage values in this data sheet are with respect to GND.

2. V<sub>IL</sub> (MIN) of -3 V for short pulse durations of 20 ns or less. Prolonged operation at V<sub>IL</sub> levels below -1 V will result excessive currents that may damage the device.

#### recommended operating conditions

		MIN	NOM MAX	UNIT
Vcc	Supply voltage	4.5	5 5.	5 V
VIH	High-level input voltage	2.2	v <sub>CC+</sub>	1 V
VIL	Low-level input voltage (see Note 2)	- 1	0.8	3 V
TC	Operating case temperature		129	°C
TA	Operating free-air temperature	-55		°C

NOTE 2: V<sub>IL</sub> (MIN) of -3 V for short pulse durations of 20 ns or less. Prolonged operation at V<sub>IL</sub> levels below -1 V will result in excess currents that may damage the device.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise note

	PARAMETER		TEST	'6	4C64-	25	′6	UNIT		
			CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	OWIT
VOH High-level output voltage		voltage	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -4 mA	2.4			2.4			V
VOL	VOL Low-level output voltage		$V_{CC} = 4.5 \text{ V, } I_{OL} = 8 \text{ mA}$			0.4			0.4	V
Ιį	lı Input current (load)		0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	- 10		10	-10		10	μΑ
lo	IO Output current (leakage)		$0 \text{ V} \leq \text{V}_{0} \leq \text{V}_{CC}$ , Output disabled	- 10		10	-10		10	μΑ
Icc	ICC VCC operating supply current		$V_{CC} = 5.5 \text{ V, I}_{O} = 0 \text{ mA}$			130			120	mA
loor	VCC supply	TTL-level inputs	Ē ≥ V <sub>IH</sub> , V <sub>CC</sub> = 5.5 V			10			10	mA
ICCI	current (standby)	CMOS-level inputs	$\overline{E} = V_{CC} \pm 0.3 \text{ V}, V_{CC} = 5.5 \text{ V}$			0.9			0.9	mA

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rat only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operat Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may aff device reliability.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)


PARAMETER		TEST	′6	UNIT			
FARAMETER			CONDITIONS	MIN	TYP	MAX	UNII
VOH High-level output voltage		$V_{CC} = 4.5 \text{ V, } I_{OH} = -4 \text{ mA}$	2.4			٧	
VOL	VOL Low-level output voltage		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA			0.4	V
TI T	Input current (load)		0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10		10	μΑ
<u> 10</u>	Output current (leakage)		0 V ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output disabled	-10		10	μΑ
Icc	VCC operating supply current		$V_{CC} = 5.5  V, I_{O} = 0  mA$			120	mA
1	Ve a supply surrent (standby)	TTL-level inputs	$\overline{E} \ge V_{IH}, V_{CC} = 5.5 V$			10	mA
ICCI	VCC supply current (standby)	CMOS-level inputs	Ē = V <sub>CC</sub> ±0.2 V, V <sub>CC</sub> = 5.5 V			0.9	mA

#### data retention characteristics

PARAMETER		TEST CONDITION	MIN	TYP <sup>†</sup> V <sub>CC</sub> @ 2.0 V 3.0 V		MAX V <sub>CC</sub> @ 2.0 V 3.0 V		UNIT
VDR	VCC for data retention		2.0	_	_	_	_	V
CCDR	Data retention current	$\overline{E} \ge V_{CC} - 0.2 V$ ,	[	3	5	100	200	μΑ
tCDR <sup>§</sup>	Chip deselect to data retention time	$V_{IN} \ge V_{CC} - 0.2 V$	0	_		_		ns
tR <sup>§</sup>	Operation recovery time	or ≤ GND + 0.2 V	t <sub>c(RD)</sub> ‡	_		_		ns
ILI §	Input leakage current			_		1		μА

<sup>&</sup>lt;sup>†</sup>TYP values listed are typical values at 25 °C.

### data retention waveform



<sup>†</sup>t<sub>c(RD)</sub> = read cycle time. §This parameter is guaranteed but not tested.

# SM64C64, SMJ64C64 16,384-WORD BY 4-BIT STATIC RAMS

# capacitance, $T_A = 25$ °C, = 1 MHz<sup>†</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	TA = 25°C, f = 1 MHz, V <sub>CC</sub> = 5 V			5	
C <sub>0</sub>	Output capacitance	1 A = 25 °C, 1 = 1 MHz, VCC = 5 V			7	рF

<sup>†</sup>Capacitance measurements are made on sample basis only.

### timing requirements over recommended supply voltage range and operating temperature range

		'64C64-25		5	'64C64-35			'64C64-45			Ī
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tc(rd)	Read cycle time	25			35			45			ns
t <sub>c(wr)</sub>	Write cycle time	25			35			45			ns
tw(W)	Write-enable pulse duration	20			25			35			ns
t <sub>su(E)</sub>	Chip-enable low to end of write	20			30			35			ns
t <sub>su(A)</sub>	Address setup time to write start	0			0			0			ns
t <sub>su(D)</sub>	Data setup time to write end	10			15			15			ns
th(A)	Address hold time from write end	0			0			0			ns
th(D)	Data hold time from write end	0			0			0			ns
tpU	Delay time, chip-enable low to power up ‡	0			0			0			ns
tPD .	Delay time, chip-enable high to power down <sup>‡</sup>			25			35			35	ns
tAW	Address setup to write end	20			25			35			ns

<sup>&</sup>lt;sup>‡</sup>This parameter is guaranteed but not tested.


### switching characteristics over recommended supply voltage range and operating temperature range


PARAMETER		TEST	'64C64-25	'64C64-35	'64C64-45	UNIT
	PARAMETER	CONDITIONS	MIN MAX	MIN MAX	MIN MAX	UNII
ta(A)	Access time from address	$R1 = 481 \Omega, R2 = 255 \Omega,$	25	35	45	ns
t <sub>a(E)</sub>	Access time from chip enable low	$C_L = 30  pF$ ,	25	35	45	ns
t <sub>V</sub> (A)	Output data valid after address change	See Figure 1a.	5	5	5	ns
t <sub>en</sub> (W)	Output enable time from write enable high §		3	3	3	ns
t <sub>en(E)</sub>	Output enable time from chip enable low §	R1 = 481 Ω,	5	5	5	ns
tdis(E)	Output disable time from chip enable high §	$R2 = 255 \Omega,$ $C_1 = 5 pF,$	10	15	15	ns
t <sub>dis</sub> (W)	Output disable time from write enable low§	See Figure 1b.	7	10	15	ns

 $<sup>^{\</sup>S}$ Transition is measured  $\pm$  500 mV from steady state voltage. This parameter is guaranteed but not tested.



### PARAMETER MEASUREMENT INFORMATION






THEVENIN EQUIVALENT OF (a) OR (b)

<sup>†</sup>C<sub>L</sub> includes jig and scope capacitances.

FIGURE 1. OUTPUT LOAD CIRCUIT




NOTE 5:  $t_f$  and  $t_f \le 5$  ns.

FIGURE 2. TRANSITION TIMES


NOTE: All switching characteristics and timing requirements assume test conditions as depicted in Figures 1 and 2 with timing references of 1.5 V (50% point) as shown in the subsequent timing diagrams.

# read cycle timing from address†




 $^{\dagger}\overline{W}$  is high, and  $\overline{E}$  is low.

# read cycle timing from chip enable<sup>‡</sup>



 ${}^{\ddagger}\overline{W}$  is high, address is valid prior to or simultaneously with the high-to-low transition of  $\overline{E}$ .


# write cycle timing controlled by write enable†



 ${}^{\dagger}\overline{E}$  or  $\overline{W}$  must be high during address transitions.

NOTE: For both W-controlled and E-controlled Write operations, the internal write time of the memory is defined by the overlap of E low and W low. Both signals must be low to initiate a write, and either signal can terminate a write by going high. The data input setup and hold times should be referenced to the edge that terminates the write.

# write cycle timing controlled by chip enable†



 ${}^{\dagger}\overline{E}$  or  $\overline{W}$  must be high during address transitions.

JD PACKAGE

#### • 8192 × 8 Organization

- Common I/O
- Military Temperature Range . . . 55 °C to 125 °C (M Suffix)
- Fast Static Operation
- Battery Back-Up Operation . . . 2-Volt Data Retention
- Maximum Access Time from Address or Chip Enable

'68CE64-25 . . . 25 ns

'68CE64-35 . . . 35 ns

'68CE64-45 . . . 45 ns

- Single 5-V Supply (10% Tolerance)
- Complementary Silicon Gate MOS Technology with a 6-Transistor Memory Cell
- TTL Compatible Inputs and Outputs
- 3-State Outputs
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active . . . 660 mW MAX
  - Standby . . . 55 mW MAX (TTL Inputs)
  - Standby . . . 5.5 mW MAX (CMOS Inputs)
- Standard and Class B Processing
  - SM Prefix . . . Standard Processing
  - SMJ Prefix . . . Class B Processing
- Output Enable for Bus Control
- Two Chip-Enable Pins for Increased Flexibility
- Packaging Options:
  - 28-Pin Ceramic 300-mil DIP
  - 32-Pad Leadless Ceramic Chip Carrier

#### description

The '68CE64 is a common I/O, 65,536-bit static random-access memory organized as 8192 words by 8 bits. This memory is fabricated using complementary MOS technology utilizing a full CMOS (six transistor cell) memory array. Access time from chip enable or address is available for 25, 35, or 45 ns cycle times, while maximum

(TOP VIEW) NC [ J28□ Vcc 27 \ \ \ \ \ A12 Α7 3 26 E2 Α6 25 🗖 A8 Α5 24 A9 Α4 6 23 A 11 А3 22 🗖 🗟 Α2 8 21 A 10 9 20 T E1 Α1 19 DQ8 ΑO 10 11 18 DQ7 DO1 17 DQ6 DQ2 12 DQ3 16 DQ5 13 GND 14 15 □ DQ4 FG PACKAGE (TOP VIEW) A12 A6 🛮 5 29 N A 8 A5 1 6 28 **[**] A9 A4 🛮 7 27 A11 АЗ 26 **[**] NC A2 ÌЯ 25 🛮 🗖 24 A 10 A0 🛭 11 23 [ E1 NC 1 12 22 DQ8 DQ1 1 13 21 DQ7 14 15 16 17 18 19 20

PIN	NOMENCLATURE
A0-A12	Address Inputs
DQ1-DQ8	Data In-Data Out
Ē1	Chip Enable/Power Down
E2	Chip Enable
G	Output Enable
GND	Ground
NC	No Connection
Vcc	5-V Supply
$\overline{w}$	Write Enable

power dissipation is less than 660 mW. This reduces to 55 mW (TTL Inputs) or 5.5 mW (CMOS Inputs) during standby operation.

The '68CE64's static design and control signals  $(\overline{E}1, E2, \overline{G}, \text{and } \overline{W})$  remove the need for refresh circuitry and simplify timing requirements. The two enable pins add flexibility and simplify memory expansion/design. The output-enable pin minimizes bus contention problems.



### SM68CE64, SMJ68CE64 8192-WORD BY 8-BIT STATIC RAMS

The '68CE64 static RAM provides single 5-V operation with all inputs and outputs compatible with standard TTL and CMOS voltage levels.

#### operation

#### addresses (A0-A12)

The 13 address inputs select one of the 8192 8-bit words in the RAM. The address inputs must be stable for the duration of a read or write cycle. The address inputs can be driven directly from standard Series 54/74 TTL without external pull-up resistors.

#### chip enable/power down (E1)

The chip enable/power down terminal (E1) can be driven directly by standard TTL circuits, and affects the powerdown/deselect function of the chip. Whenever E1 is high (disabled), the device is put into a reduced power standby mode. Data is retained during the standby mode.

#### chip enable (E2)

The chip enable terminal (E2) affects the chip deselect function. Whenever chip enable (E2) is high (enabled), and chip enable/powerdown ( $\overline{E}1$ ) is low (enabled) the device is operational, and data may be written or read provided input and output terminals are enabled. Whenever chip enable (E2) is low and chip enable/powerdown ( $\overline{E}1$ ) is low, the device is in the powered-up deselected state.

#### write enable (W)

The read or write mode is selected through the write-enable terminal. A logic high selects the read mode; a logic low selects the write mode.  $\overline{W}$  or  $\overline{E}1$  must be high or E2 must be low when changing addresses to prevent inadvertently writing data into a memory location. The  $\overline{W}$  input can be driven directly from standard TTL circuits.

#### output enable (G)


The output-enable terminal, which can be driven directly from standard TTL circuits, affects only the dataout terminals. When output enable is at a logic high level, the output terminals are disabled to the highimpedance state. Output enable provides greater output control flexibility, simplifying data bus design.

#### data in/data out (DQ1-DQ9)

Data can be written into a selected device when the write-enable  $(\overline{W})$  input is low, chip enable/powerdown ( $\overline{E}1$ ) is low, and chip enable (E2) is high. Data can be read when write enable ( $\overline{W}$ ) is high, chip enable/powerdown ( $\overline{E}1$ ) is low, chip enable (E2) is high, and output enable ( $\overline{G}$ ) is low. The DQ terminals can be driven directly from standard TTL circuits. The three-state output buffers provide direct TTL compatibility with a fanout of twenty Series 54LS or 54ALS TTL gates, sixteen Series 54AS TTL gates, or thirteen Series 54F TTL gates.



# logic symbol†



 $<sup>^{\</sup>dagger}\text{This}$  symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for the JD package.

### **FUNCTION TABLE**

Ē1	E2	$\overline{w}$	G	Input/Outputs	Mode
Н	X	Х	Х	High Z	Deselect Power Down
Х	L	Х	X	High Z	Deselect
L	Н	Н	L	Data Out	Read
L	Н	L	Х	Data In	Write
L	Н	Н	Н	High Z	Deselect

X = Don't Care.

# functional block diagram




#### data retention characteristics

	PARAMETER	PARAMETER TEST CONDITION		MIN VCC		MAX VCC@		UNIT
				2.0 V	3.0 V	2.0 V	3.0 V	
VDR	V <sub>CC</sub> for data retention		2.0	_	_	-		٧
ICCDR	Data retention current	$\overline{E}1 \ge V_{CC} - 0.2 V$ ,		3	5	100	200	μΑ
tCDR <sup>§</sup>	Chip deselect to data retention time	$V_{IN} \ge V_{CC} - 0.2 V$	0	-	-	_	-	ns
tR <sup>§</sup>	Operation recovery time	or ≤ GND + 0.2 V	tc(RD)‡	_	-	_		ns
ILI <sup>§</sup>	Input leakage current			-	-	1		μΑ

<sup>†</sup>TYP values listed are typical values at 25 °C.

### data retention waveform



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range (see Note 1)	V to 7 V
Input voltage range (see Note 2)	V to 7 V
Output voltage range in high-impedance state	V to 7 V
Output current	20 mA
Minimum operating free-air temperature	55°C
Maximum operating case-temperature	125°C
Storage temperature range65°C	to 150°C
Latch-up current	. 200 mA

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values in this data sheet are with respect to GND.

2. V<sub>IL</sub> (min) for short pulse durations of 20 ns or less. Prolonged operation at V<sub>IL</sub> levels below -1 V will result in excessive currents that may damage the device input.

<sup>&</sup>lt;sup>‡</sup>T<sub>c(RD)</sub> = read cycle time.

<sup>§</sup>This parameter is guaranteed but not tested.

### recommended operating conditions

		MIN	NOM I	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2.2	۷ر	CC + 1	V
VIL	Low-level input voltage (see Note 2)	-1		8.0	V
TC	Operating case temperature			125	°C
TA	Operating free-air temperature	 - 55			°C

NOTE 2: V<sub>IL</sub> (min) for short pulse durations of 20 ns or less. Prolonged operation at V<sub>IL</sub> levels below - 1 V will result in excessive current that may damage the device input.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAME	ren	TEST	'68CE64-25			'68	CE64-	35	UNIT
	PARAME	IEN	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
νон	High-level output	voltage	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -4 mA	2.4			2.4			٧
VOL	Low-level output	/oltage	V <sub>CC</sub> := 4.5 V, I <sub>OL</sub> = 8 mA			0.4			0.4	V
lj.	Input current (load	1)	0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10		10	-10		10	μΑ
lo	Output current (le	akage)	0 V ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output disabled	-10		10	-10		10	μΑ
lcc	V <sub>CC</sub> operating sup	pply current	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0 mA			130			120	mA
1	V <sub>CC</sub> supply	TTL-level inputs	$\overline{E}1 \ge V_{IH}, V_{CC} = 5.5 V$			10			10	mA
ıccı	current (standby)	CMOS-level inputs	$\overline{E}1 = V_{CC} \pm 0.3, V_{CC} = 5.5 V$			0.9			0.9	mA

	DADAMETED		TEST	'68	11807	
	PARAMETER		CONDITIONS	MIN	TYP MAX	UNIT
Vон	High-level output voltage		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -4 mA	2.4		V
VOL	Low-level output voltage		V <sub>CC</sub> = 4.5 V, l <sub>OL</sub> = 8 mA		0.4	V
T <sub>I</sub>	Input current (load)		0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	10	μΑ
lo	Output current (leakage)		0 V ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output disabled	-10	10	μА
Icc	VCC operating supply current		$V_{CC} = 5.5 \text{ V}, I_{O} = 0 \text{ mA}$		120	mA
	M	TTL-level inputs	E1 ≥ V <sub>IH</sub> , V <sub>CC</sub> = 5.5 V		10	mA
ICCI	VCC supply current (standby)	CMOS-level inputs	$\overline{E}1 = V_{CC} \pm 0.3, V_{CC} = 5.5 V$		0.9	mA

# capacitance, $T_A = 25$ °C, f = 1 MHz<sup>†</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5 V			5	рF
Co	Output capacitance	1A = 25°C, 1 = 1 WHz, VCC = 5 V			7	рF

<sup>&</sup>lt;sup>†</sup>Capacitance measurements are made on sample basis only.

#### timing requirements over recommended supply voltage range and operating temperature range

		'68	CE64-	25	'68	CE64-	35	'68	CE64-	45	UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
t <sub>c(rd)</sub>	Read cycle time	25			35			45			ns
tc(wr)	Write cycle time	25			35			45			ns
tw(W)	Write-enable pulse duration	15			20			25			ns
t <sub>su(E1)</sub>	Chip-enable 1 low to end of write	20			30			40			ns
t <sub>su(E2)</sub>	Chip-enable 2 high to end of write	15		_	20			25			ns
t <sub>su(A)</sub>	Address setup time to write start	0			0			0			ns
t <sub>su(D)</sub>	Data setup time to write end	10			15			20			ns
t <sub>h(A)</sub>	Address hold time from write end	0			0			0			ns
<sup>t</sup> h(D)	Data hold time from write end	0			0			0			ns
t <sub>PU</sub>	Delay time, chip-enable E1 low to power up‡	0			0			0			ns
t <sub>PD</sub>	Delay time, chip-enable E1 high to power down <sup>‡</sup>			20			20			25	ns
tAW	Address setup to write end	25			30			40			ns


### switching characteristics over recommended supply voltage range and operating temperature range

	PARAMETER	TEST CONDITIONS	'68CE64-25 MIN MAX	'68CE64-35 MIN MAX	'68CE64-45 MIN MAX	UNIT
t <sub>a(A)</sub>	Access time from address		25	35	45	ns
ta(E1)	Access time from chip enable E1 low	$R1 = 481 \Omega, R2 = 255 \Omega$	25	35	45	
ta(E2)	Access time from chip enable E2 high	C <sub>L</sub> = 30 pF,	20	25	30	ns
t <sub>a</sub> (G)	Access time from output enable low	See Figure 1a	15	. 20	20	
t <sub>v(A)</sub>	Output data valid after address change		3	3	3	ns
t <sub>en(W)</sub>	Output enable time from write enable high		0	0	3	ns
ten(E1)	Output enable time from chip enable £1 low	R2 = 255 Ω,	0	0	3	ns
ten(E2)	Output enable time from chip enable E2 high	R1 = 481 Ω,	0	0	3	ns
ten(G)	Output enable time from output enable low	C <sub>L</sub> = 5 pF,	0	0	0	
tdis(E1)	Output disable time from chip enable E1 high	See Figure 1b and	15	15	20	ns
tdis(E2)		Note 4	15	15	20	113
t <sub>dis(W)</sub>	Output disable time from write enable low	1	10	15	20	
tdis(G)	Output disable time from output enable high	1 .	10	15	20	ns

<sup>&</sup>lt;sup>‡</sup>This parameter is guaranteed but not tested.

NOTE 4: Transition is measured ±500 mV from steady state voltage. This parameter is guaranteed but not tested.


### PARAMETER MEASUREMENT INFORMATION



THEVENIN EQUIVALENT OF (a) OR (b)

<sup>†</sup>C<sub>L</sub> includes jig and scope capacitances.

FIGURE 1. OUTPUT LOAD CIRCUIT




NOTE 5:  $t_f$  and  $t_f \le 5$  ns.

**FIGURE 2. TRANSITION TIMES** 


NOTE: All switching characteristics and timing requirements assume test conditions as depicted in Figures 1 and 2 with timing references of 1.5 V (50% reference point) as shown in the subsequent timing diagrams.

# read cycle timing from address†




<sup>†</sup>W is high, and E is low.

# read cycle timing from chip enable‡




 $^{\ddagger}\overline{W}$  is high, address is valid prior to or simultaneously with the high-to-low transition of  $\overline{E}$ .

## write cycle timing controlled by write enable†



<sup>†</sup>E1 or W must be high during address transitions.

# write cycle timing controlled by chip enable†



 ${}^{\dagger}\overline{E}$  or  $\overline{W}$  must be high during address transitions.



JD PACKAGE

# 8192-WORD BY 9-BIT STATIC RAMS

APRIL 1987-REVISED MAY 1988

#### 8192 × 9 Organization

- Common I/O
- Military Temperature Range . . . 55 °C to 125°C (M Suffix)
- **Fast Static Operation**
- Battery Back-Up Operation . . . 2-Volt Data Retention
- Maximum Access Time from Address or Chip Enable '69CE72-25 . . . 25 ns

'69CE72-35 . . . 35 ns '69CE72-45 . . . 45 ns

- Single 5-V Supply (10% Tolerance)
- Complementary Silicon Gate MOS Technology with a 6-Transistor Memory Cell
- TTL Compatible Inputs and Outputs
- 3-State Outputs
- Low Power Dissipation ( $V_{CC} = 5.5 \text{ V}$ )
  - Active . . . 660 mW MAX
  - Standby . . . 55 mW MAX (TTL Inputs)
  - Standby . . . 5.5 mW MAX (CMOS Inputs)
- Standard and Class B Processing
  - SM Prefix . . . Standard Processing
  - SMJ Prefix . . . Class B Processing
- **Output Enable for Bus Control**
- Two Chip-Enable Pins for Increased Flexibility
- Packaging Options:
  - 28-Pin Ceramic 300-mil DIP
  - 32-Pad Leadless Ceramic Chip Carrier


# description

without notice.

The '69CE72 is a common I/O, 73,728-bit static random-access memory organized as 8192 words by 9 bits. Bit nine is generally used for parity bit storage for improved system reliability. This memory is fabricated using complementary MOS technology utilizing a full CMOS (six transistor cell) memory array. Access time from chip enable or address is available for 25, 35, or 45 ns cycle times, while maximum power

(TOP VIEW) A4**□**1 28 VCC A5[ 27 W A6**∏**3 26 E2 A7∏4 25 A2 A8**□**5 24 A1 23**□** A0 A9 6 A10[ 22 G A11**∏**8 21 A3 20 Ē1 A12**□**9 DQ1 10 19 DQ9 DQ2 11 18 DQ8 DQ3 12 17 DQ7 DQ4∏13 16 DQ6 GNDF 14 15 DQ5

#### **FG PACKAGE** (TOP VIEW)



PIN	NOMENCLATURE			
A0-A12	Address Inputs			
DQ1-DQ9	Data In/Data Out			
Ē1	Chip Enable/Power Down			
E2	Chip Enable			
G	Output Enable			
GND	Ground			
NC	No Connection			
Vcc	5-V Supply			
₩	Write Enable			

Copyright © 1987, Texas Instruments Incorporated

dissipation is less than 660 mW. This reduces to 55 mW (TTL Inputs) or 5.5 mW (CMOS Inputs) during standby operation.

data and other specifications are subject to change

The '69CE72's static design and control signals  $(\overline{E}1, E2, \overline{G} \text{ and } \overline{W})$  remove the need for refresh circuitry and simplify timing requirements. The two enable pins add flexibility and simplify memory expansion/design. The output-enable pin minimizes bus contention problems.

The '69CE72 static RAM provides single 5-V operation with all inputs and outputs fully compatible with standard TTL and CMOS voltage levels.

#### operation

#### addresses (A0-A12)

The 13 address inputs select one of the 8192 9-bit words in the RAM. The address inputs must be stable for the duration of a read or write cycle. The address inputs can be driven directly from standard Series 54/74 TTL without external pull-up resistors.

#### chip enable/power down (E1)

The chip enable/power down terminal ( $\overline{E}1$ ) can be driven directly by standard TTL circuits, and affects the powerdown/deselect function of the chip. Whenever  $\overline{E}1$  is high (disabled), the device is put into a reduced power standby mode. Data is retained during the standby mode.

#### chip enable (E2)

The chip enable terminal (E2) affects the chip deselect function. Whenever chip enable (E2) is high (enabled), and chip enable/powerdown ( $\overline{E}1$ ) is low (enabled) the device is operational, and data may be written or read provided input and output terminals are enabled. Whenever chip enable (E2) is low and chip enable/powerdown ( $\overline{E}1$ ) is low, the device is in the powered-up deselected state.

#### write enable (W)

The read or write mode is selected through the write-enable terminal. A logic high selects the read mode; a logic low selects the write mode.  $\overline{W}$  or  $\overline{E}1$  must be high or E2 must be low when changing addresses to prevent inadvertently writing data into a memory location. The  $\overline{W}$  input can be driven directly from standard TTL circuits.

#### output enable (G)


The output-enable terminal, which can be driven directly from standard TTL circuits, affects only the dataout terminals. When output enable is at a logic high level, the output terminals are disabled to the highimpedance state. Output enable provides greater output control flexibility, simplifying data bus design.

#### data in/data out (DQ1-DQ9)

Data can be written into a selected device when the write-enable  $(\overline{W})$  input is low, chip enable/powerdown  $(\overline{E}1)$  is low, and chip enable (E2) is high. Data can be read when write enable  $(\overline{W})$  is high, chip enable/powerdown  $(\overline{E}1)$  is low, chip enable (E2) is high, and output enable  $(\overline{G})$  is low. The DQ terminals can be driven directly from standard TTL circuits. The three-state output buffers provide direct TTL compatibility with a fanout of twenty Series 54LS or 54ALS TTL gates, sixteen Series 54AS TTL gates, or thirteen Series 54F TTL gates.



# logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for the JD package.

#### **FUNCTION TABLE**

Ē1	E2	W	Ğ	Input/Outputs	Mode
Н	Х	х	х	High Z	Deselect Power Down
х	L	Х	х	High Z	Deselect
L	H	н	L	Data Out	Read
L	Н	L	Х	Data In	Write
L	Н	Н	Н	High Z	Deselect

X = Don't Care.

### functional block diagram




### data retention characteristics

	PARAMETER	TEST CONDITION	MIN	TY V <sub>C</sub> ( 2.0 V	@	M/ VC0 2.0 V	; <b>@</b>	UNIT
$v_{DR}$	V <sub>CC</sub> for data retention		2.0	-	1	_	_	٧
ICCDR	Data retention current	$\overline{E}1 \geq V_{CC} - 0.2 V$ ,		3	5	100	200	μА
tCDR <sup>§</sup>	Chip deselect to data retention time	$V_{IN} \geq V_{CC} - 0.2 V$	0		_		-	ns
tR <sup>§</sup>	Operation recovery time	or $\leq$ GND + 0.2 V	t <sub>c(RD)</sub> ‡		_		_	ns
ILI§	Input leakage current				-		1	μΑ

<sup>&</sup>lt;sup>†</sup>TYP values listed are typical values at 25 °C.

### data retention waveform



t<sub>C(RD)</sub> = read cycle time.

This parameter is guaranteed but not tested.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range (see Note 1)	0.5 V to 7 V
Input voltage range (see Note 2)	– 1 V to 7 V
Output voltage range in high-impedance state	−0.5 V to 7 V
Output current	20 mA
Minimum operating free-air temperature	55°C
Maximum operating case-temperature	125°C
Storage temperature range	-65°C to 150°C
Latch-up current	200 mA

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values in this data sheet are with respect to GND.
  - 2. Prolonged operation at V<sub>II</sub> levels below -1 V will result in excessive currents that may damage the device input.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.2		V <sub>CC</sub> +1	V
VIL	Low-level input voltage (see Note 3)	- 1		0.8	V
TC	Operating case temperature			125	°C
TA	Operating free-air temperature	- 55			°C

NOTE 3: V<sub>IL</sub> (min) for short pulse durations of 20 ns or less. Prolonged operation at V<sub>IL</sub> levels below - 1 V will result in excessive currents that may damage the device input.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER		DADAMETED TEST		CE72	25	'69	UNIT		
			CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
VOH High-level output voltage		voltage	$V_{CC} = 4.5 \text{ V, } I_{OH} = -4 \text{ mA}$	2.4			2.4			V
VOL Low-level output voltage		/oltage	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA	0.4					0.4	٧
Ч	li Input current (load)		0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	- 10		10	-10		10	μΑ
9	Output current (le	akage)	$0 \text{ V} \leq \text{V}_{0} \leq \text{V}_{CC}$ , Output disabled	- 10		10	-10		10	μΑ
2	ICC VCC operating supply current		$V_{CC} = 5.5 \text{ V, I}_{O} = 0 \text{ mA}$			130			120	mA
lcci	V <sub>CC</sub> supply TTL-level inputs		Ē1 ≥ V <sub>IH</sub> , V <sub>CC</sub> = 5.5 V			10			10	mA
,CCI	current (standby)	CMOS-level inputs	$\overline{E}1 = V_{CC} \pm 0.3, V_{CC} = 5.5 V$			0.9			0.9	IIIA

	PARAMETER		TEST	<b>'69</b>	'69CE72-45				
	PARAMETER	į	CONDITIONS	MIN	TYP	MAX	UNIT		
VOH High-level output voltage		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -4 mA	2.4			V			
VOL Low-level output voltage		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA			0.4	V			
Į.	Input current (load)		0 V ≤ VI ≤ VCC	-10		10	μА		
lo	Output current (leakage)		$0 \text{ V} \leq \text{V}_{0} \leq \text{V}_{CC}$ , Output disabled	-10		10	μА		
Icc	ICC VCC operating supply current		$V_{CC} = 5.5 \text{ V, I}_{O} = 0 \text{ mA}$			120	mA		
lası	ICCI VCC supply current (standby)		$\overline{E}1 \ge V_{IH}, V_{CC} = 5.5 V$			10	mA		
ICCI	ACC ambbis content (argumps)	CMOS-level inputs	$\overline{E}1 = V_{CC} \pm 0.3, V_{CC} = 5.5 V$			0.9	""		

# capacitance, $T_A = 25$ °C, f = 1 MHz<sup>†</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	TA = 25°C, f = 1 MHz, V <sub>CC</sub> = 5 V			5	
Co	Output capacitance	1A - 25 C, 1 = 1 MHz, VCC = 5 V			7	pF

<sup>&</sup>lt;sup>†</sup>Capacitance measurements are made on sample basis only.

#### timing requirements over recommended supply voltage range and operating temperature range

		'69	'69CE72-25		'69	CE72-	35	'69	CE72-	45	UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNI
t <sub>c(rd)</sub>	Read cycle time	25			35			45			ns
t <sub>c(wr)</sub>	Write cycle time	25			35			45			ns
tw(W)	Write-enable pulse duration	15			20			25			ns
t <sub>su(E1)</sub>	Chip-enable 1 low to end of write	20			30			40			ns
t <sub>su(E2)</sub>	Chip-enable 2 high to end of write	15			20			25			ns
t <sub>su(A)</sub>	Address setup time to write start	0			0			0	-		ns
t <sub>su(D)</sub>	Data setup time to write end	10			15			20			ns
th(A)	Address hold time from write end	0			0			0			ns
th(D)	Data hold time from write end	0			0			0			ns
tPU	Delay time, chip-enable E1 low to power up‡	0			0			0			ns
tPD	Delay time, chip-enable E1 high to power down <sup>‡</sup>			20			20			25	ns
tAW	Address setup to write end	25			30			40			ns


#### switching characteristics over recommended supply voltage range and operating temperature range

PARAMETER		TEST CONDITIONS	'69CE72-25 MIN MAX	'69CE72-35 MIN MAX	'69CE72-45 MIN MAX	UNIT
ta(A)	Access time from address		25	35	45	ns
ta(E1)	Access time from chip enable E1 low	D1 4010 D2 2550	25	35	45	
ta(E2)	Access time from chip enable E2 high	R1 = 481 $\Omega$ , R2 = 255 $\Omega$ C <sub>1</sub> = 30 pF,	20	25	30	ns
ta(G)	Access time from output enable low	See Figure 1a	15	20	20	
t <sub>V</sub> (A)	Output data valid after address change	See rigure 1a	3	3	3	ns
t <sub>en(W)</sub>	Output enable time from write enable high		0	0	3	ns
ten(E1)	Output enable time from chip enable E1 low		0	0	3	ns
ten(E2)	Output enable time from chip enable E2 high	R1 = 481, R2 = 255 Ω,	0	0	3	ns
ten(G)	Output enable time from output enable low	$C_1 = 5 pF$	0	0	0	ns
tdis(E1)	Output disable time from chip enable E1 high	See Figure 1b and	15	15	20	ns
tdis(E2)	Output disable time from chip enable E2 low	Note 4	15	15	20	ns
tdis(W)	Output disable time from write enable low	11010 4	10	15	20	ns
tdis(G)	Output disable time from output enable high		10	15	20	ns


<sup>&</sup>lt;sup>‡</sup>This parameter is guaranteed but not tested.

NOTE 4: Transition is measured  $\pm$  500 mV from steady state voltage. This parameter is guaranteed but not tested.

#### PARAMETER MEASUREMENT INFORMATION




THEVENIN EQUIVALENT OF (a) OR (b)



<sup>†</sup>C<sub>1</sub> includes jig and scope capacitances.


FIGURE 1. OUTPUT LOAD CIRCUIT



**FIGURE 2. TRANSITION TIMES** 


NOTE 5: All switching characteristics and timing requirements assume test conditions as depicted in Figures 1 and 2 with timing references of 1.5 V (50% reference point) as shown in subsequent timing diagrams.

### ead cycle timing from address†




 $\overline{W}$  is high, and  $\overline{E}$  is low.

## ead cycle timing from chip enable<sup>‡</sup>




 ${}^{\ddagger}\overline{W}$  is high, address is valid prior to or simultaneously with the high-to-low transition of  $\overline{E}.$ 

# write cycle timing controlled by write enable†



 ${}^{\dagger}\overline{E}$  or  $\overline{W}$  must be high during address transitions.

# write cycle timing controlled by chip enable†



 $^{\dagger}\overline{\mathbf{E}}$  or  $\overline{\mathbf{W}}$  must be high during address transitions.



## • 262,144 × 1 Organization

- Separate I/O
- Military Temperature Range . . . 55°C to 125°C (M Suffix)
- Fast Static Operation
- Maximum Access Time from Address or Chip Enable
  - '61CD256-35 . . . 35 ns '61CD256-45 . . . 45 ns '61CD256-55 . . . 55 ns
- Single 5-V Supply (10% Tolerance)
- Automatic Powerdown when Deselected
- 3-State Output
- Complementary Silicon Gate MOS Technology with a 6-Transistor Memory Cell
- TTL Compatible Inputs and Outputs
- Low Power Dissipation (VCC = 5.5 V)
  - -Active . . . 660 mW MAX
  - -Standby . . . 27.5 mW MAX (TTL Inputs)
  - -Standby . . . 1.1 mW MAX (CMOS Inputs)
- Standard and Class B Processing
  - -SM Prefix . . . Standard Processing
  - -SMJ Prefix . . . Class B Processing
- Packaging Options:
  - -24-Pin Ceramic 300-mil DIP
  - -28-Pad Leadless Ceramic Chip Carrier
- Chip Enable Pin for Memory Expansion and Standby Operation

JD PACKAGE (TOP VIEW)										
AO 🗆	1	U <sub>24</sub>	b∨cc							
A1 🗌	2	23	A17							
A2 🖸	3	22	]A16							
A3 🛚	4	21	A15							
A4 🗌	5	20	A14							
A5 🗌	6	19	] A13							
A6 🗌	7	18	A12							
A7 🗍	8	17	]A11							
A8 🗌	9	16	] A10							
a 🗆	10	15	] A9							
₩□	11	14	] D							
GND 🗆	12	13	₽Ē							

PIN	PIN NOMENCLATURE							
A0-A17	Address Inputs							
D	Data Input							
Q	Data Output							
Ē	Chip Enable/Power Down							
GND	Ground							
v <sub>cc</sub>	5-V Supply							
W	Write Enable							

#### description

The '61CD256 is a separate I/O, 262,144-bit static random-access memory organized as 262,144 words by 1 bit. This memory is fabricated using complementary MOS technology utilizing a full CMOS (six-transistor cell) memory array. The six-transistor cell provides inherently lower soft error rates, improved stability over the operating temperature range, and very low standby power compared to the four-transistor/two-poly load cell, making it ideal for military applications.

The '61CD256's static design and control signals ( $\overline{E}$  and  $\overline{W}$ ) remove the need for refresh circuitry and simplify timing requirements. The chip-enable pin provides for easy memory expansion and for automatic power-down. This feature, in conjunction with the full CMOS array, provides for very low standby power operation when the memory is deselected, greatly reducing the overall memory power requirements.

Access time from either address or chip enable is a maximum of 35, 45, or 55 ns, allowing speed enhancements for new and existing designs.




8

0	65,536	×	4	Organization
---	--------	---	---	--------------

- Common I/O
- Military Temperature Range . . . 55°C to 125°C (M Suffix)
- Fast Static Operation
- Maximum Access Time from Address or Chip Enable
  - '64C256-35 . . . 35 ns
  - '64C256-45 . . . 45 ns
  - '64C256-55 . . . 55 ns
- Single 5-V Supply (10% Tolerance)
- Complementary Silicon Gate MOS
   Technology with a 6-Transistor Memory Cell
- TTL Compatible Inputs and Outputs
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - -Active . . . 660 mW MAX
  - -Standby . . . 27.5 mW MAX (TTL Inputs)
  - —Standby . . . 1.1 mW MAX (CMOS Inputs)
- Standard and Class B Processing
  - -SM Prefix . . . Standard Processing
  - -SMJ Prefix . . . Class B
- Chip Enable Pin for Memory Expansion and Standby Operation
- Packaging Options:
  - -24-Pin Ceramic 300-mil DIP
  - -28-Pad Leadless Ceramic Chip Carrier

#### description

The '64C256 is a common I/O, 262,144-bit static random-access memory organized as 65,536 words by 4 bits. This memory is fabricated using complementary MOS technology utilizing a full CMOS (six-transistor cell) memory array. The six-transistor cell provides for inherently lower soft error rates, improved stability over the operating temperature range, and very low standby power compared to the four-transistor/two-poly load cell, making it ideal for military applications.



PIN NOMENCLATURE		
A0-A15	Address Inputs	
DQ1-DQ4	Data In/Data Out	
Ē	Chip Enable/Power Down	
GND	Ground	
vcc	5-V Supply	
₩	Write Enable	

The '64C256's static design and control signals ( $\overline{E}$  and  $\overline{W}$ ) remove the need for refresh circuitry and simplify timing requirements. The chip-enable pin provides for simplified memory expansion/design and for automatic powerdown. Access time from either address or chip enable is a maximum of 35, 45, or 55 ns.

# 32,768 × 8 Organization

- Common I/O
- Military Temperature Range . . . 55 °C to 125 °C (M Suffix)
- Fast Static Operation
- Maximum Access Time from Address or Chip Enable
  - '68CE256-35 . . . 35 ns
  - '68CE256-45 . . . 45 ns
  - '68CE256-55 . . . 55 ns
- Single 5-V Supply (10% Tolerance)
- Complementary Silicon Gate MOS Technology with a 6-Transistor Memory Cell
- TTL Compatible Inputs and Outputs
- Low Power Dissipation (VCC = 5.5 V)
  - Active . . .660 mW MAX
  - Standby . . . 27.5 mW MAX (TTL Inputs)
  - Standby . . . 1.1 mW MAX (CMOS Inputs)
- Standard and Class B Processing
  - SM Prefix . . . Standard Processing
  - SMJ Prefix . . . Class B
- Output Enable for Simplified Bus Control
- Chip Enable Pin for Memory Expansion and Standby Operation
- Packaging Options:
  - 28-Pin Ceramic 400-mil DIP
  - 28-Pin Ceramic 600-mil DIP
  - 32-Pad Leadless Ceramic Chip Carrier

#### description

The '68CE256 is a common I/O, 262,144-bit static random-access memory organized as 32,768 words by 8 bits. This memory is fabricated using complementary MOS technology utilizing a full CMOS (six transistor cell) memory array. The six transistor cell provides for inherently lower soft error rates,

JD PACKAGE
(TOP VIEW)
A14
FG PACKAGE (TOP VIEW)
A12 NC VCC
A6 5

PIN NOMENCLATURE		
A0-A14	Address Inputs	
DQ1-DQ8	Data In/Data Out	
Ē	Chip Enable/Power Down	
GND	Ground	
Vcc	5-V Supply	
₩	Write Enable	
G	Output Enable	

improved stability over the operating temperature range, and very low standby power compared to the four-transistor/two-poly load cell, making it ideal for military applications.

The '68CE256's static design and control signals ( $\overline{E}$ ,  $\overline{G}$ , and  $\overline{W}$ ) remove the need for refresh circuitry and simplify timing requirements. The chip-enable pin provides for simplified memory expansion/design and for automatic powerdown. Access time from either address or chip enable is a maximum of 35, 45, or 55 ns. The output enable-pin minimizes bus contention problems.



JD PACKAGE (TOP VIEW)

#### 32,768 × 9 Organization

- Common I/O
- Military Temperature Range . . . 55°C to 125°C (M Suffix)
- Fast Static Operation
- Maximum Access Time from Address or Chip Enable
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
   (2007)
  - '69CE288-35 . . . 35 ns
  - '69CE288-45 . . . 45 ns
  - '69CE288-55 . . . 55 ns
- Single 5-V Supply (10% Tolerance)
- Complementary Silicon Gate MOS Technology with a 6-Transistor Memory Cell
- TTL Compatible Inputs and Outputs
- Low Power Dissipation (Vcc = 5.5 V)
  - Active . . . 660 mW MAX
  - Standby . . . 27.5 mW MAX (TTL Inputs)
  - Standby . . . 1.1 mW MAX (CMOS inputs)
- Standard and Class B Processing
  - SM Prefix . . . Standard Processing
  - SMJ Prefix . . . Class B
- Output Enable for Simplified Bus Control
- Chip Enable Pin for Memory Expansion and Standby Operation
- Packaging Options:
  - 32-Pin Ceramic 400-mil DIP
  - 32-Pad Leadless Ceramic Chip Carrier

#### description

The '69CE288 is a common I/O, 294,912-bit static random-access memory organized as 32,768 words by 9 bits. This memory is fabricated using complementary MOS technology utilizing a full CMOS (six-transistor cell) memory array. The six-transistor cell provides for inherently lower soft error rates, improved stability over the operating temperature range, and very low standby power compared to the four-transistor/two-poly load cell, making it ideal for military applications.

The '69CE288's static design and control signals (E, G, and W) remove the need for refresh

GND □ 1 NC □2 31 A14 A8∐ 3 30□ NC A7 🛛 4 29[] W A6∐5 28 A13 A5∏6 27 🗆 A9 26 A10 A4∐7 АЗПв 25 A11 А2∏9 24∏ <u>G</u> A1 10 23 A12 22 | E A0∏11 DQ1 🗆 12 21 DQ9 DQ2∏13 20 T DQ8 DQ3∏14 19 DQ7 DQ4 15 18 DQ6 GND∏16 17 DQ5 **FG PACKAGE** (TOP VIEW)

	4 3 2     32 31	30 Y	1
Α6	]5 1	29[	A8
A5		28	A9
A4	]7	27	A11
АЗ	]8	26[	NC
A2	]9	25 [	
A1	] 10	24 [	A10
AO	]11	23 [	Ē
NC	] 12	22 [	DØ9
DQ1	] 13	21 [	DQ8
	14 15 16 17 18 19	20 /	l
	21 80 0 # 10 8		
	D02 D03 GND D04 D05		
	۵۵۵۵۵۵		

PIN NOMENCLATURE				
A0-A14	A0-A14 Address Inputs			
DQ1-DQ9	Data In/Data Out			
Ē	Chip Enable/Power Down			
GND	Ground			
Vcc	5-V Supply			
₩	Write Enable			
ত্ত	Output Enable			
NC	No Connection			

circuitry and simplify timing requirements. The chip-enable pin provides for simplified memory expansion/design and for automatic powerdown. Access time from either address or chip enable is a maximum of 35, 45, or 55 ns. The output enable-pin minimizes bus contention problems.



#### Handles All IEEE-488 1975/78 Functions


#### Compatible with IEEE-488A 1980 Supplement

- Maximum Transfer Rate . . . Greater Than 360 Kilobytes/Second
- Talker and Listener Function (T, TE, L, LE)
- Automatic Source and Acceptor Handshakes (SH. AH)
- Controller with Pass Control
- System Controller Capabilities
- Device Trigger and Device Clear Capabilities (DT, DC)
- Optional Automatically Cleared 'Request Service Bit'
- Parallel and Serial Poll Facilities (PP)
- Remote/Local Function with Local Lockout (RL)
- Single or Dual Primary Addressing
- Secondary Address Capabilities
- Direct Interface to SN75160/161/162 Bus Transceivers with No Additional Logic
- Compatible with Most Microprocessors
- Direct-Memory-Access Facilities
- Memory-Mapped Microprocessor Interface
- Temperature Range . . . 55 °C to 110 °C (S Suffix)


#### description

The SMJ9914A provides an interface between a Microprocessor System and the General Purpose Interface Bus (GPIB) specified in the IEEE-488 1975/78 standards and the IEEE-488A 1980 supplement. The device is controlled and configured through 8-bit memory-mapped registers and enables all aspects of the standards to be implemented, including talker, listener and controller. The functional block diagram is shown on page 3.

#### JD PACKAGE (TOP VIEW)



#### FD PACKAGE (TOP VIEW)



The GPIB is designed to allow up to 15 instruments within a localized area to communicate with each other over a common bus. Each device has a unique address, read from external switches at power-on, to which it responds. Information is transmitted by byte-serial bit-parallel format and may consist of either device-dependent data or interface messages, commonly referred to as data or command, respectively. A typical application is shown in Figure 1. Auxiliary commands are listed in Table 1.

Device data may be sent by any one device (the talker) and received by a number of other devices (listeners). Instructions, such as select range, select function, or measurement data for processing or printout, may be sent in this way.

The SMJ9914A performs the interface function between the microprocessor and GPIB bus and relieves the processor of the task of maintaining the IEEE protocol. By utilizing the interrupt capabilities of the device, the bus does not have to be continually polled, and fast responses to changes in the interface configuration can be achieved.

The GPIB input/output pins are connected to the IEEE-488 bus via bus tranceivers. The direction of data flow is controlled by the TE and  $\overline{\text{CONT}}$  outputs generated on the SMJ9914A. The SN75160, 75161 and 75162 bus transceivers are designed specifically for use with a GPIB interface. The TE and  $\overline{\text{CONT}}$  signals are routed within the devices so that the buffers on particular lines are controlled as required by the SMJ9914A. Other buffers may be used, but they may require a small amount of external logic, particularly around the EOI line buffer.



# functional block diagram




FIGURE 1. TYPICAL SMJ9914A APPLICATION

### pin descriptions

PIN		I/O	DESCRIPTION	
NO.	NAME	(TYPE)	DESCRIPTION	
1	ACCRO	O <sup>†</sup>	Access Request. This pin becomes active (low) to request a direct memory access.	
2	ACCGR		Access Granted. When received from the direct-memory-access control logic, this enables the	
	Account		byte onto the data bus. ACCGR must be high when not participating in DMA transfer.	
3	3 CE	,	Chip Enable. CE allows access of read and write registers. If CE is high, DO-D7 are in high	
			impedance unless ACCGR is low.	
4	WE	1	Write Enable. When active (low), indicates to the SMJ9914A that data is being written to one	
			of its registers.	
5	DBIN	· 1	Data Bus In. An active (high) state indicates to the SMJ9914A that a read is about to be	
<u> </u>	RSO		carried out by the MPU.	
6 7	RS1	 	Register Select Lines. Determine which register is addressed by the MPU during a read	
8	RS2	i	or write operation.	
9	INT	O‡	Interrupt. Sent to the MPU to cause a branch to a service routine.	
17-10	D0-D7	1/0†	Data transfer lines on the MPU side of the device. D0 is the most-significant bit.	
18	φ	1,0	Clock Input. 500 kHz to 5 MHz. Need not be synchronous to system clock.	
<u> </u>	<u>-</u>			
19	RESET §		Initializes the SMJ9914A at power-on.	
20	V <sub>SS</sub>		Ground reference voltage.	
21	TE	O <sup>†</sup>	Talk Enable. Controls the direction of the transfer of the line transceivers. Logically, it is:  [CACS + TACS + EIO.ATN.(CIDS + CADS) SWRST].	
22	REN	Remote Enable. Sent by system controller to select control either from the front panel or fro the IEEE bus.		
	150	FC 1/0¶	Interface Clear. Sent by the system controller to set the interface system into a known	
23	IFC		quiescent state. The system controller becomes the controller in charge.	
24	NDAC	1/0†	Not Data Accepted. Handshake line. Acceptor sets this false (high) when it has latched the	
24	NDAC		data from the I/O lines.	
25	NRFD	1/0†	Not Ready For Data. Handshake line. Sent by acceptor to indicate readiness for the next byte.	
26	DAV	1/0†	Data Valid. Handshake line controlled by source to show acceptors when valid data is present	
20	DAV	1/0	to the bus.	
27	EOI	1/0†	End Or Identify. If ATN is false (high), this indicates the end of a message block. If ATN is	
27	EOI	1/01	true (low), the controller is requesting a parallel poll.	
28	ATN	1/0†	Attention. Sent by controller in charge. When true (low), interface commands are being sent	
20	AIN		over the DIO lines. When false (high), these lines carry data.	
29	SRQ	1/0†	Service Request. Set true (low) by a device to indicate a need for service.	
20	CONT	Ω <sup>†</sup>	Indicates (low) if a device is controller in charge. It is used to control direction of SRQ and	
30 C	CONT	ט '	ATN in pass control systems. Logically, it is (CIDS + CADS).	
31-38 DIO8-	DIOS DIO1	DIO8-DIO1 I/O <sup>†</sup>	DIO8 through DIO1 are the data input/output lines on the GPIB side. These pins connect to	
	ו טוט-סטוט ו		the IEEE-488 bus via non-inverting transceivers.	
39 TF	TR	O <sup>†</sup>	Trigger. Activated when the GET command is received over the interface or the fget command	
			is given by the MPU.	
40	Vcc		Supply voltage (5 V nominal).	

<sup>†</sup>Push-pull output



<sup>&</sup>lt;sup>‡</sup>Open-drain output with no internal pullup

<sup>§</sup>The hardware RESET pin has the following effect on the SMJ9914A:

<sup>-</sup>Serial and Parallel Poll registers cleared

<sup>-</sup>All clear/set auxiliary commands cleared except 'swrst'

<sup>- &#</sup>x27;swrst' auxiliary command set. This holds the SMJ9914A in known states.

<sup>¶</sup>Open-drain output with internal pullup

# **GPIB CONTROLLER**

Communication between the microprocessor and SMJ9914A is carried out via memory-mapped registers. There are 13 registers within the SMJ9914A, 6 of which are read and 7 are write. These registers both pass control data to and get status information from the device. These registers are listed in Table 2 and shown in Figure 2.

The three least-significant address lines from the MPU are connected to register select lines RSO, RS1. and RS2 and determine the particular register selected. The high-order address lines are decoded by external logic to cause the CE input to the SMJ9914A to be pulled low when any one of eight consecutive addresses are selected. Thus the internal registers appear to be situated at eight consecutive locations within the MPU address space. Reading or writing to these locations transfers information between the SMJ9914A and the microprocessor. Note that reading and writing to the same location will not access the same register within the SMJ9914A since they are either read-only or write-only registers. For example, a read operation with RS2-RS0 = 011 gives the current status of the GPIB interface control lines, whereas a write to this location loads the auxiliary-command register.

Each device on the bus interface is given a 5-bit address enabling it to be addressed as a talker or listener. This address is set on an external DIP switch (usually at the rear of an instrument) before power-on.

Typical SMJ9914A configuration utilizes registers 100 or 101 as an address switch register (see Table 2.). This register may consist of a DIP switch which drives the data lines via 3-state buffers when one of these addresses is read. This allows the host MPU to read a device address which is manually set and write this address into the address register of the SMJ9914A for device identification on the bus. The SMJ9914A responds by causing a My Address (MA) interrupt and entering the required addressed state when this address is detected on the GPIB data lines.

TABLE 1. AUXILIARY COMMANDS

				C/S
MNEMONIC	DESCRIPTION	CLEAR	SET	NA
				CODE
dacr	Release DAC holdoff	01	81	
dai	Disable all interrupts	13	93	
feoi	Send EOI with next byte			08
fget	Force group execute			
	trigger	06	86	
gts	Go to standby			OB
hdfa	Holdoff on all data	03	83	
hdfe	Holdoff on EOI only	04	84	
lon	Listen only	09	89	[ [
nbaf	New byte available false			05
pts	Pass through next			
j	secondary			14
rhdf	Release RFD holdoff	[		02
rlc	Release control			12
rpp	Request parallel poll	OE	8E	
rqc	Request control			11
rsv2	Request service bit 2	18	98	1 1
rtl	Return to local	07	87	
shdw	Shadow handshake	16	96	i l
sic	Send interface clear	OF	8F	
sre	Send remote enable	10	90	1 1
std1	Short T1 settling time	15	95	
tca	Take control			
	asynchronously			oc
tcs	Take control	( )		1 1
	synchronously			0D
ton	Talk only	0A	8A	
vstd1	Very short T1 delay	17	97	

TABLE 2. REGISTER ADDRESSES

Α	DDRES	S	READ	WRITE
RS2	RS1	RS0	REGISTERS	REGISTERS
0	0	0	Interrupt Status 0	Interrupt Mask 0
0	0	1	Interrupt Status 1	Interrupt Mask 1
0	1	0	Address Status	‡
0	1	1	Bus Status	Auxiliary Command
1	0	0	t	Address
1	0	1	t	Serial Poll
1	1	0	Command Pass Thru	Parallel Poll
1	1	1	Data In	Data Out

<sup>&</sup>lt;sup>†</sup>The SMJ9914A host interface data lines will remain in the highimpedance state when these register locations are addressed. An Address Switch Register may therefore be included in the address space of the device at these locations.

<sup>&</sup>lt;sup>‡</sup>This address is not decoded by the SMJ9914A. A write to this location will have no effect on the device, as if a write had not occurred.

#### reference documentation

- TMS9914A GPIB Controller User's Guide (SPPU013)
- TMS9914A General Purpose Interface Bus (GPIB) Controller Data Manual (MP033A)

				DAT	A-IN F	EGIST	TER				
ΑĹ	DDRE	SS			BIT	ASSI	GNME	NT			
RS2	RS1	RS0	D0	D1	D2	D3	D4	D5	D6	D7	
1	1	1	DI08	DI07	DI06	DI05	DI04	DI03	DI02	DI01	GPI

				DATA	-OUT	REGIS	TER				
A	DDRE	SS			BIT	ASSI	GNME	NT			
RS2	RS1	RS0	DO	D1	D2	D3	D4	D5	D6	<b>D</b> 7	
1	1	1	DI08	DI07	DI06	DI05	DI04	D103	DI02	DIO1	GPIE

			AUXIL	IARY-	COM	IAND	REGIS	STER		
ΑI	DDRE	SS			BIT	ASSI	GNME	NT		
RS2	RS1	RS0	D0	D1	D2	D3	D4	D5	D6	D7
0	1	1	cs	xx	xx	f4	f3	f2	f1	fO

cs Clear or Set

f4-f0 Auxiliary command select

		INT	ERRUI	PT MA	ASK/S	TATU:	S REG	ISTER	0			
Αſ	DDRE	SS			BIT	ASS	GNM	NT				
RS2	RS1	RSO	DO	D1	D2	D3	D4	D5	D6	D7		
0	0	0	xx	xx	BI	во	END	SPAS	RLC	MAC	INT	MAS
0	0	0	INTO	INT1	BI	ВО	END	SPAS	RLC	MAC	INT:	STA

INT1 Interrupt Status Register 1 END Last byte in string received SPAS Device has been serial polled BI Byte In RLC Remote/Local Change BO Byte Out ACC MAC MY Address Change

		INT	ERRU	т ми	ASK/ST	TATU:	S REGI	STER	1		
Α	DDRE	SS			BIT	ASS	GNME	NT			
RS:	2 RS1	RS0	DO	D1	D2	D3	D4	D5	D6	D7	
0	0	1	GET	ERR	UNC	APT	DCAS	MA	SRQ	IFC	INT MASK
0	0	1	GET	ERR	UNC	APT	DCAS	MA	SRQ	IFC	INT STAT

GET Group Execute Trigger ERR Error

ERR Error UNC Unrecognized

UNC Unrecognized Command APT Address Pass Through DCAS Device Clear Active State SRQ Service Request

MA My Address IFC Interface Clear

			ADD	RESS	STAT	rus R	EGIST	ER		
A	DRE	SS			BIT	ASSI	GNME	NT		
RS2	RS1	RS0	D0	D1	D2	D3	D4	D5	D6	D7
0	1	0	REM	LLO	ATN	LPAS	TPAS	LADS	TADS	ulpa

REM Remote State

LLO Local Lockout

ATN Attention

LPAS Listener Primary

Addressed State

TPAS Talker Primary Addressed Stat LADS Addressed to listen TADS Addressed to talk ulpa LSB last address

				ADD	RESS I	REGIS	TER			
AD	DRE	SS			BIT	ASSI	GNME	NT		
RS2	RS1	RS0	D0	D1	D2	D3	D4	D5	D6	D7
1	0	0	edpa	dal	dat	A5	A4	А3	A2	A1

edpa Enable dual-primary addressing mode

dat Disable talker function A5-A1 Primary address

das Disable listener function

				В	US S	TATUS	REGI	STER			
	Αľ	DRE	SS			BIT	ASSI	GNME	NT		
)	RS2	RS1	RS0	D0	D1	D2	D3	D4	D5	D6	D7
	0	1	1	ATN	DAV	NDAC	NRFD	EOI	SRQ	IFC	REN

			S	ERIAI	POLL	. REG	STER			
ΑĽ	DDRE	SS			BIT	ASSI	GNME	NT		
RS2	RS1	RS0	DO	D1	D2	D3	D4	D5	D6	D7
1	0	1	S8	rsv1	S6	S5	S4	S3	S2	S1
			DI08	DI07	DIO6	DI05	DI04	DIO3	DIO2	DIO1

S8,S6-S1 Device Status

1

rsv1 Request Service bit 1

į			СО	MMAI	ND PA	SS TI	IROU	GH RE	GISTE	R		
	ΙA	DDRE	SS			BIT	ASSI	GNME	NT			1
	RS2	RS1	RS0	D0	D1	D2	D3	D4	D5	D6	D7	
	1	1	0	DI08	D107	DI06	DI05	DI04	DI03	DI02	DIO1	G

PARALLEL POLL REGISTER **ADDRESS** BIT ASSIGNMENT RS2 RS1 RS0 DΩ D1 D2 **D3** D4 **D5** D6 D7 PP8 PP7 PP6 PP5 PP4 PP3 PP2 PP1 DIO8 DIO7 DIO6 DIO5 DIO4 DIO3 DIO2 DIO1 **GPIB** 

FIGURE 2. INTERNAL REGISTERS



#### absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Supply voltage range VCC‡	0.3 V to 20 V
All input and output voltage ranges	-0.3~V to $20~V$
Continuous power dissipation	1.0 W
Operating case temperature range	-55°C to 110°C
Storage temperature range	-55°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
VSS	Supply voltage	-		0		V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage	<del></del>			0.8	V
la	High-level output current	All outputs except REN, IFC, INT			- 400	μА
ІОН		REN, IFC only			- 100	μΑ
IOL	Low-level output current				2	mA
TC	Operating case temperature		- 55		110	°C

#### electrical characteristics over full range of recommended operating conditions

	PARAMETER		PARAMETER TEST CONDITIONS		TYP	мах	UNIT
Voн	High-level REN,IFC,INT		I <sub>OH</sub> = -400 μA				V
ĺ	output voltage	REN, IFC only	I <sub>OH</sub> = -100 μA	2.2			
VOL	Low-level output	t voltage	I <sub>OL</sub> = 2 mA			0.4	V
lı	Input current (a	ny input)	$V_{CC} = 5.25 \text{ V}, V_I = V_{SS} \text{ to } V_{CC}$			± 10	μΑ
loz	Off-state output	aurront	$V_{CC} = 5.25 \text{ V}, V_{O} = 2.4 \text{ V}$			20 μ	μΑ
loz	On-state output	Cullent	$V_{CC} = 5.25 \text{ V}, V_{O} = 0.4 \text{ V}$			- 20	μΑ
Icc	VCC supply cur	rent	V <sub>CC</sub> = 5.25 V			200	mA
Ci	Input capacitan	ce (any input)†	f = 1 MHz, all other pins at 0 V			15	pF

<sup>&</sup>lt;sup>†</sup>Parameter guaranteed via characterization data.

<sup>‡</sup>All voltage values in this data sheet are with respect to VSS.

## clock and host interface timing requirements over full range of operating conditions


		MIN	NOM	MAX	UNIT
t <sub>C</sub> (φ)	Clock cycle time	200		2000	ns
tw(φH)	Clock high pulse duration			1955	ns
tw(φL)	Clock low pulse duration	45			ns
t <sub>su(AD)</sub>	Address setup time	0			ns
t <sub>su</sub> (DBIN)	DBIN setup time <sup>†</sup>	0			ns
t <sub>su(CE)</sub>	CE setup time	100			ns
t <sub>su</sub> (WE)	WE setup time <sup>†</sup>	0			ns
tw(WE)	WE low pulse duration	80			ns
t <sub>su(DA)</sub>	Data setup time	80			ns
th(DA)	Data hold time	15			ns
th(AD)	Address hold time	0			ns
th(DBIN)	DBIN hold time <sup>†</sup>	0			ns
th(CE)	CE hold time	80			ns
t <sub>su(GR)</sub>	ACCGR setup time	100			ns
th(GR)	ACCGR hold time	80			ns

<sup>†</sup>Parameter guaranteed via characterization data.

#### host interface timing characteristics over full range of operating conditions

	PARAMETER		MAX	UNIT
ta(CE)	Access time from CE		150	ns
ta(DBIN)	Access time from DBIN low		150	ns
t <sub>su(AD)</sub>	Address setup time to CE	0		ns
td(DBINL-DZ)	DBIN low to data high impedance	50	100	ns
td(CEH-DZ)	CE high to data high impedance	50	100	ns
ta(GR)	Access time from ACCGR low		150	ns
td(AGRH-DZ)	ACCGR high to data high impedance	50	100	ns
td(GRL-RQH)	Delay of ACCRQ high from ACCGR low		100	ns

### PARAMETER MEASUREMENT INFORMATION




(a) ALL OUTPUTS EXCEPT REN AND IFC

(b) IFC AND REN

NOTE 1: Timing measurements are referenced to or from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

FIGURE 3. TEST LOAD CIRCUITS








FIGURE 4. VOLTAGE REFERENCE LEVELS






FIGURE 5. HIGH-IMPEDANCE MEASUREMENTS


#### clock cycle timing



# read cycle timing




#### write cycle timing




NOTE 2:  $t_{h(AD)}$  and  $t_{h(DA)}$  are shown measured from the rising edge of  $\overline{WE}$ . This is the correct reference point in this figure, since the measurements should be from the rising edge of  $\overline{WE}$  or  $\overline{CE}$  — whichever comes first.

## DMA read operation



NOTE 3: A write-enable pulse may occur in a DMA read operation. A write-enable pulse may therefore be provided for system memory and need not be suppressed at the SMJ9914A.

# DMA write operation



 $<sup>\</sup>dagger_{t_{SU(DA)}}$  and  $t_{h(DA)}$  are only applicable to the first signal to become inactive, whether it is  $\overline{WE}$  or  $\overline{ACCGR}$ .

# source handshake timing characteristics over full range of operating conditions (see Note 4)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
	Delay of DAV true from end	Normal T <sub>1</sub> (see Note 5)	12(φ)↑	$12(\phi)\uparrow + 310$	ns
td1	of write operation to	Short T <sub>1</sub> (see Note 5)	8(♠)↑	8(φ)↑ + 310	ns
	data out register	Very short T <sub>1</sub> (see Note 5)	4(φ)↑	4(φ)↑ + 310	ns
	Delay of valid GPIB				
t <sub>d2</sub>	data lines from end of		ļ	140	ns
	write cycle				
t <sub>d</sub> 3	Delay of BO interrupt from DAC true	BO interrupt unmasked		300	ns
t <sub>d4</sub>	Delay of ACCRQ DAC true			300	ns
t <sub>d5</sub>	Delay of DAV false from DAC true			160	ns

NOTES: 4. The timing of the source handshake is the same whether ATN is true or false; i.e., whether the device is in TACS, CACS, or SPAS.

<sup>5.</sup> A very short bus settling time (T<sub>1</sub>) occurs on the second and subsequent data byte when ATN is false if the "vstd1" feature is set. A slightly longer bus settling time takes place if "std1" is set unless there is a very short bus settling time. In all other instances, a normal bus settling time occurs.

#### acceptor handshake timing characteristics over full range of operating conditions

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Delay of BI interrupt <sup>†</sup> d6 from DAV true		BI interrupt unmasked, ATN = false, device in LACS	2(φ)↑	2(φ)† + 415	ns
t <sub>d7</sub>	Delay of ACCRQ from DAV true	ATN = false, device is in LACS	2(φ)↑	2(φ)† + 290	ns
t <sub>d8</sub>	Delay of NDAC false from DAV true	ATN = false, device in LACS	3(φ)↑	3( <i>φ</i> )↑ + 445	ns
Delay of NRFD false from td9 end of read operation of Data-In register		ATN = false, device is in LACS		220	ns
<sup>t</sup> d10	Delay of interface message interupt from DAV true	ATN = false, device not in CACS, all interface message interrupts (except UNC) UNC interrupt only	2(φ)† 5(φ)†	$2(\phi)^{\dagger} + 415$	ns
t <sub>d11</sub>	Delay of NDAC false from DAV true	ATN = true, device not in CACS, no DAC holdoff	7(\phi)\f	7(\phi)\dagger + 415	ns
<sup>t</sup> d12	Delay of NDAC false  td12 from end of write operation			230	ns
t <sub>d</sub> 13	Delay of NRFD false from DAV false	ATN = true, device not in CACS		180	ns

NOTE 6: The interrupts generated by interface messages are shown in Table 3-15 of the TMS9914A General Purpose Interface Bus (GPIB) Controller Data Manual (MP033A).


# ATN, EOI, and IFC timing characteristics over full range of operating conditions

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>d14</sub>	Delay of NDAC true from ATN true	Device is not in CACS		195	ns
t <sub>d15</sub>	Delay of TE high from EOI true	Device is not in CACS		125	ns
td16	Delay of valid data from EOI true	Device is not in CACS		140	ns
t <sub>d17</sub>	Delay of TE low from EOI false	Device is not in CACS		125	ns
t <sub>d18</sub>	Delay of NRFD true from ATN false	Device is in LADS/LACS		140	ns
t <sub>d19</sub>	Response time to IFC		16t <sub>C(O)</sub>	30t <sub>c(0)</sub>	ns

# controller timing characteristics over full range of operating conditions

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>d</sub> 20	Delay of ATN true from end of tca auxiliary command		8t <sub>c(0)</sub>	10(φ)↑ + 220	ns
<sup>t</sup> d21	Delay of BO interrupt from end of tca auxiliary command		18t <sub>c(0)</sub>	22(φ)↑ + 415	ns
t <sub>d22</sub>	Delay of ATN true from end of tcs auxiliary command	BO unmasked, device is in ANRS	8 <sub>tc(0)</sub>	10(φ)↑ + 220	ns
t <sub>d23</sub>	Delay of BO interrupt from end of tcs auxiliary command	BO unmasked, device is in ANRS	18t <sub>c(0)</sub>	22(φ)↑ + 415	ns
t <sub>d24</sub>	Delay of EOI true from rpp auxiliary command set			230	ns
t <sub>d25</sub>	Delay of EOI false from rpp auxiliary command set			230	ns
t <sub>d</sub> 26	Delay of BO interrupt from rpp auxiliary command cleared	BO unmasked	8t <sub>c(0)</sub>	10(φ)↑ + 415	ns
t <sub>d27</sub>	Delay of ATN false from gts auxiliary command	Device is not in SDYS or STRS		210	ns

# SMJ9914A source and acceptor handshake timing(s)




NOTES: 7. The interrupt line is taken low by a BO interrupt.

8. The interrupt line is taken low by a BI interrupt.




# SMJ9914A acceptor handshake timing "ATN" true



NOTE 9: The broken line shows the waveform if there is no DAC holdoff. The solid lines assume there is a DAC holdoff.


# SMJ9914A response to 'ATN' and 'EOI'



NOTES: 10. This assumes that an RFD holdoff occurs.

11. IFC causes the SMJ9914A to be unaddressed and an IFC interrupt occurs.

#### SMJ9914A controller timing



NOTE 12: A BO interrupt occurs as the SMJ9914A enters CACS.

on 🖁	11
1 22	
es 🖁	*2:
ire .	::: 3p
∕ls 🎎	4
es 🖁	46
∕ls a	<b>**•</b> 6*
ts	-7.
ets	8
on	9
ty 🎉	:10
ols	111
ıta	12:
es	13

# Designing and Manufacturing Surface Mount Assemblies

#### Elizabeth Gunther, Charles Hutchins, and Paul Peterson

The competitive nature of the semiconductor industry has driven vendors to minimize the size of electronic components, so that more functions can be achieved in a given volume. In addition, improved electrical performance, decreased mass, and the potential for lower system cost are all by-products of compacted packaging and circuitry which hold interest to component manufacturers and users alike.

Surface Mount Technology (SMT) offers an excellent method of reducing component size. A typical memory array can be reduced to 50 percent of its original PWB size with single-sided mounting, and 25 to 30 percent with double-sided mounting. Logic designs cannot achieve the same dramatic reduction, but decreases up to 40 to 60 percent can be achieved for single-sided and double-sided assemblies respectively.

The key design and manufacturing process issues must be understood in order to fully reap the benefits of Surface Mount Technology. This article gives a general overview of the key aspects of design, process, and manufacturing of surface mounted assemblies, and offers surface mount as an opportunity to lower a system's cost without sacrificing reliability.

#### Components

Most surface mount components are at least one-third the size of the comparable through-hole mounted device (Figure 1). The 68-pin chip carrier is approximately one square inch, while the 64-pin DIP is approximately three square inches. The 20-pin chip carrier is slightly larger than 0.1 square inch, while the 20-pin DIP is 0.3 square inch. Similarly, other IC packages are reduced to approximately one-third the size of comparable lead count packages. The passive components




Figure 1. Component Site Reduction

occupy approximately one-tenth the board area, and this is why they have been used in most small consumer products built in the last couple of years.

There were many references in the recent past to problems with component availability, cost, and standardization. This area of SMT has probably received more attention than any other. Several recent magazine articles now state that significantly more components (particularly actives) are now available and that cost parity has been achieved on most of them. The effort by various industry committees on standardization has also been effective.

Thus, although more needs to be accomplished in these areas, a designer can begin a project with confidence that there will be no insurmountable barriers in this area. There are several consultants and subcontract assembly companies to assist in this effort. It is strongly recommended that all new designs utilize some form of SMT, particularly when space is an important consideration.

#### Process

The process to manufacture a surface mount assembly (SMA) is very simple. It consists of four basic steps, as shown in Figure 2. First, the solder paste is screened on the PWB. Then the component is placed on the board, with due care to get it positioned correctly. Typical geometries require placement accuracy of less than plus/minus 4 mils. Next the solder is reflowed with either a vapor phase or infrared system. Finally, the assembly is cleaned and is now ready for test. This process, although simple in concept, relies on board and component planarity and solderability. These are easily achievable with the chip carriers and memory modules we will discuss later.

Texas Instruments has installed a Surface Mount Technology Center at its plant in Houston, Texas. At this center, we have a complete and flexible engineering line to assist our customers in converting to Surface Mount Technology.

The engineering line is equipped with a screen printer, pick and place system, vapor phase reflow, and clean-up station that will easily handle PWBs up to  $9'' \times 10''$ . Larger boards up to  $14'' \times 16''$  can be processed with some additional care. TI uses this engineering line to produce its prototype and demo boards. It is also available to any of TI's customers, free of charge, for use in building test or prototype hoards.

The effectiveness of the assembly process can be characterized by the number of unacceptable solder joints formed during the process. Unacceptable joints are defined by their electrical and mechanical (strength and reliability) characteristics. The major problem is open solder joints, followed by bridging and misregistration.






Figure 2. Basic Process Steps

Open circuits are detected at electrical test and are the first defects detected after soldering. At Texas Instruments, 10 PPM or less is the desirable defect level. Several factors that contribute to open solder joints were identified during production start-up. Lead tip planarity of the J-leaded plastic chip carriers is the most important factor in obtaining acceptable process yields. Lead position, lead finish, solder paste composition, and PWB solderability affect process yield as well.

Experiments in which lead tip planarity was confined to specific limits between 1 to 7 mils indicate that a 2 mil planarity requirement produces acceptable results with the process currently in use. Little gain in yield was noted at a 1 mil planarity requirement.

Another interesting result showed that silver in the process, either as a lead finish or in the solder paste, improves yields significantly. One explanation may have to do with the dynamics of the solder during the reflow process as they are affected by the different surface forces acting in the silver and non-silver process.

#### Design

The design of the PWB, in addition to providing the component interconnections, will provide the proper amount and correct placement of solder paste for a strong fillet formation. The wave soldering process, by comparison, provides a semi-infinite amount of solder, whereas the SMT process will provide only a predetermined amount. Thus, the component connection pad must be correctly placed and be of the proper size.

Further, consideration must be given for inspection, testing, and rework. The density achievable can lead to severe problems at these points if understanding and due care are not exercised in the design. The project team should include members from manufacturing, testing, QA, and purchasing, in addition to the design engineers, from the start. The design and processing of test boards is strongly recommended to provide experience and direction for the major project.

A very practical set of design guidelines is given in Figure 3. These have been used on a number of SMT designs and have given good results. With proper manufacturing techniques as described later, a high yield can be achieved. Component spacings should be approximately equal to the height of the tallest component. This allows an angle of 45 degrees for visual inspection of test probes.


Figure 4 shows the standard footprint for all Small Outline (SO) packages. The larger and more important fillet of an SO package is on the inside of the gull-wing lead. The solder pad, or land, should therefore be designed to extend


slightly under the body of the package in order to optimize this fillet. From Table 1 we can see all packages have 50 mil centers with 25 mil spacings between lands. This allows the designer enough space to put traces between pads, and also reduces the occurrence of solder bridging of adjacent lands. Table 1 also summarizes the suggested land lengths and placement, depending on the terminal count of the SO. While not an absolute solution, these land sizes offer a conservative design solution that will meet most vendors' specifications and provide a mechanically and electrically sound solder joint.

#### Geometries

- Trace Width/Space
- IC Lead Solder Pad Size
- Via Hole Size
- Via Pad Size
- Cap/Resistor Pad Size
- Solder Mask

- 8/8 MIL Min., 10/10 MIL Typ. 25  $\pm$  5 MIL  $\times$  70  $\pm$  10 MIL
- 20 MIL DIA 40 MIL DIA
- W = MAX Dimensions of Component
  - = 20 MIL Beyond Metallization 10 MIL Inside Metallization
- 5 MIL Larger than IC/Component Pad





Passive Component Pad

Figure 3. PWB Design Guidelines




Figure 4. Standard SOIC Footprint

**Table 1. SOIC Footprint Dimensions** 

No. of Terminals	Α	В	Z	D	E
8	.175	.250	.050	.025	.050
14	.325	.250	.050	.025	.050
16	.375	.250	.050	.025	.050
20	.475	.430	.070	.025	.050
24	.575	.430	.070	.025	.050

Test	4164A PLCC	4164 DIP	Units		
Life Test, 125°C	42	64	Fits*-60% UCL		
85°C/85% RH	0.17	0.37	%/1000 Hours		
Autoclave	0.17	0.96	%/240 Hours		
T/C-65/150	0.52	1.44	%/1000 Cycles		
T/C 0/125	0.0	0.0	%/2000 Cycles		
*Derated to 55°C Assuming 0.5EV Activation Energy					

Figure 5. Failure Rate Comparison 4164A PLCC VS DIP

#### Manufacturing

The SMT manufacturing area must have the following basic equipment:

- Solder Paste Printer
- · Component Pick and Place Machine
- Solder Paste Reflow Machine
- · Clean-up System
- Inspection/Process Control Aids
- · Electrical Test

The criteria for choosing the above is determined mainly by the size(s) and quantity of PWBs per month, the gross number of components per PWB, and the number of different components per PWB.

The size of the largest PWB is an important criterion in the choice of all of the major items. The printer, pick and place, reflow, and clean-up must all be able to handle it with no difficulty or process nonuniformity. The number and size of the various PWBs that may be produced will secondarily be considered for ease of set up and changeover in the printer and pick and place. The pick and place machine(s) will

probably be the most expensive item in the list above and therefore, should get the most attention.

The gross number of components and PWBs will provide data for choosing the pick and place. Component per hour placement speed should be checked in actual operation, as the interrelationship may affect ultimate speed. The number of different components per board will determine how many feeders and what types of feeders will be required. This is a very key issue, as well as the accuracy of placement.

#### Reflow

The solder reflow is easily achieved with any of the commercially available equipment. Subtle differences between vapor phase, either batch or in-line, and infrared are overshadowed by the choice of solder paste and the solderability/planarity issue. A batch vapor phase is extremely flexible for different sizes of boards with different component counts. The in-line vapor phase is a good choice for a more automated processing line with standard or similar sized boards. The infrared has the advantage of being less expensive to operate, but requires more alteration to set up the time-temperature profile for a different size PWB. This would be a minimal problem on a manufacturing line building high volumes of the same board.

#### Clean-up

The most popular flux for SMT is the mildly activated rosin flux (RMA). This was developed in the days of vacuum tube assembly when clean-up was next to impossible. It is noncorrosive but provides sufficient fluxing action for good quality components and PWBs. Thus it is the preferred choice for SMAs with small spacings under most passives and SOICs, where complete cleaning is difficult. A mild solvent, such as Freon TMS, is generally sufficient to achieve a good visual cleanup, and there are several systems available that provide hot vapor, spray, or ultrasonic de-fluxing.

#### Reliability

With the smaller surface mount packages, there is some concern about component reliability. Texas Instruments addressed the overall DRAM reliability issue several years ago. Through an extensive task force effort, the major problems of the life test, humidity performance, and temperature cycle were identified. The best solutions to these problems required several changes in the design and process of the silicon chip. In doing so, the reliability of the DRAM chip became independent of the package used. Thus, the 64K DRAM in the plastic chip carrier package performs equivalently to the same chip in a DIP as shown in Figure 5. Similar data is available on most semiconductor ICs.

An additional reliability concern originates in the surface mount solder reflow process, which submits components to higher reflow temperatures more suddenly than the wave-soldering methods of DIP components, with oftentimes repeated reflow cycles for rework and repair.

The best method for resolving this issue involves comparing the temperature-time differential of the vapor phase or infrared solder reflow process to the standard temperature cycling reliability tests to which surface mount components are routinely submitted. Figures 6 and 7 show temperature profiles of the vapor phase and infrared solder reflow processes. In the vapor phase process, the maximum temperature change with time is:

$$\frac{215^{\circ}\text{C} - 25^{\circ}\text{C}}{45 \text{ sec}} = \frac{190^{\circ}\text{C}}{45 \text{ sec}}$$

equaling approximately 4°C/sec. The infrared solder reflow method submits the ICs to a similar, yet less severe temperature over time change of 3°C/second. Comparing these temperature profile ramp-ups to that which a surface mount component undergoes in a temperature cycling reliability test proves that there should be no concern over damage to the component during reflow. In the temp cycling test, the surface mount components were submitted to 1000 cycles of sudden cycling from 150°C to -65°C within three seconds. This represents a temperature-time differential of:

$$\frac{150^{\circ}\text{C} - (-65^{\circ}\text{C})}{3} = \frac{215^{\circ}\text{C}}{3 \text{ sec}} = \frac{70^{\circ}\text{C}}{\text{sec}}$$

with less than 0.5 percent failures.




Figure 6. Typical Temperature Profile for In-Line Vapor Phase Reflow




Figure 7. Typical IR Reflow System Profile

Since the surface mounted components were able to withstand a 70°C/second temperature change of 1000 cycles, they should be able to withstand the less severe conditions of a 4°C/second damage during reflow without reliability degradation.

Another concern in the solder reflow processing of surface mount components is the dwell time in reflow temperatures of 215°C or above. The dwell time for a small PWB populated with surface mount devices is about 20 seconds. For a larger board of about 10"×12" up to 50 seconds is needed for reflow. A generalized component degradation curve, relating accumulated time and temperature, can be assumed to exist. The shape of the curve for this discussion is assumed to be a decaying parabolic for simplicity and conservatism. There are two generally known points of this curve. The flame retardant mold compound (FRMC) of a plastic package starts to break down at 300°C in two to three seconds. Also, the molding and curing of a surface mount device is performed over several hours at 175°C. These two points are shown on the generalized curve shown in Figure 8, with the "safe" region being the area under the curve. Two points that fall within this region are the industry standard practice of solder dipping leads of several types of ICs, and of the soldering plastic devices on the bottom with Type III surface mount assembly, each submerges the component for three to four seconds in a solder wave.




Figure 8. General Plastic Degradation Curve

#### Summary

Surface mount assembly techniques provide a significant advantage in cost, volume, and reliability over the current "thru-hole" technology. These are well documented, and the manufacturing equipment and related products are becoming readily available to support new production lines. Also, as experience grows, improved products and ideas are developed from the cooperative efforts of vendors and users in standardization organizations and in problem-solving sessions. The broad selection of package types and product technologies available now are sufficient to begin conversion of existing electronic system products for size reduction or feature enhancement. Definitely, new products should be designed with surface mount technology.

# 2 Memory Timing Controllers

#### 2.1 Introduction

As processor and memory speeds increase, so do dynamic memory controller requirements. Typical processor speeds today range from 8 to 10 MHz. This increase in processor speed has created a need for faster memories, as well as faster memory timing controllers. The 'ALS2967, 'ALS2968, 'ALS6301, and 'ALS6302 are Memory Timing Controllers that are designed to meet the need of high performance memory systems.

In addition to offering better system performance, a faster memory controller typically allows the designer to use slower-rated dynamic random access memories (DRAMs). This results in significant cost savings because of the large number of DRAMs required. In other words, a faster dynamic memory controller can reduce overall dynamic memory costs.

The 'ALS2967, 'ALS2968, 'ALS6301, and 'ALS6302 feature address multiplexing, memory bank selection, and an address latch for systems which multiplex both data and address on the same bus. A row counter is provided for normal refresh operations. Column and bank counters are available for systems which use memory scrubbing.

This Section describes the functional operation of the 'ALS2967, 'ALS2968, 'ALS6301, and 'ALS6302 and shows how they can be interfaced to a typical processor. For illustration purposes, a simple timing controller generated from programmable logic is used to interface both the 'ALS2967 and the 'ALS6301 to the microprocessor. The 'ALS2967 is interfaced with an Intel 8086 and the 'ALS6301 is interfaced with a Motorola 68000.

This Section also presents a circuit configuration which interfaces the MC68000 to DRAM memory using the THCT4502B dynamic RAM Controller. The memory array is organized as 4 banks of 256K memory (TMS4256/4257) providing a 1M byte deep system architecture.

## 2.2 Memory Timing Controllers Using the SN54/74ALS2967, SN54/74ALS2968

#### 2.2.1 Functional Description

The 'ALS2967 and 'ALS2968 are capable of controlling 16K, 64K, and 256K DRAMs. The two devices typically operate in a read/write or a refresh mode. During normal read/write operations, the row and column addresses are multiplexed to the DRAM, and the corresponding  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  signals are activated to strobe the addresses into memory. In the refresh mode, the two counters cycle through the refresh addresses. If memory scrubbing is not being implemented, only the row counter is used. When memory scrubbing is being performed, both the row and column counters are used to perform read-modify-write cycles using an error detection and correction circuit such as the 'ALS632A. In this mode, all  $\overline{\text{RAS}}$  outputs will be active (low) while only one  $\overline{\text{CAS}}$  output is active at a time.

Two device types are offered to help simplify interfacing with the system dynamic timing controller. The 'ALS2967 offers active-low row address strobe input (RASI) and column address strobe input (CASI) signals, while the 'ALS2968 offers active-high RASI and CASI inputs. Figure 2-1 is a functional block diagram of the two devices.




Figure 2-1. 'ALS2967, 'ALS2968 Functional Block Diagram

Table 2-1 describes the four operating modes of the 'ALS2967 and 'ALS2968 as controlled by inputs MCO and MC1. During normal read/write operations, the row and column addresses are multiplexed to the DRAM. When MSEL is high, the column address is selected; when MSEL is low, the row address is selected. The corresponding RASn and CASn output signals strobe the addresses into the selected memory bank or banks. A single 'ALS2967 or 'ALS2968 can control as many as four banks of 256K memory. Additional banks of memory can be controlled by using additional 'ALS2967 or 'ALS2968 devices and decoding each chip select (CS) input.

Table 2-1. 'ALS2967, 'ALS2968 Mode-Control Function Table

SIG	NAL	
MC1	MCO	MODE SELECTED
L	L	Refresh without Scrubbing. Refresh cycles are performed using the row counter to generate the addresses. In this mode, all four RAS outputs are active while the four CAS outputs remain high.
	н	Refresh with Scrubbing/Initialize. Refresh cycles are performed using both the row and column counters to generate the addresses. MSEL selects the row or the column counter. All four RAS outputs go low in response to RASI ('ALS2967) or RASI ('ALS2968), while only one CASn output goes low in response to CASI ('ALS2967) or CASI ('ALS2968). The bank counter keeps track of which CAS output goes active. This mode can also be used during system power-up so that the memory can be written with a known data pattern.
н	L	Read/Write. This mode is used to perform read/write cycles. Both the row and column addresses are multiplexed to the address output lines using MSEL. SELO and SEL1 are decoded to determine which RASn and CASn outputs will be active.
н	н	Clear Refresh Counters. This mode clears the three refresh counters (row, column, and bank) on the inactive transition of RASI ('ALS2967) or RASI ('ALS2968), putting them at the beginning of the refresh sequence. In this mode, all four RAS outputs are driven low after the active edge of RASI ('ALS2967) or RASI ('ALS2968) so that DRAM wake-up cycles can also be performed.

In systems where addresses and data are both multiplexed onto a single bus, the 'ALS2967 and 'ALS2968 use latches (row, column and bank) to hold the address information. The 20 input latches are transparent when the latch enable input (LE) is high; the input data is latched whenever LE goes low. For systems in which the processor has separate address and data buses, LE may be tied high.

The two 9-bit counters in the 'ALS2967 and 'ALS2968 support 128, 256, and 512 line refresh operations. Transparent, burst, synchronous, or asynchronous refresh modes are all possible as determined by the memory timing controller. The refresh counters are advanced on the low-to-high transition of RASI on the 'ALS2967, and on the high-to-low transition of RASI on the 'ALS2968. This is true in either refresh mode. In the clear refresh counter mode, the refresh counters (row, column, and bank) can be reset to zero on the low-to-high transition of RASI on the 'ALS2967 or on the high-to-low transition of RASI on the 'ALS2968.

#### 2.2.2 Typical Implementation

Figure 2-2 shows a system interface using the 'ALS2967 between an Intel 8086 and four banks of 256K DRAMs. Addresses A18 and A19 are used to select one of the four memory banks. Since members of the 8086 processor family multiplex both data and addresses onto the same data bus, input latches on the 'ALS2967 must be used to store the row, column, and bank information. The ALE signal from the 8086 can be directly connected to the latch enable (LE) input on the 'ALS2967.

The RASI, CASI, MSEL and mode control (MC0, MC1) inputs on the 'ALS2967 must be generated by the memory timing controller. The memory timing controller functions as an arbitrator between refresh cycles and 8086 access cycles. It also guarantees that timing requirements of the DRAM will be met.




Figure 2-2. 'ALS2967, 'ALS2968 Timing Controller Interface

#### 2.2.3 Timing Controller Details

Figure 2-3 is a timing diagram for a typical 8086 access cycle. The 'ALS2967 control signals required to execute the access cycle are also shown. Control signals for the 'ALS2967 are referenced from the OSC output of the 8284A clock generator. The timing controller in this example is generated from a state machine referenced from the OSC output of the 8284A. In critical timing situations, it may be necessary to tightly control the phase relationship of the system clock to the OSC signal. This can be accomplished by using a phase lock loop or similar method to generate the OSC signal.




Figure 2-3. 8086 Access Cycle

In this example, refresh requests (REFREQ) are generated every 122 clock cycles. The timing controller will perform the refresh cycle (RAS only) immediately if the processor is not in the middle of an access cycle. If the controller is in the middle of an access cycle, the refresh cycle will be delayed until the access cycle is complete. If the controller is asked to perform an access cycle during a refresh, the controller will place the processor in a wait state (RDY low) until the refresh is complete. Figure 2-4 shows the timing diagram for a refresh/access cycle as explained above. To implement memory scrubbing, the controller must execute a read/write cycle during the refresh cycle and then place the 'ALS2967 in the memory scrubbing mode (This example executes RAS only refresh).

Figure 2-5 is a flow chart for the timing controller. ABEL<sup>TM</sup> and CUPL<sup>TM</sup> software was used to generate fuse maps from the present state of the inputs and present condition of the state machine. These fuse maps were then used in programming the field programmable logic devices. The files used to generate the fuse maps have been included for reference at the end of this application note.




Figure 2-4. Refresh/Access Cycle




Figure 2-5. 'ALS2967, 'ALS2968 Memory Timing Controller Flow Chart

Figure 2-6 shows the actual circuit implementation of the refresh and memory timing controller. The refresh timer signals the controller whenever it is time to execute a refresh cycle. As required by memory, every row (256 on the TMS4256 DRAM) must be addressed every 4 ms. This implies that one row should be refreshed at least once every 15.6  $\mu s$ . With an 8-MHz system clock, the refresh timer should use approximately a division factor of 122. This results in a refresh request every 15.3  $\mu s$ . The refresh complete input (RFC) is used to signal the refresh timer that the refresh has been completed. It is important that the timer not stop so that the 4-ms memory requirement is maintained.




Figure 2-6. Refresh/Memory Timing Controller

The TIBPAL16R8 circuit shown in Figure 2-6 is used to generate the refresh request signal every 122 clock cycles. The refresh request signal (active low) will remain active (low) until a refresh complete (RFC) signal is received from the timing controller. During a system reset, the refresh request output is set to a high-logic level. When using different clock rates or memory sizes, the division circuit in the refresh timer should be adjusted accordingly.

The TIB82S167B field programmable sequencer shown in Figure 2-6 is configured as a state machine to execute the flow chart shown in Figure 2-5. In cases with different system timings, the CUPL<sup>TM</sup> file can be modified to fit the processor requirements. In addition, a slight modification to the file will allow an 'ALS2968 to be used instead of an 'ALS2967.

A preprogrammed sample of the refresh and timing controllers shown in Figure 2-6 can be obtained by calling PAL/PROM Applications, 214/995-2980.

#### 2.2.4 Summary

The 'ALS2967 and 'ALS2968, coupled with programmable logic, offer the system designer a solution to high-speed dynamic memory requirements. Programmable logic allows the designer to tailor the timing controller to a selected processor and memory. In many cases, the generation of a high-speed timing controller from programmable logic will allow the designer to use slower DRAMs without affecting system speed. This results in lower total system cost because of the large number of memory devices used.

#### 2.2.5 ABEL<sup>TM</sup> and CUPL<sup>TM</sup> Files

end RF TIMER

#### 2.2.5.1 ABELTM File

```
module RF TIMER
title 'REFRESH TIMER
        R. K. BREUNINGER TEXAS INSTRUMENTS, DALLAS, 08/12/86'
        RFT
              DEVICE
                       'P16R8':
"input declarations
CLK
                               " SYSTEM CLOCK (8086)
              pin 1;
                                " RESETS WHEN HIGH
RESET
              pin 2;
                                " REFRESH COMPLETE
RFC
              pin 3;
                                " MUST BE TIED LOW
OE
              pin 11:
"output declarations
                                " COUNTER STATES
              pin 12,13,14;
00,01,02
                               " COUNTER STATES
03,Q4,Q5,Q6
             pin 15,16,17,18;
REFREQ
                                  REFRESH REQUEST - ACTIVE LOW
              pin 19:
"intermediate variables
CNT_REF = Q0 & !Q1 & !Q2 & Q3 & Q4 & Q5 & Q6;
SCLR
         = RESET # CNT_REF;
         = [Q6,Q5,Q4,Q3,Q2,Q1,Q0];
count
C.H.L
         = .C.,1,0;
equations
       := RFC # !CNT_REF & REFREQ_ # RESET;
REFREQ
         := (!Q0 ) & !SCLR;
         := ( Q1 $ Q0) & !SCLR;
01
         := ( Q2 $ Q1 & Q0) & !SCLR;
02
03
         := ( Q3 $ (Q2 & Q1 & Q0)) & !SCLR;
         := ( Q4 $ (Q3 & Q2 & Q1 & Q0)) & !SCLR;
04
         := ( Q5 $ (Q4 & Q3 & Q2 & Q1 & Q0)) & !SCLR;
05
         := !(!Q5 & !Q6 # !Q4 & !Q6 # !Q3 & !Q6
06
            # !Q0 & !Q6 # !Q2 & !Q6 # !Q1 & !Q6 # SCLR);
                              ([OE,RESET,CLK,RFC] -> [count,REFREQ_])
test vectors
                              [0, 1, C, 0] \rightarrow [0,
                                                                  1;
@CONST cnt = 1; @REPEAT 121
                            { [ 0, 0 , C , 0 ] -> [ cnt ,
                                                                  1;
                               @CONST cnt = cnt + 1;
                               [0, 0, C, 0] \rightarrow [0,
                                                                  1;
                             { [ 0, 0 , C , 0 ] -> [ cnt ,
@CONST cnt = 1: @REPEAT 20
                                                                  1:
                               @CONST cnt = cnt + 1;}
                                     0
                                       , C, 1] -> [21]
                                                                  ];
                               [ 0,
                                       , C , 0 ] -> [ 22
                               [ 0,
                                     0
                                                              Н
                                                                  ];
                               [ 0.
                                     0
                                       , C , 0 ] -> [ 23
                                                              н
                                                                  ];
                               [ 0,
                                    0
                                       , C, 0 ] \rightarrow [24,
                                                              н
                                                                  ];
```

#### 2.2.5.2 CUPLTM Source File

```
Partno
               MTC-S167;
Name
               MTC-S167:
Date
               08/13/86;
Revision
               03;
Designer
               BREUNINGER:
               TEXAS INSTRUMENTS;
Company
Assembly
               None:
Location
               DALLAS, TEXAS;
/***************
                  DYNAMIC TIMING CONTROLER
                  (FOR ALS2967)
          ****************
/* Allowable Target Device Types: TIB82S167B
/************************
/** inputs **/
pin 1 = OSC:
                           OSCILLATOR (8284A)
pin 2 = REFREO:
                          REFRESH REQUEST
                       /* RESET - INITIALIZES WHEN HIGH
pin 3 = RESET;
pin 4 = MIO:
                          MEMORY I/O
                       /*
pin 5 = RD;
                           READ
                      /*
pin 6 = WR;
                           WRITE
                           ADDRESS LATCH ENABLE
pin 7 = ALE;
                      /*
pin 16 = GND:
                          PIN 16 MUST BE TIED LOW
/** Outputs **/
pin 9 = MC1_;
                          MODE CONTROL
                           MULTIPLEXER SELECT
pin 10 = MSEL;
pin 11 = CAS;
                           COLUMN ADDRESS STROBE
                       /*
pin 13 = RAS;
                           ROW ADDRESS STOBE
                           READY
pin 14 = RDY:
                           REFRESH COMPLETE
pin 15 = RFC;
/** Internal Node Group - State bits declared as nodes
node [P4_,P3_,P2_,P1_,P0_];
/** Declarations and Intermediate Variable Definitions
Field State = [P4_,P3_,P2_,P1_,P0_];
$define ST0 'b'00000
$define ST1 'b'00001
$define ST2 'b'00010
$define ST3 'b'00011
$define ST4 'b'00100
$define ST5 'b'00101
$define ST6 'b'00110
$define ST7 'b'00111
$define ST8 'b'01000
$define ST9 'b'01001
$define ST10 'b'01010
$define ST11 'b'01011
$define ST12 'b'01100
```

```
$define ST13 'b'01101
$define ST14 'b'01110
$define ST15 'b'01111
$define ST16 'b'10000
$define ST17 'b'10001
$define ST18 'b'10010
$define ST19 'b'10011
$define ST20 'b'10100
$define ST21 'b'10101
$define ST22 'b'10110
$define ST23 'b'10111
$define ST24 'b'11000
$define ST25 'b'11001
$define ST26 'b'11010
$define ST27 'b'11011
$define ST28 'b'11100
$define ST29 'b'11101
$define ST30 'b'11110
$define ST31 'b'11111
/** Logic Equations **/
Sequence State
                                  NEXT STO OUT [MCI , RDY, !RFC, RAS, !MSEL, CAS];
{Present STO IF RESET
             IF !RESET & !REFREO NEXT ST1;
             IF !RESET & REFREQ & ALE & MIO NEXT ST21;
                                   NEXT STO;
             DEFAULT
/** REFRESH CYCLE **/
Present ST1 IF ALE & MIO&!RESET NEXT ST2 OUT [!MC1_,!RDY];
                                  NEXT ST2 OUT [!MC1_];
            IF !RESET
Present ST2 IF
               ALE & MIO&!RESET NEXT ST3 OUT [!RDY, RFC,!RAS];
            IF !RESET
                                  NEXT ST3 OUT [ RFC.!RAS];
               ALE & MIO&!RESET NEXT ST4 OUT [!RDY];
Present ST3 IF
                                  NEXT ST4;
            IF !RESET
               ALE & MIO&!RESET NEXT ST5 OUT [!RDY];
Present ST4 IF
            IF !RESET
                                  NEXT ST5:
               ALE & MIO&!RESET NEXT ST6 OUT [!RDY];
Present ST5 IF
            IF IRESET
                                  NEXT ST6;
Present ST6 IF
               ALE & MIO&!RESET NEXT ST7 OUT [!RDY,!RFC];
            IF !RESET
                                  NEXT ST7 OUT [!RFC]:
               ALE & MIO&!RESET NEXT ST8 OUT [!RDY, RAS];
Present ST7 IF
                                  NEXT ST8 OUT [ RAS];
            IF IRESET
               ALE & MIO&!RESET NEXT ST9 OUT [!RDY];
Present ST8 IF
            IF !RESET
                                  NEXT ST9;
                                  NEXT STO OUT [ MC!_, RDY,!RFC, RAS,!MSEL, CAS];
Present ST9 IF RDY & !RESET
                                  NEXT STIO OUT [ MC1_];
            IF !RDY & !RESET
```

```
/** ACCESS IMMEDIATELY AFTER REFRESH WHEN REQUESTED **/
Present ST10 IF !RESET
                                 NEXT ST11;
Present ST11 IF !RESET
                                 NEXT ST12 OUT [!RAS];
Present ST12 IF !RESET
                                 NEXT ST13 OUT [ RDY, MSEL];
Present ST13 IF !RESET
                                 NEXT ST14 OUT [!CAS];
                                 NEXT ST15:
Present ST14 IF IRESET
Present ST15 IF !RESET
                                 NEXT ST16;
                                 NEXT ST17:
Present ST16 IF IRESET
Present ST17 IF !RESET
                                 NEXT ST18;
Present ST18 IF IRESET
                                 NEXT ST19;
Present ST19 IF !RESET
                                 NEXT ST20:
Present ST20 IF RD & WR & !RESET NEXT ST0 OUT [ MC1_, RDY,!RFC, RAS,!MSEL, CAS];
             IF !RESET
                                 NEXT ST20;
/** ACCESS TIMING CYCLE **/
Present ST21 IF !RESET
                                 NEXT ST22 OUT [!RAS];
Present ST22 IF IRESET
                                 NEXT ST23 OUT [ MSEL];
Present ST23 IF IRESET
                                 NEXT ST24 OUT [!CAS];
Present ST24 IF !RESET
                                 NEXT ST25:
Present ST25 IF !RESET
                                 NEXT ST26;
Present ST26 IF IRESET
                                 NEXT ST27:
                                 NEXT ST28;
Present ST27 IF !RESET
Present ST28 IF !RESET
                                 NEXT ST29;
Present ST29 IF !RESET
                                 NEXT ST30;
Present ST30 IF RD & WR & !RESET NEXT ST0 OUT [ MC1_, RDY,!RFC, RAS,!MSEL, CAS];
             IF IRESET
                                 NEXT ST30;}
                                                   APPEND RFC.r = RESET;
APPEND
       MC1_.s = RESET;
                          APPEND RDY.s = RESET;
APPEND
        RAS.s = RESET;
                          APPEND MSEL.r= RESET;
                                                    APPEND CAS.s = RESET;
APPEND
        PO_.r = RESET;
                          APPEND
                                  P1_.r = RESET;
                                                    APPEND P2_.r = RESET;
       P3_.r = RESET;
                          APPEND P4_.r = RESET;
APPEND
```

#### 2.2.5.3 CUPLTM Simulation File

/\*ST20\*/ 0

0

Х

Х

```
MTC-S167:
Partno
Name
                 MTC-S167:
Date
                 08/13/86;
Revision
                 03:
                 BREUNINGER;
Designer
                 TEXAS INSTRUMENTS:
Company
Assembly
                 None:
Location
                 DALLAS, TEXAS;
              DYNAMIC TIMING CONTROLLER SIMULATION FILE
                              (FOR ALS2967)
/* Allowable Target Device Types: TIB82S167B
ORDER:
GND, %3, OSC, %3, RESET, %6, REFREQ, %4, MIO, %3, RD, %2, WR, %2, ALE, %5,
MC1_,%4, MSEL,%3,CAS,%3,RAS,%3,RDY,%3,RFC;
VECTORS:
$msq"REFRESH WITH ACCESS FOLLOWING":
$msg"
         ----- INPUT -----
                                                  -----":
                                                  MC1 MSEL CAS RAS RDY RFC":
$msg"
          GND OSC RESET REFREQ MIO RD WR ALE
$msq"
/*RESET*/ 0
               С
                                  Х
                                      Х
                                         Х
                                             х
                                                   н
                                                         L
                                                                          L
/* STO*/ 0
               С
                            0
                                  Х
                                      Х
                                         Х
                                             Х
                                                   Н
                                                         L
                                                             Н
                                                                  Н
                                                                          L
                     0
                                                                      н
/* ST1*/
               С
                                      Х
                                         Х
                                             0
           0
                     0
                            Х
                                  0
                                                   L
                                                         L
                                                             н
                                                                  Н
                                                                      Н
                                                                          L
               С
/* ST2*/
           0
                     0
                            Х
                                  0
                                      Х
                                         Х
                                             0
                                                   L
                                                         L
                                                             Н
                                                                  L
                                                                      Н
                                                                          Н
/* ST3*/
           0
               С
                                  0
                                      Х
                                         Х
                                             0
                                                         L
                                                                          н
                     0
                            Х
                                                   L
                                                             н
                                                                  L
                                                                      н
               С
/* ST4*/
           O
                    0
                            х
                                  1
                                      Х
                                         Х
                                             1
                                                         L
                                                             Н
                                                                 L
                                                                      L
                                                                          Н
/* ST5*/
               С
           0
                                      Х
                                         Х
                                                         L
                                                                          Н
                     0
                            Х
                                  Х
                                             Х
                                                             Н
                                                                 L
                                                                      L
/* ST6*/
           0
               C
                            Х
                                  Х
                                      Х
                                         Х
                                             х
                                                         L
                                                             н
                                                                  L
                                                                      L
                                                                          L
/* ST7*/
               С
                            Х
                                  X
                                      Х
                                         X
                                             х
                                                                 Н
           0
                    0
                                                         L
                                                             н
                                                                      L
                                                                          L
/* ST8*/
           0
               С
                    0
                            Х
                                  Х
                                      Х
                                         Х
                                             Х
                                                         L
                                                                 Н
                                                   L
                                                             Н
                                                                      L
                                                                          L
/* ST9*/
           0
               С
                            Х
                                  Х
                                      Х
                                         Х
                                             Х
                                                   Н
                    0
                                                         Ŀ
                                                             Н
                                                                  н
                                                                          L
               Č
/*ST10*/
           0
                    0
                            1
                                  Х
                                      Х
                                         Х
                                             Х
                                                   Н
                                                         L
                                                                 Н
                                                                      L
                                                                          L
          0
               С
                                  Х
                                      Х
                                         Х
                                             х
/*ST11*/
                    0
                            Х
                                                   н
                                                         L
                                                             Н
                                                                 L
                                                                      L
                                                                          L
               С
/*ST12*/
          0
                    0
                            Х
                                  Х
                                      Х
                                         Х
                                             Х
                                                   н
                                                         Н
                                                             Н
                                                                 L
                                                                      Н
                                                                          L
               C
           0
                            Х
                                  Х
                                      Х
                                         Х
                                             Х
/*ST13*/
                    0
                                                         н
                                                             L
                                                                 L
                                                                      H
                                                                          L
               С
/*ST14*/
           0
                    0
                            Х
                                  Х
                                      Х
                                         Х
                                             Х
                                                   н
                                                         н
                                                             L
                                                                 L
                                                                      Н
                                                                          L
/*ST15*/
           0
               С
                    0
                            Х
                                  Х
                                      Х
                                         Х
                                             Х
                                                   н
                                                         Н
                                                             L
                                                                  L
                                                                          L
                                                                      н
               C
/*ST16*/
           0
                    0
                            Х
                                  Х
                                      Х
                                         Х
                                             Х
                                                         Н
                                                   Н
                                                             L
                                                                  L
                                                                      н
                                                                          L
               С
           0
                                  Х
                                      Х
                                         Х
                                             х
/*ST17*/
                    0
                            Х
                                                         н
                                                             L
                                                                 L
                                                                      н
                                                                          L
               C
/*ST18*/
           0
                    0
                            х
                                 Х
                                      Х
                                         Х
                                                         Н
                                                             L
                                                                 L
                                                                      н
                                                                          L
/*ST19*/
          0
               C
                    0
                            Х
                                 Х
                                      Х
                                         Х
                                             Х
                                                         н
                                                             L
                                                                 L
                                                                      Н
                                                                          L
                                                   Н
/*ST20*/
               C
                                         0
          O
                                 Х
                                      0
                                             Х
                    0
                            Х
                                                             L
                                                                 L
                                                                      Н
                                                                          L
```

H H L

```
$msq"
           ٠:
$msg"REFRESH WITHOUT ACCESS FOLLOWING";
           ----- INPUT ----
                                                                  OUTPUT ----":
$msa"
          GND OSC RESET REFREQ MIO RD WR ALE
                                                        MC1 MSEL
                                                                  CAS RAS RDY RFC":
/*RESET*/ 0
                C
                       1
                               Х
                                     Х
                                          Х
                                             Х
                                                 Х
                                                        Н
                                                               L
                                                                    Н
                                                                        Н
                                                                             Н
                                                                                  L
                С
                                          х
/* STO*/
                       0
                               0
                                             х
                                                                             Н
            0
                                     Х
                                                 Х
                                                         Н
                                                               L
                                                                    Н
                                                                        Н
                                                                                  L
                C
   ST1*/
            0
                       0
                               Х
                                     0
                                          Х
                                              х
                                                 0
                                                         L
                                                               L
                                                                    Н
                                                                        Н
                                                                             Н
                                                                                  L
                c
   ST2*/
                       0
                               Х
                                     0
                                          Х
                                              х
                                                                             Н
                                                                                  н
            0
                                                               L
                                                                    Н
                                                                        L
                č
   ST3*/
            0
                       0
                               Х
                                     0
                                          Х
                                             Х
                                                 0
                                                               L
                                                                    Н
                                                                             H
                                                                                  Н
                                                                        L
   ST4*/
                С
                               Х
            0
                       0
                                     0
                                          Х
                                              Х
                                                 0
                                                               L
                                                                    Н
                                                                        L
                                                                             н
                                                                                  Н
                С
   ST5*/
            0
                       0
                               Х
                                     0
                                          Х
                                              х
                                                 0
                                                               L
                                                                    Н
                                                                        L
                                                                             Н
                                                                                  Н
   ST6*/
            0
                C
                       0
                               Х
                                     0
                                          Х
                                             Х
                                                 0
                                                              L
                                                                    Н
                                                                        L
                                                                             Н
                                                                                  L
                                                         1
                С
   ST7*/
            O
                       O
                               Х
                                     n
                                          Х
                                             х
                                                 n
                                                                        н
                                                                             н
                                                                                  L
                                                        L
                                                               L
                                                                    н
   ST8*/
            0
                С
                       0
                               Х
                                     0
                                          Х
                                             Х
                                                 0
                                                                    н
                                                                        Н
                                                                             Н
                                                                                  L
                 C
                       0
                                          Х
                                              Х
   ST9*/
            0
                               Х
                                     0
                                                 0
                                                                    н
                                                                             н
                                                                                  L
                                                                        н
$msa"
$msg"ACCESS TIMING CYCLE ";
           ----- INPUT
                                                                  OUTPUT ----":
$msq"
          GND OSC RESET REFREO MIO RD WR ALE
                                                        MC1 MSEL
                                                                  CAS RAS RDY RFC":
$msg"
/*RESET*/ 0
                C
                               Х
                                     Х
                                          Х
                                             х
                                                 х
                                                        Н
                                                               L
                                                                    н
                                                                        Н
                                                                             Н
                                                                                  L
                       1
/* STO*/
                 С
                       0
                                          Х
                                             Х
                                                                        Н
                                                                             Н
            0
                               1
                                     1
                                                 1
                                                         Н
                                                               L
                                                                    н
                                                                                  L
/*ST21*/
            0
                С
                       0
                                          Х
                                             Х
                                                                   Н
                                                                        L
                                                                             Н
                               Х
                                     Х
                                                 Х
                                                        Н
                                                               L
                                                                                  L
/*ST22*/
                С
                       0
                               Х
                                     х
                                          Х
                                             Х
                                                 х
                                                        Н
                                                               Н
                                                                    Н
                                                                             Н
            0
                                                                        L
                                                                                  L
/*ST23*/
                С
                       0
                               Х
                                     Х
                                          Х
                                             Х
                                                 Х
                                                        н
            0
                                                               Н
                                                                    L
                                                                        L
                                                                             Н
                                                                                  L
/*ST24*/
                С
                       0
                               Х
                                     Х
                                          Х
                                             X
            0
                                                 Х
                                                        н
                                                                             н
                                                               H
                                                                   L
                                                                        L
                                                                                  L
                С
                               Х
                                          Х
/*ST25*/
            0
                       0
                                     Х
                                             Х
                                                 Х
                                                        Н
                                                               н
                                                                   L
                                                                             Н
                                                                                  L
                C
                               х
                                          Х
/*ST26*/
            0
                       0
                                     Х
                                             Х
                                                 Х
                                                        Н
                                                               H
                                                                   L
                                                                        L
                                                                             Н
                                                                                  L
                               Х
                                          Х
/*ST27*/
            0
                C
                       0
                                     Х
                                             Х
                                                 Х
                                                                             Н
                                                        Н
                                                               н
                                                                   L
                                                                        L
                                                                                  L
                C
                               Х
                                          Х
/*ST28*/
            0
                       0
                                     Х
                                             х
                                                 Х
                                                        н
                                                               Н
                                                                   L
                                                                        L
                                                                             н
                                                                                  L
            0
                С
                       0
                               Х
                                     Х
                                          Х
                                             Х
                                                 Х
                                                                   L
                                                                        L
                                                                             н
/*ST29*/
                                                        н
                                                               Н
                C
                       0
                               Х
                                          0
/*ST30*/
            0
                                     Х
                                              0
                                                 Х
                                                        Н
                                                               Н
                                                                   L
                                                                        L
                                                                             н
                       0
                                     Х
                                                 Х
/*ST30*/
                                                        Н
                                                                   Н
                                                                             Н
```

#### 2.3 Memory Timing Controllers Using the SN54/74ALS6301, SN54/74ALS6302

#### 2.3.1 Functional Description

The 'ALS6301 and 'ALS6302 are capable of controlling any DRAM up to 1M. The two devices typically operate in a read/write or a refresh mode. During normal read/write operations, the row and column addresses are multiplexed to the DRAM, and the corresponding RAS and CAS signals are activated to strobe the addresses into memory. In the refresh mode, the two counters cycle through the refresh addresses. If memory scrubbing is not being implemented, only the row counter is used. When memory scrubbing is being performed, both the row and column counters are used to perform read-modify-write cycles using an error detection and correction circuit such as the 'ALS632A. In this mode, all RAS outputs will be active (low) while only one CAS output is active at a time.

Two device types are offered to help simplify interfacing with the system dynamic timing controller. The 'ALS6301 offers active-low row address strobe input (RASI) and column address strobe input (CASI) signals, while the 'ALS6302 offers active-high RASI and CASI inputs. Figure 2-7 is a functional block diagram of the two devices.




Figure 2-7. 'ALS6301, 'ALS6302 Functional Block Diagram

Table 2-2 describes the four operating modes of the 'ALS6301 and 'ALS6302 as controlled by inputs MCO and MC1. During normal read/write operations, the row and column addresses are multiplexed to the DRAM. When MSEL is high, the column address is selected; when MSEL is low, the row address is selected. The corresponding RASn and CASn output signals strobe the addresses into the selected memory bank or banks. A single 'ALS6301 or 'ALS6302 can control as many as four banks of 1M memory. Additional banks of memory can be controlled by using additional 'ALS6301 or 'ALS6302 devices and decoding each chip select (CS) input.

Table 2-2. 'ALS6301, 'ALS6302 Mode-Control Function Table

SIGNAL		
MC1	MCO	MODE SELECTED
L	L	Refresh without Scrubbing. Refresh cycles are performed using the row counter to generate the addresses. In this mode, all four RAS outputs are active while the four CAS outputs remain high.
L	н	Refresh with Scrubbing/Initialize. Refresh cycles are performed using both the row and column counters to generate the addresses. MSEL selects the row or the column counter. All four RAS outputs go low in response to RASI ('ALS6301) or RASI ('ALS6302), while only one CASn output goes low in response to CASI ('ALS6301) or CASI ('ALS6302). The bank counter keeps track of which CAS output goes active. This mode can also be used during system power-up so that the memory can be written with a known data pattern.
н	L	Read/Write. This mode is used to perform read/write cycles. Both the row and column addresses are multiplexed to the address output lines using MSEL. SELO and SEL1 are decoded to determine which RASn and CASn outputs will be active.
н	н	Clear Refresh Counters. This mode clears the three refresh counters (row, column, and bank) on the inactive transition of RASI ('ALS6301) or RASI ('ALS6302), putting them at the beginning of the refresh sequence. In this mode, all four RAS outputs are driven low after the active edge of RASI ('ALS6301) or RASI ('ALS6302) so that DRAM wake-up cycles can also be performed.

In systems where addresses and data are both multiplexed onto a single bus, the 'ALS6301 and 'ALS6302 use latches (row, column and bank) to hold the address information. The 22 input latches are transparent when the latch enable input (LE) is high; the input data is latched whenever LE goes low. For systems in which the processor has separate address and data buses, LE may be tied high.

The two 10-bit counters in the 'ALS6301 and 'ALS6302 support 128, 256, and 512 line refresh operations. Transparent, burst, synchronous, or asynchronous refresh modes are all possible as determined by the memory timing controller. The refresh counters are advanced on the low-to-high transition of  $\overline{RASI}$  on the 'ALS6301, and on the high-to-low transition of RASI on the 'ALS6302. This is true in either refresh mode. In the clear refresh counter mode, the refresh counters (row, column, and bank) can be reset to zero on the low-to-high transition of  $\overline{RASI}$  on the 'ALS6301 or on the high-to-low transition of RASI on the 'ALS6302.

#### 2.3.2 Typical Implementation

Figure 2-8 shows a system interface using the 'ALS6301 between a Motorola 68000L10 and four banks of 1M DRAMs. Addresses A21 and A22 are used to select one of the four memory banks. Since members of the 68000 processor family have separate address and data busses, the input latches on the 'ALS6301 are left transparent by tying the latch enable (LE) input high. The  $\overline{\text{CAS0}}$  thru  $\overline{\text{CAS3}}$  outputs of the 'ALS6301 are fed into the byte controller along with processor signals  $\overline{\text{LDS}}$  and  $\overline{\text{UDS}}$ . The byte controller made from programmable logic allows the processor to determine whether upper, lower or both bytes are accessed.

The RASI, CASI, MSEL and mode control (MCO, MC1) inputs on the 'ALS6301 must be generated by the memory timing controller. The memory timing controller functions as an arbitrator between refresh cycles and 68000L10 access cycles. It also guarantees that timing requirements of the DRAM will be met.





Figure 2-8. 'ALS6301, 'ALS6302 Timing Controller Interface

#### 2.3.3 Timing Controller Details

Figure 2-9 is a timing diagram for a typical 68000L10 access cycle. The 'ALS6301 control signals required to execute the access cycle are also shown. Control signals for the 'ALS6301 are referenced from the OSC output of the 8284A clock generator. OSC runs at 2 times the speed of the system clock, that is CLK = 10 MHz and OSC = 20 MHz. By running the timing controller at a higher speed than the system clock, the system performance is improved. A programmable logic sequencer, the TIB82S167B, was programmed for use as the timing controller.


In this example, refresh requests (REFREQ) are generated every 155 clock cycles. The timing controller will perform the refresh cycle (RAS only) immediately if the processor is not in the middle of an access cycle. If the controller is in the middle of an access cycle, the refresh cycle will be delayed until the access cycle is complete. If the controller is asked to perform an access cycle during a refresh, the access cycle will begin immediately after the refresh cycle is completed. Address bit A23 indicates whether the access requested is a memory access (A23 = L) or an I/O access (A23 = H). The timing controller will perform an access cycle only if Address bit A23 is low. Figure 2-10 is a timing diagram of the refresh/access cycle as explained above. To implement memory scrubbing, the controller must execute a read/write cycle during the refresh cycle and then place the 'ALS6301 in the memory scrubbing mode. (This example executes a RAS only refresh.) The flowchart in Figure 2-11 outlines the required functionality of the timing controller. This flowchart was used along with the timing diagrams in Figures 2-9 and 2-10 to design the timing controller.



<sup>†</sup>Start sequence when AS = H, CLK = H, REFREQ = H, STATE = 0

Figure 2-9. 68000 Access Cycle

<sup>&</sup>lt;sup>‡</sup>Return to STO if A23 is high



<sup>†</sup>Start sequence when REFREQ = L, STATE = 0

Figure 2-10. Refresh/Access Cycle

<sup>‡</sup> Return to STATE 0 if REQ = H or A23 = H

<sup>§</sup> REQ is internal status register used to store an access request during a refresh cycle. (If AS = H during refresh cycle ST1-ST5)




Figure 2-11. 'ALS6301, 'ALS6302 Memory Timing Controller Flow Chart

# 2.3.4 Refresh Timer Details

Figure 2-12 shows the actual circuit implementation of the refresh and memory timing controller. The refresh timer signals the controller whenever it is time to execute a refresh cycle. As required by memory, every row (512 on the TMS4C1025 DRAM) must be addressed every 8 ms. This implies that one row should be refreshed at least once every 15.6 ms. With a 10-MHz system clock, the refresh timer should use approximately a division factor of 155. This results in a refresh request every 15.3 ms. The refresh complete input (RFC) is used to signal the refresh timer that the refresh has been completed. It is important that the timer not stop so that the 8 ms memory requirement is maintained.

The TIBPAL22V10 circuit shown in Figure 2-12 is used to generate the refresh request signal every 155 clock cycles. The refresh request signal (active low) will remain active (low) until a refresh complete (RFC) signal is received from the timing controller. During a system reset, the refresh request output is set to a high logic level. When using different clock rates or memory sizes, the division circuit in the refresh timer should be adjusted accordingly.




Figure 2-12. Refresh/Memory Timing Controller

#### 2.3.5 Programmable Logic Designs

As mentioned previously, the timing controller, byte controller, and the refresh timer used in this example are created using programmable logic. ABEL<sup>TM</sup> and CUPL<sup>TM</sup> software packages have been used to reduce equations and generate the fuse maps needed to program these devices. The files used to generate the fuse maps have been included for reference at the end of this application report. Test vectors are included with the device files so software simulation can be performed on the computer. If the proper instruction is provided, the software will attach the test vectors to the end of the fuse map. This allows programming equipment to run a functional test on each device immediately after programming. To help familiarize the reader with these software tools, the timing controller design was done in both ABEL<sup>TM</sup> and CUPLTM.

The TIB82S167B field programmable sequencer shown in Figure 2-12 is configured as a state machine to execute the flow chart shown in Figure 2-11. As shown in the flowchart, the timing controller is initialized by taking the reset input low. From the initialization state, state 0, the timing controller can perform either an access or a refresh cycle depending on the signals AS, CLK, and REFREQ. If an access is requested (AS = H) during a refresh cycle, an internal status register, REQ, will flag the request and as soon as the refresh cycle is completed, an access cycle will be started. At the start of an access cycle, the timing controller checks the state of the A23 address bit. If A23 is high, indicating an I/O access, the timing controller terminates the access cycle and returns to state 0.

As seen in Figures 2-9, 2-10, and 2-11, a state, STO-ST30, has been assigned to each clock cycle. The appended ABELTM and CUPLTM files can be easily understood by comparing the state equations to the states shown in these figures. Since the only difference between the 'ALS6301 and the 'ALS6302 is that the RASI and the CASI inputs are active-high instead of active-low, a slight modification to the timing controller software file will allow an 'ALS6302 to be used instead of an 'ALS6301. The TIBPAL22V10 refresh timer and the TIBPAL16L8 byte controller designs are straight forward and easily achieved as can be seen in the appended files.

In applications with different systems timings, the ABEL<sup>TM</sup> and CUPL<sup>TM</sup> files can be modified to fit the processor requirements. A preprogrammed sample of the timing controller, refresh timer and byte controller can be obtained by calling LSI/PAL/PROM Applications, 214/995-2980. If a basic understanding of programmable logic is needed, see the Texas Instruments Field Programmable Logic Applications note.

#### 2.3.6 Summary

The 'ALS6301 and 'ALS6302, coupled with programmable logic, offer the system designer a solution to high speed dynamic memory requirements. Programmable logic allows the designer to tailor the timing controller to a selected processor and memory. In many cases, the generation of a high speed timing controller from programmable logic will allow the designer to use slower DRAMs without affecting system speed. This results in lower total system cost because of the large number of memory devices used.

#### 2.3.7 ABEL<sup>TM</sup> Files

#### module DMC S167

module DMC\_S167 flag '-KY','-R2' "leave unused OR terms connected title 'DYNAMIC MEMORY CONTROLLER FOR THE ALS6301 APPLICATION Loren Schiele Texas Instruments, August 15, 1986'

DMC device 'F82S167':

```
" Input pin assignments
```

```
osc
                                        " OSCILLATOR
        pin
              1:
                                        " REFRESH REQUEST
REFREO
        pin
              2:
RESET
                                        " RESET - INITIALIZES WHEN LOW
        pin
              3:
CLK
                                        " OSC DIVIDED BY 2
        pin
              4;
AS
              5:
                                        " ADDRESS STROBE
        pin
                                        " MOST SIGNIFICANT ADDRESS BIT
A23
        pin
              6:
                                        " PIN 16 MUST BE TIED LOW
GND
        pin
             16;
```

#### " Output pin and node assignments

```
MC I
        nia
              9:
                  MC1 R
                            node 25:
                                        " MODE CONTROL
MSEL
        pin
             10:
                  MSEL R
                            node 26:
                                        " MULTIPLEXER SELECT
CAS
                  CAS R
                            node 27:
                                        " COLUMN ADDRESS STROBE
        pin
             11:
RAS
        pin
             13;
                   RAS R
                            node 28:
                                        " ROW ADDRESS STROBE
DTACK
        pin
             14:
                   DTACK R
                            node 29:
                                        " DATA ACKNOWLEDGE
RFC
        pin
             15:
                   RFC R
                            node 30:
                                        " REFRESH COMPLETE
```

#### " Internal status and counter nodes

```
PO_R
PΛ
        node 36:
                           node 42;
                                       " INTERNAL COUNTER REGISTER
P1
        node 35;
                  PI R
                           node 41;
                                       " INTERNAL COUNTER REGISTER
P2
        node 34:
                  P2_R
                                       " INTERNAL COUNTER REGISTER
                           node 40:
Р3
        node 33:
                  P3 R
                           node 39;
                                      " INTERNAL COUNTER REGISTER
P4
                           node 38;
                                      " INTERNAL COUNTER REGISTER
        node 32;
                  P4_R
                                      " REFRESH REQUEST STATUS REGISTER
REQ
        node 31:
                  REQ R
                           node 37:
```

" Define Set and Reset inputs to output and status flip-flops

```
MC1_ = [MC1,MC1_R];

MSEL_ = [MSEL,MSEL_R];

CAS_ = [CAS,CAS_R];

RAS_ = [RAS,RAS_R];

DTACK_ = [DTACK,DTACK_R];

RFC_ = [RFC,RFC_R];

REQ_ = [REQ,REQ_R];
```

" 'high' and 'low' are used to set or reset the output and status

" registers. Example: MC1\_ := high & RESET; will cause pin 9 to go high on the next clock edge if input pin 3 is high.

```
high = [ 1, 0];
low = [ 0, 1];
Count = [P4,P3,P2,P1,P0]; " STATE REGISTER SET DEFINED
Cnt = [P4,P3,P2,P1,P0]; " STATE REGISTER SET DEFINED
H,L,clk,X = 1, 0, .C., .X.;
```

@page

```
state diagram Count
                                                      " NEXT
        State 0:
                                                      " STATE
                        case
                         !REFREO
                                   & RESET
                                                        : 1:
                          REFREQ
                                   & AS & CLK & RESET
                                                        :14:
                          REFREO
                                   & (!AS # !CLK)
                                                        : 0:
                        endcase:
" REFRESH TIMING CYCLE
        State 1:
                        MC1 := low & RESET;
                        REQ
                              := low & (AS & RESET);
                        case
                                 RESET==1
                                                        : 2: endcase:
                        RFC_
        State 2:
                              := high & RESET;
                        RAS
                              := low & RESET:
                              := low & (AS & RESET);
                        REQ_
                                 RESET==1
                        case
                                                        : 3; endcase;
        State 3:
                              := low & (AS & RESET);
                        REQ
                        case
                                 RESET==1
                                                        : 4; endcase;
        State 4:
                        RFC_{-}
                             := low & RESET;
                              := low & (AS & RESET):
                        REQ
                        case
                                 RESET==1
                                                        : 5; endcase;
        State 5:
                              := high;
                        RAS
                        REQ
                              := low & (AS & RESET);
                                 RESET == 1
                        case
                                                        : 6: endcase:
" DETERMINE IF ACCESS HAS BEEN REQUESTED
        State 6:
                        REQ_ := high & A23;
                        MC1_
                              := high & RESET;
                        case
                                 REQ # A23
                                                        : 0:
                                !A23 & !REQ & RESET
                        endcase:
" ACCESS AFTER REFRESH
        State 7:
                        RAS_ := low & RESET;
                        case
                                 RESET==1
                                                        : 8; endcase;
        State 8:
                        REQ_ := high & RESET;
                        MSEL_ := high & RESET;
                        case
                                 RESET==1
                                                        : 9; endcase;
        State 9:
                        CAS := low & RESET:
                        DTACK := low & RESET;
                                 RESET==1
                        case
                                                        :10: endcase:
        State 10:
                        case
                                 RESET==1
                                                        :11; endcase;
        State 11:
                        case
                                 RESET==1
                                                        :12; endcase;
        State 12:
                                 RESET==1
                        case
                                                        :13; endcase;
        State 13:
                        RAS := high;
                        MSEL_ := low;
                        CAS_ := high;
                        DTACK_:= high;
                        case
                                 RESET==1
                                                       : 0; endcase;
epaqe
```

```
" ACCESS TIMING CYCLE
        State 14:
                         case
                                  RESET==1
                                                         :15; endcase;
        State 15:
                         RAS_ := low & !A23 & RESET;
                         case A23 == 1
                                                         : 0:
                             1A23 & RESET
                                                         :16:
                         endcase:
        State 16:
                         MSEL_ := high & RESET;
                         DTACK_:= low & RESET;
                         case
                                  RESET==1
                                                         :17: endcase:
        State 17:
                         CAS
                              := low & RESET;
                         case
                                  RESET==1
                                                         :18: endcase:
        State 18:
                         case
                                  RESET==1
                                                         :19; endcase;
        State 19:
                                  RESET==1
                         case.
                                                         :20; endcase;
                         RAS_ := high;
MSEL_ := low;
        State 20:
                         CAS
                               := high:
                         DTACK := high;
                                  RESET == 1
                         case
                                                         : 0; endcase;
equations
        enable MC1 = 1; "always enabled, pin 19 is preset
" INITIALIZATION WHEN RESET IS LOW
        [ MCI,RAS,DTACK,REQ,CAS]
                                                       !RESET:
        [ PO_R,P1_R,P2_R,P3_R,P4_R,MSEL_R,RFC R] :=
                                                       !RESET;
test_vectors ' REFRESH WITH ACCESS FOLLOWING'
([GND,OSC,RESET,REFREQ,CLK,AS,A23] -> [MC1,MSEL,CAS,RAS,DTACK,RFC,REQ,Cnt])
 [ 0 ,clk,
                       , X , X, X ] -> [ H , L , H , H , H
                                                               , L , H , 0 ];
 [ 0 ,clk,
                       , X , X , X ] \rightarrow [ H ,
            1
                                               L , H , H ,
                                                            Н
                                                               , L
 [ 0 ,clk,
                    x
                       , X , 1, X ] \rightarrow [
            1
                                         L.
                                              L , H , H ,
                                                            н
                                                               , L
 [ 0 ,clk,
                       , X , X, X ] -> [ L ,
            1
                                               L,H,L,
                                                            Н
                                                                 н,
 [ 0 ,clk,
                       , X , X , X ] \rightarrow [
                                         L,
                                              L,H,L,
                                                            н
                                                                 Н
                                                                     L,
 [ 0 ,clk,
                       , X , X , X ] \rightarrow [ L ,
                                               L,H,L,
                                                            н
                                                                 L
 [ 0 ,clk,
                    Х
                       , X , X, X ] -> [ L ,
                                               L,H,H,
                                                                 L
 [ 0 ,clk,
                    Х
                       , X , X , 0 ] -> [ H ,
                                                                   , L , 7 ];
                                               L,H,H,
                                                            Н
 [ 0 ,clk,
            1
                   Х
                       , X , X , X ] \rightarrow [ H ,
                                              L,H,L,
                                                            н
                                                               , L
   0 ,clk,
            1
                   х
                       , X , X, X ] -> [ H , H , H , L ,
                                                            н
                                                               , L , H , 9 ];
   0 ,clk,
            1
                   Х
                       , X, X, X ] \rightarrow [H,
                                              H,L,L,
                                                           L
                                                               , L , H , 10 ];
   0 ,clk,
                    Х
                       , X , X , X ] \rightarrow [ H ,
                                              H , L , L ,
                                                               , L , H , 11 ];
 [
                                                            1
   0 ,clk,
                       , X , X, X ] \rightarrow [ H ,
                                               H , L , L ,
                                                            L
                                                               , L , H ,12 ];
   0 ,clk,
                    Х
                       , X , X , X ] \rightarrow [ H ,
                                              H , L , L ,
                                                            L
                                                               , L , H ,13 ];
   0 ,clk,
                   х
                       , X , X , X ] \rightarrow [ H ,
                                               L , H , H ,
                                                            Н
                                                               , L , H , 0 ];
   0 ,clk,
                    1
                         0, 0, X \} -> [H,
                                              L , H , H ,
                                                            H
                                                               , L , H , 0 ];
   0 ,clk,
                    1
                         0, 1, X \rightarrow [H,
                                              L,H,H, H
            1
                                                               , L , H , 0 ];
 [ 0 ,clk,
                       , 1, 0, X] \rightarrow [H, L, H, H, H]
                                                               , L , H , 0 ];
test_vectors ' REFRESH WITHOUT ACCESS FOLLOWING'
([GND,OSC,RESET,REFREQ,CLK,AS,A23] -> [MC1,MSEL,CAS,RAS,DTACK,RFC,REQ,Cnt])
 [ 0 ,clk, 0
                      , X , X, X ] -> [ H , L , H , H , H , L , H , O ];
 [ 0 ,clk,
                    0
                       , X, X, X  \rightarrow [H, L, H, H, H
            1
                                                               , L , H , 1 ];
 [ 0 ,clk,
                       , X , 0, X ] -> [ L , L , H , H , H
                                                               , L , H , 2 ];
   0 ,clk,
                    Х
                       , X , 0, X ] -> [ L ,
                                              L,H,L,
                                                            Н
                                                               , н, н, з ];
 [ 0 ,clk,
            1
                    Х
                       , X , 0, X ] \rightarrow [L ,
                                              L,H,L,
                                                            Н
                                                               , H , H , 4 ];
                             0, X \rightarrow [L,
                    х
 [ 0 ,clk,
                       , X ,
                                               L,H,L,
                                                            Н
                       , X , X , X ] \rightarrow [ L ,
 [ 0 ,clk,
                    Х
                                              L , H , H ,
                                                            н
                                                               , L
 [ 0 ,clk,
                      , X, 0, X \rightarrow [H,
                                              L,H,H,
                                                           Н
                                                               , L , H , 0 ];
                      , X , 0, X ] -> [ H , L , H , H , L , H , I ];
 [ 0 ,clk,
@page
```

```
test vectors
                REFRESH WITH ACCESS REQUEST BUT DATA NOT IN DRAM (A23=H) '
([GND,OSC,RESET,REFREQ,CLK,AS,A23] -> [MC1,MSEL,CAS,RAS,DTACK,RFC,REQ,Cnt])
 [ 0 .clk.
                        , X , X, X ] -> [ H , L , H , H ,
                                                               H , L , H , 0 ];
                        , X , X , X ] \rightarrow [ H ,
 [ 0 ,clk,
             1
                                                L , H , H ,
                                                               н
                                                                  , L , H , 1 ];
   0 ,clk,
             1
                    Х
                        , X, I, X ] \rightarrow [L,
                                                L, H, H,
                                                               Н
                                                                  , L , L , 2 ];
                        , X, 0, X \rightarrow [L,
 [ 0 ,clk,
             1
                    Х
                                                L , H , L ,
                                                               Н
                                                                  , H , L ,
 [ 0 ,clk,
                    Х
                        , X , 0 , X ] \rightarrow [ L
                                                 L, H, L,
                                                               н
                                             ,
                                                                  , H , L ,
 [ 0 ,clk,
                    Х
                        , X , 0 , X ] \rightarrow [ L ,
                                                 L,H,L,
                                                               н
                                                                  , L , L , 5 1:
   0 ,clk,
 [
                    Х
                                         ſ
                                           L,
             1
                        , X , 0 , X ] \rightarrow
                                                L , H , H ,
                                                               Н
                                                                  , L , L , 6 ];
   0 ,clk,
                    Х
                        , X , 0, 1 ] -> [ H ,
                                                L , H , H ,
                                                               Н
                                                                  , L , H , 0 1;
   0 ,clk,
                        , 0 , 0, X ] -> [ H , L , H , H ,
                                                               н
                                                                  , L , H , 0 ];
test_vectors ' ACCESS TIMING CYCLE '
([GND,OSC,RESET,REFREQ,CLK,AS,A23] -> [MC1,MSEL,CAS,RAS,DTACK,RFC,REQ,Cnt])
                       , X , X, X ] -> [ H , L , H , H , H , L , H , O ];
                        , 1 , 1, X ] -> [ H ,
 [ 0 ,clk,
             1
                     1
                                                L , H , H ,
                                                               Н
                                                                  , L , H , 14 ];
 [ 0 .clk.
                    Х
                        , X, X, X ] \rightarrow [H,
                                                                  , L , H ,15 ];
                                                L , H , H ,
                                                               Н
 [ 0 ,clk,
                    Х
                        , X , X , 0 ] -> [ H ,
                                                L,H,L,
                                                               н
                                                                  , L , H ,16 ];
 [ 0 ,clk,
                    Х
                       , X , X , X ] \rightarrow [ H ,
                                                 H , H , L ,
                                                               L
                                                                  , L , H ,17 ];
 [ 0 ,clk,
                    Х
                        , X , X , X ] \rightarrow [ H ,
                                                 H , L , L ,
                                                               L
                                                                  , L , H ,18 1:
                ,
 [ 0 .clk.
                    Х
             1
                        , X , X , X ] \rightarrow [ H ,
                                                 H, L, L,
                                                               L
                                                                  , L , H , 19 ];
 [ 0 ,clk,
                    Х
                                                H, L, L,
             1
                        , X , X , X ] \rightarrow [ H ,
                                                               L
                                                                  , L , H ,20 ];
 [ 0 ,clk,
             1
                    Х
                        , X , X , X ] \rightarrow [ H ,
                                                 L , H , H ,
                                                               н
                                                                  , L , H , 0 ];
 [ 0 ,clk,
             1
                     1
                        , 0 , 0 , X ] -> [ H ,
                                                L , H , H ,
                                                               Н
                                                                  . L . H . 0 1:
test_vectors ' ACCESS TIMING CYCLE BUT DATA NOT IN DRAM (A23=H) '
([GND,OSC,RESET,REFREQ,CLK,AS,A23] -> [MC1,MSEL,CAS,RAS,DTACK,RFC,REQ,Cnt])
 [ 0 ,clk,
             0
                    X , X , X, X ] -> [ H , L , H , H , L , H , O ];
 [ 0 ,clk,
                     1
                        , 1 , 1, X \} \rightarrow [H,
                                                L, H, Н,
                                                               H , L , H , 14 ];
 [ 0 ,clk,
                    Х
                        , X , X , X ] \rightarrow [ H ,
             1
                                                L, H, H,
                                                               H , L , H , 15 ];
 f 0 .clk.
                     Х
                        , X , X , 1 ] -> [ H ,
                                                L , H , H ,
                                                               H , L , H , 0 ];
 [ 0 ,clk,
             1
                     1
                          0, 0, X \} \rightarrow [H,
                                                L,H,H,
                                                               н
                                                                  , L , H , O ];
test_vectors ' RESET DURING ACCESS TIMING CYCLE '
([GND.OSC,RESET,REFREQ.CLK,AS,A23] -> [MC1,MSEL,CAS,RAS,DTACK,RFC.REO.Cnt1)
                        , X , X, X ] -> [ H , L , H , H , L , H , O ];
 [ 0 ,clk,
             0
                    Х
 [ 0 ,clk,
             1
                     1
                        , 1, 1, X \rightarrow [H,
                                                L , H , H ,
                                                               H , L , H , 14 ];
 [ 0 ,clk,
                    Х
                        , X , X , X ] \rightarrow [ H ,
                                                L , H , H ,
                                                               Н
                                                                  , L , H , 15 ];
 [ 0 .clk,
                    Х
                        , X , X , 0 ] -> [ H ,
             1
                                                L,H,L,
                                                               н
                                                                  , L , H ,16 ];
 [
   0 ,clk,
                    Х
                                                H , H , L ,
             1
                        , X , X , X ] \rightarrow [ H ,
                                                               L
                                                                  , L , H ,17 ];
                    Х
 [ 0 ,clk,
             1
                        , X , X , X ] \rightarrow [ H ,
                                                H , L , L ,
                                                               L
                                                                  , L , H ,18 ];
 [ 0 ,clk.
             0
                    Х
                        , X , X , X ] \rightarrow [ H ,
                                                L , H , H ,
                                                               H , L , H , 0 ];
                ,
                    Х
                        , X , X , X ] \rightarrow [ H ,
 [ 0 ,clk,
             0
                                                L,H,H,
                                                              Н
end DMC_S167
```

```
module TIMER154
```

```
module TIMER154 flag '-r2'.'-f'
title
      'REFRESH TIMER
        LOREN SCHIELE
                      TEXAS INSTRUMENTS, DALLAS, 08/15/86'
        T154 DEVICE
                      'P22V10':
"input declarations
CLK
              pin 1:
                                   SYSTEM CLOCK
RESET
              pin 2:
                                   RESETS WHEN LOW
RFC
              pin 3:
                                   REFRESH COMPLETE
"output declarations
Q0,Q1,Q2,Q3
              pin 14,15,16,17;
                                      COUNTER STATES
Q4,Q5,Q6,Q7
              pin 18,19,20,21;
                                      COUNTER STATES
REFREQ
              pin 22;
                                      REFRESH REQUEST - ACTIVE LOW
"intermediate variables
CNT 154
             !Q0 & Q1 & !Q2 & Q3 & Q4 & !Q5 & !Q6 & Q7;
SCLR
             !RESET # CNT_154_;
count
          = [Q7,Q6,Q5,Q4,Q3,Q2,Q1,Q0];
C.H.L.X
          = .C.,1,0..X.;
equations
             RFC # !CNT 154 & REFREQ # !RESET;
REFREQ
         :=
Q0
         :=
             (1Q0 ) & !SCLR;
Q1
             ( Q1 $ Q0) & !SCLR;
         :=
Q2
             ( Q2 $ Q1 & Q0) & !SCLR;
Q3
             ( Q3 $ (Q2 & Q1 & Q0)) & !SCLR;
04
             ( Q4 $ (Q3 & Q2 & Q1 & Q0)) & !SCLR;
                           Q3 & Q2 & Q1 & Q0)) & !SCLR;
Q5
         :=
             ( Q5 $ (Q4 &
             ( Q6 $ (Q5 & Q4 & Q3 & Q2 & Q1 & Q0)) & !SCLR;
06
07
             (Q7 $ (Q6 & Q5 & Q4 & Q3 & Q2 & Q1 & Q0)) & !SCLR;
test_vectors
                         ([RESET,CLK,RFC] -> [count,REFREQ_])
                          [ 0 , C , 0 ] \rightarrow [ 0 ,
                                                            1:
@CONST cnt = 1;
@REPEAT 154 (
                                , C , 0 ] -> [ cnt ,
                                                            ];
@CONST cnt = cnt + 1;}
                            1, C, 0 \rightarrow [0,
                                                            ];
@CONST cnt = 1;
@REPEAT 20 {
                          [ 1 , C , 0 ] -> [ cnt ,
                                                            ];
@CONST cnt = cnt + 1;}
                                , C , 1 ] -> [ 21 ,
                                                            1;
                                                       Н
                                , C , 0 ] -> [ 22
                          [
                                                       Н
                                                            1;
                          [
                                , C , X ] \rightarrow [ 23
                                                       н
                             1
                                                            ];
                                , C , X ] -> [
                                                            1:
end TIMER154
```

#### 2.3.8 CUPLTM Files

#### DYNAMIC MEMORY CONTROLLER

```
Partno
               DMC-S167:
Name
               DMC-S167;
Date
                08/15/86;
Revision
                01;
Designer
                SCHIELE:
Company
                TEXAS INSTRUMENTS:
Assembly
               None:
               DALLAS, TEXAS;
Location
                   DYNAMIC MEMORY CONTROLLER
                     FOR ALS6301
/* Allowable Target Device Types: TIB82S167B
/** Inputs **/
pin 1 = OSC;
                        /* OSCILLATOR
pin 2 = REFREO:
                         /* REFRESH REQUEST
pin 3 = RESET;
                        /* RESET - INITIALIZES WHEN LOW
pin 4 = CLK;
                         /* OSC DIVIDED BY 2
pin 5 = AS;
                         /* ADDRESS STROBE
pin 6 = A23 ;
                        /* MOST SIGNIFICANT ADDRESS BIT
pin 16 = GND:
                        /* PIN 16 MUST BE TIED LOW
/** Outputs **/
pin 9 = MC1_;
                         /* MODE CONTROL
pin 10 = MSEL:
                         /* MULTIPLEXER SELECT
pin 11 = CAS:
                         /* COLUMN ADDRESS STROBE
                         /* ROW ADDRESS STOBE
pin 13 = RAS;
pin 14 = DTACK;
                         /* DATA ACKNOWLEDGE
pin 15 = RFC;
                         /* REFRESH COMPLETE
/** Internal Node Group - State bits declared as nodes
node [REQ,P4_,P3_,P2_,P1_,P0_];
/** Declarations and Intermediate Variable Definitions
Field State = [P4_,P3_,P2_,P1_,P0_];
$define ST0 'b'00000
$define ST1 'b'00001
$define ST2 'b'00010
$define ST3 'b'00011
$define ST4 'b'00100
$define ST5 'b'00101
$define ST6 'b'00110
$define ST7 'b'00111
$define ST8 'b'01000
$define ST9 'b'01001
$define ST10 'b'01010
$define ST11 'b'01011
$define ST12 'b'01100
$define ST13 'b'01101
$define ST14 'b'01110
$define ST15 'b'01111
$define ST16 'b'10000
$define ST17 'b'10001
$define ST18 'b'10010
$define ST19 'b'10011
$define ST20 'b'10100
```

```
/** Logic Equations **/
Sequence State
{Present STO IF RESET & !REFREQ
                                            NEXT STI:
             IF RESET & REFREQ & AS & CLK NEXT ST14:
             DEFAULT
                                            NEXT STO:
/* REFRESH TIMING CYCLE */
Present ST1 IF AS & RESET NEXT ST2 OUT [!MC1 ,!REQ];
                RESET
                            NEXT ST2 OUT [!MC1 ];
            IF
Present ST2 IF
                AS & RESET
                            NEXT ST3 OUT [ RFC, !RAS, !REQ];
            IF
                RESET
                            NEXT ST3
                                      OUT [ RFC,!RAS];
Present ST3 IF
                AS & RESET
                            NEXT ST4 OUT [!REQ];
                            NEXT ST4:
            IF
                RESET
                            NEXT ST5 OUT [!RFC,!REQ];
Present ST4 IF
                AS & RESET
            IF
                RESET
                            NEXT ST5
                                      OUT [!RFC];
Present ST5 IF
                AS & RESET
                            NEXT ST6
                                      OUT [ RAS, !REQ];
            IF
               RESET
                            NEXT ST6 OUT [ RAS];
/** DETERMINE IF ACCESS HAS BEEN REQUESTED **/
Present ST6 IF A23_ # REQ NEXT ST0 OUT [ MC1_,REQ];
            IF !A23_ & RESET & !REQ NEXT ST7 OUT [ MC1_];
/** ACCESS AFTER REFRESH **/
Present ST7 IF
                 RESET
                             NEXT ST8 OUT [!RAS];
Present ST8
             IF
                 RESET
                             NEXT ST9 OUT [ REQ, MSEL];
Present ST9 IF
                             NEXT STIO OUT [!CAS,!DTACK];
                 RESET
Present ST10 IF
                 RESET
                             NEXT STIL:
Present ST11 IF
                             NEXT ST12;
                 RESET
Present ST12 IF
                             NEXT ST13:
                 RESET
Present ST13
                             NEXT STO OUT [ RAS, ! MSEL, CAS, DTACK];
/** ACCESS TIMING CYCLE **/
Present ST14 IF
                 RESET
                             NEXT ST15;
                 A23_
Present ST15 IF
                             NEXT STO:
             IF !A23 & RESET NEXT STI6 OUT [!RAS];
                             NEXT ST17 OUT [ MSEL,!DTACK];
Present ST16 IF
                 RESET
Present ST17 IF
                             NEXT ST18 OUT [!CAS];
                 RESET
Present ST18 IF
                 RESET
                             NEXT ST19;
Present ST19 IF
                 RESET
                             NEXT ST20:
Present ST20
                             NEXT STO OUT [ RAS, MSEL, CAS, DTACK]; )
APPEND MCI_.s = !RESET; APPEND REQ.s = !RESET; APPEND RFC.r = !RESET;
               = !RESET: APPEND MSEL.r = !RESET: APPEND CAS.s = !RESET:
APPEND RAS.s
APPEND DTACK.s = !RESET; APPEND PO .r = !RESET; APPEND P1_.r = !RESET;
               = !RESET; APPEND P3_.r = !RESET; APPEND P4_.r = !RESET;
APPEND P2_.r
```

#### DYNAMIC MEMORY SIMULATION

```
Partno
                DMC-S167;
Name
                DMC-S167:
Date
                08/15/86;
Revision
                01:
Designer
                SCHIELE:
Company
                TEXAS INSTRUMENTS:
Assembly
                None:
                DALLAS, TEXAS;
Location
                    DYNAMIC TIMING CONTROLLER
                         SIMULATION FILE
                           FOR ALS6301
/* Allowable Target Device Types: T1B82S167B
ORDER: GND, %3, OSC, %3, RESET, %6, REFREQ, %4, CLK, %3, AS, %2, A23, %6,
        MC1 .14.MSEL.13.CAS.13.RAS.14.DTACK.14.RFC.14.REO:
VECTORS:
$msg" REFRESH WITH ACCESS FOLLOWING";
$msq"
         ----- INPUT -----
                                            ----- OUTPUT ----- ACCESS";
$msq"
$msg"
         GND OSC RESET REFREQ CLK AS A23
                                            MCI MSEL CAS RAS DTACK RFC REQ";
$msg"
/*RESET*/ 0
                                                                         н
/* STO*/
              С
                          0
                                   Х
         0
                   1
                               х
                                      Х
                                             н
                                                  ٢
                                                      Н
                                                          н
                                                               н
                                                                    L
                                                                         Н
/* ST1*/ 0
              С
                          Х
                               Х
                                   1
                                      Х
                                             L
                                                  L
                                                      н
                                                          н
                                                               н
                                                                    L
                                                                         L
/* ST2*/
          0
              C
                                   Х
                                      Х
                                                  Ĺ
                                                      н
                                                          L
                                                               н
                                                                    н
                                                                         L
                   1
/* ST3*/
          0
              C
                                   Х
                                      Х
/* ST4*/
              С
/* ST5*/
              С
          0
                                   Х
                                      Х
/* ST6*/
              С
                          Х
                               Х
          0
                                   Х
                                      0
                                                  L
/* ST7*/
          0
              C
                          Х
                               х
                                   Х
                                                      н
                                                               н
                                      Х
                                             н
                                                  1
                                                                    ı
/* ST8*/
          0
              С
                   1
                          х
                               Х
                                   Х
                                      Х
                                             н
                                                  н
                                                      н
                                                          L
                                                                    ı
                                                                         н
/* ST9*/
          0
                          Х
                               Х
                                   Х
                                      Х
                                                  Н
/*ST10*/
          0
              C
                          Х
                                   Х
                                      Х
                                                  н
                                                                         н
/*ST11*/
          0
              С
                          Χ
                               Х
                                   Х
                                      х
                                                  Н
                                                          L
                                                                         Н
/*ST12*/
          0
              С
                   ŧ
                          х
                               х
                                   Х
                                      Х
                                             н
                                                  н
                                                      L
                                                          L
                                                               L
                                                                    L
                                                                         н
/*ST13*/
          0
              С
                   1
                                      х
                                                  L
                                                      Н
                                                          н
                                                               н
                                                                    L
                                                                         н
/*STO */
          0
              C
                   1
                           1
                               0
                                   0
                                      х
                                                  L
                                                      н
                                                               н
                                                                    L
                                                                         н
/*STO */
          0
              C
                                                       н
                                                                         н
                    1
                           1
                                    1
/*ST0 */
          0
$msg"
          ";
$msq"
$msg"REFRESH WITHOUT ACCESS FOLLOWING";
$msg"
$msg"
          ----- INPUT -----
                                             ----- OUTPUT ----- ACCESS";
                                             MCI MSEL CAS RAS DTACK RFC REQ ";
$msg"
         GND OSC RESET REFREQ CLK AS A23
$msg"
          -----
                                            ______
/*RESET*/ 0
               С
                                                       н
                                                                     L
                                                                          н
                                   х
                                      х
 /* STO*/ 0
                                   х
                                                                          н
               С
                    1
                           0
                                      Х
                                                   L
                                                       н
                                                                н
                                                                     L
/* ST1*/ 0
                                    0
                                       Х
                                                                          н
 /* ST2*/ 0
              С
                           Х
                                Х
                                   n
                                       Х
                                                           L
                                                                н
                                                                          Н
 /* ST3*/
          0
              С
                           х
                                х
                                    0
                                       Х
                                                   L
                                                       н
                                                                н
                                                                     н
                                                                          н
                    1
 /* ST4*/
          0
               C
                    1
                           х
                                Х
                                    0
                                       х
                                                   L
                                                       н
                                                           L
                                                                н
                                                                          н
 /* ST5*/
               С
                                       Х
                                                                          н
                    1
                                                   L
 /* ST6*/
          0
               С
                           Х
                                Х
                                    Х
                                       0
                                                           н
                                                                н
                                                                          н
```

/\* STO\*/ 0

С

1

X X 0

Х

H L H H L H

```
";
$msq"
$msg"
$msg"REFRESH WITH ACCESS REQUEST BUT DATA NOT IN DRAM (A23±H)":
$msq"
$msg"
        ----- INPUT -----
                                        ----- OUTPUT ----- ACCESS":
$msa"
        GND OSC RESET REFREQ CLK AS A23
                                        MCI MSEL CAS RAS DTACK RFC REO ":
$msq*
                                                                 -----":
/*RESET*/ 0
                            Х
                               х х
                                         н
                                             L
                                                 н
                                                     н
                                                                  Н
/* STO*/ 0
            С
                               Х
                                  Х
                                         н
                                             L
                                                 н
                                                     н
                                                         н
                                                              L
                                                                  Н
/* STI*/ 0
            С
                                                                  L
/* ST2*/
         0
            С
                 1
                            х
                              0 X
/* ST3*/
         0
            С
                              0 X
                 1
/* ST4*/
            С
                       Х
                              0 X
                 1
                            х
                                                 н
                                                    L
/* ST5*/
         0
            С
                 1
                       Х
                            Х
                                                 н
                                                    н
                                                         н
/* ST6*/
         0
            С
                 1
                                  1
                                         н
                                                 н
                                                    н
                                                         н
                                                              L
                                                                  н
/* STO*/
         0
            - C
                 i
                       1
                               0
                                  Х
                                                                  н
$msg*
         ";
$msg"
$msg"ACCESS TIMING CYCLE ":
$msg"
$msg"
        ----- INPUT -----
                                        ----- OUTPUT ----- ACCESS":
$msq"
        GND OSC RESET REFREQ CLK AS A23
                                        MCI MSEL CAS RAS DTACK RFC REQ ":
$msq"
/*RESET*/ 0
                               х х
                                         Н
                                             L
                                                 Н
                                                     Н
                                                                  Н
/*STO */ 0
            С
                        1
                            1
                               1
                                  х
                                         н
                                             L
                                                 н
                                                     н
                                                         н
                                                              L
                                                                  н
/*ST14*/ 0
           C
                                             L
                                                     Н
                                                         н
                                                                  н
/*ST15*/ 0
           С
                              X 0
                                                     L
                                                                  н
/*ST16*/ 0
            С
                 1
                              X ·X
/*ST17*/
         0
            С
                              х х
                 1
/*ST18*/
         0
            С
                       Х
                            х
                               х х
                 ì
                                         н
                                             н
                                                                  н
/*ST19*/
         0
            С
                 ı
                            Х
                               х х
                                             н
                                                     L
                                                                  Н
/*ST20*/
         0
            С
                 1
                       Х
                                  Х
                                             L
                                                 н
                                                     н
                                                         н
                                                                  н
                                                              L
/*ST0 */
         0
                 1
                       1
                                0
                                  Х
$msg"
$msg"
$msg"ACCESS TIMING CYCLE BUT DATA NOT IN DRAM (A23=H)";
$msq"
$msg"
        ----- INPUT -----
                                        ----- OUTPUT ----- ACCESS":
        GND OSC RESET REFREQ CLK AS A23
$msg"
                                       MCI MSEL CAS RAS DTACK RFC REQ ":
$msg"
                                     -----":
/*STO */ 0
           С
                                             L
                                                              L
                                                                  Н
/*ST14*/ 0 C
                 1
                       Х
                            Х
                               X X
                                             L
                                                         н
                                                              L
                                                                  Н
/*ST15*/ 0
           С
                       Х
                               X 1
                 1
                            Х
                                                         н
                                                                  н
                                                              L
/*STO */
         0
                        1
                            0
                                0 X
                 1
                                             L
                                                 н
                                                                  Н
$msg"
         ";
$msg"
$msg"RESET DURING ACCESS TIMING CYCLE ";
$msa"
$msg"
        ----- INPUT -----
                                        ----- OUTPUT ----- ACCESS":
        GND OSC RESET REFREQ CLK AS A23
$msg"
                                        MCI MSEL CAS RAS DTACK RFC REQ ":
                                                    ----":
$msg"
                                       ------
/*RESET*/ 0
            С
                 0
                                  Х
                                         Н
                                             L
                                                                  н
/*STO */ 0
           C
                 1
                        1
                               1
                                             L
                                                         н
                                                              L
                                                                  н
/*ST14*/ 0
            С
                 ١
                       Х
                            Х
                              х х
                                                                  н
/*ST15*/ 0
            С
                 1
                              X 0
                                         н
/*ST16*/ 0
            С
                 1
                            Х
                               х х
                                         н
                                                 н
/*ST17*/ 0
                 1
                               х х
                                         н
                                             Н
                                                 1
                                                     1
                                                                  Н
/*ST18*/
        0
            С
                 0
                                         Н
                                             L
                                                 Н
                                                     н
                                                         н
                                                              L
                                                                  н
/*STO */ 0
            С
                 0
                       Х
                               Х
                                  Х
                                             L
                                                 Н
                                                     н
                                                         н
                                                              L
                                                                  н
/*STO */ 0
            С
                 n
                       X
                               х
                            Х
                                  х
                                         н
                                             L
                                                 Н
                                                                  Н
```

#### BYTE CONTROLLER

```
Partno
               BYTE_CON;
Name
               BYTE CON;
Date
               08/15/86;
Revision
               01;
               SCHIELE:
Designer
Company
               TEXAS INSTRUMENTS:
Assembly
               None:
Location
               DALLAS, TEXAS;
/*
                        BYTE CONTROLLER
               FOR ALS6301/MC68000L10 APPLICATION
         ************
/* Allowable Target Device Types: TIBPAL16L8
/*************
/** Inputs **/
pin 1 = CAS0;
                            CAS BANK SELECT
pin 2 = CAS1:
                                 **
pin 3 = CAS2;
                        /*
pin 4 = CAS3;
                        /*
pin 5 = LDS;
                            LOWER DATA STROBE
pin 6 = UDS:
                            UPPER DATA STROBE
/** Outputs **/
pin 12 = UCAS0;
                        /* UPPER BYTE SELECT - BANK 0
                        /* LOWER BYTE SELECT - BANK 0
pin 13 = LCAS0;
pin 14 = UCAS1:
                           UPPER BYTE SELECT - BANK 1
                           LOWER BYTE SELECT - BANK 1
pin 15 = LCAS1;
pin 16 = UCAS2;
                        /*
                           UPPER BYTE SELECT - BANK 2
                           LOWER BYTE SELECT - BANK 2
pin 17 = LCAS2;
pin 18 = UCAS3;
                            UPPER BYTE SELECT - BANK 3
pin 19 = LCAS3;
                           LOWER BYTE SELECT - BANK 3
    equations
UCASO = CASO # UDS;
LCAS0 = CAS0 # LDS;
UCAS1
      = CAS1 # UDS;
      = CASI # LDS;
LCAS1
UCAS2 = CAS2 # UDS;
LCAS2 = CAS2 # LDS;
UCAS3
      = CAS3 # UDS;
LCAS3 = CAS3 # LDS;
```

#### BYTE CONTROLLER SIMULATION

```
Partno
                   BYTE_CON;
Name
                   BYTE CON;
Date
                   08/15/86:
Revision
                   01:
                   SCHIELE:
Designer
                   TEXAS INSTRUMENTS:
Company
Assembly
                   None:
                   DALLAS, TEXAS;
Location
/*
                    BYTE CONTROLLER SIMULATION FILE
                  FOR ALS6301/MC68000L10 APPLICATION
   Allowable Target Device Types: TIBPAL16L8
ORDER:
CASO, 72, CAS1, 72, CAS2, 72, CAS3, 73, LDS, 72, UDS, 74, LCAS0, 72, UCAS0, 72,
LCAS1, %2, UCAS1, %2, LCAS2, %2, UCAS2, %2, LCAS3, %2, UCAS3;
VECTORS:
$msg"
             ---- INPUT ----
                                                OUTPUT ----
                                                                     ";
$msg"
                                          U
                                              L
                                                  U
                                                     L
                                                         U
                                                                     ";
                 С
                                          С
                                                         C
                                                            C
$msq"
             С
                        C
                                       С
                                                                     ۳;
$msg"
             Α
                 Α
                    Α
                        Α
                             L
                                 U
                                       Α
                                          Α
                                              Α
                                                  Α
                                                     Α
                                                         Α
                                                            Α
$msq"
             S
                 S
                    S
                        S
                             D
                                 D
                                       S
                                          S
                                              S
                                                  S
                                                     S
                                                         S
                                                             s
                                                                S
                                                                     ":
                     2
$msg"
             0
                 i
                        3
                             S
                                 S
                                       0
                                          0
                                              1
                                                  1
                                                     2
                                                         2
                                                             3
                                                                3
$msg"
                        1
                             Х
                                 Х
             1
                 1
                     1
                                       Н
                                          Н
                                              Н
                                                  н
                                                     н
                                                         Н
                                                             Н
                                                                Н
             х
                 Х
                    Х
                        Х
                                 ı
                                          н
                                                         н
                                       Н
                                              Н
                                                  Н
                                                     Н
                                                            Н
             0
                 1
                             0
                                 0
                                       L
                                          L
                                                  н
                                                     Н
                                                                Н
                                              н
                 0
                                 0
             1
                     1
                        1
                             0
                                       Н
                                          Н
                                              L
                                                 L
                                                     н
                                                         Н
                                                            н
                                                                Н
                     0
             1
                 1
                        1
                             0
                                 0
                                       Н
                                          Н
                                              Н
                                                  Н
                                                     L
                                                         L
                                                             н
                                                                Н
             1
                     1
                        0
                             0
                                 0
                                       н
                                          н
                                              н
                                                 н
                                                     н
                                                         н
                                                            L
                                                                L
             0
                 1
                     1
                        1
                             0
                                 1
                                       L
                                          Н
                                              Н
                                                  Н
                                                     Н
                                                             н
                                                                Н
                 0
                     1
                             0
                                          Н
             1
                        1
                                 1
                                       н
                                                  Н
                                                     н
                                                         Н
                                                            Н
                                                                н
                                              L
             1
                 1
                     0
                        1
                             0
                                 i
                                       н
                                          н
                                              н
                                                  н
                                                     L
                                                         Н
                                                             Н
                                                                н
             1
                     1
                        0
                             0
                                          Н
                                              Н
             0
                             1
                                 0
                 1
                     1
                        1
                                       Н
                                                                Н
                                          L
                                              Н
                                                  Н
                                                     Н
                                                         Н
                                                             Н
             1
                 0
                     1
                                 0
                                          Н
                                                            н
                        1
                             1
                                       Н
                                              Н
                                                  L
                                                     Н
                                                                Н
                     0
             1
                 1
                        1
                             1
                                 0
                                       н
                                          н
                                              н
                                                  Н
                                                     Н
                                                             н
                                                                н
                                                     Н
                     1
                        0
                                 0
                                          Н
                                              н
                                                 Н
                                                         Н
                                                            Н
                                                                L
```

#### 2.4 THCT4502B/MC68000L8 Interface

#### 2.4.1 Introduction

This application report presents a circuit configuration which interfaces the MC68000L8 to DRAM memory via the THCT4502B dynamic RAM controller. The memory array is four banks of 256K-byte memory (TMS4256/4257) that provides a 1M byte deep system architecture.

Figure 2-13 is a schematic diagram of the circuit and Figure 2-14 a timing diagram for two consecutive read cycles. Figure 2-15 shows a write access, followed by a refresh, followed by a read-access grant. The THCT4502B uses the MC68000L8 system clock and requires no wait states on normal access cycles. When incorporating DRAMs and a DRAM controller into a microprocessor based system, the following timing specifications should be satisfied to guarantee a correct match between processor and memory.

ALE-to-Clock Relationship DRAM Refresh Time DRAM Precharge Time Row Address Setup and Hold Time Data Valid to Write Enable Time Read Access Time




Figure 2-13. THCT4502B/MC68000L8 Interface Block Diagram




Figure 2-14. THCT4502B/MC68000L8 Read Cycle Timing Diagram




Figure 2-15. THCT4502B/MC68000L8 Write Access, Refresh, and Read Access Timing Diagram

#### 2.4.2 ALE-to-Clock Relationship

When using the THCT4502B, the high-to-low transition of ALE should not occur between 15 ns before and 15 ns after the falling edge of the clock signal. This condition guarantees the proper selection between refresh and access cycles.

When connecting the Address Strobe (AS) of the MC68000 processor directly to ALE, ensure that the following condition is met.

```
15 < 0.5T - t_{CHSL}

15 < 0.5(125) - 60
```

15 < 2.5

At 8 MHz, this condition cannot be guaranteed. Therefore a circuit is required to shift the input phase of the THCT4502B clock signal by 90 degrees. As shown in Figure 2-13, this circuit can be built using standard 'AS74 D-type flip-flops. With the THCT4502B CLK shifted by 90 degrees, the new equation becomes:

 $15 < 0.5T + 0.25T - t_{CHSL}$ 

15 < 0.5(125) + 0.25(125) - 60

15 < 33.75

It should be noted that all of the following equations take into account the 90 degree phase shift. At lower clock frequencies, such as 6 MHz, the AS signal can be directly connected to the THCT4502B and the phase shift circuits are not required.

#### 2.4.3 DRAM Refresh Time

The refresh clock frequency is controlled by the strap input pins (TWST, FS1, and FS0) on the THCT4502B. Table 2-3 shows the strap configuration for the THCT4502B. At 8 MHz, with no wait states, setting TWST low, FS1 high, and FS0 high yields a refresh rate of 11.375  $\mu$ s/row. The TMS4256/4257 requires that each of the 256 rows be refreshed at least once every 4 ms. With a refresh rate of 11.375  $\mu$ s/row, the time required to refresh all 256 rows will be 2.9 ms. This easily satisfies the 4-ms refresh requirement.

Table 2-3. Refresh Clock Frequency Input Pin Strap Configuration

STI	RAP INPUT MODE:	S	WAIT STATES FOR MEMORY	REFRESH	MINIMUM CLOCK FREQUENCY	REFRESH FREQUENCY	CLOCK CYCLES FOR EACH
TWST	FS1	FS0	ACCESS	RATE	(MHz)	(kHz)	REFRESH
L	L	L†	0	EXTERNAL	_	REFREQ	4
L	L	H -	0	EXTERNAL	_	REFREQ	3
L	н	L	0	CLK ÷ 61	3.904	64-95 <sup>‡</sup>	3
L	н	н	0	CLK ÷ 91	5.824	64-88 <sup>§</sup>	4
н	Ŀ	L	1	CLK ÷ 61	3.904	64-95 <sup>‡</sup>	3
н	L	Н	1	CLK ÷ 91	5.824	64-75 <sup>‡</sup>	4
ļ н	H	L	1 .	CLK ÷ 106	6.784	64-73 <sup>‡</sup>	4
н	н	н	1	CLK ÷ 121	7.744	64-83 <b>¶</b>	4

<sup>&</sup>lt;sup>†</sup>This strap configuration resets the Refresh Timer Circuitry.

<sup>&</sup>lt;sup>‡</sup>Upper figure in refresh frequency is the frequency that is produced if the minimum clock frequency of the next select state is used.

<sup>§</sup> Refresh frequency if clock frequency is 8 MHz.

Refresh frequency if clock frequency is 10 MHz.

#### 2.4.4 DRAM Precharge Time

The precharge time is the time required between access cycles to allow internal nodes on the DRAM to charge to their correct reference levels. This is specified on the DRAM data sheet as  $t_{W(RH)}$  min. As with most DRAMs, there is a choice of performance ranges. For the TMS4256/4257,  $t_{W(RH)}$  ranges from 100 ns on the -12 device to 120 ns on the -20 device.

When using the THCT4502B, there are three precharge conditions which can occur during normal operation. Each condition must be checked to be sure the precharge condition is met. The following equations check these three conditions.

1. Access-to-Access cycle

```
t_{W}(RH) < t_{SH} - t_{AEH-REH} - t_{t}(REH) + t_{AEL-REL}

t_{W}(RH) < 150 - 35 - 30 + 35

t_{W}(RH) < 120
```

2. Access-to-Refresh cycle

```
t_{W}(RH) < 1.5T + 0.25T + t_{CH-RRL} - t_{CLSH} - t_{AEH-REH} - t_{t}(REH)

t_{W}(RH) < 1.5(125) + 0.25(125) + 50 - 70 - 35 - 30

t_{W}(RH) h 133.75
```

3. Refresh-to-Access cycle

```
t_{W}(RH) < T - t_{CH-RRH} - t_{t}(REH) + t_{CH-REL}

t_{W}(RH) < 125 - 30 - 30 + 45

t_{W}(RH) < 110
```

When the listed equations are correct, the THCT4502B guarantees the precharge condition for either the -12 or -15 TMS4256/4257 DRAMs.

# 2.4.5 Row Address Setup and Hold Time

To meet the row address setup-time requirement, the address must be present at the RAO-RA8 and CAO-CA8 inputs to the THCT4502B for at least 10 ns (tAV-AEL) before ALE goes low. The row address setup time from the MC68000L8 is defined by the tAVSL specification. At 8 MHz, tAVSL is 30 ns minimum. This meets the THCT4502B specification. The row address setup time to the DRAM must also be satisfied. For the TMS4256/4257, tsu(RA) is specified as 0-ns minimum. The following equation applies:

```
0 ns < tAVSL + tAEL-REL ^- tRAV-MAV 0 ns < 30 + 35 ^- 42 0 ns < 23
```

When the equation is correct, the THCT4502B guarantees the row address setup time to the DRAM. The row address hold time required by the TMS4256/4257 is 15 ns. This specification is guaranteed by the THCT4502B. From the data sheet, tree that is specified as 20 ns min.

# 2.4.6 Data Valid to Write Enable Setup Time

Data can be written into DRAM by two different methods. Depending upon the mode of operation, the falling edge of  $\overline{CAS}$  or the the falling edge of  $\overline{W}$  will strobe the data into memory. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  going low, data out will remain in the high-impedance state for the entire cycle. This permits common input/output operation. This type of cycle is referred to as an early write cycle. When  $\overline{W}$  goes low after  $\overline{CAS}$  goes low, the type of cycle is referred to as delayed-write or read-modify-write cycle. To avoid bus contention, this operation requires a buffer between the Q outputs and the microprocessor.

The circuit shown in Figure 2-13 generates an early write cycle. Therefore, data valid to write enable needs to be referenced to the falling edge of  $\overline{CAS}$ . The TMS4256/4257 requirement for an early write cycle is  $t_{SU(WCL)}$ , which is 0 ns minimum. The following equation applies:

```
0 ns < t<sub>CHSL</sub> + t<sub>AEL-CEL</sub> - 0.5T - t<sub>CLDO</sub>
0 ns < 60 + 115 - 0.5(125) - 70
0 ns < 42.5
```

When the equation is correct, the MC68000/THCT4502B combination guarantees that data will be valid before  $\overline{CAS}$  goes low.

#### 2.4.7 Read Access Time from CAS

When the microprocessor tries to read data from memory, the Read-Access-Time guarantees that data is available. When using the THCT4502B, there are two possible access situations. The most common is the normal access cycle. Another possible access situation is the access-grant cycle. The access-grant cycle occurs when an access cycle immediately follows a refresh cycle.

For the TMS4256/4257, access from  $\overline{\text{CAS}}$  is specified as  $t_{a(C)}$ . When using the TMS4256/4257, three speed types are available for selection. The three speed types are as follows:

```
Speed type -12 t_{a(CA)} = 60 ns
Speed type -15 t_{a(CA)} = 75 ns
Speed type -20 t_{a(CA)} = 100 ns
```

The following equations apply to the circuit shown in Figure 2-14.

1. Normal Access Cycles

```
t_{a(C)} < 2.5T - t_{CHSL} - t_{AEL-CEL} - t_{t(CEL)} - t_{p(OR)} - t_{DICL} t_{a(C)} < 2.5(125) - 60 - 115 - 20 - 15 - 15 t_{a(C)} < 87.5
```

2. Access Grant Cycles

$$t_{a(C)} < 2.5T - 0.25T - t_{CH-CEL} - t_{t(CEL)} - t_{p(OR)} - t_{DICL}$$
  $t_{a(C)} < 2.5(125) - 0.25(125) - 140 - 20 - 15 - 15$   $t_{a(C)} < 91.25$ 

As shown by the equations, the only speed type that does not meet the access time requirement is the -20 device. The -12 and -15 devices both meet  $t_a(C)$ .

# 2.4.8 Other Considerations

The DTACK input on the MC68000L8 informs the microprocessor that data is available. Wait states are inserted by holding DTACK high. This process for the access-grant cycle is illustrated in Figure 2-15. If an access request occurs during a refresh cycle, the THCT4502B completes the refresh cycle, then finishes the access request. In this situation, the DTACK signal is held high until data is available. The AS74 flip-flop shown in Figure 2-13 is used to time the DTACK signal in relationship to the falling edge of S6.

On normal accesses, the RDY signal is high allowing either UDS, LDS or R/W to force DTACK low. During write cycles, R/W will force DTACK low. During read cycles, UDS and/or LDS will force DTACK low. During access-grant cycles, the low RDY signal holds DTACK high until it is released.

# 2.4.9 Summary

This application report provides an example of how to interface the THCT4502B with the MC68000L8. The major design criteria has been calculated and checked against typical DRAM specifications. When using processor speeds lower than 8 MHz, the interface is simplified further because it is not necessary to shift the THCT4502B input clock frequencies. Additional design ideas can be obtained from an Applications Brief "TMS4500B/MC68000 INTERFACE", Texas Instruments publication SMCA008.

### 2.5 Programmer and Software Manufacturers Addresses†

# 2.5.1 Programmer Manufacturers Addresses

ECI Semiconductor 975 Comstock St. Santa Clara, CA 95054 (408) 727-6562

DATA I/O 10525 Willows Rd. NE Redmond, WA 98073-9746 (206) 881-6444

DIGITAL MEDIA 11770 Warner Ave. Suite 225 Fountain Valley, CA 92708 (714) 751-1373

Kontron Electronics 1230 Charleston Rd. Mountain View, CA 94039-7230 (415) 965-7020

Stag Micro Systems 528-5 Weddell Drive Sunnyvale, CA 94089 (408) 745-1991

Storey Systems 3201 N. Hwy 67, Suite E Mesquite, TX 75150 (214) 270-4135 Structured Design 988 Bryant Way Sunnyvale, CA 94087 (408) 988-0725

Sunrise Electronics 524 S. Vermont Avenue Glendora, CA 91740 (818) 914-1926

Valley Data Sciences 2426 Charleston Rd. Mountain View, CA 94043 (415) 968-2900

Varix 1210 Campbell Rd. Suite 100 Richardson, TX 75081 (214) 437-0777

Digelec 1602 Lawerence Ave. Suite 113 Ocean, NJ 07712 (201) 493-2420

# 2.5.2 Software Manufacturer Addresses

Assisted Technologies Division (CUPL) Personal CAD Systems 1290 Parkmoor Avenue San Jose, CA 95126 (408) 971-1300 DATA I/O (ABEL) 10525 Willows Rd. NE Redmond, WA 98073-9746 (206) 881-6444

<sup>&</sup>lt;sup>†</sup>Texas Instruments does not endorse or warrant the suppliers referenced.

# 3 Cache Memory Systems

#### 3.1 Introduction

As the typical operating speeds of processors have increased to provide for the ever increasing need for computing power, the necessity of developing a memory hierarchy (the incorporation of two or more memory technologies in the same system) has become apparent. One of these memory technologies is selected on the basis of fast access time (with associated high cost per bit) to allow minimum system cycle time. The other technologies are chosen with the lowest possible cost per bit relative to speed in order to achieve the maximum system memory capacity. In a system with a multiple level hierarchy, the speed-to-cost relationship depends upon the frequency of access and the total memory requirement at that level. By proper use of this hierarchy through coordination of hardware, system software, and in some cases user software, the overall memory system will reflect the characteristics that approximate the fast access time of the fast memory technology and the low cost per bit of the low cost memory technology. Large computer systems have made use of this memory optimization technique to maintain very large data bases and high throughput (see Figure 3-1). Many smaller processor systems use this technique to allow mass storage of data, where a tape or a disk is the low-cost memory and Random Access Memory (RAM) is the fast memory technology.

Because of the increase in processor speeds, memory hierarchy is now extending to the RAM memory used in microcomputer systems. Typically, Dynamic RAM (DRAM) is used as the bulk or main memory and High-Speed Static RAM (HSS) serves as the fast-access memory. This HSS RAM is usually 1K to 8K words deep and serves as a fast buffer memory between the processor and the main memory. This small fast buffer memory is called "cache" memory because it is the storage location for a carefully selected portion of the data from the main memory. The addresses for that portion of memory currently in the buffer memory is saved in the cache tag RAM (a small memory that is used to store the addresses of the data that has been mapped to cache).




Figure 3-1. Memory Size vs Access Time and Cost Per Bit

#### 3.2 Memory Systems with Cache

When the processor accesses main memory, the processor address is compared to the addresses currently present in the cache tag RAM. When a match occurs, the required data is resident in the cache and the access is called a "hit" and is completed in the cycle time of the fast memory. When a match does not occur (a "miss"), the main memory is accessed and the processor must be delayed to allow for the slower access cycle of the main memory. Whether a hit has occurred is determined by the cache-tag RAM. Figure 3-2 shows the relative placement of the processor, main memory, cache, and cache-tag RAM within a system.

Since there must be comparisons made between the current processor address and the addresses in the cache, the cache-tag RAM must have a very fast access time to prevent the degradation of processor accesses even when a match occurs. Previously, the memory used for the cache-tag RAM was the same as that used for the cache, which (because of added delays through comparison logic) meant that the full benefits of the cache were not realized.

The Cache Address Comparators were designed to reduce this cache access degradation to a minimum by incorporating the matching logic on-chip. This provides match-recognition times that are compatible to the access time of the cache-buffer memory.





Figure 3-2, Typical Memory System with Cache

# 3.3 Cache Memory Systems Using 'ACT2151 and 'ACT2152

# 3.3.1 Set-Associative Cache Address Matching

The 'ACT2151 and 'ACT2152 implement the set-associative type of cache address matching. This algorithm may be more clearly understood by considering main memory as an (m) by (n) array of blocks and the cache is an (n) by (k) array (see Figure 3-3). Each block is composed of (x) words, and transfers between main memory and cache memory always move all (x) words in that block. Corresponding to every block in the buffer RAM is a tag address specifying which block of main memory is currently resident in the buffer RAM at that location. The set-associative algorithm maps each modulo (n) group of (m) blocks into the corresponding (n) row of the cache. The low order address lines of the processor covering the sets (n) select a row of the cache buffer and the corresponding row in the tag RAM. The data is stored in the cache buffer and the high-order address specifying the block (m) is saved in the tag RAM. The high-order address then becomes the tag.



- K = Number of BUFFER/TAG groups for multiple cache systems
- X = Blocks moved to cache
- D = Valid data from main memory
- ? = Areas of cache that have not been loaded from main memory
- NV = Code to indicate non-valid label
- 0, 1, 2, m-1 = Labels from high order address specifying the block moved from main memory.

Figure 3-3. Set-Associative Cache Address Matching

#### 3.3.2 Cycle Time Improvement

There are several algorithms used to determine which areas of main memory should be resident in cache and which should be replaced (first-in, first-out; least recently used; or random). Since programs typically have the property of locality (over short periods of time most accesses are to a small group of memory addresses), these replacement algorithms can make the cache have the majority of processor accesses resulting in hits. The hit ratio (number of hits × 100%/number of memory accesses) runs 90% and higher in systems with well coordinated memory to cache mapping routines. As the block size (x) increases, the replacement mapping algorithm options have greater impact on the cache performance.

When running at maximum frequency, many microprocessors are operating with memory access times of 100 ns or less. After allowing for address buffering, decoding, and propagation delays through data buffers, the maximum access time that can be tolerated is 60 ns or less before processor throughput is affected. For large memory systems, DRAM can be used to achieve a cost effective memory.

However, these cannot meet a 60-ns access requirement. If the actual system throughput for a system with cache and one without cache are compared, the advantages of cache become obvious.

For comparison of the two architectures, assume that a processor is implemented in which 30% of the active cycle involve main memory (the other 70% used for instruction decoding and internal operations). Also assume that the processor cycles at 125 ns with a required memory access time of 60 ns. If the memory is not ready, the cycle time is extended by 125-ns increments till satisfied. This processor using 120-ns DRAMs would require one delay increment on main memory accesses and 200-ns DRAMs would require two delay increments. The average cycle time can be calculated for each memory speed as follows:

```
Average Cycle Time = [(INT) \times (CYC)] + [(MEM) \times (CYC + DEL)]
where INT = percent of time doing internal operations
       CYC = processor cycle time
       MEM = percent of time doing memory accesses
       DEL = number of delay increments \times 100 ns
For a processor using 120-ns DRAMs:
Average Cycle Time = [(70\%) \times (125 \text{ ns})] + [(30\%) \times (125 + 125)]
Average Cycle Time = 163 ns
For a processor using 200-ns DRAMs:
Average Cycle Time = [(70\%) \times (125 \text{ ns})] + [(30\%) \times (125 + 250)]
Average Cycle Time = 200 ns
For the same system with cache memory assume a 90% hit ratio with 60-ns cache
and 120-ns DRAM:
Average Cycle Time = [INT \times CYC] + [MEM \times [(HIT \times CAC) + (MIS \times (CYC +
                       DEL))]]
where INT = percent of time doing internal operations
       CYC = processor cycle time
       MEM = percent of time doing memory accesses
       DEL = number of delay increments \times 100 ns
       HIT = percent of memory accesses hit cache
       MIS = percent of memory accesses miss cache
       CAC = cache memory access cycle time
Average Cycle Time = [70\% \times 125] + [30\% \times [(90\% \times 125)] + (10\% \times 125)]
                       125 + 125))]]
Average Cycle Time = 129 ns
```

This value represents a 20% improvement with 120-ns devices over the non-cache implementation with 120-ns devices and 35% using 200-ns devices. This performance improvement can be further demonstrated for those systems using custom or bit-slice processors where the memory cycle time as well as access time is of concern. For this example, consider a processor with a cycle time of 50 ns and main memory cycle time of 100 ns (use the same access ratios as in the previous example):

```
Average Cycle Time = [(70\%) \times (50)] + [(30\%) \times (100)] = 65 ns (Without Cache).
```

```
Average Cycle Time = [70\% \times 50] + [30\% \times [(90\% \times 50) + (10\% \times 100)]
(With Cache) = 52 ns
```

This represents a 20% decrease in average cycle time for the processor using 50-ns cache memory. If the main memory was rated at a cycle time of 200 ns, either using slow main memory or due to allocation of alternate cycles for some other activity (multiprocessors, direct memory access, display refresh, etc.), the cache would still give an average cycle time of 55 ns. This is an improvement of 63% over the 95 ns average cycle time for a non-cache system.

# 3.3.3 Cache Memory Configurations

Figures 3-4, 3-5, and 3-6 illustrate applications for the 'ACT2151 and the 'ACT2152 in cache memory systems. Figure 3-4 shows a cache-memory configuration that has a 512M-byte main memory with a block size of 4 32-bit words. In this particular application, a cache containing 1024 four-word blocks was chosen thus defining the main (n)  $\times$  (m) array as being 1024 sets of 32,728 four word blocks. The 128M-word memory requires an address bus of 27 lines. The least significant bits (A2-A3) are used as a word select for one of the four words in each block. The next least significant address lines (A4-A13) are used as the set select inputs to the cache buffer RAM and the cache tag RAM. The remaining high order address lines (A14-A28) form the label or tag which is stored and compared by the tag RAM.




Figure 3-4. Cache Memory Configuration (Block Size = 4)

Since the label in this example is composed of 15 address lines, two 'ACT2151 devices are used to expand the tag. The 15 address lines are the data inputs to the tag RAM. The other data inputs are tied to 5 V so that, after Reset, invalid data cannot force a match. The match output of the two 'ACT2151 devices are combined to form the enable for the cache data buffer. If the contents of either 'ACT2151 do not contain a match, the cache is not enabled. These signals are also used by the control circuits to inform the system that the address is not present in the cache so that main memory might be accessed. The control circuit also resets the cache upon power-up. This is accomplished by taking the RESET input of the 'ACT2151 low. After reset, no matches will occur at any locations until that location has been written.

In the application shown in Figure 3-5, the expansion of the cache RAM is carried out in both depth (more sets) and width (wider tag). The block size was chosen as one such that the 4K cache now represents 4096 blocks of one word each. The high-order addresses are still used as the label to the tag RAM. A13 is used to select between two 'ACT2152 pairs. Each pair contains labels for 2048 of the cache-memory blocks. Address lines A2 thru A12 are used as the set-address inputs. If the chip select  $\overline{(CS)}$  is at a logic high (deselected), the 'ACT2152 match output (M) is high. An AND function can be used to enable the cache data buffers and also notify the control circuit if access needs to be made into the main memory. The logic for this system illustrates that the upper pair are compared for the first 2048 blocks within cache and the lower pair are compared for the second depending on the state of address A13.




Figure 3-5. Cache Memory Configuration (Block Size = 1)

A dual cache structure (K = 2) is shown in Figure 3-6. The M-word memory is divided into 4096 sets of 256 four-word blocks. In this example, A0 and A1 are used to select which one of the four words within a block are accessed. A2-A12 select which of the 2048 block labels are to be compared. Addresses A14-A21 form the eight-bit label for the block. Address A13 is used by the cache control logic in conjunction with the possible processor status lines as chip select inputs. The match outputs from the two 'ACT2152 devices, A1 and A2, are NANDed to form an active-low enable to the cache data buffers and to serve as a request to the control logic. The match outputs from B1 and B2 also are NANDed to perform a similar function for cache RAM B. If no match is found in cache RAM A or B, the control logic will initiate an access from main memory. The purpose of the dual-cache architecture is to allow for rapid switching between multiple tasks or programs since the processor can have access to one cache while the controller moves data between main memory and the other cache. The dual or multiple cache approach also yields more replacement options than the single cache architecture. When an access results in a miss in the single cache system, the data in cache is replaced by the current data even though the old data may still be useful. By using independent caches, the control can determine which data is most expendable and replace that block while the other caches keep their potentially useful data.




Figure 3-6. Cache Memory Configuration, Dual Cache (K = 2)

#### 3.3.4 Summary

Cache-memory architecture can enhance the throughput of many microprocessor systems. This allows large low-cost memory to perform like a high-speed RAM. The 'ACT2151 and 'ACT2152 reduce the tag memory implementation cost and complexity and provides label comparison times comparable to the access times of high-speed memories. These additional benefits make high-performance microprocessor designs that can use the same techniques of optimizing cost, memory size, and throughput that had previously been available only in larger computer applications.

# 3.4 Article Reprints

The following three articles are being reprinted in this report for your convenience. The articles are "Caches Keep Main Memories From Slowing Down Fast CPUs", "Cache-Memory Functions Surface on VLSI Chip", and "Match Cache Architecture to Computer System".

Until main-memory speeds catch up to CPU processing speeds, cache memories can be called upon to keep overall throughput rates up—especially as main-memory sizes grow.

# Caches keep main memories from slowing down fast CPUs

This article begins a series on cache-memory systems long employed in mainframes and high-end minicomputers, and just now ready to enter microcomputers as large, but slow dynamic RAMs become available. The strategy of Texas Instruments is sketched by Richard N. Gossen, manager of advanced development, in this issue (p. 32).

Whenever a speed mismatch occurs between mainmemory bulk storage and a fast-processing CPU, a cache memory can provide the interface to take full advantage of the CPU's processing speed. From the main memory, the cache memory extracts and temporarily stores enough data to satisfy immediate CPU needs. Writing from the main memory is at the main-memory's slow speed, but reading to the

CPU is at the CPU's high speed. As the word "cache" implies, the memory's operation is hidden from (or rather, transparent to) the user.


Figure 1a exemplifies an 8-Mbyte main-and-cache-memory system in a typical large computer (see "Caches Needed as Main Memories Grow"). The main memory alone can attain a cycle time of about 400 ns, but with error-detection-and-correction circuitry added to the system, a cycle time of about 500 ns is more likely. On the other hand, an ECL- or TTL-based CPU can be ten times faster

with about a 50-ns cycle time. Buffering main memory with a 50-ns cache—well within current technology—enables the computer to run at a speed close to the CPU's maximum speed.

Figure 1b shows a more detailed block diagram of a typical cache memory. It represents a set-

associative cache system with 2-kbytes of data storage capacity in a single-set configuration and it serves a 16-bit microprocessor system with a 22-bit address bus. The basic storage elements are two RAM arrays: one, a  $1024 \times 16$ -bit-word unit for data storage; and the other, a  $1024 \times 13$ -bit-word unit for address, or tag, storage. Addresses that arrive via the CPU data bus ( $A_0$  to  $A_{21}$ ) are compared with those held in the tag RAM. If they match, the desired data are located in the cache's data RAM and the main memory can be bypassed.

When first turned on, or should the computer system malfunction or be shut down momentarily, the cache would then probably contain improper or erroneous data. Thus, a most important function not



Cliff Rhodes, Static-RAM Design Manager Texas Instruments Inc. 4000 Greenbriar Dr., Stafford, TX 77477

#### Cache memories

specifically shown in the block diagram is a special control-logic section to perform initialization operations for loading the cache with valid initial data. Particularly important is the proper loading of the tag RAM to prevent false matches.


Traditionally, cache memories have been constructed with static-RAM bipolar-semiconductor technology, but recent improvements have given NMOS static RAMs an edge by requiring less power at the same speeds as bipolars. The CPUs, of course, are built from high-speed ECL or Schottky TTL, whereas main memories usually are composed of dynamic RAMs that are about an order of magnitude slower than the CPU.

#### Cache concept based on probability

No matter what the cache is made of or how it is configured, its operation is based on "propertyof-locality" probability principles, which experience has shown to have the following characteristics: First, over short time periods, most CPU memory accesses are made to adjacent, small groups of locations; therefore, even a small cache, storing carefully selected data, will have data the CPU needs most of the time. Second, data stored in the cache and recently used will likely be reused shortly thereafter. Finally, data adjacent to data that have been recently used will most likely be used next.

Usually, then, several adjacent words are transferred from main memory into the cache: The immediate need may be for just one of the words, but eventually the subsequent words are likely to be required. This procedure reduces repeated accesses to main memory ("misses"), and increases the probability of finding the data in the cache, or "hits."

To demonstrate the effectiveness of a cache, consider a typical system, where 20% of all CPU operations are memory accesses (misses), the CPU cycle-



 In a computer system with a main memory, whose cycle time is a relatively slow 500 ns, a fast 50-ns cache memory is interposed to match the CPU's 50-ns cycle time (a). In more detail, a set-associative cache system has address tag words stored in one RAM, while the data words are stored in a separate RAM (b).


time is 50 ns, and main-memory cycle-time is 500 ns. Accordingly, average machine-cycle time is

$$\frac{20 \times 500 + 80 \times 50}{100}$$
= 140 ns.

However, with a 90%-efficient, 50-ns cache, the average cycle time is

$$\begin{array}{r}
 2 \times 500 + 18 \times 50 + 80 \times 50 \\
 \hline
 100 \\
 = 59 \text{ ns.} 
 \end{array}$$

Note that with an effective 90% hit ratio, the CPU is forced to access the main memory on just 2% of all machine cycles (10% of 20% of the cycles). Thus, most memory accesses are handled through the cache, and the average machine cycle-time is cut to almost a third. However, these calculations are



2. A fully associative mapping algorithm allows any one of the m  $\times$  n main-memory blocks to be placed into any one of the cache-memory blocks.

simplified, because only a monoprogram instruction stream is considered. Indeed, properly designed cache memories routinely achieve considerably better performance in mainframes and minicomputers with actual, more complex programs.


A cache memory's data-storage section can be implemented fairly simply with standard, high-speed static RAMs. However, the address, or tag-storage, section must do more than just store—it must also compare addresses on the CPU bus with those it stores. This is best done with an associative-addressing technique.


#### Data access by association


Data in an associative or content-addressable memory are not accessed merely by a location, or address, code as in conventional memories, but are found according to some property or "value" of the data. Instead of an address word, a so-called search key, or descriptor, is presented to the cache, which represents particular values of all or some of the bits of a stored word. When it is compared together with a "lock"—the so-called tag bits—with all the words stored in the cache, the search key ferrets out all associated words. If the key has few attributes—is therefore said to be "loose"—many words can match and be accessed.

Though simple in concept, the associative-search procedure is very complex in execution. The two most common mapping algorithms that associate a set of data in main memory—called a "block"—with a corresponding block in the cache are designated "fully associative mapping" and "minimal set-associative mapping."

In fully associative mapping (Fig. 2), any one of the m × n blocks in main memory can be placed in any one of the cache blocks, which then has a tag address associated with it that specifies from which main-memory block it came. (One of the tag bits a control bit—checks the validity of the block, and







3. The larger the cache, the smaller the number of misses (a). Splitting the cache into several independent sets further reduces the miss ratio (b); however, in both these cases the improvement rate tapers off sharply beyond some specific point. And when block-size and block-quantity are traded off against each other (c), miss rates are minimized sharply at some particular optimum size/number relationship.

#### Cache memories


the low-order address bits can define bytes and datatransfer units, or words.) Each address generated by the CPU must be compared with all of the tags, and the field of address tags must span all main-memory  $m \times n$  blocks, regardless of the cache's capacity. In this case, the cache acts as a linear array.

In set-associative mapping, a selection from an n row of m blocks is placed into the corresponding row of the cache. Then only those bits covering dimension m become the tag of the set n. Thus, for each CPU address only the tags in that row must be compared. However, for the minimum effective set—having a dimension of two—a linear array must swap blocks frequently because the cache cannot hold more than one block from a row at any time.

Whether fully associative or set-associative mapping, if data-block addresses in the cache tag-store match those on the CPU address-bus, the data are made available from the cache. And if no match, or a miss, occurs, the CPU is delayed while the needed data are fetched from main memory. In this process, the entire block containing the data sought is transferred into the cache.

Of course, the larger the cache, the smaller the number of misses on each CPU cycle. However, for a normalized miss-rate-vs-cache-size plot that assumes a fixed number of blocks in the cache and a main-memory size from 2 to 4 Mbytes, the rate of improvement in miss rate diminishes rapidly above 8 kbytes of cache size (Fig. 3a). Thus, the cost of a very large cache is not paid back in higher performance, when optimum size is exceeded.

However, further improvement can be obtained by breaking the cache capacity into a number of sets—defined as the number of parallel, independent caches in a system. For the same 2-to-4-Mbyte main memory and with the total cache size fixed at 8 kbytes, two separate caches of 4 kbytes each offer better performance than a single 8-kbyte implementation, because another quick data-replacement trial is available whenever a miss occurs the first time (Fig. 3b). With a single set, a miss forces accessing the slow main memory, which replaces all the data in the cache, even though the replaced data may soon be required again in the program. However, again performance increase slows significantly above an



4. The cache for the PDP 11/70 is organized into two 256 blocks of data totaling 1024 words (a). Every block has a tag field representative of the physical address of the word in the main memory (b).

optimum size—in this case, above between two and three independent sets for the 8-kbyte cache capacity.

Naturally, block size and the number of blocks also affect miss rate. However, in a constant-capacity cache, trading the number of blocks against their size seems to raise a conflict: Large blocks accommodate more adjacent data and thus would tend to reduce the miss rate. But a higher number of smaller blocks also would help reduce misses by providing more data choices. Figure 3c shows a minimum miss rate

at about 8 bytes per block, or 1000 blocks, for a total 8-kbyte cache capacity. For block sizes between 2 and 16 bytes, an 8-, 16-, or 32-kbyte cache offers the same normalized miss-rate performance, although larger the total capacity, the smaller the absolute miss-rate.

To complete this general overall description of cache operation, one additional important function must be examined—the data-replacement algorithm. Again, any time a cache memory records a miss, a new block containing the required data must

## Caches needed as main memories grow

Although advanced microprocessor-based systems are beginning to see the dawn of the cache-memory era, large systems like the IBM 360 class and large minicomputers like the DEC PDP-11 series have been caching-in" for years. On a cost-effective basis, a cache system offers higher system speed for the cost of just a small quantity of fast memory plus its associated logic.

The resulting speed depends on the size and organization of the cache, not the size of main memory, and no programming changes follow when a cache system is used. Nevertheless, it is the increased mainmemory size that will fuel the growth of cache-type systems in the upcoming high-performance microcomputers and microprocessor systems.

The high-density RAM chips that will significantly


1982 projected 16-bit $\mu$ C performance								
Processor	Maximum clock rate	Fastest supportable memory access						
99000	6 MHz	90 ns						
8001A	6 MHz	215 ns						
68000	8 MHz	225 ns						
8086-?	8 MHz	280 ns						

increase the main-memory sizes that microprocessors and microcomputers will be called upon to support are relatively slow dynamic units (see table). By 1983, as the 64-kbit dynamic RAM becomes a cost-effective chip, the average 16-bit processor will be operating with 128 kbytes of memory. And by 1985, with the expected maturity of the 256-kbit dynamic RAM, ½-Mbyte memories will be commonplace in 16-bit processor systems (see curve). Already, TI's 16-bit 99000 processors can address up to 16 Mbytes with the addition of a memory-management unit. Systems of this size, like mainframes and large minicomputers, will demand cache memories to enhance performance.

While physical memory size encourages the growth of cache systems, improved microprocessor performance also contributes to wider cache use. Processor speeds will certainly increase, necessitating fast cache

memories to enable CPUs to make full use of their improved capabilities. The accompanying table projects the expected speed performance in 1982 of several of the best known processors.

For example, TI's 99000, with a maximum clockrate of 6 MHz, is expected to support memory access times of 90 ns. This meshes perfectly with the new generations of NMOS static RAMs, whose access times are now in the 30-to-50 ns range. A 99000 will almost certainly benefit from a cache-memory system when it supports main memories in the megabyte range. Indeed, the Zilog Z8001A, the Motorola M68000,



and the Intel 8086-2 are somewhat slower than the 99000 in memory-access times; therefore, they should most definitely benefit from a cache for high-performance applications.

In such microprocessor systems, dynamic RAM used as the main memory will always remain the limiting factor to improved system performance because it is slower than a microprocessor. Even a dynamic RAM with access time as fast as 150 ns slows considerably when operated in a 1-Mbyte memory system using error-detection-and-correction circuitry. The best performance of such a RAM is in the range of 400 to 500 ns, minimum. If a processor is forced to interface at this slow speed, severe performance penalties result in the system.



#### **Cache memories**

be fetched from main memory to replace the block already in the cache. But which block should be removed to make way for the new information?

Clearly, replacement should be based on some type of index of value for maximum effectiveness, not randomly performed. An index of value can be based on the chronology of the data, such as FIFO (firstin, first-out), or the frequency of use, LRU (least recently used), or a combination of the two. Of these, LRU is one of the most popular techniques. It is based on the theory that if information has been often and recently referenced, it is likely to be referenced again in the near future.

LRU offers some advantage over the FIFO algorithm. Even though FIFO eliminates the possibility of loading data and immediately removing it, FIFO has a serious disadvantage: Even when a block of data is frequently and continually used, eventually it becomes the oldest and is removed, although experience shows it likely will be needed again, soon. In addition, FIFO can introduce some unusual side effects.

#### The associative cache in the PDP-11

In an actual cache system, say the PDP-11/70, a 1024-word (2048-byte) memory is organized as an associative cache in two groups, or sets—each group containing 256 blocks of data and each block containing two words divided into two bytes (Fig. 4a). Every block also has a tag field to represent the physical address in main memory, where the original copy of the data-block resides.

Data from main memory can be stored in the cache in an index position determined by its main-memory physical address (Fig. 4b). An 8-bit index field (bits 2 to 9) of the main memory's 22-bit physical-address word determines which of the 256 cache-memory-array blocks will contain the data (either in group 0 or group 1 as determined by the hit or miss conditions). And the lowest two bits (bits 1 and 2) select word-1 or word-2 and byte locations in the block. But only the high-address field (bits 10 to 21)—the tag field—is stored in the cache.

Data are always sought in the cache first. If the information is not present—a miss—a two-word block of data is transferred (written) from main to cache memory. In a typical program, writes to the cache occur just 10% and reads from the cache, 90% of the time. Read hits average 80 to 95% of all memory operations in a typical program. □

# Design

A cache-tag store and comparator on a single chip will reduce parts count, save space, and also greatly simplify cache systems in upcoming minicomputers and microcomputers having large memories.

# Cache-memory functions surface on VLSI chip

This is the second article in a series on cache-memory systems. The first article, which covers the basic philosophy of cache systems, appeared in the Jan. 21 issue (p. 179). The overall approach was sketched by Richard N. Gossen, manager of advanced memory development at Texas Instruments, in the same issue (p. 32).


Given the growth now occurring, and in the offing, in the main-memory size of minicomputer and microcomputer systems, cache memories will be needed to take full advantage of their CPUs' speed. The TMS2150 cache-address and comparator IC represents a major step in simplifying the cache designer's task, as it handles most of the so-called tag functions—cache-address storage and comparison.

A cache memory is a small, fast buffer memory interposed between a fast CPU and a relatively slow main memory, like a dynamic RAM. In this way, with anticipated and frequently used information prestored in the cache, the CPU can obtain most of the data and addresses it needs at a speed comparable to its own. By proper design, the number of information accesses to the large but slow main memory can be

reduced to a minimum. With a special memorymapping technique, a small number of cache storage locations can represent large blocks of backingmemory information.

The cache, a fast static RAM, is divided into two sections—the tag store for the cache addresses; and the data store for numerical, program, or other types

Clifford C. Rhodes, Static RAM Design Manager Jino Chun, Memory Design Engineer Troy Herndon, Memory Design Engineer Texas Instruments Inc. P.O. Box 1443, Houston, TX 77001






of data. Cache memories, however, require more than mere storage. Just as important is high-speed data comparison to check a portion of the CPU address field against the tag addresses previously stored in the static RAM. This operation determines whether the data addressed by the CPU resides in the cache.

The 2150 (Fig. 1) stores the cache tags (or addresses) in a 512-word  $\times$  9-bit static RAM, and also contains a 9-bit comparator. In addition, it generates and checks parity. The RAM's high speed, of course, matches or exceeds that of most available

#### Cache tag-comparator

microprocessors, and the 9-bit comparator circuit, which is integrated into the chip's memory-sensing amplifiers, is about 50% faster than bipolar comparators currently found in cache systems.

Housed in a 24-pin, 300-mil ceramic DIP, the 2150 works over an ambient temperature range of 0° to 70°C. Operation is from a single +5-V power supply, and the chip interfaces directly with both TTL and MOS logic circuits. Because of the ceramic package, power dissipation can go as high as 660 mW; typical dissipation, however, is 400 mW. To simplify cachesystem design, the 2150 works fully statically—no clock or synchronizing signals needed—and it is easily expandable to fit any size processor bus or memory system (see "VLSI Built with Proven Techniques").



 The TMS2150 cache-tag store and comparator, a single VLSI chip housed in a ceramic 24-pin DIP, occupies 24,600mil<sup>2</sup> of silicon and is fabricated with proven 4.5-µm design rules and NMOS technology.

The use of the 2150 makes for a minimum chipcount cache system, especially in conjunction with the companion TMS2149 1-k-×-4-bit static RAMs to store the data. The 2150 alone replaces 14 chips in conventional systems. Still, even the simplest cachecontrol circuit with the 2150 requires several TTL devices for buffering and control and some fast RAMs (like the 2149s) for storage.

In the block diagram of the 2150 (Fig. 2), the tag static-memory array of 64 rows by 72 columns is organized into the 512 words of 9 bits each, for a total of 4608 bits.

Initializing this memory is simple: Merely pulsing the Reset terminal low to clear all 512 memory locations forces the chip's Match output terminal high; and the reset pulse can be as short as 35 ns. Initializing a conventional cache memory, however, is much more complex. It requires a set of sequential operations that is time-consuming and demands far more hardware than the 2150's asynchronous single pulse.

A read cycle is enabled when the chip-select ( $\overline{\text{CS}}$ ) input is driven low while the write-control input ( $\overline{\text{W}}$ ) is held high (Fig. 3a). During this cycle, nine input-address bits ( $A_0$ - $A_8$ ) select a 9-bit word in the memory array for comparison with eight input-data bits ( $D_0$ - $D_7$ ) and an internally generated parity bit. Upon a valid match, the Match output terminal goes high. However, if the parity check indicates an error in the internal-memory data, the parity-error output ( $\overline{\text{PE}}$ ) and the Match output go low. The  $\overline{\text{PE}}$  output is an open-collector type, allowing simple  $\overline{\text{OR}}$ -tie connections to other devices.

For a write cycle, both  $\overline{CS}$  and  $\overline{W}$  must be driven low. Then, the data on the  $D_0\text{-}D_7$  terminals, plus an even parity bit from the internal parity generator are written into the memory-array location addressed (or rather tagged) by  $A_0\text{-}A_8$ . A parity error can be forced by holding the  $\overline{PE}$  terminal low, which is very useful for testing.


The 512-x-9-bit tag memory-array structure permits the system to be expanded in building-block fashion for either wider or deeper tag stores. Patterned after bit-slice techniques, the 2150 can be considered an 8-bit-slice cache-address and comparator; accordingly, a 16-bit word could be divided into two 8-bit segments and operated on in parallel by two cache systems, speeding up performance in comparison with serial operation.

A key speed specification of a cache-address comparator is the delay time,  $t_{\rm d}(A)$ , needed for the signal to go from the address input to the match outputs. Generally, this specification is a worst-case delay path in a cache-memory system. The 2150 is available with four delay versions—maximums of 45, 55, 70, and 90 ns—to meet a variety of cache-memory

## VLSI built with proven techniques

Occupying just 24,600 mil² of silicon, the TMS2150 cache-address store and comparator is fabricated with conservative, 4.5-\(\mu\)m design rules and 2.5-\(\mu\)m NMOS polysilicon gate lengths. Many of the 2150's circuit techniques were first proven on the TMS2147H and TMS2149 4-k low-power, fast static RAMs. One such circuit, a distributed column-sensing amplifier (Fig. a), significantly improves the speed-power product over that of previous high-speed MOS designs.

During read cycles, tag data stored in the 2150's on-board memory are not directly accessible; instead, they are compared with the input data and checked for parity. Since this parity check must be performed at high speed, the sense amplifiers must reach valid



logic levels very quickly. That is beyond conventional differential amplifiers, but does not faze the distributed, column-sensing amplifier in the 2150. One method employed in the sense amplifier to help achieve the required speed is to isolate the bit lines (BIT and  $\overline{BIT}$ ) fully from the data lines ( $D_{out}$  and  $\overline{D}_{out}$ ) thus reducing the amplifier loading, which would hold speed down.


A cross-coupled pair of FETs driven by data-line source-followers acts as the main sense amplifier. This circuit provides fast level shifting, high gain, and excellent performance over the total expected range of semiconductor processing variations and operating temperatures.

Reading occurs when a column is selected by a high-

level signal to the circuit's column-select input. This input activates the column amplifier, which differentially drives the pair of common-data lines to the sensed state, which is then quickly transformed into sharp, clean logic levels by the sense amplifier.

To write data into the on-board memory, the pair of data-in signal lines  $(D_{in}$  and  $\overline{D}_{in})$  must activate the gates of the bit-line pull-down transistors. With the desired column selected, forcing a data-in line to the  $V_{DD}$  voltage level pulls the associated bit line low to write the data in. At the same time, the complementary Data In line is held low, which permits the complementary bit line to rise to  $V_{DD}$  via the bit-line bias circuitry (not shown).

Because the bit lines are fully isolated from dataline loading, they can be driven efficiently by the



chip's small memory-cell transistors. Also, the senseamplifier circuit has a precisely controlled differential-voltage gain. Moreover, the dynamic requirements for the column-decoding circuitry (also not shown) are light, because only one small transistor activates the column selection. And since the transistor's source terminal is at ground potential, a relatively low column-selection voltage is sufficient to activate the column.

In addition, the Exclusive-NOR gates were specially designed to minimize chip real estate. To simplify the layout, the parity circuit's Exclusive-NOR gate (Fig. b) requires just a single-polarity input signal, minimizing the needed interconnection area. Similarly, the comparator's Exclusive-NOR circuit (Fig. c) uses a common match line for the 9-bit comparator circuit to hold down the interconnection area.

#### Cache tag-comparator

system speeds (Fig. 3a shows a unit whose  $t_d$  (A) is about 30 ns).


The fastest specified version (45 ns) is about 20% faster than the fastest conventional bipolar RAM and external TTL comparator circuit. In addition to being fast, the address-to-match signal time of the 2150 is relatively stable over the operating temperature range, increasing just 20% from its 25°C value with the Match output driving a 30-pF load (Fig. 4). In addition,  $t_{\rm d}$  (A) changes little with supply-voltage variations.

Other important timing parameters include the


chip-select-to-match delay time, t<sub>d</sub> (CS), which is about 25 ns maximum in the fastest 2150 version, and the input-address-to-PE delay time, t<sub>d</sub> (PE), which is specified at a maximum of 55 ns for the same version.

#### Applying the 2150

With the tag-store and comparator circuitry on a single chip, the 2150, of course, is a large saver of circuit-board space. One or more 2150s together with several 2149 static RAMs can be placed on a single board, rather than the 1½ to 2 boards usually




The 2150 contains a 64-row-x-72-column static-RAM memory array organized as 512 words
of 9 bits each. The RAM stores tag-address data for the cache system, and the rest of the
chip provides the logic for comparing the stored tag address with the address on the databus line for validity, and providing or checking the data's parity.



3. The timing cycles for 2150 start with a  $\overline{\text{CS}}$ -low signal. After comparison and matching, either a Match high or a parity error (FE) low is obtained (a). The worst-case time delay between the address input and match output,  $t_d(A)$ , is a key 2150 specification, and is available as one of four maximum values. A unit actually measured has a typical 30-ns  $t_d(A)$  delay (b).

required. Moreover, a single-board cache memory virtually eliminates the delay times from the capacitances introduced by buffers, conductor traces, board connectors, and backplane wiring.

For example, the board can contain a single-set, 2-kbyte cache memory for 16-bit words (Fig. 5). Two 2150s serve for tag storage and comparison and four




4. The delay between the address input and the match output,  $t_d$  (A), of the 2150 is relatively insensitive to variations in temperature or  $V_{CC}$ .

2149s hold the 16-bit data words. Taken together with some TTL packages—four 74S240 octal buffers and one 74S10—they make an 11-package tag and datastorage system that requires only a controller (not shown) to support a two-way interleaved backing dynamic memory. This cache board, which operates at a total delay from address input to valid-data output of less than 80 ns, can be applied to almost any 16-bit minicomputer or microprocessor system having a 22-bit address field.

Acting as 8-bit-slice devices, the two 2150s split the processor address bus into two sections when comparing and matching addresses. When an address match is verified by both chips, the Match outputs—gated through G<sub>1</sub>—supply an enable signal to the 74S240s configured as bidirectional buffers. In that way, address-input data can move from the 2149 static RAMs to the processor data bus.

When the write-enable  $(\overline{WE})$  line is pulled low, data are entered into the 2149 RAMs from the processor, while the tag addresses of the data are entered into the 2150's internal tag-store RAM.  $\Box$ 



5. The 2150 readily lends itself to building-block implementations of cache-memory systems, as in this 2-kbyte single-set cache that employs two 2150s for a 16-bit processor with a 22-bit address field. In addition, the cache system requires four TMS2149 static RAMs, four 74S240 bidirectionally connected buffers, and a 74S10 gate chip. Thus the cache circuit comprises 11 chips. Not shown is the hit/miss and controller circuit that a cache also requires.



Performance could be improved by fitting cache-memory hardware to the system software or fine-tuning the software to the cache hardware.

# Match cache architecture to the computer system

The following article is the third in a series on cache-memory systems. The previous article covered the details of a particular cache tag-store and comparator IC (Feb. 18, 1982, p. 159). The first article covered the basic cache philosophy (Jan. 21, 1981, p. 179). Texas Instruments' overall approach was sketched by Richard N. Gossen, manager of Advanced Memory Development, in the Jan. 21 issue (p. 32).


Cache-system architecture can take many forms, each with its own performance advantages and disadvantages and differing degrees of economy. But for optimum performance, the architecture of a cache-memory system should be matched specifically to the architecture of the overall computer system. Moreover, the cache's hardware and operational logic should be fitted to both the statistical and structural properties of the computer system's software and be highly transparent to it.

Of course, existing software can also be tuned to fit a particular cache hardware and its functional properties. A properly configured and finely tuned cache software-hardware system can approach well over 80% of the throughput that a very expensive all-high-speed memory could deliver. What's more, a cache system can do it with a slow, low-cost bulk memory plus a small amount of additional high-speed hardware for the cache.

Very high speed memory is expensive; therefore, the typical computer system cannot afford too much. On the other hand, bulk memory offers a large amount of low-cost capacity, but it is slow. A cachememory system can combine the advantages of the two types of memories economically: small, but fast memory in the cache with large but slow memory for bulk storage.

Jerry VanAken, Computer Systems Engineer Texas Instruments Inc. 8600 Commerce Park, Houston, TX 77036 A well-designed cache-memory system can manage to keep the few most-likely-to-be-accessed data in the cache for quick reference, while the bulk memory serves as a backup on those occasions when the processor references data not contained in the cache. When successfully implemented, this approach yields an almost transparent, economical memory system with the capacity of the bulk storage, but with the quick response of the cache.

The memory system of an inexpensive microcomputer system today is likely to be made up of a relatively low-cost disk and dynamic RAMs. Such a two-level memory hierarchy is well-suited to the needs of the less expensive popular microprocessor, whose minimum memory cycle times are on the order of 500 ns. Some of the newer high-performance microprocessors, however, have much shorter cycle times. An example is the 24-MHz 16-bit TMS99000, whose minimum memory cycle is 167 ns. For such a processor to access a block of relatively slow dynamic RAM, it must be slowed down by adding wait states to each memory cycle. This can be avoided by adding a third level to the memory hierarchy in the form of a high-speed cache of relatively simple design. The performance of such a processor can be improved dramatically, and the cache itself will represent only an incremental cost to the total



 Even a simple single-microprocessor system can benefit from a cache system. With it, the number of accesses that must be made to disks and slow main memories like dynamic RAMs can be reduced substantially.

#### Cache-memory architectures

system—especially with the help of support chips such as the TMS2150 cache address comparator to keep the chip count low.

Although the per-bit cost of disk and semiconductor memory has decreased dramatically in recent years, microcomputers remain expensive largely because each decrease in the per-bit cost of memory devices is countered by a proportionate increase in the size of the average memory system. However, adding a cache to a memory system can produce a more than proportionate yield on the user's investment in his memory system—in the form of more memory-access cycles per second per dollar.

But even though the addition of a cache to a conventional, centralized high-performance microcomputer can greatly increase memory effectiveness, even greater improvements are possible with a distributed-intelligence architecture. The centralized-processor arrangement shown in Fig. 1 is based on the economics of past years, when the processor part of the system represented a much larger part of the overall system cost than it does today. Now. the situation is different: to have a single \$20 microprocessor control \$1000 worth of memory no longer makes economic sense. Low-cost independent microprocessors with local I/O arrangements in a distributed-intelligence system not only makes more economic sense, but can provide substantially better overall performance by using more of the available memory bandwidth (Figs. 2 through 5).

Moreover, the amount of memory bandwidth available can be effectively improved through the addition of caches; hence, the distributed-intelligence processing system can benefit from properly applied caching even more than the centralizedprocessor system of Fig. 1. In the simplest distributed system (Fig. 2), a central, global, bulkstorage memory can serve many independent microprocessors along a common bus. As the number of processors on the bus increases, the system throughput at first increases proportionately. But the bus gradually saturates—its bandwidth capability can handle no more data (Fig. 3). Adding more processors soon does not improve overall throughput: Since access to the memory for all data and instructions, as well as messages between the processors, is via the bus, the bus quickly becomes very busy. As more processors are added, contention for the bus mounts, and delays become longer.

#### Distribute memory too

Moving some of the memory to the local sites of execution (Fig. 4)—in a so-called function-to-function architecture (FFA)<sup>1</sup>—will help alleviate buscontention problems by locally storing most of the instructions and data needed for the special func-


tions performed at that site. In this way, the global memory need contain just the shared data and those instructions needed for overall coordination, which together with interprocessor messages now have more "room" on the bus. This arrangement then allows still more processors to be handled with a given bus bandwidth.

Depending on the effort expended in organizing the software and the amount of local memory, the traffic on the bus can be cut way down—perhaps to as little as 10% of that of a nondistributed memory architecture. But to allow a high-performance microprocessor to operate at full speed, this local memory should be the fast, static-RAM type, which unfortunately is expensive and, in practice, limited to small capacities. However, configuring this small memory into a cache system would help matters since its capacity, though small, will be filled continually with current data (in a properly designed system). The small cache capacity would be as effective as a much larger static-RAM block mapped into a fixed set of memory addresses.

Moreover, with more of the bus bandwidth made available, entire blocks of data can be moved with each global-memory access. Block transfers from the global memory can have much the same advantage as moving blocks from a disk: Following the initial access time, the overhead time for each additional data word in the block is merely incremental.

For example, the global memory is likely to be made up of several dynamic RAMs, which support paged-mode operation. In this mode, only one row address is needed for a subsequent series of column addresses, which decreases the amount of overhead time per access. Or, the global-memory circuit may access not one, but several words in parallel, and then feed these to the system one-by-one at the maximum transfer rate of the bus. (Recent bus interfaces, such as the proposed IEEE-P896 standard, have been designed to support such efficient block transfers.)

Block transfers are particularly beneficial to



2. A distributed-intelligence, or function-to-function, system, having several local microprocessors instead of one centralized CPU, not only makes more economic sense, but can provide substantially better overall throughput.



caches because of their locality property, which characterizes the memory-access patterns of all programs. Basically, if a program accesses one word in a data or instruction block, it is likely to access other words in the same block subsequently. By reading the entire block into the cache at once, there's a good chance that the cache will be able to satisfy a greater number of additional access requests from the local processor without requiring more trips to the global memory for data.

#### Where to locate the cache

After the decision has been made to go with block transfers of data to the cache in the distributed-intelligence system, the next thing to determine is the location of the cache. In Fig. 2, the cache is located on the global-memory board. This cache location can decrease the time on the bus for memory accesses; accordingly, the bus is available for more data transfers. While this cache location decreases the overhead time per memory-data bus transfer, the number of such bus transfers remains the same as without the cache.


However, if the cache memory is located as in Fig. 4, the number of transfers over the bus is reduced. A block of data is accessed from main memory just once, but locally the same data can be used many times over without having to go back to the main memory via the bus. The bus bandwidth, thus freed up, now allows an increase in the amount of data transferred in each block. In addition, the cache block can be made large enough to achieve a desired hit ratio.

But if the processors run very long, uninterrupted programs and need just a few global-memory accesses, a simple FFA configuration (Fig. 4 without a cache, but with ordinary local memory) could be the most economical approach. With such programs, each processor executes the same on-board routines and accesses the same data locations repeatedly. Then the global memory need handle just messages between processors and system-wide instructions and data.

With the traffic on the bus reduced substantially, more processors can be added to the bus. And global-to-local-memory transfers could proceed via a direct-memory-access (DMA) system, which of course would be initialized under software control. Transfers via a local cache system (Fig. 4 with cache systems), however, would carry out the transfers automatically, transparent to the software.

#### Almost transparent

When a distributed system is implemented with local caches, the software is virtually unaware of the split between the local and global memories:



3. When a multiprocessor system shares a single bus, throughput rises proportionately at first with the number of processors, but tapers off as the bus's data-handling capacity saturates.

Hardware—the cache's control logic—maps the contents of each local cache into the global memory, and the cache is largely transparent to the software. (By comparison, in a DMA arrangement, the software would have to be totally involved in the local-global memory split.) Accordingly, with distributed cache systems, existing software (such as Pascal) for centralized-CPU systems can be used, with but minor modifications, for a higher-performance distributed-intelligence system.

Clearly, the distributed cache-system approach is general-purpose: All data and instructions can be mapped into the global memory as in the centralized system, and the local caches will then (almost) transparently remap the information for local use. In other words, the distributed system with local cache can best serve a general-purpose processing environment, where the specific functions of the individual processors cannot be predicted in advance, and thus where the contents of the local memories cannot be fixed at the time the system hardware is configured.


On the other hand, with a fairly fixed and predictable installation, perhaps with Fortran software, or in a plant-process-control application, where the data and software needed on each processor (board) are firmly established, the FFA approach could be used in place of local caches. But to achieve even greater performance, a distributed memory system can combine two or more of the approaches described. For example, cache memories can be employed for both the local and global memories—a combination of Figs. 2 and 4. The local cache decreases the number of references to the global memory, and the global cache decreases the average length of the bus cycles when global accesses do become necessary. Or, in a variation of the distributed-processor system of Fig. 2c, local memory and local cache can be used on the same processor. In Fig. 2d, the addition of a cache improves the performance of a large but slow local memory composed of 64-kbyte (or larger) dynamic RAMs.

#### Cache-memory architectures

Although, in general, employing local caches in a distributed system (like the one in Fig. 2c) will remove local instruction and data traffic from the bus and speed throughput substantially, trying to make the caches appear totally transparent can introduce interference problems with messages between processors. In the distributed system of Fig. 2c. for example, messages between processors should not be accessed through the local caches because this class of data is not held there: The caches contain only local current instructions and data from the global memory. As a result, in Fig. 3, when microprocessor 1 writes a message to microprocessor 2, the data should pass via a particular location in the global memory that acts as a message buffer. In the process, the local cache on the microprocessor-1 board must be prevented from intercepting the message. And when microprocessor 2 tries to read the message, its cache also must be removed from the message path. Otherwise, microprocessor 2 will encounter stale data in cache memory, and not the new message from microprocessor 1, which had just been deposited into the global-memory.

A write-through (as opposed to nonwrite through or write-back) caching policy can ensure microprocessor 1 writes its message to global memory, but additional steps are needed to ensure that microprocessor 2 reads the message from global memory without interference from its cache. Software recognition of the special status of interprocessor messages can easily solve this potential problem. But this approach constitutes a lack of total transparency for the caches.

One approach passes all interprocessor messages through the microprocessor's I/O space. Since I/O data are not cached, this strategy automatically



4. A cache, located at the slow global memory as in Fig. 2, can reduce the number of required slow accesses to main memory, thus leaving the bus more time for other activities. But locating part of the memory at each processor—in a distributed architecture—is even better.

avoids the interference problem. Interprocessor messages pass through the I/O space, bypassing the caches altogether. So if the software is initially written to handle the interprocessor messages via the I/O space, then when caches are introduced, they will automatically be transparent to the caches.

Alternately, a particular set of addresses in the global-memory space can be dedicated to message passing. The control logic in each processor-board's cache could incorporate a comparison circuit that recognized the message-space addresses and allows access to the message area in global memory to bypass the cache.

System data should also bypass the caches and be taken by a processor directly from the master copy in the main memory: Such data are constantly being updated by the other processors. If passed via the local caches, such data would invariably be perceived as stale because of the constant updating. If allocated to specific and exclusive global-memory addresses, these system data can be handled like the interprocessor messages to bypass the caches.

Similarly, each processor should have exclusive access to its own private instruction and data segments in the global memory. In this way, the data are "protected," with some support from bus hardware, from a processor that may go "berserk" and corrupt the instruction and data segments of the other processors in the system.

Clearly, with caches in distributed-intelligence systems, the memory accesses must be organized rationally to optimize throughput, avoid inefficient data thrashing and, most important of all, avoid using data belonging to other processors. Of course, with a single cache (as in Figs. 1 and 2), it is rather difficult to mix up the data, since the cache should always contain updated master versions of the corresponding blocks of memory (which is never changed without knowledge of the cache). In a multiprocessor system like Fig. 4, however, each local cache is supposed to keep a separate, accurate copy of some portion of the global memory—as it pertains to its own processor. But a mixup is possible because of the multiplicity of processors.

The point of all this is that it is exceedingly difficult to make the cache memories in a distributed system totally transparent to software, while simultaneously ensuring that each processor is provided with a coherent, updated version of the contents of global memory. Methods have been proposed for accomplishing just this, but they tend to be expensive in terms of the hardware required, and are therefore beyond the reach of the typical microprocessor-based system.


In some systems, the entire contents of the cache may have to be "flushed," if for any reason its

#### Cache-memory architectures


contents have become invalid. For example, a DMA device may alter the contents of main memory. invalidating the contents of the cache. Also, consider the case of a processor attached to a memory mapper (like a 74LS610), which translates the logical addresses output from the processor into the physical addresses used to access the memory. A cache will usually be attached directly to the processor to avoid lengthening the cache access time with the propagation delay through the mapper circuitry. However, this means that the cache contents are mapped into the logical rather than the physical address space. Consequently, when the map file is altered, this makes the cache contents invalid since the mapping of the logical into the physical address space is no longer the same.

For applications where the cache contents must frequently be flushed, a cache-reset function is essential. Without the ability to flush the cache instantaneously, the system would be forced to clear each cache block, one by one.

But flushing the entire cache when just a small portion of its contents needs updating is wasteful. Naturally, a more complex reloading arrangement can be designed to provide higher caching efficiency where only part of the cache data must be replaced frequently, but only at the expense of increased overhead in logic and software. Selectively dumping



5. The local memory can be in "ordinary" RAM form (as in function-to-function architecture) or in cache form. Or, both a cache and a local dynamic RAM can be used.



 Interprocessor messages should bypass caches to avoid interference. This can be accomplished with the software or special overhead hardware, or by employing the microprocessor's I/O space to carry the messages.

only the affected areas of the cache capacity—such as when a DMA operation partially alters the contents of the global memory—instead of a total reset, would be more efficient, but also much more expensive. It would also occupy more board space.

Complexity requires board space. With the trend to smallness in electronic packaging, sometimes compromises must be made. CPU speed is generally compromised when going from a multiboard minicomputer design to a design that just barely crams a CPU onto a single board. To put substantial memory onto the board as well usually requires going to a slower microcomputer design, which puts the CPU into a chip, and leaves board room for the memory. However, the speed lost because of these compromises can be partially recovered by incorporating a cache on the board (or even on the microprocessor chip). The cache effectively raises the individual processor's memory access speed when it is used with a slow on-board dynamic RAM (Fig. 5).

The TMS9995 microprocessor is a precache step in this direction: It contains a modest chunk (256 bytes) of high-speed random-access memory, which is mapped into a fixed area of the processor's address space. Thus, it does not qualify strictly as a cache. However, it can be used to the same effect by loading the RAM—under explicit software control—with currently needed data and instructions.

The next step would be to put a cache on the processor board (or chip) with as much memory as the board space allows, all of which would be almost transparent to the system software. Equally important, a cache could make the most of the limited amount of memory that now can be put onto a board with the microprocessor and I/O.

Despite the transparency, a programmer who is aware of the cache's capability can fine-tune the software to maximize its efficiency. On the other hand, overly refined software for one hardware system can produce poor efficiency on another, while remaining transportable in the sense that it executes without error. But as software can be adapted to maximize the efficiency of cache configuration and minimize its limitations, so can cache-system hardware be designed to best fit very extensive existing software. It is a two-way street.

#### References

1. "Functional Architecture Threatens Central CPU," Electronic Design, Sept. 3, 1981, p. 141-156.

# 4 Error Detection and Correction (EDAC)

#### 4.1 Use of an Error Detection and Correction (EDAC) Device

#### 4.1.1 Introduction

The DRAM technology of today (i.e., 256K/M) has enabled system designers to use much larger memory sizes than ever before. However, as with most advances in technology, this has brought a new problem. For system memory sizes larger than 1/2 million bits, it is generally considered that error detection and correction is required to guarantee system reliability without a tradeoff in performance. Although present methods of parity checking will identify errors, they are not able to correct them. And not correcting these errors can be costly. For example, in personal computers when parity errors are encountered, the system has to be reset to eliminate the problem. This system reset destroys any data stored in RAM and it must be reentered. Obviously this is unacceptable to your customers. To eliminate this problem, TI has produced a cost effective Error Detection and Correction (EDAC) device.

#### 4.1.2 Error Types and Sources in Dynamic Memories

Two kinds of errors occur in memory devices; soft and/or hard errors. A hard error is a physical failure of the memory device (e.g., an internal short or an open lead). This type of error causes the memory location to always be either a high or a low. A soft error is a random occurrence of a memory location change from a high level to low level. These errors may be caused by system noise, alpha particle radiation, or power surges.

In spite of design techniques used by memory chip manufactures to reduce these errors, they are still a source of major concern in your system. Table 4-1 indicates that as the density of memory chips increase their probability of errors also increase. Therefore, your data integrity decreases in larger memory arrays.

 CHIP DENSITY
 TYPICAL SOFT-ERROR RATE (% PER 1000 HOURS)

 64K
 0.10 - 0.20

 256K
 0.15 - 0.30

 1M
 0.20 - 0.35

Table 4-1. Chip Densities vs Soft-Error Rates

#### 4.1.3 Solutions to Boost System Reliability

There are several alternatives available that will either decrease or eliminate these errors in your system. One method used to determine data integrity is the incorporation of parity checking. This can be accomplished by using an SN74ALS29833 Parity Bus Transceiver. To identify an error, the data word and the generated parity are compared by performing an exclusive-OR operation. If several bits in the data word are in error or the parity has changed, the exclusive-OR output would be low. While data integrity can be determined using this method, it is unable to correct errors.

To obtain the desired level of quality, some type of error-correction scheme must be incorporated. An EDAC chip provides the simple solution to the problem, while dramatically extending the system Mean Time Between Failures (MTBF). This is accomplished by detecting and correcting single bit errors and detecting double bit errors. See Table 4-2.

Table 4-2. System MTBF Increases with an EDAC

	мт	BF†
	Without EDAC	With EDAC
CORRECTABLE SOFT ERROR (SINGLE BIT)	7 Months	> 200 Years

<sup>†</sup>Based on 16M-Bit memory system using 256K DRAMs with a 0.30% per 1000 hour soft error rate.

When you include the other system variables causing errors (power surges, noisy systems, etc.), your memory system MTBF, without an EDAC could be reduced to several days. These types of memory-cell errors can be corrected using an EDAC.

#### 4.1.4 EDAC Operation

When data is written to memory, the TI SN74AS632 (32-Bit EDAC) generates parity check bits. Each check bit is generated by performing a specific parity check on the 32-bit data word. For example, CB0 is obtained by comparing specific bits of the 32-bit word with those corresponding to an "X" in the Hamming Code Parity Algorithm (see Table 4-3). CB0 will be at a high level if the total number of highs corresponding to these locations is an odd number. CB0 will be at a low level if this number is even. This procedure is repeated 7 times to obtain the 7 check bits, CB0-CB6 of the Hamming Code. Check bits CB0-CB2 are used to determine odd parity. Check bits CB3-CB6 are used for even parity.

Table 4-3. Hamming Code Parity Algorithm

CHECK WORD														32-	віт	DA	TA	wo	DRD	ı												
BIT	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
СВО	x		Х	Х		х					Х		Х	Х	Х			Х			Х		Х	х	х	Х		Х				×
CB1				Х		Х		Х		Х		Х		Х	Х	Х				Х		Х		Х		х		Х		Х	Х	×
CB2	×		Х			Х	Х		Х			Х	Х			Х	Х		Х			Х	Х		Х			Х	Х			×
CB3			Х	Х	Х				Х	Х	Х				Х	Х			Х	Х	Х				Х	х	Х				Х	×
CB4	x	Х							Х	Х	Х	Х	Х	Х			Х	Х							Х	Х	Х	Х	Х	Х		
CB5	x	Х	Х	Х	Х	Х	Х	Х									Х	Х	Х	Х	Х	Х	Х	Х								
CB6	x	Х	Х	Х	Х	Х	Х	Х																	Х	Х	Х	Х	Х	Х	Х	>

The seven check bits are parity bits derived from the matrix of data bits as indicated by "X" for each bit.

These check bits are stored along with the data in your systems main memory. This additional memory requirement is the only overhead involved with the use of an EDAC. Figure 4-1 shows a typical system using an EDAC and illustrates this overhead.




Figure 4-1. Typical 'AS632 System

During a read cycle, the data and check bits are read from memory, any of which may be invalid. New check bits are computed from the stored data bits. To determine the validity of the data, the new and old check bits are exclusive-ORed producing a 7-bit syndrome code. When decoded, these syndrome bits describe the condition of the data word: free of errors, having a single bit error, or having multiple errors. See Table 4-4. Any single error in the 32-bit word can be corrected. Both single and double bit errors are indicated to the processor via single and double bit error flags.

There are two additional options for implementing EDAC into your system; detect only and correct always. Of these two, correct always is the easiest to implement. The EDAC always corrects single-bit errors and writes this corrected word onto the system data bus or into memory.

Because days can elapse between errors, correction can be done only when needed. The detect-only option increases your system performance during a read cycle by allowing data to be written directly to the system processor. If a single or double bit error occurs, the EDAC will flag the processor. This enables the processor to enter a wait cycle until the word is corrected. This method of implementation does not use the error correction portion of the EDAC until the processor determines what action to take in the event of an error.

Another method of ensuring data integrity in your system is to use an EDAC unit during memory refresh. The EDAC will "clean" every memory location of errors during the mandatory refresh cycles. This process is known as memory scrubbing. The data can then be checked again during a memory-access cycle. By checking the data twice, the time between corrections is reduced. Therefore, the probability of multibit errors in your system declines.

Table 4-4. 'AS632 Syndrome Decoding

				<del></del>	<del></del>	· r
SYNDROME BITS	ERROR	SYNDROME BITS	ERROR	SYNDROME BITS	ERROR	SYNDROME BITS ERROR
6 5 4 3 2 1 0		6 5 4 3 2 1 0	ļ	6 5 4 3 2 1 0		6 5 4 3 2 1 0
	unc	LHLLLLL	2-bit	н	2-bit	H H L L L L L unc
LLLLLLH	2-bit	LHLLLLH		Нгггггн	unc	HHLLLLH 2-bit
LLLLLHL	2-bit	LHLLLHL	DB7	HLLLLHL	unc	HHLLLHL 2-bit
LLLLLHH	unc	LHLLLHH	2-bit	HLLLLHH	2-bit	HHLLLHH DB23
LLLLHLL	2-bit	LHLLHLL	DB6	НГГГНГГ	unc	HHLLHLL 2-bit
LLLLHLH	unc		2-bit	НГГГНГН	2-bit	HHLLHLH DB22
LLLLHHL	unc	LHLLHHL	2-bit	нгггннг	2-bit	HHLLHHL DB21
LLLLHHH	2-bit	LHLLHH	DB5	HLLLHHH	unc	HHLLHHH 2-bit
LLLHLLL	2-bit	LHLHLLL	DB4	Н Ц Ц Н Ц Ц Ц	unc	HHLHLLL 2-bit
LLLHLLH	unc	LHLHLLH	2-bit	НССНССН	2-bit	HHLHLLH DB20
LLLHLHL	DB31	. н . н . н .	2-bit	нссненс	2-bit	HHLHLHL DB19
LLLHLHH	2-bit	LHLHLHH	DB3	HLLHLHH	DB15	HHLHLHH 2-bit
	unc	LHLHHLL	2-bit	нггннгг	2-bit	HHLHHLL DB18
LLLHHLH	2-bit	LHLHHLF	DB2	ньгннгн	unc	HHLHHLH 2-bit
LLLHHHL	2-bit	L H L H H H L	unc	НССНННС	DB14	HHLHHHL 2-bit
LLLHHHH	DB30	LHLHHH	2-bit	нггнннн	2-bit	<u>н н                                  </u>
LLHLLLL	2-bit	LHHLLLL	DBO	HLHLLLL	unc	HHHLLLL 2-bit
LLHLLLH	unc	LHHLLLH	2-bit	¦н ∟ н ∟ ∟ ∟ н	2-bit	HHHLLLH DB16
LLHLLHL	DB29	LHHLLHL	2-bit	Нигнггнг	2-bit	H H H L L H L unc
LLHLLHH	2-bit	LHHLLH	unc	нснсснн	DB13	HHHLLHH 2-bit
LLHLHLL	DB28	LHHLHLL	2-bit	HLHLL	2-bit	HHHLHLL DB17
LLHLHLH	2-bit	LHHLHLH	DB1		DB12	HHHLHLH 2-bit
LLHLHHL	2-bit	LHHLHHL	unc	нгнгннг	DB11	HHHLHHL 2-bit
LLHLHHH	DB27	LHHLHHH	2-bit	нгнгннн	2-bit	нингинн свз
LLHHLLL	DB26	LHHHLLL	2-bit	HLHHLLL	2-bit	HHHLLL unc
LLHHLLH	2-bit	LHHHLLH	unc	нгннггн	DB10	HHHHLLH 2-bit
LLHHLHL	2-bit	LHHHLHL	unc	ньнньнь	DB9	HHHHLHL 2-bit
<u> </u>	DB25		2-bit	нгннгнн	2-bit	нннн св2
LLHHHLL	2-bit	LHHHHLL	unc	нгнннгг	DB8	H H H H L L 2-bit
LLHHHLH	DB24	LHHHHLF		нгнннгн	2-bit	ннннн н СВ1
LLHHHHL	unc	1. ннннны	2-bit	нгнннг	2-bit	нннннн Сво
LLHHHHH	2-bit	Гнинини	1	нгнннн	CB5	H H H H H H H none
						The second secon

CB X = error in check bit X

DB Y = error in data bit Y

2-bit = double-bit error

unc = uncorrectable multibit error

The circuit illustrated in Figure 4-2 is an example of a memory system that used scrubbing. This circuit consists of the TI SN74ALS6302, a 1M-DRAM Controller, the TMS4C1024, 1M DRAMs, the SN74AS632, a 32-bit EDAC, and control circuits.




Figure 4-2. Memory Management Systems Using Scrubbing

#### 4.1.5 Texas Instruments EDAC Family

Because of the increase in MTBF, the SN74AS632 can increase system reliability typically by well over 500-fold. The 'AS632 provides built-in diagnostics to assure reliable device operation. Byte-write capability is included to allow operation on 8-bit, 16-bit, or 32-bit word widths in 3-state bus applications. The 'AS632 provides the fastest correction time, 32 ns, and error-detection time, 25 ns, available today. The architecture of the 'AS632 is illustrated in Figure 4-3.




Figure 4-3. 'AS632 Logic Diagram

Along with the 'AS632 32-bit EDAC, TI has a complete family of high-performance EDAC products to fit your particular application. See Table 4-5.

Table 4-5. Texas Instruments Error Detection and Correction Devices

DIP PINS	DEVICE TYPE	DETECTION <sup>†</sup> TIME (MAX)	CORRECTION TIME (MAX)	FEATURES	AVAILABLE
40	ALS616	40	65	16-BIT, 3-STATE	NOW
40	AS616	25 <sup>‡</sup>	32	SPEED ENHANCED ALS616	2Q87
28	LS630	30	65	16-BIT, NO BYTE-WRITE, 3-STATE	NOW
28	LS631	30	65	16-BIT, NO BYTE-WRITE, OPEN	NOW
Ţ				COLLECTOR	
52	ALS632A	40	58	32-BIT, 3-STATE	NOW
52	ALS632B	30	37	SPEED ENHANCED ALS632A	NOW
52	AS632	25	32	FASTEST EDAC AVAILABLE	NOW
48	ALS634A	40	58	32-BIT, NO BYTE-WRITE, 3-STATE	NOW
48	AS634	25 <sup>‡</sup>	32	SPEED ENHANCED ALS634	. 1Q87

<sup>†</sup>Single Bit Error

All of the products listed in Table 4-5 offer the following:

- 1. Built-in Diagnostic Capabilities
- 2. Modified Hamming Code Operation
- 3. Dependable Texas Instruments Quality and Reliability

#### 4.1.6 Summary

Memory errors are becoming a very important concern to the system designer. To effectively ensure data integrity, a method of correcting data errors is necessary. An EDAC unit provides you with this essential function along with increasing system MTBF from days to years. The TI EDAC family offers you ease of implementation, high performance, and a device that is compatible with any microprocessor you might be using.

For more information on the TI family of EDAC devices, please contact your local TI Sales Representative or the Customer Response Center at 1-800-232-3200.

For your convenience, the TI documentation is listed below.

	TI Reference Number
Error Detection and Correction Application Reports:	
SN54/74LS630 or SN54/74LS631	SDLA003
SN54/74ALS632B, 'ALS633, 'ALS634A, 'ALS635	SDAS102
Data Sheets:	
SN54/74AS632	SDAS101
SN54/74ALS632B, 'ALS633, 'ALS634A, 'ALS635	SDAS105B
SN54/74ALS616, 'ALS617	SDAS047
SN54/74LS630, 'LS631 (TTL Data Book Vol. 2)	SDLD001
LSI Data Book	SDVD001

<sup>&</sup>lt;sup>‡</sup>Design Goals

#### 4.2 Error Detection and Correction Using 'ALS632B, 'ALS633A, 'ALS634A, and 'ALS635

#### 4.2.1 Introduction

With memory systems continuing to expand and the expectation of 256K-byte DRAMs in the near future, error detection and correction has become increasingly important. Generally, the larger the chip density, the greater the probability for device errors. It is easy to recognize this probability when one considers that a 32-bit  $\times$  64K-byte memory, using 64K-byte DRAMs, equals approximately 2.1 million bits of information. This expands to 8.4 million bits of information when using 256K-byte DRAMs. For memory sizes larger than 0.5 million bits, error detection and correction is required to guarantee high reliability.

The SN54/74ALS632B, SN54/74ALS633, SN54/74ALS634A, and SN54/74ALS635 provide a solution to these requirements in 32-bit machines. In addition, the 'ALS632B and 'ALS633 provide the necessary hardware to perform byte-write operations which are typically used in the more advanced systems. To ensure the integrity of the error detection and correction circuit, diagnostic capabilities have been provided in all four devices.

The 'ALS632B series devices are not limited to 32-bit systems. They can be implemented in 16- or 24-bit systems. In the case of 16-bit systems, the additional memory needed for holding the check bits can be reduced when compared to conventional 16-bit EDACs.


The pin functions are listed in Table 4-6. Mechanical data for the 'ALS632B, 'ALS633, 'ALS634A, and 'ALS635 is shown in Figure 4-4.

Table 4-6. Pin Function for 'ALS632B, 'ALS633, 'ALS634A, and 'ALS635

PIN NAME	E DESCRIPTION								
	Selects the operating mode of the EDAC								
ì	S1	S0	MODE	OPERATION					
<b>,</b>	L	L	WRITE	Input dataword and output checkword					
	н	L	READ & FLAG	Input dataword and output error flags					
S1, S0	н	Н	CORRECT	Latched input data and checkword/output corrected					
				Data and error syndrome code					
. [	L	Н	DIAGNOSTIC	Input various datawords against latched					
				checkword/output valid error flags					
DB0 through DB31	I/O port for	entering	or outputing data						
	Three state	ontrol f	or the data I/O port. A	high allows data to be entered, and					
OEB0 through OEB3	low outputs the data. Each pin controls 8 data I/O ports (or one byte). OEBO								
('ALS632B, 'ALS633)	DRO shows b DR7 OFR1								
(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	DB23, and 0	DEB3 co	ntrols DB24 through D	B31.					
OEDB	Three state	ontrol f	or the data 1/O port. V	hen low allows data to outputed and a high allows					
(ALS634, ALS635)	data to be e	ntered.		,					
	Controls the	datawo	rd output latch. When I	ow, the data output latch is transparent. When high, the					
LEDB0				nputs when the last low to high transistion occured on the pin.					
000 11 1 000	I/O Port for	entering	or outputing the chec	kword. It is also used to output the syndrome error code					
CS0 through CS6	during the e	rror corr	ection mode.						
ŌĒCS	Three state	control f	or the checkword I/O	port. A high allows data to be entered and a low					
UECS	allows eithe	r the che	ckword or syndrome c	ode (depending on EDAC mode) to be outputed.					
ERR	Single error	output f	lag, a low indicates at I	east a single bit error.					
MERR	Multiple error output flag, when low indicates two or more errors present								

#### ceramic packages - side-braze (JD suffix)

This is a hermetically sealed ceramic package with a metal cap and side-brazed tin-plated leads.



ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTE: a. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

Figure 4-4. Mechanical Data

#### 4.2.2 Operational Description

#### 4.2.2.1 Write Mode

During a memory write cycle, the EDAC is required to generate a 7-bit check word to accompany the 32-bit data word before being written into memory. To place the 'ALS632B, 'ALS633, 'ALS634A and 'ALS635 in the write mode, take S1 and S0 low. Output-enable controls  $\overline{\text{OEB}}$ 0 through  $\overline{\text{OEB}}$ 3 for the 'ALS632B, 'ALS633 or  $\overline{\text{OEDB}}$ 5 for the 'ALS634A, 'ALS635 must be taken high before the data word can be applied. Output-enable control  $\overline{\text{OECS}}$ 5 must be taken low to pass the check word to the external bus.

The check word will be generated in not more than 30 ns after the data word has been applied. During the write mode, the 'ALS632B series EDACs can be made to appear transparent to memory, because typical write times of most DRAMs are much larger than the propagation delay of data to check word.

#### 4.2.2.2 Read-Flag-Correct Operation

During a memory read cycle, the function of the 'ALS632B series EDACs is to compare the 32-bit data word against the 7-bit check word previously stored in memory. It will then flag and correct any single-bit error which may have occurred. Single-bit errors will be detected through the ERR flag and double-bit errors will be detected through the MERR flag. Figure 4-5 shows a typical timing diagram of the read-flag-correct operation.

When SO is taken high, the EDAC will begin the internal correction process, although the error flags are enabled while in the read mode. For many applications, the simplest operation can be obtained by always executing the correction cycle, regardless if a single-bit error has occurred.




Figure 4-5. Read-Flag-Correct Timing Diagram

#### 4.2.2.3 Important Timing Considerations for Read-Flag-Correct Mode

The most frequently asked question for an EDAC is how fast can a correction cycle be executed. Before SO can be taken high, the data and check word must be set up for at least 5 ns. In addition, the data and check word must be held for at least 10 ns after SO goes high. This ensures that the data and check word are saved in the EDAC input latches. After the hold time has been satisfied, the source which is driving the data bus can be placed in high impedance and the EDAC's output drivers can be enabled. This is accomplished by taking  $\overline{\text{OEBO}}$  through  $\overline{\text{OEBO}}$  ('ALS632B, 'ALS633) or  $\overline{\text{OEDB}}$  ('ALS634A, 'ALS635) low.

If the minimum data setup time is used as a reference and the output drivers are enabled after the minimum data hold time, then correction will be accomplished in 37 ns or less.

#### 4.2.2.4 Read-Modify-Write Operations

The 'ALS632B and 'ALS633 contain the necessary hardware to perform byte-write operations. The 'ALS634A and 'ALS635 are not capable of byte-write operations because they do not contain an output data latch or individual byte controls. When performing a read-modify-write function, perform the read-flag-correct cycle as previously discussed and shown in Figure 4-5. This ensures that corrected data is used at the start of the modify-write operation.

The corrected data is then latched into the output data latch by taking LEDBO from low to high. Upon completing this, modifying any byte or bytes is accomplished by taking the appropriate byte control OEBO through OEBO high. This allows the user to place the modified byte or bytes back onto the data bus while retaining the other byte or bytes. An example of a read-modify-write for byte O is shown in Figure 4-6.

Since the check word is no longer valid for the modified data word, a new one is generated by taking SO and S1 low. After the appropriate propagation delay, the new check word will be available.

#### 4.2.2.5 Important Timing Considerations for Read-Modify Write Operations

LEDBO should not be transitioned from low to high for 30 ns after S0 goes high. This ensures that corrected data is latched into the data output latches. However, LEDBO should be taken high before either S0 or S1 go low. Again, this is to ensure that the corrected data is stored into the data output latches. It is important that the new check word be available no later than 32 ns after S0 and S1 go low.




Figure 4-6. Read-Modify-Write Operation

#### 4.2.2.6 Diagnostic Mode Operation

The purpose of the diagnostic mode is to provide the capability of detecting when the EDAC or memory is failing. There are several possible methods of using this feature. Figure 4-7 shows a typical timing diagram of some diagnostics which can be performed with these devices. Generally, the EDAC is first placed in the read mode (S0 = L, S1 = H) and a valid check word and data word are applied. A valid check word is one in which the associated data word is known. The EDAC is next placed into the diagnostic mode by taking S0 high and S1 low. This latches the valid check word into the input latches but leaves the data input latches transparent. To verify that the valid check word was properly latched, OECS can be taken low causing the valid check word to be placed back onto the bus. Since the data input latches remain transparent, this allows various diagnostic data words to be applied against the valid check word. A diagnostic data word is one in which either a single- or double-bit error exists. In either case, the error flags respond. The output data latch can be verified by taking LEDBO high and confirming the stored diagnostic data word is the same. This is possible because error correction is disabled while in the diagnostic mode (SO = H, S1 = L). Taking S1 high and LEDBO low will verify that the EDAC will correct the data word. In addition, the error-syndrome code can be verified by taking OECS low. It should be noted that only the 'ALS632B and 'ALS633 are capable of this pass through verification of the diagnostic data word. The 'ALS634A and 'ALS635 do not have the output data latch required to perform this function.




Figure 4-7. Diagnostic Mode Timing Diagram

#### 4.2.2.7 16-Bit Systems Using the 'ALS632B Series EDACs

The 'ALS632B series EDACs can reduce the memory size required in 16-bit systems where conventional 16-bit EDACs (6 check bits, 16 data bits) are presently used. Figure 4-8 shows the typical system architecture for the 16-bit EDAC. In this system, 88 devices would be required for the 22-bit  $\times$  256K-byte memory array, assuming 64K-byte DRAMs are used. It is easy to see that 27.3%, or 24 devices, are required for storing the check bits. When using the 'ALS632B series EDACs, the memory required for the check bits can be reduced to 17.9%, or only 14 devices. This reduces the total number of DRAMs required by 10 devices. Figure 4-9 shows the architecture using the 32-bit EDAC. The four 'LS646s are used to group two 16-bit data words into one 32-bit data word. In addition, this type of system can be used in byte-write operations where the other system cannot.




Figure 4-8. 16-Bit System Using Conventional 16-Bit EDAC




Figure 4-9. 16-Bit System Using 32-Bit EDAC

# 5 First-In First-Out Memories (FIFO)

#### 5.1 High-Speed Bus Coupling Considerations - FIFO Memory Buffers

#### 5.1.1 Introduction

High-speed First-In-First-Out (FIFO) memory buffers are becoming very important tools for those system design engineers looking for innovative ways to increase system performance. Texas Instruments (TI) brought you the first monolithic FIFO (SN74S225). But many of present day systems require more than the SN74S225 can provide. To meet the needs of those systems, TI has designed an enhanced family of IMPACT™ Bipolar and EPIC™ CMOS FIFO products. Table 5-1 lists some typical applications, key requirements, and the TI FIFO available to meet those needs.

APPLICATION	KEY REQUIREMENTS	FIFO PRODUCTS
CPU Buffering	Data rate of processor	LS222/224/227/228
	Word width/depth	'ALS229A/232A/233A
	Zero fall-through	'ALS2232/2233/2234
Peripheral I/O	Deep/fast	'ALS234/235/236
	Data-path synchronization	'ALS2232/2233/2234
	Status flags	TACT7202
		TACT2202
Data Acquisition	High data rate	'ALS229A/232A/233A
	1	'ALS234/235/236
	:	'ALS2232/2233/2234
Data/Telecom	Low power/large depth	TACT7202
	Status flags	TACT2202

Table 5-1. FIFO Applications

This report explains how a TI FIFO can help boost your system performance by maximizing data transfer rates, handling large data streams, or matching different transfer rates. It will also define FIFO architectures and the details of the design considerations needed.

A FIFO is a dual-port buffer memory that is organized in a manner that the first data entered into the memory is the first removed. One port is the input, where the data "producer" enters words into the buffer. The other port is the output, where the data "consumer" removes words. Data in the buffer cannot be randomly addressed like a RAM. A FIFO operates much like a line of people at a checkout counter.

There are two major architectures used in single-chip FIFO; toggle fall-through and zero fall-through.

#### 5.1.2 Toggle Fall-Through Architecture

The toggle fall-through type of FIFO consists of an array of registers. Figure 5-1 illustrates this architecture for an M-word by N-bit FIFO. The output of each register is connected to the input of the following register in a chain-like fashion. Data is input to the first register and is removed from the last register. As each word is input into the FIFO, internal control logic toggles the word through the series of registers to the last one available. As each word is output from the FIFO, all the words are shifted down one register.

EPIC is a trademark of Texas Instruments Incorporated




Figure 5-1. Toggle Fall-Through FIFO (M words by N bits)

A toggle fall-through FIFO is described by the number of words in depth, number of bits in width, maximum input and output clocking rates, and fall-through time. The fall-through time is the maximum delay required for a word to travel from the input to the output in an empty FIFO. The complement to this specification is the bubble-through time or the delay it takes for all words to ripple down one register after a word has been read from a full FIFO. However, these two specifications are roughly equivalent so only the greater value is included in the data sheet.

TI offers several toggle fall-through FIFO products. The SN74S225 is a 16  $\times$  5, 10 MHz FIFO. It has 3-state outputs and is cascadable in depth. The SN74ALS234 is a 16  $\times$  4, 30 MHz, cascadable FIFO with 3-state outputs. The SN74ALS235 is a 16  $\times$  5, 25 MHz, cascadable FIFO. It has 3-state outputs and includes half-full and almost full/empty flags. The SN74ALS236 is a bi-state version of the SN74ALS234.

#### 5.1.3 Zero Fall-Through Architecture

The zero fall-through type of FIFO consists of a dual-port RAM with read and write address pointers. Figure 5-2 illustrates this architecture for an M-word by N-bit FIFO. Data is input to the word addressed by the write pointer and data is output from the word addressed by the read pointer. Upon reset, both pointers are cleared to a value of zero. After each word is read or written, the respective pointer is incremented by one. Internal comparison logic is used to generate condition flags such as full and to prevent overrun and under-run (too much writing and too much reading of data).




Figure 5-2. Zero Fall-Through FIFO (M words by N bits)

A zero fall-through FIFO is described in terms similar to the toggle products. However, the fall-through time now consists of the delay for incrementing the pointer and comparing the new pointer values. This time is roughly equivalent to the time between shift clocks for the input and the output, or "zero". In many applications zero fall-through FIFOs are preferred to toggle FIFOs for this reason.

TI offers several zero fall-through FIFO products. The SN74LS222 and SN74LS224 are 16  $\times$  4, 10-MHz FIFOs with 3-state outputs. The SN74LS227 and SN74LS228 are open-collector versions of the SN74LS222 and SN74LS224. The SN74ALS229A is a 16  $\times$  5, 30-MHz, 3-state FIFO. It has 4 flags: full, empty, full - 2, and empty + 2. The SN74ALS232A is a 16  $\times$  4, 30-MHz, 3-state FIFO with full and empty flags. The SN74ALS233A is a version of the SN74ALS229A with full - 1 and empty + 1 flags instead of the full - 2 and empty + 2.

The SN74ALS2232 is a 64  $\times$  8, 40-MHz FIFO with 3-state outputs and both full and empty flags. The SN74ALS2233 is a 64  $\times$  9, 40-MHz FIFO with 3-state outputs and four flags: full, empty, almost full/empty, and half full. The SN74ALS22XX is a 64  $\times$  9, 40-MHz, cascadable FIFO with 3-state outputs and both full and empty flags. The TACT7202 is a 1K  $\times$  9, 16-MHz cascadable FIFO with full and empty flags. The TACT2202 is a 1K  $\times$  8, 16-MHz FIFO with full and empty flags.



#### 5.1.4 Buffering Design Considerations

A FIFO can be used as a buffer between two communication devices. In buffering applications where the delay from input to output is not critical (e.g., CPU to printer) either a toggle or zero fall-through FIFO can be used. In this instance, only the input and output clocking rates and the depth of the FIFO are critical. In buffering applications where the fall-through delay is important (e.g., bus interface) then the zero fall-through architecture should be used.

The rare case for FIFO operation is when the consumer is faster than the producer. A FIFO depth of one word would suffice. The other situation (see Figure 5-3) requires more words.



Figure 5-3. Buffering Application

y

The following equations can be used, to determine the depth needed. If the data producer writes a frame of (L) words at a rate of (X) MHz and the data consumer reads words at a rate of (Y) MHz, the resulting equations are:

- 1. L 1/X + (BUFFER DELAY) = L 1/Y
- 2. MAX (BUFFER DELAY) = DEPTH 1/X
- 3. MAX (L) 1/X + DEPTH 1/X = MAX (L) 1/Y
- 4. DEPTH 1/X = MAX(L) (1/Y 1/X)
- 5. DEPTH = MAX (L) (X/Y 1)

For example, with L=100 words maximum, X=8 MHz, and Y=5 MHz, the necessary depth =60 words. In this case, a 64-word FIFO would suffice.

The reverse of equation 5 gives the maximum length of a frame for a given FIFO depth:

6. MAX (L) = DEPTH • 
$$\frac{1}{(X/Y - 1)}$$

For example, with depth = 64, X = 1 MHz, and Y = 0.8 MHz, the maximum length of a frame = 256 words.

#### 5.1.5 Synchronization Design Considerations

In synchronizing applications, the data producer and consumer can operate continuously but asynchronously. The maximum throughput of the FIFO depends on both the clock rate at each port ( $F_{in}$  and  $F_{out}$ ) and the fall-through time ( $T_F$ ). ( $f_{max}$ ) is derived from the maximum one-word time delay through the FIFO. The equations are:

7. MAXIMUM DELAY = 
$$\frac{1}{F_{in}} + T_F$$

$$8. \quad \frac{1}{f_{max}} = \frac{1}{F_{in}} + T_{F}$$

9. 
$$f_{max} = \frac{1}{1/F_{in} + T_F}$$

For a toggle fall-through FIFO in these conditions  $f_{max}$  is considerably less than  $F_{in}$ . For example, if  $F_{in}=30$  MHz and  $T_F=1000$  ns, then  $f_{max}=967$  KHz. For a zero fall-through FIFO,  $f_{max}$  approaches  $F_{in}$ . For example, if  $F_{in}=35$  MHz and  $T_F=40$  ns, then  $f_{max}=14.6$  MHz. To ensure only a single-clock delay from the input and to output ports, the FIFO must be clocked at a rate less than  $f_{max}$ .

The FIFO may be operated at higher rates by working near the half-full condition. The number of words that can be written into an empty FIFO in the fall-through time (or read from a full FIFO) determines the margins from the empty condition for operating the FIFO at its maximum rate (Fin). The numbers correspond to:

10. MARGIN = 
$$\frac{F_{in}}{1/T_{F}}$$

For example, if  $F_{in}=30$  MHz and  $T_F=1000$  ns, then the margin =30 words. For a 64-word FIFO this would mean that the FIFO could be operated at its maximum throughput rate ( $F_{in}$ ) when it is between 30 words and 64 words full. Figure 5-4 shows the throughput curve for this type FIFO.




Figure 5-4. Throughput Curve for 64-Word, 30-MHz FIFO

In general, cascading N FIFOs in depth causes equations 9 and 10 to change to:

11. 
$$f_{max} = \frac{1}{1/(F_{in} + N \bullet T_F)}$$

12. MARGIN = 
$$\frac{F_{in}}{1/(N \cdot T_F)}$$

#### 5.1.6 Summary

FIFOs are versatile building blocks for the design of data communication products. The need for buffering and/or synchronization of data can be met by selecting the appropriately-sized toggle or zero fall-through FIFO using the methods presented in this report. TI produces many different single-chip FIFO products for a wide range of applications. Contact your local TI representative to obtain individual FIFO data sheets for further information about a particular product.

## 6 BiCMOS

#### 6.1 BiCMOS Memory Drivers Boost Performance

In current memory management systems, the replacement of discrete logic with single-chip solutions for DRAM control, Error Detection and Correction, and Cache Tag control has greatly improved memory access times. However, in large MOS memory applications the use of external drivers in conjunction with the memory management products can provide added drive to maintain maximum performance. These drivers must meet the requirements of high drive for high capacitive loads, high speed for maximum system throughput, and low power for system power constraints. The designer can now meet these needs with the TI 2000 series Bus Interface devices with improved performance and reliability. The devices offered in new BiCMOS, 'AS, and 'ALS technologies provide designers with the characteristics needed to drive the high capacitive loads in MOS memory and bus-intensive systems while reducing undershoot for reliable system performance.

#### 6.1.1 Reducing Undershoot Problems

In order to maintain maximum system throughput, memory drivers require high-speed operation with very fast switching speeds. As a result, these switching speeds together with the high inductance and capacitance in bus intensive environments can create problems with output signal undershoot and overshoot. This undershoot and overshoot can cause system reliability problems such as false reads at the input to DRAMs. Commonly, these problems with undershoot and overshoot are controlled with an external series resistor, which increases package count and board space. The 2000 series devices provide on-chip  $25\text{-}\Omega$  series damping resistors on all outputs to reduce undershoot and overshoot without adding to board real estate. Figure 6-1 compares the initial undershoot of the 'AS640 and the 'AS2640 with on-chip series damping resistors. The 'AS2640 can reduce initial undershoot by 58% thus supplying a more reliable input to systems susceptible to undershoot problems.




Figure 6-1. Effect of On-Chip Series Output Resistors

#### 6.1.2 BiCMOS Drivers Match MOS Memory Needs

The 2000 series devices offered in the new TI BiCMOS technology provide the advantages of both bipolar and CMOS. BiCMOS combines 2-μM IMPACT<sup>TM</sup> bipolar with 1.5-μM CMOS to provide the high drive and speeds of bipolar and the low power of CMOS. These interface devices have TTL input and output transistors with CMOS internal circuits. The output transistors supply 48/64 mA of drive current necessary for bus structures such as VME and MULTIBUS II, while the CMOS internal circuits provide low power during disabled or 3-state operation. As with all 2000 series devices, the BiCMOS parts have series damping resistors to reduce undershoot and overshoot.

The BiCMOS drivers can provide the drive and speed necessary in MOS memory applications with a power savings over bipolar devices. Figure 6-2 shows a 4-M word × 32-bit memory configuration consisting of a SN74ALS6301 Dynamic Memory Controller (DMC), a SN74BCT2828 Memory Driver and 4-M words of memory comprised of four banks of TMS4C1024 DRAMs. Each SN74ALS6301 can control up to 4M words of memory. The memory driver provides extra drive to maintain maximum performance in a 32-bit system.




Figure 6-2. 4M Word × 32-Bit Memory System

#### 6.1.3 BiCMOS Lowers Power by 50% or More

When comparing the performance of the SN74BCT2828 to the functionally equivalent AM29828, there is a considerable power reduction. As shown below, there is a 50% reduction in supply current while enabled. However, the real savings comes from the disabled operation. There is more than a 95% supply current reduction while disabled. Since the amount of time a driver is enabled varies with each system, power reduction will vary with the minimum being 50% improvement.

	AM29828	'BCT2828
ICC enabled	80 mA	40 mA
ICC disabled	80 mA	3 mA

In applications that involve multiple drivers the power savings is even more apparent. For example, if a system requires five drivers with only one enabled at any given time, the AM29828 would use almost 8 times more current then the SN74BCT2828.

	AM29828	<b>BCT2828</b>
ICC enabled	1 × 80 mA	1 × 40 mA
ICC disapled	4 × 80 mA	4 × 3 mA
Total	400 mA	52 mA
Result = $87\%$ no	wer savings	

#### 6.1.4 Less Undershoot Means Higher Reliability

The use of the 2000 series BiCMOS drivers also provides the reduced undershoot to prevent false reads at the inputs to the DRAMs without the addition of external resistors. Figure 6-3 shows the improvement of initial undershoot of the SN74BCT2828 compared with the AM29828. The SN74BCT2828 undershoot is 40% less than the AM29828 providing a more reliable signal with the same package count.




Figure 6-3. Initial Undershoot Comparison of 74BCT2828 vs AM2928

#### 6.1.5 How Do I Get More Information

Each of the 2000 Bus Interface series devices provide the designer with reliable signals without increasing package count and board real estate. The high drive and speed complement Memory Management products for use in large memory and bus applications. The onset of BiCMOS also brings a tremendous power savings which can be appreciated in all designs. Below is a listing of the 2000 series offered. For more information on these Bus Interface and Memory Management products, contact your local Texas Instruments field sales representative or authorized distributor.

Device	Description	Output	IOL (mA)
'BCT2240	Octal Buffer/Driver	Inverting	35
'BCT2241	Octal Buffer/Driver	True	35
'BCT2244	Octal Buffer/Driver	True	35
<b>ВСТ2540</b>	Octal Buffer/Driver	Inverting	35
'BCT2541	Octal Buffer/Driver	True	35
'BCT2827	10-bit Buffer/Driver	True	12
'BCT2828	10-bit Buffer/Driver	Inverting	12
'ALS2240	Octal Buffer/Driver	Inverting	15
'ALS2242	Octal Transceiver	Inverting	30
'ALS2244	Octal Buffer/Driver	True	30
'ALS2540	Octal Buffer/Driver	Inverting	30
'ALS2541	Octal Buffer/Driver	True	30
'AS2620	Octal Transceiver	Inverting	35
'AS2623	Octal Transceiver	True	35
'AS2640	Octal Transceiver	Inverting	35
'AS2645	Octal Transceiver	True	35

#### 6.2 BiCMOS Bus Interface

#### 6.2.1 Abstract

Bipolar and CMOS processes have their individual advantages. The advantages of bipolar are speed and output drive current capability. The advantage of CMOS is significantly lower power consumption with continually improving speed performance. The merge of the two processes in order to use their individual advantages for optimal product development was therefore a predictable technology transition.

This portion of this report concerns the use of such a process, BiCMOS, and the advantages provided in bus-interface logic. Ultimately, the system advantage gained from the use of BiCMOS bus interface logic results in a 25% reduction of total system power.

#### 6.2.2 Introduction

Bus-interface logic requires very high output-drive currents of 48/64 mA. These currents are required to drive high-capacitive loads and backplanes and to meet the required specifications of established standards. Advanced speed performance is also a necessity to allow the rapid transfer of information and to complement the performance of other system components.

Excessive power consumption was the tradeoff that system designers were forced to accept to achieve the desired output-drive current and speed performance. In an average system, 30% of the total device supply current is required to support the bus interface logic. The use of BiCMOS bus-interface logic can reduce the required device supply current by more than 90%. This results in an overall system power savings of more than 25%.

#### 6.2.3 Reduction of Supply Current Demand Without Sacrificing Performance

The combination of bipolar and CMOS components makes the power savings a reality without sacrificing required output drive current or speed performance. An examination of bus-interface logic in system operation reveals that the device is either enabled

(active) or disabled. Since in bus configurations only one device is active at any given time, the remaining devices tied to the bus are disabled. Therefore, for the majority of the time, devices tied to the bus are in a disabled mode. Further evaluation reveals that the currently available bipolar devices that are capable of meeting the specifications required for bus-interface logic require supply currents ranging from 75 mA to 160 mA per device depending upon the function.

BiCMOS requires approximately 10 mA maximum (I<sub>CCZ</sub>) when disabled and further reduces the active supply current demand by approximately 50% compared to equivalent bipolar devices. Table 6-1 is a comparison of the SN74BCT29861 and AM29861 supply currents. Figure 6-4 illustrates typical switching performance and disabled supply current demand between the two devices.

Table 6-1. SN74BCT29861/AM29861 ICC Comparison

	SN74BCT2	9861	
Icc	Supply current	Enable	30 mA (Max)
	(VCC = 5.5 V @ 70°C)	Disable	7 mA (Max)
	AM2986	51	
†Icc	Supply current		150 mA (Max)
	$(V_{CC} = 5.5 \ V \ @ 70^{\circ}C)$		

<sup>&</sup>lt;sup>†</sup>Advanced Micro Devices Bipolar Microprocessor Logic and Interface 1985 Data Book. No breakout given for enable or disable




Figure 6-4. SN74BCT29861 and AM29861 Required Off-State Current vs Average Propagation Delay

To highlight the system power savings advantage exhibited by BiCMOS bus-interface products, see the conditions in Figure 6-5. Assuming a bus network contains a fanout of ten bus interface devices, Figure 6-5 illustrates that only one device is enabled, while the other nine are disabled.




Figure 6-5. Bus Network

#### Assumption:

		Advanced	
		Bipolar	BICMOS
ICC	(Enable)	150 mA	30 mA
ICCZ	(Disable)	150 mA	10 mA
		Advance	d Bipolar
ICC	(Enable)	1 × 150 m/	A = 150 mA
ICCZ	(Disable)	9 × 150 mA	a = 1350 mA
ICC	(Total)	150	0 mA
		BiC	MOS
ICC	(Enable)	1 × 30 m/	A = 30 mA
ICCZ	(Disable)	9 × 7 mA	. = 63 mA
ICC	(Total)	93	mA
Result: 9	4% power savings.		

#### 6.2.4 Combinational Bipolar and CMOS Optimal Process Solution

BiCMOS bus-interface logic is a TTL-to-TTL interface product that provides the optimal combination of speed performance, output drive, and low power. To achieve these characteristics, TI combines  $2-\mu m$  bipolar IMPACTTM (Implanted Advanced Composed Technology) process with  $1.5-\mu m$  CMOS process is shown in Figure 6-6.

The bipolar process provides output transistors capable of supplying the required 48/64 mA. The transistors also use the smaller TTL voltage swings of -0.5 V-to -3.5 V as compared to their rail-to-rail or GND-to-VCC voltage swings that are associated with CMOS transistors. The smaller voltage swings associated with TTL outputs reduce the overall effect of transient voltage noise on the ground pins. Excessive noise spikes can be detrimental to reliable system performance due to output glitching, loss of stored data, increase of system noise, etc.




Figure 6-6. BiCMOS Process

The following equation is a simple method of calculating the induced voltage on the ground and VCC pins due to transient currents caused by switching capacitive loads.

$$V_L(t) = -Lp C_L \frac{d^2V_O(t)}{dt^2}$$

Where:

V<sub>L(t)</sub> = Voltage transient

Lp = Package inductance C<sub>L</sub> = Load capacitance


 $d^2V_O(t)$  = Change in the slope of the transition edge

dt = Transition edge time

Since Lp, C<sub>L</sub>, and dt are the same, the amount of voltage level transition swing is the only difference between the bipolar and CMOS transistors. Since CMOS transistors require a wider voltage swing, it becomes apparent that a CMOS output transistor will produce a larger amount of voltage noise that, if excessive, could cause system reliability problems.

The CMOS process provides a disable circuit that consumes considerably less current than a pure bipolar circuit. Figure 6-7 illustrates how the CMOS components combine with the bipolar components to interrupt the flow of supply current during the disable mode or three state. The remaining internal components are also fabricated from CMOS which further reduces the required amount of supply current.

Both the bipolar and CMOS processes provide the capability to adequately meet the advanced speed performance required for bus interface.



- DURING OPERATION: A SHORTED, B OPEN
- DURING THREE-STATE: A OPEN, B SHORTED

Figure 6-7. BiCMOS Three-State Gate Schematic

#### 6.2.5 Variety of Functional Options in Two-Package Configurations

Additional design support for bus-interface logic is the availability of popular functions in multiple variation such as true or inverting outputs and synchronous or asynchronous operation. BiCMOS will be offered with two pinout options; 1) The traditional pinout for pin-to-pin compatibility with existing bipolar devices. 2) Flow through architecture with center power pins to further reduce the voltage noise associated with multiple output switching.

As indicated by the  $V_L(t)$  equation, the amount of switching noise can be reduced through a decrease in the package inductance.

The functional options that will be available in BiCMOS are as follows:

FUNCTION	DESCRIPTION
'240 Series	Octal Buffers/Drivers
'245 Series	Octal Transceivers
'373 Series	Octal Latches
'543 Series	Octal Registered Transceivers
'646 Series	Octal Registered Transceivers
'2000 Series	Memory Drivers
'29818/819	Pipeline Registers
'29820 Series	8-10 Bit Buffers and Registers
'29830 Series	Bidirectional Parity Transceivers
'29840 Series	8-10 Bit Latches and D-Latches
'29850 Series	Bidirectional Parity Transceivers with Latches
'29860 Series	9-10 Bit Transceivers

#### 6.2.6 Summary

BiCMOS bus-interface logic is a TTL-to-TTL product that provides a 95% reduction in standby current demand. This results in a 25% total system power savings without sacrificing high output drive or speed performance.

# System Solutions for Static Column Decode

Robert K. Breuninger, Loren Schiele, and Joshua K. Peprah



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1987, Texas Instruments Incorporated

## **Contents**

Title	Page
INTRODUCTION	3-85
STATIC COLUMN DECODE	3-85
TYPICAL MEMORY CONTROLLER	3-87
TIMING CONTROLLER DETAILS	3-87
NORMAL ACCESS SEQUENCE	
HIGH-SPEED ACCESS SEQUENCE	3-89
EXTENDED ACCESS SEQUENCE	3-90
NORMAL/EXTENDED REFRESH SEQUENCES	3-90
SOFTWARE SUPPORT	3-94
SUMMARY	3-94

# **Appendixes**

Α	ABEL™ Files	3-95
В	CUPL™ Files	3-101

ABEL is a trademark of DATA I/O CUPL is a trademark of Personal CAD Systems, Inc.

# List of Illustrations

Figure	Title	Page
1	Static Column Decode Mode Read Cycle Timing	3-85
2	68020/6301 Static Column Memory Controller	3-86
3	ALS6310 Static Column/Page Mode Access Detector	3-87
4	Timing Controller Flowchart	3-88
5	Normal Access Cycle	3-89
6	High-Speed Access Cycle	3-90
7	Extended Access Cycle	3-91
8	Normal Refresh/Access Grant Cycle	3-92
9	Extended Refresh Cycle	3-93

#### INTRODUCTION

The new 32-bit microprocessors are capable of addressing 4G bytes of physical memory and typically feature clock frequencies greater than 16 Mhz. However, clock speed alone does not guarantee increased system performance; if the processor must wait for data, then memory bandwidth will be the limiting factor.

This situation exists between today's microprocessors and the access times of affordable DRAMs. One solution to optimizing system performance is to mix and match memory, using lower cost dynamic RAM in conjunction with fast, more expensive static RAM caches. However, this approach is only attractive to high end systems where cost and board space is a less significant factor.

Another approach to improving system performance is to utilize the new accessing modes available on certain 1 meg DRAMs, such as static column decode. This method does not improve system performance as much as caches, but it does involve less hardware, resulting in lower system cost. This approach can also be used in systems already using caches, further improving system performance.

This application note describes the theory of using static column decode and also describes how it might be implemented in a typical system. In addition, it highlights three new products from Texas Instruments. The

SN74ALS6300 "Selectable Refresh Timer", the SN74ALS6310 "Static Column Access Detector", and the TIBPSG507 "Programmable Sequence Generator".

#### STATIC COLUMN DECODE

The TMS4C1027 is a 1,048,576-bit  $\times$  1 dynamic RAM featuring static column decode. Static column decode allows high-speed read and write operations by reducing the number of required signal setup, hold, and transition timings. This is achieved by first strobing the row and column addresses in the normal manner by taking  $\overline{RAS}$  and  $\overline{CAS}$  low. If  $\overline{RAS}$  and  $\overline{CAS}$  are kept low, new data can be accessed by simply changing the column addresses, assuming the new address is in the same row. If the new address is not in the same row, then a normal access cycle must be performed.

Figure 1 is a timing diagram taken from the TMS4C1027 datasheet showing static column decode mode read cycle timing.

If the assumption is made that the majority of memory references tend to be sequential, which is a similar assumption made when using caches, then it is logical to assume that a large percentage of memory accesses will be within the same row. The trick is how to implement a timing controller which will take full advantage of the static column mode of operation.




Figure 1. Static Column Decode Mode Read Cycle Timing

9




Figure 2. 68020 Static Column Memory Controller

#### TYPICAL MEMORY CONTROLLER

Figure 2 shows a block diagram of a memory system utilizing static column decode. The ALS6310 is a new circuit offered by Texas Instruments which detects if the present row being accessed is the same as last row accessed. This is the fundamental requirement for implementing static column decode. Note that the row addresses from the 68020 are used as the most significant bits (A10-A19) and the column addresses are used as the least significant bits (A0-A9). Figure 3 shows a block diagram of the ALS6310.

In circuit operation, when address strobe (AS) from the 68020 is taken low, the present row (A10-A19) and bank address (B0, B1) is clocked into the first register of the ALS6310. The previous bank and row address, stored in the first register, is clocked into the second register at the same time. The two addresses are then compared to see if they are equal. If they are equal, the high speed access output (HSA) will be logically low. If not, HSA will be high.

The function of the PSG507 is to generate the required memory timing control signals (RAS, CAS, etc.) for the ALS6301 dynamic memory controller. The ALS6301 is responsible for multiplexing row and column addresses into DRAM. The ALS6301 is also capable of driving 4 banks of 1M-byte memory.

Supporting the PSG507 is the ALS6300 refresh timer. This device is responsible for generating a refresh request signal ( $\overline{REFREQ}$ ) every 15.5  $\mu s$ . The input select lines are hardwired to match the microprocessor clock frequency. The refresh complete input ( $\overline{RFC}$ ), resets the  $\overline{REFREQ}$  signal after the timing controller completes the refresh cycle.

#### TIMING CONTROLLER DETAILS

Figure 4 shows a typical flow chart for implementing static column decode. As stated before, the PSG507 is responsible for implementing the flow chart shown in Figure 4. A breakdown of this flow chart reveals 9 states (ST0-ST8), associated with 5 different sequences. States ST0, ST1, ST3, and ST4 are holding and transition states, leading into the various sequences. The five possible sequences are listed below.

ST2 Normal Access Sequence

ST5 Extended Access Sequence

ST6 High-Speed Access Sequence

ST7 Normal Refresh Sequence

ST8 Extended Refresh Sequence

Notice that the  $\overline{\text{HSA}}$  signal from the ALS6310 decides if the timing controller will execute ST5, the Extended Access Sequence, or ST6, the High-Speed Access Sequence. A brief description of each sequence follows.




Figure 3. ALS6310 Static Column Page Mode Access Detector




Figure 4. Timing Controller Flowchart

#### NORMAL ACCESS SEQUENCE

The normal access sequence is shown in Figure 5. This sequence begins by executing a normal RAS/CAS cycle. Notice that a wait state of one clock cycle is needed to guarantee that data is valid for the 68020. This is the problem mentioned in the introduction; if all access cycles had to be performed in this manner, then the processor would face a wait state every access cycle. As will be shown later, this wait state can be eliminated if the next address is from the same row.

Notice also, at the end of this sequence, the  $\overline{RAS}$  and  $\overline{CAS}$  output signals are left active low. Here we are making the assumption that the next access cycle will be a high-speed access. We will not know if this assumption is true until the next address is presented by the 68020. At that time, the ALS6310 will signal the timing controller if it can execute a high-speed access.

#### HIGH-SPEED ACCESS SEOUENCE

For a high-speed access sequence to be executed, two conditions must be met. The  $\overline{RAS}$  and  $\overline{CAS}$  inputs must already be low, and secondly, the static column access detector must be indicating the present row is the same as the last row ( $\overline{HSA} = L$ ). The bank addresses must also be unchanged as detected by the ALS6310.

Figure 6 shows the timing diagram for the high-speed access sequence. Notice that no wait states are required. If the assumption is made that the majority of memory references are sequential, then this sequence will be the one typically used. In other words, this sequence is similar to accessing data from a static RAM, or just like taking data from cache.




Figure 5. Normal Access Cycle




Figure 6. High-Speed Access Cycle

#### EXTENDED ACCESS SEQUENCE

The extended access sequence is executed if the ALS6310 detects a difference between the present, and last row addresses.. This cycle is called extended because  $\overline{RAS}$  and  $\overline{CAS}$  are presently low and both must be brought high to strobe in the new row and column addresses. The precharge time of the DRAM has to be met before taking  $\overline{RAS}$  and  $\overline{CAS}$  low. From the timing diagram in Figure 7, it can be seen that wait states of three clock cycles are generated when executing this timing sequence.

In systems where sequential data is not the general rule, it would be more efficient to execute only normal access sequences, since this generates fewer wait states. The system designer must understand what type of memory accesses will be used. For example, the designer may want only to enter the high-speed access portion of the flow chart when the system is performing DMA access cycles.

#### NORMAL/EXTENDED REFRESH SEQUENCES

Figures 8 and 9 show the timing diagrams for the normal and extended refresh sequences. The refresh sequence selected is a function of the present condition of RAS and CAS. If RAS and CAS are presently low, an extended refresh cycle is performed. If RAS and CAS are presently high, a normal refresh cycle is executed. At the end of each refresh sequence, the controller checks to see if an access request has been generated. If there has been an access request, the controller will perform an access grant sequence at the end of the refresh cycle before returning to normal process flow.

Referring back to Figure 1, there is a maximum time that  $\overline{RAS}$  and  $\overline{CAS}$  can be held low,  $t_w(RL)P$ . For the TMS4C1027,  $t_w(RL)P$  must not exceed 100  $\mu s$ . Since our refresh timer forces a refresh cycle every 15.5  $\mu s$ ,  $t_w(RL)P$  cannot be violated. If the designer chooses to use a different refresh scheme, then  $t_w(RL)P$  must be considered.




Figure 7. Extended Access Cycle




Figure 8. Normal Refresh/Access Grant Cycle




Figure 9. Extended Refresh Cycle



#### SOFTWARE SUPPORT

The PSG507 is supported by two software packages. CUPL which was created by and is supported by Assisted Technologies, a division of Personal CAD Systems Inc. and ABEL which was created by and is supported by FutureNet a division of Data I/O Corp. Both of these software packages have been used to reduce equations and to generate the fusemap necessary to program the PSG507. Appendices A and B show the ABEL™ and CUPL™ source files for the described static column memory timing controller are attached to assist the designer in programming the PSG507.

Since only 54% (43 out of 80) of the PG507's product terms were used in this design, it will be easy to modify or add to the sequences used to meet specific system requirements. For detailed information on designing with the PSG507 see "A Designer's Guide to the PSG507" application report.

#### SUMMARY

Static column decode offers the system designer a method for improving system performance in applications where the microprocessor can outperform conventional DRAM access times. By utilizing the ALS6310 "Static Column Access Detector", the ALS6300 "Refresh Timer", and the TIBPSG507 "Programmable Sequence Generator" a high performance memory timing controller can be easily developed to take full advantage of static column decode.

#### APPENDIX A

```
module SCDECODE
title 'ABEL EXAMPLE FOR THE STATIC COLUMN DECODER
               JOSH PEPRAH, TEXAS INSTRUMENTS, OCT 29, 1987'
      DECODE device 'F507';
" Input pin assignments
             pin 1:
                                            " OSCILLATOR
                                           " SYSTEM RESET - WHEN LOW
RESET
             pin 2;
A22
            pin 3;
                                            " IO/MEMORY - MEMORY ACCESS
                                           " READ / WRITE ENABLE
RW
             pin 4;
                                           " REFRESH REQUEST
REFREO
             pin 5;
                                           " ADDR STROBE - ACCESS REQ
             pin 6;
AS
                                            " HIGH SPEED ACCESS
HSA
             pin 7;
SYSCLK
                                           " SYSTEM CLOCK - (OSC/2)
             pin 17;
" Output pin and node assignments
             pin 8; RFC r
                               node 47; " REFRESH COMPLETE
RFC
            pin 9; RASI r node 48; "ROW ADDRESS STROBE
RAST
            pin 10; MSEL r node 49; " MULTIPLEXER SELECT
MSEL
            pin 11; CASI r node 50;
CASI
                                         " COLUMN ADDRESS STROBE
MC1
             pin 13; MC1 r node 51; "MODE CONTROL
                                         node 52; " WRITE
             pin 14; W r
DSACK
             pin 15; DSACK r node 53; " DATA STROBE ACKNOWLEDGE
" Internal counter bits & control, and state reg - node declarations
CO, C1, C2, C3, C4, C5 node 55, 56, 57, 58, 59, 60;
SCLR0
             node 25;
CNTHOLDO node 28;
CNTHOLD1 node 29; CNTHOLD1 r node 30; " COUNT/HOLD CONTROL REGISTER
" Buried state registers - node declarations
P0
      node 31; PO r
                         node 39:
                                       " STATE REGISTER
                     node 40;
P1
      node 32; P1 r
                                       " STATE REGISTER
                      node 41;
      node 33; P2 r
P2
                                       " STATE REGISTER
      node 34; P3 r
                         node 42;
                                       " STATE REGISTER
AGREQ node 35; AGREQ r node 43;
                                    " ACCESS GRANT REQUEST STATUS REGISTER
" Set notation is used to represent control, buried state, and output
" registers. This is done to simplify the equations. The following
" sets are in the form; register name = [set input, reset input]. Note
" that the ouput register pin name specifies the set input.
RFC
                = [RFC, RFC r];
RASI
                = [RASI, RASI r];
MSEL
               = [MSEL, MSEL r];
CASI
               = [CASI, CASI r];
MC1_
               = [MC1, MC1 r];
               = [W, W r];
DSACK
               = [DSACK, DSACK r];
```

= [AGREQ, AGREQ r];

AGREQ

```
" Intermediate declarations for simplification.
" The sets 'high' and 'low' are used to set or reset the S/R
" registers. Example: RASI := high & RESET; will cause pin 9
" to go high on the next clock edge if input pin 6 is high.
high
                 = [1, 0];
                 = [0, 1];
low
COUNT
                 = [C3,C2,C1,C0];
STATE
                 = [P3, P2, P1, P0];
                                                 " STATE REGISTER SET DEFINED
H.L.clk.X
           = 1, 0, .C., .X.;
equations
enable RFC = 1; "outputs always enabled, pin 17 is only an input
" Initialization when RESET is low
    [RASI, CASI, RFC, W, AGREQ, DSACK, MC1, SCLR0] := !RESET;
    [MSEL r,PO r,P1 r,P2 r,P3 r]
                                             := !RESET:
" Counter controls defined
SCLRO
                  = !RESET
                    # (STATE ==2) & (COUNT==5)
                    # (STATE ==4) & (COUNT==0) & A22
                    # (STATE ==5) & (COUNT==10)
                    # (STATE ==6) & (COUNT==4)
                    # (STATE ==7) & (COUNT==6) & (A22 # AGREO)
                    # (STATE ==7) & (COUNT==14)
                    # (STATE == 8) & (COUNT == 3);
CNTHOLD1
         := !RESET
                    # (STATE ==2) & (COUNT==5)
                    # (STATE ==4) & (COUNT==0) & A22
                    # (STATE ==5) & (COUNT==10)
                    # (STATE ==6) & (COUNT==4)
                    # (STATE ==7) & (COUNT==6) & (A22 # AGREQ)
                    # (STATE ==7) & (COUNT==14)
                    # (STATE == 8) & (COUNT== 3);
CNTHOLD1 r := (STATE ==0) & !REFREQ & RESET
                    # (STATE ==1) € !A22 € RESET
                    # (STATE ==3) & !REFREO & RESET
                    # (STATE == 3) & REFREQ & AS & SYSCLK & RESET;
" Execution of access and refresh sequences
state diagram STATE
  State 0:
                                                                            " NEXT
                                                                             " STATE
                                 case
                                  !RESET
                                                                                      : 0;
                                  REFREQ & (!AS # !SYSCLK)
                                                                        : 0;
                                   REFREQ & AS & SYSCLK & RESET
                                                                        : 1;
                                  !REFREQ & RESET
                                                                                      : 7;
                                 endcase:
```

#### " NORMAL ACCESS CYCLE

```
State 1:
                                                                       יי אדאיי
                                                                     " STATE
                              case
                                (COUNT==0) & !A22
                                                                    : 2;
                                (COUNT==0) & A22
                                                                    : 0;
                              endcase:
  State 2:
                              RASI := (COUNT==0) & low & RESET;
                              MSEL := (COUNT==1) & high;
                              CASI := (COUNT==2) & low & RESET;
                             DSACK := (COUNT==2) & low & RESET;
                                W := (COUNT==3) & low & RESET;
                                W := (COUNT==5) & high;
                             DSACK := (COUNT==5) & high:
                            if (COUNT==5) then 3 else 2:
"HOLDING STATE
  State 3:
                                                                       " NEXT
                              case
                                                                      " STATE
                             (!AS # !SYSCLK) & REFREQ & RESET
                                                                   : 3;
                              REFREQ & AS & SYSCLK & RESET
                                                                   : 4;
                             !REFREO & RESET
                                                                                : 8:
                              endcase;
  State 4:
                             CASI := (COUNT==0) & high & A22;
                             RASI := (COUNT==0) & high & A22;
                             MSEL_ := (COUNT==0) & low & A22;
                             RASI := (COUNT==1) & high & HSA;
                             DSACK := (COUNT==1) & low & !HSA;
                             MSEL := (COUNT==1) & low & HSA;
                             CASI := (COUNT==1) & high & HSA;
                                                                                    " NEXT
                                                                       " STATE
                              case
                                (COUNT==0) & A22 & RESET
                                                                     : 0;
                                (COUNT==0) & !A22 & RESET
                                                                     : 4;
                                (COUNT==1) & HSA & RESET
                                                                    : 5;
                                (COUNT==1) & !HSA & RESET
                                                                    : 6;
                              endcase:
"EXTENDED ACCESS CYCLE
  State 5:
                              RASI := (COUNT==5) & low & RESET;
                              MSEL := (COUNT==6) & high & RESET;
                              CASI := (COUNT==7) & low & RESET;
                             DSACK := (COUNT==7) & low & RESET;
                                      W := (COUNT==8) & low & RESET;
                                      W := (COUNT==10) & high;
                             DSACK := (COUNT==10) & high;
                                if (COUNT==10) & RESET then 3 else 5;
```

```
"HIGH SPEED ACCESS
State 6:
```

```
W_ := (COUNT==2) & low & RESET;
W_ := (COUNT==4) & high;
DSACK_ := (COUNT==4) & high;
if (COUNT==4) then 3 else 6;
```

### "NORMAL REFRESH CYCLE

State 7:

```
AGREQ := AS
                     & low & RESET;
 MC1 := (COUNT==0) & low & RESET;
 RASI := (COUNT==1) & low & RESET;
 RFC := (COUNT==3) & low & RESET;
 RFC := (COUNT==5) & high;
 RASI := (COUNT==5) & high;
 MC1 := (COUNT==6) & high;
 RASI := (COUNT==9) & low & RESET;
MSEL := (COUNT==10) & high & RESET;
 CASI := (COUNT==11) & low & RESET;
DSACK := (COUNT==11) & low & RESET:
         W := (COUNT==12) & low & RESET;
         W := (COUNT==14) & high;
DSACK := (COUNT==14) & high;
if (COUNT==6) & (A22 # AGREQ) then 0 else 7;
if (COUNT==14) then 3 else 7;
```

## "EXTENDED REFRESH CYCLE

State 8:

```
RASI_ := (COUNT==1) & high;

MSEL_ := (COUNT==1) & low;

CASI_ := (COUNT==1) & high;

if (COUNT==3) then 7 else 8;
```

test vectors 'NORMAL ACCESS CYCLE'

```
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ])
iclk.
           L , X , X, X
                                     , X, X , X , X ] -> [ H , H , L , H , H , H , O
                                                                                                 1;
[clk,
           H , X , X, H
                                     , L, X ,
                                               X , 0 ] -> [H , H , L , H , H , H , H ,
                                                                                                 1;
 iclk.
            H , X , X, H
                                               H , 0 ] -> [H , H , L , H , H , H , 1
                                     , H, X ,
                                                                                                 1;
            Н , L , X, X
[clk,
                                     , X, X ,
                                               X , 0 ] -> [H , H , L , H , H , H , 2
                                                                                                 ];
iclk,
            H , X , X, X
                                     , X, X ,
                                               X , 0 ] -> [H , L , L , H , H , H , 2
                                                                                                 1;
            H , X , X, X
                                     , X, X ,
 [clk,
                                               X , 1 ] -> [H , L , H , H , H , H , H , 2
                                                                                                 ];
 [clk.
           H , X , X, X
                                     , X, X ,
                                               X , 2 ] -> [ H , L , H , L , H , H , L , 2
                                                                                                 1;
fclk,
            H , X , X, X
                                     , X, X ,
                                               X , 3 ] -> [H , L , H , L , H , L , L ,
                                                                                         2
                                                                                                 1;
[clk,
            H , X , X,
                       X
                                     , X, X,
                                               X , 4 ] -> [H , L , H , L , H , L , L ,
                                                                                                 1;
           H , X , X, X
                                               X , 5 ] -> [H , L , H , L , H , H , 3
[clk,
                                     , X, X,
                                                                                                 1;
```

```
test vectors 'HOLDING STATE 4 WITH EXTENDED ACCESS REQUEST'
```

```
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE_])
[clk, H, H, X, H, H, X, H, O] -> [H, L, H, L, H, H, H, 4];
[clk, H, L, X, X, X, X, X, O] -> [H, L, H, L, H, H, H, 4];
[clk, H, X, X, X, X, X, X, 1] -> [H, H, L, H, H, H, H, 5];
```

```
test vectors 'EXTENDED ACCESS'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ])
            H , X , X, X
                                      , X, X ,
 fclk.
                                                X , 2 ] -> [H , H , L , H , H , H , 5
                                                                                                     1;
 fclk.
            H , X , X, X
                                       , X, X ,
                                                X , 3 ] -> [ H , H , L , H , H , H,
                                                                                       H , 5
                                                                                                     1;
                                                X , 4 ] -> [H, H, L, H, H, H,
 iclk.
            H , X , X, X
                                      , X, X,
                                                                                            5
                                                                                                     1;
            H , X , X, X
                                                Х,
                                                      5 ] -> [ H , L , L , H , H , H ,
 iclk.
                                      , X, X,
                                                                                                     1;
 (clk,
            H , X , X, X
                                      , X, X ,
                                                Х,
                                                      6
                                                        1->[H, L, H, H, H,H,H,
                                                                                                     1:
              , X , X, X
                                                X , 7
 felk.
            H
                                      , X, X,
                                                         ] -> [ H , L , H , L , H , H,
                                                                                                     1;
 iclk.
            H , X , X, X
                                      , X, X,
                                                X , 8 ] -> [H, L, H, L, H,L,
                                                                                                     1;
            H , X , X, X
                                                X , 9 ] -> [ H , L , H , L , H , L ,
 fclk.
                                      , X, X,
                                                                                                     1;
 [clk,
            H , X , X, X
                                      , X, X,
                                                X , 10 ] -> [ H , L , H , L , H , H ,
                                                                                                     1;
test vectors 'HOLDING STATE 4 WITH HIGH SPEED ACCESS REQUEST'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ])
 [clk,
            H , H , X, H
                                      , H, X , H , O ] -> [ H , L , H , L , H , H ,
                                                                                                     1;
 fclk,
            H , L , X, X
                                       , X, X , X , 0 ] -> [ H , L , H , L , H , H
                                                                                                     1;
 iclk,
            H , L , X, X
                                       , X, L , X , 1 ] -> [ H , L , H , L , H , H , L , 6
                                                                                                     1;
test vectors 'HIGH SPEED ACCESS'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ])
 fclk.
            H , X , X, X
                                      , X, X , X , 2 ] -> [ H , L , H , L , H , L , 6
                                                                                                     1;
fclk,
            H , X , X, X
                                      , X, X ,
                                                X , 3 ] -> [H , L , H , L , H , L ,
                                                                                                     1;
fclk.
            H , X , X, X
                                      , X, X,
                                                X , 4 1 -> [H , L , H , L , H , H , H ,
                                                                                                     1:
test vectors 'NON-MEMORY ACCESS FOLLOWED BY REFRESH REQUEST'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ])
 fclk.
            H , H , X, H
                                      , H, X , H , O ] -> [ H , L , H , L , H , H,
                                                                                                     1;
 [clk,
            H , H , X, X
                                       , X, X ,
                                                X , 0 ] -> [H , H , L , H , H , H ,
                                                                                                     1;
 fclk,
            H , X , X, H
                                      , L, X,
                                                X , 0 ] -> [ H , H , L , H , H , H,
                                                                                       H
                                                                                                     1;
 [clk,
            H , X , X, H
                                                L , 0 ] -> [ H , H , L , H , H , H ,
                                       , X, X ,
                                                                                             0
                                                                                                     1;
            H , X , X, L
                                      , X, X ,
                                                X , 0 ] -> [H , H , L , H , H , H , T
 fclk.
                                                                                                     1:
test vectors 'NORMAL REFRESH CYCLE'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ])
 [clk.
            H , X , X, X
                                      , L, X , X , O ] -> [ H , H , L , H , L , H , T
                                                                                                     1;
            H , X , X, X
 [clk,
                                      , L, X,
                                                X , 1 ] -> [ H , L , L , H , L , H,
                                                                                            7
                                                                                                     1;
 fclk,
            H , X , X, X
                                                Х,
                                                      2 ] -> [H, L, L, H, L,H,
                                      , L, X,
                                                                                            7
                                                                                                     1;
 clk.
            H , X , X, X
                                      , L, X,
                                                X , 3 ] -> [L, L, L, H, L, H,
                                                                                       H
                                                                                          , 7
                                                                                                     1;
 fclk.
            H , X , X, X
                                      , L, X,
                                                X , 4 ] -> [L, L, L, H, L, H,
                                                                                       H , 7
                                                                                                     1;
                                                X , 5 ] -> [ H , H , L , H , L , H,
 iclk.
            H , X , X, H
                                      , L, X,
                                                                                            7
                                                                                                     1;
            H , X , X, X
                                                X , 6 ] -> [H , H , L , H , H , H ,
 [clk,
                                       , L, X,
                                                                                                     1;
```

```
test vectors 'NORMAL REFRESH CYCLE FOLLOWED BY ACCESS GRANT REQUEST'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE])
                                    X , 0 ] \rightarrow [H,
[clk, H , X , X,
                  L
                          , X, X,
                                                                  H , L , H , H , H , H
                                                                                                    ];
[clk, H , X , X,
                          , L, X,
                                     X
                                          0
                                               -> [ H ,
                                                                  H , L , H , L , H,
                                                                                      H
                                                                                                7
                                                                                                    ];
                  X
                                       , 1
        , X , X,
                                     X
                                             1 -> [ H ,
                                                                  L, L,
                                                                            H , L ,H,
                                                                                      Н
                                                                                                7
                                                                                                    1;
[clk, H
                  X
                          , L, X,
                                          2
                                             1 -> [ H ,
                                                                  L, L,
                                                                                                7
(clk,
      H
        , X , X,
                  X
                          , H, X,
                                     X
                                       ,
                                                                            H , L ,H,
                                                                                      H
                                                                                                    1;
                                     X
                                          3
                                                                  L, L,
                                                                                                7
         , X , X,
                  X
                          , H, X,
                                              1
                                               -> [ L ,
                                                                            H , L ,H,
                                                                                      H
clk.
      H
                                                                                                    1;
         , X , X,
                                     X
                                                                  L, L,
                  X
                          , L, X,
                                          4
                                              1
                                               -> [ L ,
                                                                            H , L ,H,
                                                                                      Ħ
                                                                                                7
[clk,
      H
                                                                                                    1;
         , L , X,
                                     X
                                          5
                                              ] -> [ H ,
                                                                  H, L,
                                                                            H , L ,H,
                                                                                      H
                                                                                                7
[clk,
      H
                  H
                          , L, X,
                                                                                                    ];
                                       ,
                                       í
                                          6
                                             1 -> [ H ,
[clk, H
         , L , X,
                  X
                          , L, X,
                                     X
                                                                  H, L,
                                                                            н, н, н,
                                                                                      H
                                                                                                    1;
[clk,
      H
         , L , X,
                   X
                          , L, X,
                                     X
                                          7
                                             1
                                               → [ H ,
                                                                  H, L,
                                                                            н, н, н,
                                                                                      H
                                                                                                7
                                                                                                    ];
                  X
                          , L, X,
                                     X
                                        , 8
                                               -> [ H ,
                                                                  H, L,
                                                                                                7
[clk,
      H
         , L , X,
                                                                            Н , Н ,Н,
                                                                                       H
                                                                                                    1;
                                       , 9
                                             ] -> [ H ,
(clk,
      H
         , L , X,
                  X
                          , L, X,
                                     X
                                                                  L, L,
                                                                            H , H , H,
                                                                                      H
                                                                                                7
                                                                                                    1;
                                       , 10
                                                                  L , H ,
[clk,
      H
         , L , X,
                   X
                          , L, X ,
                                     X
                                             1 -> [ H ,
                                                                            H , H ,H,
                                                                                      H
                                                                                                7
                                                                                                    1;
                                     X
                                       , 11 ] -> [ H ,
                                                                  L , H ,
         , L , X,
                   X
                                                                            L , H ,H,
                                                                                      L
                                                                                                7
[clk,
      H
                          , L, X,
                                                                                                    ];
                   X
                                     X
                                        , 12
                                             1 -> [ H ,
                                                                  L, H,
                                                                            L , H , L,
                                                                                      L
                                                                                                7
iclk,
      H
         , L , X,
                          , L, X,
                                                                                                    1;
                                       , 13 ] -> [ H ,
[clk,
         , L , X,
                   X
                          , L, X ,
                                     X
                                                                  L, H, L, H,L,
                                                                                      · L
                                                                                                7
      H
                                                                                                    1;
[clk, H , L , X,
                   X
                          , L, X,
                                     X , 14 ] -> [H,
                                                                  L, H, L, H, H, H
                                                                                                3
test vectors 'HOLDING STATE 3 WITH EXTENDED REFRESH REQUEST'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ])
             H , X , X, H
                                        , X, X , L , O ] -> [ H , L , H , L , H , H , 3
 fclk,
                                                                                                          1;
             H , X , X, H
                                        , L, X ,
                                                   X , 0 ] -> [ H , L , H , L , H , H ,
                                                                                                  3
 [clk,
                                                                                                          ];
             H , X , X, L
                                                      , 0 ] -> [ H , L , H , L , H , H ,
 [clk,
                                                                                                          1;
test vectors 'EXTENDED REFRESH CYCLE'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ])
 [clk,
             H , X , X, X
                                         , X, X ,
                                                   X , 0 ] -> [ H , L , H , L , H , H ,
                                                                                                          ];
 [clk,
             H
                , X , X,
                         X
                                         , X, X,
                                                   X
                                                      , 1 ] -> [ H , H , L , H , H , H , H ,
                                                                                                          ];
             H , X , X,
                         X
                                         , X, X ,
                                                   X
                                                      , 2 ] -> [ H , H , L , H , H , H , H ,
 [clk,
                                                                                                          1;
             H , X , X, X
                                         , X, X,
                                                   X , 3 ] -> [H , H , L , H , H , H ,
 [clk,
                                                                                                          1;
```

end SCDECODE

#### APPENDIX B

```
NAME
         SCDECODE:
PARTNO
         T10004:
DATE
         05/07/87 ;
REV
         01:
DESIGNER Breuninger/Peprah:
         Texas Instruments:
COMPANY
ASSEMBLY None:
LOCATION Dallas:
    Static Column Decode
/*
/*
/*
         This is an example of how the PSG507 can be used to generate the
/*
    required memory timing control signals (RAS, CAS, MSEL etc) for static
    column decode implementation using the ALS6301, ALS6310 and the ALS630
/*
    ALS6300, in a system environment.
/*
    Allowable Target Device Types: TEXAS INSTRUMENTS PSG507
Inputs **/
pin 1
                  OSC
                                         /* Oscillator
pin 2
                  RESET
                                         /* System Reset - when low
                           ;
pin 3
                  A22
                                         /* IO/!M - Memory access
pin 4
                  ₽₩
                                         /* Read / Write Enable
                           ;
pin 5
                  REFREO
                                        /* Refresh Request
pin 6
               = AS
                                        /* Addr Strobe - access request
pin 7
                  HSA
                                         /* High Speed Access
pin 18
                  SYSCLK
                                         /* System Clock - (OSC/2)
/** Outputs **/
pin 8
                  RFC
                                         /* Refresh Complete
pin 9
                  RASI
                                         /* Row Address Strobe
pin 10
                  MSEL
                                         /* Multiplexer Select
pin 11
                  CASI
                                         /* Column Address Strobe
pin 13
                  HC1
                                         /* Mode Control
pin 14
                                         /* Write
pin 15
                  DSACK
                                         /* Data Strobe Acknowledge
/** Node Declarations **/
pinnode [33..38] = [0..5]
                                         /* Built-in 6-Bit counter
pinnode 39
               = SCLRO
                                        /* Counter Colear- non registered
pinnode 41
               = CNTHOLDO
                                        /* Counter Hold - non registered
pinnode 42
                = CNTHOLD1
                                         /* Counter Hold - registered
node
                  [P3..01
                                         /* Buried State Registers
                           :
node
                 AGREQ
                                        /* Access Grant Request
```

```
/** Declarations and Intermediate Variable Definition **/
 field COUNT
                  = [05..0] ;
 field STATE
                  = [P3..01
 $define STO
                    'b'0000
 $define STI
                    'b'0001
 $define ST2
                    'b'0010
 $define ST3
                    'b'0011
 $define ST4
                    'b'0100
 $define ST5
                    'b'0101
 $define ST6
                    'b'0110
 $define ST7
                    'b'0111
 $define ST8
                    'b'1000
 /* BUILT-IN COUNTER CONTROL EQUATIONS */
- SCL RO
              = !RESET
                                                    /* Clear counter when RESET is low
              # ST2 & COUNT:'d'5
                                                    /* and during transitions at the end
              # ST4 & COUNT: 'd'O
                                                    /* the indicated states and counts.
              # ST5 & COUNT: 'd'10
                                                    /*
              # ST6 & COUNT: 'd'4
                                                    /*
              # ST7 & COUNT: 'd'6 & (A22 & AGREQ)
              # ST7 & COUNT: 'd'14
                                                    /*
                                                                                                •/
                                                    /•
              # ST8 & COUNT: 'd'3:
                                                                                                ٠/
 CNTHOLD1.s = !RESET
                                                                                                •/
                                                    /* Set count hold while clearing
              # ST2 & COUNT: 'd'5
                                                    /* the counters accordingly.
                                                                                                •/
              # ST4 & COUNT: 'd'0
                                                    /*
                                                                                                ٠/
              # ST5 & COUNT: 'd'10
                                                    /•
              # ST6 & COUNT: 'd'4
                                                    /•
              # ST7 & COUNT: 'd'6 & (A22 & AGREO)
                                                   /*
                                                                                                ٠/
              # ST7 & COUNT: 'd'14
                                                    /٠
              # ST8 & COUNT: 'd'3;
                                                    /*
  CNTHOLDI.r = STO & !REFREO & RESET
                                                   /* Reset count hold on transition to ST7
              # STI & !A22 & RESET
                                                   /* Reset count hold on transition to ST2
              # ST3 & !REFREQ & RESET
                                                   /* Reset count hold on transition to ST8
              # ST3 & REFREQ & AS
                                                   /* Reset count hold on transition to ST4
                    & SYSCLK & RESET:
 /** State Machine Equations **/
sequence STATE (
present STO:
         if(REFREQ & (!AS # !SYSCLK))
                                              next STO:
         if(REFREQ & AS & SYSCLK & RESET)
                                              next ST1:
         if(!REFREQ & RESET)
                                              next ST7;
         default
                                              next STO:
present ST1:
         if(COUNT:'d'0 & !A22)
                                              next ST2:
         if(COUNT:'d'0 & A22)
                                              next STO:
         default
                                              next ST1:
present ST2:
         /* NORMAL ACCESS CYCLE */
         if(COUNT:'d'0) & RESET
                                              next ST2 out !RASI;
         if(COUNT:'d'1)
                                              next ST2 out MSEL;
         if(COUNT:'d'2) & RESET
                                              next ST2 out [!CASI.!DSACK]:
         if(COUNT:'d'3) & RESET
                                              next ST2 out !W:
         if(COUNT:'d'5)
                                              next ST3 out [W,DSACK];
         default
                                              next ST2;
```

```
present ST3:
        /* HOLDING STATE
                         */
        if(!AS # !SYSCLK) & REFREQ & RESET    next ST3;
        if(REFREO & AS & SYSCLK & RESET)
                                            next ST4:
        if(!REFREQ & RESET)
                                            next ST8:
        default
                                            next ST3:
present ST4:
        if(COUNT:'d'0) & A22 & RESET
                                            next STO out [RASI,!MSEL,CASI];
                                            next ST4:
        if(COUNT:'d'0) & !A22 & RESET
        if(COUNT:'d'1) & HSA & RESET
                                            next ST5 out [RASI,!MSEL,CASI];
        if(COUNT:'d'1) & !HSA & RESET
                                            next ST6 out !DSACK:
        default
                                            next ST4;
present ST5:
        /* EXTENDED ACCESS CYCLE */
        if(COUNT:'d'5) & RESET
                                            next ST5 out !RASI:
        if(COUNT:'d'6) & RESET
                                            next ST5 out MSEL:
        if(COUNT:'d'7) & RESET
                                            next ST5 out [!CASI,!DSACK];
        if(COUNT:'d'8) & RESET
                                            next ST5 out !W:
        if(COUNT:'d'10) & RESET
                                            next ST3 out [W.DSACK];
        default
                                            next ST5:
present ST6:
         /* HIGH SPEED ACCESS
         if(COUNT:'d'2) & RESET
                                            next ST6 out !\;
         if(COUNT:'d'4)
                                            next ST3 out [W,DSACK];
         default
                                            next ST6:
present ST7:
         /* NORMAL REFRESH CYCLE */
         if AS
                                            next ST7 out !AGREQ;
         if(COUNT:'d'0) & RESET
                                            next ST7 out !MCi :
         if(COUNT:'d'1) & RESET
                                            next ST7 out !RASI;
         if(COUNT:'d'3) & RESET
                                            next ST7 out !RFC:
         if(COUNT:'d'5)
                                            next ST7 out [RFC,RASI];
         if(COUNT:'d'6) & (A22 # AGREQ)
                                            next STO out MC1;
         if(COUNT:'d'6) & !A22 & !AGREQ
                                            next ST7 out MC1;
         if(COUNT:'d'9) & RESET
                                            next ST7 out !RASI:
         if(COUNT:'d'10) & RESET
                                            next ST7 out MSEL:
         if(COUNT:'d'11) & RESET
                                            next ST7 out [!CASI.!DSACK]:
         if(COUNT:'d'12) & RESET
                                            next ST7 out !W:
                                            next ST3 out [W,DSACK];
         if(COUNT:'d'14)
         default
                                            next ST7:
present ST8:
         /* EXTENDED REFRESH CYCLE */
         if(COUNT:'d'1)
                                            next ST8 out [RASI,!MSEL,CASI];
         if(COUNT:'d'3)
                                            next ST7;
         default
                                            next ST8; }
APPEND RASI.s = !RESET; APPEND CASI.s = !RESET; APPEND RFC.s = !RESET;
APPEND W.s = !RESET; APPEND AGREO.s = !RESET; APPEND DSACK.s = !RESET;
APPEND MC1_.s = !RESET; APPEND SCLRO = !RESET; APPEND MSEL.r = !RESET;
APPEND PO_.r = !RESET; APPEND P1 .r = !RESET; APPEND P2 .r = !RESET;
APPEND P3_.r = !RESET;
```

```
NAME
       SCDECODE:
PARTNO
       T10004:
DATE
       05/07/87:
REV
DESIGNER Breuninger/Peprah;
COMPANY
       Texas Instruments:
ASSEMBLY None:
LOCATION Dallas:
/* Static Column Decode
                                                                       */
/*
/*
                                                                      •/
      CUPL simulation file for the Static Column Decode Application
/*
            ······
/* Allowable Target Device Types : TEXAS INSTRUMENTS PSG507
ORDER: OSC.14.RESET.14.A22.13.RW.13.REFREO.15.AS.12.HSA.15.SYSCLK.13.COUNT.
      12, RFC, 14, RASI, 14, MSEL, 14, CASI, 13, MC1, 12, W, 13, DSACK, 14, STATE;
BASE: DECIMAL:
VECTORS:
$msq"
$msg*
$msq"NORMAL ACCESS CYCLE";
$msq"
       *:------ INPUT ------- ":
$msq"
       OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ";
$msq"
$msg"
        C
                          х х
                                     'X'
                                              H
                                                  L
                                                                  "0"
                                                         н н
        C
            1
                  X
                     1
                           0 X
                                 X
                                     '0'
                                              Н
                                                  ı
                                                         H H
                                                                  # O #
        C
                           ł X
                                     '0'
                                                                  * | *
                                 1
                                           Н
                                              Н
                                                  L
        C
                                     101
                                                                  "2"
            ì
                0
                  X
                      X
                          X X
                                 X
                                              Н
                                                  L
                                                      Н
                                                         н н
        C.
                X
                          X X
                                 X
                                     101
                                              L
                                                                  "2"
                                          н
                                                  L
        C
                Х
                  X
                          X X
                                     11
                                                                  *2*
            1
                      X
                                              L
                                                         H H
        C
                X X
                          X X
                                     '2'
                                           Н
                                              Ł
                                                  Н
                                                      1 -
                                                         H H L
                                                                  *2*
                  X
                          X X
                                     131
                                                                  *2*
        C
                X
                      X
                                 X
                                                         HLL
            1
                                           H
                                              L
                                                  Н
                                                      L
        C.
                X . X ·
                          X X
                                     '4'
                                                  HLHLL
                                                                  #2#
            1
                                           H
                                              L
                          X X
                                     151
                                                                  737
$msg"
$msq"
$msq"HOLDING STATE 4 WITH EXTENDED ACCESS REQUEST":
$msq"
$msg"
       ------- UNPUT ------- ";
        OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, HSEL, CASI, HCI, W, DSACK, STATE ";
$msq"
$msq"
                                     '0'
                                                                  "4"
                          1 X
         С
                0 X X
                          X X
                                 X
                                     '0'
                                           Н
                                              L
                                                  H
                                                      LHH
                                                                  "4"
```

X 1

11'

1

#5#

```
$msg"
$msq"
$msg"EXTENDED ACCESS":
$msg"
         ------ INPUT ------":
$msg"
       OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, W, DSACK, STATE ";
$msg"
$msq"
       ______
        C
            i
                   X
                           X X
                                     121
                                           Н
                                                   L
                                                            H
                                                                    "5"
                                                                    454
        С
                      Χ
                           X X
                                  Χ
                                      131
                                                   L
            ł
                                                                    *5*
        €
            1
                X
                   X
                     Х
                           X X
                                  X
                                      '4'
                                           Н
                                               H
                                                   L
                                                          Н
                                                             Н
                                                                Н
                                      151
                                                                    45
        C
                X
                   X
                     Х
                           X X
                                  Χ
                                               L
        C
                  X X
                                      '6'
                                                                    #5#
            ١
                χ
                           X X
                                  Х
                                           Н
                                                   Н
                                                       Н
                                                          н н
                                                               Н
                                               L
        C
                  X X
                           X X
                                     '7'
                                                                    *5*
        €.
                                     181
                                                                    *5*
            1
                Χ
                  X X
                           ΧХ
                                               L
                                                  H
                                      191
                                                                    151
        С
            1
                Х
                   X X
                           X X
                                  X
                                               L
                                                   Н
                                                          H L
                           X X
                                     1101
                                                                    "3"
                                                       L
$msq"
$msq"
$msq"HOLDING STATE 4 WITH HIGH SPEED ACCESS REQUEST":
$msq"
$msq"
        ------ UNPUT ------ ":
       OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, W, DSACK, STATE ";
$msg"
$msq"
                                                                    11 A 11
        C.
                1 X 1
                           1 X
                                - 1
                                     'n'
                                            Н
                                               L
        C
                0 X X
                                      '0'
                                               L
                                                       L
                                                                Н
                                                                    "4"
                           X X
                                  X
                                            Н
            1
                                      11
                                                       L
$msq"
      ۳;
$msg*
$msq"HIGH SPEED ACCESS":
$msq"
        ------ INPUT ------ ::
$msg"
        OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, W, DSACK, STATE ";
$msg"
$msq"
                                                                    46"
            1
                           ΧХ
                                  X
                                      '2'
                                            Н
                                                L
                                                       L
                                                                L
        €
                X \quad X \quad X
                           ΧХ
                                  X
                                      131
                                                                    "6"
                                            Н
                                                L
                                                   Н
                                                       L
                                                          H L
                                                                L
            1
                x x x
                                      '4'
                           ΧХ
                                  X
                                                       L H H
                                                                    "3"
$msq"
$msq"
$msg"NON-MEMORY ACCESS FOLLOWED BY REFRESH REQUEST";
$msq"
        $msq"
$msq"
        OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, W, DSACK, STATE ";
$msg"
                                                                    "4"
        C.
                1
                  X I
                           1 X
                                  1
                                      '0'
                                            Н
                                                       L
                                                          н н
                                                L
        C
                   х х
                                      '0'
                                                                    "O"
                           X X
                                  X
                                                   L
        C
                X X 1
                           0 X
                                  X
                                      '0'
                                                       H H H
                                                                    "0"
                                            Н
                                                  L
                                                                    "0"
                                      '0'
        C
                X
                  X 1
                           ΧХ
                                  0
                                                Н
                                                  Ł
                                                       Н
                                                          н н
        C
                  X O
                           ΧХ
                                                  L
                                                                    #7#
            1
                Х
                                      '0'
                                            Н
                                                      н н н
```

```
$msq"
$msq"
       ۳;
$msg"NORMAL REFRESH CYCLE":
$msq"
$msq"
        $msq"
        OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, HSEL, CASI, HC1, W, DSACK, STATE ";
$msq"
         C
                                                         Ĺ
                              0 X
                                          '0'
                                                                 L H
                                                                            *7*
                                                 Н
         C
                  X
                     X
                                          11'
                         X
                              0 X
                                                                            "7"
              1
                                      X
                                                 Н
                                                     L
                                                              Н
                                                                 L
                                                                    Н
                                                                       Н
         C
              1
                  X
                     X
                         X
                              0 X
                                      X
                                           171
                                                                            #7#
                                                 Н
                                                     L
                                                         L
                                                                 1 4
                                                                       Н
         C
             1
                  X
                     X
                         X
                              0 X
                                          131
                                                                            77
                                                 L
                                                    L
                                                                       Н
         C
                  X
                    X
                              0 X
                                          '4'
                                                     L
                                                              Н
                                                                 LH
                                                                       Н
                                                                            *7*
         C
                  X
                     X
                              0 X
                                          151
                                                                            *7*
              1
                         ì
                                                                       Н
                                                 Н
                                                     Н
                                                              Н
                                                                 L
                                                                    Н
                     X
                                          161
                  χ
                         X
                              0 X
                                                                 Н
                                                                    Н
                                                                            *0*
$msq"
       ٠:
$msq"
$msg"NORMAL REFRESH CYCLE FOLLOWED BY ACCESS GRANT REQUEST":
$msq"
        ----- OUTPUT ------ ":
$msg"
$msq"
        OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, W. DSACK, STATE ":
$msq"
         C
              1
                         O
                              X X
                                      Χ
                                          '0'
                                                                 H H
                                                                            "7"
         C
                     X
                                          '0'
                              0 X
                                                                 LH
                                                                            "7"
                                                         L
                                          "1"
         C
                  X
                     X
                         X
                                X
                                                                            "7"
              1
                              Λ
                                      X
                                                 Н
                                                     L
                                                              Н
                                                                 L
                                                                    Н
                                                                       Н
                                           12'
         С
                  X
                     X
                         X
                              1
                                X
                                      X
                                                     Ł
                                                                            77"
                                                 Н
                                                         L
                                                              Н
                                                                 L
                                                                    Н
                                                                       Н
         C
                  X
                     X
                         X
                                          131
                                                                            "7"
                              i X
                                                     L
                                                                    Н
         C
                  X
                     X
                              0 X
                                          '4'
                                                                            #7#
                                                 1
                                                     L
                                                         L
                                                              Н
                                                                 L
                                                                    Н
                                          151
         C.
                  O
                     X
                         X
                              0 X
                                                                            *7*
              1
                                                 Н
                                                     Н
                                                              Н
                                                                 L
                                                                    Н
                                                                       Н
                                                         L
         C
                     X
                                          '6'
              1
                  0
                         X
                              0
                                X
                                                 Н
                                                     н
                                                              Н
                                                                 Н
                                                                    Н
                                                                       Н
                                                                            *7*
         C
              1
                  0
                     X
                              0 X
                                          171
                                                     Н
                                                                            *7*
                                                 Н
                                                                    Н
         C
                  0
                     X
                              0 X
                                          181
                                                     н
                                                         L
                                                              Н
                                                                 H H
                                                                            77
         C
                                          191
             1
                  0
                     X
                         X
                              0 X
                                                                            "7"
                                      X
                                                 Н
                                                     L
                                                              н
                                                                 Н
                                                                    Н
                                                                       Н
                                                         L
         C
                  0
                     X
                                         '10'
              1
                         X
                              0
                                Х
                                      X
                                                 Н
                                                    ٠L
                                                         Н
                                                              Н
                                                                 H
                                                                    H
                                                                            474
         C
                  0
                     X
                         X
                              0 X
                                         '11'
                                                                            *7*
             1
                                                 Н
                                                    L
                                                              L
                                                                 H H
                                                                       L
         C
                  0
                     X
                                         112'
                                                                            77"
                              0 X
                                                     L
                                                                 H L
                                                              L
                                                                       L
         C
             1
                  0
                     X
                         X
                              0 X
                                          '13'
                                                 Н
                                                                 H L
                                                                       L
                                                                            77×
                                                     L
                                                              L
                     X
                                          '14'
                  n
                              0 X
                                                                       Н
                                                                            "3"
                                                     L
                                                              L
                                                                 Н
                                                                    Н
$msg"
$msg"
$msg"HOLDING STATE 3 WITH EXTENDED REFRESH REQUEST":
$msg"
        $msq"
$msq"
        OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, W, DSACK, STATE ";
$msg*
         C
                              X X
                                      0
                                          '0'
                                                     L
                                                         Н
                                                              L
                                                                 н н
                                                                            "3"
         C
             1
                  X
                     X
                        1
                              0 X
                                          '0'
                                                             L
                                                                 H H
                                                                       Н
                                                                            "3"
                                      X
                                                 н
                                                     L
                                                         н
                     X
                                          00'
             1
                              X X
                                                     L
                                                              L
                                                                 н н
                                                                            *8
```

```
$msg"
$msg"
$msg*EXTENDED REFRESH CYCLE*;
$msg"
        ----- OUTPUT ----- ":
$msg"
        OSC, RESET, A22, RM, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, M, DSACK, STATE ";
$msg"
$msg*
                             X X
                                        '0'
                 χ
                   X
                       X
                             X X
                                    X
                                        11
                                              Н
                                                           H
                                                              Н
                                                                    Н
                                                                        "8"
         C
             1
                                                  Н
                                                      L
                                                                Н
                                        '2'
         C
             ı
                 X
                    X
                       X
                             X X
                                    X
                                              Н
                                                  Н
                                                      L
                                                           Н
                                                              Н
                                                                Н
                                                                    Н
                                                                        *8*
         C
             ı
                             X X
                                        131
                                                                        *7*
```

S
e
s
s
s
s
s
n
У
S
a
s

# Quality and Reliability

#### MOS Memory Quality and Reliability Strategy

Texas Instruments is committed to providing its customers with reliable, high quality memory products, MOS Memory management has applied a four point quality and reliability strategy to:

- Provide customers with the lowest cost of product ownership through quality, reliability, and service by:
  - On-time delivery to minimize customer inventory.
  - Quality performance that justifies ship-to-stock certification and eliminates the cost of component testing.
  - No system manufacturing fallout.
  - No warranty and service costs.
- Develop partnership relationships to service and solve customer problems and anticipate upcoming needs.
- · Living quality improvement process from product creation and manufacture through product sales via our total quality control approach of:
  - Design-in and build-in quality and reliability.
  - In-control manufacturing.
  - Leadership customer service.
- TI's performance measurement shall be by the customer's measurement and perception. The performance standard is continuous customer satisfaction.

#### **Total Quality Control (TOC)**

Total Quality Control at TI is a business management process encompassing all company functions. The goal of Total Quality Control (TQC) is continuous customer satisfaction. Utilizing a process of improvement through a positive feedback cycle, TOC is deployed in the MOS Memory Division from the initial design-in Q&R stage through in-control manufacturing and customer service (see Figure 1).

Proper application of the concept of "PLAN-DO-CHECK-ACT" allows a positive feedback loop that creates continuous improvement and breakthrough, as opposed to the "FIX-FIX-FIX" results of a negative loop (see Figure 2).

# A. Design-In Quality and Reliability

Quality and reliability improvements at TI start with the chip and package design. The objective of MOS Memory's Design-In Quality and Reliability (DIR) thrust is: First pass qualification of new products, internally and at the customer. The TI approach to DIR has been to understand customer requirements of a product, and to formalize this knowledge into a database which incorporates both reliability modeling knowledge and "lessons learned" from historical problems and data evaluations. Before any new design is approved, the design is verified against a DIR "checklist". Design verification is planned to evolve to computer verification utilizing artificial intelligence.

#### **B.** In-Control Manufacturing

Documentation/Audit System

To assure in-control manufacturing, TI employs a hierarchical specification system. General specifications on all aspects of quality, reliability, and customer service are written and controlled by the central Quality and Reliability group. More detailed specifications control the operating practices of Product Customer Centers (PCC). Fabrication Customer Centers (FCC), and other support organizations. These specifications follow guidelines set by the higher level specifications but concentrate on the type of semiconductor product built by the PCC and FCC.

Regularly scheduled audits are performed within TI to ensure compliance with all specifications. The five types of audits performed are:

- 1. Self-audit: An internal audit within each PCC, FCC, or functional operation. This type of audit is conducted by persons within the operation and an additional person from outside of the operation.
- 2. Cross-audit: An audit by persons independent of the operation being audited.
- 3. Group audit: An audit of an operation conducted by the semiconductor group audits and procedures function, which is a part of the central Quality and Reliability organization.
- 4. Procedures audit: An audit of lower level specifications with respect to higher level specifications.
- 5. Compliance audit: An audit of operating practices with respect to specifications.

#### Statistical Process Control (SPC)

Quality improvement is achieved through Statistical Process Control (SPC). SPC is applied throughout the manufacturing operations of the MOS Memory division. The objectives of SPC are:

- Control processes on a realtime basis.
- Improve process capability (CP).
- Reduce variability to target value (CPK).
- Achieve dependable delivery.
- Eliminate "out-of-spec" lots.
- Lower cost-of-quality.

Computer hardware and artificial intelligence software have been coupled to establish interactive control allowing the computer to generate realtime control charts and prompt adjustments to equipment and processes (see Figure 3).

#### Die Fabrication Control

In addition to extensive SPC applications in our MOS fabrication centers, TI implements wafer level quality and reliability controls.




Figure 1. Total Quality Control




Figure 2. TQC Philosophy




Figure 3. Computer Aided Statistical Process Control

Wafer (slice) level quality control focuses on reduction of variability around target values (CPK) for key functionality parameters and controls the processes that affect parameters. For example: Column access time (tCAC) is a key DRAM parameter. One of the die manufacturing processes that affects tCAC is the photo etch. To reduce variability of the target value of tCAC, we control polysilicon width dimension at the photo etch process.

Wafer level reliability controls address process control of known reliability hazards. For example: Excessive phosphorus use in die processing can lead to corrosion defects in the finished device. Wafer level reliability controls require that phosphorus level control is built into the manufacturing process and that action is prescribed for out of control material. Other wafer level reliability controls are shown.

Table 1. Wafer Reliability Controls

PARAMETER	CONTROL
METAL	ELECTROMIGRATION TESTING GRAIN SIZE, SILICON NODULE MONITOR STEP COVERAGE/METAL NECKING MONITOR STRESS INDUCED METAL VOID TESTING
PROTECTIVE OVERCOAT	P.O. INTEGRITY STRESS TESTING THICKNESS MONITOR REFRACTION
CORROSION	% PHOSPHORUS IN MULTI- LEVEL OXIDE MONITOR
GATE OXIDE INTEGRITY	BREAKDOWN VOLTAGE

#### Device Assembly Control

TI has also implemented assembly level reliability controls and SPC at critical assembly points (see Table 2) to ensure highly reliable device packaging. Each parameter has certain controls performed at appropriate frequencies to ensure that assembly processing is progressing at qualified levels. Controls may be added or reduced after extensive testing has been performed and results studied carefully to preclude reliability problem introduction into the assembly process. The parameters and controls are shown in Table 3.

Table 2. Major Assembly Steps Using SPC/SQC †

PLASTIC	PLASTIC DEVICE ASSEMBLY							
PROCESS	CONTROL PARAMETER							
MOUNT	% COVERAGE OF EPOXY							
BOND	BOND STRENGTH							
MOLD	TEMPERATURE AND MOLDING PARAMETERS							
TRIM/FORM	LEAD DEFLECTION (DIP)							
CERAMIC	C DEVICE ASSEMBLY							
BOND	BOND STRENGTH							
SEAL	SEAL FURNACE TEMPERATURE							

<sup>†</sup>Statistical Process Control/Statistical Quality Control

Table 3. MOS Memory Assembly Level Reliability
Controls

PARAMETER	CONTROL
P.O. INTEGRITY	CONTACTLESS WAFER MOUNT ON TAPE DIE MOUNT SYSTEM MOLD COMPOUND PARAMETERS
CHIP/CRACK	VISUAL INSPECTION TEMP CYCLE SAW BLADE CONDITIONS POKER PIN HEIGHT WET ETCH MONITOR (EPROM)
BOND INTEGRITY	BOND STRENGTH MONITOR BOND PARAMETERS BAKE/BOND PULL MONITOR CAPILLARY CHANGE
PACKAGE INTEGRITY	VISUAL INSPECTION MOLD PRESS PARAMETERS (PLASTIC) X-RAY INSPECTION (PLASTIC) TRIM/FORM (PLASTIC) PACKAGE SEAL (CERAMIC) TEMP CYCLE (CERAMIC) HERMETICITY MONITOR (CERAMIC)
DIE MOUNT INTEGRITY	DIE-SHEAR MONITOR CENTRIFUGE MONITOR X-RAY INSPECT LEADFRAME POLYIMIDE PATTERN INSPECT PICK-UP ARM FORCE
CONTAMINATION	VISUAL INSPECTION

#### C. Product Assessment/Improvement

Reliability Control System

The MOS Memory reliability control system (Figure 4) provides closed loop system feedback resulting in corrective actions and ongoing product improvements. Each new product, process, or major change to an existing product is internally qualified to industry leadership standards prior to production. This is followed by eight weeks of monitoring during production ramp-up and routine monitoring of more than 20,000 units a month once product achieves final production release. In 1986, almost one million memory devices were tested in all phases of the reliability control system.

#### Reliability Development Issues

Soft Error. TI has been doing much work in all phases of device development to minimize the effects of soft error. Soft errors are caused by alpha particles emitted by the decay of small amounts of thorium and uranium located in device packaging materials. TI maintains an aggressive program of evaluating new mold compounds to ensure low alpha emissivity. Certain device design and processing techniques are also applied to ensure a low soft error rate. The goal of device design and processing is to maximize the cell capacitance by employing an oxidenitride dielectric, as opposed to an oxide dielectric. Also, the cell capacitance increases as the dielectric thickness decreases. Testing has shown that the trench capacitor used in dynamic RAMs has competitive soft error rates.

Channel Hot Electron. Channel hot electrons are caused by impact ionization in the drain pinch-off region. Electrons are accelerated toward the drain, collide with positive ions and can be trapped in the gate oxide. This trapped charge can change the characteristics of the transistor by raising the VT (threshold voltage). One method employed to reduce the effects of hot electrons is to add a lightly doped drain to reduce the electric field at the gate. Testing for channel hot electrons is performed at a low temperature  $(-10^{\circ}\text{C})$  and a high drain voltage.

Latch-up. A CMOS device can latch up when the gain of the parasitic PNP+NPN transistors is greater than 1. These PNP+NPN transistors act as a silicon controlled rectifier (SCR). If enough current flows through the resistors, the transistors will turn on and the device will latch up.

To control latch-up, the SCR gain must be controlled to less than or equal to one. Methods for improving latchup immunity include using an epitaxial substrate, incorporating guard rings between P+ and N+ diffusions, and isolating P+ and N+ diffusions.

Latch-up testing is performed to ensure our CMOS devices meet the minimum holding current for industry standards.

#### D. Customer Service

Ouality, Reliability, Service, and the Cost of Ownership

The goal of Texas Instruments is to offer the best quality, reliability, and service in the semiconductor industry. The foundation for this approach is to ship consistent quality. Consistent quality allows ship-to-stock programs that foster the elimination of the customer's incoming inspection. Ship-to-stock quality, coupled with 100% on-time delivery to narrow shipping windows mean support of the customer's just-in-time manufacturing program. This combination of quality, reliability, and service can be measured by a single index called "the cost of ownership." The "cost of ownership" is defined as being composed of the purchase price, quality adders (for incoming inspection and board rework), inventory adders (for maintenance of a buffer inventory for suppliers who cannot meet just-in-time delivery), in-house reliability adders (for system burn-in and rework), and field reliability adders (for warranty and post warranty field repairs).

For more information about the cost of ownership concept, contact your local TI sales office and request the brochure "Texas Instruments Lowers Semiconductor Cost of Ownership," SSYB057.

#### Quality Improvement

Significant improvement in product quality has been achieved through:

- Better definition of customer requirements.
- Greater emphasis on quality as a design criterion.
- Improved control of incoming materials.
- Intensive training of supervisors and operators.
- Extensive use of statistical process control.
- More automation of operations to minimize operator related defects.

QUALIFICATION			PROI	DUCTION RAI	MP MONITOR	FINAL PRODUCTION RELEASE				
Process baseline 3 - 6 Diffusion lots Up to 7000 units tested		• Up to 6400 u	nits tested ov	ver 8 weeks	Control each package/wafer fabrication site/ device combination					
			TEST DRAM EPROM PROM <sup>†</sup> (WEEKLY) (BI-MONTHLY) (WEEKLY)			Ongoing reliability monitor of 125°C     op, life, data retention bake, temp, cycle,				
TEST .	DRAM	EPROM	PROM†	125°C op. life	200	200	120	85/85, autoclave, pac		ity, and
125°C op. life	1100	300	200	85/85	200		120	internal cavity moistur	е	
EFR <sup>‡</sup>	2000	1000	500	Temp, cycle	200	200	120			
85/85	300	_	200	Autoclave	200	-	120	<ul> <li>Control limits set for e</li> </ul>	ach test	
Temp. cycle	600	150	600	200 °C bake	_	200	_			
Autoclave	300	_	200					<ul> <li>Approximately 20,000</li> </ul>	units teste	d each
Static bias/ Storage	250	300	150	ł				month		
Soft error	2000	-	_	Scrap analysis				<ul> <li>Early failure rate monit</li> </ul>	tor (devices	tested
Data retention Bake	-	600	150	- Die test esc	apes			monthly)		
Electromigration	150	_	_	- Assembly d				TEST	DRAM	EPROM
Package integrity	470	400	200	- Test margin	airty			125°C op. life, 168 hr.	25,000	
SD	30	20	20	Failure analys	is studies			200°C bake, 44 hr.	_	1000-200
				- Failure mec						
One-time progran	nmable			- Activation e	nergy			<ul> <li>DRAMs receive</li> </ul>	100% burn	i-in and burn
EFR (Early Failure	Rate)				•			in lot acceptanc	е	
DRAM - 125°C, 168 hr. op. life EPROM, PROM - 200°C bake (PROM in ceramic package)			<sup>†</sup> One-time progr	<sup>†</sup> One-time programmable			<ul> <li>EPROMs receive 100% 32 hr. data retention bake and/or 32 hr. data retention bake lot acceptance</li> </ul>			

Figure 4. Reliability Control System

As is demonstrated in Figure 5, MOS Memory EPROM and DRAM outgoing quality has dramatically improved during the last few years. This significant improvement has occurred for all TI product lines and has been recognized publicly by many of our customers, who have given TI more than 70 major quality awards in the last three years. Included among these awards are Ford's Q-I award, the Naval Quality award, and the Deming Prize, which is Japan's most prestigious quality award.

#### Reliability Improvement

81

82

Low IC failure rates are achieved through design-in reliability, computer aided design, stringent qualification testing prior to product release, routine monitoring of released products, and an extensive failure mode tracking and feedback system for IC failures.




Figure 5. MOS Memory Quality Improvement

Since the early '80's, MOS Memory products have exhibited a device failure rate improvement trend which has resulted in highly reliable memory devices (see Figure 6). Since the memory device complexity also increases in an ongoing manner, the failure rate by function has improved at an even faster pace. TI continues to emphasize reliability improvement as a major factor in reducing the total cost of ownership for our customers. Reliability improvement is reflected as a reduction in the expected field failures during system lifetime.

Up-to-date quality and reliability data for MOS Memory products is available. Please contact your local TI sales office for information.




Figure 6. MOS Memory Reliability Improvement

General Information	1
Alternate Source Directories	2
ilossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs/EEPROMs	6
VLSI Memory Management Products	7
Military Products	8
Applications Information	9
Quality and Reliability	10
Logic Symbols	11
Mechanical Data	12
ESD Guidelines	13

# EXPLANATION OF IEEE/IEC LOGIC SYMBOLS FOR MEMORIES

#### 1. INTRODUCTION


The International Electrotechnical Commission (IEC) has been developing a very powerful symbolic language that can show the relationship of each input of a digital logic circuit to each output without showing explicitly the internal logic. At the heart of the system is dependency notation, which will be partially explained below.

The system was introduced in the USA in a rudimentary form in IEEE/ANSI Standard Y32. 14-1973. Lacking at that time a complete development of dependency notation, it offered little more than a substitution of rectangular shapes for the familiar distinctive shapes for representing the basic functions of AND, OR, negation, etc. This is no longer the case.

The current standards are IEC Publication 617-12, 1983, and ANSI/IEEE Standard 91-1984. Most of the data sheets in this data book include symbols prepared in accordance with these standards. The explanation that follows is necessarily brief and greatly condensed from the explanation given in the standards. This is not intended to be sufficient for people who will be developing symbols for new devices. It is primarily intended to make possible the understanding of the symbols used in this book.

#### 2. EXPLANATION OF A TYPICAL SYMBOL FOR A STATIC MEMORY

The TMS27C256 symbol will be explained in detail. This symbol includes almost all the features found in the PROMs and EPROMs.



The address inputs are arranged in the order of their assigned binary weights and the range of addresses are shown as  $A_{\Pi}^{m}$  where m is the decimal equivalent of the lowest address and n is the highest. The outputs affected by these addresses are designated by the letter A, as data inputs would also be if the device were a RAM.

The polarity indicator indicates that the external low level causes the internal 1-state (the active or asserted state) at an input or that the internal 1-state causes the external low level at an output. The effect is similar to specifying positive logic and using the negation symbol O.

The ∇ symbols indicate three-state outputs. Three-state outputs will always be controlled by an EN function. When EN stands at its internal 1-state, the outputs are enabled; when EN stands at its internal 0-state, the outputs stand at their high-impedance states. Sometimes the EN is a single input but in the illustrated case, it is the output of a two-input AND gate. Both inputs (pins 20 and 22) are active low so if either one of them goes high, the outputs will be disabled. The upper one of these two inputs (pins 20) has another function. When nonstandard labels and explanatory labels are used within symbols, they are enclosed within square brackets. Here we find the label "[PWR DWN]". This is intended to indicate that if pin 20 is high, the memory will go to a low-power standby state.

#### 3. THE BASICS

Section 3.1 illustrates the most common building blocks that are used in constructing symbols for memories. On the left are shown the symbols that specify the active levels for level-operated inputs, and the direction of active transition for dynamic inputs.


It is preferred to show all input lines on the left and all output lines on the right. When an exception is made to this left-to-right signal flow, an arrowhead is used to show the reverse signal flow.

Three symbols are shown that indicate three-state, open-drain, and open-source outputs. If none of these are used, the output should be assumed to be totem-pole. The common control block is a point of placement for inputs that affect an array of elements.


The drawings on the right define the three forms of *dependency notation* used in this book. At an input (or output) that affects other inputs or outputs, a letter (G, C, or Z) is placed followed by a number. That same number is placed at the affected inputs and outputs. The letter G indicates that an AND relationship exists; if the affecting input stands at the O-state, it imposes that O-state on the affected input or output. The letter C indicates a control relationship, usually between a clock and a D (data) input. If the C input stands at its O-state, the affected input is disabled. A D input is always an input to a storage element, which it either sets to the 1-state or resets to the O-state, unless the D input is disabled to have no effect. Z dependency is used to transfer a signal from one place in a symbol to another, for example from the output at Z4 across to a terminal labeled "4", or from the output at Z5 back to the "5" where it serves as an input with no terminal attached.

#### 3.1 DIAGRAMATIC SUMMARY


#### **INPUTS**




## G (AND) DEPENDENCY




#### INPUT/OUTPUT




### C (CONTROL) DEPENDENCY




#### **OUTPUTS**



# Z (INTERCONNECTION) DEPENDENCY




#### COMMON CONTROL BLOCK



- \*The active-low indicator may be used in combination with the 3-state and open-circuit indicators.
- <sup>†</sup>L-types include N-channel open-drain and P-channel opensource outputs.
- <sup>‡</sup>H-types include P-channel open-drain and N-channel opensource outputs.

#### 4. EXPLANATION OF A TYPICAL SYMBOL FOR A DYNAMIC MEMORY


#### 4.1 THE TMS4C1024 SYMBOL



The TMS4C1024 symbol will be explained in detail for each operating function. The assumption is made that Sections 2 and 3 have been read and understood. While this symbol is complex, so is the device it represents and the symbol shows how the part will perform depending on the sequence in which signals are applied.

#### 4.2 ADDRESSING

The symbol above makes use of an abbreviated form to show the multiplexed, latched addresses. The blocks representing the address latches are implied but not shown.






When RAS goes low, it momentarily enables (through C20, indicates a dynamic input) the D inputs of the ten address registers 10 through 19. When CAS goes low, it momentarily enables (through C21) the D inputs of the ten address registers 0 through 9. The outputs of the address registers are in 20 internal address lines that select 1 of 1,048,576 cells.

#### 4.3 REFRESH




When  $\overline{RAS}$  goes low, row refresh starts. It ends when  $\overline{RAS}$  goes high. The other input signals required for refreshing are not indicated by the symbol.

#### 4.4 POWER DOWN




 $\overline{\text{CAS}}$  is ANDed with  $\overline{\text{RAS}}$  (through G24) so when  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are both high, the device is powered down.

#### 4.5 WRITE



By virtue of the AND relationship between  $\overline{\text{CAS}}$  and  $\overline{\text{W}}$  (explicitly shown), when either one of these inputs goes low with the other one and  $\overline{\text{RAS}}$  already low ( $\overline{\text{RAS}}$  is ANDed by G23), the D input is momentarily enabled (through C22). In an "early-write" cycle it is  $\overline{\text{W}}$  that goes low first; this causes the output to remain off as explained below.

#### 4.6 READ




The ANDed result of  $\overline{RAS}$  and  $\overline{W}$  (produced by G23) is clocked into a latch (through C21) at the instant  $\overline{CAS}$  goes low. This result will be a "1" if  $\overline{RAS}$  is low and  $\overline{W}$  is high. The complement of  $\overline{CAS}$  is shown to be ANDed with the output of the latch (by G24 and  $\overline{24}$ ). Therefore, as long as  $\overline{CAS}$  stays low, the output is enabled. In the "early-write" cycle referred to above, a "0" was stored in the latch by  $\overline{W}$  being low when  $\overline{CAS}$  went low, so the output remained disabled.

#### 5. SYMBOLS FOR DYNAMIC RAM MODULES


A dynamic RAM module is created by attaching separate DRAMs in chip-carrier packages to a commor substrate. The symbols for the composite memory thus created starts with the symbol for the origina DRAM and is used with as little change as possible.

So far, two types of organizations have evolved. In the first, all like address and control inputs are connected in parallel between the separate packages. Taking the TM4256EC4 as typical of this group, the symbol starts with that of the TMS4256 with the qualifying symbol changed from "RAM 256K  $\times$  1" to "RAM 256  $\times$  4", and this becomes a common control block for an array of four input-output elements shown below it.


In the second type of organization, of which the TM4256FC1 is typical, most of the address and contro lines are parallel connected, but some are brought out separately for each of the DRAM packages. To maintain the recognizability of the original TMS4256 symbol, it has now been placed in the first element of the array. The empty rectangles located below the first element represents three other identical elements. Now interconnection (Z) dependency has been used (see 2 and 2.1) to show how  $\overline{\text{CAS}}$ ,  $\overline{\text{W}}$ , D, and the address inputs connect to the first element, and since these inputs are located in the common contro block, the connections apply equally to all the elements. The connections for  $\overline{\text{RAS}}$ 1,  $\overline{\text{RAS}}$ 2,  $\overline{\text{RAS}}$ 3, and  $\overline{\text{RAS}}$ 4 apply only to the individual elements.



The drawings below illustrate the handling of control lines that in the original symbol were broken up into active-high and active-low functions. To make the combined symbol, the one of the two levels that seemed most appropriate was chosen, and then bars were used over the dependency numbers if necessary. For example, PWR DWN is an active-high function of pin 3, but it was decided that pin 3, RAS, should be considered active low. The bar over the number 39 indicates that PWR DWN is a function of the *complement* of Z39 (ANDed with the complement of Z40 through G24), and the complement of active low is active high.



Another modification of the basic symbols that can occur in either organization is illustrated by the TM4256FL8. The TMS4256 has separate input and output pins. In the module, these have been connected together to form a single I/O port. In the module symbol, this is indicated using Z dependency to transfer the output signal from the right side to the left side.



If you have questions on this Explanation of IEEE/IEC Logic Symbols, please contact:

F.A. Mann, MS49 Texas Instruments Incorporated P.O. Box 225012 Dallas, Texas 75265 Telephone (214) 995-2659

IEEE Standards may be purchased from:


Institute of Electrical and Electronics Engineers, Inc. 345 East 47th Street New York, N.Y. 10017


International Electrotechnical Commission (IEC) publications may be purchased from:

American National Standards Institute, Inc. 1430 Broadway New York, N.Y. 10018

General Information	1
Alternate Source Directories	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	<b>4.</b> .
Dynamic RAM Modules	5.
EPROMs/PROMs/EEPROMs	6
VLSI Memory Management Products	7
Military Products	8
Applications Information	9
Quality and Reliability	10
Logic Symbols	11
Mechanical Data	12
ESD Guidelines	13

# 600-mil cerpak (J suffix)








DIM	PIN	24	28
A	(MAX)	15,75 (0.620)	15,75 (0.620)
	(MIN)	14,99 (0.590)	14,99 (0.590)
В	(MAX)	32,13 (1.265)	37,21 (1.465)
	(MIN)	31,37 (1.235)	36,45 _(1.435)
С	(MAX)	13,74 (0.541)	13,74 (0.541)
	(MIN)	12,67 (0.499)	1267 (0.499)
D	(MAX)	12,90 (0.508)	17,02 (0.670)
	(MIN)	12,50 (0.492)	16,51 (0.650)

ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

# 600-mil cerdip (J suffix)








	PIN	2	4	2	18	3	2	4	0
DIM		NARR	WIDE	NARR	WIDE	NARR	WIDE	NARR	WIDE
A	(MAX)	15,85	15,85	15,85	15,85	15,85	15,85	15,85	15,85
		(0.624)	(0.624)	(0.624)	(0.624)	(0.624)	(0.624)	(0.624)	(0.624)
	(MIN)	14,99	14,99	14,99	14,99	14,99	14,99	14,99	14,99
		(0.590)	(0.590)	(0.590)	(0.590)	(0,590)	(0.590)	(0.590)	(0.590)
В	(MAX)	32,13	32,13	37,21	37,21	42,37	42,37	52,53	52,53
1		(1.265)	(1.265)	(1.465)	(1.465)	(1.668)	(1.668)	(2.068)	(2.068)
l	(MIN)	31,37	31,37	36,45	36,45	41,45	41,45	51,61	51,61
		(1.235)	(1.235)	(1.435)	(1.435)	(1.632)	(1.632)	(2.032)	(2.032)
С	(MAX)	13,74	15,19	13,74	15,19	13,74	15,19	13,74	15,19
1		(0.541)	(0.598)	(0.541)	(0.598)	(0.541)	(0.598)	(0.541)	(0.598)
1	(MIN)	13,06	14,50	13,06	14,50	13,06	14,50	13,06	14,50
<u></u>		(0.514)	(0.571)	(0.514)	(0.571)	(0.514)	(0.571)	(0.514)	(0.571)


ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

# 300-mil cerdip (J, JT suffixes)



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES


### plastic packages (N suffix)



DIM	PIN	16	18	20	22	24	24	24	28	32	40
А	(MAX)	8,26 (0.325)	8,26 (0.325)	8,26 (0.325)	10,80 (0.425)	7,62 (0.300)	10,80 (0.425)	15,88 (0.625)	15,88 (0.625)	15,88 (0.625)	15,49 (0.610)
В	(MAX)	22,10 (0.870)	23,37 (0.920)	27,18 (1.070)	28,45 (1.120)	31,75 (1.252)	31,04 (1.222)	32,26 (1.270)	36,83 (1.450)	41,94 (1.651)	53,09 (2.090)
С	(MAX)	6,86 (0.270)	6,86 (0.270)	6,86 (0.270)	9,02 (0.355)	6,60 (0.260)	9,14 (0.360)	13,97 (0.550)	13,97 (0.550)	13,97 (0.550)	13,97 (0.550)
D	(MIN)	3,18 (0.125)	2,921 (0.115)	2,92 (0.115)	3,18 (0.125)	3,30 (0.130)	3,18 (0.125)	2,92 (0.115)	2,92 (0.115)	3,18 (0.125)	3,18 (0.125)

#### ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES






12

#### zig-zag plastic package (SD suffix) 2,90 (0.114) 2,70 (0.110) INDEX 1,30 (0.051) NOM 0.406 (0.016) 1,52 (0.059) 1,02 (0.040) PIN 1 BOTTOM VIEW 2,59 (0.012) LEAD THICKNESS: 2,49 (0.008) PIN N PIN 16 24 28 DIM 7,00 (0.276) 8,74 (0.344) MAX 6,09 (0.342) NOM Α 6,80 (0.268) 20,70 (0.815) В 31,29 (1.232) MAX 36,07 (1.420) NOM 20,30 (0.799) C (MAX) 8,26 (0.325) 10,16 (0.400) 10,16 (0.400) 2,79 (0.110) 2,64 (0.104) 2,64 (0.104) D 2,29 (0.090) 2,44 (0.096) 2,44 (0.096) 3,30 (0.130) 3,25 (0.128) 3,25 (0.128) Е 3,00 (0.120) 2,95 (0.116) 2,95 (0.116) ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES


#### plastic chip carrier packages

18-lead plastic chip carrier package (FM suffix)



ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES


# 32-lead plastic chip carrier package (FM suffix)



ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES




# MECHANICAL DATA MOS MEMORY PRODUCTS—COMMERCIAL




NOTES: A. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side. B. The lead contact points are planar within 0,101 (0.004).

# 20/26-lead plastic small outline J-lead surface mount package (DJ suffix)




## ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

†Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0,125 (0.005).




## 22-pin C single-in-line package



NOTE A: Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.


## 24-pin AC single-in-line package



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.


12

# 30-pin L single-in-line package




NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

# 30-pin U single-in-line package




NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

# 30-pin AD single-in-line package (TM024GAD8)



#### 30-pin AD single-in-line package (TM024EAD9)



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

2

# **Military Packages**

The packages offered by the Military Products Division of Texas Instruments Semiconductor Group are designed to provide the most efficient and cost-effective method of meeting Military system requirements. Products are offered in hermetic ceramic dual-in-line, ceramic flatpack, leadless ceramic chip carrier, leaded ceramic chip carrier, and ceramic pin grid array packages. All packages conform to the mechanical outlines contained in Appendix C of MIL-M-38510 except for package types that are not included in that specification. In the event of a conflict between dimensions contained in MIL-M-38510 Appendix C and other TI published mechanical outlines, MIL-M-38510 will take precedence.


Physical dimensions of the packages not contained in MIL-M-38510 Appendix C are contained in this document. This document also includes packages that are not completely defined in MIL-M-38510.

#### **CERAMIC PACKAGES AVAILABLE**

Package Designator	Description				
GB.	PGA				
FD	Three-Layer Square LLCC — Non-JEDEC Pinouts				
FG, FV	Three-Layer Rectangular LLCC — JEDEC Pinouts				
FJ	Three-Layer Square "J" Formed LDCC				
FK	Three Square LLCC - JEDEC Pinouts				
J, JG, JT	Glass-Sealed CDIP				
JD	Side-Brazed CDIP				
НЈ	"J" Formed Small Outline LDCC				
HQ	Glass-Sealed Square LDCC				
W, WA, WC, U	CPAK				

# MECHANICAL DATA MOS MEMORY PRODUCTS-MILITARY

The TI published mechanical outlines for a given package type may vary slightly from product to product. To identify the detailed outline drawing for a particular product, refer to the specific data sheet for that product. There will be detail outline subsets within a generic package category that will be identified as follows:



For example, there are two "FV" package outlines identified in this book:

Mechanical Outline

Description

FV018

18-Pad Leadless Ceramic Chip Carrier used for

SMJ4256-XXFV FV018A 18-Pad Leadless


18-Pad Leadless Ceramic Chip Carrier used for


SMJ4464-XXFV

# MIL-M-38510 APPENDIX C OUTLINES

Number	C	eramic Dual-	In-Line		Flat Packa	ge	CI	nip Carrier Pi	n Grid Array
Leads/ Contacts	MIL ID	TI ID	Appendix C Outline	MIL ID	TI ID	Appendix C Outline	MIL	TI ID	Appendix C Outline
8	Р	JG	D-4						
10				н	U	F-4			
14	С	J	D-1	D, B	W, WA	F-2, F-3			
16	E	J, JD	D-2	F	·w	F-5	-		
18	V	J, JD	D-6					FG	C-10
20	R	J, JD	D-8	s	w	F-9	2	FD, FK	C-2
20		1						FG	C-13A
24	Ł	JT	D-9	κ	w	F-6			
24	J	J, JD	D-3						
28		J, JD	D-10				3	FD, FK	C-4
28								FG	C-11
32								FG	C-12
40	Q	JD	D-5						
44								FD, FJ	C-5, C-J4
68								FD, GB, FJ	C-7, P-BC, C-J5
84								FJ	C-J6


# 20-pin leaded ceramic chip carrier (HJ suffix)







NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.


- B. Body dimensions do not include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0.15 (0.006).
- D. Lead tips to be planar within  $\pm 0,051$  (0.602) exclusive of solder.








NOTE A: The checkerboard pattern is aligned vertically with the contact pads and is symmetrical horizontally as shown; it is applicable to some 44-terminal packages only.






All dimensions and notes for the specified JEDEC outline apply.


NOTES: A. Centerline of center pin each side is within 0,10 (0.004) of package centerline as determined by dimension B.

- B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.
- C. The lead contact points are planar within 0,10 (0.004).

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES


NOTE: For the 14-, 16-, and 20-pin packages, the letter J is used by itself since these packages are available only in the 7,62 (0.300) row spacing. For the 24-pin packages, if no second letter or row spacing is specified, the package is assumed to have 15,24 (0.600) row spacing.






NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

# J ceramic dual-in-line packages (continued)






NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.



# J ceramic dual-in-line packages (continued)


This is a hermetically sealed ceramic package with a metal cap and side-brazed tin-plated leads.




NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

# MECHANICAL DATA VLSI MEMORY MANAGEMENT PRODUCTS

# N plastic dual-in-line packages





- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. For solder-dipped leads, this dimension applies from the lead tip to the standoff.





- NOTES: A. Each pin centerline is located with 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.













- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. For solder-dipped leads, this dimension applies from the lead tip to the standoff.





NOTE: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

# INTRODUCTION

Texas Instruments has developed solutions for today's high density packaging needs. The TI facility at Attleboro, Massachusetts (one of the world's largest suppliers of multimetal systems) provides leading-edge technology which, combined with reliable, high-volume, off-the-shelf interconnection products, allows TI to quickly meet volume commercial applications.

During the last decade, TI has produced one of the largest IC socket families. TI's sockets include every type and size socket in common use today and are available in a wide choice of contact materials and designs.

Our sockets are designed for:

- easy and efficient hand assembly
- · compatibility with automatic assembly equipment

PRODUCTION SOCKETS

maximum performance and board density

This section provides information on the following types of IC socket products.

Plastic Leaded Chip Carrier	PLCC
Single-in-Line Packages	SIP
Pin-Grid Arrays	PGA
Dual In-Line	DIP
Dual In-Line 0.070-inch spacing	Shrink Pack
Quad In-Line	QUIP
BURN-IN/TEST SOCKETS	TYPE
Plastic Leaded Chip Carrier	PLCC
Pin Grid Array	PGA
Small Outline	J Lead
Dual In-Line	DIP
Dual In-Line 0.070-inch spacing	Shrink Pack
Small Outline	Flat Pack
Quad	Flat Pack

Specially formulated alloys give the TI contact springs:

- Low Contact Resistance
- High Contact Strength (to stand up to repetitive insertions and withdrawals)
- High normal forces assure gas-tight reliability

A full line of reliable, readily available, low-cost interconnection systems means premium performance at an economical price.

Additional information on these and other TI products, including pricing and delivery quotations, may be obtained from your nearest authorized TI Distributor, TI Sales Representative or:

Texas Instruments Incorporated

Connector Systems Department, MS 14-3

Attleboro, Massachusetts 02703

Telephone: (617) 699-5242/5375

TELEX: 92-7708



# MECHANICAL DATA IC SOCKETS PLASTIC LEADED CHIP CARRIER

# PERFORMANCE SPECIFICATIONS

#### Mechanical

Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in

Vibration: 15 G max Shock: 100 G max

Insertion force: 0.59 lbs per position typ Withdrawal force: 0.25 lbs per position typ

Normal force: 200 g min, 450 g typ

Wipe: 0.075 in min
Durability: 5 cycles min
Contact retention: 1.5 lbs min

#### Electrical

Current carrying capacity: 1 A per contact

Insulation resistance: 5000  $M\Omega$  min

Dielectric withstanding voltage: 1000 V ac rms min

Capacitance: 1 pF max Environmental

Operating temperature: Operating: - 40 °C to 85 °C Storage: -40 °C to 95 °C


Temperature cycling with humidity: will conform to final EIA specifications

# MATERIALS


Body — Ryton R-4 (40% glass) UL 94 V-0 rating Contacts — CDA 510 spring temper Contact finish — 90/10 tin/lead (200 μin –400 μin) over 40 μin copper


Extraction tool available, consult factory Contact factory for detailed information

# PLASTIC LEADED CHIP CARRIER CPR SERIES




NOTE: Socket electrical pin-out pattern represents component side of P.C.B. layout. (TYP. counter clockwise numbering pin-out system.)








# PART NUMBER SYSTEM





Pos	Α	В	С
44	21,43	17,78	12,70
	(0.844)	(0.700)	(0.500)
52	23,98	20,32	15,24
	(0.944)	(0.800)	(0.600)
68	29,06	25,40	20,32
	(1.144)	(1.000)	(0.800)
84	34,14	30,48	25,40
	(1.344)	(1.200)	(1.000)

Dimensions in parentheses are in inches



# PRODUCT FEATURES

Can be loaded by top actuated insertion or press-in insertion, either manually or automatically High reliability due to high pressure contact point Open body and high stand-off design provide high efficiency in heat dissipation

High durability up to 10,000 cycles

Compact design

# PERFORMANCE SPECIFICATIONS

## Mechanical

Accommodates IC leads per specific IC device Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Durability: 10,000 cycles 10 m $\Omega$  max contact resistance

change Insertion force: Zero g

Withdrawal force: Zero g<sup>†</sup>

#### Electrical

Contact rating: 1 A per contact

Contact resistance: 20  $m\Omega$  max initial

Insulation resistance: 1000  $M\Omega$  per MIL-STD 202,

Method 302, Condition B

Dielectric withstanding voltage: 500 V ac rms per MIL-STD 202, Method 301

#### **Environmental**

Thermal shock: 100 cycles, -25°C to +150°C Temperature soak: 150°C for 48 hours Operating temperature: -40°C to +150°C

# **MATERIALS**


Body - ULTEM glass filled (UL 94 V-0)

Contact - copper alloy


Plating  $^{\ddagger}$  — overall gold plate 4  $\mu$ in over min 70  $\mu$ in nickel plating

†After IC is unlocked from the socket ‡For additional plating options contact factory For complete test report contact the factory


# PLCC BURN-IN/TEST SOCKETS CPJ SERIES




Dimensions in parentheses are inches Contact factory for detailed information




# PART NUMBER SYSTEM



# 18 PIN FOOTPRINT SHOWN



SIZES: 18 PIN 22 PIN



# MECHANICAL DATA IC SOCKETS SINGLE-IN-LINE PACKAGE SOCKETS

# PERFORMANCE SPECIFICATIONS<sup>†</sup>

#### Mechanical

Vibration: MIL-STD-202 Durability: 30 cycles Insertion force: Zero g Withdrawal force: Zero g

Contact (normal) force: 200 g min

Contact retention force: 2 lbs per circuit min

#### Electrical

Contact rating: 1 A

Contact resistance: 30 m $\Omega$  max initial Insulation resistance: 1000 M $\Omega$  at 500 dc Dielectric strength: 1500 V ac rms

Capacitance: 2 pF max

<sup>†</sup>Values may vary due to test sequence and SIP module configuration

<sup>‡</sup>After module is unlocked from the receptacle For a complete test report, please contact factory

#### **Environmental**

(20 mΩ max contact resistance change after all tests)
Operating and storage temperature: -40°C to 100°C
Humidity: MIL-STD 202, Method 106D, 10 days
Temperature soak: 85°C for 160 hours
Thermal Shock: 5 cycles, -40°C to 85°C per
MIL-STD 202. Method 107E

# **MATERIALS**


Body — PES polyether sulfone, glass filled, UL 94 V-0 Contact — Beryllium copper C17000; phosphor bronze alloy CA510

Contact finishes — Post plate min 200  $\mu$ in tin/lead over min 50 $\mu$ in nickel overall


Post plate min 30 µin hard gold over min 75 µin nickel overall

For additional plating options contact the factory.


# **DUAL ROW VERTICAL**



Contact factory for detailed information




# PART NUMBER SYSTEM



0-0.100 in pitch, vertical mount 1-0.100 in pitch, low-profile (25°) mount

Consult factory for availability of configurations, materials, and sizes.

# SINGLE ROW LOW PROFILE



C S	kt. ize	Α	В	С	D	E	F	G	н
3	30	96,52 (3.800)				80,52 (3.170)		2,79 (0.110)	3,86 (0.152)

Dimensions in parentheses are in inches



# MECHANICAL DATA HIGH DENSITY PIN GRID ARRAY

#### PERFORMANCE SPECIFICATIONS

#### Mechanical

Accommodates IC leads 0.015 in to 0.021 in diameter Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Recommended hole grid pattern: 0.100 in  $\pm$  0.002 in each direction

Vibration: 15 G, 10-2000 Hz per MIL-STD 1344A, Method 2005.1 Test Condition III

Shock: 100 G, sawtooth waveform, 2 shocks each direction per MIL-STD 202, Method 213, Test Condition I

Durability: 5 cycles, 10 mΩ max contact resistance change per MIL-STD 1344, Method 2016

Insertion force: 3.6 oz (102 g) per pin typ using 0.018 in diameter test pin

Withdrawal force: 0.5 oz (14 g) per pin min using 0.018 in diameter test pin

#### Electrical

Contact rating: 1 A per contact Contact resistance: 20 m\Omega max initial Insulation resistance: 1000 M $\Omega$  at 500 V dc per MIL-STD 1344, Method 3003,1

Dielectric withstanding voltage: 1000 V ac rms

per MIL-STD 1344, Method 3001.1 Capacitance: 1 pF max per MIL-STD 202, Method 305

#### Environmental

Operating temperature: -65°C to 125°C, gold; -40°C to 100 °C, tin/lead

Corrosive atmosphere: 10 m\Omega max contact resistance change when exposed to 22% ammonium sulfide for 4 hours


Gas tight: 10 mΩ max contact resistance change when exposed to nitric acid vapor for 1 hour


Temperature soak: 10 mΩ max contact resistance change when exposed to 105°C temperature for 48 hours

# **MATERIALS**

Body - PBT polyester UL 94 V-0 On request, G10/FR4 or Mylar film Outer sleeve - Machined Brass (QQ-B-626) Inner contact — Beryllium copper (QQ-C-530) heat treated Plating: (specified by part number)

# PIN GRID ARRAY






Inner contact  $-30 \mu in gold over 50 \mu in nickel or 100 \mu in$ tin/lead over 50 uin nickel

Outer sleeve - 10  $\mu$ in gold over 50  $\mu$ in nickel or 50  $\mu$ in tin/lead over 50 µin nickel

# PART NUMBER SYSTEM



Insulator Size	A ± 0.010	B ±0.005†
9×9	(0.950) 24,13	(0.800) 20,32
10×10	(1.050) 26,67	(0.900) 22,86
11×11	(1.150) 29,21	(1.000) 25,40
12×12	(1.250) 31,75	(1.100) 27,94
13×13	(1.350) 34,29	(1.200) 30,48
14×14	(1.450) 36,83	(1.300) 33,02
15×15	(1.550) 39,37	(1.400) 35,56
16×16	(1.650) 41,91	(1.500) 38,10
17×17	(1.750) 44,45	(1.600) 40,64
18×18	(1.850) 46,99	(1.700) 43,18

<sup>†</sup>Noncumulative

Dimensions in parentheses are inches Consult factory for detailed information



# MECHANICAL DATA IC SOCKETS SOJ BURN-IN/TEST

# PERFORMANCE SPECIFICATIONS

#### Mechanical

Accommodates IC leads per specific IC device

Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Durability: 10,000 cycles, 20 m $\Omega$  max contact resistance change

Insertion force: 1.3 oz per position max Withdrawal force: 8.8 grams per position min

#### Electrical

Contact rating: 1.0 A per contact Contact resistance: 20 m $\Omega$  max initial

Insulation resistance: 1000 M $\Omega$  per MIL-STD 202, Method 302, Condition B Dielectric withstanding voltage: 700 V ac rms per MIL-STD 202, Method 301

#### **Environmental**

Thermal shock: 100 cycles,  $-25\,^{\circ}\text{C}$  to  $+180\,^{\circ}\text{C}$ , 1 hour Temperature soak:  $180\,^{\circ}\text{C}$  for 1000 hours,  $80\,\text{m}\Omega$  max

change


Operating temperature: -65°C to +180°C


# **MATERIALS**

Body - PES glass filled UL 94 V-0


Contact - copper alloy

Plating — overall gold plate min 4  $\mu$ in over min 70  $\mu$ in nickel plating






Dimensions in parentheses are inches Contact factory for detailed information




# PART NUMBER SYSTEM



SIZES: 20 pin 26 pin

# 20-PIN (02 VERSION) FOOTPRINT SHOWN





# PERFORMANCE SPECIFICATIONS

#### Mechanical

Accommodates IC leads 0.011  $\pm$  0.003 in by 0.018  $\pm$  0.003

Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Recommended hole grid pattern: 0.100 in  $\pm$  0.003 in each direction

Vibration: 15 G, 10-2000 Hz per MIL-STD 1344A, Method 2005 1 Test Condition III.

Shock: 100 G, sawtooth waveform, 2 shocks each direction per MIL-STD 202, Method 213, Test Condition I Durability: 5 cycles, 10 mΩ max contact resistance change

per MIL-STD 1344, Method 2016

Insertion force (C7X and C86): 16 oz (454 g) per pin max Withdrawal force: (40 g) per pin min

#### Electrical

Contact rating: 1 A per contact Contact resistance: 20  $m\Omega$  max initial

Insulation resistance: 1000 M $\Omega$  at 500 V dc per

MIL-STD 1344, Method 3003

Dielectric withstanding voltage: 1000 V ac rms per

MIL-STD 1344, Method 3001.1

Capacitance: 1 pF max per MIL-STD 202, Method 305

# **Environmental**

Operating temperature: -55°C to 125°C, gold; -40°C to 100°C, tin

Corrosive atmosphere: 10 m $\Omega$  max contact resistance change when exposed to 22% ammonium sulfide for 4 hours

Gas tight: 10 mΩ max contact resistance change when exposed to nitric acid vapor for 1 hour

Temperature soak: 10 mΩ max contact resistance change when exposed to 105 °C temperature for 48 hours

# Materials (C7X and C86)


Body — PBT polyester UL 94 V-0 C7X Contacts — Outer sleeve: brass Clip: BECU

Contact finish — clip 30 μin gold over 50 μin nickel or 50 μin tin/lead over 50 μin nickel or 10 μin gold over 50 μin nickel ο sleeve 10 μin gold over 50 μin nickel or 50 μin tin/lead over 50 μin nickel


C86 Contacts — Phosphor bronze base metal

C86 Contact-finish — Tin plate 200 µin over copper flash

# C7X SERIES - SCREW MACHINE




# C7X SERIES — SCREW MACHINE PART NUMBER SYSTEM



# C86 SERIES - STAMPED AND FORMED




# C86 SERIES PART NUMBER SYSTEM





# DUAL-IN-LINE C7X AND C86 SERIES




# DIPS


Positions	Dim A Max	Dim B ±0.005	Dim C Max	Dim D ±0.005	Positions	Dim A Max	Dim B ±0.005	Dim C Max	Dim D ±0.005
6	7,62 (0.300)	5,08 (0.200)	10,16 (0.400)	7,62 (0.300)	†24	30,48 (1.200)	27,94 (1.100)	12,76 (0.500)	10,16 (0.400)
8	10,16 (0.400)	7,62 (0.300)	10,16 (0.400)	7,62 (0.300)	28	35,56 (1.400)	33,02 (1.300)	17,78 (0.700)	15,24 (0.600)
14	17,78 (0.700)	15,24 (0.600)	10,16 (0.400)	7,62 (0.300)	32	40,64 (1.600)	38,10 (1.500)	17,78 (0.700)	15,24 (0.600)
16	20,32 (0.800)	17,78 (0.700)	10,16 (0.400)	7,62 (0.300)	34	45,72 (1.800)	43,18 (1.700)	17,78 (0.700)	15,24 (0.600)
18	22,86 (0.900)	20,32 (0.800)	10,16 (0.400)	7,62 (0.300)	40	50,80 (2.000)	48,26 (1.900)	17,78 (0.700)	15,24 (0.600)
20	25,40 (1.000)	22,86 (0.900)	10,16 (0.400)	7,62 (0.300)	48	60,96 (2.400)	58,42 (2.300)	17,78 (0.700)	15,24 (0.600)
22	27,94 (1.100)	25,40 (1.000)	12,76 (0.500)	10,16 (0.400)	50	63,50 (2.500)	60,96 (2.400)	25,40 (1.000)	7,62 (0.900)
24	30,48 (1.200)	27,94 (1.100)	17,78 (0.700)	15,24 (0.600)	64	81,28 (3.200)	78,74 (3.100)	25,40 (1.000)	22,86 (0.900)
†24	30,48 (1.200)	27,94 (1.100)	10,16 (0.400)	7,62 (0.300)					

†Nonstandard sizes Not all sizes available in each series Dimensions apply to all series

# C7X SERIES



# **C86 SERIES**



Dimensions in parentheses are inches Contact factory for detailed information



#### PERFORMANCE SPECIFICATIONS

#### Mechanical

Accommodates IC leads 0.011 in by 0.018 in

Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hold size range: 0.032 in to 0.042 in Durability: 10K cycles — CM Series, 5K cycles — CP/CQ

#### Electrical

Contact rating: 1 A per contact Contact resistance: 20 mΩ max initial Insulation resistance: 1000 MΩ at 500 V dc Dielectric withstanding voltage: 1000 V ac rms Capacitance: 1 pF max per MIL-STD 202, Method 305

Environmental

Operating temperature: -65°C to 170°C - CP/CM Series,

-65°C to 150°C - CQ Series

Humidity: 10 mΩ max contact resistance


Temperature Soak: 10 m $\Omega$  max contact resistance change

# **MATERIALS**


Body — PPS (polyphenylen sulfide) UL 94 V-0 Contacts — Higher performance copper nickel alloy Plating: † 4 µin of gold min over 100 µin of nickel min

<sup>†</sup>For additional plating options consult the factory

# **BURN-IN/TEST DIP SOCKETS**




#### CQ37 SERIES




**CP37 SERIES** 

#### **CM37 SERIES**



# PART NUMBER SYSTEM



#### CQ37 SERIES

Number of Positions	A ± 0.01 Length	D ±0.02	C ± 0.01 Width	B ±0.01 Contact
14	20,32 (0.800)			
16	22,35 (0.880)	12,70	15,24	7,62
18	24,89 (0.980)	(0.500)	(0.600)	(0.300)
20	27,43 (1.080)			
24	32,51 (1,280)			
28	37,59 (1.480)	19,05	22,86	15,24
40	52,83 (2.080)	(0.750)	(0.900)	(0.600)
42	55,37 (2.180)			

#### **CP37 SERIES**

Number of Positions	A max Length	B ±0.02	C max Width
8	11,68 (0.460)		
14	17,78 (0.700)	7,62	12,70
16	20,32 (0.800)	(0.300)	(0.500)
18	22,86 (0.900)		
20	25,40 (1.000)		
24	30,48 (1.200)	15,24	20,32
28	35,56 (1.400)	(0.600)	(0.800)
40	50,80 (2.000)	(0.000)	(0.800)

# CM37 SERIES

Number of Positions	A ± 0.016 Length	B ±0.02	C ±0.016 Width
28	27,18 (1.070)	10,67 (0.420)	17,20 (0.677)
40 42 54	37,85 (1.490) 39,62 (1.560) 50,29 (1.980)	16,51 (0.650)	23,11 (0.910)
64	59,18 (2.330)	20,32 (0.800)	26,92 (1.060)

Dimensions in parentheses are inches Contact factory for detailed information



For more information contact your local distributor or contact TI directly:

Texas Instruments Incorporated CSD Marketing, MS 14-1 Attleboro, MA 02703

(617) 699-5242/5269

#### UNITED STATES

# California

Irvine 91714 17891 Cartwright Road Phone: (714) 660-8111

San Diego 92123 4333 View Ridge Ave., Suite B Phone (619) 278-9600/9603

Torrence 90502 9505 Hamilton St. Bldg. A, Suite One Phone: (213) 217-7000

# Georgia

Norcross 30092 5515 Spaulding Drive Phone: (404) 662-7861/7931

# Massachusetts

Attleboro 02703 34 Forest Street, MS 10-6/MS 14-3 Phone: (617) 699-5206/1278/5213

## North Carolina

Charlotte 28210 8 Woodlawn Green Suite 100 Phone: (704) 527-0930

# Texas

Dallas 75265 7800 Banner Drive, MS 3936 Phone: (214) 995-7550/7547/7548

Texas Instruments provides customer assistance in varied technical areas. Since TI does not possess full access to data concerning all of the uses and applications of customers' products, responsibility is assumed by TI neither for customer product design nor for any infringement of patents or rights of others, which may result from TI assistance.

# Field Sales Offices

# INTERNATIONAL

Texas Instruments Australia, Ltd. P.O. Box 63
Elizabeth, South Australia 5112
Phone: 61-8-255-2066

#### England

Australia

Texas Instruments, Ltd.
Beffordia House
Prebend Stsreet
Bedford MK41 7PA
Phone: (0234) 63211, Ext. 1

# France

Texas Instruments, Ltd. Metallurgical Materials Division 8-10 Avenue Morane Saulnier 78140 Velizy-Villacoublay, Paris Phone: 333. 946. 9712

# Hong Kong

Texas Instruments Asia, Ltd. Asia Pacific Division 8th Floor, World Shipping Centre Harbor City 7, Canton Road Kowloon, Hong Kong Phone: 852-3-722-1223

#### Italy

Texas Instruments Italia SPA Viale Europa, 40 I-20093 Cologno Monzese Milano Phone: 011-39-2-25-300.1

#### Japan

Texas Instruments Japan, Ltd. 305 Tanagasnira Oyama-Cho Suntoh-Gun, Shizuoka-Ken Japan 410-13

Phone: (81) 550-81211

#### Mexico

Texas Instruments de Mexico, SA Av. Reforma No. 450-10 Piso Col. Juarez Delegacion: Cuauhtemoc Mexico City. D.F.

Mexico 06600 Phone: 52-5-514-3583

# Singapore

Texas Instruments Asia #02-08, 12 Lorong Bakar Batu Kolam Ayer Industrial Estate Singapore 1334 Republic of Singapore

Republic of Singapore Phone: 65-747-2255

# Taiwan

Texas Instruments Supply Co. Taiwan Branch Bank Tower Room 903, 205 Tun Hwa N. Road Taipei, Taiwan

# Phone: 886-2-713-9311 West Germany

Texas Instruments Deutschland GMBH Metallurgical Materials Div. Rosenkavalierplatz 15 D-8000 Muenchen 81

Phone: 011-49-89-915081

14



1.	General Information
2	Alternate Source Directories
3	Glossary/Timing Conventions/Data Sheet Structure
4 4	Dynamic RAMs
¥ 5	Dynamic RAM Modules
6	EPROMs/PROMs/EEPROMs
7.	VLSI Memory Management Products
8	Military Products
9	Applications Information
10	Quality and Reliability
711	Logic Symbols
<u>.</u> 12	Mechanical Data
13	ESD Guidelines

# Guidelines for Handling Electrostatic-Discharge Sensitive (ESDS) Devices and Assemblies

#### SCOPE

This specification establishes the requirements for methods and materials used to protect electronic parts, devices, and assemblies (items) susceptible to damage or degradation from electrostatic discharge (ESD). The electrostatic charges referred to in this specification are generated and stored on surfaces of ordinary plastics, most common textile garments, ungrounded people's bodies, and many other commonly unnoticed static generators. The passage of these charges through an electrostatic-sensitive part may result in catastrophic failure or performance degradation of the part.

The part types for which these requirements are applicable include, but are not limited to, those listed:

- 1) All metal-oxide semiconductor (MOS) devices, e.g., CMOS, PMOS, etc.
- 2) Junction field-effect transistors (JFET)
- 3) Bipolar digital and linear circuits
- 4) Op Amps, monolithic microcircuits with MOS compensating networks, on-board MOS capacitors, or other MOS elements
- 5) Hybrid microcircuits and assemblies containing any of the types of devices listed
- 6) Printed circuit boards and any other type of assembly containing static-sensitive devices.

#### Definitions

- 1. Antistatic material: ESD protective material having a surface resistivity between  $10^9$  and  $10^{14}$   $\Omega$ /square.
- 2. Static dissipative material: ESD protective material having surface resistivity between  $10^5$  and  $10^9$   $\Omega$ /square.
- 3. Conductive material: ESD protective material having a surface resistivity of  $10^5 \Omega$ /square maximum.
- 4. Electrostatic discharge (ESD): A transfer of electrostatic charge between bodies at different electrostatic potentials caused by direct contact or induced by an electrostatic field.
- 5. Surface resistivity: An inverse measure of the conductivity of a material and is the resistance of unit length and unit width of a surface. Note: Surface resistivity of a material is numerically equal to the surface resistance between two electrodes forming opposite sides of a square. The size of the square is immaterial. Surface resistivity applies to both surface and volume conductive materials and has the dimension of Ω/square.
- 6. Volume resistivity: Also referred to as bulk resistivity. It is normally determined by measuring the resistance (R) of a square of material (surface resistivity) and multiplying this value by the thickness (T).
- 7. Ionizer: A blower that generates positive and negative ions, either by electrostatic means or by means of a radioactive energy source, in an airstream, and distributes a layer of low velocity ionized air over a work area to neutralize static charges.
- 8. Close proximity: For the purpose of this specification, is 6 inches or less.

# Device Sensitivity per Test Circuit of Method 3015, MIL-STD-883

Devices are categorized according to their susceptibility to damage resulting from electrostatic discharge (ESD), and the type packaging required to adequately protect them.

1) Device electrostatic sensitivity:

Category	ESD Sensitivity (V)	Minimum Protective Packaging
Α	20-2000	Antistatic Magazine & Conductive Bag/Box
В	> 2000	Antistatic Magazine & Antistatic Bag

- 2) Devices are to be categorized by their sensitivity
- Devices are to be protected from ESD damage from receipt at incoming inspection through assembly, test and shipment of completed equipment.

ΕK

# APPLICABLE REFERENCE DOCUMENTS

The following reference documents (of latest issue) can provide additional information on ESD controls.


- 1) MIL-M-38510 Microcircuits, General Specification
- 2) MIL-STD-883 Test Methods and Procedures for Microelectronics
- 3) MIL-S-19491 Semiconductor Devices, Packaging of
- 4) MIL-M-55565 Microcircuits, Packaging of
- 5) DOD-HDBK-263 Electrostatic Discharge Control Handbook for Protection
- 6) DOD-STD-1686 Electrostatic Discharge Control Program
- 7) NAVSEA SE 003-11-TRN-010 Electrostatic Discharge Training Manual

#### FACILITIES FOR STATIC-FREE WORK STATION

The minimum acceptable static-free work station shall consist of the work surface covered with an ESD protective material attached to ground through a 1 M $\Omega$   $\pm$ 10% resistor, an attached grounding wrist strap with integral 1 M $\Omega$   $\pm$ 10% resistor for each operator, and air ionizer(s) of sufficient capacity for each operator. The wrist strap shall be connected to the ESD protective material. Ground shall utilize the standard building earth ground, refer to Figure 1. Conductive floor tile along with conductive shoes may be used in lieu of the conductive wrist straps. The Site Safety Engineer must review and approve all electrical connections at the static-free work station prior to its implementation.

Air ionizers shall be positioned so that the devices at the static-free work stations are within a 4-foot arc measured by a vertical line from the face of the ionizer and 45 degrees on each side of this line.

General grounding requirements are to be in accordance with Table 1.



All electrical equipment sitting on the conductive table top must be hard grounded but must be isolated from the conductive

NOTE: Earth ground is not computer ground or RF ground or any other limited type ground.

Figure 1. Static-Free Work Station

Table 1. General Grounding Requirements

	TREATED WITH ANTISTATIC SOLUTION OR MADE OF CONDUCTIVE MATERIAL	GROUNDED TO COMMON POINT
Handling Equipment/Handtools	X	
Metal Parts of Fixtures and Tools/Storage Racks		х
Handling Trays/Tubes	X	
Soldering Irons/Bath		X
Table Tops/Floor Mats	X	Х
Personnel		X Using Wrist Strap*

<sup>\*</sup>With 1 M $\Omega$  ± 10% resistor

# Usage of Antistatic Solution in Areas to Control the Generation of Static Charges

The use of antistatic chemicals (antistats) should be a supplemental part of an overall organized ESD program. Any antistatic chemical application shall be considered as a means to reduce or eliminate static charge generation on nonconductive materials in the manufacturing or storage areas.

The application of any antistatic chemical in a clean room of class 10,000 or less shall not be permitted. Accordingly, any user of antistatic solutions must consider the following precautions:

- 1. Do not apply antistatic spray or solutions in any form to energized electrical parts, assemblies, panels, or equipment.
- Do not perform antistatic chemical applications in any area when bare chips, raw parts, packages, and/or personnel are exposed to spray mists and evaporation vapors.

The need for initial application and frequency of reapplication can only be established through routine electrostatic voltage measurements using an electrostatic voltmeter. The following durability schedule is a reasonable expectation.

- 1) Soft surfaces (carpet, fabric seats, foam padding, etc.): each 6 months or after cleaning, by spraying.
- 2) Hard abused surfaces (floors, table tops, tools, etc.): each week (or day for heavy use) and after cleaning, by wiping or mopping.
- 3) Hard unabused surfaces (cabinets, walls, fixtures, etc.): each 6 months or annually and after cleaning, by wiping or spraying.
- 4) Company-furnished and maintained clothing and smocks: after each cleaning, by spraying or adding antistatic concentrate to final rinse water when cleaned.

The use of antistatic chemicals, their application, and compliance with all appropriate specifications, precautions, and requirements shall be the responsibility of the Area Supervisor where antistatic chemicals are used.

# ESD Labels and Signs in Work Areas

ESD caution signs at work stations and labels on static-sensitive parts and containers shall be consistent in color, symbols, class, and voltage sensitivity identification, and appropriate instructions. Signs shall be posted at all work stations performing any handling operations with static-sensitive items. These signs shall contain the following information.

# CAUTION

# STATIC CAN DAMAGE COMPONENTS

Do not handle ESDS items unless grounding wrist strap is properly worn and grounded. Do not let clothing or plain plastic materials contact or come in close proximity to ESDS items.

Labels shall be affixed to all containers containing static-sensitive items at a place readily visible and proper for the intended purpose. Additionally, labels must be consistently placed on containers and packages at a standard location to eliminate mishandling. Use only QC accepted and approved signs and labels to identify static-sensitive products and work areas. The use of ESD signs and labels, and their information content shall be the responsibility of the Area Supervisor to assure consistency and compatibility throughout the static-sensitive routing.

# **Relative Humidity Control**

Since relative humidity has a significant impact on the generation of static electricity, when possible, the work area should be maintained within the following relative humidity ranges: incoming/assembly/test/storage 50%-65% (ref. Ashrae, 55—74), within  $\pm 5\%$  to avoid static voltage monitor variations.

#### PREPARATION FOR WORKING AT STATIC-FREE WORK STATION

A work station with a conductive work surface connected to ground through a 1 M $\Omega$  ± 10% resistor, a grounding wrist strap with the ground wire connected to the conductive work surface, and an ionizer constitute a static-free work station (Figure 42). An operator is properly grounded when the wrist strap is in snug (no slack) contact with the bare skin, usually positioned on the left wrist for a right-handed operator. The wrist strap must be worn the entire time an operator is at a static-free work station. The operator should first touch the grounded bench top before handling static-sensitive items. This precaution should be observed in addition to wearing the grouding wrist strap. If possible, operators should avoid touching leads or contacts even though grounded.

# CAUTION

Personnel shall never be attached to ground without the presence of the 1 M $\Omega$   $\pm$  10% series resistor in the ground wire.

An operator's clothing should never make contact or come in close proximity with static sensitive items. They must be especially careful to prevent any static-sensitive items (being handled) from touching their clothing. Long sleeves must be rolled up or covered with antistatic sleeve protector banded to the bare wrist which shall "cage" the sleeve at least as far up as the elbow. Only antistatic finger cots may be used when handling static-sensitive items.

Any person not properly prepared, while at or near the work station, shall not touch or come in close proximity with any static-sensitive items. It is the responsibility of the operator and the Area Supervisor to ensure that the static-free work area is clear of unnecessary static hazards, including such personal items as plastic coated cups or wrappers, plastic cosmetic bottles or boxes, combs, tissue boxes, cigarette packages, and vinyl or plastic purses. All work-related items, including information sheets, fluid containers, tools, and parts carriers must be those approved for use at the static-free work station.

# GENERAL HANDLING PROCEDURES AND REQUIREMENTS

- 1. All static-sensitive items must be received in an antistatic/conductive container and must not be removed from the container except at static-free work station. All protective folders or envelopes holding documentation (lot travelers, etc.) shall be made of nonstatic-generating material.
- 2. Each packing (outermost) container and package (internal or intermediate) shall have a bright yellow warning label attached, stating the following information or equivalent:



The warning label shall be legible and easily readable to normal vision at a distance of 3 feet.

- 3. Static-sensitive items are to remain in their protective containers except when actually in work at the static-free station.
- 4. Before removing the items from their protective container, the operator should place the container on the conductive grounded bench top and make sure the wrist strap fits snugly around the wrist and is properly plugged into the ground receptacle, then touch hands to the conductive bench top.
- 5. All operations on the items should be performed with the items in contact with the grounded bench top as much as possible. Do not allow conductive magazine to touch hard grounded test gear on bench top.

- 6. Ordinary plastic solder-suckers and other plastic assembly aids shall not be used.
- 7. In cases where it is impossible or impractical to ground the operator with a wrist strap, a conductive shoe strap may be used along with conductive tile/mats.
- 8. When the operator moves from any other place to the static-free station, the start-up procedure shall be the same as in PREPARATION FOR WORKING AT STATIC-FREE WORK STATION.
- 9. The ionizer shall be in operation prior to presenting any static-sensitive items to the static-free station, and shall be in operation during the entire time period the items are at the station.
- 10. "Plastic snow" polystyrene foam, "peanuts," or other high-dielectric materials shall never come in contact with or be used around electrostatic sensitive items, unless they have been treated with an antistat (as evidenced by pink color and generation of less than ±100 volts).
- 11. Static-sensitive items shall not be transported or stored in trays, tote boxes, vials, or similar containers made of untreated plastic material unless items are protectively packaged in conductive material.

# PACKAGING REQUIREMENTS

Packaging of static-sensitive items is to be in accordance with Device Sensitivity, item 1). The use of tape and plain plastic bags is prohibited. All outer and inner containers are to be marked as outlined in GENERAL HANDLING PROCEDURES AND REQUIREMENTS, item 2, and conductive magazines/boxes may be used in lieu of conductive bags.

# SPECIFIC HANDLING PROCEDURES FOR STATIC-SENSITIVE ITEMS

# Stockroom Operations

- Containers of static-sensitive items are not to be accepted into stock unless adequately identified as containing static-sensitive items.
- Items may be removed from the protective container (magazine/bag, etc.) for the purpose of subdividing for order issue only by a properly grounded operator at an approved static-free station as defined in FACILITIES FOR and PREPARATION FOR WORKING AT STATIC-FREE WORK STATION.
- 3. All subdivided lots must be carefully repackaged in protective containers (magazine/bag, etc.) prior to removal from the static-free work station and labeled to indicate that the package(s) contain static-sensitive items. If it is suspected that a static-sensitive item is not adequately protected, do not transfer it to another container, return it to the originator for disposition unless the originator is a Customer. In that case, the QC Engineer should contact the Customer and negotiate an appropriate disposition.
- 4. It is the responsibility of the Stockroom Supervisor to ensure that all personnel assigned to this operation are familiar with handling procedures as outlined in this specification. A copy of this specification is to be posted in the vicinity so that it is accessible to the operators. Stock handlers and all others who might have occasion to move stock are to be instructed to avoid direct contact with unprotected static-sensitive items.

# Module and Subassembly Operations

- 1. Static-sensitive items are not to be received from a stockroom, kitting, or machine insertion area unless received in approved static-protective packaging, and properly labeled to indicate that its contents are static sensitive.
- 2. All single station, progressive line manual assembly operators, and visual inspectors prior to wave soldering operations are to be properly grounded with a grounding wrist strap when handling static-sensitive items.
- 3. Progressive lines used as single stations where operators will be working on a mix of boards, both static-sensitive and nonstatic-sensitive, will require that all operators working on the line be properly grounded. This is necessary to accommodate the sliding of static-sensitive boards along the assembly bench or across positions not engaged in the assembly of this type board.
- 4. It is the responsibility of the Area Supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding wrist straps properly (snugly in contact with bare skin).

1

# Soldering and Lead-Forming Operations

- 1. All soldering machines, conveyors, cleaning machines, and equipment shall be electrically grounded to ensure that they are at the same ground potential as the grounded operators working on their stations. No machine surfaces exposed to static-sensitive items are to be above the ground potential.
- 2. All processing equipment shall be grounded, including all loading and unloading stations, that is, the stations before and after each piece of processing equipment.
- 3. All nonmetallic, static-generating components in the handling systems shall be treated to ensure protection from static.
- 4. All stations shall be identified by posting signs as outlined in ESD Labels and Signs in Work Areas.
- 5. Operators are to be properly grounded with a grounding wrist strap during any handling, loading, unloading, inspection, rework, or proximity to static-sensitive items.
- Unloading operators working at a grounded station shall place static-sensitive items into approved static-protective bags or containers.
- 7. All manual soldering, repair, and touch-up work stations on the solder line are to be static protected. Operators are to wear grounding wrist straps when working on static-sensitive items. Only grounded-tip soldering/desoldering irons are allowed when working on static-sensitive items.
- 8. It is the responsibility of the Area Spervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding wrist straps properly (comfortably snug in contact with bare skin).

# **Electrical Testing Operations**

- 1. All electrical test stations shall be static protected. Operators shall be properly grounded when working on these items
- 2. Reused antistatic magazines must be monitored for maintenance of antistatic characteristics.
- 3. Devices should be in an antistatic/conductive environment except at the moment when actually under test.
- 4. Devices should not be inserted into or removed from circuits or tester with the power on or with signals applied to inputs to prevent transient voltages from causing permanent damage.
- 5. All unused input leads should be biased if possible.
- 6. Device or module repairs must be performed at static-free stations with the operator attached to a grounding wrist strap. Grounded-tip soldering irons shall be used when working on static-sensitive items:
- 7. Static-sensitive items shall be handled through all electrical inspections in static protective containers. Removal of the items from the protective containers shall be done at a static-free work station as discussed in PREPARATION FOR WORKING AT A STATIC-FREE WORK STATION. The units must be returned to the containers before leaving the station.
- 8. All such items shall be shipped with an ESD warning label affixed as listed.
- 9. It is the responsibility of the Area Supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or possible degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding straps properly (snugly in contact with bare skin).

# **Packing Operations**

- 1. Static-sensitive items are not to be accepted into the packing area unless they are contained in a static-protected bag or conductive container.
- A static-sensitive item delivered to the packer within an approved container or bag and found to be in order regarding identification shall be packed in the standard shipping carton or other regular packaging material. Containers are to be labeled in accordance with GENERAL HANDLING PROCEDURES AND REQUIREMENTS, item 2.
- 3. Any void-fillers shall be made of an approved antistatic material.

- 1. Burn-in board loading and unloading of static-sensitive items shall be done at a static-free station.
- 2. Shorting clips/shorted connectors shall be installed on the board plug-in tab prior to loading any units into the board sockets. The clip/connector shall be taken off just prior to plugging the board into the oven connector. The clip/connector shall be installed immediately upon removal of the board from the oven connector. Installation and removal of the clip/connector shall be done by a properly grounded operator.
- 3. All automatic or semiautomatic loading and unloading equipment shall be properly electrically grounded.
- 4. It is the responsibility of the Area Supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or possible degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding straps properly (snugly in contact with bare skin).

# CUSTOMER RETURNED ITEM HANDLING PROCEDURE

Receipt of ESDS-labeled items is to be done at a static-free work station and handled in accordance with applicable sections within this guideline.

# QUALITY CONTROL PROVISIONS

#### Sampling

Each manufacturing, stockroom, and testing operation handling ESDS devices will be audited a minimum of once each quarter for compliance with all terms of this specification by the responsible process control or QRA organization. Ground continuity and the presence of uncontrolled static voltages are considered critical and shall be checked more frequently as specified below.

# Ground Continuity (minimum of once a week).

Ground connections (grounding wrist strap, ground wires on cords, etc.) shall be checked for electrical continuity. The presence of a 1  $M\Omega$   $\pm 10\%$  resistor in the ground connections between both the operator wrist straps to the work surface and the work surface to ground connector must be verified.

# Grounded Conditions (minimum of once a week).

A visual inspection shall be made to determine full compliance with this specification at static-free work stations during handling of static-sensitive items, including operator being grounded as required, static-sensitive items not being handled in unprotected or unauthorized areas, and no static-generating materials at the grounded work station.

# Sleeve Protectors (minimum of once a week).

A visual check shall be made to determine that each operator wearing loose-fitting or long-sleeved clothing either has sleeves properly rolled or covered with sleeve protectors properly grounded to the bare skin at the wrist.

# Static Voltage Levels (minimum of once a week).

In addition to the visual inspections, a sample inspection using an electrostatic voltmeter will be used to check for uncontrolled electrostatic voltages at or near electrostatic-controlled work stations.

# Conductive Floor Tiles (minimum of once a month).

Conductive floors must have a resistance of not less than 25 k $\Omega$  from any point on the tile to earth ground. Also, resistance from any point-to-point on the tile floor 3 feet apart shall be not less than 25 k $\Omega$ . The test methods to be used are ASTM-F-150-72 and NFPA 56.

13-9

# Records

Written records must be kept of all these QC audits.

# TRAINING

Training is applicable for all areas where individuals come in contact with ESDS (category A) devices. It is the responsibility of each Area Supervisor to make sure that his/her people receive ESD training initially and every 12 months thereafter to maintain proficiency. Training should include static fundamentals, a review of applicable parts of this specification, and actual applications in the work area.



















				1 1
				1

# TI Japan Regional Technology Centers

NAGOYA

Daini Toyota Bld. West-Wing 7F 4-10-27 Meieki Nakanura-Ku, Nagoya-City, 450 Japan TEL: 052-583-8691 FAX: 052-583-8696

OSAKA

Osaka Nissho Iwai Bld. 5F 3-30 Imabahi Higashi-Ku, Osaka-City, 541 Japan TEL: 06-204-1881 FAX: 06-204-1895

### TI Japan Sales Offices

KANAZAWA

Kanazawa Oyamacho Daiichi Life Insurance Bld. 6F 3-10 Oyamacho, Kanazawa-City, 920 Japan TEL: 0762-23-5471 FAX: 0762-23-1583 KYUSHU 2597-1 Harudai, Yasaka,

Z597-1 Harudai, Yas Kitsuki-City, Oita, 873 Japan TEL: 09876-3-3211 FAX: 09876-3-1295

MATSUMOTO

Matsumoto Showa Bld. 6F 1-2-11 Fukashi, Matsumoto-City, 390 Japan TEL: 0263-33-1060 FAX: 0263-33-1025

міно 2350 Kihara, Miho-Mura,

Inashiki-Gun, Ibaraki, 300-04 Japan TEL: 0298-85-2541 FAX: 0298-85-0209



NAGOYA

Daini Toyota Bld. West-Wing 7F 4-10-27 Meieki Nakanura-Ku, Nagoya-City, 450 Japan TEL: 052-583-8691 FAX: 052-583-8696

OSAKA

Nissho Iwai Bld. 5F 3-30 Imabahi Higashi-Ku, Osaka-City, 541 Japan TEL: 06-204-1881 FAX: 06-204-1895

TACHIKAWA

TACHIKAWA
Daiich Olympic Bld. 6F
1-25-12 Akebonocho,
Tachikawa-City, 190 Japan
TEL: 0425-27-6760
FAX: 0425-27-6426

YOKOHAMA

Yokohama Nishiguchi Kn BLD. 6F 2-8-4 Kitasaiwai, Nishi-Ku, Yokohama-City, 220 Japan TEL: 045-322-6741 FAX: 045-322-6746

# Asia Pacific Division **APD Sales Offices**

AUSTRALIA Texas Instruments Australia Limited 6-10 Talavera Road

North Ryde, NSW Sydney, Australia 2113 TEL: 011+61+2+887-1122 FAX: 011+61+2+888-3415 TLX: AA25685

Texas Instruments Australia Limited 418 St. Kilda Road Melbourne, VIC 3004

Australia TEL: 011+61+03+267-4677 FAX: 011+61+03+267-6381 TLX: AA36410

HONG KONG Texas Instruments Asia Ltd.

1exas Instruments Asia Ltd. 8/F, World Shipping Centre Harbour City, 7 Canton Rd. Kowloon, Hong Kong TEL: 011+852+3+722-1223 FAX: 011+852+3+724-4954 TLX: 43809 ASIAT HX

PHILIPPINES

Texas Instruments Asia Ltd. 14th/F, BA-Lepanto Bldg. 8747 Paseo De Roxas Makati, Metro Manila, Philippines TEL: 011+63+2+817-6031 TLX: 45337 ASIAT PM

SINGAPORE Texas Instruments Singapore (PTE) LTD.

Asia Pacific Division 101 Thomson Rd. #23-01 Goldhill Square Singapore 1130 TEL: 011+65+251-9818 FAX: 011+65+253-6655 TLX: RS36871

SOUTH KOREA Texas Instruments Supply Co. 3/F, Saman Building 678-39. Yuksam-Dong. Gangnam-Ku, Gangnam-Rd, Seoul, Korea 135 TEL: 011+82+2+556-8661 FAX: 011+82+2+555-6158 TLX: TIKOR K29212

TAIWAN Texas Instruments Supply Co. 903, 9/F, Bank Tower 205, Tung Hua N. Road Taipei, Taiwan R.O.C.
TEL: 011+886+2+713-9311
FAX: 011+886+2+716-9487 TLX: 24903 TISCOTAL

## APD Regional **Technology Centers**

Texas Instruments Australia Limited 6-10 Talavera Road North Ryde, NSW Sydney, Australia 2113 TEL: 011+61+2+887-1122 FAX: 011+61+2+888-3415 TLX: AA25685

Texas Instruments Australia Limited 418 St. Kilda Road Melbourne, VIC 3004 Australia TEL: 011+61+03+267-4677 FAX: 011+61+03+267-6381

TLX: AA36410

HONG KONG

Texas Instruments Asia Ltd. 8/F, World Shipping Centre Harbour City, 7 Canton Rd. Tarbour City, 7 Canton Rd. Kowloon, Hong Kong TEL: 011+852+3+722-1223 FAX: 011+852+3+724-4954 TLX: 43809 ASIAT HX

SINGAPORE

Texas Instruments Singapore (PTE) Ltd. Asia Pacific Division 101 Thomson Rd. #23-01 Goldhill Square Singapore 1130 TEL: 011+65+251-9818 FAX: 011+65+253-6655 TLX: RS36871

SOUTH KOREA Texas Instruments Supply Co. 3/F. Saman Building 678-39, Yuksam-Dong, Gangnam-Ku. Seoul, Korea 135 TEL: 011+82+2+556-8661 FAX: 011+82+2+555-6158 TLX: TIKOR K29212

Texas Instruments Supply Co. 903, 9/F, Bank Tower 205, Tung Hua N. Road Taipei, Taiwan R.O.C. TEL: 011+886+2+713-9311 FAX: 011+886+2+716-9487 TLX: 24903 TISCOTAL

#### APD Distributors

AUSTRALIA ACD/Itronics PTY Limited 106 Belmore Road North Riverwood, NSW 2210 TEL: (02) 534 6200 FAX: (02) 534 4910 TLX: AA121398

VSI Electronics (AUST) PTY Limited 16 Dickson Avenue Artarmon, NSW 2064

VSI Electronics (N.Z.) Limited 7 Beasley Avenue Penrose, Auckland New Zealand TEL: (649) 59 6603 FAX: (649) 59 3694 TLX: NZX60340

RIFA PTY Limited 202 Bell Street Preston, VIC 3072 TEL: (03) 480 1211 FAX: (03) 484 6345 TLX: AA31001

Electronic Components & Equipment PTY Ltd. 30-40 Hurtle Square Adelaide, S.A. 5000 TEL: (08) 232 0001

FAX: (08) 232 0670 TLX: AA89417

HONG KONG ATEK Electronics Co. Ltd. RM 1301, 1302, 1309, Argyle Centre Phase 1 688 Nathan Road TEL: 3-916833-4, 3-953165-0 FAX: 3-7779603 TLX: 37119 ATEK HX

Electrocon Products Ltd 5th Floor, Perfect Commercial Building 20 Austin Avenue TEL: 3-687214, 3-7392023 FAX: 3-7220869 TLX: 39916 EPLET HX

Zenith Electronics PVT Ltd. A to Z Industrial Estate A-3 Annex Building, 3rd Floor Ganpatrao Kadam Marg. Lower Parel Bombay 400-013 India TEL: 91-22-4946027, 4941677

INDIA

TLX: 1173772 ZNTH, IN PHILIPPINES

DEE HWA Liong Elect. Equipment Corp. 607 Sales St., Quiapo, Manila TEL: 011+63+2+401651/408859/475725/ 408134

TLX: 27691 DEEPH R & I Electronics 1157 Quezon Avenue Quezon City TEL: 011+63+2+983344/985778

SINGAPORE Transco Electronics PTE Ltd. 10 Ialan Besar Sim Lim Tower, #02-01 & 02-02 Singapore 0820 TEL: 011+65+294-7127 FAX: 011+65+296-7435 TLX: RS34550 TE

SOUTH KOREA Tong Back Trading Co. Ltd. Long Back Trading Co. Ltd. New Hanil Building, 2nd Floor 156-1, Yeomri-Dong, Mapo-Ku Seoul, Korea TEL: 2-7166625, 2-7190817 FAX: 2-7190818 TIX: V-32660 TETPACO TLX: K28569 TBTRACO

TAIWAN Sertek Internation Co. Ltd. 13F, No. 135 Sec. 2 Chien Kuo North Road Taipei, Taiwan R.O.C. TEL: 2-5010055 FAX: 2-5058414 TLX: 23756 SERTEK

World Peace Industrial Co. Ltd. World Peace Industrial Co. Ltd. 5F, No. 309 Sung Chiang Road Taipei, Taiwan TEL: 2-505-6345 FAX: 2-501-6026 TLX: 14030 WPINDCO

Choakchai Electronic Supplies L.P. 128/22 Thanon Atsadang Bangkok 2 Thailand TEL: 66-2-221043, 2215384, 2223921, 2227001 FAX: 66-2-2247639 TLX: 84809 CESLP TH

#### Latin America Division

#### LAD Sales Offices

Texas Instrumentes Argentina Viamonte 1119 1053 Capital Federal Buenos Aires, Argentina Tel: 541/748-3699

Texas Instrumentos Electronicos Do Brasil LTDA Rua Atarias de Melo, 648/660 Caixa Postal 988/86 13.090 Campinas, SP, Brasil Tel: 55/192/51-8144

Texas Instruments de Mexico Alfonso Reyes -115 Col. Hipodromo Condesa 06120 Mexico, D.F., Mexico Tel: 525/525-3860

### LAD Distributors

ARGENTINA ELECTROCOMPONENTES Solis 227

1078 Buenos Aires Argentina Tel: 45-1864

TECNOS Av. Independencia 1861 1225 Buenos Aires Argentina Tel: 37-3793

DESAC Santa Rosa 3803 — Florida 1602 Buenos Aires Argentina Tel: 760-5749

UNION T.V. Lavalle 350 5500 Mendoza Argentina Tel: (061)252231

RAMBLERT Santa Rosa 53/55 5000 Cordoba Argentina Tel: (051)27361

G.B. INGENIERIA ELECTRONICA Mitre 1173 — Rosario 2000 Santa Fe

Argentina Tel: (041)45890 MENDEZ COLLADO Av. Corrientes 3500

Av. Corrientes 3500 1194 Buenos Aires Argentina Tel: 88-1152 ENEKA ARGENTINA Tucuman 299 1049 Buenos Aires Argentina Tel: 311-3363

RODAR SEMICONDUCTORES

Parana 789 1017 Buenos Aires Argentina Tel: 45-6063

BRAZIL ALFATRONIC S/A Av. Reboucas, 1028 05402 — Sao Paulo — SP Brazil Tel: (011) 852-8277

INTERTEK COMPONENTES ELECTRONICOS LTDA R. Miguel Casagrande, 200 02714 — Sao Paulo — SP

Brazil Tel: (011) 266-2922

L.F. INDUSTRIA E COMERCIO DE COMPONENTES ELETRONICOS LTDA Av. Ipiranga, 1100 — 8. Andar 01040 — Sao Paulo — SP

01040 — Sao Paulo — SP Brazil Tel: (011) 229-9644

PANAMERICANA COMERCIAL IMPORTADORA LTDA

Rua Aurora, 263 02714 — Sao Paulo — SP Brazil Tel: (011) 222-2311

TELEIMPORT ELETRONICA LTDA Rua Santa Ifigenia, 402 — 10. Andar 01207 — Sao Paulo — SP

01207 -- Sao Paulo -- SP Brazil Tel: (011) 222-2122

TELERADIO ELETRONICA LTDA Rua Sena Madureira, 42 04021 — Sao Paulo — SP

Brazil Tel: (011) 544-1722

TITRONIX ELETRONICA LTDA

R. Dr. Eurico Rangel, 40 04602 — Sao Paulo — SP Brazil Tel: (011) 543-4766

CHILE VICTRONICS Limitada Mac-lver 225 Oficina 301 Santiago de Chile Tel: 562/330237



COLOMBIA TEKCIEN Electronica Apartado Aereo 4507 CRA. 25, No. 40-96 Bogota, Colombia Tel: 571/2417-940

COSTA RICA Electro Mundo Intl. S.A. Apdo. Postal 1824-1000 Av. 4, Calles 6 y 8 San Jose, Costa Rica Tel: 506/57-0222

ECUADOR DIMATRONIC P.O. Box 3373 Junin 703 y Boyaca Guayaquil, Ecuador Tel: 593-4-301863

DIMATRONIC (Div. MANTENIMIENTO ELECTRONICO) Plaza 414 y Roca Outto Founder

Quito, Ecuador Tel: 234-284

MEXICO DICOPEL, S.A. DE C.V. Tochli #368 Fracc. Ind. San Antonio Azcapotzalco 02760 Mexico, D.F., Mexico Tel: 561-32-11

GRUPO DISTELE, S.A. Obrero Mundial #736, Col. Alamos 03400 Mexico, D.F., Mexico Tel: 538-05-00 AL 04

ELECTRONICA, COMPONENTES Y MODULOS, S.A. Ave. Universidad #626,

Ave. Universidad #626, Col. Vertiz Narvatte 03600 Mexico, D.F., Mexico Tel: 575-84-65

ELECTRONICA SETA, S.A. DE C.V. Ings. Militares #35 — 101 Naucalpan de Juarez, E.M., Mexico Tel: 358-39-38 / 358-51-98 / 358-73-65

PARAGUAY Micro Sistemas S.R.L. Tte. Farina 1126 Casi Brasil Asuncion, Paraguay Tel: 59/521-208284

URUGUAY Eneka S.A. Division Electronica Av. Gral. Rondeau 1534 P.O. Box 695 Montevideo, Uruguay Tel: 598/907-944

VENEZUELA Logibyte de Venezuela Apdo. Los Chaguaramos 47776 Av. Ciudad Universitaria Edif. Los Moriches Caracas 1041-A, Venezuela Tel: 581/662-1980

Pedro Benavides Avilanes a Rio Residencia Kamarata Local 4 Apdo. Postal 20249 Caracas 1020-A, Venezuela Tel: 582/572-4908

#### TI Sales Offices

BELGIOUE/BELGIË S.A. Texas Instruments Belgium N.V. 11. Avenue Jules Bordetlaan 11, 1140 Bruxelles/Brussel Tel: (02) 242 30 80 Telex: 61161 TEXBEL

DANMARK Texas Instruments A/S Marielundvej 46E 2730 Herley Tel: 02 91 74 00

Telefax: 02 91 84 00 Telex: 35123 TEXIN DEUTSCHLAND

Texas Instruments Deutschland GmbH. Haggertystraße 1 8050 Freising
Tel: 0 81 61/80-0 od. Nbst
Telex: 5 26 529 texin d
Btx: \*280505#

Kurfürstendamm 195-196 1000 Berlin 15 Tel: 030/8 82 73 65 Telex: 5 26 529 texin d Düsseldorfer Straße 40 6236 Eschborn 1 Tel: 06196/80 70 Telex: 5 26 529 texin d

III. Hagen 43/Kibbelstraße 19 4300 Essen 1 Tel : 0201/24 25-0 Telex 5 26 529 texin d Kirchhorster Straße 2 3000 Hannover 51

Tel: 0511/64 80 21 Telex: 5 26 529 texin d Maybachstraße II 7302 Ostfildern 2 (Nellingen) Tel. 0711/34 03-0

Telex 5 26 529 texin d

Texas Instruments Ireland Ltd 7/8 Harcourt Street

Dublin 2 Tel: (01) 78 16 77 Telex: 32626

Texas Instruments España S.A. C/losé Lázaro Galdiano No. 6 28036 Madrid Tel: (1) 458 14 58

Fax: (1) 457 94 04 C/Diputacion, 279-3-5 08007 Barcelona Tel: (3) 317 91 80 Telex: 50436 Fax: (3) 301 84 61

Telex: 23634

Texas Instruments France 8-10 Avenue Morane Saulnier - B.P. 67 78141 Vélizy Villacoublay cedex Tel : Standard : (1) 30 70 10 03

Service Technique : (1) 30 70 11 33 Telex : 698707 F

HOLLAND Texas Instruments Holland B.V. Hogehilweg 19 Postbus 12995 1100 AZ Amsterdam-Zuidoost

Tel: (020) 5602911 Telex: 12196

ITALIA

Texas Instruments Italia S.p.A. Divisione Semiconduttori Viale Europa, 40 20093 Cologno Monzese (Milano) Tel: (02) 25300 1

Telex: 332633 MITEX 1

Via Castello della Magliana, 38 00148 Roma Tel. (06) 5222651 Telex 610587 ROTEX I

Telefax 5220447 Via Amendola, 17 40100 Bologna Tel. (051) 554004

NORGE Texas Instruments Norge A/S

PB 106 Refstad (Sinsenveien 53) 0585 Oslo 5 Tel: (02) 155090

ÖSTERREICH Texas Instruments Ges.m.b.H. Hietzinger Kai 101-105 A-1130 Wien

Tel: 0222/9100-0 Telex: 136 796

PORTUGAL Texas Instruments Equipamento Electronico (Portugal) LDA. R. Eng. Frederico Ulrich, 2650 Moreira Da Maia 4470 Maia

Tel: (2) 948 1003 Telex: 22485 SCHWEIZ/SUISSE

Texas Instruments Switzerland AG Riedstraße 6

CH-8953 Dietikon Tel: (01) 740 22 20 Telex: 825 260 TEXIN SUOMI FINLAND

Texas Instruments OY Ahertajantie 3 P.O. Box 81. 0201 Espoo

Tel: (90) 0-461-422 Telex: 121457 SVERIGE

Texas Instruments International Trade Corporation (Sverigefilialen)

Box 30. S-163 93 Stockholm Visit address : Isafjordsgatan 7, Kista Tel : (08) 793 91 70 Telefax : (08) 751 97 15 Telex : 10377 SVENTEX S

UNITED KINGDOM Texas Instruments Ltd. Manton Lane,

Bedford, England, MK41 7PA Tel: (0234) 270 111 Telex: 82178

Technical Enquiry Service Tel: (0234) 223000



# TI Regional Technology Centres

Texas Instruments Deutschland GmbH. Haggertystraße 1 8050 Freising Tel: (08161) 80 40 43 Frankfurt/Main Düsseldorfer Straße 40 6236 Eschborn Tel: (0.61.96) 80.74.18 Kirchhorster Straße 2 3000 Hannover 51 Tel: (0511) 64 80 21

DEUTSCHLAND

Maybachstraße 11 7302 Ostfildern 2 (Nellingen) Stuttgart Tel: (0711) 34 03-0

FRANCE Centre de Technologie Texas Instruments France 8-10 Avenue Morane Saulnier, B.P. 67 78141 Vélizy Villacoublay cedex

Tel: Standard: (1) 30 70 10 03 Service Technique: (1) 30 70 11 33 Telex: 698707 F

Texas Instruments France B. P. 5 06270 Villeneuve-Loubet Tel: 93 22 20 01 Telex: 470127 F

HOLLAND Texas Instruments Holland B.V. Hogehilweg 19 Postbus 12995 1100 AZ Amsterdam-Zuidoost Tel: (020) 5602911

Texas Instruments Italia S.p.A. Divisione Semiconduttori Viale Europa, 40

Telex: 12196

SVERIGE

20093 Cologno Monzese (Milano) Tel: (02) 25300 I Telex: 332633 MITEX I

Texas Instruments International Trade Corporation (Sverigefilialen) Box 30 S-163 93 Stockholm Visit address: Isafjordsgatan 7, Kista Tel: (08) 793 91 70 Telefax: (08) 751 97 15 Telex: 10377 SVENTEX

UNITED KINGDOM Texas Instruments Ltd. Regional Technology Centre Manton Lane, Bedford, England, MK41 7PA Tel: (0234) 270 111 Telex: 82178

Technical Enquiry Service Tel: (0234) 223000

# TI Sales Offices | TI Distributors

ALABAMA: Huntsville (205) 837-7530.

ARIZONA: Phoenix (602) 995-1007; Tucson (602) 624-3276.

CALIFORNIA: Irvine (714) 660-1200; Sacramento (916) 929-0197; San Diego (619) 278-9600; Santa Clara (408) 980-9900; Torrance (213) 217-7900; Voodland Hills (818) 704-7759.

COLORADO: Aurora (303) 368-8000.

CONNECTICUT: Wallingford (203) 269-0074 FLORIDA: Altamonte Springs (305) 260-2116; Ft. Lauderdale (305) 973-8502; Tampa (813) 286-0420.

GEORGIA: Norcross (404) 662-7900.

ILLINOIS: Arlington Heights (312) 640-3000.

INDIANA: Carmel (317) 573-6400; Ft. Wayne (219) 424-5174.

IOWA: Cedar Rapids (319) 395-9550.

KANSAS: Overland Park (913) 451-4511.

MARYLAND: Baltimore (301) 944-8600. MASSACHUSETTS: Waltham (617) 895-9100.

MICHIGAN: Farmington Hills (313) 553-1500; Grand Rapids (616) 957-4200.

MINNESOTA: Eden Prairie (612) 828-9300

MISSOURI: St. Louis (314) 569-7600 NEW JERSEY: Iselin (201) 750-1050

NEW MEXICO: Albuquerque (505) 345-2555.

NEW YORK: East Syracuse (315) 463-9291; Melville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsie (914) 473-2900.

NORTH CAROLINA: Charlotte (704) 527-0930; Raleigh (919) 876-2725.

OHIO: Beachwood (216) 464-6100; Dayton (513) 258-3877.

OREGON: Resverton (503) 643-6758

PENNSYLVANIA: Blue Bell (215) 825-9500.

PUERTO RICO: Hato Rey (809) 753-8700.

TENNESSEE: Johnson City (615) 461-2192.

TEXAS: Austin (512) 250-6769; Houston (713) 778-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.

UTAH: Murray (801) 266-8972

VIRGINIA: Fairfax (703) 849-1400. WASHINGTON: Redmond (206) 881-3080.

WISCONSIN: Brookfield (414) 782-2899

CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 336-1860.

## TI Regional **Technology Centers**

CALIFORNIA: Irvine (714) 660-8140; Santa Clara (408) 748-2220; Torrance (213) 217-7019.

COLORADO: Aurora (303) 368-8000.

GEORGIA: Norcross (404) 662-7945. ILLINOIS Arlington Heights (313) 640-2909. MASSACHUSETTS: Waltham (617) 895-9196.

TEXAS: Richardson (214) 680-5066.

CANADA: Nepean, Ontario (613) 726-1970.

TI AUTHORIZED DISTRIBUTORS Arrow/Kierulff Electronics Group Arrow Canada (Canada) Future Electronics (Canada)
GRS Electronics Co., Inc. Hall-Mark Electronics Marshall Industries Newark Flectronics Schweber Electronics Time Electronics Wyle Laboratories Zeus Components

- OBSOLETE PRODUCT ONLY-Rochester Electronics, Inc. Newburyport, Massachusetts (617) 462-9332

ALABAMA: Arrow/Kierulff (205) 837-6955; Hall-Mark (205) 837-8700; Marshall (205) 881-9235; Schweber (205) 895-0480.

ARIZONA: Arrow/Kierulff (602) 437-0750; Hall-Mark (602) 437-1200; Marshall (602) 496-0290; Schweber (602) 997-4874; Wyle (602) 866-2888.

Schwebr (602) 997-4974; Wyle (602) 665-2888.
CALIFORNIA: Los Angeles/Orange County;
Arrow/Ricullf (818) 701-7500, (714) 638-5422;
Hall-Mark (819) 71-67300, (714) 693-5422;
(213) 217-8400; Marshall (818) 407-0101, (818) 459-5500,
(213) 217-8400; Marshall (818) 407-0101, (818) 459-5500,
(213) 217-8400; Marshall (818) 999-4702;
(818) 889-9000, (714) 863-9953; Zeus (714) 921-9000;
Sacramento: Hall-Mark (819) 272-8800;
Marshall (916) 853-9700; Schwebre (916) 929-9732;
Wyle (818) 638-620;
Hall-Mark (819) 268-1201; Marshall (819) 578-9800;
Schwebr (619) 450-0454; Wyle (919) 855-917;
San Francisco Bay Area: Arrow/Neuril (409) 745-6600,
Schwebr (819) 430-0454; Wyle (191) 855-917;
San Francisco Bay Area: Arrow/Neuril (409) 745-6600,
Schwebr (619) 432-777; Wyle (488) 727-2500,
Zeus (409) 998-5121.

COLORADO: Arrow/Kierulff (303) 790-4444; Hall-Mark (303) 790-1662; Marshall (303) 451-8; Schweber (303) 799-0258; Wyle (303) 457-9953

CONNETICUT: Arrow/Kierulff (203) 265-7741; Hall-Mark (203) 269-0100; Marshall (203) 265-3822; Schweber (203) 748-7080.

FLORIDA: Ft. Lauderdale: Arrownikeurii (303) 429 8200; Hall-Mark (305) 971 9280; Marshall (305) 429 8200; Hall-Mark (305) 971 9280; Marshall (305) 977-880 550-weber (305) 977-787 3200; Hall-Mark (305) 855-4020; Marshall (305) 767-6585; Schweber (305) 331-7565; Zeus (305) 365-3000; Tampa: Hall-Mark (813) 500-4543; Marshall (103) 576-1399.

GEORGIA: Arrow/Kierulff (404) 449-8252; Hall-Mark (404) 447-8000; Marshall (404) 923-5750; Schweber (404) 449-9170.

ILLINOIS: Arrow/Kieruiff (312) 250-0500; Hall-Mark (312) 860-3800; Marshall (312) 490-0155; Newark (312) 784-5100; Schweber (312) 364-3750.

INDIANA: Indianapolis: Arrow/Kierulff (317) 243-9353; Hall-Mark (317) 872-8875; Marshall (317) 297-0483.

IOWA: Arrow/Kierulff (319) 395-7230; Schweber (319) 373-1417.

KANSAS: Kansas City: Arrow/Kierulff (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121; Schweber (913) 492-2922.

MARYLAND: Arrow/Kierulff (301) 995-6002; Hall-Mark (301) 988-9800; Marshall (301) 840-9450; Schweber (301) 840-5900; Zeus (301) 997-1118.



MASSACHUSETTS Arrow/Kieruiff (617) 935-5134; Hall-Mark (617) 657-0902; Marshall (617) 658-0810; Schweber (617) 275-5100, (617) 657-0760; Time (617) 532-6200; Zeus (617) 863-8800.

MICHIGAN: Detrolt: Arrow/Kieruiff (313) 971-8220; Marshall (313) 525-5850; Newark (313) 967-0600; Schweber (313) 525-8100; Grand Rapids: Arrow/Kieruiff (616) 243-0912.

MINNESOTA: Arrow/Kierulff (612) 830-1800; Hall-Mark (612) 941-2600; Marshall (612) 559-2211; Schweber (612) 941-5280.

MISSOURI: St. Louis: Arrow/Kierulff (314) 567-6888; Hall-Mark (314) 291-5350; Marshall (314) 291-4650; Schweber (314) 739-0526.

NEW HAMPSHIRE: Arrow/Kierulff (603) 668-6968; Schweber (603) 625-2250.

NEW JERSEY: Arrow/Kierulff (201) 538-0900 (609) 598-8000; GRS Electronics (609) 964-85 Hall-Mark (201) 575-4415, (609) 235-1900; Marshall (201) 882-0320, (609) 234-9100; Schweber (201) 227-7880.

NEW MEXICO: Arrow/Kierulff (505) 243-4566.

NEWYORK: Long Island: Arrowkieruir (2014) 243-3356. Arrowkieruir (516) 231-1000; Hall-Mark (516) 737-0600; Marshall (610) 227-2424; Schweber (516) 334-7555. Rochester: Arrowkieruir (716) 427-0300; Hall-Mark (716) 244-9200, Marshall (716) 235-7620; Schweber (716) 424-2222. Schweber (716) 424-2222. Schweber (716) 424-2222. Schweber (716) 424-2222. Schweber (716) 424-2223. Schweber (716) 424-2233

NORTH CAROLINA: Arrow/Kierulff (919) 878-3132, (919) 725-8711; Hall-Mark (919) 872-0712; Marshall (919) 878-9882; Schweber (919) 876-0000.

Marsian (1919) 67-9028; Schweber (1918) 87-6000.

HIIO: Cieveland: Arrow/Kierulff (216) 248-3990;
Hall-Mark (216) 349-4632; Marshall (216) 248-1788;
Schweber (216) 464-2970;
Columbus: Arrow/Kierulff (614) 438-0928;
Hall-Mark (64) 888-3313;
Dayton: Arrow/Kierulff (613) 435-5563;
Marshall (613) 989-4460; Schweber (613) 439-1800.

OKLAHOMA: Arrow/Kierulff (918) 252-7537; Schweber (918) 622-8003.

OREGON: Arrow/Kierulff (503) 645-6456; Marshall (503) 644-5050; Wyle (503) 640-6000.

PENNSYLVANIA: Arrow/Kieruff (412) 856-7000, (215) 928-1800; GRS Electronics (215) 922-7037; Schweber (215) 441-0800, (412) 963-6804.

Octivistic (2.1) 441-0500, (412) 953-6504.

TEXAS: Austin: Arrow/Kierulff (512) 835-4160.

Hall-Mark (512) 259-8848; Marshalf (512) 837-1991;
SChweber (512) 359-3605; Wyle (512) 834-9957;
Hall-Mark (2.14) 553-4300; Marshalf (2.14) 233-5200;
Schweber (2.14) 651-5310; Wyle (2.14) 235-9953;
Eust (2.14) 753-34300; Marshalf (2.14) 235-9953;
Eust (2.14) 753-7101;
Houston: Arrow/Kierulf (7.13) 530-4700;
Schweber (7.13) 781-6100; Marshalf (7.13) 895-9200;
Schweber (7.13) 781-6100; Marshalf (7.13) 895-9200;
Schweber (7.13) 781-4300; Wyle (7.13) 879-9953.

UTAH: Arrow/Kierulff (801) 973-6913; Hall-Mark (801) 972-1008; Marshall (801) 485-1551; Wyle (801) 974-9953.

WASHINGTON: Arrow/Kieruff (206) 575-4420; Marshall (206) 747-9100; Wyle (206) 453-8300.

WISCONSIN: Arrow/Kieruff (414) 792-0150; Hall-Mark (414) 797-7844; Marshall (414) 797-8400; Schweber (414) 784-9020.

CANADA: Calgary: Future (403) 235-5325; Edmonton: Future (403) 438-2858; Montreal: Arrow Canada (514) 735-5511; Future (514) 694-7710; Ottawa: Arrow Canada (613) 226-6903: Future (514) 694-7710; Ottaws: Arrow Canada (613) 226-6903; Future (613) 820-8313; Quebec City: Arrow Canada (418) 687-4231; Toronto: Arrow Canada (416) 672-7769; Future (416) 638-4771; Vancouver: Future (604) 294-1166; Winnipeg: Future (204) 339-0554.

## Customer **Response Center**

TOLL FREE: (800) 232-3200 OUTSIDE USA: (214) 995-6611 (8:00 a.m. - 5:00 p.m. CST)

