

TMS370 Family

Data Manual


1988

8-Bit Microcontroller Family

Microcontroller

Technical Hotline 713 274-2370

Bulletin Board Service 713 274-3700



TMS370 Family Data Manual



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1988, Texas Instruments Incorporated

Contents

Sect	tion	Page
1	Introduction	1-1
1.1	TMS370 Overview	1-2
1.2	TMS370 Architecture Overview	1-4
1.3	Manual Organization	1-7
1.4	Symbols and Conventions	
1.5	Applicable Documents	
2	TMS370 Family Devices	2-1
2.1	Summary and Device Comparison.	2-2
2.2	TMS370Cx10 Features	2-3
2.3	TMS370Cx50 Features.	2-4
2.4	TMS370 Family Pinouts/Pin Descriptions	2-6
2.4.1	TMS370Cx10 Pinouts	2-6
2.4.2	TMS370Cx10 Pin Descriptions	2-7
2.4.3	TMS370Cx50 Pinouts	2-8
2.4.4	TMS370Cx50 Pin Descriptions	
3	CPU and Memory Organization	3-1
3.1	CPU/Register File Interaction	3-2
3.2	CPU Registers	3-3
3.2.1	Stack Pointer (SP)	3-3
3.2.2	Status Register (ST)	3-4
3.2.3	Program Counter	3-5
3.3	Memory Map	3-6
3.3.1	Register File	
3.3.2		3-9
3.3.3	Data EEPROM Module	3-11
3.3.4	Program Memory	3-11
3.4	Memory Operating Modes	3-13
3.4.1		3-13
	Microcomputer Single-Chip Mode (all TMS370 devices)	
3.4.2	Microcomputer Mode w/External Expansion (TMS370Cx50)	3-16
3.4.3	Microprocessor Mode without Internal Memory	3-19
3.4.4	Microprocessor Mode with Internal Program Memory.	
3.4.5	Memory Mode Summary	3-22
4	System and Digital I/O Configuration	4-1
4.1	System Configuration	4-2
4.1.1	Privilege Mode	4-2
4.1.2		4-2 4-3
4.1.2		4-3 4-3
	Automatic Wait States	
4.1.4	Powerdown and Idle Modes	4-4
4.1.5	System Control Registers	4-7
4.2	Digital I/O Configuration	4-11
4.2.1	Microcomputer Mode	4-16
4.2.2	Microprocessor Mode	4-16

5 5.1	Interrupts and System Reset
5.1.1	Interrupt Operation
5.1.2	External Interrupts
5.1.3	Interrupt Control Registers
5.1.4	Multiple Interrupt Servicing
5.2	Resets
.2	
6	EEPROM Modules
5.1	Data EEPROM Module
5.1.1	Control Registers
5.1.2	Programming the Data EEPROM
5.1.3	Write Protection Register Operation
5.2	Program EEPROM Module
5.2.1	Program EEPROM Control Register (PEECTL)
5.2.2	Programming the Program EEPROM
6.2.3	Write Protection of Program EEPROM
-	
, .1	Timer 1 Module Timer 1 Overview
1.1.1	
1.2	Major Components
1.3	Operating Modes Overview
	Timer 1 – 16-Bit, General Purpose Timer
7.2.1	General-Purpose-Timer Operating Modes
2.2.2	Clock Prescaler/External Clock Source
.2.2	Edge Detection
.2.4	General Purpose Counter
2.2.5	Compare Register
7.2.6	Capture/Compare Register
7.2.7	
.2.7 '.3	Watchdog Timer
.0 '.3.1	Watchdog Counter
.3.2	Power-up RESET
.3.3	Reset Frequency
.3.4	
.3. 4 '.4	Low-Power Modes
. '.4.1	
.4.2	Standby
. .	Control Registers
.5 '.5.1	Timer 1 Counter Control Register 1
.5.1	0
.5.2 '.5.3	
.5.3 7.5.4	
.5.4	0
.5.5	
.5.0	Timer 1 Interrupt Priority Control Register

. 1	8	Timer 2 Module	8-1
	8.1	Timer 2 Overview	8-2
		Timer 2 Operation	8-5
	8.2.1	Operation Modes	8-5
	8.2.2	Clock Sources	8-8
	8.2.3	Timer 2 Edge Detection Circuitry	8- 9
	8.2.4	16-Bit Resettable Up Counter.	8-10
	8.2.5	Compare Register	8-10
	8.2.6	Capture Register (Dual Capture Mode only)	8-11
	8.2.7	Capture/Compare Register.	8-11
	8.2.8	Timer-2 I/O Pin Functions	8-12
	8.2.9	Timer 2 Interrupts	8-12
	8.2.10		8-13
		Timer 2 Control Registers	8-14
:	8.3.1	Timer 2 Control Register 1	8-16
:	8.3.2	Timer 2 Control Register 2	8-17
	8.3.3	Timer 2 Control Register 3	8-19
	8.3.4	Timer 2 Port Control Registers	8-21
	8.3.5	Timer 2 Interrupt Priority Control Register	8-23
		······································	
	9	Serial Communications Interface (SCI) Port	9-1
		Sci Overview	9-2
	9.1.1	Physical Description	9-2
	9.1.2		9-2 9-4
	9.1.2	SCI Formats and Operation Modes	9-4 9-5
	9.1.3		9-5 9-6
		SCI Operation	9-0 9-7
	9.2.1	SCI Programmable Data Format	9-7 9-7
	9.2.1	SCI Programmable Data Format	9-7 9-7
	9.2.2	SCI Clock Sources	9-7 9-8
	9.2.3	SCI Communications Modes	9-0 9-9
	9.2.4 9.2.5	SCI Multiprocessor Communications	9-9 9-13
	9.2.5	SCI Initialization Examples	9-13 9-16
			9-10 9-19
	9.3 9.3.1	SCI Control Registers	
	9.3.1	Communication Control Register (SCICCR)	9-20
	9.3.2 9.3.3	Control Register (SCICTL)	9-22
		Baud Select Registers (BAUD MSB and BAUD LSB)	9-24
	9.3.4	Transmitter Interrupt Control and Status Register (TXCTL)	9-25
	9.3.5	Receiver Interrupt Control and Status Register (RXCTL)	9-26
	9.3.6	Receiver Data Buffer Register (RXBUF)	9-28
	9.3.7	Transmit Data Buffer Register (TXBUF)	9-28
	9.3.8	Port Control Register 1 (SCIPC1)	9-29
	9.3.9	Port Control Register 2 (SCIPC2)	9-30
ļ	9.3.10	Priority Control Register (SCIPRI)	9-31

10 Seria	I Peripheral Interface (SPI) Module	10-1
10.1 Serial	Peripheral Interface (SPI) Module Overview	10-2
	nysical Description	10-2
10.1.2 SI	PI Control Registers	10-4
	peration	10-5
	PI Data Format	10-6
	Pl Interrupts	10-6
	PI Clock Sources	10-7
	PI Operation Modes	10-7
	itialization	10-8
	PI Example	10-9
	Control Registers	10-10
10.3.1 SI	PI Configuration Control Register	10-11
10.3.2 SI	Pl Operation Control Register	10-13
10.3.3 Se	erial Input Buffer (SPIBUF)	10-14
	erial Data Register (SPIDAT)	10-14
	ort Control Registers	10-15
	Pl Interrupt Priority Control Register (SPIPRI)	10-13
10.5.0 51		10-17
11 Anal	og-To-Digital Converter Module	11-1
	g-To-Digital Converter (A/D) Overview	11-2
	/D Physical Description	11-2
11.1.2 A	/D Control Registers	11-4
		11-5
	/D Input/Output Pins	11-5
	/D Sampling Time	11-5
	/D Conversion	11-5
	/D Interrupts	11-6
	/D Programming Considerations	11-7
		11-7
	Control Registers	11-10
	nalog Control Register (ADCTL)	11-10
	nalog Status and Interrupt Register, (ADSTAT)	11-13
	nalog Conversion Data Register (ADDATA)	11-13
	nalog Port E Data Input Register (ADIN)	11-14
	nalog Port E Input Enable Register (ADENA)	11-14
11.4.6 Ai	nalog Interrupt Priority Register (ADPRI)	11-15
12 Asse	mbly Language Instruction Set	12-1
		12-1
	essing Modes	12-2
		12-3
	eneral Addressing Modes	
	tended Addressing Modes	12-10
	dditional Addressing Modes	12-17
	ction Set Overview	12-18
12.4 Instru	ction Set Descriptions	12-29

13 Design Aids	13-1
13.1 Microprocessor Interface Example	
13.1.1 Read Cycle Timing	
13.1.2 Write Cycle Timing	
13.1.3 Design Options	
13.1.4 Software Examples For Bank Switching	
13.2 Programming with the TMS370 Family	
13.3 Serial Communications	
13.3.1 SPI Port Interfacing	
13.3.2 SCI Port Interfacing	
13.4 Analog/Digital Converter	
13.5 Sample Routines	
13.5.1 T1PWM Pin Setup	 13-22
13.5.2 Clear RAM	 13-23
13.5.3 RAM Self Test	 13-23
13.5.4 ROM Checksum	 13-24
13.5.5 Binary-to-BCD Conversion	
13.5.6 BCD-To-Binary Conversion	 13-25
13.5.7 BCD String Addition	
13.5.8 Fast Parity	
13.5.9 Bubble Sort	
13.5.10 Table Search	
13.5.11 16-by-16 (32-Bit) Multiplication	
13.5.12 Keyboard Scan	 13-29
13.5.13 Divide 1	
13.5.14 Divide Instruction 2	
14 Development Support	14-1
14.1 The Assembly Language Tools	
14.1.3 The Archiver	
14.1.4 Code Conversion Utility	
14.2 The XDS System	
14.2.1 XDS System Configuration Requirements	
14.2.2 The Debugger Function	
14.2.3 Breakpoint/Trace/Timing Functions	
14.2.4 XDS System Operating Considerations	
14.3 The TI EEPROM Programmer	
14.4 Prototyping/Preproduction Devices	 14-19
15 Electrical Specifications	15-1
15Electrical Specifications15.1TMS370Cx10 Specifications	
	4 - 40
15.2 TMS370Cx50 Specifications	 10-10

	Customer Information	16-1
16.1	Mask ROM Prototype and Production Flow	16-2
16.2	Mechanical Package Information	16-5
16.3	TMS370 Family Numbering and Symbol Conventions	16-9
16.3.1		16-9
16.3.2		16-10
16.3.3	Device Symbols	16-10
16.4	Development Support Tools Ordering Information	16-13
16.4.1		16-13
16.4.2	TMS370 EEPROM Programmer	16-13
16.4.3	TMS370 XDS System	16-13
16.4.4		16-13
А	Peripheral File Map	A-1
В	Character Sets	B-1
С	Opcode/Instruction Cross Reference	C-1
D	Instruction/Opcode Cross Reference	D-1
E	Glossary	E-1

Illustrations

Figure

Page

1-1	TMS370 Block Diagram	1-4
2-1	Pinouts for TMS370C010, and TMS370C810	2-6
2-2	Pinouts for TMS370C050 and TMS370C850	2-8
3-1	Register File	
3-2	Stack Example	
3-2	Program Counter After Reset	25
3-3	TMS370 Memory Map	3-5
3-4 3-5		3-0
	Register File Addresses	3-/
3-6	Microcomputer, Single Chip Mode	
3-7	Microcomputer Mode with Function A Expansion	3-17
3-8	Microcomputer Mode with Function B Expansion	3-18
3-9	Microprocessor Mode without Internal Memory	3-19
3-10	Microprocessor Mode with Internal Program Memory	3-21
3-11	Memory Operating Modes	3-23
4-1	System Configuration and Control Registers	4-2
4-2	Digital Port Control Registers	4-11
4-3	Port Control Register Operation	4-12
4-4	Port Configuration Registers Set-Up	4-13
4-5	System Interface Example	4-17
5-1	Interrupt Control	5-3
5-2	Peripheral File Frame 1 - External Interrupt Control Registers	5-5
5-3	Interrupt 1 Block Diagram	5-6
5-3	Interrupts 2 and 3 Block Diagram	5-0
5-4	Typical Reset Circuit	5-7
		0-14
6-1	Write Protection Bits	0-3
6-2	EEPROM Programming Example	6-6
7-1	Timer 1 Block Diagram	7-4
7-2	Dual Compare Mode	7-9
7-3	Capture/Compare Mode	7-10
7-4	Timer 1 System Clock Prescaler Pulse Accumulation	7-11
7-5	Pulse Accumulation	7-13
7-6	Watchdog Timer	7-17
7-7	Peripheral File Frame 4 - Timer 1 Control Registers	7-23
8-1	16-Bit Programmable General Purpose Timer 2	8-3
8-2	Timer 2 Memory Map	8-4
8-3	Dual Compare Mode	8-6
8-4	Dual Capture Mode	8-7
8-5	Timer 2 Clock Sources	8-8
9-1	SCI Block Diagram	
9-2	SCI Data Frame Formats	
9-3	Asynchronous Communication Format	
9-4	Isosynchronous Communication Format	
9-4 9-5	SCI RX Signals in Communication Modes	
9-6	SCI TX Signals in Communications Modes	9-12
9-7	Idle Line Multiprocessor Communication Format	9-14
9-8	Double-Buffered WUT and TXSHF	
9-9	Address Bit Multiprocessor Communication Format	
10-1	SPI Block Diagram	
10-2	SPI Master/Slave Connection	10-5


.

10-3	SPI Control Registers	10-10
11-1	Analog-to-Digital Converter Block Diagram	11-3
11-2	Ratiometric Conversion Example	11-6
11-3	Peripheral File Frame 7: A-to-D Converter Control Registers	11-10
12-1	Implied Operand Addressing Mode	12-4
12-2	Register Addressing Mode	12-5
12-3	Peripheral Addressing Mode	12-6
12-3	Immediate Addressing Mode	12-0
12-4	Program Counter Relative Addressing Mode	
	Program Counter Relative Addressing Mode	12-8
12-6	Stack Pointer Relative Addressing Mode	12-9
12-7	Absolute Direct Addressing Mode	12-11
12-8	Relative Direct Addressing Mode	12-11
12-9	Absolute Indexed Addressing Mode	12-12
	Relative Indexed Addressing Mode	12-13
12-11	Absolute Indirect Addressing Mode	12-14
	Relative Indirect Addressing Mode	12-14
12-13	Absolute Offset Indirect Addressing Mode	12-15
12-14	Relative Offset Indirect Addressing Mode	12-16
13-1	Microprocessor Interface Example	13-3
13-2	Valid Address-To-Data Read Timing	13-7
13-3	Chip Select Low To Data Read Timing	13-8
13-4	Chip Select High To Next Data Bus Drive Timing	13-9
13-5	Read Data Hold After Chip Select High Timing	13-10
13-6	Write Data Setup Timing	13-11
13-7	Write Data Hold After Chip Select High	13-12
13-8	Master/Slave CPU Interface Example	13-19
13-9	SCI/RS-232 Interface Example	13-19
	Auto Baudrate Waveform	13-20
13-11	A/D Converter Sample Applications	13-22
13-12	Keyboard Scan Values	13-29
14-1	Software Developement Flow	14-2
14-2	Linker Output Generation	14-2
14-2	Typical XDS System Configuration	14-4
· · •		
14-4	XDS Debugger Top Level Screen	14-9
14-5	BTT Operation	14-13
14-6	BTT Screen	14-14
14-7	Trace Sample Screen	14-15
14-8	Typical EEPROM/UVEPROM Programmer Configuration	14-17
15-1	Recommended Crystal/Clock Connections	15-4
15-2	Output Loading Circuit for Test	15-4
15-3	XTAL2/CLKIN Measurement Points	15-5
15-4	General Measurement Points	15-5
15-5	External Clock Timing	15-6
15-6	Switching Time Measurement Points	15-6
15-7	SPI Master External Timing	15-8
15-8	SPI Slave External Timing	15-9
15-9	Recommended Crystal/Clock Connections	15-12
15-10	Output Loading Circuit for Test	15-12
	XTAL2/CLKIN Measurement Points	15-13
15-12	General Measurement Points	15-13
	External Clock Timing	15-14
	Switching Time Measurement Points	15-14
	External Read Timing	15-16
	External Write Timing	15-17
	SPI Master External Timing	15-18
	SPI Slave External Timing	15-19
1010		10-13

15-20	SCI Isosynchronous Mode Timing For Internal Clock SCI Isosynchronous Mode Timing For External Clock Analog Timing Prototype and Production Flow 28-pin Plastic Dual-Inline Package, 100-MIL Pin Spacing (Type N Package	15-20 15-21 15-23 16-2
16-3 16-4 16-5 16-6 16-7 16-8 16-10 16-10 16-11 A-1 A-2 A-3 A-4 A-5 A-6 A-7 A-8 A-9 A-10 A-11	Timer 1 System Clock Prescaler Timer 1: Capture/Compare Mode Watchdog Timer Timer 2: Dual Compare Mode Timer 2: Dual Capture Mode SCI Block Diagram SPI Block Diagram	16-6 16-7 16-8 16-9 16-10 16-10 16-11 16-11 16-11 16-12 A-6 A-7 A-8 A-9 A-9 A-10 A-11 A-12 A-13 A-14
	Tables	
Table	e F	Page
1 1	TMS270 Family Fastures	1 2

1-1	TMS370 Family Features	1-3
2-1	TMS370 Family Feature Summary	2-2
2-2	TMS370Cx50 Feature Summary	2-4
2-3	TMS370Cx10 Pin Descriptions	2-7
2-4	TMS370Cx50 Pin Descriptions	2-9
3-1	Peripheral File Address Map	3-9
3-2		
3-3	Operating Mode Summary	
4-1	Privilege-Mode Configuration Bits	4-3
4-2	Wait State Control Bits	4-4
4-3	Powerdown/Idle Control Bits	4-5
5-1	Hardware System Interrupts	5-4
5-2	Reset Sources	5-12
5-3	Control-Bit States Following Reset	5-13
7-1	Timer 1 I/O Pin Definitions	7-4
7-2	Timer 1 and Watchdog Counter Memory Map	7-5
7-3	Counter Overflow Rates	7-12
8-1	Timer 2 I/O Pin Definitions	8-12
8-2	Peripheral File Frame 6: Timer 2 Control Registers	8-15
9-1		9-6
9-2	SCI Control Registers	
9-3	Transmitter Character Bit Length	9-20

10-1	SPI Memory Map	10-4
10-2	SPI Character Bit Length	10-11
10-3	SPI Clock Frequency	10-12
11-1	A/D Memory Map	11-4
12-1	Addressing Modes	12-3
12-2	TMS370 Symbol Definitions	12-18
12-3	TMS370 Family Instruction Overview	12-19
12-4	TMS370 Family Opcode/Instruction Map	12-27
12-5	Compare Instruction Examples – Status Bit Values	12-41
13-1	Wait State Control Bits	13-5
13-2	Memory Interface Timing	13-6
15-1	Absolute Maximum Ratings over Operating Free-Air Temperature Range	
	(unless otherwise noted)	15-2
15-2	Recommended Operating Conditions	15-2
15-3	Electrical Characteristics over Full Range of Operating Conditions	15-3
15-4	External Clocking Requirements	15-6
15-5	General Purpose Output Switching Time Requirements	15-6
15-6	Recommended EEPROM Timing Requirements For Programming	15-7
15-7	SPI Master External Timing Characteristics	15-8
15-8	SPI Master External Timing Requirements	15-8
15-9	SPI Slave External Timing Characteristics	15-9
15-10	SPI Slave External Timing Requirements Absolute Maximum Ratings over Operating Free-Air Temperature Range	15-9
15-11	Absolute Maximum Ratings over Operating Free-Air Temperature Range	
	(unless otherwise noted)	15-10
15-12	Recommended Operating Conditions	15-10
15-13	Electrical Characteristics over Full Range of Operating Conditions	15-11
15-14	External Clocking Requirements	15-14
15-15	Peripheral Module and General Purpose Output Switching Times	15-14
15-16	Recommended EEPROM Timing Requirements For Programming	15-15
15-17	Switching Characteristics and Timing Requirements	15-15
15-18	SPI Master External Timing Characteristics	15-18
15-19	SPI Master External Timing Requirements	15-18
15-20	SPI Slave External Timing Characteristics	15-19
	SPI Slave External Timing Requirements	15-19
	SCI Isosynchronous Mode Timing Charateristics For Internal Clock	15-20
	SCI Isosynchronous Mode Timing Requirements For Internal Clock	15-20
	SCI Isosynchronous Mode Timing Charateristics For External Clock	15-21
	SCI Isosynchronous Mode Timing Requirements For External Clock	15-21
15-26	A/D Converter Recommended Operating Conditions	15-22
15-27	A/D Converter Operating Characteristics Over Full Range Of Operating Con-	
	ditions	15-22
	Analog Timing Requirements	15-22
16-1	Package Types	16-5
B-1	ASCII Character Set	B-1
B-2	Control Characters	B-2
C-1	TMS370 Family Opcode/Instruction Map	C-2
D-1	TMS370 Family Instruction/Opcode Set	D-2





Dago

1. Introduction

This manual describes the TMS370 family of microcontroller products. The objective of the manual is to provide the information needed to implement a microcontroller design using a TMS370 device.

This section gives a broad overview of the TMS370 family covering the following topics:

Section

Dectio		i age
1.1	TMS370 Overview	
	TMS370 Architecture Overview	
1.3	Manual Organization	
1.4	Symbols and Conventions	
1.5	Applicable Documents	

1.1 TMS370 Overview

The TMS370 family consists of VLSI, 8-bit, CMOS microcontrollers with on-chip EEPROM storage and peripheral support functions. This family of microcontrollers provides superior performance in complex real-time control applications in demanding environments. With devices available in maskprogrammable read-only memory (ROM) and electrically-erasable programmable read-only memory (EEPROM), the designer has a significant range of options to chose from in deciding the most economical, efficient manner of getting a product to market.

The prototyping and production devices of the TMS370 family are totally interchangeable. This reduces development costs and cycle time, and facilitates rapid product modification and upgrade. The alterable non-volatile memory (EEPROM) allows a designer to customize his equipment for a specific application with quick turnaround.

The TMS370 family is fully supported by a host of TI development tools which provide simplified software development for quicker market introduction of new products. These development support tools include an Assembler, a Linker, an In-Circuit emulator (XDS - eXtended Development Support), and an EEPROM/UVEPROM programmer. All of these tools work together using an MS[™]-DOS-based Personal Computer (PC) as the host and central control element.¹ This allows selection of the host computer and the text management and editing tools based on user preference.

TMS370 FEATURES AND BENEFITS

FEATURES

- Sub 2-Micron Technology
- Series of compatible devices
- EEPROM Technology
- Versatile memory configurations
- Programmable Interrupt Handling
- 14 Addressing Modes

BENEFITS

- Low power consumption over wide temperature range
- Supports software migration
- Alterable, non-volatile memory on-chip to support in-socket programming and form factor emulation
- Many memory options to meet applications requirements
- Provides design flexibility
- Increases programmer's flexibility during software development phase

Intro

¹ MS is a trademark of Microsoft Corporation.

FEATURE	370C010	370C810	370C050	370C850	COMMENTS/BENEFITS	
Program Memory	4 Kbytes ROM	4 Kbytes EEPROM	4 Kbytes ROM	4 Kbytes EEPROM	EEPROM supports in-socket programming	
Static RAM	128 bytes	128 bytes	256 bytes	256 bytes	Data retention in low-power modes	
Data EEPROM	256 bytes	256 bytes	256 bytes	256 bytes	Data retention in power-off mode	
Watchdog Timer	Y	Y	Y	Y	Helps ensure system integrity	
Timer 1	Y	Υ	Y	Y	16 bits with 200 ns resolution	
Timer 2			Y	Y	16 bits with 200 ns resolution	
A/D Converter			Y	Y	8 channel, 8-bit accuracy with selectable references; provides conversion of external analog inputs in 164 cycles	
Serial Communications Interface			Y	Y	Async. transmission up to 156 kbits/s; Sync transmission up to 2.5 Mbits/s; software selectable baud rate and data format	
Serial Peripheral Interface	Y	Y	Y	Y	Data transmission up to 2.5 Mbits/s.	
External Interrupt Inputs (3)	Y	Y	Y	Ŷ	Selectable edge detection	
External Memory Bus Expansion			Y	Y	Non-multiplexed address bus and data bus. Eliminates requirements for glue chips and saves board space	
Max. Digital I/O	22	22	55	55	Provides the designer with multi- purpose ports for increased flexibility	
Pin Count	28	28	68	68	Provides alternatives to meet the requirements of the application	
Packaging	DIP/ PLCC	DIP/ PLCC	PLCC	PLCC	Supports high density surface mount	

Table 1-1. TMS370 Family Features

TMS370 APPLICATIONS

INDUSTRIAL

- Motor Control
- Temperature controllers
- Process control
- Meter control
- Medical Instrumentation
- Security systems

TELECOMMUNICATIONS

- Modems
- Intelligent phones
- Intelligent line card control
- Telecopiers
- Debit cards

AUTOMOTIVE

- Climate control systems
- Cruise control
- Entertainment systems
- Instrumentation
- Navigational systems
- Engine control
- Sub-systems diagnostics

COMPUTER

- Keyboards
- Peripheral interface control
- Disk controllers
- Terminals

1.2 TMS370 Architecture Overview

Figure 1-1 is a block diagram of the TMS370 architecture showing the major functions. The unshaded blocks and paths in the figure are features common to TMS370Cx10 and TMS370Cx50 devices. Shaded blocks and paths are present only on TMS370C050 and TMS370C850 devices.

The TMS370 family is based on a register-to-register architecture which allows access to a 256-byte Register File in a single bus cycle. On-chip memory includes a 4-kilobyte Program Memory (EEPROM or mask ROM), a 128/256-byte Static RAM, and a 256-byte Data EEPROM.

The versatile on-chip peripheral functions include (depending on the specific member of the series) an Analog-to-Digital converter (A/D), a Serial Communications Interface function (SCI), a Serial Peripheral Interface (SPI), up to three timers, and up to 55 digital Input/Output pins.




Figure 1-1. TMS370 Block Diagram

CPU

The TMS370 CPU is an 8-bit processor with Status register, Program Counter register, and Stack Pointer internal to the CPU module. The CPU uses the Register File as working registers, accessed on the internal bus in one bus cycle. The 8-bit internal bus also allows access to memory, and the peripheral interfaces. TMS370C050 and TMS370C850 devices allow external bus expansion through Ports A, B, C, and D.

REGISTER FILE

The Register File is located at the beginning of the TMS370 memory map. Register-access instructions in the TMS370 instruction set allow access to any of these registers in one bus cycle. This segment of the memory map is used as general purpose RAM and the Stack.

DATA EEPROM

The Data EEPROM module contains 256 bytes of Electrically Erasable Programmable Read Only Memory. This memory is useful for constants and infrequently changed variables required by the application program. The EEPROM can be programmed and erased using available Programmers or by the TMS370 itself under program control.

PROGRAM MEMORY

The Program Memory module contains four kilobytes of memory. In TMS370C810 and TMS370C850 devices the Program Memory is EEPROM and can be programmed, erased, and reprogrammed for prototype or small production runs. In TMS370C010 and TMS370C050 devices, the program memory is mask ROM, programmed at the factory.

INPUT/OUTPUT PORTS

TMS370C010 and TMS370C810 devices have two ports: Ports A and D. Both of these ports can be programmed, bit-by-bit, to function as either a digital input or a digital output.

TMS370C050 and TMS370C850 devices have four ports: Ports A, B, C, and D. These ports can be configured by software as the data, control, and address lines for an external bus. Any bits not needed for an external bus can be programmed to be either a digital input or a digital output.

WATCHDOG TIMER

The Watchdog Timer can be programmed to generate an interrupt when it times out. This function provides a hardware monitor over the software to prevent a "lost" program. If not needed as a watchdog, this timer can be used as a general purpose timer.

TIMER 1 and TIMER 2

These timers can be programmed to one of many configurations to count events, compare the counter contents to a preset value, or time-out after a preset interval. The results of these operations can generate an interrupt to the CPU, set flag bits, reset the timer counter, toggle an I/O line, or generate pulse-width-modulated (PWM) outputs.

SCI, SERIAL COMMUNICATIONS INTERFACE

The SCI module is a built-in serial interface which can be programmed to be asynchronous or isosynchronous. All timing, data format, and protocol factors are programmable and controlled by the SCI module in operation. The CPU takes no part in the serial communications except to write data to be transmitted to registers in the SCI and read received data from registers in the SCI when interrupted.

SPI, SERIAL PERIPHERAL INTERFACE

The SPI module is a built-in serial interface which facilitates communication between networked master and slave CPUs. As in the SCI, the SPI is setup by software and from then on, the CPU takes no part in timing, data format, or protocol. Also, as in the SCI, the CPU reads and writes to memory mapped registers to receive and transmit data. An SPI interrupt alerts the CPU when received data is ready.

A-TO-D CONVERTER

The A-to-D Converter module is an eight-channel, 8-bit, successiveapproximation, analog-to-digital converter. The reference source and input channel are selectable. The conversion result can be programmed to be the ratio of the input voltage to the reference voltage or the ratio of one analog input to another. Input lines not required for A/D conversion can be programmed to be digital input lines.

1.3 Manual Organization

The following sections of this manual and their contents are summarized below.

Section 2: Family Devices

Presents the features of TMS370 family members including pinouts.

Sections 3 - 11

Describes the operation and programming of each major function in the TMS370 architecture.

Section 12: Instruction Set

Describes the TMS370 addressing modes and each of the 73 instructions including samples and examples.

Section 13: Design Aids

Gives sample interface circuits and programing examples.

Section 14: Development Support

Describes the hardware and software design-development tools available for the TMS370 series.

Section 15: Electrical Specifications

Gives timing diagrams and electrical specifications.

Section 16: Customer Information

Gives packaging, numbering, and ordering information.

Appendix A:

Gives reference tables and diagrams for TMS370 control bits.

Appendix B - D:

Give reference tables for the TMS370 character set, instruction set, and opcodes.

Appendix E: Glossary

Index


1.4 Symbols and Conventions

The following symbols and conventions are used in this manual.

SYMBOL	EXAMPLE	DESCRIPTION		
(xxxxxx.n)	SPICTL.4	Bit location convention used in text, where 'xxxxxx' is the name of the register containing the bit and 'n' is the bit number (7=msb, 0=lsb).		
(xx.n)	4A.0	Bit location convention used in figures, where 'xx' is the hexadecimal address of the peripheral register containing the bit and 'n' is the bit number ($7 = msb$, $0 = lsb$).		
h	1000h	Designates a number in the hexadecimal number system.		
TMS370C0x0		Refers to TMS370C010 and TMS370C050 devices.		
TMS370C8x0	-	Refers to TMS370C810 and TMS370C850 devices.		
TMS370Cx10		Refers to TMS370C010 and TMS370C810 devices.		
TMS370Cx50		Refers to TMS370C050 and TMS370C850 devices.		
set		When used in reference to bits, means to write a logic 1 to the bit.		
clear		When used in reference to bits, means to write a logic 0 to the bit.		
P0n	P012	Hexadecimal Peripheral File (PF) address used in instructions accessing the PF.		
Pn	P18	Decimal Peripheral File (PF) address used in instructions accessing the PF. (i.e., P18 = P012).		
R0n	R010	Hexadecimal Register File (RF) address used in instructions accessing the RF.		
Rn	R16	Decimal Register File (RF) address used in instructions accessing the RF. (i.e., R16 = R010)		

1.5 Applicable Documents

- 1) TMS370 Family Assembly Language Tools User's Guide, SPNU010.
- 2) TMS370/EEPROM Programmer's User's Guide, SPNU011.
- 3) TMS370 Family PC Debugger Interface User's Guide, SPNU012
- 4) TMS370 XDS/22 Quick Reference Card, SPNU009
- 5) TMS370C050/TMS370C850 8-Bit Microcontrollers Data Sheet, SPNS010
- 6) TMS370C010/TMS370C810 8-Bit Microcontrollers Data Sheet, SPNS012



2. TMS370 Family Devices

This section discusses the features of the TMS370 family¹ of microcomputers. All family members are software compatible, allowing easy migration within the TMS370 family by maintaining a software base, development tools, and design expertise.

The TMS370 family devices are divided into two categories:

- TMS370Cx10 devices which include the TMS370C010 and TMS370C810
- TMS370Cx50 devices which include the TMS370C050 and TMS370C850

Both categories are supported by development tools that include the XDS, Assembler, and Linker.

This section begins with a summary and comparison of the TMS370 family devices, and then provides key features, pinouts, and pin descriptions for the individual categories.

Sectio		Page
2.1	Summary and Device Comparison.	2-2
2.2	TMS370Cx10 Features	
2.3	TMS370Cx50 Features.	2-4
2.4	TMS370 Family Pinouts/Pin Descriptions	2-6
2.4.1	TMS370Cx10 Pinouts	2-6
2.4.2	TMS370Cx10 Pin Descriptions	2-7
	TMS370Cx50 Pinouts	
2.4.4	TMS370Cx50 Pin Descriptions	

²

¹ Throughout this manual, the term *TMS370* or *TMS370 family* refers to all members of the group.

2.1 Summary and Device Comparison.

The TMS370 family CMOS devices can be summarized as follows:

- The TMS370C010 and TMS370C810 are 8-bit, single-chip microcomputers, containing a CPU, a 16-bit timer, flexible I/O, a serial peripheral interface, 128 bytes of on-chip static RAM, and 256 bytes of data EEPROM. The TMS370C010 also has 4K bytes of mask ROM program memory, while the TMS370C810 has 4K bytes of EEPROM program memory.
- The TMS370C050 and TMS370C850 devices have the same basic features as the TMS370Cx10 with the addition of another 16-bit timer (timer 2), a serial communications interface, 128 bytes of on-chip static RAM (for a total of 256), memory expansion ports, and an eight channel A/D converter.
- Development tools include the TMS370 XDS, Assembler, and Linker.

	TMS370C010	TMS370C810	TMS370C050	TMS370C850	
Maximum Oscillator Freq.	m Oscillator 20 MHz		20 MHz	20 MHz	
Voltage	5 V ±10%	5 V ±10%	5 V ±10%	5 V ±10%	
Operating temperature	-40°C to 85°C	-40°C to 85°C	-40°C to 85°C	-40°C to 85°C	
Program Memory	4K ROM	4K EEPROM	4K ROM	4K EEPROM	
Internal RAM	128 bytes	128 bytes	256 bytes	256 bytes	
Data EEPROM	256 bytes	256 bytes	256 bytes	256 bytes	
Modules SPI Timer 1 Watchdog timer Timer 2 SCI A/D Port I/O Lines: Bidirectional	Yes Yes No No No 22	Yes Yes No No No 22	Yes Yes Yes Yes Yes Yes Yes	Yes Yes Yes Yes Yes Yes 46	
Input only	1	1	9	9	
Memory Expansion	No	No	Yes 🥖	Yes	
Interrupts/Reset External 4 Vectors total 6 Sources total 13		4 6 13	4 10 23	4 10 23	
Package Type 28-pin DIP 28-pin PLCC		28-pin DIP 28-pin PLCC	64-pin PLCC	64-pin PLCC	

Table 2-1. TMS370 Family Feature Summary

2.2 TMS370Cx10 Features

The key features of the TMS370Cx10 devices are as follows:

CMOS EEPROM Technology

- EEPROM programming with single 5-volt supply
- Flexible operating features
 - Power reduction STANDBY and HALT modes
 - -40C to 85C operating temperature
 - 2 MHz to 20 MHz input clock frequency
 - 5-volt supply (V_{CC})
 - Wake-up power-down mode
- Memory-mapped ports for easy addressing
- 14 addressing modes using eight formats, including:
 - Register-to-register arithmetic
 - Indirect addressing
 - Indexed and indirect branches and calls
- 16-bit general-purpose timer, software configurable as:
 - 16-bit event timer
 - 16-bit pulse accumulator
 - 16-bit input-capture function
 - Two compare registers
 - Self contained PWM output function
- On-chip 24-bit watchdog timer
- Serial peripheral interface (SPI)
 - Variable-length high-speed shift register
 - Synchronous master/slave operation
 - Error detection flags
- Flexible interrupt handling
 - Two software programmable interrupt levels
 - Programmable rising or falling edge detect
- System integrity features:
 - Oscillator fault detection
 - Privileged mode lockout
 - Watchdog timer (24-bit)

2.3 TMS370Cx50 Features.

FEATURE	TMS370C010	TMS370C810	TMS370C050	TMS370C850
Maximum Oscillator Freq.	20 MHz	20 MHz	20 MHz	20 MHz
Voltage	5 V ±10%	5 V ±10%	5 V ±10%	5 V ±10%
Operating temperatures	-40°C to 85°C 0°C to 70°C	-40°C to 85°C 0°C to 70°C	-40°C to 85°C 0°C to 70°C	-40°C to 85°C 0°C to 70°C
Program Memory	4K ROM	4K EEPROM	4K ROM	4K EEPROM
Internal RAM	128 bytes	128 bytes	256 bytes	256 bytes
Data EEPROM	256 bytes	256 bytes	256 bytes	256 bytes
Modules SPI Timer 1 Watchdog timer Timer 2 SCI A/D Converter I/O Lines: Bidirectional	Yes Yes No No No No 22	Yes Yes No No No No	Yes Yes Yes Yes Yes Yes Yes	Yes Yes Yes Yes Yes Yes Yes
Input only Memory Expansion	1 No	No	9 Yes	9 Yes
Interrupts/Reset External Vectors total Sources total	4 6 13	4 6 13	4 10 23	4 10 23
Package Type	28-pin DIP 28-pin PLCC	28-pin DIP 28-pin PLCC	64-pin PLCC	64-pin PLCC

Table 2-2. TMS370Cx50 Feature Summary

The TMS370Cx50 devices contain all the features of the TMS370Cx10 devices plus additional capabilities. The following features are common to all TMS370Cx50 and TMS370Cx10 devices:

- CMOS EEPROM Technology
 - EEPROM programming with single 5-volt supply
- Flexible operating features
 - Power reduction STANDBY and HALT modes
 - -40C to 85C operating temperature
 - 2 MHz to 20 MHz input clock frequency
 - 5-volt supply (V_{CC})
 - Wake-up power-down mode
- Memory-mapped ports for easy addressing

2

- 14 addressing modes using eight formats, including:
 - Register-to-register arithmetic
 - Indirect addressing
 - Indexed and indirect branches and calls
- 16-bit general purpose timer software configurable as:
 - 16-bit event timer
 - 16-bit pulse accumulator
 - 16-bit input-capture function
 - Two compare registers
 - Self contained PWM output function
- On-chip 24-bit watchdog timer
- Serial peripheral interface (SPI)
 - Variable-length high-speed shift register
 - Synchronous master/slave operation
 - Error detection flags
- Flexible interrupt handling
 - Two software programmable interrupt levels
 - Programmable rising or falling edge detect
- System integrity features:
 - Oscillator fault detection
 - Privileged mode lockout
 - Watchdog timer (24-bit)

The following features are unique to the TMS370Cx50 devices:

- Eight channel A/D converter
- 2nd 16-bit general purpose timer
- Serial communications interface (SCI)
 - Asynchronous and Isosynchronous modes
 - Full duplex, double buffered Rx and Tx
- Additional 128 bytes of on-chip RAM (256 bytes total)
- Flexible system memory configurations
 - Precoded external chip select outputs
 - Programmable external memory/peripheral WAIT states
 - Addressable memory expansion to over 112K bytes
 - No logic needed for external memory addressing
 - WAIT line to extend bus cycles

2-5


2

2.4 TMS370 Family Pinouts/Pin Descriptions

2.4.1 TMS370Cx10 Pinouts

2

The pinouts for the TMS370Cx10 devices are shown below.



A. 28-Pin DIP

B. 28-Pin PLCC



2.4.2 TMS370Cx10 Pin Descriptions

Pin			
Name	No.	1/0	Description
A0 A1 A2 A3 A4 A5 A6 A7	14 13 11 10 9 8 7 3	I/0 I/0 I/0 I/0 I/0 I/0 I/0 I/0	Port A is a general purpose bidirectional I/O port.
D3 D4 D5 D6 D7	28 26 15 1 2	1/0 1/0 1/0 1/0	Port D is a general purpose bidirectional I/O port.
INT1 INT2 INT3	16 17 18	 /0 /0	External non-maskable or maskable interrupt/General purpose input pin. External maskable interrupt input/General purpose bidirectional pin. External maskable interrupt input/General purpose bidirectional pin.
T1IC/CR T1PWM T1EVT	22 21 20	1/0 1/0 1/0	Timer 1 Input Capture/Counter Reset input pin/General purpose bidirectional pin. Timer 1 PWM output pin/General purpose bidirectional pin. Timer 1 external Event input pin/General purpose bidirectional pin.
SPISOMI SPISIMO SPICLK	25 23 24	1/0 1/0 1/0	SPI Slave Output pin. Master Input pin/General purpose bidirectional pin. SPI Slave Input pin, Master Output pin/General purpose bidirectional pin. SPI bidirectional Serial Clock pin/General purpose bidirectional pin.
RESET	27	1/0	System reset bidirectional pin. As an input it initializes microcontroller, as an open-drain output it indicates an internal failure was detected by the Watchdog or Oscillator Fault circuit.
мс	19	I	Mode control input pin; enables EEPROM Write Protection Override (WPO) mode. Normal operation = 0V, WPO = 12V.
XTAL2/ CLKIN	5	I	Internal oscillator crystal input/External clock source input.
XTAL1	6	0	Internal oscillator output for crystal.
Vcc	4		Positive supply voltage
Vss	12		Ground reference

Table 2-3. TMS370Cx10 Pin Descriptions

NOTE: Each pin associated with Interrupt 2, Interrupt 3, Timer 1, and SPI functional blocks may be individually programmed as a general purpose bidirectional pin if it is not used for it's primary block function.

2.4.3 TMS370Cx50 Pinouts




Figure 2-2. Pinouts for TMS370C050 and TMS370C850

2.4.4 TMS370Cx50 Pin Descriptions

Pin				
Name	Alternate Function	No.	I/O	Description
A0 A1 A2 A3 A4 A5 A6 A7	DATA0 (LSB) DATA1 DATA2 DATA3 DATA4 DATA5 DATA6 DATA7 (MSB)	17 18 19 20 21 22 23 24	I/O I/O I/O I/O I/O I/O I/O	Single-chip mode: Port A is a general purpose bidirectional port. Expansion mode: Port A may be individually programmed as the external bidirectional data bus (DATAO-DATA7).
B0 B1 B2 B3 B4 B5 B6 B7	ADD0 ADD1 ADD2 ADD3 ADD4 ADD5 ADD6 ADD6 ADD7	65 66 67 68 1 2 3 4	/0 /0 /0 /0 /0 /0 /0	Single chip mode: Port B is a general purpose bidirectional I/O port. Expansion modes: Port B may be individually programmed as the low order address output bus (ADD0-ADD7).
C0 C1 C2 C3 C4 C5 C6 C7	ADD8 ADD9 ADD10 ADD11 ADD12 ADD13 ADD14 ADD15	5 7 8 10 11 12 13 14	/0 /0 /0 /0 /0 /0 /0	Single chip mode: Port C is a general purpose bidirectional I/O port. Expansion mode: Port C may be individually programmed as the high order address output bus (ADD8-ADD15).
INT1	INTIN	52	I	External interrupt (non-maskable or maskable)/ General purpose input pin.
INT2 INT3	INTIO1 INTIO2	51 50	1/0 1/0	External maskable interrupt input/General purpose bidirectional pin. External maskable interrupt input/General purpose bidirectional pin.


Table 2-4. TMS370Cx50 Pin Descriptions

Table 2-4.	TMS370Cx50	Pin	Descriptions	(Continued)
------------	------------	-----	--------------	-------------

	Pi	n			
Name	Alternate Name Function No.		I/O	Description	
	Function				Single chip mode: Port D is a general purpose bidirectional I/O port. Each of the Port D pins can be individually configured as either a general purpose I/O pin, primary memory control signal (Function A), or secondary memory control signal (Function B). All chip selects are independent and can be used for memory bank switching.
DO	CSE2	OCF	64	I/O	I/O pin/A: Chip Select Eighth output 2 goes low during memory accesses to 2000h-3FFFh /B: Opcode fetch goes low during the opcode fetch memory cycle.
D1	CSH3		60	I/O	I/O pin/A: Chip Select Half output 3 goes low during memory accesses to 8000h-FFFFh.
D2	CSH2		59	1/0	I/O pin/A: Chip Select Half output 2 goes low during memory accesses to 8000h-FFFFh.
D3	CLK- OUT	CLK OUT	58	1/0	I/O pin/A, B: Internal clock signal is 1/4 XTAL2/CLKIN frequency.
D4	R/W	R/₩	57	I/O	I/O pin/A, B: Read/Write output pin.
D5	CSPF		56	I/O	I/O pin/A: Chip Select Peripheral output for peripheral file goes low during memory accesses to 10C0h-10FFh.
D6	CSH1	EDS	55	I/O	I/O pin/A: Chip Select Half output 1 goes low during memory accesses to 8000h-FFFFh /B: External Data Strobe output goes low during memory accesses from external memory and has the same timings as the five chip selects.
D7	CSE1	WAIT	54	1/0	I/O pin/A: Chip Select Eighth output goes low during memory accesses to 2000h-3FFFh /B: Wait input pin extends bus signals.
	Alter Fund				
T1IC/CR	T1101		46	1/0	Timer 1 Input Capture/Counter Reset input pin/General purpose bidirectional pin.
T1PWM	T1102		45	I/O	Timer 1 PWM output pin/General purpose bidirectional pin.
T1EVT	T1EVT T2IO3 44		44	I/O	Timer 1 External Event input pin/General purpose bidirectional pin.
T2IC1/ CR	T2I01		27	I/0	Timer 2 Input Capture 1/Counter Reset input pin/General purpose bidirectional pin.
T21C2/ PWM	T2IO2		26	I/O	Timer 2 Input Capture 2/PWM output pin/ General purpose bidirectional pin.
T2EVT	T2IO3		25	1/0	Timer 2 External Event input pin/General purpose bidirectional pin.

	Pin			
Name	Alternate Function	No.	1/0	Description
SPISOMI	SPIIO1	49	1/0	SPI Slave Output pin, Master Input pin/ General purpose bidirectional pin.
SPISIMO	SPIIO2	48	I/O	SPI Slave Input pin. Master Output pin/ General purpose bidirectional pin.
SPICLK	SPIIO3	47	I/O	SPI bidirectional Serial Clock pin/ General purpose bidirectional pin.
SCITXD	SCII01	30	1/0	SCI Transmit Data output pin/General purpose bidirectional pin.
SCIRXD	SC1102	29	I/O	SCI Receive Data Input pin/General purpose bidirectional pin.
SCICLK	SCIIO3	28	I/O	SCI bidirectional Serial Clock pin/ General purpose bidirectional pin.
ANO	EO	36	I	A/D analog input (AN0-AN7) or positive reference pins (AN1-AN7).
AN1	E1	37	ł	
AN2	E2	38	. I	Port E may be individually programmed as general purpose input pins if not used as A/D converter
AN3	E3	39	I.	analog input or positive reference input.
AN4	E4	40	I.	
AN5	E5	41	1	
AN6	E6	42	1	
AN7	E7	43	I	
Vcc3		34		A/D converter positive supply voltage and optional positive reference input pin.
Vss3		35		A/D converter ground supply and low reference input pin.
RESET		53	1/0	System reset bidirectional pin. As an input it initializes microcontroller, as open-drain output it indicates an internal failure was detected by the Watchdog or Oscillator Fault circuit.
МС		6	1	Microprocessor/Microcomputer mode control pin, also enables EEPROM Write Protection Override (WPO) mode.
XTAL2/		31	1	Internal oscillator crystal input/External
CLKIN XTAL1		32	0	clock source input. Internal oscillator output for crystal.
Vcc1		33,61		Positive supply voltage for digital logic.
Vcc2		15,63		Positive supply voltage for digital I/O pins.
Vss1		9		Ground reference for digital logic.
Vss2		16,62		Ground reference for digital I/O pins.

NOTE. Each pin associated with the Interrupt, Timer 1, Timer 2, SPI, and SCI functional blocks may be individually programmed as a general purpose bidirectional pin if it is not used for its primary block function.



, •

3. CPU and Memory Organization

This section describes the CPU registers and memory organization. In the TMS370 register-to-register architecture, the CPU and RAM act as a single unit along with the Program Counter, Stack Pointer, and Status Register.

The following conventions are used in this section when discussing specific members of the TMS370 family:

- TMS370C0x0 refers to TMS370C010 and TMS370C050 devices.
- TMS370C8x0 refers to TMS370C810 and TMS370C850 devices.
- TMS370Cx10 refers to TMS370C010 and TMS370C810 devices.
- TMS370Cx50 refers to TMS370C050 and TMS370C850 devices.

This section covers the following topics:

Sectio	n	Page
3.1	CPU/Register File Interaction	
3.2	CPU Registers	
3.2.1	Stack Pointer (SP)	3-3
3.2.2	Status Register (ST)	
3.2.3	Program Counter	
3.3	Memory Map	3-6
3.3.1	Register File	3-7
3.3.2	Peripheral File	3-9
3.3.3	Data EEPROM Module	3-11
3.3.4	Program Memory	3-11
3.4	Memory Operating Modes	3-13
3.4.1	Microcomputer Single-Chip Mode (all TMS370 devices)	3-14
3.4.2	Microcomputer Mode w/External Expansion (TMS370CxE	50) 3-16
3.4.3	Microprocessor Mode without Internal Memory	
3.4.4	Microprocessor Mode with Internal Program Memory	3-20
3.4.5	Memory Mode Summary	3-22

3.1 CPU/Register File Interaction

The first 256 address locations in the memory space, 0000h through 00FFh (0000h-007Fh for TMS370Cx10 devices), are called the *Register File*. Any location in this block can be accessed as: a general purpose register, data memory storage, program instructions, or part of the stack.

Figure 3-1 illustrates the multiple use of the Register File. For example, memory address 0004h can also be treated as register R4. Or, the stack pointer could be loaded with the address 0004h and the stack would start at the next location.

Registers R0 and R1 are also called A and B respectively. Some instructions imply Registers A or B. For example, the instruction LDSP assumes that the value to be loaded into the Stack Pointer is contained in Register B.




Figure 3-1. Register File

This multiple use of the Register File gives designers the flexibility to use the Register File however they wish. The partitioning of the Register File is determined by the value loaded into the stack pointer and the use of the Register File by the program.

3.2 CPU Registers

The CPU contains three registers to control the status and direction of the program. These are the: Stack Pointer, Status Register, and Program Counter. These registers and their use are described in the following paragraphs.


3.2.1 Stack Pointer (SP)

The stack operates as a last-in; first-out, read/write memory. The stack is typically used to store the return address on subroutine calls and the status register contents during interrupts.

The Stack Pointer (SP) is an 8-bit CPU register that points to the last entry or top of the stack. The SP is automatically incremented *before* data is pushed onto the stack and decremented *after* data is popped from the stack.

The stack can be placed anywhere in the Register File. During reset, the SP is loaded with 01h. To control the area occupied by the stack, the application program must set the Stack Pointer and include code to monitor the stack size.

The SP is loaded from Register B (R1) using the assembly language instruction LDSP. The LDSP instruction allows the stack to be located anywhere in the Register File space. The SP may be read into Register B using the STSP command. Figure 3-2 illustrates an example SP initialization and stack operation.






Figure 3-2. Stack Example

For TMS370Cx50 devices, if the stack is pushed beyond its limit of 00FFh, the SP register wraps around from 00FFh to 0000h without an error indication. The stack for TMS370Cx10 devices is not implemented beyond 7Fh; data pushed beyond this limit is lost. The application program must guard against stack overflow.

3.2.2 Status Register (ST)

The ST register includes four status bits and two interrupt enable bits. The four status bits indicate the outcome of the previous instruction. Conditional instructions (for example, the conditional jump instructions) use these status bits to determine program flow. The two interrupt bits control the two interrupt levels. The ST register, status bit notation, and status bit definitions are as follows:

	Status Register (SI)							
Bit # -	7	6	5	4	3	2	1	0
	с	N	z	v	IE2	IE1		,
	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0		

R=Read, W=Write, -n= Value after RESET

Bits 0-1 - Reserved. Read data is indeterminate.

Bit 2 - IE1. Level 1 Interrupt Enable.

This bit controls interrupt level 1 (highest priority).

- 0 = disable interrupt requests from priority level 1.
- 1 = enable interrupt requests from priority level 1.
- Bit 3 IE2. Interrupt Enable, Chain 2.

This bit controls interrupt level 2 (lowest priority).

- 0 = disable interrupt requests from priority level 2.
- 1 = enable interrupt requests from priority level 2.

Bit 4 - V. Overflow.

Set by the CPU if an arithmetic overflow condition was detected during the previous instruction. The value of this flag is significant at the completion of the following instructions: ADC, ADD, SUB, SBB, CMP, DIV.

Instruction	V
ADC, ADD, INC, INCW	(C XOR N) AND (Bit 7{s} XNOR Bit 7{d})
CMP, DEC, SUB, SBB	(C XOR N) AND (Bit 7{s} XOR Bit 7{d})
DIV	1 if Rn \leq A, which means quotient > 255

Bit 5 - Z. Zero.

Set by the CPU if the result of the previous operation was 0; cleared otherwise.

Bit 6 - N. Negative.

CPU sets this bit to the value of the most significant bit (sign bit) of the result of the previous operation.

Bit 7 - C. Carry.

This status bit is set by arithmetic instructions as a carry bit or as a no-borrow bit. It is also effected by the rotate instructions. See each instruction in Section Section 12 for a detailed description of how the Carry bit is used.

When the CPU acknowledges an interrupt, the contents of the Status Register are automatically pushed onto the stack, then the Status Register is cleared (for more information on interrupt effects on the Status Register, see Section 5.1.1). The normal exit from an interrupt service routine is made with the RTI instruction. When the CPU executes the RTI instruction, it automatically restores the content of the Status Register with a stack-pop operation. The four condition flags (C, N, Z, and V) are updated every time an instruction is executed which manipulates or moves data. Thus, conditional branches should be performed immediately after a data manipulation operation. The instructions that *do not* affect the contents of these flags are:

- TRAP 0 through TRAP 15 - CALL	- IDLE, - NOP
- CALL - CALLR	- NOP - PUSH ST
- BR	- RTS
- DJNZ	- STSP
- JMP	- JMPL
 Conditional Jump instructions 	- LDSP

The LDST instruction allows a program to change all bits in the Status Register. The byte following this instruction is loaded directly into the Status Register. The assembly language instructions DINT, EINT, EINTH, and EINTL enable specific interrupts. These instructions are converted to a "LDST #iop8" opcode by the assembler so that "#iop8" is the appropriate value to set or clear the specific interrupt (see section Section 12 for more information on the LDST instruction).

The carry (C) bit can be set with the SETC opcode and cleared with the CLRC opcode.

3.2.3 Program Counter

The contents of the Program Counter (PC) point to the memory location of the next instruction to be executed. The PC consists of two 8-bit registers in the CPU: the Program Counter High (PCH) and Program Counter Low (PCL). These registers contain the MSB and LSB of a 16-bit address.

During RESET, the PCH (MSB of the PC) is loaded with the contents of memory location 7FFEh and the PCL (LSB of the PC) is loaded with the contents of memory location 7FFFh. Figure 3-3 illustrates this operation using an example value of 7000h as the contents of memory locations 7FFEh and 7FFFh (Reset vector).




Figure 3-3. Program Counter After Reset

3.3 Memory Map

Figure 3-4 shows the memory maps of TMS370Cx50 and TMS370Cx10 devices. The partitioning of memory and the physical location of memory (that is, on or off chip) depends on the device used and the memory mode of operation. The memory modes of operation are discussed in Section 3.4.

Each TMS370Cx50 device can be programmed to use the 16 address bits to access up to 64 kilobytes of memory. In addition, memory expansion features allow up to 112 kilobytes of external memory. (The expansion features are described further in Section 3.4.2.)




Figure 3-4. TMS370 Memory Map

The following paragraphs describe each block of the memory map.

3.3.1 Register File

The beginning addresses of the memory map (0000h-00FFh for TMS370Cx50 devices or 0000h-007Fh for TMS370Cx10 devices) are on-chip RAM called the Register File (RF). In TMS370Cx50 devices, the RF has 256 bytes of memory treated as registers R0 through R255. In TMS370Cx10 devices, the RF has 128 bytes of memory treated as registers R0 through R127.

The first two registers, R0 and R1, are also called Register A and Register B, respectively. The memory addresses of these registers are given in Figure 3-5.




Figure 3-5. Register File Addresses

Locations within the RF address space may serve as either the CPU register file or general purpose read/write memory. Instructions can reside in and be executed from any location in the address space without restriction. The stack also occupies a portion of the Register File.

Therefore, any location in the register file can be accessed by one of three ways.

1) Normal memory access using a hexadecimal address. For example,

MOV A,0006 (B); Move the contents of Register A to ; memory location 0006h indexed by B.

2) Register access using the register number. For example,

MOV	A,R6	;Move the contents of Register A to
		; Register R6.

3) Stack access using the stack pointer. For example,

MOV	#5 , В	;Move the value 5 into Register B.
LDSP		;Move the contents of Register B to
		; the Stack Pointer.
PUSH	A	Increment Stack Pointer to 6.
		; Move contents of Register A to 0006h.

Access time to the Register File, when used as a general purpose register, is a single system clock cycle. Any other access to the Register File takes two clock cycles.

A Reset operation has no effect on the contents of any memory location within the Register File except for locations 0000h (Register A) and 0001h (Register B). Registers A and B are cleared in the beginning of the reset process.

The Halt, Idle, and Standby states have no effect on the contents of the Register File.

3.3.2 Peripheral File

The Peripheral File (PF) is a set of memory-mapped registers which provide access to all internal peripheral modules, system-wide control functions, and EEPROM programming control.

The PF includes 256 addresses in the memory map from 1000h-10FFh. The PF is divided into 16 frames of 16 bytes each. Each peripheral module is allocated its own set of control registers. In addition, some frames are dedicated to specific functions.

The instruction set includes some instructions which access the Peripheral File directly. These instructions designate the register by the number of the file register relative to 1000h, preceded by 'P0' for a hexadecimal designator or 'P' for a decimal designator. For example, the System Configuration Control Register 0 is located at address 1010h; its Peripheral File hexadecimal designator is P010 and its decimal designator is P16.

Table 3-1 gives the address map for the Peripheral File.

FRAME NO.	ADDRESS	DESCRIPTION	TMS370Cx50	TMS370Cx10
0	1000h	Reserved for factory test		
1	1010h	System and EEPROM control registers	Yes	Yes
2	1020h	Digital I/O port control registers	Yes	Yes
3	1030h	SPI registers	Yes	Yes
4	1040h	TIMER1 registers	Yes	Yes
5	1050h	SCI registers	Yes	NA
6	1060h	TIMER2 registers	Yes	NA
7	1070h	A-to-D registers	Yes	NA
8	1080h	Reserved	NA	NA
9	1090h	Reserved	NA	NA
10	10A0h	Reserved	NA	NA
11	10B0h	Reserved	NA	NA
12	10C0h	External Peripheral control	Yes	NA
13	10D0h	External Peripheral control	Yes	NA
14	10E0h	External Peripheral control	Yes	NA
15	10F0h	External Peripheral control	Yes	NA

Table 3-1. Peripheral File Address Map

NA - Not Available

Frame 0 of the Peripheral File (memory addresses 1000h-100Fh) is reserved for factory testing. The results of access to this frame are unpredictable.

Frame 1 (1010h-101Fh) contains system configuration and control functions. It also contains registers for controlling EEPROM programming. EEPROM module control registers are described in Section 6.

Frame 2 (1020h-102Fh) contains the Digital I/O Pin configuration/control registers. The individual functions controlled by these registers are described in Section 4.2, page 4-11.

Frames 3 through 7 are used by the internal peripherals. These peripherals and their control registers are described in the following sections.

- SPI registers Section 10
- Timer 1 registers Section 7
- SCI registers Section 9
- Timer 2 registers Section 8
- A-to-D registers Section 11

Frames 8 through 11 are reserved.

Frames 12 through 15 are available for external expansion of the Peripheral File on devices that have bus expansion capability. These frames are located in external memory and accessed by the external address and data buses.

3.3.3 Data EEPROM Module

The Data EEPROM module is a 256 byte array at memory locations 1F00h through 1FFFh. This 256 byte array is configured into 8 blocks of 32 bytes. Each block can be individually write protected. This module can be programmed on either a byte-wide or single-bit basis. Read-access time for the EEPROM module is two system clock cycles.

Programming of the Data EEPROM array is controlled by the Data EEPROM Control Register (DEECTL) at memory address 101Ah and a Write Protection Register (WPR) at memory address 1F00h. EEPROM programming commands are controlled through these registers. See Section 6.1.1.1 and Section 6.1.1.2 for more details on the WPR and DEECTL registers.

3.3.4 Program Memory

The Program Memory is arranged as individually-addressable bytes located at 7000h through 7FFFh in the memory map. Data may be read or code may be executed directly from these locations.

Memory addresses 7FECh through 7FFFh are reserved for interrupt and reset vectors. Trap vectors, used with TRAP0 through TRAP15 instructions, are at addresses 7FC0h through 7FDFh. Table 3-2 gives the memory map for the reserved vector locations.

The Program Memory may be either ROM or EEPROM depending the specific member of the TMS370 family. The differences are described in the paragraphs following Table 3-2.

ADDRESS	DESCRIPTION	TMS370Cx50	TMS370Cx10	NO. OF BYTES
7FC0h	Trap 0-15	Yes	Yes	32
7FE0h	Reserved	NA	NA	12
7FECh	A-D Converter	Yes	NA	2
7FEEh	Timer 2	Yes	NA	2
7FF0h	Serial Communications Interface TX	Yes	NA	2
7FF2h	Serial Communications Interface RX	Yes	NA	2
7FF4h	Timer 1	Yes	Yes	2
7FF6h	Serial Peripheral Interface	Yes	Yes	2
7FF8h	Interrupt 3	Yes	Yes	2
7FFAh	Interrupt 2	Yes	Yes	2
7FFCh	Interrupt 1	Yes	Yes	2
7FFEh	Reset	Yes	Yes	2

Table 3-2. Vector Address Map

NA - Not Available

3 🔇

3.3.4.1 Program ROM Module (TMS370C0x0 devices only)

The Program ROM module consists of read-only memory which is programmed at the time of device fabrication. All accesses to the ROM module requires two system clock cycles.

Note:

All TMS370 family devices contain mask ROM space reserved for TI use only. This space includes locations 7FE0h through 7FEBh. This reserved area should not be used in the customer's software algorithm, nor should it be used during mask ROM/firmware development.

The contents of the reserve locations are changed by TI.

3.3.4.2 Program EEPROM Module (TMS370C8x0 devices only)

The Program EEPROM module replaces the Program ROM for systems in prototype or small production runs. The module consists of 4 kilobytes of EEPROM (7000h-7FFFh) and the necessary programming control logic.

The Program EEPROM Control Register (PEECTL) is located at memory location 101Ch in the Peripheral File.

Read access to the Program EEPROM is performed as normal memory read cycles. Write cycles require a special sequence of events. This sequence is the same as that for the Data EEPROM. See Section 6.2.2 for a detailed discussion of programming the EEPROM Modules.

The EEPROM can be written to only when the microcomputer is operating under Write Protect Override (WPO), which is set by applying 12 volts to the MC pin.

3.4 Memory Operating Modes

TMS370Cx50 devices have four memory operating modes.

- Microcomputer modes
 - microcomputer single-chip mode
 - microcomputer with external expansion
- Microprocessor modes
 - microprocessor without internal program memory
 - microprocessor with internal program memory

TMS370Cx10 devices have no memory expansion capability and operate only in the microcomputer, single-chip mode.

For TMS370Cx50 devices, the basic microcomputer and microprocessor operating modes are selected by the voltage level applied to the dedicated MC pin when the RESET pin goes inactive (high).

If the MC pin is low when the $\overline{\text{RESET}}$ signal goes high then the processor enters the microcomputer mode. If the MC pin is high when the RESET signal goes high, then it enters the microprocessor mode. Changing the MC pin alone will not change the memory mode. To change memory operating mode, change the MC pin and then reset the device.

Applying 12 volts to the MC pin *after* Reset forces the device to enter the Write Protect Override (WPO) mode.

Note:

If 12 volts is applied to the MC pin when the RESET pin goes from low to high, the results are unpredictable.

If the processor resets into a microcomputer mode, the software can change the internal system configuration registers to select the desired memory expansion configuration. Part of this configuration setup involves Digital I/O Port D. Each pin of Port D can be programmed to serve one of three purposes: Digital I/O, Function A signal, or Function B signal. Function A includes chip select signals which may be used in the Microcomputer Mode with External Memory Expansion. Function B includes signals used in either the Microcomputer or the Microprocessor modes to access external memory chips.

Each of these modes are described in the following paragraphs.

3.4.1 Microcomputer Single-Chip Mode (all TMS370 devices)

In the Microcomputer Single Chip mode, a TMS370 device functions as a self-contained microcomputer with all memory and peripherals on the chip. There is no external address or data bus in this mode, which allows more pins (used for the external buses in other modes) to be programmed as input/output pins. This mode maximizes the general purpose I/O capability for real-time control applications. Figure 3-6 shows a memory map for the Microcomputer,


During reset the MC pin must remain at a low level in order to successfully enter the microcomputer mode. While operating in the single-chip mode, external circuitry may place 12 volts on the MC pin to enter the Write Protect Override (WPO) mode to alter protected EEPROM.

To put a TMS370 device into the Microcomputer Single Chip Mode:

- 1) Place a low logic level on the MC pin.
- 2) Take the RESET pin active low, then return RESET to its inactive high state.

Note:

The preceding procedure must be followed for TMS370Cx10 devices even though they operate only in the Microcomputer, Single Chip Mode.





3.4.2 Microcomputer Mode w/External Expansion (TMS370Cx50)

The microcomputer mode also supports bus expansion to external memory or peripherals, while all on-chip memory (Register File, ROM, and EEPROM) remains active. Digital I/O ports, under the control of their associated port control registers, become the external buses as follows:

- Port A: 8-bit data bus
- Port B and C: 16-bit address bus
- Port D: 8-bit control bus

If it is not necessary to use the entire address, data, or control bus, then each unused pin can be individually programmed as a general purpose input/output pin. These bits are programmed by setting the Digital I/O control registers in the Peripheral File (see Section 4.2 for further information on programming I/O pins).

The address bus and data bus are non-multiplexed, eliminating the requirement for an external address/data latch, thereby lowering system cost. External interface decode logic can be reduced further by using the precoded chip select outputs. The Port D outputs can be programmed, on a pin-by-pin basis, to provide direct memory/peripheral chip selection or chip enable functions.


Each Port D pin can be individually set to Function A, Function B or general purpose I/O. When Port D is set up to drive the chip selection signals (Function A), a memory access to any location between 2000h and 3FFFh, activates pins CSE1 and CSE2. Typically, an application that uses both CSE1 and CSE2 sets one as the active chip-select function and sets the other as a general-purpose high-level output.

Similarly, a memory access to any location between 8000h and FFFFh activates $\overline{\text{CSH1}}$, $\overline{\text{CSH2}}$, and $\overline{\text{CSH3}}$ if enabled by the appropriate port control registers. The $\overline{\text{CSH1}}$, $\overline{\text{CSH2}}$, and $\overline{\text{CSH3}}$ signals can be used as memory bank select signals under software control. As a result, up to 96 kilobytes of external memory can be mapped into the 32-kilobyte logical address space of 8000h-FFFFh as shown in Figure 3-7.

The <u>CSPF</u> pin is activated, if enabled, during accesses to the upper 4 frames (memory addresses 10C0h-10FFh) of the peripheral file. This signal can be used as a chip select for external expansion of the Peripheral File.

Note:

Applications that use more than one chip-select signal for the same address should set the unused chip-selects (i.e., chip-selects not currently used to select memory banks) to general-purpose high-level outputs.




N/A - NOT AVAILABLE

Figure 3-7. Microcomputer Mode with Function A Expansion

All predecoded chip selects have the same timing as the External Data Strobe (EDS) signal (see Section 15, Electrical Specifications). EDS is a Function B (microprocessor mode) signal which goes low whenever an access to external memory is made. Figure 3-8 shows a memory map for the Microcomputer Mode with Function B Expansion.

Memory Operating Modes



N/A - NOT AVAILABLE

Figure 3-8. Microcomputer Mode with Function B Expansion

See Section 4.2 for a description of the Digital I/O port control registers and how the chip select signals are enabled.

To put a TMS370Cx50 device into the Microcomputer Mode with External Expansion:

- 1) Place a low logic level on the MC pin.
- 2) Take the RESET pin active low, then return RESET to its inactive high state.
- Program the Digital I/O registers to select the chip select or control signals needed (Function A or Function B).

3.4.3 Microprocessor Mode without Internal Memory (TMS370Cx50 only)

When a TMS370Cx50 device is activated in the microprocessor mode, the Register File and data EEPROM remain active, but the on-chip Program ROM or EEPROM is disabled. The EDS signal goes low when a memory access is made to addresses 1020–102F, 10C0h–10FFh, and 2000h–FFFFh. The program area, the reset vector, interrupt vectors, and trap vectors must be located in off-chip memory locations.

When a TMS370Cx50 device is RESET into the microprocessor mode, the Digital I/O, Port D registers are set to Function B expansion memory control signals. The chip-select signals are not available in Function B. Ports B and C are set up as the external address bus and Port A is set up to be the external data bus. Software cannot change the Digital I/O configuration.




Figure 3-9 shows a memory map for the Microprocessor Mode.

N/A-NOT AVAILABLE

Figure 3-9. Microprocessor Mode without Internal Memory

To put a TMS370Cx50 device into the Microprocessor Mode without Internal Memory:

- 1) Place a high logic level on the MC pin.
- 2) Take the RESET pin active low, then return RESET to its inactive high state.

3.4.4 Microprocessor Mode with Internal Program Memory.


In the microprocessor modes, Ports A, B, C, and D become the address, data, and control buses for interface to external memory and peripherals. The onchip Register File, data EEPROM, and internal Program ROM or EEPROM remain active. Any memory access to addresses 1020h-102F, 10C0h-10FFh, 2000h-3FFFh, and 8000h-FFFFh causes EDS to go low.

When a TMS370Cx50 device is RESET into the microprocessor mode, the Digital I/O, Port D registers are set to Function B expansion memory control signals. The chip-select signals are not available in Function B. Ports B and C are set up as the external address bus and Port A is set up to be the external data bus. Software cannot change the Digital I/O configuration.

After RESET, the TMS370Cx50 device enters the microprocessor mode with no internal memory. External memory must contain the reset vector. Software must clear the MEMORY DISABLE bit (SCCR1.2) to enable the internal memory.

Figure 3-10 shows a memory map for the Microprocessor Mode, with Internal Program Memory.

Memory Operating Modes



N/A-NOT AVAILABLE

†-AFTER RESET UNTIL SCCR1.2 IS CLEARED BY THE PROGRAM.

Figure 3-10. Microprocessor Mode with Internal Program Memory

To put a TMS370Cx50 device into the Microprocessor Mode with Internal Program Memory:

- 1) Place a high logic level on the MC pin.
- 2) Take the RESET pin active low, then return RESET to its inactive high state.
- 3) The CPU reads the RESET vectors from external memory (7FFEh/7FFFh). The program pointed to by the vectors must include code to clear the MEMORY DISABLE bit (SCCR1.2) to enable the internal memory. The internal program memory (7000h-7FFFh) is now available.

Note:

Once the MEMORY DISABLE bit is cleared, the external memory at 4000h-7FFFh is no longer available to the processor.

3


3.4.5 Memory Mode Summary

Table 3-3 summarizes the features of each Memory Mode and the procedure to activate the TMS370 device into each mode. Figure 3-11 gives the memory maps of the four modes.

FEATURE	µCOMPUTER SINGLE CHIP	μCOMPUTER w/EXPANDED MEMORY	µPROCESSOR w/INTERNAL MEMORY	µPROCESSOR
Device	TMS370C050/850 TMS370C010/810	TMS370C050/850	TMS370C050/850	TMS370C050/850
Memory Address 7000h-7FFFh	Internal	Internal	Internal	External
Ports A,B,C,D	Digital I/O	Digital I/O Function A [†] Function B [‡]	Function B [‡]	Function B [‡]
Predecoded CS (Chip Selects)	No	Optional	No	No
Procedure to enter the mode	1. Place logic 0 on the MC pin	1. Place logic 0 on the MC pin	1. Place logic 1 on the MC pin	1. Place logic 1 on the MC pin
	2. Take the RESET pin active low, then release RESET	2. Take the RESET pin active low, then release RESET	2. Take the RESET pin active low, <u>then re</u> lease RESET	2. Take the RESET pin active low, <u>then re</u> lease RESET
		3. Set Digital I/O registers to Function A [†] /B [‡]	3. Enable internal memory (Clear SCCR1.2)	


Table 3-3.	Operating	Mode	Summarv
10010 0 01	oporating		o a mary

[†]Function A: Port D = chip select signals $\overline{CSE1}$, $\overline{CSE2}$, $\overline{CSH1}$, $\overline{CSH2}$, $\overline{CSH3}$, and \overline{CSPF} (see Section 4.2). [‡]Function B: Port D = expansion memory control signals OCF, EDS, and WAIT (see Section 4.2).



[†]PRECODED CHIP SELECT OUTPUTS AVAILABLE ON EXTERNAL EXPANSION BUS. [‡]1020h-102Fh EXTERNAL





4. System and Digital I/O Configuration

This section discusses system and I/O configuration. First, the features and options are described; then, the register and bits that control the configuration are described. Lastly, examples of how to set configuration are given.

This section covers the following topics:

Sectior	1	Page
4.1	System Configuration	
4.1.1	Privilege Mode	4-2
4.1.2	Oscillator Fault	4-3
4.1.3	Automatic Wait States	4-3
4.1.4	Powerdown and Idle Modes	4-4
4.1.4.1	Standby Mode	4-5
4.1.4.2	Halt Mode	4-6
4.1.4.3	Oscillator Power Bit	4-6
4.1.5	System Control Registers	4-7
4.2	Digital I/O Configuration	4-11
4.2.1	Microcomputer Mode	
4.2.2	Microprocessor Mode	

4.1 System Configuration

The system configuration is controlled and monitored by the first three registers of Peripheral File Frame 1. These registers' names, designations, and Peripheral File register number (PF) are:

Name	Designation	Address	PF
System Control and Configuration Register 0	SCCR1	1010h	P010
System Control and Configuration Register 1		1011h	P011
System Control and Configuration Register 2		1012h	P012

These registers are shown in Figure 4-1. The "PF" numbers are used by Peripheral File instructions, for example MOV #00h, P010.

PERIPHERAL F	ILE FRAME 1:	SYSTEM	CONFIGURATION	AND	CONTROL	REGISTERS
--------------	--------------	--------	---------------	-----	---------	-----------

ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT O	
1010h	P010	COLD START	OSC POWER	PF AUTO WAIT	OSC FLT FLAG	MC PIN WPO	MC PIN DATA		μΡ/μC MODE	SCCRO
1011h	P011				AUTOWAIT DISABLE		MEMORY DISABLE			SCCR1
1012h	P012	HALT/ STANDBY	PWRDWN/ IDLE	OSC FLT RST ENA	BUS STEST	CPU STEST	OSC FLT DISABLE	INT1 NMI	PRIVI- LEGE DISABLE	SCCR2

Figure 4-1. System Configuration and Control Registers

The bits shown in Figure 4-1 in shaded boxes are Privilege Mode bits, that is, they can only be written to in the Privilege Mode.

4.1.1 Privilege Mode

The TMS370 architecture allows you to configure the system and peripherals by software to meet the requirements of a variety of applications. The Privilege Mode of operation ensures the integrity of the system configuration once defined for an application.

Following a hardware reset, the processor operates in the Privilege Mode. In this mode, peripheral file registers have unrestricted read/write access. The application program may configure the system during the initialization sequence following reset. As the last step of a system initialization, set the PRIVILEGE DISABLE (SCCR2.0) to enter the nonprivilege mode and prevent changes to specific control bits within the peripheral file.

Table 4-1 shows the system configuration bits which are write-protected during the nonprivilege mode. These bits should be configured by software prior to exiting the Privilege Mode. The bits shown in the shaded part of Table 4-1 are discussed in later sections which cover the peripheral modules.

REGISTER	BIT
SCCR1	MEMORY DISABLE AUTOWAIT DISABLE
SCCR2	PRIVILEGE DISABLE POWERDOWN/IDLE HALT/STANDBY INT NMI OSC FLT DISABLE OSC FLT RST ENA
T1CLT1	WD INPUT SELECT (2-0) WD OVERFL TAP SEL
SPIPRI	SPI PRIORITY
SCIPRI	SCI TX PRIORITY
T1PR	T1 PRIORITY
T2PRI	T2 PRIORITY
ADPRI	AD PRIORITY

Table 4-1. Privileg	e-Mode	Configur	ation	Bits
---------------------	--------	----------	-------	------

The only way to change the privilege bits after leaving the privilege mode is to reset the processor and then program the control registers. The write protect override (WPO) used for the EEPROM, has no effect on the privileged bits.

4.1.2 Oscillator Fault

The processor contains circuitry to monitor the oscillator operation and to indicate whenever the oscillator runs outside the normal operating range. The oscillator fault detection circuit will always trigger below 20 kHz and never above 500 kHz.

Whenever this circuitry detects oscillator operation below the trigger level, the circuit stops the processor. The oscillator monitoring circuit can also pull the RESET pin low causing external devices to reset along with the processor. Three bits control and monitor the operation of the Oscillator Fault circuitry: OSC FLT FLAG, OSC FLT DISABLE, and OSC FLT RST ENA. These bits are described further in Section 4.1.5.

4.1.3 Automatic Wait States

If an application system uses peripherals or expansion memory with slower access time than the TMS370 processor, wait states are required. In some systems this involves complex additional circuitry, but the TMS370 series provides for the automatic addition of wait states which can slow the processor's access time to a compatible period.

In addition, the TMS370 series has a WAIT pin which can hold the processor in a wait state indefinitely. Two bits control the insertion of the Automatic wait state: the PF AUTO WAIT bit and the AUTOWAIT DISABLE bit. The PF AUTO WAIT bit controls the higher four frames (64 bytes) of the peripheral file so that these frames can be migrated off-chip. The AUTOWAIT DISABLE controls all other external memory.

When the AUTOWAIT DISABLE bit equals 1, any access to external memory (excluding the PF file) takes 2 system clock cycles to complete. When

AUTOWAIT DISABLE equals 0, the access takes 3 cycles. The reset value of this bit selects the slower 3-cycle access.

When the PF AUTO WAIT bit equals 1, memory access to the external peripheral files takes 4 system clock cycles. When the PF AUTO WAIT equals 0, the memory is treated like any external memory and the AUTOWAIT DISABLE bit selects the number of cycles per access as either 2 or 3 cycles. Table 13-1 summarizes the effects of the Wait State Control bits.

Wait State Control Bits		No. of Clock Cycles per Access		
PF Auto Autowait Wait Disable		PF File	External Memory	
0	0	3	3	
0	1	2	2	
1	0	4	3	
1	1	4	2	

Table 4-2. Wait State Control Bits

An external device can pull the WAIT input pin low and cause the processor to wait an indefinite number of clock cycles for its data. When the wait line is released, the processor resynchronizes with the rising edge of the clock out signal and continues with the program. The WAIT pin is sampled only during external memory cycles.

Note:

When constructing an application circuit with expansion memory, do not forget to connect an unneeded $\overline{\text{WAIT}}$ line to Vcc.

4.1.4 Powerdown and Idle Modes

Each TMS370 device has two low-power modes and an Idle mode. The powerdown modes reduce the operating power by reducing or stopping the activity of various modules whenever processing is not needed. The processor has two types of powerdown modes, the **Halt** mode and the **Standby** mode.

The Standby mode stops the internal clock in every module except the Timer 1 module. The Timer 1 module continues to run and can bring the processor out of the Standby mode.

The Halt mode stops the internal clock which stops processing in all the modules providing the lowest power consumption.

Bits 6 and 7 of SCCR2 select the Halt, Standby, or Idle modes. The Idle mode (which is not a low-power mode) is a state which waits for the next interrupt. Executing an IDLE instruction causes the processor to enter one of the two powerdown modes or the simple Idle mode depending on SCCR2.6 and SCCR2.7. The powerdown and Idle mode selection bits are summarized in Table 4-3

Powerdown			
Pwrdwn/ Idle (SCCR2.6)	Halt/ Standby (SCCR2.7)	Mode Selected	
1	0	Standby	
1	1	Halt	
0	Xt	Idle	

Table 4-3. Powerdown/Idle Control Bits

†don't care

These modes and the methods of exiting the modes are discussed further in Section 4.1.4.1 and Section 4.1.4.2.

In the Standby and Halt mode, the following information is retained:

- The CPU registers:
 - PC
 - Status
 - Stack pointer
- The contents of the RAM
- The Digital output data registers
- The Digital output ports remain active
- Control and status registers of all the modules including the timer contents and the watchdog counter.

If the Serial Peripheral Interface (SPI) or Serial Communications Interface (SCI) is in the process of receiving or transmitting data, that data may be lost. The results of an A-to-D conversion in process will be invalid when a power-down mode is entered.

The watchdog mode (described in Section 7) should be used with caution in the powerdown modes since the watchdog stops counting in both powerdown modes. If the program executes an IDLE instruction without the interrupts enabled (described in Section 4.1.4.1 and Section 4.1.4.2), then only a reset can start the processor running again.

4.1.4.1 Standby Mode

The Standby mode uses less power than the normal operating mode but more than the Halt mode. The Standby mode stops the clocks to every module except the Timer 1 module. The Timer 1 module can bring the processor out of this low power mode if the interrupts are enabled. To enter this mode set the PWRDWN/IDLE bit (SCCR2.6) and clear the HALT/STANDBY bit (SCCR2.7). The next execution of an IDLE instruction causes the processor to enter the Standby mode.

The processor can exit the Standby mode by one of the following four methods.

- Reset
- External Interrupt 1, 2, or 3 if enabled
- Low level on the RXD pin if, the SCI RX interrupt and receiver are enabled (described in Section 9)
 - Timer 1 interrupt if enabled (described in Section 7)

For additional Standby Mode power savings, see Section 4.1.4.3.

4.1.4.2 Halt Mode

The Halt mode stops all internal operations (including Timer 1) and uses the least power of the low power modes. Timer 1 can not bring the processor out of this low-power mode. To select the Halt mode, set the PWRDWN/IDLE bit (SCCR2.6) and the HALT/STANDBY bit (SCCR2.7); then execute an IDLE instruction.

The processor can exit the Halt mode by the following three methods.

- Reset
- External Interrupt 1, 2, or 3 if enabled
- Low level on the RXD pin, if the SCI RX interrupt and receiver are enabled

4.1.4.3 Oscillator Power Bit

The OSC POWER bit (SCCR0.6) allows additional Stand-by mode power savings. When in effect, this feature reduces the oscillator drive current and disables the oscillator fault detection circuitry. The OSC POWER bit can be used effectively between 2 MHz and 12 MHz. For power reduction specifications, see Tables 15-3 and 15-13.

4.1.5 System Control Registers

Each System Control register is summarized in the following charts with definitions

System Control and Configuration Register 0 (SCCR0) [Memory address - 1010h]

Bit # -	7	6	5	4	3	2	1	0
P010	COLD START	OSC POWER	PF AUTO WAIT	OSC FLT FLAG	MODE PIN WPO	MC PIN DATA		μΡ/μC Mode
	RC	RP-0	RW-0	RW-†	R-†	R-†		R-†

R=Read, W=Write, P=Write only in Privilege mode, C=Clear only, -n= Value after RESET, [†]= see bit description

0 = Currently operating in microcomputer mode.

1 = Currently operating in microprocessor mode.

- Bit 1 Reserved. Read data is indeterminate.
- Bit 2 MC PIN DATA. Mode Control Pin Data. This bit shows the current status of the MC pin.
 - 0 = Voltage on the MC pin is a logic 0 level.
 - 1 = Voltage on the MC pin is a logic 1 level.

Bit 3 - MC PIN WPO. Mode Control Pin Write Protect Override status. This bit indicates whether or not the voltage on the MC pin is enough for WPO functions. (If this bit is set, then bit 2 is also set.)

- 0 = Voltage on the MC pin is not enough to override write protection.
- 1 = Voltage on the MC pin is enough for write-protect operation override. Protected bits in Data EEPROM and Program EEPROM can now be written to. Override voltage is nominally 12 volts.

Bit 4 - OSC FLT FLAG. Oscillator Fault Flag. This flag is reset upon an initial power-up reset. A reset under power does not affect this flag. Therefore, this bit can be be polled to determine the source of

0 = No oscillator fault found.

a reset.

- 1 = Oscillator Fault found. Oscillator period is now or was out of correct operating range. The Oscillator fault detect circuit triggers somewhere within the range of 20 kHz to 500 kHz.
- Bit 5 **PF AUTO WAIT**. Peripheral File Automatic Wait Cycle.
 - 0 = Any access to the peripheral file will take 2 system clock cycles with no System Auto Wait (bit 4 of SCCR1=1), or 3 system clock cycles with the System Auto Wait on (bit 4 of SCCR1=0). (See Section 4.1.3, page 4-3.)
 - 1 = Any access to the upper 4 frames of the peripheral file (address 10C0h to 10FFh) will take 4 system clock cycles to complete. This eases interface requirements for peripheral devices slower than the TMS370 processor. Normal full speed operation consists of 2 system clock cycles per access.

Bit 0 - µP/µC MODE. Microprocessor/Microcomputer Mode This bit indicates the current operating mode (as described in Section 3.4).

Bit 6 - OSC POWER.Oscillator Power.

This bit controls an oscillator power reduction feature. When this feature is in effect, the oscillator drive current is reduced and the oscillator fault detection circuitry is powered down. Current reduction is most useful in the Standby mode. For power reduction specifications, see Tables 15-3 and 15-13.

0 = no oscillator drive current reduction.

- 1 = oscillator drive current reduction. COLD START.
- Bit 7 -

This bit does not change during a reset under power.

- 0 = No power-up reset occurred since last writing a 0 to this bit.
- 1 = Power-up reset has occurred since last writing a 0 to this bit, indicating one cause of a system reset. The Watchdog Overflow Flag and the Oscillator Fault Flag indicate two other causes of a system reset. A program may take different actions depending upon the source of the reset.

Only writing a 0 to this bit can clear the COLD START flag.

System Control and Configuration Register 1 (SCCR1) [Memory Address - 1011h]

Bit # -	7	6	5	4	3	2	1	0
P011				AUTOWAIT DISABLE		MEMORY DISABLE		
				RP-0		RP-t		

R=Read, P=write only in privilege state, -n= Value after RESET ([†]see bit description)

Bits 0,1,3,5,6,7 - Reserved. Read data is indeterminate.

Bit 2 - MEMORY DISABLE.

This bit enables or disables the internal Program Memory (memory addresses 7000h-7FFFh). This bit does not affect Data EEPROM or internal RAM. RESET initializes this bit to the state of the MC pin. Changes to this bit can occur only in the privilege state.

- 0 = Enable internal Program Memory and access internal memory at these locations. The EDS memory signal will not appear during access to locations 4000h-7FFFh.
- 1 = Disable internal Program Memory and make all memory accesses to these locations access external memory. An operation on these locations generates an external memory bus cycle with the EDS memory signal validating the access. This bit disables the Program EEPROM control register, PEECTL (described in Section 6.2 on page 6-9), if applicable.

Bit 4 - AUTOWAIT DISABLE. Automatic Wait State Disable.

This bit, which is cleared at reset, causes an extra cycle to be added to all external bus accesses in order to accommodate slower memory.

- 0 = Enable the Autowait feature and make external bus access 3 system clock cycles long.
- 1 = Disable the Autowait feature and make external bus access 2 system clock cycles long.

Changes to this bit can occur only in the privilege state. If the Peripheral File Autowait bit in SCCR0 is set, external peripheral the AUTOWAIT DISABLE bit.

Bit # -	7	6	5	4	3	2	1	0
P012	HALT/ STANDBY	PWR- DWN/ IDLE	OSC FLT RST ENA	BUS STEST	CPU STEST	OSC FLT DISABLE	INT1 NMI	PRIV- ILEGE DISABLE
	RP-0	RP-0	RP-0	RP-0	RP-1	RP-0	RP-0	RS-0

System Control and Configuration Register 2 (SCCR2) [Memory Address - 1012h]

R=Read, P=Write only in privilege state, S=Set only, -n= Value after RESET

Bit 0 - PRIVILEGE DISABLE. Privilege Mode Disable.

Many bits controlling the system configuration can only be changed while in the privilege mode. After setting the system configuration bits, write a 1 to the Privilege Disable bit to disable the privilege mode and lock out any changes to the privilege protected bits. Only a Reset can clear the Privilege Disable bit.

0 = System is not operating in the privilege mode.

1 = System is operating in the privilege mode.

Bit 1 - INT1 NMI. Interrupt 1, Non-Maskable Interrupt.

This bit determines whether Interrupt 1 is maskable or non-maskable (NMI). When Interrupt 1 is non-maskable, it is the second highest priority interrupt (Reset is highest) and unaffected by the interrupt mask and level bits (described in Section 5.1.2) The NMI mode disables the enable and priority select bits of the Interrupt 1 control register. The program can change this bit only in the privilege mode.

0 = Interrupt 1 is maskable.

1 = Interrupt 1 is non-maskable (NMI).

Bit 2 - OSC FLT DISABLE. Oscillator Fault Disable.

This bit controls circuitry which monitors the oscillator. If this circuitry is enabled and the oscillator falls outside of the correct voltage and frequency range, the processor enters an Oscillator Fault Halt. The oscillator fault circuitry will trigger below 20 kHz and may trigger anywhere between 20 kHz and 500 kHz 500 kHz. The only exit from this halt state is a Reset. If the Oscillator Fault Reset Enable bit (SCCR2.5) is 1, entry to the Fault Halt triggers a system reset. Changes to this bit can occur only in the privilege state.

- 0 = the oscillator fault circuitry is enabled.
- 1 = the oscillator fault circuitry is disabled; no attempt is made to halt or reset the processor if the oscillator falls out of range.

Bit 3 - BUS STEST.

This bit must be cleared (0) to ensure proper operation.

Bits 4 - CPU STEST.

This bit must be cleared (0) to ensure proper operation.

Bit 5 - OSC FLT RST ENA. Oscillator Fault Reset Enable.

This bit determines whether or not a system reset is generated when an oscillator fault is detected. Changes to this bit can occur only in the privilege mode.

- 0 = A Reset will not be generated if the oscillator falls below the correct operating range. (The monitor circuit also depends upon the Oscillator Fault Disable bit.)
- 1 = A Reset is generated whenever the oscillator frequency falls below the correct operating range if SCCR2.2 is cleared.

Bit 6 -

- **PWRDWN/IDLE**. Powerdown/Idle.

This bit determines the mode entered by the CPU when an Idle instruction is executed. Changes to this bit can occur only in the privilege mode.

- 0 = The processor will enter a idle mode when the program executes an IDLE instruction. The processor waits at the IDLE instruction until any enabled interrupt occurs. The processor then enters the interrupt routine and returns to the instruction after the Idle instruction. The idle is not a low-power mode.
- 1 = The processor will enter a low power mode when the program executes an IDLE instruction. The HALT/STANDBY bit determines the type of low power mode.

Bit 7 - HALT/STANDBY.

The following descriptions apply only if the Powerdown/Idle bit is set, otherwise the Halt/Standby bit has no effect. See Section 4.1.4 for a description of the Halt and Standby modes. Changes to this bit can occur only in the privilege mode.

- 0 = When an IDLE instruction is executed, the processor will enter the Standby mode which stops program execution and disables the system clock to all "nonessential" peripherals. The system clock to the Timer 1 continues to run and the timer can generate an interrupt to bring the processor out of the Standby mode.
- 1 = When an IDLE instruction is executed, the processor will enter the Halt mode which stops the internal oscillator and suspends the system and peripheral operations. This mode provides the lowest power consumption.

4.2 Digital I/O Configuration

On TMS370 devices, the power, reset, MC, and crystal pins are dedicated to one function. Every other pin may be programmed to be a general purpose input and/or output, or a special function pin. Some of these pins are associated with the functions of the peripheral modules.

On TMS370Cx50 devices, 32 of a possible 55 I/O pins are dedicated to Ports A, B, C and D; each port has 8 pins each.

On TMS370Cx10 devices, 13 of a possible 22 I/O pins are dedicated to Ports A and D. Port A contains 8 pins and Port D contains 5 pins.

Frame 2 of the peripheral file (memory addresses 1020h–102Fh) contain the control registers for reading, writing and configuring Ports A, B, C, and D. These registers are shown in Figure 4-2.

										_
ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT O	
1020h	20				RESE	RVED				APORT1
1021h	21			POR	T A CONTR	OL REGISTI	ER 2			APORT2
1022h	22				PORT	A DATA				ADATA
1023h	23				PORT A D	DIRECTION				ADIR
1024h	24		RESERVED							
1025h	25		PORT B CONTROL REGISTER 2							
1026h	26		PORT B DATA							
1027h	27		PORT B DIRECTION							
1028h	28				RESE	RVED				CPORT1
1029h	29			POR	T C CONTR	OL REGISTI	ER 2			CPORT2
102Ah	2A				PORT	DATA				CDATA
102Bh	2B				PORT C	DIRECTION				CDIR
102Ch	2C	_		POR	T D CONTR	OL REGIST	ER 1			DPORT1
102Dh	2D			POR	T D CONTR	OL REGISTI	ER 2			DPORT2
102Eh	2E				PORT	D DATA				DDATA
102Fh	2F				PORT D D	DIRECTION				DDIR
										-

PERIPHERAL FILE FRAME 2: DIGITAL PORT CONTROL REGISTERS

Figure 4-2. Digital Port Control Registers

Each port has four control registers associated with it. They are:

- Port X Control Register 1 (XPORT1)
- Port X Control Register 2 (XPORT2)
- Port X Data (XDATA)
- Port X Direction (XDIR)

The same bit position of each of these register affects the corresponding bit in the port. For example, Bit 0 of registers DPORT1, DPORT2, DDATA and DDIR control Port D, bit 0. This is illustrated in Figure 4-3.




Figure 4-3. Port Control Register Operation

Bits from the XPORT1 and XPORT2 registers determine the function of the corresponding port pin, either a I/O, data, address, or control signal depending on the port. The same bit from the XDIR register determines the direction (input or output) if the pin has been defined as a I/O pin. The same bit from the XDATA register is the bit to write to or read from if the pin has been defined as a I/O pin.

Figure 4-4 shows the function that each pin can serve depending on which port contains the pin. Definitions of the memory expansion signals of Function A and Function B follow the figure.

<u></u>		INPUT	OUTPUT		FUNCTION B (µP MODE)		
PORT	PIN	XPORT1 = 0 [†] XPORT2 = 0 XDATA = y XDIR = 0	XPORT1 = 0 [†] XPORT2 = 0 XDATA = q XDIR = 1	XPORT1 = 0 [†] XPORT2 = 1 XDATA = x XDIR = x	$\begin{array}{l} XPORT1 = 1^{\dagger} \\ XPORT2 = 1 \\ XDATA = x \\ XDIR = x \end{array}$		
A	0-7	DATA IN V	DATA OUT q	DATA BUS	RESERVED		
B	0-7	DATA IN V	DATA OUT q	LOW ADDR	RESERVED		
C	0-7	DATA IN V	DATA OUT q	HI ADDR	RESERVED		
D	0	DATA IN Y	DATA OUT q	CSE2	OCF		
D	1	DATA IN y	DATA OUT q	CSH3			
D	2 3	DATA IN y	DATA OUT q	CSH2			
D		DATA IN y	DATA OUT q	CLKOUT	CLKOUT		
D	4	DATA IN y	DATA OUT q	R/W	R/W		
D	5	DATA IN y	DATA OUT q	CSPF			
D	6	DATA IN y	DATA OUT q	CSH1	EDS		
D	7	DATA IN y	DATA OUT q	CSE1	WAIT		
XPORT1 = 1 XPORT2 = 0 XDATA = x XDIR = x [†] DPORT ONLY							



LOW ADDR/HI ADDR - External memory address bus. Output only.

DATA BUS - External data bus. Input and output.


- EDS External Data strobe: This signal goes low during external memory operations. The rising edge of EDS validates the read input data and the write data is available after the falling edge of EDS.
- CSH1 Chip Select Half 1: This signal has the same timing as EDS but it only goes active during access to the upper half of memory (locations 8000h-FFFFh). Used to select banks of memory. Setting this pin to a high-level general-purpose output disables the bank.
- CSH2 Chip Select Half 2: This signal has the same timing as EDS but it only goes active during access to the upper half of memory (locations 8000h-FFFFh). Used to select a second bank of memory. Setting this pin to a high-level general-purpose output disables the bank.
- CSH3 Chip Select Half 3: This signal has the same timing as EDS but it only goes active during access to the upper half of memory (locations 8000h-FFFFh). Used to select a third bank of memory. Setting this pin to a high-level general-purpose output disables the bank.
- CSE1 -Chip Select Eighth 1: This signal has the same timing as EDS but it
only goes active during accesses to an eighth of memory (locations
2000h-3FFFh). Used to select banks of memory. Setting this pin to
a high-level general-purpose output disables the bank.

- CSE2 Chip Select Eighth 2: This signal has the same timing as EDS but it only goes active during accesses to an eighth of memory (locations 2000h-3FFFh). Used to select a second bank of memory. Setting this pin to a high-level general-purpose output disables the bank.
- CSPF Chip Select Peripheral File: This signal has the same timing as EDS but it only goes active during access to external frames of the peripheral file (locations 10C0h-10FFh).
- CLKOUT Clock Output: Outputs one quarter of the crystal or external oscillator frequency. Used to synchronize external peripherals.
- R/\overline{W} Read or Write operation: Goes high at the beginning of read operations and low during write operations.
- WAIT WAIT input: An external, low signal applied to this pin, when sampled, causes the processor to hold the information on the expansion bus for 1 or more extra clock out cycles. This pin is sampled during the rising edge of CLKOUT after EDS goes active.
- OCF Opcode Fetch: Goes low at the beginning of a memory read operation that fetches the first byte of an instruction. It then resumes its high level at the end to the Opcode fetch cycle.

The Pre-decoded chip selects allow the TMS370 to access external addresses with a minimum of external logic. In many cases no external logic is necessary between the TMS370 and the peripheral device because of the pre-decoded chip selects and the non-multiplexed bus. Another advantage of the chip selects is the ability to do easy memory bank selection. Without bank selection, the CSH1, CSE1, and CSPF signals can easily access about 40 kilobytes of memory in the three different areas. With bank selection, the processor can access 112 kilobytes of memory.

Example 4-1. Digital Ports Set-up Example

To illustrate configuring the Digital Ports, assume that a TMS370C050 is to operate in the expanded microcomputer mode, and that 2 kilobytes of memory is needed at 2000h to 27FFh. The top half of the figure below shows the port configuration wanted. Port A is set as the external data bus. Port B is the low-order byte of the address bus. Bits 0 through 2 of Port C are the high-order address bits of the eleven bits necessary to access 2 kilobytes of memory. Bits 4 through 7 of Port C are set as I/O input. In Port D, bit 7 is the chip select signal to access 2000h to 3FFFh; and bit 4 is used for external memory control signal R/ \overline{W} . The remaining bits of Port D are used as I/O output.



The bottom half of the above figure shows the port control registers set up to establish the configuration shown in the top half of the figure. To determine the bits needed to set the registers, use Figure 4-4. For example, to set Port A as the data bus, find Port A in the left hand column of Figure 4-4. Look across the row to find "Data bus", then follow the column up to find

X X

in the column heading. These are the bits needed to set each Port A bit as a data bus.

The assembly language instructions on the right of the preceding figure show one method of setting up the registers to the left. The "Pxxx" operand indicates peripheral file access (See Section 12 for more information on peripheral file instructions).

4.2.1 Microcomputer Mode

Initializing the device to the microcomputer mode forces Ports A,B,C and D to General Purpose high impedance inputs. The program can set the control bits to change the function of the port pins to one of four functions: General Purpose Output, General Purpose Input, Function A, or Function B.

When changing a pin from an general-purpose input pin to an output pin, write to the Data register first to set up the data and then set the data direction register. This prevents unknown data on the pin from interfering with the external circuitry.

4.2.2 Microprocessor Mode

Initializing the TMS370Cx50 to the microprocessor mode forces Ports A,B,C and D to Function B as shown in Figure 4-4. Port A is the data bus, Port B is the low-order-address bus and Port C is the high-order-address bus in this mode. The TMS370Cx10 is not defined for operation in the memory expansion modes so the device must be powered up in the Microcomputer mode.

When operating in the microprocessor mode, any access to the Port peripheral frame, 1020-102F, is decoded as external address. Memory accesses to this frame can control external hardware which emulates the digital I/O functions. Write operations to this frame still update the internal registers which is useful when operating in microcomputer mode with internal memory disabled.

The TMS370 in the microcomputer mode can individually reconfigure any address, data, or control signal to use only the necessary signals and leave the other signals on the port for general purpose I/O operations.

Figure 4-5 shows an example of the TMS370C850 interfaced to 112 kilobytes of external memory. The Function-A chip-select signals are used to enable one of three banks of EPROM, an external peripheral device, and one of two banks of static RAM. In this example, all eight bits of port A are used as the data bus, all eight bits of port B are used as the address LSB, and seven port C bits are used to complete the 15 bit address bus.





Figure 4-5. System Interface Example



5. Interrupts and System Reset

This section covers the following topics:

Sectio		Page
5.1	Interrupts	
5.1.1	Interrupt Operation	
	External Interrupts	
	Interrupt Control Registers	
	Multiple Interrupt Servicing	
5.2	Resets	

5.1 Interrupts

The TMS370 programmable interrupt structure allows flexible on-chip and external interrupt configurations to meet real-time interrupt-driven application requirements.

Whenever an internal or external circuit requests an enabled interrupt, the processor finishes the current instruction and then fetches, from the Interrupt Table, the address of the appropriate interrupt service routine. The processor then pushes the contents of the program counter and status register onto the stack and begins execution at the interrupt service routine address found in the Interrupt Table. When the interrupt service routine completes, the program executes a RTI (Return from Interrupt) instruction which pops the previous status-register and program-counter contents from the stack. The processor resumes execution from the point of interruption.

5.1.1 Interrupt Operation

The hardware interrupt structure includes two selectable priority levels as shown in Figure 5-1. Interrupt level 1 has a higher priority than interrupt level 2. The two priority levels can be independently masked by clearing the global interrupt enable bits (IE1 and IE2) of the Status Register (described in Section 3.2.2 on page 3-4).

During system initialization, the application program can assign each system interrupt independently to either the high or low priority level. The program can reassign priority levels at any time except for those priority levels which are protected by the Privilege Mode. Within each level, hardware determines the interrupt priority.

The processor services the pending interrupts upon completion of current instruction execution, depending on their interrupt mask and priority conditions. The processor services all enabled Level 1 interrupts before servicing any Level 2 interrupts. Within each level, the processor services the highest priority interrupts first. The hardware priorities are shown in Table 5-1.




Figure 5-1. Interrupt Control

TMS370Cx50 devices have ten hardware system interrupts as shown in Table 5-1. TMS370Cx10 devices have the first six interrupts shown non-shaded in this table. Each system interrupt has a dedicated interrupt vector located near the end of program memory (locations 7FECh-7FFFh) which contains the address of the interrupt service routine. A system interrupt may have multiple interrupt sources (for example, SCI RX has two interrupt sources).

The application program can individually enable or disable all of the interrupt sources using local interrupt enable control bits in the associated peripheral file. Also, software can read each interrupt source's flag bit in order to determine which interrupt source generated the system interrupt.

The processor acknowledges an interrupt if its flag bit equals 1 and the interrupt is enabled. The interrupt service routine must clear all appropriate flag bits before leaving the routine to avoid immediately re-entering the same interrupt service routine.

Interrupts are sampled and arbitrated by the CPU during every opcode fetch. If one or more requests are pending (and the appropriate enable bits are set in the Status register for maskable interrupts), then at the normal completion of the opcode fetch, the interrupt context switch begins. The new opcode is discarded and the program counter is rewound to point to the discarded instruction. Thus, at the completion of the interrupt service routine, the discarded instruction is fetched again. The context switch routine proceeds as follows.

- 1) Increment the Stack Pointer (SP) and store the contents of the Status register (ST) at the location pointed to by the SP.
- 2) Set the ST to 00h (disables further interrupt recognition).
- 3) Obtain the identity of the interrupting peripheral.
- 4) Rewind the Program Counter to point to the aborted opcode.
- 5) Increment SP and store the original PC high byte at the location pointed to by the SP.

- 6) Get address (high byte) of interrupt service routine and store it in the PC high byte (PCH).
- 7) Increment SP and store the original PC (low byte) at the location pointed to by SP.
- 8) Get the interrupt-service-routine address (low byte) and store it in the PC low byte (PCL).
- 9) Resume instruction execution with the new PC contents.

It takes a minimum of 15 cycles from the time that an interrupt is triggered, to the reading of the first instruction of the interrupt service routine. The time depends on the instruction in progress when the interrupt is asserted and at what point during an instruction the interrupt is asserted. The worst case occurs if the interrupt occurs near the start of a Divide instruction; the processor may require up to 78 clock cycles to enter the interrupt service routine. If wait states are needed, the appropriate number of cycles must be added. Also, an external interrupt (INT1, INT2, or INT3) requires 2 extra clock cycles to synchronize before the processor can detect it.

Interrupt Source	interrupt Flag	System Interrupt	Vector Address	Priority §
External RESET	COLD START	RESETT	7FFEh, 7FFFh	1
Watchdog Overflow	WD OVRFL INT FLAG			
Oscillator Fault Detect	OSC FLT FLAG			
External INT1	INT1 FLAG	INT1 [†]	7FFCh, 7FFDh	2
External INT2	INT2 FLAG	INT21	7FFAh, 7FFBh	3
External INT3	INT3 FLAG	INT31	7FF8h, 7FF9h	4
SPI RX/TX Complete	SPI INT FLAG	SPIINT	7FF6h, 7FF7h	5
Timer 1 Overflow	T1 OVRFL INT FLAG	T1INT‡	7FF4h, 7FF5h	6
Timer 1 Compare 1	T1C1 INT FLAG			
Timer 1 Compare 2	T1C2 INT FLAG			
Timer 1 External Edge	T1EDGE INT FLAG			
Timer 1 Input Capture	T1 IC INT FLAG			
Watchdog Overflow	WD OVRFL INT FLAG			
SCI RX Data Register Full	RXRDY FLAG	RXINTT	7FF2h, 7FF3h	7
SCI RX Break Detect	BRKDT FLAG			
SCI TX Data Register Empty	TXRDY FLAG	TXINT	7FFOh, 7FF1h	8
Timer 2 Overflow	T2 OVRFL INT FLAG	T2INT	7FEEH, 7FEFh	9
Timer 2 Compare 1	T2C1 INT FLAG			
Timer 2 Compare 2	T2C2 INT FLAG	1.000		
Timer 2 External Edge	T2EDGE INT FLAG			
Timer 2 Input Capture 1	T2IC1 INT FLAG			
Timer 2 Input Capture 2	T2IC2 INT FLAG			
A-D Conversion Complete	AD INT FLAG	ADINT	7FECh, 7FEDh	10

Table 5-1. Hardware System Interrupts

[†]Releases microcontroller from STANDBY and HALT low-power modes.

[‡]Releases microcontroller from STANDBY low-power mode.

Selative priority within an interrupt level.

5.1.2 External Interrupts

External pins INT1, INT2 and INT3 allow external devices to interrupt the program and enter a specific interrupt service routine. The INT1, INT2, and INT3 control registers in peripheral file frame 1 govern the software configuration of the external interrupts. Figure 5-2 shows these registers.

		1				C INTERIO			-110	
ADDRESS	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT O	
1017h	P017	INT1 FLAG	INT1 PIN DATA				INT1 POLARITY	INT1 PRIORITY	INT1 ENABLE	INT1
1018h	PO18	INT2 FLAG	INT2 PIN DATA		INT2 DATA DIR	INT2 DATA OUT	INT2 POLARITY	INT2 PRIORITY	INT2 ENABLE	INT2
1019h	P019	INT3 FLAG	INT3 PIN DATA		INT3 DATA DIR	INT3 DATA OUT	INT3 POLARITY	INT3 PRIORITY	INT3 ENABLE	INT3

PERIPHERAL FILE FRAME 1: EXTERNAL INTERRUPT CONTROL REGISTERS

Figure 5-2. Peripheral File Frame 1 - External Interrupt Control Registers

Software can configure each external interrupt individually, through the interrupt polarity bits, to trigger on either a rising edge or a falling edge. If the interrupt function is not required, the software can configure external interrupts INT2 and INT3 to be general purpose input/output pins, and INT1 to be an input pin.

INT1 can be programmed to be a maskable or non-maskable interrupt. When INT1 is non-maskable, it cannot be masked by the individual or global mask bits. Remember that the INT1 NMI bit (SCCR2.1) is protected during non-privileged operation and should be configured during the initialization sequence following reset (see INT1 NMI bit description on page 4-9).

The application program must configure the following bits for each interrupt to function correctly. The INT PRIORITY bit configures the interrupt as either a level 1 or a level 2 interrupt. The INT POLARITY bit selects the trigger as either a falling edge or a rising edge. The INT ENABLE bit allows the request to be transmitted to the CPU if either the IE1 or IE2 enable bit, whichever is appropriate, is enabled.

The INT FLAG indicates that the selected edge (rising or falling) has occurred. If the enables are set, an interrupt is requested. This bit remains a 1 until the software or a RESET clears it. The INT FLAG bit is useful for programs which poll the interrupt flag instead of generating a system interrupt.

The INT PIN DATA bit shows the level presently on the interrupt pin. This also allows the use of this bit as a simple input pin if the interrupt function is not needed.

On interrupts 2 and 3, the INT DATA DIR determines if the pin functions as a general purpose output or as an input/interrupt pin. If you select the general purpose output function, then the value written by software to the INT DATA OUT bit determines the level of the output.

All external interrupts can bring the processor out of both the halt and the standby low-power modes if the interrupt enable and the interrupt level mask are enabled.




Figure 5-3. Interrupt 1 Block Diagram





Figure 5-4. Interrupts 2 and 3 Block Diagram

5.1.3 Interrupt Control Registers



	Interrupt 2 Control Register (INT2) [Memory Address - 1018h]								
Bit # -	7	6	5	4	3	2	1	0	
P018	INT2 FLAG	INT2 PIN DATA		INT2 DATA DIR	INT2 DATA OUT	INT2 POLARITY	INT2 PRIORITY	INT2 ENABLE	
	RC-0	R-0		RW-0	RW-0	RW-0	RW-0	RW-0	
		R=Read	d, W=Writ	e, C=Clear	only, -n=	- Value afte	r RESET		
	Bit 0 -	INT2 ENAI This bit ena				oin.			
		1 = Enable INT2 interrupts. 0 = Disables INT2 interrupts.							
	Bit 1 - INT2 PRIORITY. Interrupt 2 Priority. This bit determines the interrupt level of the INT2 pin; either a high, level-1 interrupt or a low, level-2 interrupt.								
		1 = Level 2 0 = Level 1							
	Bit 2 -		INT2 POLARITY. Interrupt 2 Polarity. This bit determines whether INT2 triggers on a rising edge or a falling edge.						
		1 = Trigger 0 = Trigger							
	Bit 3 -		configures ue that the	the INT2 software v	pin as an			TA DIR=1), t determines	
	Bit 4 -	INT2 DATA The INT2 pi pin.					or as an inp	out/interrupt	
		1 = INT2 pi 0 = INT2 pi			t pin.				
	Bit 5 -	Reserved. R	ead data is	indetermir	ate.				
	Bit 6 -	INT2 PIN This bit disp				Γ2 pin.			
		1 = High-le 0 = Low-le	1 = High-level input voltage (V_{IH}) at the INT2 pin. 0 = Low-level input voltage (V_{IL}) at the INT2 pin.						
	Bit 7 -	INT2 FLAG. Interrupt 2 Flag. This bit indicates that the selected transition on INT2 has occurred. An inter- rupt can occur as long as this bit remains set, thus the program must clear this bit during the interrupt handling routine. This bit is not affected by the INT2 ENABLE bit.							

	Interrupt 3 Control Register (INT3) [Memory Address - 1019h]									
Bit # -	7	6	5	4	3	2	1	0		
P019	INT3 FLAG	INT3 PIN DATA		INT3 DATA DIR	INT3 DATA OUT	INT3 POLARITY		INT3 ENABLE		
	RC-0	R-0		RW-0	RW-0	RW-0	RW-0	RW-0		
	R=Read, W=Write, C=Clear only, -n= Value after RESET									
	Bit 0 - INT3 ENABLE. Interrupt 3 Enable. This bit enables the interrupts for the INT3 pin.									
		1 = Enable 0 = Disable								
	Bit 1 -	INT3 PRIO This bit det interrupt or	ermines th	e interrupt	level of th	e INT1 pin	; either a l	nigh, level-1		
		1 = Level-2 0 = Level-1								
	Bit 2 - INT3 POLARITY . Interrupt 3 Polarity. This bit determines whether INT3 triggers on a rising edge or a falling edge.									
		1 = Trigger 0 = Trigger								
	Bit 3 -	INT3 DATA If software then the va the value of	configures lue that the	the INT3 software	pin as an	output pin le INT3 DA	(INT3 DA TA OUT bi	TA DIR=1), t determines		
	Bit 4 -	INT3 DATA The INT3 pi pin.					or as an inp	out/interrupt		
		1 = INT3 p 0 = INT3 p			t pin.					
	Bit 5 -	Reserved. R	ead data is	indetermir	nate.					
	Bit 6 -	INT3 PIN I This bit disp				e INT3 pin.				
		1 = High-le 0 = Low-le	evel input v vel input v	oltage (V _{II} oltage (V _{IL}	₁) at the IN) at the IN [*]	IT3 pin. T3 pin.				
	 0 = Low-level input voltage (V_{IL}) at the INT3 pin. Bit 7 - INT3 FLAG. Interrupt 3 Flag. This bit indicates that the selected transition on INT3 has occurred. An interrupt can occur as long as this bit remains set, thus the program must clear this bit during the interrupt handling routine. This bit is not affected by the Interrupt 3 Enable bit. 									

5.1.4 Multiple Interrupt Servicing

When servicing an interrupt, the processor automatically clears the global interrupt enable bits IE1 and IE2. This prevents all other interrupts from being recognized during the execution of the interrupt service routine. Once the service routine is completed by executing the RTI (Return from Interrupt) instruction, the old Status Register contents are popped from the stack. This returns the IE1 and IE2 to their original conditions and allows any pending interrupts to be recognized.

An Interrupt service routine can allow nested interrupts by executing the EINT, EINTL or EINTH instructions to set the global Interrupt Enable bits in the Status register. This permits other interrupts to be recognized during the service routine execution. When a nested interrupt service routine completes, it returns to the previous interrupt service routine when the RTI instruction executes. Too many nested interrupts could overflow the stack causing program failure.

5.2 Resets

The TMS370 has three possible reset sources: a low input to the RESET pin, a programmable watchdog timer timeout (described in Section 7.3, 7-17), or a programmable oscillator fault failure (described in Section 4.1.2, 4-3). After the occurrence of a reset, the program can interrogate the status bits (shown in Table 5-2) to determine the source of the reset in order to take appropriate action. If none of the sources, indicated in Table 5-2, caused the interrupt then the RESET pin was pulled low by external hardware.

Register	Address	PF	Bit #	Control Bit	Source of Reset
SCCR0	1010h	P010	7	COLD START	Determines Cold or Warm start reset.
SCCR0	1010h	P010	4	OSC FLT FLAG	Indicates oscillator out of range.
T1CTL2	104Ah	P04A	5	WD OVRFL INT FLAG	Indicates watchdog timer timeout.

Table 5-2. Reset Sources

The RESET pin starts the hardware initialization and ensures an orderly software startup. The RESET pin is an input/output pin. A low level pulse initiates the reset sequence. The microcontroller is held in reset until the RESET pin goes inactive (high). If the reset input signal remains low for less than eight system clock cycles, the processor holds the external RESET pin low for eight system clock cycles to reset external system components.

Note:

TMS370 family members with on-chip EEPROM require external RESET control during power transitions. The external RESET pin must be active (low) while V_{CC} is below its minimum specified operating level, thereby ensuring the integrity of EEPROM contents. An active RESET prevents the EEPROM contents from being corrupted by improper instruction execution due to insufficient V_{CC} supply voltage and ensures that the EEPROM write control registers (DEECTL, PEECTL) power up in the correct state when V_{CC} returns to its specified operating range.

An application must activate the RESET pin at powerup, with an external input or a RC power-up reset circuit. Recall that the basic operating mode, microcomputer or microprocessor, is determined by the voltage level applied to the MC pin when the RESET pin goes inactive (high). The RESET pin can be pulled low at any time during operation to start the reset sequence immediately. The sequence of events during reset is as follows:

- 1) Initialize CPU registers: ST=00h, SP=01h.
- 2) Initialize registers A and B to 00h (no other RAM is changed).
- 3) Read the contents of 7FFFh and store in the PC low byte (PCL).
- 4) Read the contents of 7FFEh and store in the PC high byte (PCH).
- 5) Start user program execution with an opcode fetch from the address pointed to by the PC.

When the Watchdog overflow or the Oscillator Fault detection circuit generates a reset, the RESET pin is pulled low in order to reset other external components in the system.

During a reset, RAM contents (except for Register A and Register B) are unchanged and the majority of the peripheral file bits are set to 0 with the exception of the bits shown Table 5-3.

		Powerup	Warm Reset			
Register	Control Bit	Micro- computer	Micro- computer	Micro- processor		
SCCRO	μΡ/μC Mode MC PIN DATA COLD START OSC FLT FLAG	0 0 1 0	0 0 † †	1 1 † †		
PORT1 [‡]	all 8 bits	0	0	1		
PORT2 [‡]	all 8 bits	0	0	1		
T1CTL2	WD OVRFL FLAG	0	t	†		
TXCTL	TX EMPTY TXRDY	1	· 1	1		
ADSTAT	AD READY	1	1	1		

Table 5-3. Control-Bit States Following Reset

[†]Status bit corresponding to the active reset source is set, else no effect. [‡]Refers to Port Control Registers A, B, C, and D.





Figure 5-5. Typical Reset Circuit



6. **EEPROM** Modules

This section discusses the architecture and programming of the Data EEPROM modules on all TMS370 devices and the Program EEPROM module on TMS370C8x0 devices. Additional information about the EEPROM modules is included in Section 13, Design Aids and Section 15, Electrical Specifications.

This section covers the following topics:

Section

Section	Page	
6.1	Data EEPROM Module	6-2
6.1.1	Control Registers	6-2
6.1.1.1	Write Protection Register (WPR)	6-2
6.1.1.2	Data EEPROM Control Register (DEECTL)	6-4
	Programming the Data EEPROM	
6.1.3	Write Protection Register Operation	6-8
6.2	Program EEPROM Module	6-9
6.2.1	Program EEPROM Control Register (PEECTL)	6-10
6.2.2	Programming the Program EEPROM	6-11
6.2.3	Write Protection of Program EEPROM	6-12

D -----

6.1 Data EEPROM Module

The TMS370 Data EEPROM module is a 256-byte array configured into eight 32-byte blocks at addresses, 1F00h–1FFFh. This module also contains a voltage generator which provides a special precise programming voltage to the EEPROM array. This special voltage helps increase the reliability of the EEPROM and allows the TMS370 to program the EEPROM with a single V_{CC} voltage source. Each EEPROM module contains a voltage generator so a routine can simultaneously program a byte of Data EEPROM and a byte of Program EEPROM without conflict.

Reading the EEPROM module is identical to reading other internal memory and takes two system clock cycles. The CPU can fetch data and execute instructions from the EEPROM arrays. The Data EEPROM module can be programmed on either a byte or single-bit basis. The memory can also be protected from inadvertent writing with a write-protect feature.

The Data EEPROM is controlled by the DEECTL register and the Write Protect Register (WPR). The Data EEPROM control register (DEECTL) contains the bits needed to initiate and monitor EEPROM programming. The Write Protection Register (WPR) contains the write protection bits for each 32-byte block of Data EEPROM.

6.1.1 Control Registers

The Data EEPROM can be write protected, block by block (32 bytes), with the WPR register. The DEECTL register determines the mode of programming and when programming is initiated.

6.1.1.1 Write Protection Register (WPR)

The WPR register provides write protection for Data EEPROM contents. The WPR is located in BLK0 of the Data EEPROM at address 1F00h; therefore, the WPR itself is write protected whenever BLK0 is protected.

There are eight blocks of equal size in the Data EEPROM array. Each bit in the WPR corresponds to one of the blocks. Programming a bit in this register to a 1 protects the corresponding block. Figure 6-1 shows the block protected by each bit.

Once block 0 is protected, the write-protection configuration can not be altered unless write protection is overridden by placing the microcomputer into the Write Protection Override mode (12 volts on the MC pin). There is no write protection during a Write Protection Override, and the WPR is considered a normal data location within the Data EEPROM array during this time.

Data EEPROM Module




Figure 6-1. Write Protection Bits

6.1.1.2 Data EEPROM Control Register (DEECTL)

The DEECTL Register is located in the peripheral file at address P01A (101Ah). Data EEPROM programming is controlled through this register. The following figure illustrates the bit definitions for the DEECTL register.

Data EEPROM Control Register (DEECTL) [Memory Address - 101Ah]

Bit # -	7	6	5	4	3	2	1	0	_
P01A	BUSY					АР	W1W0	EXE	
	R-†					RW-0	RW-0	RW-0	

R=Read, W=Write, -n= Value after RESET (†-see Bit 7 description)

Bit 0- EXE. Execute.

Set this bit to initiate the write operation defined by the remaining control register bits. Clear this bit to terminate a programming operation in progress. If the application program reads a Data EEPROM location while the EXE bit is set, the processor reads the data being programmed into the EEPROM. If software attempts a write to the EEPROM while the EXE bit is set, the data byte is ignored.

- 0 = Inactive.
- 1 = Active.

Bit 1- W1WO. Write1/Write0.

This bit determines whether the Ones or Zeroes programming mode is to be used (see Section 6.1.2, page 6-4). This bit is write protected whenever the EXE bit is set.

- 0 = Write zeros.
- 1 = Write ones.
- Bit 2- AP. Array Program.

Set this bit to program the entire array with the value specified by the W1W0 bit in a single programming cycle (refer to Section 15 for timing). Blocks protected in the WPR register are *not* programmed. This bit is write protected whenever the EXE bit is set.

If BLK0 is unprotected and W1W0 is zero, this function clears the WPR; any array locations previously protected will lose their protection, but their contents are not altered during the current programming cycle.

- 0 = Array programming disabled.
- 1 = Array programming enabled.
- Bit 3-6 Reserved. Read data is indeterminate.
- Bit 7 BUSY.

This bit is set during Data EEPROM programming to indicate that an operation is in progress. Reading any location of the EEPROM during programming returns the data being programmed. In order to let the EEPROM voltages stabilize, the BUSY bit is set for 128 cycles:

- 1) after a reset.
- 2) after an exit from a power-down state, and
- 3) after programming the EEPROM.

If an attempt is made to access the EEPROM during this 128 cycle period, the Data EEPROM holds execution of the processor by asserting the WAIT signal until the 128 cycles is complete.

- 0 = EEPROM array is ready for access.
- 1 = EEPROM array is not ready for access.

6.1.2 Programming the Data EEPROM

The procedure for programming the Data EEPROM is controlled by the DEECTL (P01A) and the WPR (1F00h) registers. Individual bits are programmed to a 1 or 0 under the control of the W1W0 bit and the EXE bit in the DEECTL register. When the W1W0 bit is set, bit positions set to 1 in the data byte are programmed to 1 in the EEPROM byte; zeros are not changed. When the W1W0 bit is cleared, bit positions set to 0 in the data byte are programmed to 1 in the EEPROM byte; zeros are not changed. When the W1W0 bit is cleared, bit positions set to 0 in the data byte are programmed to 0 in the EEPROM byte; ones are not changed. The EXE bit initiates EEPROM programming when set and disables programming when cleared. The WPR (1F00h) register must have the corresponding protection bit cleared or be in the WPO mode to enable a Data EEPROM write operation. (To enter the WPO mode, place 12 volts to the MC pin while the RESET pin is a logic 1.)

To load the data byte into the EEPROM module, perform a memory write operation to the EEPROM at the desired address. The data byte is latched in the module, ready for the Execute command (EXE bit=1).

Following the memory cycle to the EEPROM address, write 03h (for W1W0=1) or 01h (for W1W0=0) to the DEECTL register to set the W1W0 and EXE bits. The W1W0 and the EXE bits must remain unchanged for the duration of the EEPROM timing parameter of $t_W(PGM)B$ to insure proper programming. When the program time has elapsed, reset the EXE bit with another write operation to the DEECTL register.

If W1W0=1, then the data which now resides in the programmed EEPROM location is the logical OR of the previous data stored in the location and the data written to the location. If W1W0=0, then the data which now resides in the programmed EEPROM location is the logical AND of the previous data stored in the location and the data written to the location.

If a data value cannot be achieved by writing only ones or zeros, first perform the write-ones operation and follow it with a write zeros operation (or write zeros followed by write ones). Figure 6-2 illustrates these operations. In the programming operations, only the EEPROM bits that do not match the data bits are programmed. Therefore, there is no need to read the EEPROM value to determine what bits to program.




Figure 6-2. EEPROM Programming Example

The software should end the programming operation before entering a HALT or STANDBY state. When the microcomputer is in the HALT or STANDBY low-power mode, all operations of the data EEPROM module are stopped and all DEECTL bits are cleared. Any EEPROM programming operation in progress is aborted when the halt is entered, and the data at the address being programmed is indeterminate.

Example 6-1. Data EEPROM Programming Example

The following subroutine loads the data byte 5A into the Data EEPROM location 1F60h. Figure 6-2 illustrates the result of this subroutine.

(a)	DATA	MOV MOV	#5Ah,A A,1F60h	;Write 5A to location 1F60h
(b)		MOV	#03,P01A	;Write Ones: W1WO=1, EXE=1
(c)		MOVW	#2778,R017	;Begin tW(PGM)B delay (10 ms)
(d)	DELAY1	INCW	#-1,R017	; Decrement R017
(e)		JC	DELAY1	; Jump to DELAY1 if R017>0
(f)		MOV	#0,P01A	;Clear DEECTL. EXE=0
(g)		MOV	#01,P01A	;Write zeros: W1W0=0 EXE=1
(h)		MOVW	#2778,R017	;Begin t _W (PGM)B delay (10 ms)
(i)	DELAY2	INCW	#-1,R017	; Decrement R017
(j)		JC	DELAY2	; Jump to DELAY2 if R017>0
(k)		MOV	#0,P01A	;Clear DEECTL. EXE=0
		•	·	

Load the value 5A into the Data EEPROM address 1F60h (a). Begin a Write Ones programming sequence by (b) setting the W1W0 and EXE bits in the DEECTL register to a 1. The programming delay parameter $t_W(PGM)B$ (10 ms for this example – see Section 15 for required timing) is taken care of with a delay loop (d,e). The number of loops required is #2278 (c), and can be derived in the following manner:

- 1) Delay loop (d,e) requires 18 cycles to complete if a jump is taken.
- An operating frequency of 20 MHz results in a system cycle time of 200 ns.
- 3) The number of loops required is calculated as follows:

loop count = t_W(PGM)B / (system cycle time X delay loop cycle count)

loop count = 10 ms / (200 ns X 18) = 10 ms / 3.6 µs = 2778

Note: alternatively, a timer may be used for this delay.

After the delay, clear the EXE bit (f), and continue the Write Zeros routine (g through k). The value "5A" has now been programmed into location 1F60h of the Data EEPROM.

The BUSY bit is set during EEPROM programming to indicate an operation in progress. Reading any location of the Data EEPROM during programming returns the data being programmed. In order to let the EEPROM voltages stabilize, the BUSY bit remains set for 128 cycles:

- after a reset,
- after exit from a power-down state, and
- after programming the EEPROM.

If an attempt is made to access the EEPROM during this 128 cycle period, the Data EEPROM holds execution of the processor by asserting the WAIT signal until the 128 cycles is complete.

6.1.3 Write Protection Register Operation

The Write Protection Register (WPR) allows the application program to guard any or all of the eight blocks of EEPROM shown in Figure 6-1, page 6-3. Each block has a representative bit in the WPR. The blocks to be protected have their corresponding bit set in the WPR. Block zero contains the WPR. Therefore, once the bit for block zero (BLKO) is set, WPR can no longer be changed unless the Write Protect Override mode is entered.

The following example illustrates programming the WPR. In this example, the program protects blocks 0 and 2. See Section 13 for more examples of programming the EEPROM module.

DELAY		#05,A A,1F00h #3,P01A #2778,R011 #-1,R011 DELAY	;Protect bits for BLKO and BLK2 ;Set DEECTL to program 1's ;Set W1WO and EXE bits ;10 ms delay loop
	MOV	#0,P01A	;Clear W1WO and EXE bits

6.2 Program EEPROM Module

The following is a description of the Program EEPROM module used in the TMS370 family. This module serves in place of the 4-kilobyte program ROM within the TMS370C850 and TMS370C810 for systems in prototype or small production runs.

The module consists of a 4-kilobyte array of EEPROM at address locations 7000h through 7FFFh. The CPU can fetch data and execute instructions from this memory space. Programming control logic for the Program EEPROM is located at address 101Ch (P01C).

The CPU accesses the array with normal memory read cycles. Write cycles to the Program EEPROM require a special sequence of events. This sequence is similar as that for the Data EEPROM, except that the PEECTL register (P01C) is used for control and there is no Write Protection Register for the Program EEPROM.

The Program EEPROM module can only be written to when the TMS370 device is operating in the Write Protect Override mode (12 volts on the MC pin). A read access to the Program EEPROM during a WPO write operation, returns the data being programmed.

6.2.1 Program EEPROM Control Register (PEECTL)

The PEECTL register, at address 101Ch in the peripheral file, controls programming of the Program EEPROM. The following figure illustrates the bit definitions for the PEECTL.

Program EEPROM Control Register (PEECTL) [Memory Address - 101Ch]

Bit # -	7	6	5	4	3	2	1	0	
P01C	BUSY					АР	W1W0	EXE	
	R-†					RW-0	RW-0	RW-0	'

R=Read, W=Write, -n= Value after RESET ([†]-see Bit 7 description)

Bit 0-

EXE. Execute.

Set this bit to initiate the write operation defined by the other control register bits. Clear this bit to terminate the operation.

- 0 = Inactive.
- 1 = Active.

Bit 1- W1WO. Write1/Write0.

This bit determines whether the Ones or Zeroes programming mode is to be used. This bit is write protected when EXE=1.

- 0 = Write zeros.
- 1 = Write ones.

Bit 2- AP. Array Program.

Set this bit to program the entire array with the value specified by the W1W0 bit. With this function, large sections of EEPROM can be altered in a fraction of the time necessary to program byte by byte. This bit is write protected when EXE=1.

- 0 = Array programming disabled.
- 1 = Array programming enabled.
- Bit 3-6 Reserved. Read data is indeterminate.

Bit 7 - BUSY.

This bit is set during EEPROM programming to indicate that an operation is in progress. Reading any location of the EEPROM during programming returns the data being programmed. In order to let the EEPROM voltages stabilize, the BUSY bit is set for 128 cycles:

- 1) after a reset,
- 2) after an exit from a power-down state, or
- 3) after programming the EEPROM.

If an attempt is made to access the EEPROM during this 128 cycle period, the Program EEPROM holds execution of the processor by asserting the WAIT signal until 128 cycles complete.

0 = EEPROM array is ready for access.

1 = EEPROM array is not ready for access.

6.2.2 Programming the Program EEPROM

The procedure to program this EEPROM module is similar to the procedure described in Section 6.1.2 with the following differences.

- The PEECTL register (address P01C in the peripheral file) controls the Program EEPROM.
- There is no write-protection register. The Program EEPROM is write protected at all times unless the TMS370 device is in the Write Protection Override mode.

The programming sequence is:

- 1) External hardware puts 12 volts on the MC pin to enter the WPO mode.
- 2) Write a data byte to the desired address in the Program EEPROM.
- 3) Write the command byte (03h for programming ones or 01h for programming zeros) to the PEECTL register at address 101Ch.
- Wait for the programming delay time, t_W(PGM)B (see Section 15, Device Specifications).
- 5) Write 00h to the PEECTL register to clear the EXE bit.
- 6) Repeat steps 3 through 6 as necessary to complete the programming.
- 7) External hardware returns the MC pin to its normal value (logic 1 for microprocessor mode or logic 0 for the microcomputer mode).


When the AP bit is set, the entire Program EEPROM is programmed to all ones or all zeros in a single write sequence. When W1W0=0, all zeros are programmed to the entire Program EEPROM. When W1W0=1, all ones are programmed to the entire Program EEPROM. This function is useful for block-erase operations. Issue this command by writing 05h to the PEECTL register to set the AP and EXE bits.

When the TMS370 is in the HALT or STANDBY low-power mode, all operations of the Program EEPROM are stopped. All programming operations should be completed before entering a HALT or STANDBY state. Any EEPROM programming operation, in progress at the time that the halt is entered, is aborted. The data at the address being programmed is indeterminate.



6.2.3 Write Protection of Program EEPROM

The Program EEPROM memory is always write protected unless the device is put into the Write Protect Override (WPO) mode by applying 12 volts to the MC pin while the RESET pin is a logic 1. When the device is in the WPO mode, all Program and Data EEPROM memory can be overwritten.



7. Timer 1 Module

This section discusses the architecture and programming of the Timer 1 module on all TMS370 devices.

This section covers the following topics:

Section Page 7.1 Timer 1 Overview 7.1.1 7.1.2 7.1.3 7.2 7.2.1 7.2.2 7.2.3 7.2.4 7.2.5 7.2.6 Capture/Compare Register 7-15 7.2.7 7.3 Watchdog Timer 7.3.1 7.3.2 7.3.3 7.3.4 Overflow Flag 7.4 7.4.1 Halt 7-21 7.4.2 7.5 7.5.1 Timer 1 Counter Control Register 1 7-24 Timer 1 Counter Control Register 2 7-25 7.5.2 Timer 1 Counter Control Register 3 7-27 7.5.3 Timer 1 Counter Control Register 4 7-29 7.5.4 7.5.5 Timer 1 Port Control Registers 7-31 7.5.5.1 Timer 1 Port Control Register 1 7-31 7.5.5.2 Timer 1 Port Control Register 2 7-32

7.1 Timer 1 Overview

The Timer 1 module of the TMS370 family provides enhanced timer resources to perform real-time system control. The Timer 1 Overview contains the following subsections:

- 7.1.1 Introduction: Describes Timer 1 functions and features.
- 7.1.2 Major Components: Illustrates Timer 1 system components.
- 7.1.3 Operating Modes Overview: Describes operating modes of the Timer 1 module.

7.1.1 Introduction

This module contains a general-purpose timer (T1) and a Watchdog timer (WD). Both T1 and WD allow program selection of input clock sources (real-time, external event, or pulse accumulate) with multiple 16-bit registers (input capture and compare) for special timer function control. These timers provide the capabilities for:

System Requirements

Real-Time System Control Input Pulse Width Measurement

External Event Synchronization Timer Output Control Pulse-Width Modulated Output Control System Integrity **Timer Resource**

Interval Timers with Interrupts Pulse Accumulate or Input Capture Functions Event Count Function Compare Function PWM Output Function

Watchdog Function

FEATURES

- 16-bit General Purpose Counter
 - 16-bit Compare Register
 - 16-bit Capture/Compare Register
 - External Clock Source / Event Counter / Pulse Accumulator
 - Internal or External Counter Reset
 - Programmable Pulse Width Modulated (PWM) Output
- Selectable Edge Detection Input
- Programmable Interrupts
- Three I/O Pins
- Watchdog Timer

7.1.2 Major Components

The Timer 1 Module consists of three major blocks as shown in Figure 7-1:

Prescaler/Clock Source, which determines the independent clock sources for the general purpose timer and the watchdog timer.

16-bit General Purpose Counter which provides capture, compare and event functions.

- The capture function latches the counter value on the occurrence of an external input.
- The event function keeps a cumulative total of the transitions on the T1EVT pin.
- The compare function triggers when the counter matches the contents of a compare register.

16-bit Watchdog Counter which software can reconfigure as a simple counter/timer, an event counter, or a pulse accumulator if the watchdog feature is not needed.

The Timer 1 Module contains additional blocks as follows:

Interrupts

The module can be programmed to issue interrupts on the occurrence of a:

- capture,
- compare equal,
- counter overflow, or
- external edge detect.

I/O Pins

The Timer 1 Module has three I/O pins which can be dedicated for timer functions or as general purpose I/O pins. They are:

- T1EVT
- T1IC/CR
- T1PWM

When these pins are dedicated to the timer module, T1EVT is an input to the event counter or the external clock source; T1IC/CR is an input to the input capture, counter reset, or PWM circuit; and T1PWM is the Pulse Width Modulation output.




Figure 7-1. Timer 1 Block Diagram

Table 7-1. Timer 1 I/O Pin Definitions

PIN	DUAL COMPARE MODE	CAPTURE/COMPARE MODE
T1IC1/CR	COUNTER RESET INPUT	INPUT CAPTURE 1 INPUT
T1PWM	PWM OUTPUT	PWM OUTPUT
TIEVT	EXTERNAL EVENT INPUT OR PULSE ACCUMULATE INPUT	EXTERNAL EVENT INPUT OR PULSE ACCUMULATE INPUT

Note: pins may be used as general purpose I/O if not dedicated for timer functions.

Control Registers

Seven addressable control registers govern Timer 1. These registers:

- select the operating mode,
- enable interrupts,
- configure status flags,
- configure the I/O pins, and
- select the prescaler tap.

Timer 1 control registers (shown in Table 7-2 and described further in Section 7.5) are located at addresses P040 (1040h) to P04F (104Fh) in the Peripheral File. The location and name of each register is shown in Table 7-2.

Peripheral File Location	Symbol	Name
P040 P041	T1CNTR	Counter - MSB Counter - LSB
P042 P043	T1C	Compare Register - MSB Compare Register - LSB
P044 P045	T1CC	Capture/Compare Register - MSB Capture/Compare Register - LSB
P046 P047	WDCNTR	Watchdog Counter - MSB Watchdog Counter - LSB
P048	WDRST	Watchdog Reset Key
P049	T1CTL1	Timer 1 Control Register 1
P04A	T1CTL2	Timer 1 Control Register 2
P04B	T1CTL3	Timer 1 Control Register 3
P04C	T1CTL4	Timer 1 Control Register 4
P04D	T1PC1	Timer 1 Pin Control 1
P04E	T1PC2	Timer 1 Pin Control 2
P04F	T1PRI	Timer 1 Priority

Table 7-2. Timer 1 and Watchdog Counter Memory Map

7.1.3 Operating Modes Overview

The general-purpose Timer 1 module has two modes of operation: the Dual Compare Mode and the Capture/Compare Mode.

Dual Compare Mode

The counter is configured to provide two compare registers, external or software reset of the counter, internal or external clock source, and a programmable Pulse Width Modulated (PWM) output. The PWM output may be configured to toggle on selected events.

Capture/Compare Mode

The counter is configured to provide one input capture register and one compare register for use with the general purpose timer. The compare register may be used to provide periodic interrupts to the TMS370 CPU. The capture register may be configured to capture the current counter value upon either edge of an external input.

7.2 Timer 1 - 16-Bit, General Purpose Timer

This section describes the elements of the 16-bit General Purpose Timer (T1). The function of each block within T1 is discussed in general and for each mode of operation. Section 7.2 contains the following subsections:

- 7.2.1 General-Purpose Timer Operating Modes: Explains theory of operating modes.
- 7.2.2 Clock Prescaler/External Clock Source: Illustrates operation of the Prescaler and clock source selection circuitry.
- 7.2.3 Edge Detection: Explains operation of the External Edge Detection circuitry for both operating modes.
- 7.2.4 General Purpose Counter: Explains operation of the free running Timer 1 up counter.
- 7.2.5 Compare Register: Explains operation of the 16-bit Compare register.
- 7.2.6 Capture/Compare Register: Explains operation of the Capture/ Compare register during both operating modes.
- 7.2.7 Interrupts: Explains interrupting capability for both operating modes.

7.2.1 General-Purpose-Timer Operating Modes

The General Purpose Timer operation mode determines whether the Capture/Compare register functions as a capture register in the Capture/Compare mode or as a compare register in the Dual Compare mode. The T1 MODE bit (T1CTL4.7) selects the mode as follows:

T1 MODE = 0 - Dual Compare Mode T1 MODE = 1 - Capture/Compare Mode

Dual Compare Mode

The Dual Compare Mode provides two compare registers, an externalresettable counter, and a timer output pin. These allow the timer to act as as interval timer, a PWM output, simple output toggle, or many other timer functions.

The Dual Compare mode as shown in Figure A-3 continuously compares the contents of the two compare registers to the current value of the 16-bit counter. If a timer compare register equals the counter, the circuit sets the associated interrupt flag to 1 and toggles the T1PWM output pin if enabled, and/or generates a Timer 1 interrupt.

A compare-equal condition from compare register 1 can also initiate a counter reset. A programmable-interval timer function (selected by using the compare equal condition to generate a system interrupt combined with the counter reset function) generates a periodic interrupt.

Either compare function may be used to toggle the T1PWM output pin when a compare-equal condition occurs, while the other compare function may be used for another system timing function. Using both compare functions to control the T1PWM pin allows direct PWM generation with minimal CPU software overhead.

In typical PWM applications, the compare register is loaded with the periodic interval and configured to allow counter reset on a compare-equal condition, and the Capture/Compare register is loaded with the pulse width to be generated within that interval. The program pulse width may be changed by the application program during the timer operation to alter the PWM output. For high-speed control applications, a minimum pulse width of 200 ns and a period as low as 400 ns can be maintained when using a clock of 20 MHz.

In addition, the PWM output can be used to support time-critical control applications. Typically, in these applications an external input (T1IC/CR) is used to:

- 1) reset the counter,
- 2) generate a timer interrupt, and
- 3) toggle the T1PWM pin to start the PWM output.

The compare function then toggles the output after the programmed pulse width has elapsed.

The input edge detect function is enabled under program control by the T1CR DET ENA bit, and upon the next occurrence of the selected edge transition:

- 1) the T1EDGE INT FLAG bit is set,
- 2) a timer interrupt is generated (if T1EDGE INT ENA =1), and
- 3) the T1PWM output pin is toggled (if T1CR OUT ENA = 1).

The T1EDGE POLARTIY bit selects the active input transition. In the Dual Compare mode, the edge detect function must be re-enabled after each valid edge detect.

The clock input to the counter is either the internal system clock, with or without prescale, or the external clock (T1EVT). The clock pulse to the counter is always synchronized with the system clock.

The counter is free-running except when it receives a reset pulse from one of the following sources:

- 1) a 1 written to the T1 SW RESET (T1CTL2.0) bit,
- a compare equal condition from the dedicated T1 compare function,
- 3) system RESET, or
- an external pulse on the T1IC/CR pin (Dual Compare mode).

The counter rolls over to 0000h if not reset prior to a count of FFFFh. When this rollover occurs, the counter sets the T1 OVRFL INT FLAG (T1CTL2.3) and generates an interrupt (if T1 OVRFL INT ENA {T1CTL2.4} is set), and continues counting.




Figure 7-2. Dual Compare Mode

Capture/Compare Mode

In the Capture/Compare mode (T1 MODE = 1), Timer 1 provides one input capture register for external timing and pulse-width measurement, and one compare register for use as a programmable interval timer. In this mode, the compare register functions the same as in the Dual Compare mode described previously, including the ability to toggle the PWM pin. The capture/compare register functions in this mode as a 16-bit input capture register, as shown in Figure A-5. On the occurrence of a valid input on the T1IC/CR pin:

- 1) the current counter value is loaded into the 16-bit input capture register,
- 2) the T1EDGE INT FLAG is set, and
- 3) a timer interrupt is generated (if T1EDGE INT ENA = 1).

The input detect function is enabled by the T1EDGE DET ENA bit, with T1EDGE POLARITY selecting the active input transition. In the Capture/Compare mode, the edge detect function, once enabled, remains enabled following a valid edge detect.




Figure 7-3. Capture/Compare Mode

7.2.2 Clock Prescaler/External Clock Source

This block, as illustrated in Figure A-4, allows selection of the clock inputs to the General Purpose Counter and the Watchdog Counter independently. Each counter has three bits in the T1CTL1 Register (see Section 7.5.1) which determine whether the counter is clocked by one of the prescaled system clock values or the external clock source (T1EVT).

The counter clock sources are as follows:

- system clock with no prescale.
- no clock, in which the counter is stopped.
- external source synchronized with the system clock (event counter operation).
- system clock while the external input is high (pulse accumulation).
- one of four taps from the prescaler which provide a system clock divided by 4, 16, 64, or 256.

The external clock input to the module (T1EVT) must not exceed CLKIN/8. If the application does not require the external clock, the T1EVT pin may be reconfigured as a digital I/O pin.




Figure 7-4. Timer 1 System Clock Prescaler

7

The event input is not routed through the prescaler; thus the Timer 1 module can use different taps of the prescaler for Timer 1 and the Watchdog Timer.

The maximum counter duration using the internal clock is determined by the internal system clock time (SYSCLK) and the prescale tap (T). These relationships are shown below:

Maximum Counter Duration (seconds) = 2¹⁶ * PS * SYSCLK Counter Resolution = PS * SYSCLK where: SYSCLK = 4 / CLKIN PS = 1 for no prescale = 4 for divide by 4 = 16 for divide by 16 = 64 for divide by 256

Table 7-3 gives the real-time counter overflow rates for various crystal and prescaler values.

Software can also configure the overflow rates for the Watchdog Counter as shown in Table 7-3 or the value shown divided by two if the WD OVRFL TAP SEL bit (T1CTL1.7) is set (see Section 7.3). This bit effectively sets the Watchdog Counter as either a 15-bit counter when set or a 16-bit counter when cleared.

Table	7-3.	Counter	Overflow	Rates	

					CRYSTAL OSCILLATOR FREQUENCY (MHz)					
				2.0	4.0	10	20			
Select 2	Select 1	Select 0	Divide BY	2000	System Cloc 1000	k Period (ns) 400	200			
0	0	0	2 ¹⁶ (P.A.)	0.131†	0.066	0.026	0.013			
0	1	o	(Event)	ŧ	‡	‡ +	÷			
0 1	1 0	1	(Stop) 2 ¹⁸	0.524	0.262	↓ 0.105	0.052			
1 1	0 1	1 0	220 222	2.10 8.39	1.05 4.19	0.419 1.68	0.210 0.839			
1	1	1	2 ²⁴	33.6	16.8	6.71	3.355			

[†]Time is given in seconds.

[‡]Not applicable.

The event counter input senses a low-to-high transition on the T1EVT pin while in the event-counter mode, and senses a high level (true) on the pin while in the pulse-accumulator mode.

The pulse accumulator mode keeps a cumulative count of SYSCLK pulses gated by the T1EVT signal as shown in Figure 7-5

7-12




Figure 7-5. Pulse Accumulation

7.2.3 Edge Detection

The edge detection circuitry senses an active pulse transition on the Timer 1 Input-Capture/Counter-Reset pin (T1IC/CR), and provides appropriate output transitions to the rest of the module. The T1EDGE POLARITY bit (T1CTL4.2) determines whether the active transition is low-to-high or high-to-low. The module sets the T1EDGE INT FLAG (T1CTL3.7) when an active transition is detected. The program must reset this flag.

Dual Compare Mode

In this mode, the program must set the T1EDGE DET ENA bit (T1CTL4.0) to re-enable the circuit after each edge detection. Writing a one to this bit, enables the detect circuit to look for the next correct level transition. After this active transition occurs, the T1EDGE DET ENA bit (T1CTL4.0) is cleared.

When the Edge Detection circuit is enabled and detects the appropriate edge transition, the T1EDGE INT FLAG bit (T1CTL3.7) is set.

When the T1CR RST ENA bit (T1CTL4.1) is set, the T1EDGE INT FLAG resets the counter. If the T1CR OUT ENA bit (T1CTL4.3) is set, the T1 EDGE INT FLAG toggles the T1PWM output latch.

The T1EDGE POLARITY bit (T1CTL4.2) determines which edge polarity (rising or falling) is detected.

Capture/Compare Mode

When the appropriate (rising or falling) transition is detected, the Edge Detection circuit signals the capture register to load the current counter value if the T1 EDGE DET ENA bit is set. The T1EDGE POLARITY bit (T1CTL4.2) determines which edge of the signal on the T1EVT pin to detect.

The input detect function is enabled by the T1EDGE DET ENA bit, with T1EDGE POLARITY selecting the active input transition. In the Capture/Compare mode, the edge detect function, once enabled, remains enabled following a valid edge detect.

7.2.4 General Purpose Counter

The counter is a free-running, 16-bit up-counter, clocked by the output of the Prescaler/Clock source. During initialization, the counter is loaded with 0000h and begins its up-count. If the counter is not reset before reaching FFFFh, the counter rolls over to 0000h and continues counting. Upon counter roll-over, the T1 OVRFL INT FLAG (T1CTL2.3) is set, and a timer interrupt is generated if the T1 OVERFL INT ENA (T1CTL2.4) bit is set (see note, page 7-22).

The counter may be reset to 0000h during counting by either:

- 1) a 1 written to the T1 SW RESET (T1CTL2.0) bit,
- 2) a compare equal condition from the dedicated T1 compare function,
- 3) system RESET, or
- 4) an external pulse on the T1IC/CR pin (Dual Compare mode).

The designer may select through software (T1EDGE POLARITY bit) which external transition on the T1IC/CR pin, low-to-high or high-to-low, will reset the counter.

7.2.5 Compare Register

The Compare Register circuit consists of a 16-bit wide, read/write data register and logic to compare the counter's current value with the value stored in the compare register. The program can access the 16-bit compare register at P042 (Compare Register MSB) and P043 (Compare Register LSB) in the Peripheral File frame (see note, 7-22).

When the counter's value matches the compare register value, the following events occur:

- 1) the T1C1 INT FLAG bit (T1CTL3.5) is set,
- 2) the compare register generates a counter reset signal if the T1C1 RST ENA bit (T1CTL4.4) is set,
- 3) the output latch to T1PWM toggles if CMP 1 is enabled, and
- an interrupt is generated if enabled (T1C1 INT ENA).

The Compare Register is initialized to 0000h following RESET.

Note:

If the counter is programmed to reset when its value equals the content of the compare register, the reset occurs on the following counter clock cycle (after prescale). However, the compare flag is set and the interrupt event occurs during the clock cycle that incremented the counter to the compare equal value. Thus, there could be a delay of up to 256 system clock cycles (depending on the prescale tap in use) from the time the event is recognized by the program until the counter actually resets to zero. If the program writes to the compare register during this interval, the counter may not be reset on the following counter clock.

7.2.6 Capture/Compare Register

The Capture/Compare register for Timer 1 is a 16-bit wide register which can serve one of two functions depending on the operating mode. The Capture/Compare register is located at address P044 (Capture/Compare register MSB) and P045 (Capture/Compare register LSB) in the Peripheral File (see note, 7-22).

Dual Compare Mode

In the Dual Compare mode, the 16-bit Capture/Compare Register acts as a compare register. This compare register functions exactly as the one described in Section 7.2.5 except that it cannot reset the counter. When an output compare equal occurs, the T1C2 INT FLAG bit (T1CTL3.6) is set.

In the Dual Compare mode, the Capture/Compare register is a read/write register. Compare logic generates a pulse when the the counter value matches the Capture/Compare Register value. This pulse:

- 1) sets the T1C2 INT FLAG bit (T1CTL3.6),
- 2) clocks the output latch to T1PWM if the T1C2 OUT ENA bit (T1CTL4.5) is enabled, and
- 3) generates an interrupt (T1C2) if T1C2 INT ENA (T1CTL3.1) is enabled.

Capture/Compare Mode

In this mode, the edge detection signal captures the current counter content, loads it into the 16-bit Capture/Compare register, and sets the T1EDGE INT FLAG bit (T1CTL3.7).

7.2.7 Interrupts

Dual Compare

In dual compare mode, four separate events can generate an interrupt. These interrupts are:

- 1) compare equal from Compare Register 1 if the T1C1 INT ENA bit (T1CTL3.0) is set,
- compare equal from Compare Register 2 if the T1C2 INT ENA bit (T1CTL3.1) is set,
- 3) counter overflow if the T1 OVRFL INT ENA bit (T1CTL2.4) is set, or
- 4) edge detect is set if the T1EDGE INT ENA bit (T1CTL3.2) is set.

Capture/Compare

In the Capture/Compare mode, three separate events can generate an interrupt. These interrupts are:

- 1) output compare equal if the T1C1 INT ENA bit (T1CTL3.0) is set,
- 2) counter overflow if the T1 OVRFL INT ENA bit (T1CTL2.4) is set, and
- 3) input capture acknowledge if the T1EDGE INT ENA (T1CTL3.2) bit is set.

Note:

All set and enabled interrupt flags must be cleared before exiting the T1 interrupt routine. If the flags are not reset then the processor will enter the T1 interrupt routine again before continuing with the mainstream program. If the bit flag bits are never reset then the program will lock up.

7.3 Watchdog Timer

The Watchdog Timer, shown in Figure A-6, consists of the following blocks:

- 16-bit, Watchdog/Event Counter which provides up to 2²⁴ clock cycles between counter resets depending on the prescaler tap used. The program can read the contents of this counter at locations P046 (MSB) and P047 (LSB) in the Peripheral File.
- Prescaled clock input selection or external clock, the same as the General Purpose Timer.
- Watchdog Reset key which provides protection against illegal resets.
- An Overflow flag which the program may read following RESET to determine if the Watchdog caused the reset.
- Programmable interrupt and system RESET.




Figure 7-6. Watchdog Timer

7.3.1 Watchdog Counter

The watchdog timer is a free-running 16-bit resettable up-counter clocked by the output of the Prescaler/Clock source. The timer is software configured as either a watchdog timer to protect against system software failures and corruption, or as a simple counter/timer if the watchdog function is not desired. The 16-bit up-counter is programmable (with the WD OVRFL TAP SEL bit) to set the initial count at either 0000h or 8000h. The current value of the watchdog timer may be read at anytime during its operation (see note, page 7-22).

Watchdog Mode

In the Watchdog mode (WD OVRFL RST ENA = 1), the WD timer generates a system reset if the counter overflows or if the WD timer is reinitialized by an incorrect value. The required re-initialization frequency is determined by the system clock frequency, the prescaler/clock source selected, and whether the WD OVRFL TAP SEL bit is set for 15 or 16 bit counter rollover.

With a 20 MHz clock, the watchdog-timer overflow rates range from 6.55 ms to 3.35 seconds. These values are selected prior to entering the watchdog

mode because once the software enables the watchdog reset function (WD OVRFL RST ENA = 1), subsequent writes to these control bits are ignored. Writes to these watchdog control bits can occur only following a powerup reset, which enhances watchdog-timer system integrity.

The watchdog timer is re-initialized by writing a predefined value to the watchdog reset key (WDRST) located in the peripheral file at P048. The correct reset key alternates between 55h and AAh, beginning with 55h following the enable of the watchdog reset function. Writes of the correct value must occur prior to the timer overflow period.

A write of any value other than the correct predefined value to the watchdog reset key is interpreted as a lost program and a system reset is initiated. A watchdog-timer overflow or incorrect reset key sets the WD OVRFL INT FLAG bit to 1 and may be interrogated by the program following system reset to determine the source of the reset.

Non-Watchdog Mode

In the Non-Watchdog mode (WD OVRFL RST ENA = 0), the watchdog timer may be used as an event counter, pulse accumulator, or as an interval timer. In this mode, the system reset function is disabled. The watchdog timer may be re-initialized by writing any value to the watchdog reset key (WDRST). In real-time control applications, the timer overflow rates are determined by the system clock frequency, the prescaler/clock source value selected, and the value of the WD OVRFL TAP SEL bit. If the WD counter is not reset before overflowing , the counter rolls over to either 0000h or 8000h, as determined by the WD OVERFL TAP SEL bit, and continues counting. Upon counter overflow, the WD OVRFL INT FLAG is set and a timer interrupt is generated if the WD OVRFL INT ENA bit set. Alternatively, an external input on the T1EVT pin may be used with the watchdog timer to provide an additional 16-bit event counter or pulse accumulator.

7.3.2 Power-up RESET

After a system power-up RESET, the Watchdog Counter resets to the nonwatchdog mode configured as a simple up-counter with the system clock (no prescale) as its input. Thus, if the watchdog mode is used, the program must explicitly enable it (by setting WD OVRFL RST ENA). The Watchdog Counter resets to 0000h when the WD OVRFL RST ENA bit (T1CTL2.7) is set.

Example 7-1. Watchdog Initialization Example

The following routine initializes the Watchdog Timer to generate a system reset when the counter overflows. The Watchdog counter is set to 16 bits in length and the full 8-bit prescale tap is used.

;Set up Watchdog Timer for a 24-bit countdown time. ;Set the Watchdog Overflow Tap to 16 bits ;and select the $\angle 256$ prescale value ÓR #70h,P049 OR ;Watchdog Timer Reset is enabled along #COh, P049 ; with clearing and enabling the ; Watchdog Timer interrupt. The Watchdog Timer has now been initialized to cause a system RESET if the counter is not reset before reaching FFFFh. To reset the counter, the code must write an alternating 55h and AAh, starting with 55h, to the Watchdog Timer Reset Key register (P048), e.g.: MOV #55h,P048 First write to WD RESET KEY MOV #0AAh, P048 ;Next write to WD RESET KEY MOV #55h,P048 ;Next write to WD RESET KEY

7.3.3 Reset Frequency

When the Watchdog timer overflows, it pulls the RESET line low to cause a system reset and sets the WD OVRFL INT FLAG bit (T1CTL2.5). The required reset frequency of the watchdog timer is determined by the value of the clock prescaler selected to clock the Watchdog Counter and by the choice of whether the overflow tap is set for a 15 or 16 bit counter. The program must set these choices before entering the watchdog mode.

The overflow tap is selected by the WD OVRFL TAP SEL bit (T1CTL1.7). When WD OVRFL TAP SEL is cleared, the Watchdog Counter is a full 16 bit counter. When WD OVRFL TAP SEL is set, the most-significant bit remains set, the Counter behaves as a 15-bit counter, and overflow occurs twice as often as in the 16-bit configuration.

The watchdog overflow rates are the same as given in Table 7-3, page 7-12 when configured as a 16-bit counter (WD OVRF TAP SEL = 0). Divide the rates in Table 7-3 in half when the timer is configured as a 15-bit counter (WD OVRFL TAP SEL = 1).

7.3.4 Overflow Flag

7

Watchdog Mode When the Watchdog Counter initiates a RESET, it sets the WD OVRFL INT FLAG bit (T1CTL2.5). The program may read this flag after a RESET to determine the source of the RESET. The program must clear this flag by writing a zero to the WD OVRFL INT FLAG bit.

Non-Watchdog Mode Upon overflow, the module sets the WD OVRFL INT FLAG bit (T1CTL2.5). This causes an interrupt if the WD OVRFL INT ENA bit (T1CTL2.6) is set.

7.4 Low-Power Modes

The Timer 1 module supports extended operating states which aid in reducing power consumption during periods of inactivity. These two states are the Halt and the Standby modes. For more information on Powerdown modes, see Section 4.1.4, page 4-4.

7.4.1 Halt

The Halt Mode is entered when the CPU executes an IDLE instruction while the Halt/Standby bit (SCCR2.7) and the Powerdown/IDLE bits (SCCR2.6) are set. During the Halt Mode, the Timer 1 Module clears the interrupt enable bits, but holds the pre-Halt status of all other storage elements.

The module holds the state of the each external pin constant regardless of whether the pins are used as general purpose port pins or as dedicated I/O pins. That is, inputs remain inputs, output low levels remain low, and output high levels remain high.

When the Halt state terminates, the Timer 1 Module continues where it left off.

7.4.2 Standby

Standby Mode is entered by the CPU executing a IDLE instruction when the Powerdown/Idle (SCCR2.6) bit is set and the Halt/Standby bit (SCCR2.7) is cleared. During the Standby Mode, the Watchdog Counter clock input is halted while the rest of the Timer 1 Module remains fully functional.


7.5 Control Registers

Seven registers control the configuration of Timer 1 global functions, prescale values, watchdog timing, optional uses for the associated I/O pins, and other counter functions. The bits shown in shaded boxes in Figure 7-7 are Privilege Mode bits, that is, they can only be written to in the Privilege Mode.

Note:

Special circuitry prevents 16-bit registers from changing in the middle of a 16-bit read or write operation. When reading a 16-bit register, read the least-significant byte (LSB) first to lock in the value and then read the most-significant byte (MSB). When writing to a 16-bit register, write the MSB first and then write the LSB. The register value does not change between reading or writing the bytes when done in this order. While accessing a 16-bit register, do not read or write from a second 16-bit register within this module and expect a correct value for the first register's MSB. The 16-bit read/write operation actually occurs when accessing the LSB.

Read: LSB then MSB Write: MSB then LSB



PERIPHERAL FILE FRAME 4: TIMER 1 CONTROL REGISTERS

Figure 7-7. Peripheral File Frame 4 - Timer 1 Control Registers

7-23

7

7.5.1 Timer 1 Counter Control Register 1

The T1CTL1 Register controls the prescaler inputs to the Watchdog counter and the general purpose counter. The bit assignments and definitions follow:

Bit # -	7	6	5	4	3	2	1	0
P049	WD OVRFL TAP SEL	WD INPUT SELECT 2	WD INPUT SELECT 1	WD INPUT SELECT 0		T1 INPUT SELECT 2	T1 INPUT SELECT 1	T1 INPUT SELECT 0
	RP-0	RP-0	RP-0	RP-0		RW-0	RW-0	RW-0

Timer 1 Control Register 1 (T1CTL1) [Memory address - 1049h]

R=Read, W=Write, P=Write Protected when WD OVRFL RST ENA=1, -n=Value after RESET

Bits 0-2 - T1 INPUT SELECT 0-2. Timer 1 Input Select 0-2.

These three bits select one of eight possible clock sources for the Timer 1 general purpose counter. These sources are:

- the system clock with no prescale (system clock)
- the system clock when the external input T1EVT is high (pulse accumulation)
- an external source synchronized with the system clock (event input)
- no system clock source (no clock input)
- one of four taps from the 8-bit prescaler which provides the system clock divided by either 4, 16, 64, or 256

The combinations are shown below.

2	1	0	Counter Clock Source
0	0	0	system clock
0	0	1	pulse accumulation
0	1	0	event input
0	1	1	no clock input
1	0	0	system clock / 4
1	0	1	″″/16
1	1	0	" " / 64
1	1	1	" " / 256

Bit 3 - Reserved. Read data is indeterminate.

Bits 4-6 - WD INPUT SELECT 0-2. Watchdog Input Select 0-2.

These three bits select one of eight possible clock sources for the Watchdog counter. These sources and the bit combinations to select the sources are the same as listed above for the General Purpose Counter. Once the WD OVRFL RST ENA bit is set, the values of these bits can only be changed after a Power-Up RESET.

Bit 7 - WD OVRFL TAP SEL. Watchdog Overflow Tap Select.

This bit determines whether the Watchdog Counter is to operate as a 15 bit or a 16 bit counter. The default is the full 16 bits of the counter. If a shorter Watchdog Counter overflow rate is desired, the most significant bit of the counter can be forced to remain at a 1. This, in effect, changes the Watchdog Counter to a 15-bit counter with an overflow period 1/2 that of a 16 bit counter. This tap select feature, combined with the clock prescaler, allows Watchdog overflow rates from 2^{15} to 2^{24} system clock cycles. This bit is cleared by a) a Power-Up RESET, or b) any RESET while WD OVRFL RST ENA=0 (Non-Watchdog Mode).

0 = 16-bit Watchdog Counter overflow.

1 = 15-bit Watchdog Counter overflow.

7.5.2 Timer 1 Counter Control Register 2

The T1CTL2 register controls the Timer 1 and Watchdog overflow interrupts, and contains the Timer 1 software reset bit. A summary of the bit assignments and definitions is shown below.

Timer 1	Counter Control Register 2 (T1CTL2)
	[Memory Address - 104Ah]

Bit # -	7	6	5	4	3	2	1	0
P04A	WD OVRFL RST ENA		WD OVERFL INT FLAG	T1 OVRFL INT ENA	T1 OVRFL INT FLAG			T1 SW RESET
	RS-0	RW-0	RC-†	RW-0	RC-0			S-0

R=Read, S=Set Only, W=Write, C=Clear Only, -n=Value after RESET, [†]-see bit 5 description

Bit 0 - T1 SW RESET. Timer 1 Software Reset. This bit is always read as a zero; however, when a one is written to this bit, the counter resets to 0000h on the next system clock cycle.

- Bit 1,2 Reserved. Read values are indeterminate.
- Bit 3 T1 OVRFL INT FLAG. Timer 1 Overflow Interrupt Flag This bit indicates the status of the T1 Overflow Interrupt. This bit is cleared by RESET or by writing a zero to it.
 - 0 = General Purpose Overflow interrupt inactive.
 - 1 = General Purpose Overflow interrupt pending.
- Bit 4 T1 OVRFL INT ENA. Timer 1 Overflow Interrupt Enable.
 - This bit controls the Timer 1 Overflow interrupting capability.
 - 0 = Disable Interrupt.
 - 1 = Enable Interrupt.
- Bit 5 WD OVRFL INT FLAG. Watchdog Overflow Interrupt Flag.

This bit indicates the status of the Watchdog overflow interrupt. Clear this bit by writing a zero to it. This bit is NOT cleared following a Watchdog initiated RESET. Thus it may be read and cleared, to determine the cause of the RESET. This bit is cleared by power-up RESET or by any reset if WD OVRFL RST ENA = 0. Once the WD OVRFL RST ENA bit is set, the values of these bits can only be changed after a Power-Up RESET.

0 = Watchdog Interrupt Inactive

1 = Watchdog Counter has overflowed or the incorrect value is written to the Watchdog Reset Key register while in Watchdog mode.

Bit 6 - WD OVRFL INT ENA. Watchdog Overflow Interrupt Enable.

This bit controls the Watchdog Overflow interrupting capability. Once the WD OVRFL RST ENA bit is set, the values of these bits can only be changed after a Power-Up RESET.

- 0 = Watchdog Interrupt Disabled.
- 1 = Watchdog Interrupt Enabled.

7

Bit 7 - WD OVRFL RST ENA Watchdog Overflow Reset Enable.

This bit controls the ability of a Watchdog overflow to generate a RESET. When set, this bit determines the function of the Watchdog Counter; either as a the Watchdog Counter, or as a simple up counter or event counter/pulse accumulator. Once set, this bit can only be cleared by a Power-Up RESET, and locks the values of other WD bits so they can only be changed during Power-up RESET.


0 = Watchdog Counter does *not* initiate a RESET upon overflow.

1 = Watchdog Counter *does* initiate a RESET upon overflow.

7.5.3 Timer 1 Counter Control Register 3

The T1CTL3 register controls the edge-detect and compare interrupts. The six active bits in this register serve different functions for each mode, as shown below:

Timer 1 Control Register 3 (T1CTL3)



R=Read, W=Write, C=Clear Only, -n=Value after RESET

- Bit 0 T1C1 INT ENA. Timer 1 Compare 1 Interrupt Enable. This bit determines whether or not the compare register flag can generate an interrupt. 0 = Disable interrupt.
 - 1 = Enable interrupt.
 - i Enable Interrupt.
- Bit 1 T1C2 INT ENA. Timer 1 Compare 2 Interrupt Enable.

Dual Compare mode only: This bit determines whether or not the Capture/Compare register flag can generate an interrupt.

- 0 = Disable interrupt.
- 1 = Enable interrupt.

Capture/Compare Mode: Read data is indeterminate.

- Bit 2 T1EDGE INT ENA. Timer 1 Edge Interrupt Enable. This bit determines whether or not the active edge input to the T1IC/CR pin generates an interrupt. The T1EDGE DET ENA bit (T1CTL4.0) must be set before an edge can be detected. 0 = Disable interrupt.
 - 1 = Enable interrupt.
- Bits 3,4 Reserved. Read data is indeterminate.

Bit 5 - T1C1 INT FLAG. Timer 1 Compare 1 Interrupt Flag. This bit is set when the compare register first matches the counter value. It is cleared by writing a zero to this bit, or during RESET.

- 0 = Interrupt inactive.
- 1 = Interrupt pending.

7

Bit 6 - T1C2 INT FLAG Timer 1 Compare 2 Interrupt Flag.

Dual Compare Mode: This bit is set when the Capture/Compare register first matches the counter value. It is cleared by writing a zero to this bit or by RESET.

- 0 = Interrupt inactive.
- 1 = Interrupt pending.

Capture/Compare Mode: Reserved. Read data is indeterminate.

Bit 7 - T1EDGE INT FLAG. Timer 1 Edge Interrupt Flag.


This bit indicates when an external pulse transition of the correct polarity is detected on the Timer 1 Input-Capture/Counter-Reset (T1IC/CR) pin. This bit also indicates an input capture in the Capture/Compare mode. The T1EDGE INT FLAG is cleared by writing a zero to the bit, or during RESET. 0 = no transition


1 = transition detected

7.5.4 Timer 1 Counter Control Register 4

The T1CTL4 register controls the mode of operation, and various functions of the Timer 1 input and output pins. The bits in this register serve different functions depending on the mode, as shown below:

Timer 1 Counter Control Register 4 (T1CTL4) [Memory Address - 104Ch] Mode: Dual Compare





The function of the bits are as follows.

Bit 0 - T1EDGE DET ENA. Timer 1 Edge Detect Enable.

Dual Compare Mode: This bit enables the edge detection circuit to sense the next level transition on the Timer 1 T1IC/CR pin. This bit is cleared after the selected transition is detected or during RESET.

- 0 = Edge detect disabled
- 1 = Edge detect enabled.

Capture/Compare Mode: This bit enables the input capture circuit to capture the current counter value upon the next level transition on the counter reset/input capture pin, as determined by the T1EDGE POLARITY bit. This bit remains unchanged after the selected transition is detected.

- 0 = Input capture disabled.
- 1 = Input capture enabled.

Bit 1 - T1CR RST ENA. Timer 1 External Reset Enable.

Dual Compare Mode: This bit determines whether or not an external signal can reset the counter.

- 0 = Disable external reset of the counter.
- 1 = Enable external reset of the counter on the next valid edge detect.

Capture/Compare Mode: Reserved. Read data is indeterminate.

Bit 2 - T1EDGE POLARITY. Timer 1 Edge Polarity.

This bit determines the transition direction on the Timer 1 T1IC/CR pin to trigger a capture or counter reset, depending on the counter mode selected.

- 0 = Trigger on a high-to-low transition.
- 1 = Trigger on a low-to-high transition.

7

- Bit 3 **T1CR OUT ENA**. Timer 1 External Edge Output Enable. *Dual Compare Mode:* This bit determines whether or not the input signal on the T1IC/CR pin can toggle the output signal on the T1PWM pin.
 - 0 = Disable pulse to toggle output.
 - 1 = Enable pulse to toggle output.

Capture/Compare Mode: Reserved. Read data is indeterminate.

- Bit 4 T1C1 RST ENA. Timer 1 Compare 1 Reset Enable. When this bit is set and the Compare Register 1 is equal to the Counter, the Counter will reset on the next counter increment.
 - 0 = Disable counter reset upon compare equal.
 - 1 = Enable counter reset upon compare equal.
- Bit 5 T1C2 OUT ENA. Timer 1 Output-Compare Output Enable 2. *Dual Compare Mode:* When this bit is set and the Compare Register 2 is equal to the Counter, the T1PWM pin toggles (when configured as a PWM pin).
 - 0 = Disable pulse to toggle output.
 - 1 = Enable pulse to toggle output.

Capture/Compare Mode: Reserved. Read data is indeterminate.

- Bit 6 **T1C1 OUT ENA**. Timer 1 Output-Compare Output Enable 1. When this bit is set and the Compare Register 1 is equal to the Counter, the T1PWM pin toggles (when configured as a PWM pin).
 - 0 = Disable pulse to toggle output.
 - 1 = Enable pulse to toggle output.
- Bit 7 **T1 MODE.** Timer 1 Mode Select. This bit selects the General Purpose Counter mode.
 - 0 = Dual compare mode
 - 1 = Capture/Compare mode.




7.5.5 Timer 1 Port Control Registers

Port Control Registers T1PC1 and T1PC2 are organized to allow all functions for a pin to be programmed in one write cycle. Each module pin is controlled by a nibble in one of the PCRs. A summary of the Port Control Register functions and bit assignments is shown below.

7.5.5.1 Timer 1 Port Control Register 1

The T1PC1 register controls the I/O functions of the Timer 1 Module, T1EVT pin.



7.5.5.2 Timer 1 Port Control Register 2

The T1PC2 register controls the I/O functions of the Timer 1 Module, T1IC/CR and T1PWM pins.

Timer 1 Port Control Register 2 (T1PC2) [Memory Address - 104Eh]

Bit # -	· 7	6	5	4	3	2	1	0
P04E	T1PWM DATA IN		T1PWM FUNCTION		T1IC/CR DATA IN		T1IC/CR FUNCTION	
	R-0	RW-0	RW-0	RW-0	R-0	RW-0	RW-0	RW-0

R=Read, W=Write, -n= Value after RESET

 Bit 0 - T11C/CR DATA DIR. T11C/CR Pin Data Direction. This bit selects the T11C/CR pin as an input or output, if the T11C/CR Function bit = 0. 0 = Enable T11C/CR pin data input. 1 = Enable T11C/CR pin data output.

Bit 1 - T1IC/CR FUNCTION. T1IC/CR Pin Function Select.

This bit determines the function of the T1IC/CR pin.

0 = the T1IC/CR pin is a general-purpose digital I/O port

1 = the T1IC/CR pin is the input capture/counter reset pin.

 Bit 2 - T1IC/CR DATA OUT. T1IC/CR Pin Data Out. This bit contains the data output on pin T1IC/CR if the following conditions are met:

 a. T1IC/CR DATA DIR = 1.
 b. T1IC/CR FUNCTION = 0.

- Bit 3 T1IC/CR DATA IN. T1IC/CR Pin Data In. This pin contains the data input on pin T1IC/CR. A write operation to this bit has no effect.
- Bit 4 T1PWM DATA DIR. T1PWM Pin Data Direction. This bit selects the T1PWM pin as an input or output if the T1PWM FUNCTION bit = 0.
 0 = Enable T1PWM pin data input.
 1 = Enable T1PWM pin data output.

Bit 5 - **T1PWM FUNCTION**. T1PMW Pin Function Select. This bit determines the function of the T1PWM pin. 0 = the T1PWM pin is a general-purpose digital I/O port 1 = the T1PWM pin is the PWM output.

Bit 6 - T1PWM DATA OUT. T1PWM Pin Data Out. This bit contains the data to be output on the T1PWM pin if the following conditions are met:
a. T1PWM DATA DIR = 1
b. T1PWM FUNCTION = 0
This bit may be used to preset the PWM output level.

Bit 7 - T1PWM DATA IN. T1PWM Pin Data In 1. This bit contains the data input on pin T1PWM. A write operation to this bit has no effect.


Note:

See Section 13.5.1, page 13-22 for examples of PWM pin initialization.

7.5.6 Timer 1 Interrupt Priority Control Register

The T1PRI register controls the level of the Timer 1 interrupt. Software can write to this register only in the privilege mode. During normal operation this is a read-only register.

Timer 1 Interrupt Priority Control Register (T1PRI) [Memory Address - 104Fh]



R=Read, P=Privileged Write, -n=Value after RESET


Bits 0-5 Reserved. Read data is indeterminate.

Bit 6 - **T1 PRIORITY**. Timer 1 Interrupt Priority Select. This bit determines the level of the interrupt generated by Timer 1.

0 = Interrupts are Level 1 (high priority) requests. 1 = Interrupts are Level 2 (low priority) requests.

Bit 7 - T1 STEST. This bit must be cleared (0) to ensure proper operation.

7.



8. Timer 2 Module

This section discusses the architecture and programming of the Timer 2 module on TMS370C050 and TMS370C850 devices.

This section covers the following topics:

Section Page Timer 2 Overview 8.1 82 821 8.2.2 823 824 16-Bit Resettable Up Counter. 8-9 8.2.5 8.2.6 8.2.7 8.2.8 8.2.9 Timer 2 Interrupts 8-12 8.3 Timer 2 Control Registers 8-14 Timer 2 Control Register 1 8-16 8.3.1 Timer 2 Control Register 2 8-17 8.3.2 8.3.3 Timer 2 Control Register 3 8-19 8.3.4 8.3.4.1 Timer 2 Port Control Register 1 8-21 8.4 Timer 2 Interrupt Priority Control Register 8-23

8.1 Timer 2 Overview

The Timer 2 module (T2), available on TMS370C050 and TMS370C850 devices, adds an additional timer for these devices that provides event count, input capture, and compare functions. Figure 8-1 shows a block diagram of the Timer 2 Module.

System Requirements Real-Time System Control Input Pulse Width Measurement

External Event Synchronization Timer Output Control Pulse-Width Modulated Output Control Timer Resource Interval Timers with Interrupts Pulse Accumulate or Input Capture Functions Event Count Function Compare Function PWM Output Function

The Timer 2 Module has three I/O pins which may be reconfigured as general purpose I/O Pins for use by other parts of the microcomputer. They are:

- T2EVT
- T2IC1/CR
- T2IC2/PWM

When these pins are dedicated to the timer module, T2EVT is an input to the event counter or the external clock source, T2IC1/CR is an input to the counter reset, input capture, or PWM circuit, and T2IC2/PWM is the Pulse Width Modulation output or a second input capture.

The Timer 2 Module consists of the following blocks as shown in Figure 8-1.

- 16-bit resettable up counter,
- 16-bit Compare Register with associated compare logic,
- 16-bit Capture Register,
- 16-bit Capture/Compare Register.

The General Purpose Counter operates in one of two modes. The mode of operation determines whether the Capture/Compare Register functions as a compare register (in the Dual Compare mode) or as a capture register (the Dual Capture mode).

Timer 2 has maskable interrupts for two input captures, two output compares, counter overflow and external edge detect.




Figure 8-1. 16-Bit Programmable General Purpose Timer 2

FEATURES

- 16-BIT, General Purpose Counter
 - Compare Mode: Dual 16-Bit Compare Registers
 - Capture Mode: Dual Capture and one Compare Register
 - External Clock Source / Event Counter / Pulse Accumulator
 - Internal or External Counter Reset
 - Programmable Pulse Width Modulated Output
- Selectable Edge Detection Input
- Programmable Interrupts
- Three programmable I/O Pins

Timer 2 Operating Modes:

Dual Compare Mode: The counter is configured to provide dual compare registers, external or software reset of the counter, internal or external clock source, and a programmable Pulse Width Modulated (PWM) output. The T2IC2/PWM pin may also be configured to toggle upon an external input edge. The external clock source may be selected for use as an event counter or pulse accumulator.

Dual Capture Mode: The counter is configured to provide dual input capture registers and one compare register for use as a general purpose timer. The Compare Register may be used to provide periodic interrupts to the rest of the microcomputer. Each capture register may be configured to capture the current counter value upon either edge of an external input.

Timer 2 Control Registers

The Timer 2 Control registers are located at addresses 1060h to 106Fh, with locations 1068h and 1069h reserved. The functions of these locations are shown in Figure 8-2.

Peripheral File Location	Symbol	Name
P060 P061	T2CNTR	T2 Counter - MSB T2 Counter - LSB
P062 P063	T2C	T2 Compare 1 Register - MSB T2 Compare 1 Register - LSB
P064 P065	T2CC	T2 Capture 1/Compare Register 2 - MSB T2 Capture 1/Compare Register 2 - LSB
P066 P067	T2IC	Capture Register 2 - MSB Capture Register 2 - LSB
P068		Reserved
P069		Reserved
P06A	T2CTL1	Timer 2 Control Register 1
P06B	T2CTL2	Timer 2 Control Register 2
P06C	T2CTL3	Timer 2 Control Register 3
P06D	T2PC1	Timer 2 Pin Control 1
P06E	T2PC2	Timer 2 Pin Control 2
P06F	T2PRI	Timer 2 Priority

Figure 8-2. Timer 2 Memory Map

. 8

8.2 Timer 2 Operation

The 16-bit general purpose timer, T2, is composed of a 16-bit resettable counter, 16-bit Compare Register with associated compare logic, a 16-bit Capture Register, and a 16-bit register that functions as a capture register in one mode and a compare register in the other mode. In the following paragraphs, the functions of each block within T2 is discussed in general and for each mode of operation.

8.2.1 Operation Modes

The Timer 2 Module mode of operation is determined by the T2 MODE bit (T2CTL3.7).

T2 MODE = 0 - Dual Compare Mode. T2 MODE = 1 - Dual Capture Mode.

Dual Compare Mode

In this mode, as illustrated in Figure A-7, the timer has two compare registers, an external-resettable counter, and a timer output pin. These allow the timer to act as an interval timer, a PWM output, simple output toggle, or many other timer functions. In this mode, the Capture/Compare Register functions as a 16-bit read/write compare register. The operation of T2 is identical to T1 while operating in the Dual Compare mode with the exception of the clock sources.



Timer 2 Operation




Figure 8-3. Dual Compare Mode

Dual Capture Mode

In the Dual Capture Mode, illustrated in Figure A-8, T2 is configured to provide one compare register for use as a programmable interval timer, and two input capture registers for external input timing and pulse width measurement. In this mode the Capture/Compare Register functions as 16-bit input capture register. Each capture input pin (T2IC1/CR and T2IC2/PWM) has an input edge detect function enabled by the associated DET ENA control bit, with the associated POLARITY bit selecting the active input transition.

On the occurrence of a valid input on the T2IC1/CR or T2IC2/PWM pin, the current counter value is loaded into the 16-bit Capture/Compare Register or 16-bit input Capture Register, respectively. In addition, the respective input capture INT FLAG is set and a timer interrupt is generated if the respective INT ENA is set.




Figure 8-4. Dual Capture Mode

8.2.2 Clock Sources

Timer 2 clock sources are illustrated in Figure 8-5. The T2 INPUT SELECT 0 bit (T2CTL1.1) and the T2 INPUT SELECT 1 bit (T2CTL1.2) select one of four clock sources:

- system clock,
- no clock (in which the counter is stopped),
- external clock synchronized to the system clock (event counter), or
- system clock when external input is high (pulse accumulation).

The maximum counter duration with an internal clock is based on the internal system clock time (SYSCLK) as follows:

Maximum Counter Duration = 2¹⁶ * SYSCLK Counter Resolution = SYSCLK

where; SYSCLK = 4 / CLKIN

The external event frequency input to the module may not exceed CLKIN/8. All external event inputs are synchronized with the system clock.

When using the system clock input, the 16-bit timer generates an overflow rate of 13.1 ms with 200 ns resolution (CLKIN = 20 MHz).

Event Counter Mode

Using this clock source, the general purpose timer is programmable as a 16-bit event counter. An external low-to-high transition on the T2EVT pin is used to provide the clock for the internal timer. The T2EVT external clock frequency may not exceed the system clock frequency divided by 2.

Pulse Accumulator Mode

Using this clock source, the general purpose timer is programmable as a 16-bit pulse accumulator. An external input on the T2EVT pin is used to gate the internal system clock to the internal timers. While T2EVT input is logic one (high), the timer is clocked at the system clock rate and counts system clock pulses until the T2EVT pin returns to logic zero.




Figure 8-5. Timer 2 Clock Sources

8.2.3 Timer 2 Edge Detection Circuitry

This edge detection circuitry senses an active pulse transition on the input pins and provides appropriate output transitions to the rest of the module.

Dual Compare Mode

The edge detection circuitry is connected to the module's T2IC1/CR pin. In this mode, the program must re-enable the Timer 2 Module after each edge detection by setting the T2EDGE1 DET ENA bit (T2CTL3.0).

When the Timer 2 module detects an active transition (while enabled), the module performs the following actions:

- 1) clears the T2EDGE DET ENA bit,
- 2) sets the external edge flag, T2EDGE1 INTERRUPT FLAG (T2CTL2.7),
- 3) resets the counter if T2EDGE1 RST ENA bit (T2CTL3.1) is set, and
- toggles the output flip-flop if the T2EDGE1 OUT ENA bit (T2CTL3.3) is set.

In the Dual Compare mode, the T2EDGE1 POLARITY bit (T2CTL3.2) determines whether the active transition is low-to-high or high-to-low.

Dual Capture Mode

Edge detection circuitry is connected to both the T2IC1/CR pin and the T2IC2/PWM pin.

When the Edge 1 Detect circuit detects an active edge transition on the T2IC1/CR pin:

- 1) the Capture/Compare Register is loaded with the current counter value, and
- 2) the T2EDGE1 INT FLAG bit is set.

When the Edge 2 Detect circuit detects an active edge transition on the T2IC2/PWM pin:

- 1) the Capture Register is loaded with the current counter value, and
- 2) the T2EDGE2 INT FLAG bit is set.

The T2EDGE1 POLARITY bit (T2CTL3.2) and the T2EDGE2 POLARITY bit (T2CTL3.3) determine the transition (rising or falling) to be detected.

8.2.4 16-Bit Resettable Up Counter.

The counter is a free-running, 16-bit, read-only, up-counter clocked by the system clock, external event, or system clock while an external event is active (pulse accumulate). During initialization, the counter is loaded with 0000h and begins its up-count. If the counter is not reset before reaching FFFFh, the counter rolls over to 0000h and continues counting. Upon counter roll-over, the T2 OVRFL INT FLAG (T2CTL1.3) is set, and a timer interrupt is generated if the T2OVRFL INT ENA bit (T2CTL1.4) is set.

The counter may be reset to 0000h during counting by either:

- 1) writing a 1 to the T2 SW RESET bit (T2CTL1.0),
- 2) a compare equal condition from the dedicated T2 compare function,
- 3) System RESET, or
- 4) an external pulse on the T2IC/CR pin (Dual Compare mode only).

The designer may select by software (T2CR POLARITY bit) which external transition, low-to-high or high-to-low, on the T2IC1/CR pin will cause the counter to be reset.

Special circuitry prevents the contents of the T2CNTR register from changing in the middle of a 16-bit read operation. See the note in Section 8.3. on page 8-14

8.2.5 Compare Register

The Compare Register circuit consists of a 16-bit wide, read/write data register (T2C) and logic to compare the counter's current value with the value stored in the Compare Register.

Special circuitry prevents the T2C register from changing in the middle of a 16-bit read or write operation. See the note in Section 8.3. on page 8-14

The compare logic sets T2C1 INT FLAG (T2CTL2.5) as soon as the value in the timer matches that in the Compare Register. Once T2C1 INT FLAG is set by a compare-equal condition, then cleared, it will not be set again if the same compare-equal condition still exists, i.e., the same compare-equal condition can only set the T2C1 INT FLAG once. This flag causes various events to occur depending on the mode of operation and which enable bits are set.

On a compare equal condition, the T2 module:

- 1) sets the T2C1 INT FLAG bit (T2CTL2.5),
- 2) generates an interrupt if the T2C1 INT ENA bit (T2CTL2.0) is set, and
- 3) resets the counter if T2C1 RST ENA bit (T2CTL3.4) is set.

In Dual Compare Mode only:

 toggles the PWM output pin if the T2C1 OUT ENA bit (T2CTL3.6) is set.

. 1

8.2.6 Capture Register (Dual Capture Mode only)

The Capture Register is a 16-bit wide, read-only, data register (T2IC). This register captures the counter values when an input capture pulse (pin T2IC2/PWM) is received. The Capture Register can be read at addresses P066 (MSB) and P067 (LSB) of the Peripheral File. Writes to this register are ignored. Thus, the Capture Register retains the last counter value captured until another input capture pulse loads a new value in the register.

On receipt of a capture pulse, the following events occur:

- 1) value of counter is loaded into the Capture Register,
- the module sets the T2EDGE2 INT FLAG bit (T2CTL2.6) to indicate that the Capture Register has latched the current counter value, and
- 3) the module generates an interrupt if the T2C2 INT ENA bit (T2CTL2.1) is set.

Special circuitry prevents the T2IC register from changing in the middle of a 16-bit read or write operation. See the note in Section 8.3. on page 8-14

8.2.7 Capture/Compare Register.

The Capture/Compare Register (T2CC) for Timer 2 is a 16-bit wide register which can be programmed to serve one of two functions. In the Dual Capture Mode this register functions as a capture register and in the Dual Compare Registers Mode, it functions as a compare register. The Capture/Compare Register is located at addresses P064 (MSB) and P065 (LSB) of the Peripheral File.

Special circuitry prevents the T2CC register from changing in the middle of a 16-bit read or write operation. See the note in Section 8.3 on page 8-14.

Dual Compare Mode

In the Dual Compare mode, the Capture/Compare Register becomes a read/write compare register. This compare register's functions are similar to the dedicated Compare Register except that it can **not** reset the counter.

In this mode, the current counter value and the current Capture/Compare register value are directed to compare logic which generates a pulse when the two values match. This pulse is used to:

- 1) set the T2C2 INT FLAG bit (T2CTL2.6),
- 2) toggle the PWM output pin if the T2C2 OUT ENA bit (T2CTL3.5) is set, and
- 3) generate an interrupt if the T2C2 INT ENA bit (T2CTL2.1) is set.

8.2.

Dual Capture Mode

In the Dual Capture Mode, the Capture/Compare Register becomes a readonly capture register. When an external pulse appears on pin T2IC1/CR, the following events occur if the T2EDGE1 DET ENA bit (T2CTL3.0) is set.

- 1) the current counter value is latched into the Capture/Compare register.
- 2) the T2EDGE1 INT FLAG bit (T2CTL2.7) is set.
- 3) an interrupt is generated if the T2EDGE1 INT ENA bit (T2CTL2.2) is set.

8.2.8 Timer-2 I/O Pin Functions

The Timer 2 module has three I/O pins which may be dedicated as timer functions or used as general purpose I/O pins. The definitions of these pins are contained in the two Port Control Registers located at addresses P06E and P06D of the Peripheral File.

Table 7-1 defines the functions of the three Timer-2 I/O pins for both operating modes.

PIN	DUAL COMPARE MODE	DUAL COMPARE MODE
T2IC1/CR	COUNTER RESET INPUT	INPUT CAPTURE 1 INPUT
T2IC2/PWM	PWM OUTPUT	INPUT CAPTURE 2 INPUT
T2EVT	EXTERNAL EVENT INPUT OR PULSE ACCUMULATE INPUT	EXTERNAL EVENT INPUT OR PULSE ACCUMULATE INPUT

Table 8-1. Timer 2 I/O Pin Definitions

8.2.9 Timer 2 Interrupts

Interrupts may be enabled to occur upon an input capture, output compare equal, counter overflow and/or upon an external edge detect.

Dual Compare Mode:

In this mode, interrupts are generated when any of the following events occur:

- 1) when a compare equal condition occurs for the dedicated Compare Register if the T2C1 INT ENA bit (T2CTL2.0) is set,
- 2) when a compare equal condition occurs for the Capture/Compare Register if the T2CC2 INT ENA bit (T2CTL2.1) is set,
- 3) when the counter overflows if the T2 OVERFL INT ENA bit (T2CTL1.4) is set, or
- when an External Edge detect occurs if the T2EDGE1 DET ENA and T2EDGE1 INT ENA bits are set (T2CTL3.0 and T2CTL2.2 respectively).

Dual Capture Mode:

In this mode, interrupts are generated when any of the following events occur:

- 1) when a compare equal condition occurs for the dedicated Compare Register if the T2C1 INT ENA bit (T2CTL2.0) is set,
- 2) when the counter overflows if the T2 OVERFL INT ENA bit (T2CTL1.4) is set,
- 3) when an External Edge 1 detect occurs if the T2EDGE1 DET ENA and T2EDGE1 INT ENA bits are set (T2CTL3.0 and T2CTL2.2), or
- 4) when an External Edge 2 detect occurs if the T2EDGE2 DET ENA and T2EDGE2 INT ENA bits are set (T2CTL3.1 and T2CTL2.1).

Note:

All set and enabled interrupt flags must be cleared before exiting the T2 interrupt routine. If the flags are not reset, then the processor will enter the T2 interrupt routine again instead of continuing the mainstream program. If the flag bits are never reset then the program will lock up.

8.2.10 Power-Down Modes

This module supports the power-down modes which aid in reducing power consumption during periods of inactivity. In both the Halt and Standby modes, no clocks or external inputs are recognized.

The low-power modes are entered when an IDLE instruction is executed by the CPU if the POWERDOWN/IDLE bit (SCCR2.6) is set. During the lowpower mode, the Timer 2 Module holds the pre-idle status of all storage elements. The module's external pins are held constant regardless of the pin function, i.e., inputs remain inputs, output low levels remain low, and output high levels remain high. When the idle state is exited, the I/O Timer Module continues where it left off.

8.3 Timer 2 Control Registers

Peripheral File registers control the Timer 2 module operating mode selection, interrupt enable, status flags, and output configuration. These registers are shown in Table 8-2 The bits shown in shaded boxes in Table 8-2 are Privilege Mode bits, that is, they can only be written to in the Privilege Mode.

Note:

Special circuitry prevents 16-bit registers from changing in the middle of a 16-bit read or write operation. When reading a 16-bit register, read the least-significant byte (LSB) first to lock in the value and then read the most-significant byte (MSB). When writing to a 16-bit register, write the MSB first and then write the LSB. The register value does not change between reading or writing the bytes when done in this order. While accessing a 16-bit register, do not read or write from a second 16-bit register's MSB. The 16-bit register's when accessing the LSB.

Read: LSB then MSB Write: MSB then LSB

4000	PF	PERIPHERAL FILE FRAME 6: TIMER 2 MODULE CONTROL REGISTERS BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0										
ADDR			BILO	BII 5					BIT 8			
1060h												
1061h		BIT 7				•• • •			BIT O			
1062h		BIT 15			· · · · · · · · ·	1 REGISTER			BIT 8	T2C		
1063h		BIT 7				1 REGISTER			BIT 0			
1064h		BIT 15				RE 2 REGIS			BIT 8	тасс		
1065h	065	BIT 7				RE 2 REGI			BIT 0			
1066h	066	BIT 15				GISTER 2 N			BIT 8	T2IC		
1067h	067	BIT 7		C	APTURE RE	GISTER 2 L	_6B		BIT 0			
1068h 1069h			RESERVED									
106Ah	06A				T2 OVRFL INT ENA	T2 OVRFL INT FLAG	T2 INPUT SELECT 1	T2 INPUT SELECT 0	T2 SW RESET	T2CTL1		
		MODE: DUA	L COMPAR	E REGISTER	IS							
106Bh	06B	T2EDGE1	T2C2 INT FLAG	T2C1 INT FLAG			T2EDGE1 INT ENA	T2C2 INT ENA	T2C1 INT ENA	T2CTL2		
106Ch	06C	T2MODE = 0	T2C1 OUT ENA	T2C2 OUT ENA	T2C1 RST ENA	T2EDGE1 OUT ENA	T2EDGE1 POLARITY	T2EDGE1 RST ENA	T2EDGE1 DET ENA	T2CTL3		
		MODE: DUA		AND SING		RE REGISTE	RS		I			
106Bh	06B	T2EDGE1 INT FLAG	T2EGDE2 INT FLAG	T2C1 INT FLAG			T2EDGE1 INT ENA	T2EGDE2 INT ENA	T2C1 INT ENA	T2CTL2		
106Ch	06C	T2MODE = 1	an 800 ma		T2C1 RST ENA	T2EGDE2 POLARITY	T2EDGE1 POLARITY	T2EDGE2 DET ENA	T2EDGE1 DET ENA	T2CTL3		
		•	• • • • • • • • • • • • • • • • • • • •	•				• • • • • • • • • • • • • • • • • • • •	•			
106Dh	06D					T2EVT DATA IN	T2EVT DATA OUT	T2EVT FUNCTION	T2EVT DATA DIR	T2PC1		
106Eh	06E	T2IC2/ PWM DATA IN	T2IC2/ PWM DATA OUT	T2IC2/ PWM FUNCTION	TŽIC2/ PWM DATA DIR	T2IC1/ CR DATA IN	T2IC1/ CR DATA OUT	T2IC1/ CR FUNCTION	T2IC1/ CR DATA DIR	T2PC2		
106Fh	06F	T2 STEST	T2 PRIORITY							T2PRI		

Table 8-2. Peripheral File Frame 6: Timer 2 Control Registers

8

8.3.1 Timer 2 Control Register 1

The T2CTL1 register controls the clock input selection, counter overflow interrupts, and counter software reset.

	[Memory Address - TooAn]								
Bit # -	7	6	5	4	3	2	1	0	
P06A				T2 OVRFL INT ENA	T2 OVRFL INT FLAG	T2 INPUT SELECT 1	T2 INPUT SELECT 0	T2 SW RESET	
				RW-0	RC-0	RW-0	RW-0	S-0	

Timer 2 Control Register 1 (T2CTL1) [Memory Address - 106Ah]

R=Read, S=Set only, W=Write, C=Clear only, -n= Value after RESET

Bit 0 - T2 SW RESET. Timer 2 Software Reset.

When a one is written to this bit, the counter will reset to 0000h on the next system clock cycle, however, this bit is always read as a zero.

Bits 1,2 - T2 INPUT SELECT 0-1. Timer 2 Input Select 0,1.

These two bits select one of four clock sources as an input to the counter. The four options are:

- system clock with no prescale,
- system clock when external input is high (pulse accumulation),
- external source synchronized with system clock (event input).
- no clock,

The combinations are shown below.

Bit 2	Bit 1	Counter Clock Source
0	0	system clock
0	1	pulse accumulation
1	0	event input
1	1	no clock input

Bit 3 - T2 OVRFL INT FLAG. Timer 2 Overflow Interrupt Flag. This bit is the Timer 2 Counter Overflow Bit. It is cleared by writing a zero to this bit or during RESET.

0 =Overflow interrupt inactive.

1 = Overflow interrupt pending.

Bit 4 - T2 OVRFL INT ENA. Timer 2 Overflow Interrupt Enable.

This bit controls the Timer 2 overflow interrupting capability.

- 0 = Disable Interrupt.
- 1 = Enable Interrupt from overflow.

Bits 5,6,7 - Reserved. Read data is indeterminate.

8.3.2 Timer 2 Control Register 2

The T2CTL2 register contains interrupt flags and controls the capability of the module to issue interrupts.

Timer 2 Control Register 2 (T2CTL2) [Memory Address - 106Bh]

					-			
Bit # -	7	6	5	4	3	2	1	0
P06B	T2EDGE1 INT FLG	T2C2 INT FLG	T2C1 INT FLG			T2EDGE1 INT ENA	T2C2 INT ENA	T2C1 INT ENA
	RC-0	RC-0	RC-0			RW-0	RW-0	RW-0

Mode: Dual Compare

Mode: Dual Capture

Bit # -	7	6	5	4	3	2	1	0
P06B	T2EDGE1 INT FLG	T2EDGE2 INT FLG	T2C1 INT FLG			T2EDGE1 INT ENA	T2EDGE2 INT ENA	T2C1 INT ENA
	RC-0	RC-0	RC-0			RW-0	RW-0	RW-0

R=Read, W=Write, C=Clear only, -n= Value after RESET

8

Bit 0 - T2C1 INT ENA. Timer 2 Compare 1 Interrupt Enable.

This bit controls the interrupting capability of the Compare 1 register. 0 = Disable interrupt.

- 1 = Enable interrupt from Compare 1 register.
- Bit 1 Dual Compare Mode:

T2C2 INT ENA. Timer 2 Output Compare 2 Interrupt Enable.

This bit controls the interrupting capability of the Compare 2 register.

- 0 = Disable interrupt.
- 1 = Enable interrupt from Compare 2 register.

Dual Capture Mode:

T2EDGE2 INT ENA. Timer 2 External Edge 2 Interrupt Enable. This bit determines whether or not the active edge input to the T2IC2/PWM pin generates an interrupt.

- 0 = Disable interrupt.
- 1 = Enable interrupt.

Bit 2 - **T2EDGE1 INT ENA.** Timer 2 External Edge 1 Interrupt Enable. This bit determines whether or not the active edge input to the T2IC1/CR pin generates an interrupt.

- 0 = Disable interrupt.
- 1 = Enable interrupt.
- Bit 3,4 Reserved. Read data is indeterminate.
- Bit 5 T2C1 INT FLAG. Timer 2 Output Compare 1 Interrupt Flag. This bit is set when the output Compare Register first matches the counter value. It is cleared by writing a zero to this bit, or during RESET. 0 = Interrupt inactive.
 - 1 = Interrupt pending from Compare 1.

Bit 6 - Dual Compare Mode:

T2C2 INT FLAG. Timer 2 Output Compare 2 Interrupt Flag. This bit is set when the Capture/Compare Register first matches the counter value. It is cleared by writing a zero to this register bit, or during RESET. 0 =Interrupt inactive.

1 = Interrupt pending from Compare 2.

Dual Capture Mode:

T2EDGE2 INT FLAG. Timer 2 Edge 2 Interrupt Flag.

This bit is set when the appropriate edge is detected on T2IC2/PWM and indicates that the Capture Register was loaded. It is cleared by writing a zero to this register bit, or during RESET.

- 0 = Interrupt inactive.
- 1 = Interrupt pending from Edge 2 Detect.

Bit 7 - T2EDGE1 INT FLAG. Timer 2 External Edge 1 Interrupt Flag.

This bit is set when the appropriate edge is detected on the T2IC1/CR pin. It is cleared by writing a zero to this register bit, or during RESET.

0 = Interrupt inactive.


1 = Interrupt pending from Edge 1 Detect circuitry.

Bit 0 -

8.3.3 Timer 2 Control Register 3

The T2CTL3 register controls the Timer 2 module mode of operation, outputs, active transition polarity, and counter reset. Timer 2 Control Register 3 (T2CTL3)

[Memory Address - 106Ch]



R=Read, W=Write, -n= Value after RESET

T2EDGE1 DET ENA: . Timer 2 Edge 1 Detect Enable. This bit enables the edge detection circuit to sense the next active level transition on the T2IC1/CR pin. This bit is cleared after the selected transition is

- detected or during RESET. 0 = Edge 1 detect disabled.
- 1 = Edge 1 detect disabled.
- i Euge i detect enabled.

Bit 1 - Dual Compare Mode:

T2EDGE1 RST ENA. Timer 2 Edge 1 Detect Reset Enable.

This bit controls whether or not an external signal can reset the counter.

- 0 = Disable external reset of the counter.
- 1 = Enable external reset of the counter.

Dual Capture Mode:

T2EDGE2 DET ENA. Timer 2 External Edge 2 Detect Enable. This bit enables the edge detection circuit to sense the next active level transition on the T2IC2/PWM pin. This bit is cleared after the selected transition

is detected or during RESET.

0 = Edge detect disabled.

1 = Edge detect enabled.

Bit 2 - T2EDGE1 POLARITY. Timer 2 Edge 1 Polarity Select.

This bit controls which level transition on the T2IC1/CR pin is active.

0 = Trigger on high-to-low transition.

1 = Trigger on low-to-high transition.

8

Bit 3 - Dual Compare Mode:

T2EDGE1 OUT ENA. Timer 2 Edge 1 Detect Output Enable.

This bit controls whether or not the pulse indicating an external edge detect toggles the module's output pin.

- 0 = Disable pulse to toggle output.
- 1 = Enable pulse to toggle output.

Dual Capture Mode:

T2EDGE2 POLARITY. Timer 2 Edge 2 Polarity Select.

This bit controls which level transition on the T2IC2/PWM 1 pin, will trigger a counter reset, depending upon the counter mode selected.

- 0 = Trigger on high-to-low transition.
- 1 = Trigger on low-to-high transition.

Bit 4 - T2C1 RST ENA. Timer 2 Output Compare 1 Reset Enable.

This bit controls whether or not the compare equal pulse from the Compare Register resets the counter on the next counter increment.

0 = Disable reset upon compare equal.

1 = Enable reset upon compare equal.

Bit 5 - Dual Compare Mode:

T2C2 OUT ENA. Timer 2 Output Compare 2 Enable.

This bit controls whether or not the output compare equal pulse from the Capture/Compare Register toggles the T2IC2/PWM output pin.

- 0 = Disable pulse to toggle output.
- 1 = Enable pulse to toggle output.
- Dual Capture Mode:

Reserved. Read data is indeterminate.

Bit 6 - Dual Compare Mode:

T2C1 OUT ENA. Timer 2 Output Compare 1 Enable. This bit controls whether or not the compare equal pulse from the Compare Register toggles T2IC2/PWM pin.

0 = Disable pulse from toggling output.

1 = Enable pulse to toggle output.

Dual Capture Mode:

Reserved. Read data is indeterminate.

Bit 7 - T2 MODE. Timer 2 Mode Select.

This bit selects the operating mode for the counter.


- 0 = Dual Compare mode.
- 1 = Dual Capture mode.

8.3.4 Timer 2 Port Control Registers

The Port Control Registers (T2PC1, T2PC2) control the functions of the I/O pins. Each module pin is controlled by a nibble in one of the PCRs.

8.3.4.1 Timer 2 Port Control Register 1

The T2PC1 register assigns the I/O function of the T2EVT pin as either a general-purpose digital I/O or external event input of the module.



8.3.4.2 Timer 2 Port Control Register 2

The T2PC2 register assigns the I/O functions of the T2IC1/CR and T2IC2/PWM pins as either general-purpose digital I/O pins or the input-capture/counter-reset and PWM output pins, respectively.


Timer 2 Port Control Register 2 (T2PC2) [Memory Address - 106Eh]

	[Memory Address - 106Eh]									
Bit # -	7	6	5	4	3	2	1	0		
P06E	T2IC2/ PWM DATA IN	T2IC2/ PWM DATA OUT	T2IC2/ PWM FUNCTION	T2IC2/ PWM DATA DIR	T2IC1/ CR DATA IN	T2IC1/ CR DATA OUT	T2IC1/ CR FUNCTION	T2IC1/ CR DATA DIR		
	R-0	RW-0	RW-0	RW-0	R-0	RW-0	RW-0	RW-0		
			R≕Read, \	N=Write,	-n= Value	after RESE	Г			
	Bit 0 -	T2IC1/CR DATA DIR. Timer 2 IC1/CR Data Direction. This bit determines the direction of data on the T2IC1/CR pin if the T2IC1/CR FUNCTION bit = 0 .								
		0 = T2IC1/ 1 = T2IC1/								
	Bit 1 -	T2IC1/CR This bit det					ect.			
		0 = T2IC1/ 1 = T2IC1/								
	Bit 2 -	T2IC1/CR DATA OUT. Timer 2 IC1/CR Data Out. This bit contains the data output on the T2IC1/CR pin if the following condi- tions are true: a. T2IC1/CR DATA DIR = 1 b. T2IC1/CR FUNCTION = 0								
	Bit 3 -	T2IC1/CR This bit cor no effect.	DATA IN. Intains the d	Timer 2 IC lata input c	1/CR Data on the T2IC	In. C1/CR pin.	A write to	this bit has		
	Bit 4 -	T2IC2/PW This bit de T2IC2/PW	termines t	he directio	n of data			pin if the		
		0 = T2IC1/ 1 = T2IC2/								
	Bit 5 -	T2IC2/PW This bit det								
		0 = T2IC2/ 1 = T2IC2/								
	Bit 6 -	T2IC2/PW This bit co conditions a. T2IC2/PV b. T2IC2/PV	ntains the are true: WM DATA	data outpu DIR = 1				e following		
	Bit 7 -	T2IC2/PW	M DATA I		IC2/PWM	Data In.	A	this hit has		

This bit contains the data input on the T2IC2/PWM pin. A write to this bit has no effect.

8.3.5 Timer 2 Interrupt Priority Control Register

The T2PRI register assigns the priority level of interrupts generated by the Timer 2 module.



Bits 0-5 - Reserved. Read data is indeterminate.

Bit 6 - **T2 PRIORITY.** Timer 2 Interrupt Priority Select. This bit determines the level of Timer 2 interrupts.


0 = Interrupts are level 1 (high priority) requests.

1 = Interrupts are level 2 (low priority) requests.

Bit 7 - T2 STEST.

This bit must be cleared (0) to ensure proper operation.

8



9. Serial Communications Interface (SCI) Port

This section discusses the architecture and programming of the Serial Communications Interface module on TMS370C050 and TMS370C850 devices.

This section covers the following topics:

Sectio	1	Page
9.1	SCI Overview	9-2
9.1.1	Physical Description	9-2
9.1.2	SCI Features	
9.1.3	SCI Formats and Operation Modes	9-5
9.1.4	SCI Control Registers	9-6
9.2	SCI Operation	
9.2.1	SCI Programmable Data Format	
9.2.2	SCI Port Interrupts	9-7
9.2.3	SCI Clock Sources	
9.2.4	SCI Communications Modes	9-9
9.2.4.1	Asynchronous Communications Mode	9-9
9.2.4.2	SCI Isosynchronous Communications Mode	9-10
9.2.4.3	Receiver Signals in Communications Modes	9-11
9.2.4.4	Transmitter Signals in Communications Modes	9-12
9.2.5	SCI Multiprocessor Communications	9-13
9.2.5.1	Idle Line Multiprocessor Mode	9-14
	Address Bit Multiprocessor Mode	
	SCI Initialization Examples	
	RS-232-C Example	
	RS-232-C Multiprocessor Mode Example	9-18
9.3	SCI Control Registers	9-19
9.3.1	Communication Control Register (SCICCR)	
9.3.2	Control Register (SCICTL)	9-22
9.3.3	Baud Select Registers (BAUD MSB and BAUD LSB)	
9.3.4	Transmitter Interrupt Control and Status Register (TXCTL)	
9.3.5	Receiver Interrupt Control and Status Register (RXCTL)	9-26
9.3.6	Receiver Data Buffer Register (RXBUF)	9-28
9.3.7	Transmit Data Buffer Register (TXBUF)	9-28
9.3.8	Port Control Register 1 (SCIPC1)	
9.3.9	Port Control Register 2 (SCIPC2)	
9.3.10	Priority Control Register (SCIPRI)	9-31



9-1

G

9.1 SCI Overview

The programmable Serial Communications Interface (SCI) allows digital communications between the TMS370 device and other asynchronous peripherals using the standard NRZ (Non Return to Zero) format. Both the SCI receiver and transmitter are double buffered and have their own separate enable and interrupt bits. Thus, they may be operated independently or simultaneously in the Full Duplex mode.

To ensure data integrity, the SCI checks received data for Break detection, Parity, Overrun, and Framing errors. The speed of operation, or Baud rate, is programmable to over 65,000 different speeds through a 16-bit baud-select register.

9.1.1 Physical Description

The major elements of the full-duplex SCI is shown in Figure A-9 and includes:

- 1) a transmitter (TX),
 - a) TXBUF Transmitter Buffer Register, contains data written by the CPU, to be transmitted.
 - b) TXSHF Transmitter Shift Register, loaded from TXBUF, shifts data onto SCITXD pin one bit at a time.
- 2) a receiver (RX),
 - a) RXSHF Receiver Shift Register, shifts data in from SCIRXD pin one bit at a time.
 - b) RXBUF Receiver Buffer Register, contains data to be read by the CPU, received from remote processor, loaded from RXSHF.
- 3) a programmable baud rate generator, and
- 4) memory mapped control and status registers.

The SCI receiver and transmitter can operate independently and simultaneously. A third port line (SCICLK) is available for the optional synchronizing clock line in the Isosynchronous mode.




Figure 9-1. SCI Block Diagram

9.1.2 SCI Features

Features of the Serial Communications Interface (SCI) include the following:

- Two Communications Formats
 - Asynchronous
 - Isosynchronous
- Programmable Baud Rates
 - Asynchronous:
 - ▲ Range at 20 MHz 3 Bps to 156K Bps
 - ▲ Number of Rates 64K
 - Isosynchronous:
 - ▲ Range at 20 MHz 39 Bps to 2.5M Bps
 - Number of Baud Rates 64K
- Programmable Data Word Length From 1 To 8 Bits
- Programmable Stop Bits Of Either 1 Or 2 Bits In Length
- Error Detection Flags:
 - Parity Error
 - Overrun Error
 - Framing Error
 - Break Detect
- Two Wake-Up Multiprocessor Modes which may be used with either Communications Format.
 - Idle Line Wake-Up
 - Address Bit Wake-Up
- Full Duplex Operation
- Separate Transmitter and Receiver Interrupts For Polled or Interrupt Driven Operation
- Double Buffered Receive and Transmit Functions
- Separate Enable Bits for the Transmitter and Receiver.
- NRZ (Non-Return-To-Zero) Format.

د

9.1.3 SCI Formats and Operation Modes

The SCI may use one of two communication formats, Asynchronous or Isosynchronous. These formats may be programmed to contain:

- 1 start bit,
- 1 to 8 data bits,
- an even/odd parity bit or no parity bit, and
- 1 or 2 stop bits.

The SCI provides the following Universal Asynchronous Receiver/Transmitter (UART) communications formats for interfacing with many popular peripherals:

- Asynchronous Mode (discussed in Section 9.2.4.1, page 9-9) requires two lines to interface with many standard devices such as terminals and printers using RS-232-C formats.
- Isosynchronous Mode (discussed in Section 9.2.4.2, page 9-10) permits high transmission rates and requires a synchronizing clock signal between the receiver and transmitter.

The SCI also has two multiprocessor protocols, the **Idle Line** Multiprocessor Mode (see Section 9.2.5.1) and the **Address Bit** Multiprocessor Mode (see Section 9.2.5.2). These protocols allow efficient data transfer between multiple processors, and may be used with either the Isosynchronous or standard Asynchronous formats.

The SCI transmits and receives serial data, one bit at a time at a programmable baud rate. If the TMS370 operates at 20 MHz, the Baud rate for the Asynchronous mode would range from 3 bits-per-second to 156 kilobits-persecond, and for the Isosynchronous mode would range from 39 bits-per-second to 2.5 megabits-per-second.

9.1.4 SCI Control Registers

The SCI Control registers are located at addresses 1050h to 105Fh. The function of each location is shown in Table 9-1.

Peripheral File Location	Symbol	Name
P050	SCICCR	SCI Communication Control Register
P051	SCICTL	SCI Control Register
P052	BAUD MSB	Baud Rate Select MSB
P053	BAUD LSB	Baud Rate Select LSB
P054	TXCTL	Transmitter Interrupt Control and Status Register
P055	RXCTL	Receiver Interrupt Control and Status Register
P056		Reserved
P057	RXBUF	Receiver Data Buffer
P058		Reserved
P059	TXBUF	Transmit Data Buffer
P05A P05B P05C		Reserved
P05D	SCIPC1	Port Control 1
P05E	SCIPC2	Port Control 2
P05F	SCIPRI	Priority Control

¢

Table 9-1. SCI Memory Map


9.2 SCI Operation

The functions of the SCI are software configurable. A set of control words sent to the SCI initializes the desired communications format. These control words determine the:

- 1) operating mode and protocol,
- 2) baud rate,
- 3) character length,
- 4) even/odd parity or parity off,
- 5) number of stop bits, and
- 6) interrupt priorities and enables.

9.2.1 SCI Programmable Data Format

SCI data, both receive and transmit, is in NRZ (Non-Return to Zero) format. The data format consists of one Start bit, 1 to 8 data bits, an optional even/odd parity bit, and either 1 or 2 Stop bits, as illustrated in Figure 9-3





9.2.2 SCI Port Interrupts

The SCI provides independent interrupt requests and vectors for the receiver and transmitter.

The receiver interrupt is asserted when the RXRDY (RXCTL.6) or BRKDT (TXCTL.5) flags are set, assuming the SCI RX INT ENA bit (RXCTL.0) is set. The transmitter interrupt is asserted when the TXRDY flag (TXCTL.7) is set, assuming the SCI TX INT ENA bit (TXCTL.0) is set.

SCI Interrupts can be programmed onto different priority levels by the SCI RX PRIORITY (SCIPRI.5) and SCI TX PRIORITY (SCIPRI.6) control bits. When both RX and TX interrupt requests are made on the same level, the receiver always has higher priority than the transmitter to reduce the possibility of receiver overrun.

An SCI TX interrupt is asserted whenever TXBUF is transferred to TXSHF. This interrupt indicates that the CPU can write to the TXBUF.

An SCI RX interrupt is asserted whenever the SCI receives a complete frame (RXSHF transfers to RXBUF) or when a break detect condition occurs (SCIRXD is low for 10 bit periods following a stop bit).

9.2.3 SCI Clock Sources

The SCI port can be driven by an internal or external baud rate generator. The CLOCK bit (SCICTL.4) configures the SCI clock source as either an input or an output.

If an external clock source is selected (CLOCK = 0), and the SCICLK FUNCTION bit (SCIPC1.1) is set, then the SCICLK pin functions as the high impedance Serial Clock input pin.

If an internal clock source is selected (CLOCK = 1), the SCICLK pin may be used as a general purpose I/O pin or as the Serial Clock output pin. If the Serial Clock output is selected, a 50 percent duty cycle clock signal is output on the SCICLK pin, which becomes a Serial Clock output pin.

The internally generated serial clock is determined by the TMS370 CLKIN frequency and the Baud Rate Select Registers. The SCI uses the 16-bit value of the Baud Rate Select Registers to select one of 64K different serial clock rates for the communication modes in the following manner:

Asynchronous Baud Rate = CLKIN / [(BAUD RATE REG + 1) * 128]

and

Isosynchronous Baud Rate = CLKIN / [(BAUD RATE REG + 1) * 8]

and

```
SCICLK frequency = CLKIN / [(BAUD RATE REG + 1) * 8]
```

where,

BAUD RATE REG = The 16-bit value in the Baud Rate Select Registers.

Note:

When an external serial clock signal is used, the maximum SCICLK frequency is CLKIN/16.

The current logic level on the SCICLK pin can be determined by reading the SCICLK DATA IN bit (SCIPC1.3).

The SCI receives data on rising clock edges and transmits data on falling clock edges.

9.2.4 SCI Communications Modes

The SCIRX/SCITX (receiver/transmitter) has two operating modes, Asynchronous and Isosynchronous. The ASYNC/ISOSYNC bit (SCICCR.4) determines the mode of operation. Either of these two modes can be used with either of the two forms of multiprocessor protocol, Idle Line and Address Bit.

9.2.4.1 Asynchronous Communications Mode

The SCI Asynchronous communication mode uses either single line (one way) or double line (two way) communications. In this mode, the frame consists of a start bit, one to eight data bits, an optional even/odd parity bit, and one or two stop bits. There are 16 SCICLK periods per data bit.

The receiver begins operation on receipt of a valid start bit. A valid start bit consists of a negative edge followed by three samples, two of which MUST be zero. If two of the three samples are not zero, then the receiver continues to search for a start bit. These samples occur on the seventh, eighth, and ninth SCICLK periods after the negative edge. This sequence provides false start rejection and also locates the center of bits in the frame where the bits are read on a majority (two out of three) basis. Figure 9-4 illustrates the asynchronous communication format, with a start bit showing how edges are found and where a majority vote is taken.

Since the receiver synchronizes itself to frames, the external transmitting and receiving devices do not have to use synchronized serial clocks; it may be generated locally. If the CLOCK (SCICTL.4) and SCICLK FUNCTION (SCIPC1.1) bits are set, the serial clock function is output continuously on the SCICLK pin.




Figure 9-4. Asynchronous Communication Format


9

9.2.4.2 SCI Isosynchronous Communications Mode

The SCI Isosynchronous communication mode uses either two line (one way) or three line (two way) communications. The extra line (Serial Clock) is required for data synchronization. In the Isosynchronous mode, each bit of data requires only one serial clock pulse for transmission or reception. Thus, the data bit period equals the SCICLK period, and data bits are read on a single sample basis.

Since the receiver does not synchronize itself to data bits, the transmitter and receiver must be supplied with a common serial clock. If the internal serial clock is used it must be output continuously on the SCICLK pin. The arrival of a valid start bit, which consists of a low on the RXD line at the time of a rising SCICLK edge, initiates receiver operation.

Figure 9-5 illustrates the Isosynchronous communication format. A complete frame consists of a start bit, one to eight data bits, an optional even/odd parity bit, and one or two stop bits.






9.2.4.3 Receiver Signals in Communications Modes

Figure 9-6 illustrates an example of receiver signal timing assuming the following:

- 1) Address bit wake-up mode
- 2) 6 bits per character

Lettered notes following the diagram are keyed to the letter labels in the diagram.



- A. RX ENA goes high to enable the receiver.
- B. Data arrives on the SCIRXD pin, start bit detected.
- C. RXRDY goes high to signal that a new character has been received, data is shifted to RXBUF, an interrupt is requested.
- D. The program reads the RXBUF register, RXRDY is automatically cleared.
- E. The next byte of data arrives on the SCIRXD pin; start bit detected. cleared.
- F. RX ENA goes low to disable the receiver. Data continues to be assembled in the RXSHF register but is not transferred to the RXBUF register.


Figure 9-6. SCI RX Signals in Communication Modes

9.2.4.4 Transmitter Signals in Communications Modes

Figure 9-6 illustrates an example of transmitter signal timing assuming the following:

- Address bit wake-up mode (address bit would not appear in Idle line mode)
- 2) 3 bits per character

Lettered notes following the diagram are keyed to the letter labels in the diagram.



A. TX ENA goes high to enable the transmitter to send data.

B. Write to TXBUF, TX is no longer empty.

C. SCI transfers data to shift register; TX is ready for new character, requests an interrupt.

D. Program writes new character to TXBUF after TXRDY goes high (item C).

E. Finished transmitting first character; transfer new character to shift register.

F. TX ENA goes low to disable transmitter; SCI finishes transmitting current character.

G. Finished transmitting character; TX is empty and ready for new character.

Figure 9-7. SCI TX Signals in Communications Modes

9.2.5 SCI Multiprocessor Communications

The Multiprocessor Communication format allows one processor to efficiently send blocks of data to other processors on the same serial link. On one serial line there should be only one talker at a time. The first byte of a block of information contains an address byte which is read by all listeners. Only correctly addressed listeners can be interrupted by the following data bytes. The listeners not addressed remain uninterrupted until the next address byte.

The two different multiprocessor modes, supported by TMS370 devices, differ in how the processor recognizes an address byte. The **Idle Line** mode leaves a quiet space before the address byte. The **Address Bit** mode adds an extra bit into every byte to distinguish addresses from data.

The multiprocessor mode is software selectable via the ADDRESS/IDLE WUP bit (SCICCR.3). Both formats use the TXWAKE and SLEEP flags to control the SCITX and SCIRX features of these modes.

On the serial link, all processors set their SLEEP bit to 1 so that they are interrupted only when the address byte is detected. When a processor reads a block address which corresponds to the CPU's device address as set by software, the program must clear the SLEEP bit to enable the SCI to generate an interrupt on receipt of each data byte.

Although the receiver still operates when the SLEEP bit is 1, it does not set RXRDY, RXINT, or the error status bits to 1 unless the address byte is detected and the address bit in the received frame is a 1. The SCI does not alter the SLEEP bit; software must alter the SLEEP bit.

In both multiprocessor modes the sequence is:

- The SCI port wakes up (requests an interrupt) at the start of a block and reads the first frame which contains the destination address.
- 2) A software routine is entered through the interrupt and checks the incoming byte against its device address byte stored in memory.
- 3) If the block is addressed to the microcomputer, the CPU clears the SLEEP bit and reads the rest of the block; if not, the software routine exits with the SLEEP bit still set and does not receive SCI interrupts until the next block start.

The Idle Line multiprocessor mode does not contain the extra address/data bit, and is more efficient than the Address Bit mode in handling blocks containing more than 10 bytes of data.

The Address Bit mode is more efficient in handling many small blocks of data because it does not have to wait between blocks of data as does the Idle Line mode. However, at high transmit speeds, the program may not be quick enough to avoid a 10-bit idle in the transmission stream.



9.2.5.1 Idle Line Multiprocessor Mode

In the Idle Line multiprocessor protocol, blocks are separated by having a longer idle time between the blocks than between frames in the blocks. An idle time of 10 or more bits after a frame indicates the start of a new block. The Idle Line multiprocessor communication format is shown in Figure 9-8.




Figure 9-8. Idle Line Multiprocessor Communication Format

The SCI wakes up after the block start signal. The processor now recognizes the next SCI interrupt. The service routine then receives the address sent by a remote transmitter and compares this address to its own. If the CPU is addressed, the service routine clears the SLEEP bit, and receives the rest of the data block. If the CPU is not addressed, the SLEEP bit is left set. This lets the CPU continue to execute its main program without being interrupted by the SCI port.

There are two ways to send a block start signal.

- The first method is to deliberately leave an idle time of 10 bits or more by delaying the time between the transmission of the last frame of data in the previous block and the address frame of the new block.
- In the second method, the SCI port uses the TXWAKE bit to send an idle time of exactly 11 bits. Therefore, the serial communications line is not idle any longer than necessary.

Associated with the TXWAKE bit is the wake-up temporary (WUT) flag. WUT is an internal flag, double buffered with TXWAKE. When TXSHF is loaded from TXBUF, WUT is loaded from TXWAKE, and TXWAKE is reset to 0. This arrangement is shown in Figure 9-9.

SCI Operation




Figure 9-9. Double-Buffered WUT and TXSHF

To send out a block start signal of exactly one frame time:

- 1) Write a 1 to the TXWAKE bit.
- Write a data word (don't care) to TXBUF. (The first data word written is suppressed while the block start signal is sent out, and ignored after that.)

When TXSHF is free again, TXBUF's contents are shifted to TXSHF, the TXWAKE value is shifted to WUT, and then TXWAKE is cleared.

If TXWAKE was set to a 1, the start, data, and parity bits are replaced by an idle period of 11 bits transmitted following the last stop bit of the previous frame.

3) Write an address value to the TXBUF.

Writing the first "don't care" data word to the TXBUF is necessary so the TXWAKE bit value can be shifted to WUT. After the "don't-care" data word is shifted to the TXSHF, the TXBUF (and TXWAKE if necessary) may be written to again, since WUT and TXSHF are both double-buffered.

The receiver operates regardless of the SLEEP bit. The receiver does not set RXRDY, RXINT, or the error status bits until an address frame is detected.

9.2.5.2 Address Bit Multiprocessor Mode

In the Address Bit protocol, the frame has an extra bit called an address bit immediately after the last data bit. The first frame in the block has the address bit set to 1, and all other frames have the address bit set to 0. The idle period timing is irrelevant.

The TXWAKE bit sets the address bit. In SCITX, when the TXBUF and TXWAKE are loaded into TXSHF and WUT, TXWAKE is reset to 0 and WUT is the value of the address bit of the current frame. Thus, to send an address, set the TXWAKE bit to a 1, and write the appropriate address value to the TXBUF. When this address value is transferred to TXSHF and shifted out, its address bit is sent as a 1, which flags the other processors on the serial link to read the address. Since TXSHF and WUT are both double-buffered, TXBUF and TXWAKE may be written to immediately after TXSHF and WUT are loaded. To transmit non-address frames in the block, the TXWAKE bit is left at 0.




Figure 9-10. Address Bit Multiprocessor Communication Format

9.2.6 SCI Initialization Examples

This section contains four examples that initialize the serial port. In each case the data is moved to and from the buffers in the interrupt routines.

- The first example shows a typical RS-232 application that connects to a terminal.
- The second example illustrates the Address Bit mode in a multiprocessor application.

In all examples, assume the register mnemonics have been equated (EQU) with the corresponding Peripheral-File location.

9.2.6.1 RS-232-C Example

This example initializes the transmitter and receiver to accept data at 9600 baud with a format of 8 data bits, 1 stop bit, and even parity.

в9600	.EQU	15	<pre>;Value for counter for 9600 baud ; value = (CLKIN/128/baud rate) - 1 = ; (20 MHz/128/9600) - 1 = 15.27 ~ 15 ; 1.8 percent error</pre>
	AND	#01Fh,SCICTL	;Make sure that SCI SW RESET bit is ; clear before writing to the SCI ; configuration registers
	MOV	#000h,SCIPRI	Set TX and RX to high priority
	MOV	#005h,SCIPC1	;Set SCLK for general purpose output
	MOV	#022h,SCIPC2	Set pins for RXD and TXD functions
	MOV	#Hi B9600,BAUDMSB	;Set baud rate for 9600 (MSB)
	MOV	#Lo B9600, BAUDLSB	Set baud rate for 9600 (LSB)
	MOV	#077h,SCIĆCR	;1 stop bit, even parity, ;and 8 data bits/char
	MOV	#033h,SCICTL	;Enable Rx, Tx, clock is internal
	MOV	#001h, TXCTL	Enable TX interrupt
•	MOV	#001h,RXCTL ·	Enable RX interrupt
	EINT	-	Let the interrupts begin
	MOV	#00,TXBUF	Start transmitter by sending null; character

9

9.2.6.2 RS-232-C Multiprocessor Mode Example

This example initializes the transmitter and receiver to accept data at 9600 baud with a format of 8 data bits, 1 stop bit, and even parity. It uses the address bit wake-up mode to implement the multiprocessor protocol.

B9600	.EQU	15	<pre>;Value for counter for 9600 baud ;value=(CLKIN/128/baud rate) - 1 = ;(20 MHz/128/9600) - 1 = 15.27 ~ 15</pre>
	MOV MOV	#005h,SCIPC1 #022h,SCIPC2	<pre>;1.8 percent error ;Set TX and RX to high priority ;Set SCLK for general purpose output ;Set pins for RXD and TXD functions ;Set baud rate for 9600 (MSB) ;Set baud rate for 9600 (LSB) ;1 stop bit, even parity, ;and 8 data bits/char</pre>
	MOV	#037h,SCICTL	;Enable Rx, Tx; RX to sleep, ;clock is internal
	MOV MOV EINT	#001h,TXCTL #001h,RXCTL	;Enable TX interrupt ;Enable RX interrupt ;Let the interrupts begin ; ;MAIN ROUTINES
SENDADD	OR	#8,SCICTL	; ;Main line routine; set TXWAKE ;wake bit
	MOV RTS	ADDR, TXBUF	;Transmit address stored in ADDR
			INTERRUPT ROUTINES
SENDATA	PUSH	Α	; Address has already been sent by the SENDADD
	MOV	OUTDATA, TXBUF	;Output character that is ;stored in DATA
	:		; ;Other transmitter code
	POP RTI	Α	; ;Restore and exit
GETDATA		#2,RXCTL,ISDATA	; ;Receive a new character ;Is this address or data byte? ;Get new character and clear ;interrupt flag
	CMP	#MYADDR,A	;Is this my address or ;another processor's address
	JNE	RXEXIT	;Exit if another's; still ;in sleep mode
	AND JMP	#OF7h,SCICTL RXEXIT	; If my address get out of sleep mode ; Exit and wait for data
ISDATA	MOV	RXBUF, INDATA	Put incoming data in register
	•		Other receiver code
RXEXIT	POP RTI	Α	; ;Restore and exit

9.3 SCI Control Registers

The SCI is controlled and accessed through registers in the Peripheral File. These registers are listed in Table 9-1 and described in the following sections. The bits shown in shaded boxes in Table 9-1 are Privilege Mode bits, that is, they can only be written to in the Privilege Mode.

	PI	ERIPHERAL	FILE FRAME	5: SERIAL	COMMUNIC	ATION INTE	RFACE (SC	I) CONTROL	. REGISTER	s
ADDR	PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
1050h	050	STOP BITS	EVEN/ODD PARITY	PARITY ENABLE	ASYNC/ ISOSYNC	ADDRESS/ IDLE WUP	SCI CHAR2	SCI CHAR1	SCI CHARO	SCICCR
1051h	051			SCI SW RESET	CLOCK	TXWAKE	SLEEP	TXENA	RXENA	SCICTL
1052h	052	BIT 15		BAUD	RATE SELEC	CT REGISTE	RMSB		BIT 8	BAUD MSB
1053h	053	BIT 7								
1054h	054	TXRDY	TX EMPTY						SCI TX INT ENA	TXCTL
1055h	055	RX ERROR	RXRDY	BRKDT	FE	OE	PE	RX WAKE	SCI RX INT ENA	RXCTL
1056h	056				RESE	RVED				
1057h	057			RECE	IVE DATA B	UFFER REG	ISTER			RXBUF
1058h	058				RESE	RVED				
1059h	059			TRANS	MIT DATA E	BUFFER REC	GISTER			TXBUF
105Ah 105Bh 105Ch	05A 05B 05C				RESE	RVED				
105Dh	05D					SCICLK DATA IN	SCICLK DATA OUT	SCICLK FUNCTION	SCICLK DATA DIR	SCIPC1
105Eh	05E	SCI TXD DATA IN	SCI TXD DATA OUT	SCI TXD FUNCTION	SCI TXD DATA DIR	SCI RXD DATA IN	SCI RXD DATA OUT	SCI RXD FUNCTION	SCI RXD DATA DIR	SCIPC2
105Fh	05F	SCI STEST	SCI TX PRIORITY	SCI RX PRIORITY	SCI ESPEN					SCIPRI

Table 9-1. SCI Control Registers

9.3.1 Communication Control Register (SCICCR)

The SCICC Register defines the character format, protocol, and communications mode used by the SCI.

SCI Communication Control Register (SCICCR) [Memory Address - 1050h]

Bit # -	7	6	5	4	3	2	1	0
P050	STOP BITS	EVEN/ ODD PARITY	PARITY ENABLE	ASYNC/ ISOSYNC	ADDRESS IDLE WUP	SCI CHAR2	SCI CHAR1	SCI Charo
	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0

R=Read, W=Write, -n= Value after RESET

Bits 0-2 SCI CHAR0-2. SCI Character Length Control Bits 0-2. These bits select the SCI character length, from 1 to 8 bits. Characters of less than 8 bits are right-justified in RXBUF and TXBUF, and are padded with leading 0s in RXBUF. TXBUF need not be padded with leading zeros.

Table 9-2. Transmitter Character Bit Length

SCI CHAR2	SCI CHAR1	SCI Charo	CHARACTER LENGTH
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8

- Bit 3 ADDRESS/IDLE WUP. SCI Multiprocessor Mode Control Bit. This bit selects one of the multiprocessor protocols.
 - 0 = Idle Line Mode protocol selected.
 - 1 = Address Bit Mode protocol selected.

The Idle Line Mode is usually used for normal communications because the Address Bit Mode adds an extra bit to the frame. The Idle Line Mode does not add this extra bit and is compatible with RS-232-type communications. Multiprocessor communication is different from the other communication modes because it uses TXWAKE and SLEEP functions.

Bit 4 - ASYNC/ISOSYNC. SCI Communications Mode Control Bit. This bit determines the SCI communications mode.

- 0 = Selects Isosynchronous mode (described in Section 9.2.4.2). In this mode, the bit period is equal to the SCICLK period; bits are read on a single sample basis.
- 1 = Selects Asynchronous mode (described in Section 9.2.4.1). In this mode the bit period is 16 times the SCICLK period; bits are read on a two out of three majority basis.

Bit 5 - PARITY ENABLE. SCI Parity Enable.

This bit enables or disables the parity function. When parity is enabled during the Address Bit multiprocessor mode, the address bit is included in the parity calculation.

0 = Parity disabled. No parity bit is generated during transmission or expected during reception.

1 = Parity enabled.

Bit 6 - EVEN/ODD PARITY. SCI Parity Odd/Even.

If the PARITY ENABLE (SCICCR.5) is set, then this bit selects odd or even parity (odd or even number of 1 bits in both transmitted and received characters).

0 = Sets odd parity.

1 = Sets even parity.

- Bit 7 **STOP BITS**. SCI Number of Stop Bits. This bit determines the number of stop bits transmitted. The receiver checks for one stop bit only.
 - 0 = One stop bit.

1 = Two stop bits.

9.3.2 Control Register (SCICTL)

The SCICTL register controls the RX/TX enable, TXWAKE and SLEEP functions, internal clock enable, and the SCI software Reset.

SCI Control Register (SCICTL) [Memory - 1051h]

Bit # -	7	6	5	4	3	2	1	0
P051			SCI SW RESET	CLOCK	TXWAKE	SLEEP	TXENA	RXENA
			RW-0	RW-0	RS-0	RW-0	RW-0	RW-0

R=Read, W=Write, S=Set only, -n= Value after RESET

Bit 0 - RXENA. SCI Receive Enable. When this bit is set, received characters are transferred into RXBUF and the RXBUF float eact. When cleared this bit provides account account form

RXRDY flag is set. When cleared, this bit prevents received characters from being transferred into the receiver buffer (RXBUF); and no receiver interrupts are generated. However, the receiver shift register continues to assemble characters. Thus, if RXENA is set during the reception of a character, the complete character is transferred into RXBUF.

- 0 = SCI Receiver disabled.
- 1 = SCI Receiver enabled.

Bit 1 - TXENA. SCI Transmit Enable.

Data transmission through the SCITXD pin occurs only when this bit is set. If this bit is reset, the transmission is not halted until all the data previously written to TXBUF has been sent.

0 = SCI Transmitter disabled.

1 = SCI Transmitter enable.

Bit 2 - SLEEP. SCI Sleep.

This bit controls the receive features of the multiprocessor communication modes. This bit must be cleared by the user to bring the SCI out of Sleep mode.

0 = Sleep mode disabled.

1 = Sleep mode enabled.

Bit 3 - **TXWAKE**. SCI Transmitter Wake-up. The TXWAKE bit controls the transmit features of the multiprocessor communication modes. This bit is cleared only by System RESET. The SCI hardware clears this bit once it has been transferred to Wake Up Temporary (WUT).

Bit 4 - CLOCK. SCI Internal Clock Enable.

This bit determines the source of the SCICLK. Clearing this bit selects an external SCICLK, which is input on the high impedance SCICLK line and bypasses the baud rate generator. For Isosynchronous transactions, one bit is transmitted or received per SCICLK period. For Asynchronous transactions, one bit is transmitted or received per 16 SCICLK periods. The maximum frequency for the externally sourced SCICLK is CLKIN/16. Setting this bit selects an internal SCICLK, derived from the baud rate generator. This signal can be output on the SCICLK line.

0 = External SCICLK.

1 = Internal SCICLK.

Bit 5 - SCI SW RESET. SCI Software Reset (Active Low). Writing a 0 to this bit initializes the SCI state machines and operating flags to the reset condition. The CLOCK bit retains its state prior to the assertion of SCI SW RESET. If SCICLK is configured as an output, then the SCICLK resets (low level). All effected logic is held in the reset state until a 1 is written to the SCI SW RESET bit. Thus, after a System RESET, the SCI must be re-enabled by writing a 1 to this bit.

Note:

The SCI SW RESET bit must be cleared before the SCI configuration registers can be set up or altered. All configuration registers should be set up by the application program prior to setting SCI SW RESET.

Bits 6,7 -Reserved. Read data is indeterminate.

9.3.3 Baud Select Registers (BAUD MSB and BAUD LSB)

The BAUD MSB and BAUD LSB registers store the data required to generate the baud rate. The SCI uses the combined 16-bit value, BAUD RATE REG, of the baud select registers to set the SCI clock frequency as follows:

SCICLK frequency = CLKIN / [(BAUD RATE REG + 1) * 8]

where,

BAUD RATE REG = The 16 bit value in the Baud Rate Select Registers.

For example, if the CLKIN frequency is 20 MHz, then the maximum internal SCICLK frequency would be [20 MHz / 8], or 2.5 MHz.

For Asynchronous mode communication, data is transmitted and received at the rate of one bit for each 16 SCICLK periods. For Isosynchronous mode communication, data is transmitted and received at the rate of one bit for each SCICLK period. The Asynchronous and Isosynchronous Baud Rates are calculated as follows:

Asynchronous Baud Rate = CLKIN / [(BAUD RATE REG + 1)* 128]

Isosynchronous Baud Rate = CLKIN / [(BAUD RATE REG + 1)* 8]

Baud Rate Select MSB Register (BAUD MSB) [Memory address - 1052h] Bit # -7 6 5 4 3 2 1 0 P052 BAUDF BAUDE BAUDD BAUDC BAUDB BAUDA BAUD9 BAUD8 (msb) **RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0 RW-0** Baud Rate Select LSB Register (BAUD LSB) [Memory address - 1053h] 5 Bit # -7 6 4 3 2 1 0 P053 BAUD7 BAUD6 BAUD5 BAUD4 **BAUD3** BAUD2 BAUD1 BAUDO (Isb) RW-0 **RW-0 RW-0** RW-0 **RW-0 RW-0 RW-0 RW-0**

R=Read, W=Write, -n= Value after RESET

9.3.4 Transmitter Interrupt Control and Status Register (TXCTL)

The TXCTL Register contains the Transmitter Interrupt Enable, the Transmitter Ready flag, and the Transmitter Empty flag. The status flags are updated each time a complete character is transmitted. A summary of the register functions and bit assignments is shown below.

Transmitter Interrupt Control and Status Register (TXCTL) [Memory address - 1054h]

Bit # -	7	6	5	4	3	2	1	0
P054	TXRDY	ТХ ЕМРТҮ						SCI TX INT ENA
	R-1	R-1						RW-0

R=Read, W=Write, -n= Value after RESET

Bit 0 - SCI TX INT ENA. SCI Transmitter Ready Interrupt Enable. This bit controls the ability of the TXRDY bit to request an interrupt, but does not prevent the TXRDY bit from being set. The SCI TX INT ENA bit is set to 0 by an SCI SW RESET or a system RESET.

> 0 = SCI TXRDY interrupt disabled. 1 = SCI TXRDY interrupt enabled.

Bits 1-5 - Reserved. Read data is indeterminate.

Bit 6 - **TX EMPTY**. SCI Transmitter Empty. This bit indicates the status of the transmitter-shift register and the TXBUF register. TX EMPTY is set to 1 by a SCI SW RESET or a System RESET.

0 = the CPU has written data to the TXBUF register, the data has not been completely transmitted.

- 1 = TXBUF and TXSHF register empty.
- Bit 7 TXRDY. SCI Transmitter Ready.

The TXRDY bit is set by the transmitter to indicate that TXBUF is ready to receive another character. The bit is automatically cleared when a character is loaded into TXBUF. This flag asserts a transmitter interrupt if the interrupt enable bit SCI TX INT ENA (TXCTL.0) is set. TXRDY is a read-only flag. It is set to 1 by an SCI SW RESET or a system reset.

0 = TXBUF is full.

1 = TXBUF is ready to receive character.

9.3.5 Receiver Interrupt Control and Status Register (RXCTL)

The RXCTL register contains one interrupt enable bit and seven receiver status flags (two of which can generate interrupt requests). The status flags are updated each time a complete character is transferred to the RXBUF. They are cleared each time RXBUF is read.

SCI Receiver Interrupt Control and Status Register (RXCTL) [Memory address - 1055h]

Bit #-	7	6	5	4	3	2	1	0
P055	RX ERROR	RXRDY	BRKDT	FE	OE	PE	RXWAKE	SCI RX INT ENA
	R-0	R-0	R-0	R-0	R-0	R-0	R-0	RW-0

R=Read, W=Write, -n= Value after RESET

Bit 0 -SCI RX INT ENA. SCI Receiver Interrupt Enable. The SCI RX INT ENA bit controls the ability of the RXRDY and the BRKDT bits to request an interrupt, but does not prevent these flags from being set.

0 = RXRDY/BRKDT interrupt disabled.

1 = RXRDY/BRKDT interrupt enabled.

Bit 1 -RXWAKE. Receiver Wakeup Detect.

The SCI sets this bit when a receiver wakeup condition is detected. In the Address Bit multiprocessor mode, RXWAKE reflects the value of the address bit for the character contained in RXBUF. In the Idle line multiprocessor mode RXWAKE is set if an idle SCIRXD line is detected. RXWAKE is a read-only flag. It is cleared by transfer of the first byte after the address byte to RXBUF, by reading the address character in RXBUF, by an SCI RX RESET, or by a system Reset. See Section 9.2.5.

Bit 2 -PE. SCI Parity Error Flag.

This flag bit is set when a character is received with a mismatch between the number of 1s and its parity bit. The parity checker includes the address bit in the calculation. If Parity generation and detection is not enabled, the PE flag is disabled and read as 0. The PE bit is reset by an SCI SW RESET, a system reset, or by reading RXBUF.

0 = No Parity error or Parity is disabled.

1 = Parity error detected.

Bit 3 -OE. SCI Overrun Error Flag.

The SCI sets this bit when a character is transferred into RXBUF before the previous character has been read out. The previous character is overwritten and lost. The OE flag is reset by an SCI SW RESET, a system reset, or reading RXBUF.

0 = No Overrun error detected.

1 = Overrun error detected.

Bit 4 -

FE. SCI Framing Error Flag.

The SCI sets this bit when a stop bit is not found when expected. Only the first stop bit is checked. The missing stop bit indicates that synchronization with the start bit has been lost and the character is incorrectly framed. It is reset by an SCI SW RESET, a system reset, or by reading RXBUF.

0 = No Framing error detected.

1 = Framing error detected.

Bit 5 - BRKDT. SCI Break Detect Flag.


The SCI sets this bit when a break condition occurs. A break condition occurs when the SCIRXD line remains continuously low for at least 10 bits beginning after a missing first stop bit. The occurrence of a break causes a receiver interrupt to be generated if the SCI RX INT ENA bit is a 1, but it does not cause the receiver buffer to be loaded. A BRKDT interrupt can occur even if the receiver SLEEP bit is set to 1. BRKDT is cleared by reading RXBUF, by an SCI SW RESET, or by a system reset. It is not cleared by receipt of a character after the break is detected.

- Bit 6 **RXRDY**. SCI Receiver Ready. The receiver sets this bit to indicate that RXBUF is ready with a new character, and clears the bit when the character is read. A receiver interrupt is generated if the SCI RX INT ENA bit is a '1'. RXRDY is reset by an SCI SW RESET or a system reset.
- Bit 7 **RX ERROR**. SCI Receiver Error Flag. The RX ERROR Flag indicates that one of the error flags in the receiver status register is set. It is a logical "or" of the parity, overrun, framing error, and break detect flags. The bit can be used for fast error condition checking during the interrupt service routine since a negative value of the status register indicates that an error condition has occurred. This error flag cannot be cleared directly, but is cleared if no individual error flags are set. This bit is cleared by an SCI SW RESET, a system reset, or reading RXBUF.

9.3.6 Receiver Data Buffer Register (RXBUF)

The RXBUF register contains current data from the receiver shift register. RXBUF is cleared by system reset.

Receiver Data Buffer Register (RXBUF)



R=Read, -n= Value after RESET

9.3.7 Transmit Data Buffer Register (TXBUF)

The TXBUF register is a read/write register used to store data bits to be transmitted by SCITX. Data written to TXBUF must be right justified because the left-most bits are ignored for characters less than eight bits long.


Transmit Data Buffer Register (TXBUF) [Memory address - 1059h]

Bit # -	7	6	5	4	3	2	1	0	
P059	тхот7	TXDT6	TXDT5	TXDT4	тхртз	TXDT2	тхот1	TXDT0	
	RW-0								

R=Read, W=Write, -n= Value after RESET

9.3.8 Port Control Register 1 (SCIPC1)

The SCIPC1 register controls the SCICLK pin functions.



R=Read, W=Write, -n= Value after RESET

- Bit 0 SCICLK DATA DIR. SCICLK Data Direction. This bit determines the data direction on the SCICLK pin if SCICLK has been configured as a general purpose I/O pin.
 - 0 = SCICLK pin is a general purpose INPUT port.
 - 1 = SCICLK pin is a general purpose OUTPUT port.

Bit 1 - SCICLK FUNCTION.

This bit defines the function of the SCICLK pin.

- 0 = SCICLK pin is a general purpose digital I/O port.
- 1 = SCICLK pin is the SCI serial clock pin.

Bit 2 - SCICLK DATA OUT.

This bit contains the data to be output on the SCICLK pin if the following conditions are met:

a. SCICLK pin is configured as general purpose I/O.

b. SCICLK pin data direction is defined as output.

Bit 3 - SCICLK DATA IN.

The SCICLK DATA IN bit contains the current value on the SCICLK pin.

Bits 4-7 - Reserved. Read data is indeterminate.

9.3.9 Port Control Register 2 (SCIPC2)

The SCIPC2 register controls the SCIRXD and SCITXD pin functions.

SCI Port Control Register 2 (SCIPC2) [Memory address - 105E]

Bit # -	7	6	5	4	3	2	1	0
P05E	SCITXD DATA IN	SCITXD DATA OUT	SCITXD FUNCTION	SCITXD DATA DIR	SCIRXD DATA IN	SCIRXD DATA OUT	SCIRXD FUNCTION	SCIRXD DATA DIR
	R-0	RW-0	RW-0	RW-0	R-0	RW-0	RW-0	RW-0

R=Read, W=Write, -n= Value after RESET

Bit 0 - SCIRXD DATA DIR. SCIRXD Data Direction This bit determines the data direction on the SCIRXD pin if SCIRXD has been defined as a general purpose I/O pin.

0 = SCIRXD pin is a general purpose INPUT port.

1 = SCIRXD pin is a general purpose OUTPUT port.

Bit 1 - SCIRXD FUNCTION.

This bit defines the function of the SCIRXD pin.

0 = SCIRXD pin is a general purpose digital I/O port.

1 = SCIRXD pin is the SCI Receiver pin.

Bit 2 - SCIRXD DATA OUT.

This bit contains the data to be output on the SCIRXD pin if the following conditions are met:

a. SCIRXD pin has been defined as a general purpose I/O pin.
 b. SCIRXD pin data direction has been defined as output.

Bit 3 - SCIRXD DATA IN.

This bit contains the current value on the SCIRXD pin.

Bit 4 - SCITXD DATA DIR.SCITXD Data Direction.

This bit determines the data direction on the SCITXD pin if SCITXD has been defined as a general purpose I/O pin.

0 = SCITXD pin is a general purpose INPUT port.

1 = SCITXD pin is a general purpose OUTPUT port.

Bit 5 - SCITXD FUNCTION.

This bit defines the function of the SCITXD pin.

0 = SCITXD pin is a general purpose digital I/O port. 1 = SCITXD pin is the SCI Transmit pin.

Bit 6 - SCITXD DATA OUT.

This bit contains the data to be output on the SCITXD pin if the following conditions are met:

a. SCITXD pin data direction is defined as output.

b. SCITXD pin is configured as general purpose I/O.

Bit 7 - SCITXD DATA IN.

This bit contains the current value on the SCITXD pin.

9-30

9.3.10 Priority Control Register (SCIPRI)

The SCIPRI register contains the Receiver and Transmitter Interrupt Priority Select bits. This register is read-only during normal operation, but can be written to in the privileged mode.

SCI Priority Control Register (SCIPRI) [Memory address - 105F]

Bit # -	7	6	5	4	3	2	1	0
P05F	SCI STEST	SCITX PRIORITY	SCIRX PRIORITY	SCI ESPEN				
	RP-0	RP-0	RP-0	RP-0			•	

R=Read, P=Privileged State write only, -n= Value after RESET

- Bits 0-3 Reserved. Read values are indeterminate.
- Bit 4 SCI ESPEN. SCI Emulator Suspend Enable.

This bit has no effect except when using the XDS emulator to debug a program. Then, this bit determines how the SCI operates when the program is suspended by an action such as a hardware or software breakpoint.

- 0 = When the emulator is suspended, the SCI continues to work until the current transmit or receive sequence is complete.
- 1 = When the emulator is suspended, the SCI state machine is frozen so that the state of the SCI can be examined at the point that the emulator was suspended.

Bit 5 -

SCI RX PRIORITY. SCI Receiver Interrupt Priority Select. This bit assigns the interrupt priority level of the SCI receiver interrupts.

0 = Receiver Interrupts are Level 1 (high priority) requests.

- 1 = Receiver Interrupts are Level 2 (low priority) requests.
- Bit 6 SCI TX PRIORITY. SCI Transmitter Interrupt Priority Select. This bit assigns the interrupt priority level of the SCI transmitter interrupts.


0 = Transmitter Interrupts are Level 1 (high priority) requests. 1 = Transmitter Interrupts are Level 2 (low priority) requests.

Bit 7 - SCI STEST:

This bit must be cleared (0) to ensure proper operation.

9-31

9



.

•

10. Serial Peripheral Interface (SPI) Module

This section discusses the architecture and programming of the Serial Peripheral Interface module on TMS370 devices.

This section covers the following topics:

Section

Section				
10.1	Serial Peripheral Interface (SPI) Module Overview			
10.1.1	Physical Description	10-2		
10.1.2	SPI Control Registers	10-4		
	SPI Operation			
	SPI Data Format			
10.2.2	SPI Interrupts	10-6		
10.2.3	SPI Clock Sources	10-7		
10.2.4	SPI Operation Modes	10-7		
10.2.5	Initialization	10 <u>-</u> 8		
	SPI Example			
10.3	SPI Control Registers	10-10		
10.3.1	SPI Configuration Control Register	10-11		
10.3.2	SPI Operation Control Register	10-13		
10.3.3	Serial Input Buffer (SPIBUF)	10-14		
10.3.4	Serial Data Register (SPIDAT)	10-14		
10.3.5	Port Control Registers	10-15		
10.3.6	SPI Interrupt Priority Control Register (SPIPRI)	10-17		


10.1 Serial Peripheral Interface (SPI) Module Overview

The SPI module is a high-speed synchronous serial I/O port that allows a serial bit stream of programmed length (one to eight bits) to be shifted into and out of the device at a programmed bit transfer rate. The SPI is normally used for communications between the microcontroller and external peripherals or another microcontroller. Typical applications include external I/O or peripheral expansion using devices such as shift registers, display drivers, A/D converters, etc. Multiprocessor communications are also supported by the master/slave operation of the SPI.

10.1.1 Physical Description

The SPI module, as shown in Figure A-10, consists of:

- Three I/O pins:
 - SPISIMO SPI Slave In, Master Out.
 - SPISOMI SPI Slave Out, Master In
 - SPICLK SPI CLOCK
- SPIBUF SPI Buffer register
- SPIDAT SPI Data Shift register
- State Control logic
- SPI Control registers located at P030–P03F





10

10.1.2 SPI Control Registers

The SPI Control registers occupy Peripheral File Frame 3 as shown in Figure 10-2.

Peripheral File Location	Symbol	Name
P030	SPICCR	SPI Configuration Control Register
P031	SPICTL	SPI Control Register
P032-P036		Reserved
P037	SPIBUF	Receive Data Buffer Register
P038		Reserved
P039	SPIDAT	Serial Data Register
P03A-P03C		Reserved
P03D	SPIPC1	SPI Pin Control 1
P03E	SPIPC2	SPI Pin Control 2
P03F	SPIPRI	SPI Priority Control

Table 10-1. SPI Memory Map

10.2 SPI Operation

Figure 10-2 shows a typical connection of the SPI for communications between two microcontrollers. One controller, the master, initiates data transfer by sending the SPICLK signal. Data is enabled out of both shift registers on one edge of the clock and latched into both shift registers on the opposite clock edge. Thus both controllers send and receive data at the same time. Whether or not the data is meaningful or "dummy" data depends on the application software.

There are three possible cases for data transmission:

- Master sends data and Slave sends "dummy" data
- Master sends data and Slave sends data
- Master sends "dummy" data and Slave sends data

The Master can initiate data transfer at any time because it controls the SPICLK. The manner in which the master knowns when the Slave wishes to broadcast data is determined by the software protocol.




Figure 10-2. SPI Master/Slave Connection

10.2.1 SPI Data Format

Three character-length bits (SPICCR.2-0) specify the number of bits in the data character (1-8 bits). This information directs the state control logic to count the number of bits received or transmitted to determine when a complete character has been processed. For characters with fewer than 8 bits:

- 1) Data must be written to SPIDAT left justified.
- 2) Data must be read back from SPIBUF right justified.
- SPIBUF contains the most recently received character, right justified, plus any bits left over from previous transmission(s) which have been shifted to the msb position.

For example: If the character length = 1 bit, and the value written into SPIDAT = 07Fh, then;

	SPIDAT	(befor	e trans	mission)	
	0 1	1 1	1 1	1 1	
SPIDAT (after transmission)					
(transmitted)	0 ← 1 1	1 1	1 1	1 1 + 1	(received)
	SPIBU	F (after	transn	nission)	
	1 1	1 1	1 1	1 1	

10 10.2.2 SPI Interrupts

The interrupt for the SPI is controlled by bits in two registers. The SPI INT ENA bit (SPICTL.0), when set, allows assertion of an interrupt request when an interrupt condition occurs. The SPI PRIORITY bit (SPIPRI.6) determines whether SPI interrupts are level 1 or level 2 priority requests.

When a complete character has been shifted into or out of the SPIBUF register, the SPI Interrupt Flag is set and an interrupt is generated if enabled by SPI INT ENA (SPICTL.0). The interrupt flag remains set until cleared by one of the following four events.

- CPU reads the SPI receiver buffer (SPIBUF),
- CPU enters the Halt or Standby mode with an IDLE instruction,
- Software sets the SPI SW RESET bit, or
- A System resets occurs.

An interrupt request must be explicitly cleared by one of the four methods listed above to avoid generating another interrupt. An interrupt request can be temporarily disabled by clearing the SPI INT ENA bit. However, unless the SPI INT FLAG itself is cleared, the interrupt request will be reasserted when the enable bit is again set to 1.

The priority level of the SPI interrupt is specified by the SPI PRIORITY bit (SPIPRI.6). If SPI PRIORITY = 0, then a level 1 priority interrupt is generated. If SPI PRIORITY = 1, then a level 2 priority interrupt is generated.

The SPI INT FLAG bit indicates, when set, that a character has been placed into the SPIBUF register and is ready to be read. If the CPU does not read the character by the time the next complete character has been received, the new character is written into the SPIBUF and the RECEIVER OVERRUN bit (SPICTL.7) is set. This indicates that the last character of data has been overwritten with new data before the previous character could be read.

10.2.3 SPI Clock Sources

The CLOCK POLARITY bit (SPICCR.6), selects the active edge of the clock, either rising or falling.

In the slave mode, the SPI clock is received from an external source and can be no greater than the CLKIN frequency divided by 32.

In the master mode, the SPI clock is generated by the SPI and is output on the SPICLK pin.

The SPI BIT RATEO-2 bits (SPICCR.5-3) determine the bit transfer rate for sending and receiving the data. This transfer rate is defined by:

SPI BAUD RATE = $CLKIN / (8 * 2^b)$

where b=bit rate in SPICCR.5-3 (range 0-7).

10.2.4 SPI Operation Modes

The MASTER/SLAVE bit (SPICTL.2) selects the operating mode and the source of SPICLK. The SPI module may operate as a Master or Slave.

10.2.4.1 Master

In the Master mode (MASTER/SLAVE = 1), the SPI provides the serial clock on the SPICLK pin for the entire serial communications network. Data is output on the SPISIMO pin on the first SPICLK edge and latched from the SPISOMI pin on the opposite edge of SPICLK.

The SPICCR register (SPI BIT RATE0-2) determines the bit transfer rate for the network, both transmit and receive. There are eight data transfer rates that can be selected by these control bits as shown in Table 9-3 on page 9-20.

Data written to the SPIDAT register initiates data transmission on the SPISIMO pin, msb of data transmitted first. Simultaneously, received data is shifted in the SPISOMI pin into the SPIDAT register, and upon completion of transmitting the selected number of bits, the data is transferred to the SPIBUF (double buffered receiver) for reading by the CPU to permit new transactions to take place. Data is shifted into the SPI most significant bit first; there, it is stored right-justified in the SPIBUF.

To receive a character when operating as a master, data must be written to the SPIDAT to initiate the transaction. When the specified number of data bits have been shifted through the SPIDAT register, the following events occur:

- 1) The SPI INT FLAG bit is set,
- 2) SPIDAT contents transfer to SPIBUF, and
- 3) If the SPI INT ENA bit is set to one, an interrupt is asserted.

Writing to the SPIDAT register before transmission is complete corrupts the current transmission.

10.2.4.2 Slave

In the slave mode (MASTER/SLAVE = 0), data shifts out on the SPISOMI pin and in on the SPISIMO pin. The SPICLK pin is used as the input for the serial shift clock, which is supplied from the external network master. The transfer rate is defined by the input clock on the SPICLK pin, which is supplied from the network master. The SPICLK input frequency should be no greater than CLKIN frequency divided by 32.

Data written to the SPIDAT register is transmitted to the network when the SPICLK is received from the network master. To receive data, the SPI waits for the network master to send SPICLK and then shifts the data on the SPISIMO pin into the SPIDAT register. If data is to be transferred by the slave simultaneously, then it must be written to the SPIDAT register prior to the beginning of SPICLK.

When the TALK bit (SPICTL.1) is cleared, data transmission is disabled and the output line is put into a high impedance state. This allows many slave devices to be tied together on the network, but only one slave is allowed to talk at a time.

10.2.5 Initialization

A system reset forces the SPI peripheral module into the following default configuration.


- The unit is configured as a slave module (MASTER/SLAVE = 0).
- The transmit capability is disabled (TALK = 0).
- Data is latched at the input on the falling edge of SPICLK.
- Character length is assumed to be 1 bit.
- The SPI interrupts are disabled.
- Data in the SPI Data Register is 00h.

To change this SPI configuration it is a good idea to use the SPI SW RESET bit. Set the SPI SW RST bit (SPICCR.7); make your desired changes; then clear the SPI SW RST bit. This prevents unwanted and unforeseen events from occurring during or as a result of mode change.

10.2.6 SPI Example


The following timing diagrams illustrate an example SPI data transfer between two TMS370 devices using a character length of five bits. The lettered notes following the first diagram are keyed to the letter labels in the diagram.

5 BITS PER CHARACTER




- A. Slave writes ODOh to SPIDAT and waits for the master to shift out the data.
- B. Master writes 058h to SPIDAT which starts the transmission procedure.
- C. First byte is finished and sets the interrupt flags.
- D. Slave reads 0Bh from its SPIBUF register (right justified).
- E. Slave writes 04Ch to SPIDAT and waits for the master to shift out the data.
- F. Master writes 06Ch to SPIDAT which starts the transmission procedure.
- G. Master reads 01Ah from the SPIBUF register (right justified).
- H. Second byte is finished and set the interrupt flags.
- I. Master received 09h and the Slave received a 0Dh (right justified).

SIGNALS CONNECTING TO MASTER PROCESSOR.



10.3 SPI Control Registers

The SPI is controlled and accessed through registers in the Peripheral File. These registers are listed in Figure 10-3 and described in the following sections. The bits shown in shaded boxes in Figure 10-3 are Privilege Mode bits, that is, they can only be written to in the Privilege Mode.



PERIPHERAL FILE FRAME 3: SERIAL PERIPHERAL INTERFACE (SPI) CONTROL REGISTERS

Figure 10-3. SPI Control Registers

10.3.1 SPI Configuration Control Register

The SPICCR register controls the setup of the SPI for operation. A summary of the register functions and bit assignments is shown below.

SPI Configuration Control Register (SPICCR) [Memory Address - 1030h]

Bit # -	7	6	5	4	3	2	1	0
P030	SPI SW RESET	CLOCK POLARITY	SPI BIT RATE2	SPI BIT RATE1	SPI BIT RATE0	SPI CHAR2	SPI CHAR1	SPI Charo
	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0

R=Read, W=Write, -n= Value after RESET

Bits 0-2 **CHAR0-2**. Character Length Control Bits 0-2. These three bits determine the number of bits to be shifted in or out as a single character during one shift sequence. The value of these bits is represented in the following table.

Table 10-2. SPI Character Bit Length

CHAR2	CHAR1	CHARO	CHARACTER LENGTH
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8

3-5 SPI BIT RATEO-2. SPI Bit Rate Control Bits 0-2.

These bits determine the bit transfer rate if the SPI is the network master. There are eight data transfer rates (each a function of the system clock) that can be selected. The system clock is divided by an eight bit, free-running prescaler from which eight taps are available for use as the shift clock. One data bit is shifted per SPICLK cycle.

SPI† BIT RATE2	SPI† BIT RATE1	SPI† BIT RATE0	SPI CLOCK FREQUENCY
0.	0	0	CLKIN/8
0	0	1	CLKIN/16
0	1	0	CLKIN/32
0	1	1	CLKIN/64
1	0	0	CLKIN/128
1	· 0	1	CLK1N/256
1	1	0	CLKIN/512
1	1	1	CLKIN/1024

Table 10-3. SPI Clock Frequency

[†]If the SPI is a network slave, the module receives a clock on the SPICLK pin from the network master; and these bits have no effect on SPICLK. The frequency of the input clock should be no greater than the CLKIN frequency divided by 32.

Bit 6

CLOCK POLARITY. Shift Clock Polarity.

The CLOCK POLARITY bit controls the polarity of the SPICLK signal.

- 0 = The inactive level is low; data is output by the rising edge of SPICLK; input data is latched by the falling edge of SPICLK.
- 1 = The inactive level is high; data is output by the falling edge of SPICLK; input data is latched by the rising edge of SPICLK.
- Bit 7 -

SPI SW RESET. SPI Software Reset.

Writing a 1 to this bit initializes the SPI circuitry and operating flags to the reset condition. Specifically, the RECEIVER OVERRUN and SPI INT FLAG flags are cleared. The SPI configuration remains unchanged. If it is operating as a master, the SPICLK output level returns to its inactive level.

When a "0" is written to SPI SW RESET the SPI is ready to transmit or receive the next character. A character written to the transmitter when SPI SW RESET is a "1" will not be shifted out when SPI SW RESET bit is cleared. A new character must be written to the Serial Data Register. To change any configuration bits, this bit should be used (see Section 10.2.5, page 10-8).

Bits 3-5


10.3.2 SPI Operation Control Register

The SPI Operation Control Register contains control and status bits as shown below.

		s	PI Operat [M	ion Contr emory Ad	ol Registe dress - 10	er, (SPICTI 31h]	L)	
Bit # -	7	6	5	4	3	2	1	0
P031	RECEIVE				·	MASTER/ SLAVE	TALK	SPI INT ENA
	R-0	R-0				RW-0	RW-0	RW-0
			R=Read,	W=Write,	-n= Value a	after RESET		
	Bit 0-	SPI INT EI This bit cor is unaffecte	trols the S	Pl's ability		e an interru	ot. The SF	יו INT FLAG
		0 = disable 1 = enable		•.				
	Bit 1 -	This bit allo the serial d	TALK. Master/Slave Transmit Enable. This bit allows data transmission (master or slave) to be disabled by placing the serial data output in a high impedance state. TALK is cleared (disabled) by a system reset.					
		 0 = Transmission disabled; if not programmed as a general purpose I/O pin, the SPI serial output is in a high impedance state. 1 = Transmission enabled. 						
	Bit 2 -	This bit det	MASTER/SLAVE. SPI Network Mode Control. This bit determines whether the SPI is a network master or slave. During reset initialization, the SPI is automatically configured as a slave.					
		0 = SPI con 1 = SPI con	nfigured as nfigured as	a slave. a master				
	Bits 3-5 -	Reserved. R	lead data is	indetermir	nate.			
·	Bit 6 -	SPI INT FLAG. Serial Peripheral Interrupt Flag. The SPI hardware sets this bit to indicate it has completed sending or receiving the last bit and is ready to be serviced. A character received is placed in the receiver buffer at the time the SPI INT FLAG bit is set. SPI INT FLAG is cleared when the receiver buffer is read. It is also cleared by an SPI software reset (SPI SW RESET) or by a system reset.						
	Bit 7 -	transmit op the receive written, and	a read only eration con buffer. It d therefore	y flag whic npletes befo indicates th has been	ore the prev lat the last lost. RECE	vious charad received ch EIVER OVER	ter has bei aracter has RRUN is c	a receive or en read from s been over- leared when or a system

10.3.3 Serial Input Buffer (SPIBUF)

The SPIBUF register contains the data received from the network ready for the CPU to read.





Once the Serial Data Register has received the complete character, the character is then transferred to the SPIBUF Register where it can be read. The SPI INT FLAG bit (SPICTL.6) is set to indicate that the data is available when the received character is transferred. Since data is shifted into the SPI most significant bit first, it is stored right justified in the SPIBUF.

10.3.4 Serial Data Register (SPIDAT)

The SPIDAT register is the transmit/receive shift register. Data written to the SPIDAT is shifted out on subsequent SPICLK cycles. For every bit shifted out of the SPI a bit is shifted into the other end of the shift register.

Writing to the SPIDAT performs two functions. First, it provides data to be output on the serial output pin if the TALK bit is set. Second, when the SPI is operating as a master, writing to this register initiates a transaction.

To initiate a receiver sequence, dummy data is written to the register. Since the data is not hardware justified for characters that are shorter than eight bits, transmit data must be written in left justified form and received data read in right justified form.

Sorial Data Register (SPIDAT)

	[Memory Address - 1039h]							
Bit # -	7	6	5	4	3	2	1	0
P039	SDAT7	SDAT6	SDAT5	SDAT4	SDAT3	SDAT2	SDAT1	SDAT0
	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0

R=Read, W=Write, -n= Value after RESET

10.3.5 Port Control Registers

Two Port Control Registers (SPIPC1 and SPIPC2) allow a programmer to control all functions for a SPI port pin in one write cycle. Each module pin is controlled by a nibble in one of the SPIPC's.

10.3.5.1 Port Control Register 1 (SPIPC1)

This register controls the SPICLK pin.

Port Control Register 1, (SPIPC1) [Memory Address - 103Dh] Bit # -7 6 5 4 3 2 1 0 SPICLK SPICLK SPICLK P03D SPICLK ------------DATA DATA DATA IN OUT FUNCTION DIR **R-0 RW-0 RW-0** RW-0 R=Read, W=Write, -n= Value after RESET Bit 0 -SPICLK DATA DIR., SPICLK Data Direction. This bit determines the data direction on the SPICLK pin if SPICLK has been defined as a general purpose I/O pin. 0 = SPICLK pin is a general purpose INPUT port. 1 = SPICLK pin is a general purpose OUTPUT port. Bit 1 -SPICLK FUNCTION. SPICLK Pin Function Select. This bit defines the function of the SCICLK pin. 0 = SPICLK pin is a general purpose digital I/O port. 1 = SPICLK pin contains the SPI clock. Bit 2 -SPICLK DATA OUT. SPICLK Port Data Out. This bit contains the data to be output on the SPICLK pin if the following conditions are met: a. SCICLK pin has been defined as a general purpose I/O pin. b. SCICLK pin data direction has been defined as output. Bit 3 -SPICLK DATA IN, SPICLK Pin Port Data In. This bit contains the current value on the SCICLK pin regardless of the mode. A write to this bit has no effect. Bits 4-7 - Reserved. Read data is indeterminate.

Note:

The SPICLK pin always functions as the SPICLK input pin in the slave mode (i.e., SPICLK.2=0) even if SPICLK FUNCTION = 0 and SPICLK DATA DIR = 0.

10.3.5.2 Port Control Register 2

The SPIPC2 register controls the SPISOMI and SPISIMO pin functions.

۰,

					gister 2, (S dress - 103				
Bit # -	7	6	5	4	3	2	1	0	
P03E	SPISIMO DATA IN	SPISIMO DATA OUT	SPISIMO FUNCTION	SPISIMO DATA DIR	SPISOMI DATA IN	SPISOMI DATA OUT	SPISOMI FUNCTION	SPISOMI DATA DIR	
•	R-0	RW-0	RW-0	RW-0	R-0	RW-0	RW-0	RW-0	
			R=Read, \	N=Write,	-n= Value a	after RESE	Г		
	Bit 0 -	This bit de	SPISOMI DATA DIR. SPISOMI Data Direction. This bit determines the data direction on the SPISOMI pin if SPISOMI has been defined as a general purpose I/O pin.						
		0 = SPISO 1 = SPISO							
	Bit 1 -	This bit def and SPISO	SPISOMI FUNCTION. SPISOMI Pin Function Select. This bit defines the function of the SPISOMI pin. When SPISOMI is an input and SPISOMI FUNCTION and SPISOMI DATA DIR are disabled, then SPICLK still clocks the internal circuitry.						
		0 = SPISO 1 = SPISO				al I/O port.			
	Bit 2 -	This bit con conditions a. SPISOM	SPISOMI DATA OUT. SPISOMI Pin Data Out. This bit contains the data to be output on the SPISOMI pin if the following conditions are met: a. SPISOMI pin has been defined as a general purpose I/O pin. b. SPISOMI pin data direction has been defined as output.						
	Bit 3 -	SPISOMI This bit cor A write to t	tains the c	urrent value			regardless o	of the mode.	
	Bit 4 -	SPISIMO This bit de been define	termines th	e data dire	ection on t		O pin if SI	PISIMO has	
		0 = SPISIN 1 = SPISIN							
	Bit 5 -	SPISIMO This bit def						•	
		0 = SPISIN 1 = SPISIN				al I/O port.			
	Bit 6 -	This bit con conditions a. SPISIMO	SPISIMO DATA OUT. SPISIMO Pin Data Out. This bit contains the data to be output on the SPISIMO pin if the following conditions are met: a. SPISIMO pin has been defined as a general purpose I/O pin. b. SPISIMO pin data direction has been defined as output.						
	Bit 7 -	SPISIMO This bit cor A write to t	itains the ci	urrent value			regardless o	of the mode.	

10.3.6 SPI Interrupt Priority Control Register (SPIPRI)

The SPIPRI Register selects the interrupt priority level of the SPI interrupt. The register is read only during normal operation, but can be written to in the privileged mode.

SPI Interrupt Priority Control Register, (SPIPRI) [Memory Address - 103Fh]

Bit # -	7	6	5	4	3	2	1	0
P03F	SPI STEST	SPI PRIORITY	SPI ESPEN					
	RP-0	RP-0	RP-0					

R=Read, W=Write, P=Privileged Write only, -n= Value after RESET

Bits 0-4 - Reserved. Read data is indeterminate.

Bit 5 - SPI ESPEN. Emulator Suspend Enable.


This bit has no effect except when using the XDS emulator to debug a program; then, this bit determines SPI operation when the program is suspended by an action such as a hardware or software breakpoint.

- 0 = When the emulator is suspended, the SPI continues to work until the current transmit/receive sequence is complete.
- 1 = When the emulator is suspended, the the state of the SPI is frozen so that it can be examined at the point that the emulator was suspended.
- Bit 6 SPI PRIORITY. Interrupt Priority Select.

0 = Interrupts are level 1 (high priority) requests.

- 1 = Interrupts are level 2 (low priority) requests.
- Bit 7 SPI STEST.

This bit must be cleared (0) to ensure proper operation.



11. Analog-To-Digital Converter Module

This section discusses the architecture and programming of the Analog-to-Digital Converter module on TMS370C050 and TMS370C850 devices.

This section covers the following topics:

Section

.

Section P	age
11.1 Analog-To-Digital Converter (A/D) Overview 1	1-2
11.1.1 A/D Physical Description 1	1-2
11.1.2 A/D Control Registers 1	
11.2 A/D Operation 1	1-5
11.2.1 A/D Input/Output Pins 1	1-5
11.2.2 A/D Sampling Time 1	1-5
11.2.3 A/D Conversion 1	1-5
11.2.4 A/D Interrupts 1	1-6
11.2.3 A/D Programming Considerations1	1-7
11.3 A/D Example Program 1	1-8
11.4 A/D Control Registers 1	1-4
11.4.1 Analog Control Register (ADCTL) 11	-11
11.4.2 Analog Status and Interrupt Register, (ADSTAT) 11	-13
11.4.3 Analog Conversion Data Register (ADDATA) 11	
11.4.4 Analog Port E Data Input Register (ADIN) 11	-14
11.4.5 Analog Port E Input Enable Register (ADENA) 11	-14
11.4.6 Analog Interrupt Priority Register (ADPRI) 11	-15

11.1 Analog-To-Digital Converter (A/D) Overview


The Analog-to-Digital Converter module (A/D) is an 8 bit successive approximation converter with internal sample-and-hold circuitry. The module has eight multiplexed analog input channels which allows the processor to convert the voltage levels from up to 8 different sources.

11.1.1 A/D Physical Description

The A/D module, shown in Figure 11-1, consists of:

- eight analog input channels (AN0-AN7), any of which can be software configured as digital inputs (E0-E7) if not needed as analog channels,
- an A/D Input Selector (INPUT),
- a +V_{REF} Input Selector (+VREF),
- the Analog-to-Digital Converter (A/D),
- the ADDATA register which contains the digital value of a completed conversion, and
- A/D module control registers.

The input channels can be routed through either the channel selector or the positive voltage selector. The A/D converter then processes these signals and puts the result in the ADDATA register. The A/D interrupt circuit informs the rest of the system when a conversion has completed.





11.1.2 A/D Control Registers

The A/D Control registers occupy Peripheral File Frame 7 as shown in Table 11-1.

Peripheral File Location	Symbol	Name
P070	ADCTL	Analog Control Register
P071	ADSTAT	Analog Status and Interrupt Register
P072	ADDATA	Analog Conversion Data Register
P073-P07C		Reserved
P07D	ADIN	Port E Data Input Register
P07E	ADENA	Port E Input Enable Register
P07F	ADPRI	Port E Interrupt Priority Register

Table 11-1. A/D Memory Map

11.2 A/D Operation

The following sections describe the functions and options of the A/D module.

11.2.1 A/D Input/Output Pins

The A/D module uses 10 pins to connect to the external world. Eight of the 10 pins (AN0-AN7) are individually configured as general purpose input pins when not used as analog inputs.

Seven of the eight analog channels (AN1–AN7) are also available as the positive input voltage reference. This feature allows a weighted measurement or ratio of one channel to another.

The analog voltage supply pins V_{CC3} and V_{SS3} isolate the A/D module from the digital switching noise which may be present on the other power supply pins (V_{CC1}, V_{CC2}, V_{SS1}, and V_{SS2}). This isolation provides a more accurate conversion. Power to the V_{CC3} and V_{SS3} pins should run on separate conductors from the other power lines. Power conductors to the V_{CC3} and V_{SS3} should be as short as possible, and the two lines should be properly decoupled. Other standard noise reduction techniques should be applied to help provide a more accurate conversion.

 V_{REF} can be chosen to be either V_{CC3} or one of the analog input channels AN1 to AN7. V_{CC3} must provide power to the A/D module even if it does not provide the voltage reference. A channel configured as the $+V_{REF}$ for one conversion can be changed to an analog input channel for the next conversion.

11.2.2 A/D Sampling Time

The application program controls the length of the sample time which provides the flexibility to optimize the conversion process for both high and low impedance sources. The program should wait 1 μ s for each kilohm of source output impedance or a minimum of 1 μ s for low impedance sources.

11

11.2.3 A/D Conversion

The digital result of the conversion process is given in the following formula.

Digital result = 255 * Voltage of input / Voltage of reference

The conversion process takes 164 cycles which results in a conversion time of 32.8 microseconds at 20 MHz. A maximum of 27,600 conversions per second are possible at 20 MHz including setting up the conversion, sampling, converting and saving the results.

In Ratiometric conversions, the conversion value is a ratio of the V_{REF} source to the analog input. As V_{REF} is increased, the input voltage needed to give a certain conversion value changes; but all conversion values keep the same relationship to V_{REF}. That is, one half of V_{REF} always results in the value 080h regardless of the value of V_{REF} (assuming that V_{REF} is in the range of 2.5 to 5.5 volts above V_{SS3}).

Figure 11-2 shows an example of Ratiometric conversion. In this example, the digital result of the conversion indicates the position of the potentiometer wiper even if the battery loses voltage over time. The A/D conversion always gives the ratio of the resistor values on either side of the wiper even if V_{REF} drops from 5.0 to 2.5 volts.




Figure 11-2. Ratiometric Conversion Example

11.2.4 A/D Interrupts

The A/D module sets the AD INT FLAG bit (ADSTAT.1) at the end of the conversion process. If both the AD INT FLAG and the AD INT ENA bit (ADSTAT.0) are set, then the module generates an interrupt request. This interrupt request may be asserted on either the high priority level 1 or the lower priority level 2 depending on the AD PRIORITY bit (ADPRI.6).

The program must clear the AD INT FLAG or else the same interrupt will cause the CPU to enter the interrupt routine again. If the AD INT ENA bit is cleared without clearing the flag, the interrupt is reasserted when the AD INT ENA bit is again set.

11.2.5 A/D Programming Considerations

The programmer should follow these steps to obtain data from the A/D converter.

- 1) Write to the ADCTL register to:
 - Select the Analog channel (ADCTL.2-0).
 - Select the V_{REF} source (ADCTL.5-3).
 - Set the SAMPLE START bit to 1 (ADCTL.6).
- 2) Wait for the sample time to elapse.
- Set the CONVERT START bit (ADCTL.7); leave the SAMPLE START bit (ADCTL.6) set.
- 4) Wait for either the interrupt flag to be set or the A/D interrupt to occur.
- 5) Read the conversion data register (ADDATA).
- 6) Clear the interrupt flag bit (ADSTAT.1).

To begin sampling, set the SAMPLE START bit. The program should wait 1 μ s for each kilohm of source output impedance or a minimum of 1 μ s for low impedance sources. When the sample time completes, set both the SAMPLE START and CONVERT START bits.

Eighteen cycles after the program sets the CONVERT START bit, the A/D module clears both the SAMPLE START and CONVERT START bits to signify the end of the internal sampling phase. After these bits are cleared, the program can change the input channel without affecting the conversion process. The voltage reference source V_{REF} should remain constant throughout the conversion.

To stop a conversion in progress set the SAMPLE START bit to 1 anytime after the A/D clears this bit. The entire conversion process requires 164 system clock cycles after the program sets the CONVERT START bit.

11.3 A/D Example Program

This example program samples and converts data from all 8 channels and stores the digital results into a table beginning at ATABLE. The routine stops interrupting the main program after it finishes all eight channels. If the main program wants more recent data it needs only to execute the code at RESTART and the A/D routine will again sample and convert all eight channels of data. The A/D interrupt enable bit is cleared by the A/D interrupt routine as a signal to the main program that all eight channels have been processed. The address of the label ATOD must be placed into the interrupt vector table located at 7FECh and 7FEDh.

ADCTL ADSTAT ADDATA ADENA	. EQU . EQU . EQU . EQU . REG . REG	P070 P071 P072 P07E ADCHANL ATABLE,8	<pre>;A/D control register ;A/D status register ;A/D conversion results ;A/D input enable ;keeps current channel number ;8 byte table that stores ; channel data, 1sb first</pre>
; INIT	MOV CALL	#0,ADENA RESTART	;all channels to A/D inputs ; (reset condition) ;start the interrupts now
; ; ;	MAIN P	ROGRAM GOES HEI	RE
;	CALL	RESTART	;start taking more data
;;	MORE M	AIN PROGRAM	
; ; RESTART	SUBROU CLR MOV MOV MOV RTS	TINE SECTION ADCHANL #001h,ADSTAT #040h,ADCTL #0C0h,ADCTL	;initialize channel ;enable interrupts, clear ; any flag ;start sampling (approx. 2 µs ; delay) ;start converting now; enter ; main program
; ; ATOD		UPT ROUTINE FOR	R ANALOG TO DIGITAL CONVERTER ;save registers
	PUSH MOV MOV MOV INC BTJZ CLR MOV JMP	B ADCHANL,B ADDATA,A A,ATABLE(B) B #8,B,GOCNVRT ADCHANL #0,ADSTAT EXITA2D	<pre>;get channel number ;get A/D conversion value ;store in a table according to ; channel number ;point to next channel ;stop when all channels sampled ; (bit3 =1) ;reset the A/D channel ;turn off interrupt and ; clear flag ;all 8 channels taken, enable ; set to 0 now</pre>


GOCNVRT	MOV MOV	B,ADCHANL #01h,ADSTAT	<pre>;store current A/D channel ;clear interrupt flag to prevent ; more interrupts</pre>
	OR MOV OR	#040h,B B,ADCTL #080h,ADCTL	;set up sample bit in value ;start sampling channel data ;start converting data
; EXITA2D	POP POP RTI	B A	;Restore data

¢.

11.4 A/D Control Registers

The A/D module control registers occupy peripheral file frame 7, as shown in Table 11-2. The bits shown in shaded boxes in Table 11-2 are Privilege Mode bits, that is, they can only be written to in the Privilege Mode.

Table 11-2. Peripheral File Frame 7: A-to-D Converter Control Registers



11.4.1 Analog Control Register (ADCTL)

The ADCTL register controls the input selection, reference voltage selection, sample start and conversion start.

Analog Control Register, (ADCTL) [Memory Address - 1070h]

Bit # -	7	6	5	4	3	2	1	0
P070	CONVERT START			REF VOLT SELECT1	REF VOLT SELECTO	AD INPUT SELECT2	AD INPUT SELECT1	AD INPUT SELECT0
	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0

R=Read, W=Write, -n= Value after RESET

Bits 0-2 - AD INPUT SELECTO-2. Analog Input Channel Select Bits 0-2. These bits select the channel used for conversion. Channels should be changed only after the A/D has cleared the SAMPLE START and CONVERT START bits. Changing the channel while either SAMPLE START or CONVERT START is 1 invalidates the conversion in progress.

AD INPUT SELECT2	AD INPUT SELECT1	AD INPUT SELECT0	CHANNEL
0	0	0	AN0
0	0	1	AN1
0	1	0	AN2
0	1	1	AN3
1	0	0	AN4
1	0	1	AN5
1	1	0	AN6
1	1 .	1	AN7



Bits 3-5 - **REF VOLT SELECTO-2**. Reference Voltage (+V_{REF}) Select Bits 0-2. These bits select the channel the A/D uses for the positive voltage reference. REF VOLT SELECT bits must not change during the entire conversion.

REF VOLT SELECT2	REF VOLT SELECT1	REF VOLT SELECTO	+V _{REF} SOURCE
0	0	0	V _{CC3} †
0	0	1	AN1
0	1	0	AN2
0	1 、	1	AN3
1	0	0	AN4
1	0	1	AN5
1	1	0	AN6
1	1	1	AN7

[†]Pin AN0 can not be selected as positive voltage reference.

Bit 6 -

SAMPLE START. Sample Start.

Setting this bit stops any ongoing conversion and starts sampling the selected input channel to begin a new conversion. This bit is cleared by the A/D module 18 system-clock cycles after the program sets the CONVERT START bit. Entering Halt or Standby mode clears this bit and aborts any sampling in progress.

Bit 7 -**CONVERT START.** Conversion Start.

Setting this bit starts the conversion. This bit is cleared by the A/D 18 system clock cycles after the program sets the CONVERT START bit. Entering Halt or Standby mode clears this bit and aborts any conversion in progress.

11.4.2 Analog Status and Interrupt Register, (ADSTAT)

The ADSTAT register indicates the converter and interrupt status.

Analog Status and Interrupt Register, (ADSTAT) [Memory Address - 1071h]

Bit # -	7	6	5	4	3	2	1	0
P071						AD READY	AD INT FLAG	AD INT ENA
						R-1	RC-0	RW-0

R=Read, W=Write, C=Clear only, -n= Value after RESET

- Bit 0 AD INT ENA. A/D Interrupt Enable. This bit controls the A/D module's ability to generate an interrupt.
 - 0 = Disables A/D interrupt.
 - 1 = Enables A/D interrupt.
- Bit 1 AD INT FLAG. A/D Interrupt Flag. The A/D module sets this bit at the end of an A/D conversion. If this bit is set while the AD INT ENA bit is set, an interrupt request is generated. Clearing this flag clears pending A/D interrupt requests. This bit is cleared by the system RESET or by entering Halt or Standby mode. Software cannot set this bit.


Bit 2 - AD READY. A/D Converter Ready. The A/D module sets this bit whenever a conversion is not in progress and the A/D is ready for a new conversion to start. Writing to this bit has no effect on its state.

- 0 =Conversion in process.
- 1 = Converter ready.

Bits 3-7 - Reserved. Read data is indeterminate.

11.4.3 Analog Conversion Data Register (ADDATA)

The ADDATA register contains the digital result of the last A/D conversion.



Analog Conversion Data Register (ADDATA) [Memory Address - 1072h]

The analog-to-digital conversion data is loaded into this register at the end of a conversion and remains until replaced by another conversion.

11.4.4 Analog Port E Data Input Register (ADIN)

The ADIN register contains digital input data when one or more of the ANO through AN7 pins are used as digital ports.

			-	-		-		
Bit # -	7	6	5	4	3	2	1	0
P07D	PORT E DATA AN 7	PORT E DATA AN 6	PORT E DATA AN 5	PORT E DATA AN 4	PORT E DATA AN 3	PORT E DATA AN 2	PORT E DATA AN 1	PORT E DATA AN 0
	R-0							

Analog Port E Data Input Register (ADIN) [Memory Address - 107Dh]

R=Read, -n= Value after RESET

The ADIN register shows the data present at the pins configured for general purpose input instead of A/D channels. A bit is configured as a general purpose input if the corresponding bit of the port enable register is a 1. Pins configured as A/D channels are read as 0s. Writing to this address has no effect.

11.4.5 Analog Port E Input Enable Register (ADENA)

The ADENA register controls the function of the AN0 through AN7 pins.

	Analog Port E Input Enable Register (ADENA) [Memory Address - 107Eh]							
Bit # -	7	6	5	4	3	2	1	0
P07E	PORT E INPUT ENA 7	PORT E INPUT ENA 6	PORT E INPUT ENA 5	PORT E INPUT ENA 4	PORT E INPUT ENA 3	PORT E INPUT ENA 2	PORT E INPUT ENA 1	PORT E INPUT ENA 0
	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0

R=Read, W=Write, -n= Value after RESET

The ADENA register individually configures the eight pins ANO-AN7 as either analog input channels or as general purpose input pins.

- 0 = The pin becomes an analog input channel for the A/D converter. When the bit is 0, the corresponding bit in the ADIN register reads as a '0'.
- 1 = Enables the pin as a general purpose input pin and its digital value can be read from the corresponding bit in the Port E Data Input Register.

11.4.6 Analog Interrupt Priority Register (ADPRI)

The ADPRI register selects the interrupt priority level of the A/D interrupt.

Analog Interrupt Priority Register (ADPRI) [Memory Address - 107Fh] Bit # -7 6 5 4 3 2 1 0 P07F AD AD AD ------------STEST PRIORITY ESPEN RP-0 RP-0 RP-0

R=Read, P=Privileged Write, -n= Value after RESET

Bits 0-4 - Reserved. Read data is indeterminate.


Bit 5 - AD ESPEN. Emulator Suspend Enable. Normally, this bit has no effect. However, when using the XDS emulator to debug a program, this bit determines what happens to the A/D when the program is suspended by an action such as a hardware or software breakpoint.

- 0 = When the emulator is suspended, the A/D continues to work until the current conversion is complete.
- 1 = When the emulator is suspended, the A/D is frozen so that its state can be examined at the point that the emulator was suspended. The conversion data is indeterminate upon restart.

Bit 6 - AD PRIORITY. A/D Interrupt Priority Select. This bit selects the priority level of the A/D interrupt.

0 = A/D interrupt is a higher priority (level 1) request.

- 1 = A/D interrupt is a lower priority (level 2) request.
- Bit 7 AD STEST. This bit must be cleared (0) to ensure proper operation.



. • ,

12. Assembly Language Instruction Set

An assembly language instruction set is a symbolic language that presents binary machine code in a more readable form. The TMS370 family is supported by a 73-function instruction set using a wide variety of addressing modes.

This section includes the following topics:

Section

Section	Page
12.1 Instruction Operation	12-2
12.2 Addressing Modes	12-3
12.2.1 General Addressing Modes	12-4
12.2.2 Extended Addressing Modes	12-10
12.2.3 Additional Addressing Modes	12-17
12.3 Instruction Set Overview	
12.4 Instruction Set Descriptions	12-29

12.1 Instruction Operation

The assembly language instruction set provides a convenient method of programming the CPU. Each TMS370 assembly language instruction converts directly to one machine operation and consists of a function mnemonic followed by zero to three operands. The mnemonic specifies the type of CP operation while the operands indicate where the CPU can find or store data during an instruction execution. The type and combination of operands determine the actual opcode(s) for an instruction. The MOV instruction, for example, has 27 different options, each with it's own opcode.

The typical syntax for TMS370 instructions consists of the function mnemonic followed by up to three operands. A typical two-operand instruction is shown below:

MNEMONIC	SOURCE	DESTINATION
ADD	<u>#9,</u>	R3

The example above can be read as: add the value "9" to the contents of register number 3 and place the result back into register number 3. The destination, therefore, also serves as a second source in addition to being the final address of the result. This means that registers can be directly manipulated without having to use intermediate registers. It should be noted that this instruction form differs from the "mnemonic- destination-source" arrangement used by some microprocessors.

The following example shows how the instruction above might appear in a complete program line.

LABEL	INST.	OPERANDS	COMMENT
XXXXX	ADD	R9,R3	;comment

There should be at least one space between each entry type. The LABEL and COMMENT entries are optional, and depending on which type of instruction is used, the OPERANDS column may be blank as well.

The 73 instructions are supported by 245 opcodes providing flexible control of CPU program flow. Some instructions such as CLRC and TEST A share the same opcode to aid the user in comprehending all of the functions of an opcode. There are instructions that use 16-bit opcodes, depending on the type of instruction and/or the addressing mode used. Several bit manipulation instructions are constructed by the assembler out of other instructions in order to simplify writing and enhance the readability of the program.

12.2 Addressing Modes

Each TMS370 assembly language instruction includes form zero to three operands. Each operand has an addressing mode. The addressing mode specifies how the CPU calculates the address of the data needed by the instruction. The power of the TMS370 is enhanced by the large number of addressing modes available. The table below shows the 14 addressing modes with a sample instruction and it's execution.

Table 12-1 describes the addressing modes of the instruction set.

ADDRESSING MODE	EXAMPLE	EXECUTION
GENERAL:		
Implied Register Peripheral Immediate PC Relative Stack Pointer Relative	LDSP MOV R5,R4 MOV P025,A ADD #123,R3 JMP offset MOV 2(SP),A	(B) → (SP) (0005) → (0004) (1025) → A 123 + (03) → (03) PCN + offset → (PC) (2 + (SP)) → (A)
EXTENDED:		
Absolute Direct Absolute Indexed Absolute Indirect Absolute Offset Indirect Relative Direct Relative Indexed Relative Indirect Relative Offset Indirect	MOV A,1234 MOV 1234(B),A MOV @R4,A MOV 12(R4),A JMPL 1234 JMPL 1234(B) JMPL 1234(B) JMPL @R4 JMPL 12(R4)	$(A) \rightarrow (1234)$ $(1234 + (B)) \rightarrow (A)$ $((R3:R4)) \rightarrow (A)$ $(12 + (R3:R4)) \rightarrow (A)$ $PCN + 1234 \rightarrow (PC)$ $PCN + 1234 + (B) \rightarrow (PC)$ $PCN + (R3:R4) \rightarrow (PC)$ $PCN + 12 + (R3:R4) \rightarrow (PC)$

Table 12-1. Addressing Modes

NOTE: PCN = 16-bit address of next instruction.

(x) = Contents of memory at address x.

((x)) = Contents of memory location designated by contents at address x.

As indicated in the table, there are 14 addressing modes divided into two classes: General, which uses an 8-bit addressing range, and Extended, which uses a 16-bit addressing range. A number of instructions use more than one addressing mode and several, such as the MOV instruction, are very versatile.

12.2.1 General Addressing Modes

Instructions using the General Addressing modes have an eight bit range of operation, and therefore deal with the register file, peripheral file, or a nearby destination. The General Addressing modes are Implied, Register, Peripheral, Immediate, Program Counter Relative, and Stack Pointer Relative. Most of these modes can use any register as a source and/or destination, preventing the bottleneck found on other microprocessors that use only one or two registers.

12.2.1.1 Implied Addressing Mode

In the Implied addressing mode, the instruction type alone determines where the data is to be found. The user does not have to specify the operands since they are inherently specified in the instruction. For example, the LDSP (Load Stack Pointer) instruction always copies the contents of the B register to the stack pointer register. Neither the source nor destination is explicitly stated because they are implied in the instruction itself. The instructions using the Implied addressing mode are the CLRC, LDSP, RTS, RTI, SETC, STSP,EINT, EINTH, and EINTL instructions. Figure 12-1 shows an example of the Implied addressing mode.




Figure 12-1. Implied Operand Addressing Mode

12.2.1.2 Register Addressing Mode

The Register file of the TMS370 consists of the the first 256 bytes of memory. In the Register addressing mode, instructions use a one byte value to specify an address (location) in the Register file. Any location in the Register file can be accessed in one memory cycle by instructions using this mode. (Extended addressing modes take two cycles to access the Register file). In Register file addressing, the operand is stated by Rn, where n is the 8-bit address number. The address number may be a decimal (0-255) or hexadecimal (0-0FF) number. Hexadecimal numbers require a leading zero, but no suffix. Registers R0 and R1 of the register file are also known as registers A and B and are referenced as such by most instructions to reduce the size of the program. For example, the instruction MOV A, B uses one byte of code, while the MOV R3,R4 uses three bytes of code. Any register can be instruction specified by a symbol that has been equated to that register. This is illustrated in the following example:

MOV R16,R011	;move contents of 0010h to 0011h
CAT .EQU R16	;Equate register 16 to symbol CAT
DOG .EQU R17	;Equate register 17 to symbol DOG
MOV CAT, DOG	;move contents of 0010h to 1020h

Note that the entry ".EQU" is an assembler directive, not an assembly language instruction. For more information on assembler directives, refer to the TMS370 Family Assembly Language Tools User's Guide. Figure 12-2 shows an example of the Register Addressing Mode.

$$\begin{bmatrix} \text{INC R23} \\ [(R_n) + 1 - (R_n)] \end{bmatrix}$$



NOTE: NUMBERS IN PARENTHESIS REPRESENT ORDER OF EXECUTION

Figure 12-2. Register Addressing Mode

12.

12.2.1.3 Peripheral Addressing Mode

The Peripheral file of the TMS370 is allocated 256 bytes of memory. The Peripheral addressing mode is used for program control of the peripheral on-chip modules such as timers, interrupts, and I/O ports. A small amount of external memory can also be addressed as Peripheral file space from the TMS370Cx50. Each Peripheral file register is accessed by an 8-bit operand designated as Pn, with n being either a decimal (0-255) or hexidecimal (00-FF) number. Hexidecimal numbers require a leading zero but no suffix. The CPU assumes the most significant byte of a peripheral address to be 010h. As described in Register file addressing, the Pn designation may be substituted with a symbol using the equate (.EQU) assembler directive as shown in the example below.

MOV R16,P020	move contents of 0010h to 1020h;
CAT .EQU R16	;Equate register 16 to symbol CAT
DOG .EQU P32	;Equate peripheral file 32 to symbol DOG
MOV CAT, DOG	;move contents of 0010h to 1020h

The use of designated symbols is optional, of course, but is particularly suited for the register and peripheral addressing modes. Figure 12-3 shows an example of Peripheral-File addressing.





Figure 12-3. Peripheral Addressing Mode

12.2.1.4 Immediate Addressing Mode

The Immediate Addressing mode uses a constant value as the operand immediately following the function mnemonic. This mode allows non-changing data to be incorporated into the instruction. The constant may be in the form of a decimal, hexadeciaml, or symbolic label, but it is always preceded by the number sign (#). Hexadecimal numbers require both a leading numeric digit and the "h" suffix. Some examples of Immediate addressing are as follows:

MOV #0Fh,A MOV #(3*54),R022	;Store the value 15 in register A ;Store the value 162 at location 022h
CNT .EQU 12	;Equate 12 to sym, bol CNT
ADD #CÑT,R34	;Add the value 12 to register 34, place
	result in register 34.

Figure 12-4 illustrates an instruction using the immediate addressing mode.



NOTE: NUMBERS IN PARENTHESIS REPRESENT ORDER OF EXECUTION

Figure 12-4. Immediate Addressing Mode

12.2.1.5 Program Counter Relative Addressing Mode

The Program Counter Relative addressing mode adds an 8-bit signed offset to the address of the next instruction to produce the address of the successive instruction. The new address is placed in the program counter register. The range of the 8-bit offset is within 128 bytes before or 127 bytes after the instruction following the jump. When labels are used, the signed offset is automatically calculated by the assembler. The PCN is the location (address) of the next instruction. Figure 12-5 illustrates object code generated by a Jump instruction using the Program Counter Relative addressing mode.




Figure 12-5. Program Counter Relative Addressing Mode

12.2.1.6 Stack Pointer Relative Addressing Mode

The Stack Pointer Relative addressing mode adds an 8-bit signed constant to the existing 8-bit contents of the Stack Pointer Register. The result is truncated to an 8-bit address of the data. The second operand in the Stack Pointer Relative mode is always register A. This addressing mode is useful in accessing arguments that are passed to a subroutine on the stack. The programmer must insure that the resulting address location is within the implemented register file, because overflows or underflows will execute without warning. Only the CMP and MOV instructions use this mode. An example of Stack Relative addressing is as follows: MOV - 2(SP), A. In this case, the value of -2 plus the stack pointer equals the address of the data to be moved to register A. Figure 12-6 illustrates this instruction operation.




Figure 12-6. Stack Pointer Relative Addressing Mode

12.2.2 Extended Addressing Modes

The Extended Addressing modes provide sophisticated addressing capabilities of arrays, tables, and routine addresses. These modes allow the program to access data from anywhere in the memory. Extended Addressing modes consist of four main types: Direct, Indirect, Indexed, and Offset Indirect. Each of these four types can be subdivided into Absolute and Relative modes for a total of eight Extended addressing modes.

Extended Absolute addressing modes always use register A or the PC as one of the operands in generating a 16-bit address. The Extended Absolute addressing modes are used only by the Branch (BR), CALL, Compare (CMP), and Move (MOV) instructions. The BR and CALL instructions use these modes exclusively.

The Extended Relative addressing modes are similar to the Extended Absolute addressing modes but include the additional step of combining the operand with the program counter (PCN) value before placing the 16-bit address into the program counter. These modes are similar to the Program Counter Relative mode. A 16-bit signed offset is used to calculate the successive instruction address. The successive instruction address is calculated at execution time using the signed 16-bit offset according to the instruction's addressing mode.

The Extended Relative Addressing modes are useful in relocatable code since operation is based on the differences in address position instead of the addresses themselves. This makes the Extended Relative addressing modes well suited for high level languages that often use position independent code. Extended Relative addressing is used by the CALLR and JMPL instructions.

12.2.2.1 Direct Addressing Modes

Direct Addressing mode instructions use an address as the operand. The 16bit address is written either as a constant value or a label, and immediately follows the opcode in the source code. The Absolute Direct addressing mode acts upon the address itself for operation as shown in Figure 12-7 below.





Figure 12-7. Absolute Direct Addressing Mode


The Relative Direct addressing mode (Figure 12-8) adds the address of the next instruction to the 16-bit operand to produce the address of the successive instruction. If a label is used in the instruction, the assembler automatically calculates the offset to use as the operand.





12.2.2.2 Indexed Addressing Modes

The Absolute Indexed Addressing mode generates a 16-bit address by adding the unsigned contents of the B Register to a 16-bit unsigned constant. The assembly language statement for the Indexed Addressing modes contain the direct memory address written as a 16-bit value or a label, followed by a B in parentheses: MOV 1234(B), or MOV LABEL(B). The MOV and CMP instructions can use Absolute Indexed addressing to easily step through a small table or pick out a particular array value. The instructions CALL and BR can use this mode to execute code based on a decision table and the value in register B. Figure 12-9 illustrates how the object code produced by an instruction using this mode generates a 16-bit effective address.




MOV 2233h (B), A [(label + (B)) → (A)]

NOTE: NUMBERS IN PARENTHESIS REPRESENT ORDER OF EXECUTION

Figure 12-9. Absolute Indexed Addressing Mode

The Relative Indexed addressing mode includes the operation described above with the additional following step. The address of the next instruction is added to the sum of register B and the signed 16-bit constant offset, before producing the address of the successive instruction as shown in Figure 12-10.





NOTE: NUMBERS IN PARENTHESIS REPRESENT ORDER OF EXECUTION

Figure 12-10. Relative Indexed Addressing Mode

12.2.2.3 Indirect Addressing Modes

Instructions using the Indirect addressing modes use the contents of a register pair as the 16-bit address of the data. The indirect Register File address is written as a register number (Rn) preceded by the commercial "at" (@) symbol. The LSB of the address is contained in Rn, and the MSB of the address is contained in the previous register (Rn-1). The TMS370 can use any register pair as an indirect register. Figure 12-11 shows how the Absolute Indirect addressing mode uses the register pair itself in the caculation.







The Relative Indirect addressing mode (Figure 12-12) adds the address of the next instruction to the register pair contents before obtaining the destination address.





Figure 12-12. Relative Indirect Addressing Mode

12-14

12.2.2.4 Offset Indirect Addressing Modes


The Offset Indirect addressing modes are similar to the Indirect addressing modes previously described. The Absolute Offset Indirect Addressing mode generates a 16-bit address by adding an 8-bit signed offset to an address taken from a register pair. Offset Indirect addressing is useful in stepping through tables or finding a particular value in a table by using two values to generate the address. Figure 12-13 illustrates how the object code produced by an instruction using the Offset Indirect Addressing mode generates 16-bit effective address.



NOTE: NUMBERS IN PARENTHESIS REPRESENT ORDER OF EXECUTION



The Relative Offset Indirect addressing mode adds the address of the next instruction with the sum of the 8-bit signed offset and the register pair before obtaining the destination address.



NOTE: NUMBERS IN PARENTHESIS REPRESENT ORDER OF EXECUTION

Figure 12-14. Relative Offset Indirect Addressing Mode

12.2.3 Additional Addressing Modes

There are some cases where the operation of an instruction does not fit into any of the previously described addressing modes. The individual instruction description can be referenced for a list of that instruction's operations.

12.3 Instruction Set Overview

The following tables provide a listing of the instruction set symbols, a listing of the instruction set itself including pertinent characteristics, and an opcode/instruction map.

SYMBOL	DEFINITION	SYMBOL	DEFINITION
A	Register A or R0 in Register File	В	Register B or R1 in Register File
Rn	Register n of Register File	Pn	Register n of Peripheral File ($0 \le n \le 255$)
S	Source operand	d/D	Destination operand (8-bit/16-bit)
Rs	Source register in Register File	Ps	Source register in Peripheral File $(0 \le s \le 255)$
Rd	Destination register in Register File	Pd	Destination register in Peripheral File $(0 \le d \le 255)$
Rps	Source register pair	Rpd	Destination register pair
iop8	8-bit Immediate operand	iop16	16-bit Immediate operand
off8	8-bit Signed Offset	off16	16-bit Signed Offset
Rp	Register pair	label	16-bit label
ST	Status Register	SP	Stack Pointer
PC	Program Counter	PCN	16-bit address of next instruction
#	Immediate operand	@	Indirect addressing operand
MSB	Most significant byte	LSB	Least significant byte
MSb	Most significant bit	LSb	Least significant bit
cnd	Condition	()	Contents of
→	Is assigned to	←	Becomes equal to
[]	Indicates an optional entry. The brackets themselves are not entered.	< >	Indicates an entry that must be typed in. For example, <label> indicates that a label must be entered. The brackets themselves are not entered.</label>
С	Carry flag	N	Sign flag
V	Overflow/borrow flag	Z	Zero flag
XADDR	16-bit address	name	symbol defined for a bit
Rname	symbol defined register bit	Pname	symbol defined peripheral bit

Table 12-2. TMS370 Symbol Definitions

Table 12-3 lists all instruction formats, opcodes, byte lengths, cycles/instruction, operand types, status bits affected, and an operational description.

Table 12-3. TMS370 Family Instruction Overview

۸	INEMONIC	OPCODE	BYTES	CYCLES ^t C	c	STA N	TUS Z	° v	OPERATION DESCRIPTION
ADC	B,A Rs,A Rs,B Rs,Rd #iop8,A #iop8,B #iop8,Rd	69 19 39 49 29 59 79	1 2 2 3 2 2 3 3	8 7 9 6 8	x	х	x	x	(s) + (d) + (C) → (d) Add the source, destination, and carry bit together. Store at the destination address.
ADD	B,A Rs,A Rs,B Rs,Rd #iop8,A #iop8,B #iop8,Rd	68 18 38 48 28 58 78	1223223	8 7 9 6 8 8	x	x	x	x	(s) + (d) → (d) Add the source and destination operands at the destination address.
AND	A, Pd B, A B, Pd Rs, A Rs, B Rs, Rd #iop8, A #iop8, Rd #iop8, Rd	83 63 93 13 33 43 23 53 73 A3	2122232233	9 8 9 7 7 9 6 8 8 10	0	x	x	0	(s) AND (d) → (d) AND the source and destination operands together and store at the destination address.
BR	label @Rp label(B) off8(Rp)	8C 9C AC F4 EC	3 2 3 4	9 8 11 16	-	-	-	-	XADDR \rightarrow (PC) Branch to the destination address.
(1) BTJO	A, Pd, off8 B, A, off8 B, Pd, off8 Rs, B, off8 Rs, B, off8 Rs, Rd, off8 #iop8, A, off8 #iop8, B, off8 #iop8, Rd, off8 #iop8, Rd, off8 #iop8, Rd, off8	86 96 16 36 46 26 56 76 A6	3 2 3 3 3 4 3 3 4 4	10 10 9 9 11 8 8 10 11	0	x	x	0	If (s) AND (d) \neq 0, then PCN + offset \rightarrow (PC) If the AND of the source and destination operands \neq 0 (corresponding 1 bits) The PC will add the offset, and the jump will be taken.
(1) BTJZ	A, Pd, off8 B, A, off8 B, Pd, off8 Rs, A, off8 Rs, Rd, off8 #iop8, A, off8 #iop8, A, off8 #iop8, Rd, off8 #iop8, Rd, off8 #iop8, Rd, off8	87 67 97 17 37 47 27 57 57 77 A7	3 2 3 3 3 4 3 3 4 4 4	10 10 9 9 11 8 8 10 11	0	x	×	0	If (s) AND (not d) $\neq 0$ then (PCN) + offset \rightarrow (PC) destination operands $\neq 0$ (jump if corresponding 1 and 0 bits). The PC will add the offset and the jump will be taken.

Note: 1.Add two to cycle count if jump is taken.

Legend: 0 St

1

Status Bit always cleared. Status Bit always set. Status Bit cleared or set on results. Status Bit not affected. х

-

MN	MONIC	OPCODE	BYTES	CYCLES ^t C	c	STA N	TUS Z	v	OPERATION DESCRIPTION
CALL	label @Rp label(B) off8(Rp)	8E 9E AE F4 EE	3 2 3 4	13 12 15 20	-	-	-	-	Push PC MSB, PC LSB, XADDR → (SP)
CALLR	label @Rp label(B) off8(Rp)	8F 9F AF F4 EF	3 2 3 4	15 14 17 22	-	-	-	•	Call Relative Push PC MSB, PC LSB, PCN + (XADDR) → (PC)
CLR	A B Rd	B5 C5 D5	1 1 2	8 8 6	0	0	1	0	$0 \rightarrow (d)$ Clear the destination operand.
CLRC		B0	1	9	0	x	x	0	$0 \rightarrow (C)$ Clears the carry bit.
СМР	label,A @Rp,A label(B),A off8(Rp),A off8(SP),A B,A Rs,A Rs,B Rs,Rd #iop8,A #iop8,B #iop,Rd	8D 9D AD F4 ED F3 6D 1D 3D 4D 2D 5D 7D	323421223223	11 10 13 18 8 7 7 9 6 8 8	×	x	×	×	Compare; (d) - (s) computed. Set flags on the result of the source operand subtracted from the destination operand. Operands are not affected by operation.
СМРВІТ	Rname Pname	75 A5	3 3	8 10	0	x	x	0	Complement Bit; invert the bit
COMPL	A B Rd	BB CB DB	1 1 2	8 8 10	x	x	x	0	Two's complement; 00h - (s) → (d)
DAC	B,A Rs,A Rs,B Rs,Rd #iop8,A #iop8,B #iop8,Rd	6E 1E 3E 4E 2E 5E 7E	1 2 2 3 2 2 3 3	10 9 9 11 8 8 10	x	x	x	x	(s) + (d) + (C) → (d) (BCD) The source, destination, and the carry bit are added, and the BCD sum is stored at the destination address.
DEC	A B Rd	B2 C2 D2	1 1 2	8 8 6	x	x	x	x	(d) - 1 → (d) Decrement destination operand by 1.
DINT		F0 00	2	6	0	0	Q	0	$0 \rightarrow (ST)$ (global interrupt enable bits) $0 \rightarrow IE1, 0 \rightarrow IE2.$

Note: Add two to cycle count if jump is taken.

- Legend: 0 Status Bit always cleared. 1 Status Bit always set.
- Status Bit cleared or set on results. Status Bit not affected. х
- -

M	INEMONIC	OPCODE	BYTES	CYCLES ^t C			TUS		OPERATION DESCRIPTION
DIV	Rs,A	F4 F8	3	47-63 14			x 1		A:B/Rs → A(= quo),B(= REM) Integer divide, 16 by 8 bit. Detected overflow
(1) DJNZ	A,off8 B,off8 Rd,off8	BA CA DA	2 2 3	10 10 8	-	-	-	-	(d) - 1 → (d); If (d) \neq 0, then PCN + offset → (PC) Decrement and jump if not 0.
DSB	B,A Rs,A Rs,B Rs,Rd #iop8,A #iop8,B #iop8,Rd	6F 1F 3F 4F 2F 5F 7F	1 2 2 3 2 2 3 3	10 9 11 8 8 10	x	x	x	x	(d) - (s) - 1 + (C) \rightarrow (d) (BCD) The source operand is subtracted from the destination; this sum is then reduced by 1 and the carry bit is then added to it. The result is stored as a BCD number.
EINT	<u></u>	F0 0C	2	6	0	0	0	0	0Ch → (ST)(global interrupt enable bit) 1 → IE1, 1 → IE2.
EINTH		F0 04	2	6	0	0	0	0	04h → (ST)(high priority global interrupt enable bit). 1 → IE1, 0 → IE2
EINTL		F0 08	2	6	0	0	0	0	08h → (ST)(low priority global interrupt enable bit) 0 → IE1, 1 → IE2
IDLE	· ·	F6	1	6	-	-	-	-	(PC) → (PC) until interrupt (PC) + 1 → (PC) after return from interrupt Stops μ C execution until an interrupt.
INC	A B Rd	B3 C3 D3	1 1 2	8 8 6	x	х	x	x	(d) + 1 → (d) Increase the destination operand by 1.
INCW	#off8,Rp	70	3	11	x	x	x	x	(Rp) + offset → (Rp) Add 8-bit signed offset to register pair.
INV	A B Rd	B4 C4 D4	1 1 2	8 8 6	0	x	x	0	NOT(d) \rightarrow (d) 1's complement the destination operand.
(1) ЈВІТО	Rd,off8 Pd,off8	77 A7	4 4	10 11	0	x	x	0	Jump If Bit = 0
(1) JBIT1	Rd,off8 Pd,off8	76 A6	4 4	10 11	0	x	x	0	Jump If Bit = 1
JMP	off8	00	2	7	-	-	-	-	PCN + off8 → (PC) Jump unconditionally using an 8-bit offset.

Note: 1. Add two to cycle count if jump is taken.

Legend:

- Ō
- 1
- Status Bit always cleared. Status Bit always set. Status Bit cleared or set on results. х
- Status Bit not affected. -

MNEMONIC	DPCODE	BYTES	CYCLES ^t C	STATUS CNZV	OPERATION DESCRIPTION
JMPL label @Rp label(B) off8(Rp)	89 99 A9 F4 E9	3 2 3 4	9 8 11 16		PCN + D → (PC) Jump unconditionally using a 16-bit offset
(1) Jcnd JEQ JG JGE JHS JL JLE JLO JNC JNC JNC JNC JNC JNC JNZ JPZ JV JZ	03 02 0E 0D 0B 09 0A 0F 01 07 06 0C 06 04 05 08 02	222222222222222222222222222222222222222	ច ជ ជ ជ ជ ជ ជ ជ ជ ជ ជ ជ ជ ជ ជ ជ ជ ជ ជ ជ		- Conditional jump Carry Jump Equal Greater Than, signed Greater Than or Equal, signed Higher or Same, unsigned Less Than or Equal, signed Lower Value, unsigned Negative, signed No Carry Jump Not Equal No Overflow, signed Not Zero Positive, signed Positive, signed Positive, signed Zero
LDSP	FD	1	7		(B) → (SP) Load stack pointer with contents of register B.
LDST #iop8	FO	2	6	x	(d) → (ST) Load ST Register

Note: 1.Add two to cycle count if jump is taken.

- Legend:

 0
 Status Bit always cleared.

 1
 Status Bit always set.

 x
 Status Bit cleared or set on results.

 Status Bit not affected.

Table 12-3.	TMS370	Family	Instruction	Overview	(Continued)
-------------	--------	--------	-------------	----------	-------------

MNEMONIC		OPCODE	CODEBYTES CYCLES			TA N	TUS	v	OPERATION DESCRIPTION		
MOV	A,B A,Rd A,Rd A,label A,label A,label(B) A,off8(Rp) A,off8(SP) Rs,A Rs,B label,A (@Rp,A label(B),A off8(SP).A B,A B,Rd B,Pd Rs,Rd B,Pd Rs,Rd B,Pd Rs,Rd Rs,Pd Ps,A Ps,B Ps,Rd #iop8,Rd #iop8,Rd #iop8,Pd	C0 D0 21 8B 9B AB F4 EB F2 32 8A 9A F4 EB F4 EB F4 EB F4 EB F4 EA F1 62 D1 51 42 71 80 91 A2 22 52 72 F7	222323	9780921677709217787890066800680068000000000000000000000	_		x	_	(s) → (d) Replace the destination operand with the source operand.		
MOVM	V Rps, Rpd #iop16, Rpd #iop16(B), Rpd off8(Rs), Rpd	98 88 A8 F4 E8	3 4 4 5	12 13 15 20	0	x	x	0	(s) → (Rpd) Copy the source register word to the destination register pair.		
MPY	B,A Rs,A Rs,B Rs,Rd #iop8,A #iop8,B #iop8,Rn	6C 1C 3C 4C 2C 5C 7C	1 2 3 2 2 3 3	47 46 46 48 45 45 45 47	0	x	x	0	(s) \times (d) \rightarrow (A:B) Multiply the source and destination oper- ands, store the result in Registers A (MSB) and B (LSB).		
NOP		FF	1	7	-	-	-	-	No operation		
OR	A,Pd B,A B,Pd Rs,A Rs,B Rs,Rd #iop8,A #iop8,Rd #iop8,Rd	84 64 94 14 34 44 24 54 74 A4	2122232233	9897796680 10	0	x	x	0	(s) OR (d) → (d) Logically OR the source and destination operands, and store the results at the desti- nation address.		

Legend: 0 Status Bit always cleared. 1 Status Bit always set. x Status Bit cleared or set on result. - Status Bit not affected.

M	INEMONIC	OPCODE	BYTES	CYCLES ^t C	c	TA' N	TUS Z	, v	OPERATION DESCRIPTION
POP	A B Rd ST	B9 C9 D9 FC	1 1 2 1	9 9 7 8		× ×		0 x	$\begin{array}{ll} ((SP)) & \rightarrow (d) \\ (SP) -1 & \rightarrow (SP) \end{array}$
PUSH	A B Rd ST	88 C8 D8 FB	1 1 2 1	9 9 7 8	0	×	× -	0	$(SP) + 1 \rightarrow (SP)$ $(s) \rightarrow ((SP))$ Copy the operand onto the stack. Copy the Status Register onto the Stack
RL	A B Rd	BE CE DE	1 1 2	8 8 6	x	x	x	0	Bit(n) → Bit(n + 1) Bit(7) → Bit(0) and Carry
RLC	A B Rd	BF CF DF	1 1 2	8 8 6	x	×	x	0	Bit(n) → Bit(n + 1) Carry → Bit(0) Bit(7) → Carry
RR	A B Rd	BC CC DC	1 1 2	8 8 6	x	x	x	0	Bit(n + 1) → Bit(n) Bit(0) → Bit(7) and Carry
RRC	A B Rd	BD CD DD	1 1 2	8 8 6	x	x	x	0	$\begin{array}{ll} \operatorname{Bit}(n+1) \to \operatorname{Bit}(n) \\ \operatorname{Carry} & \to \operatorname{Bit}(7) \\ \operatorname{Bit}(0) & \to \operatorname{Carry} \end{array}$
RTI		FA	1	12	x	х	x	x	Pop PCL, PCH, POP ST Return From Interrupt
RTS		F9	1	9	-	•	-	1	Pop PCL, PCH
SBB	B,A Rs,A Rs,B Rs,Rd #iop8,A #iop8,B #iop8,Rd	6B 1B 3B 4B 2B 5B 7B	1 2 2 3 2 2 3	8 7 9 6 8	x	x	x	×	(d) - (s) - 1 + (C) \rightarrow (d) Subtract with borrow. Destination minus source minus 1 plus carry; stored at the destination address.
SBITO	Rd Pd	73 A3	3 3	8 10	0	x	x	0	Set Bit to 0
SBIT1	Rd Pd	74 A4	3 3	8 10	0	x	x	0	Set Bit to 1
SETC		F8	1	7	1	0	1	0	Axh \rightarrow (ST) Set the carry bit. IE1 and IE2 unchanged.

Note: 1.Add two to cycle count if jump is taken.

Legend: 0 Status Bit always cleared. 1 Status Bit always set. x Status Bit cleared or set on results.

- Status Bit not affected.

N	INEMONIC	OPCODE	BYTES	CYCLES ^t C	c	STA N	TU Z	s v	OPERATION DESCRIPTION
STSP		FE	1	8	-	-	-	-	(SP) → (B) Copy the SP into Register B.
SUB	B,A Rs,A Rs,B Rs,Rd #iop8,A #iop8,B #iop8,Rd	6A 1A 3A 4A 2A 5A 7A	1 2 2 3 2 2 3 3	8 7 9 6 8	x	x	x	x	(d) - (s) \rightarrow (d) Store the destination operand minus the source operand into the destination.
SWAP	A B Rd	B7 C7 D7	1 1 2	11 11 9	0	x	x	0	$s(7-4,3-0) \rightarrow d(3-0,7-4)$ Swap the operand's hi and lo nibbles.
TRAP	n	EF-EO	1	14	-	-	-	-	Vector $n \rightarrow (PC)$, $n = 0 \rightarrow 15$ Trap to Subroutine; Push PCN Trap 0 = EF
TST	A B	B0 C6	1 1	9 10	0	x	х	0	Test; Set flags from register.
ХСНВ	A B Rd	B6 C6 D6	1 1 2	10 10 8	0	x	х	0	(B) ←→ (Rn) Swap the contents of Register B with (Rn).
XOR	A,Pd B,A B,Pd Rs,A Rs,B Rs,Rd #iop8,A #iop8,A #iop8,Rd #iop8,Pd	85 65 95 15 35 45 25 55 75 A5	2 1 2 2 2 2 3 2 2 3 3 3	9 9 7 7 9 6 8 10	0	×	x	0	(s) XOR (d) → (d) Logically exclusive OR the source and destination operands, store at the destination address.

Note: 1.Add two to cycle count if jump is taken.

Legend:0Status Bit always cleared.1Status Bit always set.xStatus Bit cleared or set on results.-Status Bit not affected.

Table 12-4 provides an opcode-to-instruction cross reference of all 73 instructions and 245 opcodes of the TMS370 instruction set. To check the instruction of a known opcode, locate the left (high) digit across the top or bottom of thetable, then find the right (low) digit along the side of the table. The intersection contains the instruction mnemonic, operands, and byte/cycle particular to that opcode. Some opcodes, such as B0, are shared by two instructions, in which case both mnemonics are shown along with the byte/cycles count.

Table 12-4.	TMS370	Family	Opcode/Instruction	Map
-------------	--------	--------	--------------------	-----

2/5 2/8 2/8 3/10 2/7 2/7 1/14 2/7 JZ MOV MOV MOV MOV MOV MOV DEC DEC DEC TRAP MOV 2 RsA #n,A Rs,B Rs,Rd #n,B B,A #n,Rd Ps,Rd A B Rn 13 A,n(SP) 2/5 2/7 2/6 2/7 3/9 2/6 1/8 3/8 3/10 1/8 1/8 2/6 1/14 2/7 JC AND AND <th></th> <th></th> <th></th> <th>1 a</th> <th>bie</th> <th>12-4</th> <th></th> <th>1331</th> <th>U Fa</th> <th>unny</th> <th>Ohee</th> <th>ue/ms</th> <th>Irucu</th> <th>on iv</th> <th>iap</th> <th></th> <th></th>				1 a	bie	12-4		1331	U Fa	unny	Ohee	ue/ms	Irucu	on iv	iap		
0 ra - - - - - TST A A, B A, Rd 15 n 1 2/7 1/14 2/7 2/7 1/14 2/7 1/14 2/7 2/7 2/7 1/14 2/7 1/14 2/7		0	1	2	3	4	5	6	7	8	9	А	в	с	D	E	F
1 ra A,Pd B,Pd Rs,Pd Ps,B B,Rd 14 n(SP),A 2 Z/Z Z/Z </td <th>0</th> <td>ra 2/7</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>#n,Rd</td> <td>Ps,A</td> <td></td> <td></td> <td>TST A</td> <td>A,B</td> <td>A,Rd 2/7</td> <td>15 1/14</td> <td>n 2/6</td>	0	ra 2/7							#n,Rd	Ps,A			TST A	A,B	A,Rd 2/7	15 1/14	n 2/6
2 ra Rs,A m,A Rs,B m,A m,B B,B,R m,B,B,B m,R A B Rn 13 An(S) 3 ra Rs,A m,A Rs,B m,A ND AND	1	ra		A,Pd 2/8			B,Pd		Rs,Pd 3/10		Ps,B				B,Rd 2/7	14	n(SP),A 2/7
3 ra Rs.A #n.A Rs.B B.A #n.Rd A.Pd B.Pd #n.Pd A B Rn 12 n (SP).A 4 1/F O/R I/NV INV INV </td <th>2</th> <td>ra</td> <td>Rs,A</td> <td>#n,A</td> <td>Rs,B</td> <td>Rs,Rd</td> <td>#n,B</td> <td>B,A</td> <td>#n,Rd</td> <td></td> <td></td> <td>Ps,Rd</td> <td>A</td> <td>В</td> <td>Rn</td> <td>13</td> <td>A,n(SP) 2/7</td>	2	ra	Rs,A	#n,A	Rs,B	Rs,Rd	#n,B	B,A	#n,Rd			Ps,Rd	A	В	Rn	13	A,n(SP) 2/7
4 ra Rs.A #n.A Rs.R #n.Rd A.Pd B.Pd #n.Pd A B Rn 11 inst.2 5 2/5 2/7 2/6 1/8 3/8 2/9 2/9 3/10 1/8 1/8 1/8 1/8 1/8 1/8 1/8 1/8 1/14 opcodes 5 ra Rs.A #n.A Rs.B BR.Rd #n.B B.A #n.Rd A.Pd B.Pd #n.Pd A B Rn 10 2/5 2/7 2/6 1/7 9 2/6 1/8 3/8 2/9 2/9 3/10 1/18 1/8 2/6 1/14 2/5 2/7 2/6 1/3 BTJO BTJO BTJO BTJO BTJO BTJO BTJO BTJO 1/14 1/16 1/14 1/16 1/14 1/14 1/14 1/14 1/14 1/14 1/14 1/14 1/14 1/14 1/14 1/	3	ra	Rs.A	#n,A	Rs, B	Rs,Rd	#n,B	B,A 1/8	#n,Rd	A,Pd	B,Pd	#n,Pd	A	В 1/8	Rn 2/6	12	n(SP),A
5 ra Rs.A #n,A Rs.B Rs.R #n,Rd A.g B.Pd #n,Pd A B Rn 10 6 2/5 2/7 2/6 2/7 3/8 2/9 2/9 3/10 1/8 1/8 2/6 1/14 6 ra Rs.A #n.A B.F.d BTJO	4	ra	Rs.A	#n,A	Rs,B	Rs,Rd 3/9	#n,B 2/6	B,A 1/8	#n,Rd 3/8	A,Pd	B,Pd	#n,Pd	Α	В	Rn	11	inst,2
6 ra Rs, A #n, A B, Rd #n, B B, A #n, Rd A, Pd #n, Pd 4/11 1/10 TESTB Rn 9 JNC BTJZ BTJZZ BTZZ BTZZ BT	5	ra	Rs.A	#n,A	Řs,B 2/7	Rs,Rd	#n,B	B,A 1/8	#n,Rd	A,Pd	B,Pd	#n,Pd	A	В	Rn	10	
7 ra Rs.A #n,A Rs,B	6	ra	Rs,A	#n,A	B,Rd	Rs,Rd	#n,B	B,A	#n,Rd	A,Pd	B,Pd	#n,Pd	A	TESTB	Rn 2/8	9	
8 ra Ra, A #n, A Ra, B Ra, Rd #n, Rd #n, Rd #16, Rd Ra, Rd #16, Rd #16, Rd #16, Rd #16, Rd #17 1/9 2/7 1/14 1/17 9 JL ADC ADC ADC ADC ADC ADC ADC JUL 1/9 1/9 2/7 1/14 1/7 9 ra Rs.A #n,A Rs,B Rs,Rd #n,B B,A #n,Rd JUL JUL ADC JUL JUL JUL SUB SUB SUB SUB SUB SUB MOV MOV MOV DJNZ DJNZ TRAP Rr.I 7 2/6 2/7 3/9 2/6 1/8 3/8 3/10 2/9 3/12 2/10 JNZ DJNZ TRAP Rr.I TRAP Rr.P Rr.P<	7	ra	Rs.A	#n,A	Rs,B	Rs,Rd	#n,B	В,А 2/10	#n,Rd	A,Pd	B,Pd	#n.Pd	Α	В	Rn	8	#n,Pd
9 ra Rs.A #n,A Rs,B Rs,A #n,A Bs,A #n,Rd lab @Rd lab(B) A B Rd 6 2/5 2/7 2/6 2/7 3/9 2/6 1/8 3/8 3/9 2/8 3/10 1/9 1/9 2/7 1/14 1/9 A JLE SUB SUB SUB SUB SUB SUB MOV MOV MOV JLC DJNZ DJNZ TARP RTI ra Rs.A #n,A Rs,B Rs,Rd #n,B B,A #n,Rd lab,A @Rs,A lab(B),A A,ra B,ra Rn,ra 5 2/5 2/7 2/6 2/7 3/9 2/6 1/8 3/8 3/10 2/9 3/12 2/10 2/10 1/14 1/12 ST 1HS SBB SBB SBB SBB SBB SBB MOV MOV MOV COMPC COMP	8	ra	Rs.A	#n,A	Rs,B	Rs,Rd	#n,B	B,A	#n,Rd	#16,Rd	Rs,Rd	#16(B),Rd	Α	В	Rs	7	
A ra Rs.A #n,A Rs,B Rs,B #n,Rd lab,A #n,Rd lab,A win,Rd lab,A win,A lab,A win,Rd lab,A win,A lab,A mover win,A	9	ra	Rs.A	#n,A	Rs,B	Rs,Rd	#n,B	B,A	#n,Rd	lab	JMPL @Rd 2/8	lab(B)	A	B	Rd	6	
B ra Rs.A #n,A Rs,B Rs,Ad #n,Rd #n,Rd A,Iab A.@Rd A,Iab(B) A B Rn 12 ST 2/5 2/7 2/6 2/7 3/9 2/6 1/8 3/8 3/10 2/9 3/12 1/8 1/8 1/8 2/10 1/14 1/8 JNV MPY MPY MPY MPY MPY MPY MPY MPY MPY POP ra Rs.A #n,A Rs,R R,Rd #n,B B,A #n,Rs Iab @Rd Iab(B) A B Rn TRAP POP ra Rs.A #n,A Rs,B Rs,Rd #n,B B,A #n,Rd Iab A B Rn TRAP POP gl 2/46 2/48 2/45 1/47 3/47 3/9 2/8 3/11 1/8 1/8 1/8 Ra Ra A B Rn <td< th=""><th>A</th><th>ra</th><th>Rs.A</th><th>#n,A</th><th>Rs, B</th><th>Rs,Rd</th><th>#n,B</th><th>B,A</th><th>#n,Rd</th><th>lab,A</th><th>@Rs,A</th><th>lab(B),A</th><th>A,ra</th><th>B,ra</th><th>Rn,ra</th><th>5</th><th></th></td<>	A	ra	Rs.A	#n,A	Rs, B	Rs,Rd	#n,B	B,A	#n,Rd	lab,A	@Rs,A	lab(B),A	A,ra	B,ra	Rn,ra	5	
C ra Rs.A #n.A Rs.B Rs,Rd #n,B B.A #n,Rs lab @Rd lab(B) A B Rn 3 ST 2/5 2/46 2/45 2/46 3/48 2/45 1/47 3/47 3/9 2/8 3/11 1/8 1/8 2/6 1/14 1/8 JGE CMP CMP CMP CMP CMP CMP CMP RR RR RR RR 7 1/4 1/8 1/4 1/8 1/4 1/8 1/4 1/8 1/4 1/8 1/4 1/8 1/4 1/8 1/4	в	ra	Rs.A	#n,A	Rs,B	Rs,Rd	#n,B	B,A	#n,Rd	A,lab	A,@Rd	A,lab(B)	Α	В	Rn	12	ST
D ra Rs.A #n,A Rs.B Rs,Rd #n,Rd B.A #n,Rd Iab,A @Rs,A Iab(B),A A B Rn 2 2/5 2/7 2/6 2/7 3/9 2/6 1/8 3/8 3/11 2/10 3/13 1/8 1/8 Rn 2 1/14 1/7 JG DAC DAC DAC DAC DAC DAC DAC CAL CALL CALL CALL RL RL TRAP STSP ra Rs.A #n,A Rs,B Rs,Rd #n,B B,A #n,Rd Iab @Rd Iab(B),A A B Rn 1/14 1/7 JG DAC DAC DAC DAC DAC CAL CALL CALL CALL RL RL RL TRAP STSP ra Rs.A #n,A Rs,B Rs,R #n,B B,A #n,Rd Iab @Rd Iab(B)	с	ra	Rs.A	#n,A	Rs, B	Rs,Rd	#n,B	B,A	#n,Rs	lab	@Rd	lab(B)	Α	В	Rn	3	ST
E ra Rs.A #n,A Rs,B Rs,Rd #n,B B,A #n,Rd lab @Rd lab(B) A B Rn 1 2/5 2/9 2/8 2/9 3/11 2/8 1/10 3/10 3/13 2/12 3/15 1/8 1/8 2/6 1/14 1/8 JLO DSB DSB DSB DSB DSB DSB CALLR CALLR CALLR RLC RLC TRAP NOP ra Rs.A #n,A Rs,B R#,A #n,B B,A #n,Rd iab @Rd iab(B) A B Rn 1 1/14 1/8 JLO DSB DSB DSB DSB DSB CALLR CALLR RLC RLC TRAP NOP ra Rs.A #n,A Rs,B R,Rd #n,B B,A 1/10 3/10 3/15 2/14 3/17 1/8 1/8 2/6 1/14 </td <th>D</th> <td>ra</td> <td>Rs.A</td> <td>#n,A</td> <td>Rs,B</td> <td>Rs,Rd</td> <td>#n,B</td> <td>B,A</td> <td>#n,Rd</td> <td>lab,A</td> <td>@Rs,A</td> <td>lab(B),A</td> <td>A</td> <td>В</td> <td>Rn</td> <td>2</td> <td> </td>	D	ra	Rs.A	#n,A	Rs,B	Rs,Rd	#n,B	B,A	#n,Rd	lab,A	@Rs,A	lab(B),A	A	В	Rn	2	
F ra Rs.A #n,A Rs.B Rs,Rd #n,B B,A #n,Rd lab @Rd lab(B) A B Rn 0 2/5 2/9 2/8 2/9 3/11 2/8 1/10 3/10 3/15 2/14 3/17 1/8 1/8 2/6 1/14 1/7	E	ra	Rs.A	#n,A	Rs,B	Rs,Rd	#n,B	B,A	#n,Rd	lab	@Rd	lab(B)	Α	В	Rn	1	
0 1 2 3 4 5 6 7 8 9 A B C D E F	F	ra	Rs.A	#n,A	Rs,B	Rs,Rd	#n,B	B,A	#n,Rd	lab	@Rd	lab(B)	Α	В	Rn	0	
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F

Note:

All conditional jumps (opcodes 01-0F), BTJO, and BTJZ instructions use two additional cycles if the branch is taken. The BTJO and BTJZ instructions have a relative address as the last operand.

12

Second byte of two-byte instructions (F4xx):

	E	F
8	MOVW n(Rn) 4/15	DIV Rn,A 3/14-63
9	JMPL n(Rn) 4/16	
A	MOV n(Rn),A 4/17	
в	MOV A,n(Rn) 4/16	
с	BR n(Rn) 4/16	
D	CMP n(Rn) 4/18	
Ε	CALL n(Rn) 4/20	
F	CALLER n(Rn) 4/22	
	F	F

ra - relative address
Rn - Register
Rs - Register containing source byte
Rd - Register containing destination byte
Ps - Peripheral register containing source byte
Pd - Peripheral register containing destination byte
Pn - Peripheral register
n - Immediate 8-bit number
Iab - 16-bit label

12.4 Instruction Set Descriptions

The TMS370 instruction set contains 73 instructions covered by 245 unique opcodes. Each operation has an associated opcode. Some instructions, including those using the Offset Indirect addressing mode, have 16-bit (or dual) opcodes. In two cases, an opcode is shared by two instructions. This is to aid the programmer in understanding the operation associated with the opcode, as well as enhance the readablity of the source code. The following pages contain the individual instruction descriptions. The instructions are in alphabetical order according to the function mnemonic.

ADC	Add with Carry	ADC
Syntax	[<label>] ADC <s>,<rd></rd></s></label>	
Execution	$(s) + (Rd) + (C) \rightarrow (Rd)$	
Options	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Status Bits Affected	 C Set to 1 on carry-out of (s) + (Rd) + (C) Z Set on result N Set on result V (C XOR N) AND (source [bit 7] XNOR destination [bit 7]) 	
Description	ADC adds the contents of the source, the contents of the destinatio ister, and the carry bit. It stores the result in the destination register.	n reg-
	Adding a 0 to the destination register is equivalent to a conditional ment (increment on carry).	incre-
	ADC can implement multi-precision addition of signed or unsigned gers. For example, the 16-bit integer in register pair (R2,R3) may be to the 16-bit integer in (A,B) as follows:	
	ADD R3,B ;Low order bytes added ADC R2,A ;High order bytes added	l
Examples	LABEL1 ADC R66,R117 ;Adds the contents of ;register 66, register ;117, and the carry bit ;and stores the sum in ;register 117	
l	ADC B,A ;Adds the contents of ;Register B, Register A ;and the carry bit, and ;stores the sum in ;Register A	, 1
	ADC #03Ch,R29 ;Adds #3Ch, contents of ;register 29, and the ;carry bit, and stores ;the sum in register 29	

12-30

12

ADD

ADD

_	
Syntax	[<label>] ADD <s>,<rd></rd></s></label>
Execution	$(s) + (Rd) \rightarrow (Rd)$
Options	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Status Bits Affected	 C Set to 1 on carry-out of (s) + (Rd) Z Set on result N Set on result V (C XOR N) AND (Source [bit 7] XNOR Destination [bit 7])
Description	ADD adds two bytes and stores the result in the destination register. It can be used for signed 2's complement or unsigned addition.
Examples	LABEL ADD A,B ;Adds the contents of ;Registers A and B, stores ;the results in B
	ADD R7,A ;Adds the contents of R7 ;and A, and stores the ;results in A
	ADD #TOTAL,R13 ;Adds the value of ;TOTAL to R13 and stores ;the result in R13

Syntax	[<label>] AND <s>,<rd></rd></s></label>										
Execution	(s) AND (Rd) \rightarrow (Rd)										
Options	inst ope AND A,P AND B,A AND B,A AND Rs,I AND Rs,I AND Rs,I AND #iop AND #iop AND #iop AND #iop	d A B Rd 58,A 58,B 58,Rd	<u>bytes</u> 2 9 1 8 2 9 2 7 2 7 3 9 2 6 2 6 3 8 3 10	opcode 83 93 13 33 43 23 53 73 A3	operation (A) AND(Pd) → (Pd)(B) AND (A) → (A)(B) AND (Pd) → (Pd)(Rs) AND (A) → (A)(Rs) AND (B) → (B)(Rs) AND (Rd) → (Rd)iop8 AND (A) → (A)iop8 AND (B) → (B)iop8 AND (B) → (B)iop8 AND (Cd) → (Cd)iop8 AND (Cd) → (Cd)						
Status Bits Affected		t on resi t on resi									
Description	is ANDed for clearin put a 0 in	with th g bits. the cor	e correspond If you need t	ing bit in to clear a ource bit.	rands. Each bit in the first operand the second operand. This is useful bit in the destination operand, then A 1 in a source bit will not change						
Examples	LABEL	AND	#01h,R12		r all bits in R12 except D, which will remain anged						
		AND	R7,A		the contents of R7 to A store the contents in A						
I		AND	B,P025		contents of B to P025, e the contents in P025						

12

•

Execution XADDR \rightarrow (PC)

Options	inst	<u>operands</u>	bytes	cycles	opcode	<u>operation</u>
-	BR	label	3	9	8C	label → (PC)
	BR	label(B)	3	11	AC	$label+(B) \rightarrow (PC)$
	BR	off8(Rp)	4	16	F4 EC	$(Rn-1:Rn) + off8 \rightarrow (PC)$
	BR	@Rp	2	8	9C	(Rn-1:Rn) → (PC)

Note: label = unsigned 16-bit value (B) = unsigned 8-bit value off8 = signed 8-bit value

Status Bits Affected

ed None

Description BR branches to **any** location in memory, including the on-chip RAM. BR supports the four extended absolute addressing modes:

- Direct
- Indirect
- Indexed
- Offset Indirect

The powerful concept of computed GOTOs is supported by the BR @Rn instruction. An indexed branch instruction of the form BR TABLE(B) is an extremely efficient way to execute one of several actions on the basis of a control input. This is similar to the Pascal CASE statement. The program can branch to up to 128 different jump statements. This technique may also be used to transfer control on character inputs, error codes, etc.

Examples

es	LABEL	BR	LABEL4	;(PC)	←	LABEL4
		BR	5432h	;(PC)	←	5432h
		BR	LABEL5(B)	;(PC)	←	LABEL5 + (B)
		BR	1234h(B)	;(PC)	←	1234h + (B)
		BR	@R12	;(PC)	←	(R11:R12) R12=LSB
		BR	56(R10)	;(PC)	←	56 + (R9:R10) R10=LSB

BTJO

Syntax [<label></label>	>] BTJO	<s>,<d>,<off8></off8></d></s>	
--------------------------	---------	-------------------------------	--

Execution If (s) AND (d) \neq 0, then PCN +off8 \rightarrow (PC), else PCN \rightarrow (PC)

Options	inst operands	bytes	cycles opcode	Jump If
-	BTJO A,Pd,label	3	10/12 86	$\overline{(A) AND} (Pd) \neq 0$
	BTJO B,A,label	2	10/12 66	(B) AND (A) ≠ 0
	BTJO B,Pd,label	3	10/12 96	(B) AND (Pd) ≠ 0
	BTJO Rs,A,Iabel	3	9/11 16	(Rd) AND (A) ≠ 0
	BTJO Rs,B,label	3	9/11 36	$(Rd) AND (B) \neq 0$
	BTJO Rs,Rd,label	4	11/13 46	(Rd) AND (Rs) ≠ 0
	BTJO #iop8,A,label	3	8/10 26	(A) AND off8 ≠ 0
	BTJO #iop8,B,label	3	8/10 56	(B) AND off8 ≠ 0
	BTJO #iop8,Rd,label	4	10/12 76	(Rd) AND off8 \neq 0
	BTJO #iop8,Pd,label	4	11/13 A6	(Pd) AND off8 $\neq 0$

Status	Bits
Affecte	ed

ected	С	← 0
	N	Set on (s) AND (d)
	Z	Set on (s) AND (d)
	v	← 0 →

Description BTJO jumps if at least one corresponding bit position in the source and destination are both 1. The source operand can be used as a bit mask to test for one or more 1 bits in the specified register. The operands are not changed by this instruction. If one or more corresponding 1 bits are found, the program branches to the offset (refer to the table below).

(s)	(d)	Jump?
00000001	xxxxxxx0	No
00000001	xxxxxx1	Yes
00000011	xxxxx00	No
11110000 11110000	1000xxxx 1001xxxx	

Examples	LABEL	BTJO	#014,R4,ISSET	;Jump to ISSET if R4 ;(bit 2) or R4 (bit ;4) is a l
		BTJO	#01,A,LOOP	;Jump to LOOP if bit 0 ;of Register A is a 1
		BTJO	R37,R113,START	;Jump to START if any ;1 bit of R113 corre- ;sponds to a 1 bit ;in R37

Syntax	[<lab< th=""><th colspan="4">[<label>] BTJZ <s>,<d>,<off8></off8></d></s></label></th></lab<>	[<label>] BTJZ <s>,<d>,<off8></off8></d></s></label>						
Execution	lf (s)	AND NOT ((d) ≠ 0, 1	then	PCN+	⊦ off8 -	▸ (PC), el	else PCN → (PC)
Options	BTJZ BTJZ BTJZ BTJZ BTJZ BTJZ BTJZ BTJZ	operands A, Pd, label B, Ad, label Rd, A, label Rd, B, label Rd, B, label Rs, Rd, labe #iop8, A, lab #iop8, Rd, la #iop8, Rd, la	3 2 3 3 3 6 1 4 bel 3 bel 3 abel 4	10, 10, 10, 9/ 9/ 11, 8/ 10,	<u>cles o</u>)/12)/12)/12 /11 /11 /13 /10 /10)/12 /13	87 67 97 17 37 47 27 57 77 A7	 (A) ANI (B) ANI (A) ANI (B) ANI (Rd) ANI (A) ANI (B) ANI (B) ANI (B) ANI (Rd) ANI 	$\frac{f}{ND NOT(A)} \neq 0$ $\frac{ID NOT(B)}{ID NOT(Pd)} \neq 0$ $\frac{ID NOT(Pd)}{ID NOT(Rd)} \neq 0$ $\frac{ID NOT(Rd)}{ID NOT(Rd)} \neq 0$ $\frac{ID NOT(Rs)}{ID NOT off8} \neq 0$ $\frac{ID NOT off8}{ID NOT off8} \neq 0$
Status Bits Affected	C N Z V	N Set on (s) AND NOT (Rd) Z Set on (s) AND NOT (Rd)						
Description	source operar ister.	BTJZ jumps if at least one corresponding bit position which has a 1 in the source and a 0 in the destination (refer to the table below). The source operand can be used as a bit mask to test for zero bits in the specified register. The operands are unchanged by this instruction. The jump is calculated starting from the opcode of the instruction just after the BTJZ.						
			(s) 0000000 0000000 1100000 1111000 1111000	01 00 00	xxxx xxxx 11xx 0111	(d) xxxx0 xxxx1 xxxxx 1xxxx 0xxxx	Jump? Yes No No Yes Yes	
Examples	LABEI	L BTJZ	A,R23	3,ZE	RO	;corr	cespond R23, 0	bits in A I to O bits then jump to

- BTJZ #OFFh,A,NEXT ;If A contains any 0 ;bits, jump to NEXT
- BTJZ R7,R15,OUT ;If any 0 bits in R15 ;correspond to 1 bits ;in R7, jump to OUT

12-35

Call

Syntax	[<label>] CALL <xaddr></xaddr></label>	
Execution	$(SP) + 1 \rightarrow (SP)$ PCN MSB $\rightarrow ((SP))$ $(SP) + 1 \rightarrow (SP)$ PCN LSB $\rightarrow ((SP))$ XADDR $\rightarrow (PC)$ (The Stack contains the address of the instruction images)	nediately following the CALL.)
Options	CALL off8(Rd) 4 20 F4 EE (Rd-1:)	
Status Bits Affected	None	
Description	CALL invokes a subroutine and pushes the PC contendicates the starting address of the subroutine. The excALL instruction allow powerful transfer of control further starting address of the subroutine.	tended addressing modes of the
Examples	LABEL CALL LABEL4 ; Push PC; (PC) ← LABEL4
	CALL 5432h ;Push PC; (PC) ← 5432h
	CALL LABEL5(B);Push PC; (PC) ← LABEL5 + (B)
	CALL 1234h(B) ;Push PC; (PC) ← 1234h + (B)
	CALL @R12 ;Push PC; (;R12=LSB	PC) ← (R11:R12)
	CALL 56(R10) ;Push PC; (;(R9:R10)	

Syntax	[<label>] CALLR <xaddr></xaddr></label>	
Execution	$\begin{array}{ll} (SP) + 1 & \rightarrow (SP) \\ PCN & MSB & \rightarrow ((SP)) \\ (SP) + 1 & \rightarrow (SP) \\ PCN & LSB & \rightarrow ((SP)) \\ XADDR + PCN \rightarrow (PC) \end{array}$	
Options	instoperandsbytescyclesopcodeCALLRIabel3158FCALLRIabel(B)317AFCALLRoff8(Rp)422F4EFCALLR@Rd2149F	off16 + PCN \rightarrow (PC) off16 + (B) + PCN \rightarrow (PC)
	Note :off16= signed 16-bi (B) = unsigned 8- off8 = signed 8-bit	bit value
Status Bits Affected	None	
Description	counter (PCN). The extended relative struction allow powerful transfer of co locatable code produced by linkers,	a value relative to the current program e addressing modes of the CALLR in- ontrol functions. This is useful for re- compilers or other high language illy calculates the correct offset value operands.
Examples	Direct Addressing LABEL CALLR LABEL4	;push PC ; (PC) ← PCN + ;off16, off16=LABEL4-PCN
		;push PC ; (PC) ← PCN + ;5432h
	Indexed Addressing CALLR LABEL5(B)	;push PC ; (PC) ← PCN + ;off16 +(B) ;off16=LABEL5 - PCN 12
	CALLR 1234h(B)	;push PC ; (PC) ← PCN + ;1234h + (B)
	Indirect Addressing CALLR @R12	;push PC ; (PC) ← PCN + ;(R11:R12) ;R12=LSB
		;push PC ; (PC) ← PCN ;+ 56 + (R9:R10) ;R10=LSB

CLR

CLR

Syntax Execution	[<label> 0 → (Rn</label>	>] CLR i)	<rn></rn>			
Options		<u>perands</u> A B Rn	bytes cyc 1 8 1 8 2 6	es <u>opcode</u> B5 C5 D5	$ \begin{array}{l} \underline{\text{operation}} \\ 0 \rightarrow (A) \\ 0 \rightarrow (B) \\ 0 \rightarrow (Rn) \end{array} $	
Status Bits Affected	N ← Z ←	- 0 - 0 - 1 - 0				
Description	CLR cle	ars or initi	alizes to C	any registe	er including	Registers A and B.
Examples	LABEL	CLR	В	;Clear	Register	В
		CLR	A	;Clear	Register	А
		CLR	R105	;Clear	register	105

CLRC

Syntax Execution	[<label>] CLRC Set status bits</label>						
Options	<u>inst operands bytes cycles opcode</u> CLRC none 1 9 B0						
Status Bits Affected	C ← 0 N Set on value of Register A Z Set on value of Register A V ← 0						
Description	CLRC clears the carry flag. This may be required before an arithmetic or rotate instruction. The logical and move instructions typically clear the carry bit. The CLRC opcode is equivalent to the TST A opcode.						
Example	LABEL CLRC ;Clear the carry bit						

CMP

Syntax	[<label>] CMP <s>,<d></d></s></label>					
Execution	(d) - (s) computed but not stored					
Options	inst operands bytes cycles opcode operation General: CMP B,A 1 8 6D (A)-(B) CMP Rs,A 2 7 1D (A)-(Rs) CMP Rs,B 2 7 3D (B)-(Rs) CMP Rs,Rd 3 9 4D (Rd)-(Rs) CMP Rs,Rd 3 9 4D (Rd)-(Rs) CMP #iop8,A 2 6 2D (A)-iop8 CMP #iop8,Rd 3 8 7D (Rd)-iop8 CMP #iop8,Rd 3 8 7D (Rd)-iop8 CMP #iop8,Rd 3 8 7D (Rd)-iop8 Extended: CMP label(B),A 3 13 AD (A)-(label) CMP off8(Rp),A 4 18 F4 ED (A)-((Rn-1:Rn)+off8) CMP off8(SP),A 2 8 F3 (A)-((SP)+off8) Note: Operations are computed but not stored. Status bits are set on results. Status bits					
Status Bits Affected	C 1 if (d) \geq (s) N Sign of result Z 1 if (d) = (s) V (C XOR N) AND (Source [bit 7] XOR Destination [bit 7])					
Description	CMP compares the destination operand to the source operand and sets the status bits. The CMP instruction is usually used in conjunction with a Jump instruction. Table 12-5 shows which Jump instructions can be used on status conditions set by CMP execution. There are only seven possible outcomes of the status register after a compare instruction. The jump instructions JC and JHS are equivalent after a compare.					

Operand Opcodes (S) (D)		JGE	JG	JL	JLE	JLO	JHS	JC	JNC	JN	JP	JEQ, JZ	JPZ	JNE/ JNZ	٦V	JNV
FF 00 81 00	0000	1	1	0	0	1	0	0	1	0	1	0	1	1	0	1
80 00 80 7F	0101	1	1	0	0	1	0	0	1	1	0	0	0	1	1	0
00 7F 20 30 90 A0	1000	1	1	0	0	0	1	1	0	0	1	0	1	1	0	1
7F 00 30 20 A0 90	0100	0	0	1	1	1	0	0	1	1	0	0	0	1	0	1
7F 80	1001	0	0	1	1	0	1	1	0	0	1	0	1	1	1	0
00 FF 00 81 00 80	1100	0	0	1	1	0	1	1	0	1	0	0	0	1	0	1
7F 7F	1010	1	0	0	1	0	1	1	0	0	0	1	1	0	0	1

Table 12-5. Compare Instruction Examples - Status Bit Values

Notes: 1. Signed Jumps: JGE, JG, JL, JLE.

Unsigned Jumps:JLO, JHS. Test Bits:JC, JNC, JN, JP, JEQ/JZ, JPZ, JNE/JNZ, JV, JNZ

2. 1=jump was taken; 0=does not jump

Examples	LABEL	CMP	R13,R89	;Set status bits on ;result of R89 minus R13
		СМР	R39,B	;Set status bits on result ;of (B) minus R39
		СМР	#003,A	;Set status bits on result ;of (A) minus #03h
		СМР	TABLE(B),A	;Set statusd bits on result ;of (A) minus (TABLE + (B))

Syntax [<label>] CMPBIT <name>

Execution NOT <name> → <name>

Options	<u>inst operands bytes cycles</u> CMPBIT Rname 3 8 CMPBIT Pname 3 10	s opcodeoperation75NOT (bit) → (bit) Reg. bitsA5NOT (bit) → (bit) Per. bits
Status Bits Affected	C ← 0 N Set on result of (Mask XOF Z Set on result of (Mask XOF V ← 0	
Description	ments the value of the named bi mask. This enhances the readabili	cted instruction that conviently comple- it without having to specify a register or ity of the software program. The CMPBIT uctions XOR #iop8,Rd or XOR #iop8,Pd. the .DBIT assembler directive.
Examples		Interrupt 1 bit is now named INT1ENA
		Bit 4 of register 33 is now named TEST
		Invert the value of the TEST pit.
		Change the interrupt 1 enabled condition.

COMPL

Syntax	[<label>] COMPL <rn></rn></label>							
Execution	0 - Rn →	0 - Rn → Rn						
Options	<u>inst</u> COMPL COMPL COMPL	<u>operands</u> A B Rn	<u>byt</u> 1 2	es cycles opcode 8 BB 8 CB 6 DB	operation NOT(A)+ NOT(B)+ NOT(B)+	1 → (B)		
Status Bits Affected	N Set	on result on result on result)						
Description	COMPL provides a logical or 2's complement of the operand. This is the equivalent of an inversion of all the bits followed by an increment. The instruction is useful in doing arithmetic with signed numbers.							
Examples	LABEL	COMPL	A	;Complement	register	A		
		COMPL	В	;Complement	register	В		
		COMPL	R82	;Complement	register	82		

DAC

Syntax	[<label>] DAC <s>,<rd></rd></s></label>						
Execution	(s) + (Rd) + (C) \rightarrow (Rd), Produces a decimal result						
Options	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						
Status Bits Affected	 C 1 if value of (s) + (Rd) + C > 99 N Set on result Z Set on result V Undefined 						
Description	DAC adds bytes in binary-coded decimal (BCD) form. Each byte is assumed to contain two BCD digits. DAC is not defined for non-BCD operands. DAC with an immediate operand of zero value is equivalent to a conditional increment of the destination operand (increment destination on carry). The DAC instruction automatically performs a decimal adjust on the binary sum of (s) + (d) + C. The carry bit is added to facilitate adding multi-byte BCD strings, and so the carry bit must be cleared before execution of the first DAC instruction.						
Examples	LABEL DAC #024h,A ;If register A contains 097h ;and C = 0,then the final result ;put into A is 021h and the carry ;bit is set						
	DAC R55,R7 ;Add the BCD value of R55, ;and the carry bit to the ;BCD value of R7						
I	DAC B,A ;Add the carry bit to the ;BCD value in Register B ;to Register A						

DEC

Syntax	[<label>] DEC <rn></rn></label>						
Execution	(Rn) - 1 → (Rn)						
Options	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						
Status Bits Affected	 C 0 if (Rn) decrements from 00h to FFh; 1 otherwise N Set on result Z Set on result V 1 if (Rn) decrements from 80h to 7Fh; 0 otherwise 						
Description	DEC subtracts 1 from any register. It is useful in counting and addressing byte arrays.						
Examples	LABEL DEC R102 ;Decrement R102 by 1						
	DEC A ;Subtract 1 from the contents of ;register A						
	DEC B ;Subtract 1 from the contents of ;register B						

DEC

DINT

Syntax	[<label>] DINT</label>
Execution	0 → (ST)
Options	inst operands bytes cycles opcode DINT none 2 6 F0 00
Status Bits Affected	$ \begin{array}{rcl} \mathbf{C} & \leftarrow 0, \\ \mathbf{N} & \leftarrow 0 \\ \mathbf{Z} & \leftarrow 0 \\ \mathbf{V} & \leftarrow 0 \\ \mathbf{IE1} & \leftarrow 0 \\ \mathbf{IE2} & \leftarrow 0 \end{array} $
Description	DINT simultaneously disables all interrupts. Since the interrupt enable flags are stored in the Status Register, the POP ST or RETI instructions may re- enable interrupts even though a DINT instruction has been executed. Dur- ing the interrupt service, the interrupt enable bit is automatically cleared after the old Status Register value has been pushed onto the stack. The DINT instruction is equal to the LDST #00 instruction.
Example	LABEL DINT ;Disable high and low level interrupts.

Syntax	[<label>] DIV (Rs), A</label>							
Execution	A:B/(Rs) → A(=quo), B(=rem)							
Options	inst operands bytes cycles opcode operation DIV Rn,A 3 47-63 F4 F8 (A:B)/(Rs) Quotient → A Remainder → B Note: If overflow occurs, 14 cycles are used, and C.N.Z.V = 1							
	$\mathbf{C}_{i}(\mathbf{v},\mathbf{L},\mathbf{v}) = 1$							
Status Bits Affected	C ← 0 N Set on results (Register A) Z Set on results (Register A) V ← 0							
Description	DIV divides the 16-bit value in the A:B register pair by the 8-bit value in the specified register. The resulting 8-bit quotient is stored in A. Overflow conditions are checked prior to execution and if an overflow is detected, the operands are left unchanged and the status bits C,N,Z, and V are set to and the instruction is aborted. Execution time varies from 47-63 cycle depending on the operands, with an overflow condition taking only 14 cy cles.							
Example	LABEL DIV R10,A ;R10 is divided into the ;A:B register pair (A = MSB)							
	JC OVERFLOW ;Carry is 1 on overflow conditions							

12

DIV

DJNZ Decrement Register and Jump If Not Zero DJNZ

Syntax	[<label>] DJNZ <rn>,<off8></off8></rn></label>							
Execution		(Rn) - 1 → (Rn) If (Rn) \neq 0, then PCN + (off8) → (PC), else PCN → (PC)						
Туре	Single Opera	ind						
Options	DJNZ A,LAE DJNZ B,LAE	BEL BEL		BA (A)-1 \rightarrow (A), jump if (A) \neq 0 CA (B)-1 \rightarrow (B) jump if (B) \neq 0				
Status Bits Affected	None							
Description		roviding	g a faster and	. It combines the DEC and the JNZ in- more compact instruction. DJNZ does				
Examples	LABEL D	JNZ	R15,THERE	;Decrement R15. If R15 \neq 0, ;jump to THERE				
	D	JNZ	A,AGAIN	;Decrement A; if A \neq 0, ;jump to AGAIN				
	D	JNZ	B,BACK	;Decrement B; if B ≠ 0, ;jump to BACK				

Decimal Subtract with Borrow

DSB

Syntax	[<lab< th=""><th>el>] DSB</th><th><s></s></th><th>,<rd></rd></th><th></th><th></th></lab<>	el>] DSB	<s></s>	, <rd></rd>		
Execution	(Rd)	(Rd) - (s) - 1 + (C) \rightarrow (Rd) (decimal result)				
Options	inst DSB DSB DSB DSB DSB DSB DSB	operands B,A Rs,A Rs,B Rs,Rd #iop8,A #iop8,B #iop8,Rd	bytes 1 2 3 2 2 3 3	<u>cycles</u> 10 9 11 8 8 10	<u>opcode</u> 6F 1F 3F 4F 2F 5F 7F	$\frac{\text{operation}}{(A) - (B) - 1 + (C) \rightarrow (A)}$ $(A) - (Rs) - 1 + (C) \rightarrow (A)$ $(B) - (Rs) - 1 + (C) \rightarrow (B)$ $(Rd) - (Rs) - 1 + (C) \rightarrow (Rd)$ $(A) - iop8 - 1 + (C) \rightarrow (A)$ $(B) - iop8 - 1 + (C) \rightarrow (B)$ $(Rd) - iop8 - 1 + (C) \rightarrow (Rd)$
Status Bits Affected	C	1 if no bor Set on res		quired,	0 if borr	ow required

Set on result

DSB

- z v Set on result
- Undefined

Description DSB performs multiprecision BCD subtraction. A DSB instruction with an immediate operand of zero value is equivalent to a conditional decrement of the destination operand, depending on the carry bit. The carry bit functions as a no borrow bit, so if no borrow in is required, the carry bit should be set to 1. This can be accomplished by executing the SETC instruction. The DSB instruction is undefined for non-BCD operands.

Examples	LABEL	DSB	R15,R76	;R76 minus R15 minus 1 plus ;the carry bit is stored ;in R76
		DSB	А,В	Register B minus Register A minus 1 plus the carry bit is stored in Register B
		DSB	#0,R5	;R5 - 1 → R5, if C = 0 ;R5 → R5 if C = 1

	EINT
--	------

Syntax Execution	[<label>] EINT OCh → (ST)</label>				
Options	<u>inst operands bytes cycles opcode</u> EINT none 2 6 F0 0C				
Status Bits Affected	$ \begin{array}{llllllllllllllllllllllllllllllllllll$				
Description	EINT simultaneously enables all global interrupts. Since the interrupt ena- ble flags are stored in the Status Register, the POP ST or RETI instructions may disable interrupts even though an EINT instruction has been executed. During the interrupt service, the interrupt enable bit is automatically cleared after the old Status Register value has been pushed onto the stack. Thus, the EINT instruction must be included inside the interrupt service routine to permit nested or multilevel interrupts. This instruction is equivalent to the LDST #00Ch instruction.				
Example	LABEL EINT ;All interrupts are enabled.				

EINTH Enable High Level Interrupts EINTH

Syntax Execution Options	[<label>] EINTH 04h → (ST) $\frac{\text{inst}}{\text{EINTH none}} \frac{\text{bytes}}{2} \frac{\text{cycles}}{6} \frac{\text{opcode}}{\text{F0}}$</label>
Status Bits Affected	$ \begin{array}{rcl} C & \leftarrow 0 \\ N & \leftarrow 0 \\ Z & \leftarrow 0 \\ V & \leftarrow 0 \\ IE1 & \leftarrow 1 \\ IE2 & \leftarrow 0 \end{array} $
Description	EINTH is similar to the EINT instruction but enables only high level (1) in- terrupts and disables low level interrupts. This is equal to the LDST 04h instruction.
Example	LABEL EINTH ;All level 1 interrupts are enabled.

EI	N	TL	
EI	N	TL	

Syntax	[<label>] EINTL</label>
Execution	08h → (ST)
Options	<u>inst operands bytes cycles opcode</u> EINTL none 2 6 F0 08
Status Bits Affected	$ \begin{array}{llllllllllllllllllllllllllllllllllll$
Description	EINTL is similar to the EINT instruction but enables only low level (2) in- terrupts while disabling high level interrupts. This is equal to the LDST #08h instruction.
Example	LABEL EINTL ;All level 2 interrupts are enabled.

EINTL

IDLE

Syntax	[<label>] IDLE</label>
-	(PC) + 1 \rightarrow (PC) after return from interrupt

Options	<u>inst</u>	<u>operands</u>	bytes cycles opcode
	IDLE	none	1 6 (min.) F6

Status Bits Affected

None

Description The IDLE instruction causes the device to enter one of three modes. Two of these modes, HALT and STANDBY, use only a fraction of the normal operating power. In STANDBY, the on-chip oscillator remains active. In HALT, the oscillator is off and the chip consumes the least amount of power. Appropriate interrupts must be enabled before entering IDLE. For more information on the low power modes refer to section 4.4.

Example	LABEL	IDLE	;Enter	Idl	e mode	and
-			:wait	for	interru	ıpt

INC

Increment

INC

Syntax	[<label>] INC <rn></rn></label>					
Execution	(Rn) + 1 → (Rn)					
Options	inst op INC A INC B INC R		1	<u>cles</u> opcode 8 B3 8 C3 6 D3	<u>operation</u> (A)+1 → (A) (B)+1 → (B) (Rn)+1 → (Rr	۱)
Status Bits Affected	 C 1 if (Rd) incremented from FFh to 00h; 0 otherwise N Set on result Z Set on result V 1 if (Rn) incremented from 7Fh to 80h; 0 if otherwise 					
Description	INC incre counters.		the value	of any regi	ster. It is usef	ul for incrementing
Examples	LABEL	INC	A	;Increme	nt Register	A by 1
		INC	В	;Increme	nt Register	B by 1
		INC	R43	;Increme	nt Register	43 by 1

Syntax	[<label>]</label>	INCW	#off8, <rp></rp>
--------	--------------------	------	------------------

Execution (Rp) + #off8 \rightarrow (Rp)

Options	inst	operands	bytes	<u>cycles</u>	opcode	operation
	INCW	#off8,Rp	3	11	70	$\overline{off8+(Rn-1:Rn)}$ → (Rn-1:Rn)
						off8= signed 8 bit value

Status Bits Affected

С	Set to 1	on carry out o	f off8 + (Rp)
---	----------	----------------	---------------

- N Set on result
- Z Set on result
- V (CXOR N) AND (MSBIT off8 XNOR MSBIT (Rd))
- **Description** INCW increments the value of any register pair by the amount specified. The register pair can be incremented by as much as 127 or decremented by as much as 128. This instruction is useful for incrementing counters into large tables. The off8 is sign extended in order to perform 16-bit two's complement addition.

Examples LABEL INCW #1,R10 ;Increment R10 by 1 INCW #-1,R10 ;Decrement register R10 by 1

INCW #100,R255 ;Increment register pair ;R254:R255

INV

Syntax Execution	-	>] INV ı) → (Rn)								
Options	INV /	<u>perands</u> A B Rn	<u>bγtes</u> 1 1 2	<u>cycles</u> or 8 8 6	DCODE B4 C4 D4	operatic NOT(A) NOT(B) NOT(R)) → () → (ÌΒ)	1)	
Status Bits Affected	N S Z S	- 0 Set on resu Set on resu - 0								
Description	inverts t operand	the value	of eve nade b	ry bit in y follow	the reg ing the	gister. A INV ins	two	o's c	one's com omplemen with an in	it of the
Examples	LABEL	INV	A	;Inver ;1s be			A	(0s	become	1s,
		INV	В	;Inver	t Rec	gister	В			
		INV	R82	;Inver	t reç	gister	82			

JBITO

Jump If Bit = 0

Syntax	[<label></label>] JBIT	0 <name>, <off< th=""><th>8></th></off<></name>	8>
Execution	lf bit (na	ne) = 0	then PCN + off8	$B \rightarrow (PC)$ else PCN $\rightarrow PC$
Options	<u>inst</u> op JBITO R JBITO PI	name		:ode 7 .7
	Note:	Add 2 cy	cles if jump is ta	ken
Status Bits Affected		t on (s) t on (s)	AND NOT (Rd) AND NOT (Rd)	
Description	to the lab ability of both the bled to B	el if the the soft register TJZ #io	value of the nan ware program sin containing the bi	ructed instruction that conviently jumps ned bit is zero. This enhances the read- nce the source does not have to specify it and a mask. The instruction is assem- FJZ #iop8,Pd,Iabel. The name for the bit directive.
Example	MCDATA	.DBIT	2, P010	;MC data in bit 2 of ;SCCR0 (P010) is now ;named MCDATA
	BIT4	.DBIT	4,R3	;Bit 4 of register 3 is ;now named BIT4
		JBIT0	BIT4, THERE	;Jump to THERE if bit 4 in ;register 3 is zero.
		JBITO	MCDATA, HERE	;Jump to HERE if the MC pin ;is zero

J	В	Ľ	Т	1	

Jump If Bit = 1 JBIT1

Syntax	[<label>] JBIT1 <off8></off8></label>				
Execution	bit (name) = 1 then PCN + off8 \rightarrow (PC) else PCN \rightarrow (PC)				
Options		<u>code</u> <u>operation</u> 76 register bits A6 peripheral bits			
	Note: Add two cycles if Ju	imp is taken,			
Status Bits Affected	C ← 0 N Set on (s) AND (Rd) Z Set on (s) AND (Rd) V ← 0				
Description	to the label if the value of the nan the readability of the software pro specify both the register containi	tructed instruction that conviently jumps ned bit is one. This instruction enhances ogram since the source does not have to ng the bit and a mask. This instruction or BTJO #iop8,Pd,label. The name for tembler directive.			
Example	BUSYP .DBIT 7,P01C	;Busy bit in PEECTL ;(program EEPROM) is now ;named BUSYP			
	BITO .DBIT 0,R100	;Bit 0 of register 100 is ;now named BITO			
	LABEL BIT1 BITO, THERE	;Jump to THERE if bit 0 in ;register 100 is a one.			
	JBIT1 BUSYP,HERE	;Jump to HERE if the program ;EEPROM is busy.			

.

Syntax	[<label>]</label>	JMP	<off8></off8>
--------	--------------------	-----	---------------

Execution PCN + off8 \rightarrow (PC)

Options $\underbrace{\text{inst}}_{\text{JMP}} \underbrace{\text{operands}}_{\text{off8}} \underbrace{\text{bytes}}_{2} \underbrace{\text{cycles}}_{7} \underbrace{\text{opcode}}_{00} \underbrace{\text{operation}}_{\text{PCN+off8}} \rightarrow (\text{PC})$

Status Bits Affected

None

Description JMP jumps unconditionally to the address specified in the operand. The second byte of the JMP instruction contains the 8-bit relative address of the operand. The operand address must therefore be within -128 to +127 bytes of the location of the instruction following the JMP instruction. The assembler will indicate an error if the target address is beyond -128 to +127 bytes from the next instruction. For a longer jump the BR (branch) or the JMPL instructions can be used.

Example LABEL JMP THERE ;Load the PC with the address ;of THERE

J	N	1F	Ľ

Syntax Execution	[<label>] JMPL <xaddr> PCN + D → (PC)</xaddr></label>
Options	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	off8 = signed 8 bit value (B) = unsigned 8 bit value
Status Bits Affected	None
Description	JMPL is similar to JMP instruction but generates a 16-bit (instead of 8-bit) signed offset to the program counter.
Example	LABEL JMPL LABEL4 ;(PC) ← PCN + offset ;offset=LABEL4-PCN
	JMPL 5432h ;(PC) ← PCN + 5432h
	JMPL LABEL5(B);(PC) ← PCN + off8 + (B) ;offset=LABEL5 - PCN
	JMPL 1234h(B);(PC) ← PCN + 1234h + (B)
	JMPL @R12 ;(PC) ← PCN + (R11:R12) ;R12=LSB
	JMPL 56(R10) ;(PC) ← PCN + 56 + (R9:R10) ;R10=LSB
	JMPL -2(R10) ;(PC) ← PCN -2 + (R9:R10) ;R10 = LSB

Syntax [<label>] J<cnd> <off8>

Execution If tested condition is true, $(PC) + off8 \rightarrow (PC)$, else $PCN \rightarrow (PC)$

Status Bits Affected

Affected None

Description The J<cnd> instructions are commonly used after a CMP instruction to branch according to the relative values of the operands tested. After MOV operations, a JZ or JNZ may be used to test if the value moved was equal to zero. JN and JPZ may be used in this case to test the sign bit of the value moved. The program may check the overflow bit V after using an arithmetic instruction with the JV or JNV instructions.

INSTRUCTION	MNEMONIC	OPCODE	С	N	Z	V	OPERATION
Jump if Carry	JC	03	1	X	X	X	
Jump if No Carry	JNC	07	0	X	X	X	
Jump if Equal	JEQ	02	X	X	1	X	
Jump if Not Equal	JNE	06	X	X	0	X	
Jump if Non-zero	JNZ	06	X	X	0	X	
Jump if Zero	JZ	02	X	X	1	X	
Jump if Lower	JLO	OF	0	x	0	x	(C = 1) OR (Z = 1)
Jump if Higher or same	JHS	OB	-	x	-	x	Signed Operation
Jump if Greater Jump if Greater or equal Jump if Less Jump if Less or Equal	JG JGE JL JLE	0E 0D 09 0A	X X X X	- - -	X X X	-	Z OR (N XOR V) = 0 N XOR V = 0 N XOR V = 1 Z OR (N XOR V) = 1
Jump if Negative	JN	01	X	1	X	X	
Jump if Positive	JP	04	X	0	0	X	
Jump if Positive or Zero	JPZ	05	X	0	X	X	
Jump if No Overflow	JNV	0C	X	X	X	0	
Jump if Overflow	JV	08	X	X	X	1	

Conditional Jump Instructions

Signed Number Jumps

eigneu runner eumpe						
CONDITION	TRUE	FALSE				
d < s $d \leq s$ d = s $d \geq s$ $d \geq s$ Negative Positive Positive	JL JLE JEQ JGE JG JN JP	JGE JG JNE JL JLE JPZ 1				
Pos or 0	JPZ	JN				

Unsigned Number Jumps

CONDITION	TRUE	/FALSE
d < s	JLO	JHS
d ≤ s	2	3
d = s	JEQ	JNE
d ≥ s	JHS	JLO
d > s	3	2

Notes 1.JZ LABEL, JN LABEL

2.JEQ LABEL, JLO LABEL

3.JEQ LABEL, JHS LABEL

				Sta	atus Bit	Jumps	_
				BITS	TRUE	FALSE	
				C N Z V	JC JN JZ JV	JNC JPZ JNZ JNV	
Examples	LABEL	JNC	TABLE			carry b TABLE	oit is clear,
		JP	HERE				ve and zero flags mp to HERE
		JZ	NEXT		the NEXT	zero f	lag is set, jump

Syntax	[<label>] LDSP</label>	
Execution	$(B) \to (SP)$	
Options	<u>inst</u> <u>operands</u> <u>bytes</u> <u>cy</u> LDSP none 1	<u>rcles</u> opcode 7 FD
Status Bits Affected	None	
Description	LDSP copies the contents LDSP to initialize the Stat	s of Register B to the Stack Pointer register. Use ck Pointer.
Example	MOV #080h,B	;Register B = SP value.
	LABEL LDSP	;Copy Register B to the stack ;pointer.

Syntax	[<label>] LDST #iop8</label>				
Execution	(iop8) → (ST)				
Options	$\frac{\text{inst}}{\text{LDST}} \frac{\text{operands}}{\text{none}} \frac{\text{bytes}}{2} \frac{\text{cycles}}{6} \frac{\text{operation}}{\text{FO}} \frac{\text{operation}}{\text{iop8}} \rightarrow (\text{ST})$				
Status Bits Affected	 C Set on value loaded N Set on value loaded Z Set on value loaded V Set on value loaded IE1 Set on value loaded IE2 Set on value loaded 				
Description	The LDST copies the immediate value operand to the Status register. Any combination of bits may be loaded into the status register using this command. Some instructions such as EINT, EINTL, EINTH or DINT are assembled into this instruction.				
Example	LABEL LDST #08Ch ;Copy immediate value to ;the Status Register and ;set IE2 bit				

MOV

Syntax	[<label>] MOV <s>,<d></d></s></label>
Execution	$(s) \rightarrow (d)$
Options	instoperandsbytescyclesopcodeoperationREGISTER: $MOV A, B$ 19C0(A) \rightarrow (B)MOV A, Rd27D0(A) \rightarrow (Rd)MOV B, A1862(B) \rightarrow (A)MOV B, Rd27D1(B) \rightarrow (Rd)MOV B, Rd27D1(B) \rightarrow (Rd)MOV Rs, A2712(Rs) \rightarrow (A)MOV Rs, B2732(Rs) \rightarrow (B)MOV Rs, Rd3942(Rs) \rightarrow (Rd)MOV #iop8, A2622iop8 \rightarrow (A)MOV #iop8, Rd3872iop8 \rightarrow (Rd)PERIPHERAL: $MOV A, Pd$ 2821MOV A, Pd2851(B) \rightarrow (Pd)MOV Rs, Pd31071(Rs) \rightarrow (Pd)
	MOV Ps,A 2 8 80 $(Ps) \rightarrow (A)$ MOV Ps,B 2 8 91 $(Ps) \rightarrow (B)$ MOV Ps,Rd 3 10 A2 $(Ps) \rightarrow (Rd)$ MOV #iop8,Pd 3 10 F7 iop8 $\rightarrow (Pd)$ EXTENDED:
	$\begin{array}{llllllllllllllllllllllllllllllllllll$
Status Bits Affected	C ← 0 N Set on value loaded Z Set on value loaded V ← 0
Description	MOV transfers values within the memory space. Immediate values may be loaded directly into the registers. In extended addressing modes the pro- cessor must use register A. A MOV instruction that uses Register A or B as an operand requires fewer bytes. The MOV Pn,Rn and MOV Rn,Pn in- structions have the operands reversed when assembled into machine code.
Examples	LABEL MOV A,B ;Move the contents of Register ;A to Register B
	MOV R32,R105 ;Move the contents of register ;32 to register 105
	MOV #010h,R3 ;Move #010h to register 3

12-65

Syntax [<label>] MOVW <s>,<Rd>

Execution $(s) \rightarrow (Rd)$

Options	inst operands	<u>bytes</u>	cycles o	opcode	<u>operation</u>
	MOVW#iop16,Rpd	4	13	88	iop16 → (Rd-1:Rd)
·	MOVWRps,Rpd	3	12	98	(Rs-1:Rs) → (Rd-1:Rd)
	MOVW#off8(Rs),Rpd	d 5	20	F4 E8	(Rs-1:Rs)+off8 → (Rd-1:Rd)
	MOVW#iop16(B),Rp	d 4	15	A8	(B) + iop16 → (Rd-1:Rd)
					;blank.1

Status Bits Affected

ffected	С	← 0
	N	Set on MSB moved
	Z	Set on MSB moved
	v	← 0

Description MOVW moves a two-byte value to the register pair indicated by the destination register number. (Note that Rpd should be greater than 0.) The destination points to the LSB of the destination register pair. The source may be a 16-bit constant, another register pair, or an indexed address. For the Indexed address, the source must be of the form "#ADDR(B)" where ADDR is a 16-bit constant or address. This 16-bit value is added (via 16-bit addition) to the contents of the B register, and the result placed in the destination register pair. This stores an indexed address into a register pair, for use later in indirect addressing mode. This is not to be confused with the extended addressing instruction LABEL(B).

Examples	LABEL	MOVW	#1234h,R3	;1234h → (R2:R3)
		MOVW	R5,R3	;(R4:R5) → (R2:R3) ;R5,R3 = LSB
		MOVW	#TAB(B),R3	;TAB + (B) → (R2:R3) ;R3=LSB
l		MOVW	#127(R200),R34	;127 + (R199:R200) → ;(R33:R34)
E		MOVW	#-128(R200),R34	;(R199:R200) - 128 → ;(R33:R34)

MPY

ļ

Syntax	[<label>]</label>	MPY <s></s>	, <rn></rn>	
Execution	(s) × (Rr) → (A:B) Re	sult always stor	ed in A,B A = MSB
Options	MPY B, MPY Rs MPY Rs MPY Rs MPY #id MPY #id		cycles opcode 47 6C 46 1C 46 3C 48 4C 45 2C 45 5C 47 7C	$\begin{array}{l} \underline{\text{operation}}\\ (A) \ X \ (B) \rightarrow (A:B)\\ (A) \ X \ (Rs) \rightarrow (A:B)\\ (B) \ X \ (Rs) \rightarrow (A:B)\\ (Rd) \ X \ (Rs) \rightarrow (A:B)\\ (A) \ X \ iop8 \rightarrow (A:B)\\ (B) \ X \ iop8 \rightarrow (A:B)\\ (Rd) \ X \ iop8 \rightarrow (A:B)\\ (Rd) \ X \ iop8 \rightarrow (A:B)\\ \end{array}$
Status Bits Affected		on MSB of re	esults (Register esults (Register	
Description	erand. The significant of perforn less, then	te 16-bit resu byte in A. M ning double-b it may be faste	It is placed in t ultiplying by a p yte shifts. If a er to use RLC or	general source and destination op- he A, B register pair with the most power of two is a convenient means double byte shift is three places or RRC instead of multiply. If a single ways faster to use RLC or RRC.
Examples	LABEL	MPY R3,		ly (R3) with (A), store in A, B register pair
		MPY #0321		ly 32h with (B), store ister pair A, B
		MPY R12,		ly (R12) with (R7) and In A, B register pair

12

Syntax	[<label>] NOP</label>
Execution	$(PC) + 1 \rightarrow (PC)$
Options	<u>inst</u> <u>operands</u> <u>bytes</u> <u>cycles</u> <u>opcode</u> NOP none 1 7 FF
Status Bits Affected	None
Description	NOP is useful as a pad instruction during program development, to "patch out" unwanted or erroneous instructions or to leave room for code changes during development. It is also useful in software timing loops.
Example	LABEL NOP

Syntax	[<lat< th=""><th colspan="5">[<label>] OR <s>,<rd></rd></s></label></th></lat<>	[<label>] OR <s>,<rd></rd></s></label>				
Execution	(s) C	(s) OR (Rd) → (Rd)				
Options	inst OR OR OR OR OR OR OR OR	operands A,Pd B,A Rs,A Rs,B Rs,Rd #iop8,B #iop8,B #iop8,Re #iop8,Pe	2 2 1 2 3 2 2 4 3	ycles opcode 9 84 9 94 8 64 7 14 7 34 9 44 6 24 6 54 8 74 10 A4	$\frac{\text{operation}}{(A) \text{ OR } (Pd) \rightarrow (Pd)}$ (B) OR (Pd) \rightarrow (Pd) (B) OR (A) \rightarrow (A) (Rs) OR (A) \rightarrow (A) (Rs) OR (B) \rightarrow (B) (Rs) OR (Rd) \rightarrow (Rd) iop8 OR (A) \rightarrow (A) iop8 OR (B) \rightarrow (B) iop8 OR (Rd) \rightarrow (Rd) iop8 OR (Pd) \rightarrow (Pd)	
Status Bits Affected	C N Z V	← 0 Set on re Set on re ← 0				
Description	in a r	egister. If	a register		he OR operation is used to set bits the destination then a 1 is placed in urce operand.	
Examples	LABE	EL OR	A,R12	? ;OR the ;store :	A Register with R12, in R12	
		OR	#00Fh,		wer nibble of A to 1s, upper nibble unchanged	
		OR	R8,B	;OR (R8)) with (B), store in B	

POP	POP from Stack POP
Syntax	[<label>] POP <d></d></label>
Execution	$((SP)) \rightarrow (d)$ (SP) - 1 \rightarrow (SP) (Move value then decrement SP)
Options	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Status Bits Affected	C ← 0 N Set on value POPed Z Set on value POPed V ← 0
	Note: POP ST affects all status bits.
Description	POP pulls a value from the top of the stack. The stack can be used to save or pass values between routines. The Status Register may be replaced with the contents on the stack by the statement POP ST. This one-byte in- struction is usually executed in conjunction with a previously performed PUSH ST instruction.
Evenetee	TARET DOD DOD Tool DOD with we lue on top of shock

Examples LABEL POP R32 ;Load R32 with value on top of stack


POP ST ;Load Status Register with ;value on top of stack

PUSH

Syntax	[<label>] PUSH <s></s></label>
Execution	(SP) + 1 → (SP) (s) → ((SP)) (Increment SP then move value)
Options	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Status Bits Affected	C ← 0 N Set on value PUSHed Z Set on value PUSHed V ← 0 Note: Status bits are unchanged for PUSH ST
Description	PUSH places a value on the top of the stack. The stack is used to save or pass values between routines.
	The Status Register may be pushed on the stack with the statement PUSH ST This one-byte instruction is usually executed in conjunction with a subsequently performed POP ST instruction.
Examples	LABEL PUSH A ;Move (A) to top of stack
	PUSH ST ;Move status to top of stack

Syntax	[<lab< th=""><th>el>] RL</th><th><rn></rn></th><th></th><th></th></lab<>	el>] RL	<rn></rn>		
Execution	Bit(n) Bit(7)) → Bit(n+) → Bit(0) ;	1) and car	ry	
Options	<u>inst</u> RL RL RL	<u>operands</u> A B Rn	<u>bytes</u> 1 1 2	cycles 8 8 6	opcode BE CE DE
Status Bits Affected	C N Z V	Set to bit Set on res Set on res ← 0	sult	e origin	al operand
Description	PL oi	roularly chi	to tho	doctinati	ion contont


Description RL circularly shifts the destination contents one bit to the left. The MSb is shifted into the LSb; the carry bit is also set to the original MSb value.



For example, if Register B contains the value 93h, then RL changes the contents of B to 27h and sets the carry bit.

Examples	LABEL	\mathtt{RL}	R102	
		\mathtt{RL}	А	
		\mathtt{RL}	В	

Syntax	[<label>] RLC <rn></rn></label>
Execution	Bit(n) → Bit(n+1) Carry → Bit(0) Bit(7) → Carry
Options	<u>inst</u> operands bytes cycles opcode RLC A 1 8 BF RLC B 1 8 CF RLC Rn 2 6 DF
Status Bits Affected	 C Set to bit 7 of the original operand N Set on result Z Set on result V ← 0
Description	RLC circularly shifts the destination contents one bit to the left and through the carry. The original carry bit contents shift into the LSb, and the original MSb shifts into the carry bit.



For example, if Register B contains the value 93h and the carry bit is a zero, then the RLC instruction changes the operand value to 26h and the carry to one.


Rotating left effectively multiplies the value by 2. Using multiple rotates, any power of 2 (2, 4, 8, 16,...) can be achieved. This type of multiply can be faster than the MPY (multiply) instruction. This instruction is also useful in rotates where a value is contained in more than one byte such as an address or in multiplying a large multibyte number by 2. Care must be taken to assure that the carry is at the proper value. The SETC or CLRC instructions may be used to setup the correct value.

Examples LABEL RLC R72

RLC A

RLC B

Syntax Execution	[<label>] RR <rn> Bit(n+1) → Bit(n) Bit(0) → Bit (7) and carry</rn></label>			
Options	inst operands bytes cycles opcode RR A 1 8 BC RR B 1 8 CC RR Rn 2 6 DC			
Status Bits Affected	 C Set to bit 0 of the original value N Set on result Z Set on result V ← 0 			
Description	RR circularly shifts the destination contents one bit to the right. The LSb is shifted into the MSb, and the carry bit is also set to the original LSb va- lue.			



For example, if Register B contains the value 93h, then the "RR B" instruction changes the contents of B to C9h and sets the carry status bit.


Example LABEL RR A

Rotate Right Through Carry

۲ ۷			
v			

Syntax	[<label>] RRC <rn></rn></label>				
Execution	Bit(n+1) → Bit(n) Carry → Bit(7) Bit(0) → Carry				
Options	<u>inst</u> operands bytes cycles opcode RRC A 1 8 BD RRC B 1 8 CD RRC Rn 2 6 DD				
Status Bits Affected	 C Set to bit 0 of the original value N Set on result Z Set on result V ← 0 				

Description RRC circularly shifts the destination contents one bit to the right through the carry. The carry bit contents shift into the MSb, and the LSb is shifted into the carry bit.



For example, if Register B contains the value 93h and the carry bit is zero, then RRC changes the operand value to 49h and sets the carry bit.

When the carry is 0 this instruction effectively divides the value by two. A value of 80h becomes 40h. By repetitive use of this instruction, the value can be divided by any power of two. Care must be taken to assure the correct value in the carry bit.

Example LABEL RRC R32

Syntax	[<label>] RTI</label>
Execution	$\begin{array}{l} ((SP)) \rightarrow (PC \ LSB) \\ (SP) - 1 \rightarrow (SP) \\ ((SP)) \rightarrow (PC \ MSB) \\ (SP) - 1 \rightarrow (SP) \\ ((SP)) \rightarrow (ST) \\ (SP) - 1 \rightarrow (SP) \end{array}$
Options	<u>inst operands bytes cycles opcode</u> RTI none 1 12 FA
Status Bits Affected	Status Register is loaded from the stack
Description	RTI is typically the last instruction executed in an interrupt service routine. RTI restores the Status Register to its state immediately before the interrupt occurred and branches back to the program at the instruction boundary where the interrupt occurred. In an interrupt routine, there must be an equal number of POP's and PUSH's so that the Stack is pointing to the correct return address and not some other data.

Example LABEL RTI ;Return to main program from interrupt routine

RTS

Syntax	[<label>] RTS</label>
Execution	$\begin{array}{l} ((SP)) & \rightarrow (PC \ LSB) \\ (SP) & -1 \rightarrow (SP) \\ ((SP)) & \rightarrow (PC \ MSB) \\ (SP) & -1 \rightarrow (SP) \end{array}$
Options	<u>inst operands bytes cycles opcode</u> RTS none 1 9 F9
Status Bits Affected	None
Description	RTS is typically the last instruction executed in a subroutine. RTS branches to the location immediately following the subroutine call instruction. In the called subroutine there must be an equal number of POPs and PUSHes so that the stack is pointing to the return address and not some other data.
Example	LABEL RTS ;Return to main program from subroutine

Syntax	[<label>] SBB <s>,<rd></rd></s></label>				
Execution	$(Rd) - (s) - 1 + (C) \rightarrow (Rd)$				
Options	inst operanc SBB B,A SBB Rs,A SBB Rs,B SBB Rs,Rd SBB #iop8, SBB #iop8, SBB #iop8,	1 8 2 7 2 7 3 9 A 2 6 B 2 6	<u>s opcode</u> 6B 1B 3B 4B 2B 5B 7B	$\begin{array}{l} \underline{\text{operation}} \\ \hline (A) - (B) - 1 + (C) \rightarrow (A) \\ \hline (A) - (Rs) - 1 + (C) \rightarrow (A) \\ \hline (B) - (Rs) - 1 + (C) \rightarrow (B) \\ \hline (Rd) - (Rs) - 1 + (C) \rightarrow (Rd) \\ \hline (A) - iop8 - 1 + (C) \rightarrow (A) \\ \hline (B) - iop8 - 1 + (C) \rightarrow (B) \\ \hline (Rd) - iop8 - 1 + (C) \rightarrow (Rd) \\ \hline \end{array}$	
Status Bits Affected	 C Set to 1 if no borrow; 0 otherwise N Set on result Z Set on result V ((C XOR N) AND (Source[Bit 7] XOR Destination[Bit 7])) 				
Description	SBB performs multibyte 2's complement subtraction. An SBB instruction with an immediate operand of zero value is equivalent to a conditional decrement of the destination operand, dependent on the carry value. If $(s)=0$ and $(C)=0$ then (Rd) is decremented. A borrow occurs if the result is negative. In this case, the carry bit is set to 0. The carry bit can be thought of as the "no-borrow" bit.				
Examples	LABEL SE	BB #023h,B	;tract	act 23h from (B), sub- 1, add the carry bit core in Register B	
	SU SE		;bit nu ;the LS ;use th	21 and R2:R3 contain 16 imbers. SUB subtracts SB and the SBB will ne carry as a borrow g the subtract of SB.	

Syntax	[<label>] SBITO <name></name></label>					
Execution	0 → <name></name>					
Options	<u>inst</u> opera SBITO Rnai SBITO Pnar	ne 3		<u>pcode</u> 73 A3	$\begin{array}{l} \underline{\text{operation}}\\ 0 \rightarrow < \text{bit} \\ 0 \rightarrow < \text{bit} \\ \end{array}$	Register bits Peripheral bits
Status Bits Affected		n result n result				
Description	SBITO is an assembler constructed instruction that conveniently clears the value of the named bit without having to specify a register or mask. This enhances the readability of the software program. This instruction assembles to the instructions AND #iop8,Rd or AND #iop8,Pd. The name for the bit is defined by the .DBIT assembler directive.					
Examples	INTIENA	.DBIT	7,P01C	;bit	interrupt is now ed INT1ENA	1 enable
	TEST	.DBIT	4,R33		4 of regis now named 1	
	LABEL	SBITO	TEST	;Clea ;TESI	rs the val bit	lue of the
		SBITO	INT1ENA	;Disa	bles Inter	rrupt 1

.

~

Syntax	[<label>] SBIT1 <name></name></label>					
Execution	1 → <name></name>					
Options	<u>inst</u> opera SBIT1 Rnar SBIT1 Pnar	me <u>3</u> 8	pcode <u>operation</u> 74 1 → <bit> Register bits A4 1 → <bit> Peripheral bits</bit></bit>			
Status Bits Affected		n result n result				
Description	SBIT1 is an assembler constructed instruction that conveniently sets the value of the named bit without having to specify a register or mask. This enhances the readability of the software program. This instruction assembles to the instructions OR #iop8,Rd" or OR #iop8,Pd. The name for the bit is defined by the .DBIT assembler directive.					
Examples	INT1ENA	.DBIT 7,P01C	;The interrupt 1 enable bit ;is now named INT1ENA			
	TEST	.DBIT 4,R33	;Bit 4 of register 33 is now ;named TEST			
	LABEL	SBIT1 TEST	;Sets the value of the TEST ;bit to 1			
		SBIT1 INT1ENA	;Enables Interrupt 1			

Syntax	[<label>] SETC</label>				
Execution	1 → (C)				
Options	<u>inst operands bytes cycles opcode</u> SETC none 1 7 F8				
Status Bits Affected	$ \begin{array}{ccc} \mathbf{C} & \leftarrow 1 \\ \mathbf{N} & \leftarrow 0 \\ \mathbf{Z} & \leftarrow 1 \\ \mathbf{V} & \leftarrow 0 \end{array} $				
Description	SETC sets the carry flag. May be used before an arithmetic or rotate in- struction. The IE1 and IE2 enable bits are not affected.				
Example	LABEL SETC ;Set the carry bit in the status ;register ;Status register = OAxh				

Syntax	[<label>] STSP</label>				
Execution	(SP) → (B)				
Options	<u>inst operands bytes cycles opcode</u> STSP none 1 8 FE				
Status Bits Affected	None				
Description	STSP copies the contents of the stack pointer to Register B. This instruc- tion can be used to test the stack size. The indexed addressing mode may be used to reference operands on the stack.				
Example	LABEL STSP ;Copy the contents of stack pointer ;to Register B				

S	U	В

Syntax	[<label>] SUB <s>,<rd></rd></s></label>					
Execution	(Rd) - ((Rd) - (s) → (Rd)				
Options	SUB F SUB F SUB F SUB F SUB # SUB #	berands 3,A Rs,A Rs,B Rs,Rd fiop8,A fiop8,B fiop8,Rd	bytes cycle 1 8 2 7 2 7 3 9 2 6 2 6 3 8	6A 1A 3A 4A		
Status Bits Affected	N S Z S	et on resi et on resi	ult		set to 0] XOR Destination[Bit 7]))	
Description	SUB performs 2's complement subtraction. The carry bit is set to 0 if a borrow is required. The carry bit could be thought as a "no-borrow" bit in this case.					
Examples	LABEL	SUB	R19,B	;(B) m: ;stored	inus (R19) is 1 in B	
		SUB	076h,A	;(A) mi ;in A	inus 076h is stored	
		SUB R4,R9 ;(R9) minus (R4) is stored ;in R9			ninus (R4) is stored	

SWAP

Swap Nibbles

SWAP

Syntax	[<label>] SWAP <rn></rn></label>										
Execution	Bits (7,6	,5,4, / 3,:	2,1,0) -	→ Bits (3,2,1	,0, /	7,6,5	i,4)			
Options	<u>inst</u> or SWAP A SWAP B SWAP R		<u>bγtes</u> <u>c</u> 1 1 2	<u>ycles o</u> 11 11 9	pcod B7 C7 D7	<u>le</u>					
Status Bits Affected	N Se	et on resu et on resu	ults	inal reg	jister	or E	Bit O c	of res	ult register		
Description	SWAP exchanges the first four bits with the second four bits. This in- struction is equivalent to four consecutive RL (rotate left) instructions. It manipulates four bit operands, especially useful for packed BCD operations.										
Examples	LABEL	SWAP	R45	;Swit	ch	Lo	and	Hi	nibbles	of	R45
		SWAP	A	;Swit	ch	Lo	and	Hi	nibbles	of	A
		SWAP	В	;Swit	ch	Lo	and	Hi	nibbles	of	В

Syntax [<label>] TRAP <n> where n = 0 thru 15

Execution

(SP) + 1	→ (SP)
(PC MSB)	→ ((SP))
(SP) + 1	→ (SP)
(PC LSB)	→ ((SP))
(Entry vector)	

Options

inst operands TRAP 0 TRAP 1 TRAP 2 TRAP 3 TRAP 4 TRAP 5 TRAP 6 TRAP 7 TRAP 7 TRAP 8 TRAP 9 TRAP 10 TRAP 11 TRAP 12 TRAP 13 TRAP 14	s <u>bytes</u> 1 1 1 1 1 1 1 1 1 1 1 1 1	14 14 14 14 14 14 14 14 14 14 14 14	opcode EF ED EC EB EA E9 E8 E7 E6 E5 E4 E3 E2 E1	Entry-vector <u>MSB</u> <u>LSB</u> 7FDE 7FDF 7FDC 7FDD 7FDA 7FDB 7FD8 7FD9 7FD6 7FD7 7FD4 7FD5 7FD2 7FD3 7FD0 7FD1 7FCC 7FCD 7FCC 7FCD 7FCA 7FCB 7FC8 7FC9 7FC6 7FC7 7FC4 7FC5 7FC2 7FC3
	1			
TRAP 14 TRAP 15	1	14 14	E1 FO	7FC2 7FC3 7FC0 7FC1
TRAC 10	1	14	EU	TEGO TEGI

Status Bits

Affected None

Description Trap is a one-byte subroutine call. The operand $\langle n \rangle$ is a trap number that identifies a location in the trap vector table, addresses 07FC0h to 07FDFh in memory. The contents of the two-byte vector location form a 16-bit trap vector to which a subroutine call is performed. The TRAP is more efficient than a CALL when invoking the same routine more than once because less bytes are needed. The subroutine addresses are stored like all other addresses in memory, with the least significant byte in the higher-addressed location, as indicated above.

Example	LABEL TRAP O	;Execute subroutine at TRAPONE
	.sect trap, 07FC0h	;Define section starting ;at 7FCOh
	.word TRAP 15,TRAP 14	;Define TRAPS 15 AND 14 ;subroutine entry points

TST Test, Set Flags from Register

Syntax	[<label>] TST < [A],[B]></label>				
Execution	C,N,Z,V bits affected				
Options	<u>inst</u> operands bytes cycles opcode TST A 1 9 B0 TST B 1 10 C6				
Status Bits Affected	 C ← 0 N Set or cleared based on operand Z Set or cleared based on operand V ← 0 				
Description	TST sets the status bits according to the value in Register A or B. This allows conditional Jumps on the value in the register.				
Example	LABEL TST A ;Check for zero and negative ;conditions in register A				

TST B ;Check for zero and negative ;conditions in register B

TST

<u>XCHB</u>

Exchange with Register B

Syntax	[<label>] XCHB <rn></rn></label>				
Execution	(B) ←→ (Rn)				
Options	ХСНВ А ХСНВ В	<u>vtes cycles opcode</u> 1 10 B6 1 10 C6 2 8 D6	$\begin{array}{l} \underline{operation} \\ (A) \leftarrow \rightarrow (B) \\ (B) \leftarrow \rightarrow (B) \\ (Rn) \leftarrow \rightarrow (B) \end{array} (TST B) \\ (Rn) \leftarrow \rightarrow (B) \end{array}$		
Status Bits Affected	C ← 0 N Set on original contents of B Z Set on original contents of B V ← 0				
Description		The XCHB instruc	ter B without going through an in- tion with the B Register as the op- tion.		
Examples	LABEL XCHB	A ;Exchange ;Register	Register B with A		
	ХСНВ	R3 ;Exchange	Register B with R3		

ł,

XOR

XOR

(Rd) A) Β (Ŕd) (Pd)

Syntax [<	<label>] X(</label>	OR <s>,<d></d></s>
-----------	---------------------	--------------------

Execution inct

Options

(s)	XOR	(d)	→	(d)	

mst	operanus	Dytes	cycles	opcode	operation
XOR	A,Pd	2	9	85	$\overline{(A) XOR} (Pd) \rightarrow (Pd)$
XOR	B,A	1	8	65	(B) XOR (A) → (A)
XOR	B,Pd	2	9	95	(B) XOR (Pd) → (Pd)
XOR	Rs,A	2	7	15	(Rs) XOR (A) → (A)
XOR	Rs,B	2	7	35	(Rs) XOR (B) → (B)
XOR	Rs,Rd	3	9	45	(Rs) XOR (Rd) → (Rd)
XOR	#iop8,A	2	6	25	iop8 XOR (A) → (A)
XOR	#iop8,B	2	6	55	$iop8 XOR (B) \rightarrow (B)$
XOR	#iop8,Rd	3	8	75	iop8 XOR (Rd) \rightarrow (Rd)
XOR	#iop8,Pd	3	10	A5	iop8 XOR (Pd) → (Pd)


anaada

Sta	itus	Bits
Aff	ecte	ed

С	← 0
N	Set on result
Z	Set on result
V	← 0

Description XOR performs a bit-wise exclusive OR operation on the operands. The XOR instruction can be used to complement bits in the destination operand. This operation can also toggle a bit in a register. If the bit value in the destination needs to be the opposite from what it currently is, then the source should contain a 1 in that bit location.

Examples	LABEL	XOR	R98,R125	;XOR (R98) with (R125), ;store in R125
		XOR	#01 , R20	;Toggle bit 0 in R20
		XOR	В,А	;XOR (B) with (A), store ;in register A



13. Design Aids

This section contains sample TMS370 applications to aid the programmer in system development.

This section covers the following topics:

Section Page 13.1 13.1.1 Read Cycle Timing 13-7 13.1.2Write Cycle Timing 13-10 13.1.3 13.1.4 Software Examples For Bank Switching 13-13 13.2 Programming with the TMS370 Family 13-15 Serial Communications 13-18 13.3 13.3.1 SPI Port Interfacing 13-18 13.3.2 Analog/Digital Converter 13-21 13.4 13.5 13.5.1 T1PWM Pin Setup 13-22 13.5.2 13.5.3 RAM Self Test 13-23 ROM Checksum 13-24 13.5.4 13.5.5 13.5.6 BCD-To-Binary Conversion 13-25 13.5.7 BCD String Addition 13-26 13.5.8 Bubble Sort 13-27 13.5.913.5.10 16-by-16 (32-Bit) Multiplication 13-29 13.5.11 Keyboard Scan 13-29 13.5.12 13.5.13 Divide Instruction 2 13-31 13.5.14

13.1 Microprocessor Interface Example

The following exercise is one method of interfacing the TMS370 family with common memory. The goals of this example are as follows:

- Interface with the maximum amount of memory
- Use the least expensive logic elements
- Use a minimum amount of parts
- Maintain sufficient system speed

The example shown in Figure 13-1 illustrates a balance of these goals. In this case, the TMS370C850 is used with three TMS27C256s to provide 96K bytes of EPROM and two HM6264LP-15s to give 16K of RAM. Peripheral devices using up to 64 bytes of memory space may also interface to the bus. This gives a total memory of 116K; 112K of external memory and 4K memory internal to the microprocessor. The current timings for the EPROM and RAM memory devices are given in Table 13-1. Since specifications change from time to time, always check the latest data sheets for the devices used.




Figure 13-1. Microprocessor Interface Example

The devices used in the TMS370/Interface Example Circuit are:

TMS370C850 - 8-bit CMOS microcomputer

TMS27C256 - 32K x 8 EPROM

HM6264LP - Hitachi 8K x 8 RAM

The timing specifications for the TMS27C256-30 EEPROM devices are as follows:

Symbol	Description	Min	Max
$t_a(A)$	Access time from address		300 ns
t _a (E)	Access time from enable		300 ns
	Output disable time	0 ns	105 ns
t _{dis} t _v (A)	Output data valid after addr. change	0 ns	

Reference: 1986 TI MOS Memory Data book

The timing specifications for the HM6264P-15 RAM device are as follows:

<u>Symbol</u>	<u>Description</u>	<u>Min</u>	<u>Max</u>
t _{AA}	Address access time		150 ns
toHz	Out disable to output in high Z	0	
t _{C01}	Chip selection to output		150 ns
tHZ1	Chip Deselection to output in high Z	0 ns	50 ns
tcw	Chip select to end of write	100 ns	
twp	Write pulse width	90 ns	
tDW	Data to write time overlap	60 ns	
^t DH	Data hold from write time	0 ns	

Reference: #M10 Hitachi Memory Data Book

The TMS370 family is designed to use a clock speed of 20 MHz. This means that slower peripheral devices may not be able to react quick enough to operate properly. The TMS370C050 has the ability to insert Wait states to slow the bus accesses in three different ways. The first way uses the AUTOWAIT DISABLE bit at SCCR1.4 to add 1 wait state to all external accesses. The second way uses the PF AUTOWAIT bit at SCCR0.5 to add 2 wait states to the external peripheral file access in order to accommadate slower devices. The third way allows the external device to pull the WAIT pin low and add as many wait states as is required to service the slower device. The table below shows the various combinations.

	Wait State Control Bits		lock Cycles Access
PF Auto Wait	Autowait Disable	PF File	External Memory
0	0	3	3
0	1	2	2
1	0	4	3
1	1	4	2

Table 13-1. Wait State Control Bits

SYMBOL	PARAMETER	MIN (nS)	MAX (nS)
t _c :†	CLKOUT (system clock)cycle time	200	2000
t _w (COH)	CLKOUT high pulse duration	.5t _c	.5t _c +20
t _w (COL)	CLKOUT low pulse duration	.5t _c -20	.5t _c
t _d (COL-A)	Delay time. CLKOUT low to address, R/ $\overline{W},$ and \overline{OCF}		.25t _c +40
t _v (A)	Address valid to EDS, CSE1, CSE2, CSH1 CSH2,CSH3, and CSPFlow	.5t _c -50 .5t _c -50	
t _{su} (D)	Write data setup time to EDS high	.75t _c -40‡	
t _h (EH-A)	Address, R/W, and OCF hold time from EDS, CSE1, CSE2, CSH1,CSH2, CSH3, and CSPF high	.5t _c -40	
t _h (EH-D)W	Write data hold time from EDS high	.75t _c +15	
t _d (DZ-EL)	Delay time, data bus high impedance to EDS low (read cycle)	.25t _c -30	
t _d (EH-D)	Delay time, EDS high to data bus enable (read cycle)	1.25t _c -40	
T _d (EL-DV)	Delay time, EDS low to read data valid		t _c -65‡
t _h (EH-D)R	Read data hold time from EDS high	0	
t _{su} (WT-COH)	WAIT setup time to CLKOUT high	.25t _c +75§	
t _h (COH-WT)	WAIT hold time from CLKOUT	0	
t _d (EL-WTV)	Delay time, EDS low to WAIT valid		.5t _c -70
tw	Pulse duration; EDS, CSE1, CSE2, CSH1, CSH2, CSH3, and CSPF low	t _c -40‡	t _c +40‡
t _d (AV-DV)R	Delay time, address valid to read data valid		1.5t _c -75‡
t _d (AV-WTV)	Delay time, address valid to WAIT valid		t _c -85
t _d (AV-EH)	Delay time, address valid to EDS high (end of write)	1.5t _c -40‡	

Table 13-2	. Memory	Interface	Timing
------------	----------	-----------	--------

Notes: 1

 $t_{c} is$ defined to be $2/f_{OSC}$ and may be referred to as a machine state or simply a state. ŧ.

If wait state, PF Wait, or Auto-Wait feature is used, add

 $t_{\rm c}$ to this value for each wait state invoked. If the Auto-Wait feature is enabled, the WAIT

§ input may assume a "Don't Care" condition until the third cvcle of the access.

The following paragraphs discuss the more important signal timings that need to be considered when interfacing the TMS370 with external memory. With each system design there are usually trade-offs due to speed and/or budget constraints. The timings given here reflect worst case specifications and typical values have been avoided where possible.

13.1.1 Read Cycle Timing

The TMS370 requires a minimum amount of address-to-data access time dependent on the CPU clock speed and the number of wait states used. When interfacing the TMS370 with external memory devices, the following requirements need to be met or incorrect data may be read. These requirements are based on a 20 MHz clock frequency.

13.1.1.1 Valid Address To Data Read Time Requirement

The valid address to data read time requirement is the basic read cycle requirement that must be met by the external device. This requirement is described as the period from the instant the TMS370 outputs a valid address until the TMS370 requires data on the data bus pins. This requirement is variable by using wait states to delay the moment the TMS370 reads data.




Figure 13-2. Valid Address-To-Data Read Timing

Name	Description	Formula	Time
$\overline{t_d(AV-DV)R}$	TMS370 (0 wait) requires data	1.5t c-75	225 ns(too fast)
t _d (AV-DV)R	TMS370 (1 wait) requires data	2.5t _c -75	425 ns(ok)
t _d (AV-DV)R	TMS370 (PF wait) requires data	3.5t _c -75	625 ns(ok)
$t_a(A)$	TMS27C256-45 provides data	•	450 ns(too slow)
$t_a(A)$	TMS27C256-30 provides data		300 ns(ok)
tAA	HM6264-15 provides data		150 ns(ok)


As indicated above, the EPROM (TMS27C256) cannot provide the the data quick enough when the TMS370 device runs at full speed (zero wait states.) Therefore, the TMS370 device should use the Auto-Wait feature (SCC1.4) to add a wait state (one clock cycle) to the timing, in order to slow the bus accesses. The wait state extends the access time (data required by TMS370) until 425 ns, and by that time the EPROM is ready with the data. The Auto-Wait feature allows the TMS370 to be used in low cost applications where cheaper, slower memory devices are to be used. The HM6264-15 can exceed the TMS370's minimum address-to-data setup time with no wait states. The Auto-Wait feature may be turned off when accessing external RAM comparable to the Hitachi device to speed system throughput.


A peripheral device may have up to 625 ns to respond to the TMS370 if the Peripheral Wait states are enabled. If the extra wait states are not needed, the TMS370 treats the peripheral device like other memory.

13.1.1.2 Chip Select Low To Data Read Requirements

This parameter states the amount of delay from the time the chip select signal goes low to the time the TMS370 expects valid data on the bus. The chip select (\overline{CSxx} or \overline{EDS}) signal(s) must be used with external memory to validate the memory cycle. Connnecting the Chip Select (CSxx) pin of the TMS370 to the EPROM's enable (\overline{E}) pin allows the EPROM to enter the low power Standby mode when not providing data. This significantly lowers the power requirements for the system because only one EPROM operates in the full-power operating mode at any one time. The HM6264 also enters a low-power standby mode whenever the $\overline{CS1}$ pin is used with a TMS370 chip select pin.

Name	Description	Formula	Time
t _d (EL-DV)	TMS370 (0 wait) requires data	t _c -65	135 ns(too fast)
t _d (EL-DV)	TMS370 (1 wait) requires data	2ť _c -65	335 ns(ok)
t _d (EL-DV)	TMS370 (pf wait) requires data	3t _c -65	535 ns(ok)
t _a (E)	TMS27C256-30 provides data	-	300 ns(ok)
tC01	HM6264-15 provides data		150 ns(ok)





13.1.1.3 Chip Select High To Next Data Bus Drive Requirements

The TMS370 and the Memory device should not drive the bus at the same time. This can lead to increased stress and noise spiking on the Vcc and Vss lines, reducing the reliability of the device. Memory devices often continue to drive the bus for a short time after the chip select signal goes high. This normally doesn't present a problem unless the chip select signal is delayed by interface circuitry and the data is not. If the chip select high transition is delayed long enough (and the data is not), the TMS370 will have initiated a write cycle while the memory is still providing (reading) data.





Figure 13-4. Chip Select High To Next Data Bus Drive Timing

13.1.1.4 Read Data Hold After Chip Select High Requirements

The high transition of the Chip Select signal indicates the end of a data transfer (in this case, a Read) cycle. The memory device must provide data up to this point, otherwise, incorrect data may be read. Most memories will continue to hold (or drive) the data bus for a short time after they are deselected, althought the data may or may not be valid. After that period, the memories put their data outputs into the high-impedence state.

<u>Name</u>	Decsription	<u>Formula</u>	<u>Time</u>
t _d (EH-D)R	TMS370 (all) needs data	-	0 ns
t _V (A)	TMS27C256-30 data	-	0 ns
t _{HZ} 1	HM6264-15 holds data	- '	0 ns





13.1.2 Write Cycle Timing

The write cycle timing is defined primarily by the characteristics of the RAM interfacing with the TMS370. The Hitachi HM6264 used in the example offers two types of write cycles and this application uses the type where the output enable (\overline{OE}) pin is always fixed low. With the CS2 pin tied to Vcc, the $\overline{CS1}$ and R/\overline{W} signals determine the read and write cycle boundaries. A seperate address decoder may be used instead of the chip select functions, but the \overline{EDS} must be used to validate the memory cycle. The \overline{EDS} signal has the same timing as the chip select signals. Figure 13-6 shows the write cycle parameters that need to be met and are discussed in the following paragraphs.

Name	Description Formula	Time
tw	TMS370 (no wait) pulse width provided tc-40	160 ns
tŵ	TMS370 (pf wait) pulse width provided 3t _C -40	560 ns
tcw	HM6264-15 pulse width required	100 ns

13.1.2.1 Write Data Setup Time Requirements

The write data setup time is the period the RAM needs to receive data before the chip select signal goes high (inactive).

escription	Formula	Time
MS370 (no wait) provides data	.75t _C -40	110 ns
MS370 (pf wait) provides data M6264-15 requires data	2.75t _C -40	510 ns 60 ns
	MS370 (no wait) provides data MS370 (pf wait) provides data	MS370 (no wait) provides data .75t _C -40 MS370 (pf wait) provides data 2.75t _C -40




Figure 13-6. Write Data Setup Timing

In the interface example the TMS370, even with no wait state, satisfies the HM6264-15 RAM's setup requirement. In a system design where bus tranceivers have been added, however, setup timing becomes more important.

13.1.2.2 Data Hold After Chip Select High

The TMS370 must hold valid data on the bus until the RAM no longer needs it, otherwise, incorrect data may be written into the RAM. Most RAM do not need data present on the pins following the chip select's high transition. The TMS370 generally holds data much longer than required by most RAM.

Name	Description	Formula	<u>Time</u>
t _h (EH-D)W	TMS370 (all) provides data	.75t _C +15	165 ns
t _{DH}	HM6264-15 requires data		0 ns




Figure 13-7. Write Data Hold After Chip Select High

13.1.3 Design Options

The interface example ilustrated in Figure 13-1 shows a compromise of system speed and cost. As with all projects, a priority of design goals must be established. Below are some suggestions for optimizing a system toward these goals.

13.1.3.1 Lower Cost

If system cost becomes more important, then slower ROMs which are less expensive should be used. The slowest EPROM for this device is the TMS27C256-45 with 450 ns access time. However, even with one wait state the TMS370 needs data before this EPROM can supply it. A 19 MHz or lower crystal oscillator solves the problem by extending the clock cycle time. The EPROM's \overline{E} pin can no longer be used as enable strobe because of the slower response time. The system must use the EPROM's \overline{G} pin which provides sufficient time.

A designer still desiring the low power standby mode needs to connect the \overline{E} pins of all of the EPROM's to one or more general purpose I/O pins on the TMS370. Software can then turn off the EPROMs when not in use. Since the RAMs have no trouble meeting the requirements of a 20 MHz clock, a slower crystal speed presents no problem.

A. Access time from address to valid data (@ 19 MHz, $t_c=210.5$)

TMS370 (1 wait) requires data TMS27C256-45 provide data	t _D (AV-DV)R t _A (A)	2.5t _C -75	451 ns 450 ns (ok)
B. Access time from enable low to	valid data	(@ 19 MHz,	tc=210.5)
TMS370 (1 wait) requires	td(EL-DV)	2t _C -65	335 ns

TMS27C256-45 provides data	$t_A(\overline{E})$	Ē pin	450 ns(not ok)
TMS27C256-45 provides data	t _{EN} (G)	G pin	135 ns(ok)

13.1.3.2 Faster Speed

If the main objective is system speed, then the slowest EPROM that will work with the TMS370 running without wait states should be used. The TMS370 at 20 MHz has a read access time requirement of 225 ns, therefore the TMS27C256-20 EPROM which provides data in 200 ns should be used. As with the low cost suggestions above, the EPROM's \overline{E} pin is not fast enough to use the chip select strobe. The EPROM's \overline{G} pin should be used instead. To get a low power standby mode with the EPROM's \overline{E} pin. The pins should be software enabled before entering the EPROM's program.

A. Access time from address to val	id data:		
TMS370 (no wait) requires data	t _D (AV-DV)R	1.5t _c -75	225 ns
TMS27C256-20 provide data	t _A (A)		200 ns (ok)

B. Access time from enable low to valid data:

TMS370 (no wait) requires	t _D (EL-DV)	t _C -65 135 ns
TMS27C256-20 provides data	$t_{A}(\overline{E})$	<u>E</u> pin 200 ns (not ok)
TMS27C256-20 provides data	t _{EN} (G)	Gpin 75 ns (ok)

13.1.4 Software Examples For Bank Switching

The following programs show how memory bank switching can be used by the circuit in Figure 13-1. Memory bank switching allows two or more memory devices to share the same addresses. The programmable chip select (CSHx, CSEx, and CSPF) signals are used to enable the memory devices or "banks" one at a time during a read or write cycle.

In the interface example, the three EPROM devices share addresses 8000h though FFFFh. Only one EPROM device (or bank), selected by either CSH1, CSH2, or CSH3, will be reading data at any one time. The two RAM devices are each mapped at addresses 2000h through 3FFFh. The write and read cycles involve one RAM device at a time as determined by the CSE1 and CSE2 signals. The CSPF signal controls the peripheral memory device which in our example is unspecified but defined to contain 64 bytes of memory. This device is mapped at addresses 10C0h through 10FFh.

To use external memory, the TMS370Cx50 must be configured for the microcomputer mode so that the chip select signals are available for use. The external memory devices must have 3-state outputs, since these devices share the data bus.

13.1.4.1 Initialize to EPROM/RAM Bank 1

The following program initializes the ports to use bank 1 of the EPROM and the RAM as used in Figure 13-1. The TMS370 must be in the microcomputer mode since the chip selects are not available in the microprocessor mode. After an external reset the TMS370 executes from the internal memory.

PORTI	OR	#020h,P010	;Enable Peripheral file ;auto-wait cycles
	AND	#0EFh,P011	;Enable General memory wait ;cycles (default condition ;after reset)
	MOV	#OFFh,PO21	;Set Port A up as a Data Bus
	MOV	#0FFh, P025	;Set Port B up as the Low ;Address bus
	MOV	#07Fh,P029	Set Port C 0-6 up as the High
	MOV	#000h,P02B	;C7 is not needed for address ;so make it a ;general purpose input.
	MOV	#000h,P02C	
	MOV	#0E7h,P02E	Set all CSxx to 1 when CSxx
	MOV	#0D0h, P02D	;Enable CSH1, CSE1, and $;R/\overline{W}$ functions.
	MOV	#0E7h,P02F	;Turn all Chip Selects to outputs. ;Pull-ups resistors are important ;for power-up since CSxx are high ;impedance floating inputs.

13.1.4.2 Changing to EPROM Bank 2

The following program illustrates how to change the EPROM bank while leaving the RAM banks unaffected. In this example, the program runs out of internal memory and disables all EPROM banks and then enables EPROM bank 2 for use. For this reason, the program must not reside in an EPROM. The program could test various EPROM bank 2 memory locations before executing the branch instruction in order to verify that EPROM bank 2 exists within the system.

AND	#0B9h,P02D	;Disable all EPROM banks (cannot
OR	#004h,P02D	;be done in EPROM banks. ;Enable EPROM bank 2. When turned off,
BR	ROM2	;pin outputs a 1 because of the ;initial setup above, could be done ;in 1 instruction if conditions of
		other chip selects was known.

13.1.4.3 Change To EPROM Bank 3 and RAM Bank 2

This routine provides switching from one EPROM bank to another while operating from an EPROM bank. Only one instruction (in EPROM bank 2) is needed. The code within the EPROM banks must be synchronized, and the instruction at the address after the move instruction must be a valid instruction within the new EPROM bank.

GOROM3 MOV #003h,P02D ;Enable ROM bank 3 and RAM bank 2. ROM3 ;This address must be the same ;as the beginning routine address ;in bank 3 if executing from EPROM.

13.1.4.4 Change RAM Banks

This method shows how to change RAM banks without affecting the execution out of the current EPROM bank. The RAM banks are selected and deselected the same as EPROM banks. When changing RAM or EPROM banks, the software must insure that only one bank is selected at any one time. This example disables the CSE1 and CSE2 signals and enables the CSE2 signal.

AND	#07Eh,P02D	;Turn off all RAM banks (execute ;from EPROM or on chip)
OR	#001h,P02D	;Turn on RAM bank 2. When turned off, ;pin outputs a 1 because of the ;initial set-up above

13.2 Programming with the TMS370 Family

The following example demonstrates the self-programming ability of the TMS370 family. This feature can be used to program any byte of the onboard data and program EEPROM by passing the appropriate data and address to this routine.

This program consists of 3 major sections: the procedure that loads the core program into RAM (RAMJAM), the procedure that determines the bits that need to be changed (PROGRAM), and the procedure that changes these bits (RAMPROG).

RAMJAM is a routine that moves the 19 byte core programming routine into RAM starting at address 20h in the Register area. It only needs to run once during the initialization portion of the program.

PROGRAM attempts to save programming time by checking which portions of the 2 step programming procedure have to occur. If the data already in the array is the same as the new wanted data then no programming need occur. If the program can omit a 'write ones' or a 'write zeros' operation then 10 ms is removed from the total 20 ms programming time. Every programming step that this routine omits saves 10 ms.

RAMPROG is the RAM resident routine which initiates, times and then stops the actual EEPROM programming. During this section of code the interrupts should be disabled to avoid having to use the Program memory. All program memory is disabled while programming the program EEPROM so neither a routine execution or interrupt vector access can occur during the program cy-

cle. RAMPROG resides in RAM because it needs to program both Data and Program EEPROM for this general purpose example.

All read and write access to an entire EEPROM array are disabled while any one byte in the array is being programmed. This means that a program cannot execute out of Program EEPROM while programming it. Likewise the program cannot execute out of Data EEPROM if it is being programmed. The only other place to locate the core routine which does the actual programming is in the RAM. This general purpose core program takes only 19 bytes of RAM and can program both the data and program EEPROM arrays. This core routine could reside in program memory if only data EEPROM needed programming and vise versa.

Unprotected data EEPROM may be programmed using only the Vcc power supply. Enter the WPO mode by placing 12V on the MC pin when programming program EEPROM or protected data EEPROM.

The Program EEPROM array cannot be used while it is programming so the actual program code must reside in other memory, the most general being RAM. This section resides in the initialization routine and loads the code to program EEPROM into the RAM. (if only Data EEPROM needs programming the RAMPROG code can reside in regular ROM and the RAMJAM section removed.)

TEMP1	.EQU R3	;general purpose 16 bit ;register
ETYPE	.EQU R7	;EEPROM array type 0= data,
EECTL	.EQU 101Ah	;2=program ;index address for eeprom
RAMJAM FILLRAM	MOV #19,B MOV @RAMPRO	;control register ;Transfer 19 bytes G-1(B),A ;Move small program from ROM ;into RAM starting at 20h
	MOV A,@20h-	
	DJNZ B,FILLR	
	JMP MOREINI	T ;Goto more initialization ;program

The processor must be in single chip mode for correct operation during this core routine.

;A= EECTL value xx/blk/

			;ones/execute ;ETYPE = EEPROM array type 0=Data
			;2=Program
			;Routine's real address is 20h, ;EEPROG=20h
DAVERGO	WOIT		
RAMPROG	MOV	ETYPE,B	;EECTL index to B (data=0,
			;program =2)
	MOV	A,EECTL(B)	;Load proper EECTL register
			;Wait 10 ms for eeprom write
	MOVW	#2778,TEMP1	-
WAIT10	INCW	#-1,TEMP1	;11cy: (18 cycles *.2 us/cycle)
			* 2778 = 10 ms
	JC	WAIT10	;7cy: (at 20MHz)
	CLR	A	stop programming pulse
	MOV	A, EECTL(B)	
		A, LECTL(B)	clear out EECTL
EXITRAM	RTS		exit from internal Ram program;
			;19 bytes total

The following program is used to write to any location in the data or program EEPROM.

Para array		used: ADDR1 =	EEPROM address; A= data to write to eeprom
unuy			ta eeprom; 2= program eeprom e entering this routine
TEMP2	.EQU	R4	; general purpose temporary
I DMF Z	• EQU	1/4	; register
ADDR1	.EQU	R6	;contains address for ;program operations
EEPROG	.EQU	20h	;starting address of RAM ;code which programs eeprom.
PROGRAM	CLR	ETYPE	; initialize eeprom type to ;Data EERPOM
	CMP	#01Fh,ADDR1-	
	JEQ	ISSAME	
	MOŨ	#2,ETYPE	;Set to Program EEPROM type
ISSAME	MOV	A, TEMP2	;save data
	MOV	@ÁDDR1,A TEMP2,A	;read current data
	XOR		;different bits=1 ;if byte is already equal
	JZ	EXITW	
	T \$157		;then exit
	INV OR	A TEMP2,A	;different bits=0 ;bits that change from
	UR	TEMP2,A	; I to $0 = 0$
	BTJZ	#OFFh,A,WRITH	
	JMP	ONES	; If all 1s, advance to ; program 1s part
WRITEO	DINT		;No interruptions
	MOV	A,@ADDR1	;Move data to array location
	MOV	#1,A	;EECTL value = 1 (program Os)
	CALL	EEPROG	;do the write of only the ;needed Os
	EINT		interrupt can happen now
ONES	MOV	@ADDR1,A	;get the current data
	XOR	TEMP2,A	;bits that change = 1
	AND	TEMP2,A	; bits that change from $0 : 0 = 1$
	JZ	LASTCHK	; are there any 1s to program?
WRITE1	DINT		;No interruptions
	MOV	A,@ADDR1	;Move data to array location
	MOV	#3 , A	;EECTL value=3 (program 1s)
	CALL	EEPROG	;do the write of only the ;needed 1s
	EINT		;interrupt can happen now
LASTCHK	MOV	@ADDR1,A	;Check new memory against
1101010	110 4	CIDDIAT / II	;wanted memory
	CMP	TEMP2,A	; if equal then exit
	JEQ	EXITW	1
EXITW	RTS		;ERROR handling routine here ;back to calling program

The following example is the same as the PROGRAM routine above but with 13 actual values given for each step. The values shown are the LSB nibble of a byte expressed in binary and choosen because they give all possible bit combinations. In this example the memory address already has x1100 and we want to program x1010 to that address. Before calling the EEPROG routine, the program writes new data to the EEPROM address located in register AD-DRESS and then passes data in register A which specifies either a write ones or a write zeros operation.

			A TEI	MP2	@ADDRESS	
		;	x1010	x	x1100	
PROGRAM	CLR	ETYPE ;	x1010	x	x1100	Data EEPROM type
	CMP	#01Fh,ADDR1-1	;x1010	х	x1100	Data EERPOM at 1Fxxh
	JEQ	ISSAME ;	x1010	х	x1100	Keep as data EERPOM
	MOV	#2,ETYPE ;	x1010	х	x1100	Set Program EEPROM
		;				type

Design Aids

ISSAME	MOV	A, TEMP2	;	x1010	x1010	x1100	save data
	MOV	@ADDR1,A	;	x1100	x1010	x1100	read current data
	XOR	TEMP2,A	;	x0110	x1010		different bits = 1
	JZ	EXITW	;				if A =0 data the same
	INV	А		x1001			different bits = 0
	OR	TEMP2,A	;	x1011	x1010		0 is bit to change to
		•	;				ò
	BTJZ	#FF,A,WRI	TÉO	x1011			program O's if any
			;				ົ0'ຣ໌ ້
	JMP	ONES	;				check writel's
WRITEO	DINT		;	x1011	x1010	x1100	disable interupt
	MOV	A,@ADDR1	;	x1011	x1010	x1011	move data to address
	MOV	#1,A	;	x0001			program to write0's
	CALL	@EÉPROG	;				do write0's
	EINT		;	x0000	x1010	x1000	enable interupts
ONES	MOV	@ADDR1,A	;	x1000	x1010	x1000	read new current data
	XOR	TEMP2,A	;	x0010	x1010		bits that change = 1
	AND	TEMP2,A	;	x0010	x1010		1 is bit to change to 1
	JZ	LASTCHK	;				5
WRITE1	DINT		;	x0010	x1010	x1000	disable interupts
	MOV	A,@ADDR1	;			x0010	move data to address
	MOV	#3,A	;	x0011			program to writel's
	CALL	@EEPROG	;				do write1's
	EINT		;	x0000	x1010	x1010	enable interupts
LASTCHK	MOV	@ADDR1,A	;	x1010	x1010	x1010	read new current data
	CMP	TEMP2,A	;				compare to data wanted
	JEQ	EXITW	;				the same then return
	CAĨL	@ERROR	;If	the pr	rogram	gets here	there has been an
			;er	ror -	-	-	
EXITW	RTS		;				

13.3 Serial Communications

All devices in the TMS370 family provide serial communication capability with peripheral devices. The TMS370Cx10 series provides one serial (SPI) port providing communication capability with peripheral devices. The TMS370Cx50 series provides two serial (SPI and SCI) ports for enhanced communications capability with peripheral devices.

13.3.1 SPI Port Interfacing

The SPI port provides synchronous communication with peripherals such as shift registers, display drivers, A/D converters, and another CPU. Synchronous transmission is supported by programmable parameters such as character length (one to eight bits) and bit transfer rate (eight options). In the example below, the SPI port is configured as a Master/Slave dual CPU interface. This full-duplex setup has the master CPU initiating data transfer by sending the SPICLK signal to the slave. Data is then transmitted between the CPUs simultaneously until the clock signal stops. Either or both of the data lines may send valid or dummy data, depending on the software.





Figure 13-8. Master/Slave CPU Interface Example


13.3.2 SCI Port Interfacing

The SCI port (TMS370Cx50 only) provides communication with peripheral devices in either an Asynchronous or Isosynchronous format. This makes it especially suited for communicating with a variety of devices. The format parameters of the SCI are software programmable and are as follows:

Parameter	Options
Mode	Asynchronous, Isosynchronous
Baud rate	64K possibilities
Character length	1 to 8 bits
Parity	Even, Odd, Off
No. of stop bits	1 or 2
Interrupt priorities	Receiver/transmitter

In the figure below, the SCI port is configured for a RS-232-C type interface. Since the TMS370 family uses TTL-level I/O, the transmit and receive data signals must be converted to RS-232 levels. The 75188 and 75189 devices provide this function. In the asynchronous format, the clock signal does not need to be transmitted, but is generated locally at both ends.





The following routine automatically calculates the baud rate for the SCI port by timing the length of the start bit. Many times this eliminates the need for external select switches which can cause confusion.

This routine converts the Receiver pin to a general purpose input pin and then samples this pin until it finds the start bit. Sampling is controlled by the baud rate counter, which takes 32 cycles for one complete count. At each count, or every 32 cycles, the input pin is sampled. When the start bit is received, it's low state is sampled until the high state of the first data bit (of an odd ASCII value) is detected. The number of times the start bit is sampled is used by the baud rate registers to figure the baud rate.




Figure 13-10. Auto Baudrate Waveform

0050 SCICCR .EQU P050 ;SCI communication control register 0051 SCICTL .EQU P051 ;SCI control register 0052 BAUDMSB .EQU P052 ;baud rate counter MSB 0053 BAUDLSB .EQU P053 ;baud rate counter LSB 0054 TXCTL .EQU P054 ;Transmitter control 0055 RXCTL .EQU P055 ;Receiver control .EQU P057 ;Receiver buffer 0057 RXBUF 0057 TXBUF .EQU P059 ;Transmitter buffer ;Port control 1 (SCLK) 005D SCIPC1 .EÕU PO5D .EQU POSE 005E SCIPC2 ;Port control 2 (TXD,RXD) .EQU POSE ;priority register 005E SCIPR1 005E .EQU R04 ;temporary counting register COUNT 0000 ;INITIALIZE SCI PORT WITH 0000 .TEXT 07000h 0000 ;A CR (RETURN) 7000 AUTOBAUD ;Baud automaticaly 7000 ;set on Odd ASCII 7000 ; character 7000 D504 CLR COUNT ;clear count register 7002 D503 ;COUNT-1 CLR COUNT 1 7004 F7005E #0,SCIPC2 MOV ;set RxD to general ;purpose input pin WAITSTRT BTJO #8,SCIOC2,WAITSTRT ;wait for 7007 7007 A6085EFC 700B ;a start bit to go low 700B 700B B3 WAITBIT A ;dummy, gives 32 ;clock states INC 700C 700C 700C 700104 INCW #1, COUNT ; increment counter 700F A7085EF8 BTJZ #8,SCIPC2,WAITBIT ; wait until start bit ;ends (ASCII char=odd) 7013 70FF04 SETUP INCW #-1.COUNT ;one less than count ; into baud reg 7016 7016 715304 MOV COUNT, BAUDLSB ;since the SCI starts 7019 :from count 0. 7019 715203 MOV COUNT-1, BAUDMSB ; initialize baud rate 701C ;registers. 701C F7225E MOV #22h,SCIPC2 ;Enable Rx and Tx pins 701F F7025D MOV #2,SCIPC1 ;enable SCLK pin (if needed) 7022 F77750 MOV #01110111b,SCICCR;8-bits length, even parity, 7025 ;1 stop ;bit 7025 ;only even, odd, or none parity 7025 ;determined 7027 ;by SCICCR value

7025	F73351	MOV	#00110011b,SC	ICTL;enable Tx, Rx, SCLK = internal
702C				program after input character;
7028				;finishes)
7028	F70154	MOV	#1,TXCTL	;enable TX interrupts
702B	F70155	MOV	#1,RXCTL	;enable RX interrupts
702E	8057	MOV	RXBUF,A	clear out garbage from SCI (Place in;
7032				;program after input character finishes)
7032	FOOC	EINT	2	

This routine can be improved to give greater flexibility and accuracy using some of the following suggestions:

1. Time more than one bit and then divide by the number of bits to give a greater accuracy. This means that a more carefully choosen character must be used to start the autobaud routine. The current routine can use 50 per cent of the ASCII values (all odd ASCII values).

2. Add routine to check the parity of the incoming character and set the parity of the SCI port accordingly. Again, this means a limited number of characters will correctly autobaud the routine.

3. Add routines to compare the count of another bit in the character to the start bit count as an accuracy check. This gives the same problems as before.

13.4 Analog/Digital Converter

The A/D converter provides the TMS370Cx50 with built-in data acquisition capability with 8-bit resolution. Any or all of the A/D pins may be used as a single-ended input with reference to analog ground ($V_{SS}3$). Pins not used for A/D conversion may be software configured as a standard digital input pin. The high reference voltage (V_{REF}) may be either $V_{CC}3$ or supplied by one of the inputs. If the sampled input is higher than V_{REF} , the conversion value placed in the A/D data register is FFh, indicating full scale. If the sampled input is lower than $V_{SS}3$, then the value 00h is placed in the A/D data register.

A variety of functions may be performed by the CPU using the A/D converter. Industrial applications may include temperature sensing, fluid level monitoring, and recharging circuit status as indicated in the figure below. If the sending units are designed for greater than V_{ref} , then a resistance network may be needed to keep the A/D input voltage within the meaningful range of V_{ref} to ground. This is especially true in the case of a fluid level sensor, where the full linear range may be required.




Figure 13-11. A/D Converter Sample Applications

13.5 Sample Routines

The following section contains sample routines that show the various ways the TMS370 handles common software tasks.

13.5.1 T1PWM Pin Setup

The following examples start and stop the PWM function with a certain value on the PWM pin. Starting the T1PWM pin with a specific value can be done with one instruction as shown in the examples below. The value of the data out bit will become the initial value of the PWM pin.

MOV #60h,P04E ;Start with PWM pin high

MOV #20h,P04E ;Start with PWM pin low

The examples below show the two instructions needed when changing the T1PWM pin from a PWM pin to a general purpose output pin with a specific value. The first instruction changes the pin to a general purpose output pin with the same value as the current PWM pin. The second instruction changes the pin to a particular value.

MOV MOV	#50h,P04E #50h,P04E	;Stop ;	with	PWM	pin	high.
MOV MOV	#10h,P04E #10h,P04E	;Stop ;	with	PWM	pin	low.

The following examples keep the current value on the pin when starting or stopping the PWM functin. Starting the function requires four instructions while stopping the function takes only one.

		#20h,A	;Start with PWM pin same as
	BTJZ	#80h,P04E,SKIP	;current state.
	MOV	#60h,A	;
SKIP	MOV	A,PO4E	;

MOV #10h,P04E ;Stop with PWM pin same as ;current state.

13.5.2 Clear RAM

This routine clears all the internal RAM registers. It can be used at the beginning of a program to initialize the RAM to a known value.

				<u>FUNCTION</u> Holds the initialization value		
	·	В			to the RAM	
0000 7000	52FE	0001 0002 0003	.TEXT CLEAR MOV	7000h #254,B	<pre>;absolute start address ;number of register to clear ;-2</pre>	
7002	в5	0004 0005	CLR	А	;load the initialization ;value of zero	
7003	AB0001	0006 0007	LOOP MOV	A,1(B)	clear the location indexed; by B+1	
7006	CAFB	0008 0009	DJNZ	B,LOOP	;loop until all RAM is ;cleared	
7008		0010			;A and B end up as zeros.	

13.5.3 RAM Self Test

This routine performs a simple alternating 0/1 test on the RAM. The RAM is tested by writing a AA,55 pattern to the entire RAM and then checking the RAM for this pattern. The inverted pattern is then written to RAM and re-checked. Finally, the entire RAM is cleared. If an error is found, a bit is set in the flag register. The error flag bit should be cleared before the routine is started.

	REGIST A B Rn FLAG	XX XX XX	AFTER AFTER E NO ERROR ERROR 0 ? 0 ? 0 ? 0 ? 0 Bit 0=1
	Passing Register Ending	rs affected All data All	ne registers = 0 0 in FLAG = 1 if error was found
0000 000A 7000 2255 7002 52FD 7004	0002 FLAG	.TEXT 7000H .EQU R10 MOV #55h,A MOV #0FDh,B	;absolute start address ;error register ;Start RAM fill with 55h ;Set RAM start address - 2
7004 AB0002 7007 BC 7008 CAFA 700A BC 700B 52FD	0006 FILL1 1 0007 0008 0009 0010	RR A DJNZ B,FILL1 RR A MOV #OFDh,B	
700D AD0002 7010 06** 7012 BC 7013 CAF8 7015 B0 7016 01EA 7018 02**	0013 0014 0015 0016	JNE ERROR RR A DJNZ B,COMPAR CLRC JN FILLR	<pre>;check for errors ;exit if values don't match ;change from 55 to AA to 55 ;check the entire RAM ;is reg A now 55, AA or 00? ;=AA, change to opposite pattern 00</pre>
7018 0244 701A B5		JZ EXIT CLR A	;=00, ;=55,clear the ram now

701B 00E5	0019		repeat the fill and check routine;
701D 74010A	0020 ERROR		;set bit zero in the flag;
7020	0021	.EQU \$;register
7020	0022 EXIT		;continue program here

13.5.4 ROM Checksum

This routine checks the integrity of the ROM by performing a checksum on the entire ROM. All ROM bytes from 7002h to 7FDFh are added together in a 16-bit word. The sum is checked against the value at the beginning of the ROM (7000h, 7001h). If the values don't match, then an error has occured and a bit is set in a register. The error flag bit should be cleared before the start of the routine.

Note: Addresses 7FE0h through 7FEBh are reserved for TI use only and should not be used in a checksum calculation.

	REGISTER A B R2 R3 R4 R5 R6 R7 FLAG	BEFORE XX XX XX XX XX XX XX XX XX XX XX XX	NO ERROR 0 0 CHKSUM MSB CHKSUM LSB 70h 01h FFh FFh Bit 1=0	ERROR ? CHKSUM MSB CHKSUM LSB 70h 01h FFh FFh Bit 1=1
0000 000F 3039 7000 3039 7002 7002 7002	0001 0002 FLAG 0003 CHECKSUM 0004 0005 0006 0007		;absolute star ;error status ;value to be c UM;put correct c ;ROM ;other initial ;program here	checked checksum into
7002 887FDF05 7006	0008 ROMCHK 0009	MOVW #7FDFh,R	<pre>5 ;starting addr ;memory)</pre>	
7006 880FDD07 700A 88000003 700E	3 0011 MOV 0012	W #0,R3	<pre>;number of byt ;reset summing ;</pre>	
700E 9A05 7010 480003 7013 790002 7016 70FF05 7019 70FF07 701C 03F0 701E 701E	0013ADDLOP MO 0014 ADD 0015 ADC 0016 INC 0017 INC 0018 JC 0019 0021	A,R3 #0,R2 W #-1,R5	;get ROM byte ;add to 16-bit ;add any carry ;decrement add ;decrement byt ;continue unti ;goes past 0	ress ce counter
701E 8A7000 7021	0022 MOV 0023	·	compare MSB s	stored to MSB
7021 4D0002 7024 06** 7026 8A7001 7029	0024 CMP 0025 JNE 0026 MOV 0027	ERROR 7001h,A	; ;set error bit ;compare LSB s ;LSB sum	
7029 4D0003 702C 02** 702E 74020F 7031 7031	0028 CMP 0029 JEQ 0030 ERROR OR 0031 0032 EXIT .	EXIT	; ;set error bit ;set bit 1 in ;register ;continue proc	the flag

13.5.5 Binary-to-BCD Conversion

This program converts a 16-bit binary word to a packed 6 nibble value.

		BEFORE XX XX XX INARY MSB INARY LSB XX	AFTER BCD MSB BCD BCD LSB ZERO ZERO ZERO
0000 7000 B5 7001 C5 7002 D502 7004 721005 7007 DF04 7009 DF03 700B 4E0202 700E 700E 3E01 7010 1E00 7010 1E00 7012 DA05F2 7015 7015 F9	0001 0002 BN2BCD 0003 0004 0005 0006 LOOP 0007 0008 0009 0010 0011 0012 0013 0014 0015	.TEXT 7000H CLR A CLR B CLR R2 MOV #16,R5 RLC R4 RLC R3 DAC R2,R2 DAC R1,B DAC R0,A DJNZ R5,LOOP RTS	<pre>;absolute start address ;prepare answer registers ; ;move loop count to register ;hift higher binary bit out ;carry contains higher bit ;double the number then add ;the binary bit ;binary bit (a 1 in carry on ;the lst time is ;doubled 16 times). ;do this 16 times, once for ;each bit ;back to calling routine</pre>

13.5.6 BCD-To-Binary Conversion

This routine converts a four digit number to binary. The maximum BCD number is 9999 decimal. Operands originate and are stored in general purpose RAM. The BCD number is composed of the four digits D3, D2, D1, and D0 contained in the bytes DH and DL. The binary number is calculated by dividing the number into powers of ten (Binary = D3*1000 + D2*100 + D1*10 + D0*1). Multiplying by 10 is easier if the number is further broken up in other numbers so that D2*10 = D2*(8+2) = D2*8+D2*2. Likewise, multiplying by 1000 can be calculated by D3*(1000) = D3*(1024-24) = D3* (1024-(8+16)) = D3*1024- (D3*8 + D3*16). This may seem complex but it works quickly and uses few bytes.

0000 0002 0003 0004 0005 7000 700C D502 700E 420503 7014 1205 7016 23F0 7018 C0 7019 D701 7018 BC 7010 BC 7010 CE 701D 68 701E 480003 7021	0010 0011 BH 0012 BL 0013 DH 0014 DL 0017 0018 0023 TOP 0024 0025 0026 0027 0028 0029 0030 0031 0032 0033 0034 0035	.TEXT .EQU .EQU .EQU .EQU .EQU .EQU MOV AND MOV SWAP RR RL ADD ADD	7000h R2 R3 R4 R5 DL,BL #0Fh, BL DL,A #0F0h,A A,B R1 A B B,A R0,BL	<pre>;Binary number MSB ;Binary number LSB ;Decimal number MSB ;Decimal number LSB ;D0=ones, D1=tens, ;D2=hundreds, D3=thousands ;clear out binary MSB ;D0 to B0 ;convert D0 ; ;D1*10=D1*8+D1*2 ;isolate D1 ;B=D1*16 ;B=D1*16 ;B=D1*16 ;B=D1*2 ;A=D1*10 (D1*8+D1*2) ;D1:D0 converted ;</pre>
7021 7021 3204 7023 530F 7025 5C64	0035 0036 0037 0038	MOV AND MPY	DH,B #0Fh,B #100,B	; ;get upper two digits ;isolate D2 ;R0:R1=D2*100

7027 480103 702A 490002 702D	0039 0040 0041	ADD R1,BL ADC R0,BH	;add to current total ;D2:D1:D0 converted :
702D 1204	0042	MOV DH, A	isolate D3
702F 23F0	0043	AND #OFOh,A	;A=D3 * 16
7031 CO	0044	MOV A,B	;B=D3 * 16
7032 CD	0045	RRC B	;B=D3 * 8
7033 68	0046	ADD B,A	;A=D3 * 24
7034 4A0003	0047	SUB RO,BL	;BH:BL=BH:BL-24*D3
7037 780002	0048	SBB #0,BH	;
703A BO	0049	CLRC	;setup for rotate
703B CD	0050	RRC B	;B=D3*4
703C 480102	0051	ADD R1,BH	;BH:BL=BH:BL+D3*4*256
703F	0052		

13.5.7 BCD String Addition

The following subroutine uses the addition instruction to add two multi-digit numbers together. Each number is a packed BCD string, less than 256 bytes (512 digits), stored at memory locations STR1 and STR2. This routine adds the two strings together and places the result in STR2. The strings must be stored with the most significant byte in the lowest numbered register. The TMS370 family instruction set favors storing all numbers and addresses with the most significat byte in the lower numbered location.

REGISTER A B R2 STR1 STR2	BEFORE XX XX XX BINARY MSB BINARY LSB	<u>AFTER</u> ?? 0 ?? no chan STR1 + ST	Accumulator Length of string Temporary save register ge BCD string
	ut: STR2 = STR1 0001 .TEXT 0002 STR1 .EQU 0003 STR2 .EQU 0004 0005 ADDBCD CL 0006 PUSH ST	+ STR2 7000h 80E0h 80F0h RC STR1-1(B),A A,R2	ust have 3 available bytes. ;absolute start address ;start of first string ;start of second string ;and result ;clear carry bit ;save status to stack ;load current byte ;save it in R2 ;load next byte of STR2 ;restore carry from last add ;add decimal bytes ;save the carry from this add ;store result ;loop until done ;restore stack to starting ;position ;back to calling routine

Notice the use of the Indexed Addressing mode to reference the bytes of the decimal strings. Also the need to push the status register between decimal additions, to save the decimal carry bit. Register B is used to keep count of the number of bytes that have been added.

13.5.8 Fast Parity

This routine presents a quick way to determine the parity of a byte. by exclusive ORing all the bits of the byte together, a single bit will be derived which is the even parity of the word. When exclusive ORing an even number of 1s will combine to form a 0, leaving either an odd 1 or 0 bit. This routine keeps splitting the byte in half and exclusive ORing the two halves.

REGIS A B CAR		<u>BEFORE</u> TARGET XX XX		TER ?? ?? arity	<u>FUNCTION</u> Passing byte from program Length of string Status bit,result to calling routine
* * * * *	STEP	1 bits 7654 XOR ====== xxxx	3210 7654 ===== ABCD		SUBROUTINE TO FIND N above] EVEN PARITY
* * * * *	STEP	3			====== xx ab > a b XOR a [MS bit] ===== x P {answer}
******** 0000 7000 C0 7001 B7 7002 65 7003 C0 7005 BC 7005 BC 7005 BC 7005 BC 7006 65 7007 C0 7008 BC 7008 BC 7008 BC 7008 F9 700C 700C	****		TEXT	7000H A,B A B,A A,B A B,A A,B A A,B	<pre>************************************</pre>

13.5.9 Bubble Sort

This routine will sort up to 256 bytes using the bubble sort method. Longer tables could be sorted using the Indirect Addressing mode.

	<u>REGISTER</u> A B R2	FUNCTION Temporary Sto Index into the Holds flag to ir	
0000	0001 .TEXT 0002 TABLE .EQU 0003 FLAG .EQU 0004 SORT CLR 0005 MOV 0006	7000h	;absolute start address
2000		2000h	;start of data table in RAM
0002		R2	;'swap has been made' flag
7000 D502		FLAG	;reset swap flag
7002 52FF		#0FFh,B	;load table offset value
7004 AA2000		TABLE(B),A	;look at entry in table

Design Aids

7007 AD1FFF 0007 CMP TABLE-1(B), A ;look at next lower byte 700A 0B** 0008 JHS LOOP2 ;if higher or equal, skip 700C 0009 ;next value	o to
700C D302 0010 INC FLAG ;entry is not lower, set 700E 0011 ;flag	swap
700E B8 0012 PUSH A ;store upper byte	
700F AA1FFF 0013 MOV TABLE-1(B), A ;take lower byte	
7012 AB2000 0014 MOV A, TABLE(B) ; put where upper was	
7015 B9 0015 POP A get the old upper byte	
7016 AB1FFF 0016 MOV A, TABLE-1(B) ; put where the lower byt	was
7019 CAE9 0017 LOOP2 DJNZ B,LOOP1, loop until all the table	
701B 0018 ;looked at	
701B 76FF02E1 0019 BTJO #0FFh,FLAG,SORT; if swap was made, then	
701F 0020 ;resweep table	
701F F9 0021 RTS ; if no swap was made, th 0022 ; table is done	en

13.5.10 Table Search

Table searches are efficiently performed by using the CMPA (Compare Register A Extended) instruction. In the following example, a 150 byte table is searched for a match with a 6-byte string.

	F	REGISTER A B R2 TABLE STRING	BEFOI XX XX XX XX XX XX		AFTER ?? ?? no chang no chang	FUNCTION Table Length e Long string in table e Target string, 6 bytes max
7003 4005 7007 7008 700A 700D 700F	729602 5206 D602 C2 07** AA2000 D602 AD0009 06EF	0003 0004 0005 0006 0007 0008 0009 0010 0011	TABLE STRING SEARCH LOOP1 LOOP2	MOV XCHB DEC JNC MOV XCHB	2000 R10 #150,R2 #6,B R2 B NOFIND ABLE(B),A R2	<pre>;absolute start address ;start of data table in RAM ;start of target string, ;6 bytes max ;table length = 150 bytes ;string length = 6 bytes ;swap pointers, long string in B ;reduce index into table ;table end? if so, no match found ;load test character ;swap pointers, string pointer in),A ;match? ;if not, reset string pointer ;else test</pre>
	CAEF		MATCH NOFIND	DJNZ .EQU .EQU	\$ \$;next character ;match found ;no match found

The Indexed Addressing mode is used in this example and has the capability to search a 256-byte string, if needed. Register B alternates between a pointer into the 6 byte test string and a pointer into the longer table string.

13.5.11 16-by-16 (32-Bit) Multiplication

This example multiplies the 16 bit value in register pair R2,R3 by the value in register pair R4,R5. The results are stored in R6,R7,R8,R9, and Register A and B are altered.

* 16- *	BIT MPY:	x	ХН ҮН	XL YL	X VAL Y VAL	
* * * *	+ XHY	XHYLm XLYHm YHm XHYH1	XLYLm XHYL1 XLYH1	XLYL1	$ \begin{array}{rcl} 1 &=& L \\ m &=& M \end{array} $	
*		LT3 RSLT2	RSLT1		*****	* * * * *
XH XL YH RSLT3 RSLT2 RSLT1 RSLT1 RSLT0		R2 R3 R4 R5 R6 R7 R8 R9	;lowe ;high ;lowe ;MSB	er opera her oper er opera of the	rand of X and of X rand of Y and of Y final re final re	
MPY32	CLR CLR MPY MOV MPY ADD ADC ADC ADC ADC ADC ADC ADC RTS	RSLT2 RSLT3 XL,YL B,RSLT0 A,RSLT1 XH,YL R1,RSLT1 R0,RSLT2 XL,YH R1,RSLT2 #0,RSLT3 XH,YH R1,RSLT2 R0,RSLT3	<pre>;mult ;stop ;stop ;get ;add ;add ;add ;add ;add ;add ;add ;ad</pre>	tiply LS re LSB i XHYL to exis carry i tiply to to exis if carr tiply MS once ac the fina	in result in result ting result of present of get XLY sting resulting result ting result sting result SB's gain to t	register 0 register 1 ult XLYL t H ult XLYL+XHYL ults and carry t he result register the result reg

13.5.12 Keyboard Scan

This routine reads a 16 key keyboard, returns the hex digit of the key and debounces the key to avoid noise. A 'valid key' flag is set when a new key is found.




Figure 13-12. Keyboard Scan Values

REGISTER A B R2 R3 R4	XX XX XX OLD KE DEBOUNG	Y CED	NO KEY NE 0 CC 0 16 I 0FFh 0 0	OLUMN ROW KEY # KEY # 0	Temporary Temporary Temp store for Key value Holds key pressed now Debounce counter, old key or new
R5	GENERA BITS	AL Z	xxxxxxx0?x:	xxxxx1	One bit of register is 1 if new key
0000 0002 002F 002E 7000 7000 7000	0002 FLAG	.EQU .EQU	07000h R2 P02F P02E	;Port I ;Port I ;THESE	has been made" flag) data direction register) data register ASSIGNMENTS NEED TO BE IN THE MAIN INITIALIZATION
7000 F7002E 7003 720005 7006 F7F02F 7009 7009 7009 7009 7009	0008 START 0009 0010 0011 0012 0013 0014 0015		#0 , R5	;clear ;set da ;output ;4 inpu ;THIS 1	
7009 5208 700B D502 700D CF 700E 03** 7010 780402	0016 GETKEY 0017 0018 LOOP 0019 JC 0020	MOV CLR RLC NOKE ADD	#8,B R2 B Y #4,R2	; ;select ;last 1 ;add nu	alize row pointer t next row cow? if so no key was found. umber of keys/row to key
7013 7013 512E 7015 802E 7017 F7002E 701A 230F 701C 02EF	0021 0022 0023 0024 0025 0026	MOV MOV MOV AND JZ	B,DDATA DDATA,A #0,DDAT. #0Fh,A LOOP	read of A;clear ;isolat; ;if no	ate row columns
701E 701E D202 7020 BD 7021 07FB 7023	0027 0028 KEYLSB 0029 0030 0031	DEC RRC JNC	R2 A KEYLSB	;find o	nent column offset column t column then, try again
7023 4D0203 7026 7026 02** 7028 420203 7028 7028 7028 720704	0032 NEWKEY 0033 0034 0035 0036 0037	CMP JEQ MOV MOV	R2,R3 DEBONS R2,R3 #07,R4	;key ;if it ;brand ;key va	e new key the same as the old is then debounce it new key, move it to current alue o debounce count, debounce 7
702E 702E 7D0204 7031 09** 7033 DA04D3 7036	0038 0039 DEBONS 0040 0041 0042	CMP JL	#2,R4 GOODKY	;times ;is the ; ;if grea	e debounce count 1 or 0? ater than 1 then debounce is inished, go read key again
7036 770104** 703A 703A D204	0043 GOODKY 0044 0045	BTJZ DEC	#01,R4,NO	NEW;if o ;was he ;if it	debounce count = 0 then key ere last time was one this is a new valid
703C 703C 703C 740105 703F 703F F9	0046 0047 0048 0049 0050	OR RTS	#1,R5	; ;set ne ;the	make old key ew key flag in BIT register, new key so return to main
7040 7040 72FF03 7043 7043	0051 0052 NOKEY 0053 0054	MOV	#OFFh,R3	;callin ;no key ;unique	new key so return to main ng routine uses this flag y was found, set key value to e
7043 F9 7044 7044 7044	0054 0055 NONEW 0056 0057	RTS		;same }	mped to NONEW it is still the <ey down do nothing</ey

13.5.13 Divide 1

The routine divides a 16-bit number by an 8-bit number to give a 16-bit quotient and an 8-bit remainder. The DIV instruction is used to accomplish this task.

0000 700B	0021 0022 OVERFLO	.TEXT 7000h W .EOU R7	
700B	0023	~	;divisor -R3, quotient LSB-R5
700B 700B	0024		;dividend MSB-R1, quotient MSB-R4
700B 700B	0025		;dividend LSB-R2, remainder -B ;uses RO
700B	0027		;
700B B5	0028 Divide8		clear MSB of first dividend
700C F4F803	0029	DIV R3,A	divide MSB of dividend to get MSB
700F 08**	0030	JV OVERF	;exit if overflow
7011 D004	0031	MOV A,R4	quotient. Move MSB of quotient;
7013	0032		;to storage.
7013 62	0033	MOV B,A	;move remainder to MSB of dividend
7014 3202	0034	MOV R2,B	move dividend LSB to LSB position
7016 F4F803	0035	DIV R3,A	divide to get quotient LSB and
7019	0036		remainder
7019 08**	0037	JV OVERF	exit if overflow
701B D005	0038	MOV A,R5	store the quotient LSB next to MSB
701D F9	0039	RTS	remainder in B
701E	0040		
701E D311	0041 OVERF	INC OVERFLO)W ;set bit 0 if overflow
7020 F9	0042	RTS	· · · · · · · · · · · · · · · · · · ·
1020 25	0012		,

13.5.14 Divide Instruction 2


This program divides a 16-bit dividend by a 16-bit divisor and produces a 16-bit quotient with a 16-bit remainder. All numbers are unsigned positive numbers. All values can range from 0 to FFFFh. The same principle can be applied to larger or smaller divide routines to allow different sizes of quotients, dividends, divisors, and remainders.


	0000 700B 700B 700B 700B 700B 700B 700B		0026 0027 0028 0029 0030 0031 0032 0033 0034 0035 0036	; A ; B ; R ; R ; R ; R	6= XXX	After Remainder MSB Remainder LSB MSB Quotient MSB LSB Quotient LSB MSB Divisor MSB LSB Divisor LSB Zero	
· · · · · · · · · · · · · · · · · · ·	700E 700F 7010 7012 7014 7015 7016 7018 7016 7018 7010 701D 701D 701D 701F 7021	C5 DF03 DF02 CF BF 07** 3A05 1B04	0038 0039 0040 0041 0042 0043 0044 0045 0046 0047 0048 0049 0050 0051		MOV #16,R6 CLR A CLR B RLC R3 RLC R2 RLC B RLC A JNC SKIP1 SUB R5,B SBB R4,A SETC JMP DIVENE CMP R4,A JNC DIVENE JNE MSBNE	<pre>initialize result register if initialize results when if initialize results when if is shifted past the MSB, if is shifted past the MSB, if MSb=1 then subtract is if MSb=1 then subtract is if is possible if it is of dividend if it is initialized it is initialized is initialized it is init</pre>	3

13-31

Design Aids

7027 07** 7029 3A05 702B 1B04	0057 0058 MSBNE 0059	JNC DIVEND ;Jump if divisor is bigger SUB R5,B ;If smaller, subtract divisor SBB R4,A ;from dividend. Carry gets	:
702D 702D 702D	0060	;folded into next rotate and ;gets doubled each time.	
702D DA061 7030 DF03 7032 DF02 7034	0063	DJNZ R6,DIVLOP ;Next bit, is divide done? RLC R3 ;Finish last rotate. RLC R2 ;	?





14. Development Support

Texas Instruments provides extensive development support for the TMS370 family. The TMS370 series unified development support tools consists of the following components:

- Assembly Language Tools
- Extended Development Support (XDS³) System with associated software
- EEPROM Programmer
- TMS370C810 and TMS370C850 Devices (for prototyping)

These development tools are designed to work with an IBM, IBM compatible or TI PC. The TMS370 system designer can use a text editor to generate the assembler source code, then use the assembly language tools to assemble the source modules and link the assembled modules. The object file may then be tested with either the XDS System or a TMS370C8x0 device, both which provide full speed in-circuit emulation. The XDS and debugger software provides realtime breakpoint/trace/timing functions to facilitate hardware and software integration during system development.

The EEPROM Programmer provides the means of programming the device used for prototyping and emulation. The TMS370C8x0 devices can be used for prototyping and emulation of masked ROM parts, as well as a medium for submitting the program to TI for masked ROM production.


This section discusses key features of the TMS370 development tools. For a detailed desciption of system components, refer to the documents listed in Section 1.5 on page 1-8. The topics included in this section are as follows:

Sectio	on	Page
14.1	The Assembly Language Tools	14-2
14.1.1	The Assembler	14-3
14.1.2	The Linker	14-3
14.1.3	The Archiver	14-5
14.1.4	Code Conversion Utility	14-5
14.2	The XDS System	14-6
14.2.1	XDS System Configuration Requirements	14-6
14.2.2	The Debugger Function	14-8
14.2.3	Breakpoint/Trace/Timing Functions	. 14-11
14.2.4	XDS System Operating Considerations	. 14-16
14.3	The TI EEPROM Programmer	. 14-17
14.4	Prototyping/Preproduction Devices	. 14-19

³ XDS is a registered trademark of Texas Instruments Incorporated.

14.1 The Assembly Language Tools

The TMS370 assembly language tools (Figure 14-1) include an assembler, linker, archiver, and a code conversion utility. These tools are available from TI on a 5 1/4 inch floppy diskette for IBM, IBM compatible and TI PC's. The PC should be running PC-DOS or MS-DOS version 2.1 or later, and have at least 512K bytes of memory space available for the assembler and linker operation.





14.1.1 The Assembler

The TMS370 assembler translates assembly language source files into machine language object files. Source files can contain instructions, assembler directives, and macro directives. The assembler directives control various aspects of the assembly process, such as the source listing format, symbol definition, conditional assembly blocks, macro library definition, and how the machine code is placed into the TMS370 memory space.

The assembler is a one-pass assembler. The format of the object files created by the assembler and linker is called *Common Object File Format* (COFF). COFF encourages and facilitates modular programming. It allows the assembler to maintain a section program counter (SPC) for each section of object code generated. The SPC defines the virtual program memory addresses assigned to the associated object code. The assembler uses the SPC while it builds the symbol table.

The symbol tables contained in the COFF object files allow the XDS debugger to provide the user with **symbolic debugging**. The XDS also provides for direct referencing of any assembler label and arithmetic expressions involving assembler labels when the labels are part of the downloaded COFF object file. The COFF object files are also used by the TI EEPROM programmer to form a PC memory image of the data loaded for programming.

14.1.2 The Linker

The TMS370 linker creates executable modules by combining COFF object files. The concept of user definable COFF *sections* is basic to the linker operation. The linker accepts several types of files as input :

- Relocatable COFF object files produced by the TMS370 assembler
- Command files
- Archive object libraries
- Output modules created by a previous linker run (these are referred to as partially linked files)

As the linker combines object files, it performs the following tasks:

- Allocates sections into the target system's configured memory
- Relocates symbols and sections to assign them to final addresses
- Resolves undefined external references between input files

The linker supports a C-like command language that controls memory configuration, section definition, and address binding. The language supports expression assignment and evaluation, and provides two powerful directives, MEMORY and SECTIONS, that allow you to:

• Define a memory model that conforms to target system memory

- Combine object file sections
- Allocate sections into specific areas of memory
- Define overlayed memory structures
- Define or redefine global symbols at link time

Figure 14-2 shows the operation of the linker on two source code files. Each file has been assembled and contains four default sections and one named section. The various sections are arranged in the order dictated either by the linker's default method or by a user supplied control file. The executable object module shows the combined sections, and the memory map indicates the location of the sections in memory.




Figure 14-2. Linker Output Generation

14.1.3 The Archiver

The archiver provides file management by allowing a group of files to be collected into a single library. For example, macros can be collected by the archiver, then fetched by the assembler as directed by the source file. Object modules can also be collected into a library for convenient access by the linker. While not necessary for program development, the archiver can provide valuable organization in the building of the executable COFF object file.

14.1.4 Code Conversion Utility

The code conversion utility converts COFF object files to the Intel hex object format. Code conversion is necessary when not using the TI EEPROM Programmer, since most other (non-TI) EPROM programmers do not accept COFF object files as input. Code in the Intel hex object format can be downloaded to most EPROM programmers.

14.2 The XDS System

The XDS System is a self contained package that provides full-speed, in-circuit emulation and debugging functions required for program development of the TMS370 family devices. Key features of the XDS emulation function include:

- 20 MHz full-speed in-circuit emulation of all TMS370 family members
- Realtime hardware breakpoint/trace/time analysis capibilities
- Execution of programs from internal XDS memory (64K) or target memory
- Support of both microcomputer and microprocessor modes
- Large trace buffer, 2048 samples
- Full logic tracing with logic analyzer interface cable

The XDS System hardware includes a chassis, power supply, power and interfacing cables, and a three board set consisting of an emulator, communications board, and a breakpoint/trace/timing board. At the heart of the XDS system is a special system emulator chip containing all the peripheral modules and I/O line circuits that precisely duplicate the TMS370's logic and performance. The internal XDS memory can be used to emulate on-chip ROM and/or external memory.

The XDS debugger function is provided by software which runs on a PC. The software provides interactive control of the emulator with the following features:

- Window oriented user interface with menu-driven command structure
- Direct symbolic referencing from downloaded assembly symbol tables
- Full symbolic expression analysis that recognizes all assembly language operators
- Symbolic reverse assembler
- Ability to display and change registers and memory

14.2.1 XDS System Configuration Requirements

A functional XDS System configuration consists of the XDS System and the following user-supplied components:

- IBM, IBM compatible or TI PC with 512K bytes minimum and serial communication port
- MS/PC-DOS version 2.1 or later
- Monitor (preferably color, to better highlight field and value changes)




Figure 14-3. Typical XDS System Configuration

14.2.2 The Debugger Function

The XDS debugger function is provided by software that runs on a PC. This program provides window oriented, interactive programming that facilitates the development of applications for TMS370 family devices. The user develops an executable COFF object file using a text editor and the TMS370 assembly language tools. The debugger function allows the object file to be downloaded into the target device or the emulator memory of the XDS System. The debugger and emulator functions then provide evaulation of microprocessor/program operation.

A user debugging a system needs to focus on a number of different areas such as the code being executed, the registers of the target machine, and the variables in the program. The debugger aids this by using a menu-oriented command language that allows control of the debugging process. The command language is designed to be both simple for the inexperienced user and efficient for the expert. This is accomplished by limiting command menus to just one or two levels, so that nearly everything in the debugger can be controlled by a simple two-letter command without wasting keystrokes. Commands requiring additional input or qualification provide a prompt for that information or a menu of subcommands.

The top level screen (Figure 14-4) of the debugger consists of the following elements:

- Available command menu
- Status line
- Information windows
- Function key reminder line




Figure 14-4. XDS Debugger Top Level Screen

The available command menu displays the single keystroke commands that can be used from that menu. Pressing the indicated key either performs the associated action or calls up a prompt or menu of subcommands. The status line indicates the current status of the system. The function key reminder line displays several functions provided by the function [F] keys.

The following paragraphs describe the information windows, which take up the area under the status line and above the function key reminder line. Some windows are based on virtual buffers in the XDS System, which means that the debugger keeps track of more information than can be displayed at one time. To view all of the information, the user simply scrolls through the window. The debugger automatically accesses the emulator whenever scrolling passes beyond the buffer's current contents. The user can easily move from window to window to make specific changes and view data. Information displayed in the windows is updated automatically whenever the microcontroller stops running, and manually with a function key. Updates or new values are highlighted for easy recognition.

14.2.2.1 Code Window

The code window (located in the upper left corner) displays disassembled object code being debugged. The current instruction at the PC is identified with a highlighted address. Also, instructions at which simple breakpoints have been set are marked with a numeric "breakpoint ID" to the left of the address. Immediate values in instructions are displayed in hexidecimal.

This window can be scrolled downward, and simple breakpoints can be added or removed. Upward scrolling is possible only up to the top of the virtual buffer, since backward disassembly is impossible.

14.2.2.2 Display Window

The display window is located in the lower left corner of the window area. This window displays miscellaneous debugger information such as:

- Memory, dumped in hexadecimal format
- Peripheral file register contents
- Symbols in the symbol table
- Object module names (with current module highlighted)
- PC text file with available control keys for "find" functions

This window can be scrolled up and down.

14.2.2.3 CPU Registers Window

The contents of five registers (A, B, PC, SP, and ST) are displayed in the CPU registers window in the upper right corner. The contents of these registers can be modified from this window. Scrolling is not needed since all available information is shown.

14.2.2.4 Register File Window

The register file window (located to the right of center) shows the contents of the register file, 20 registers at a time. The data can be scrolled up or down, and changed at will.

14.2.2.5 Stack Window

The stack window, located to the far right of center, dislays the contents of the current program stack within the register file. The stack window differs from the regsiter file window in that a) when updated, the window automatically changes the display to reflect the offset of each register from the current top of stack and b) the registers are displayed in reverse order, so that "higher" on the stack corresponds to "higher" in the window.

14.2.2.6 Expression Window

The expression window (located in the lower right corner) is used to display aribitrary expressions specified by the user. When prompted by the debugger for an address or a value, an arbitrary complex expression may be entered. The debugger evaluates expressions using the symbol table and the emulator. Expressions can consist of numeric constants, symbols, and register names, seperated by operators. All expressions are evaluated displayed as a 16-bit value in both hexadecimal and decimal. For example, if the expression "PC + 23h" is entered and the current value in the PC is 7000h, the debugger displays "PC+23h = 07023h = 28707". The debugger then prompts for a "save" upon which the expression is displayed in the window.

14.2.3 Breakpoint/Trace/Timing Functions

The Breakpoint, Trace and Timing (BTT) board of the XDS System monitors various microcontroller activities at the hardware level. The board can be programmed to take certain actions triggered by the occurance of specified qualifiers, depending on what *state* the board is in. The BTT is always in one of four states (Figure 14-5). Up to four actions can be qualified per state, with certain restrictions. A qualified event in one state can cause a transition to another state with a new set of parameters and actions becoming affective. This allows multilevel or sequenced breakpoints to be used for complex debugging problems.

The occurance of specified qualifiers results in an action taken by the BTT board. These qualifiers consist of the following:

- ADDRESS The BTT monitors the memory bus during all memory cycles. Two address qualifiers can be used to trigger an action on a particular address or range of addresses. These can be used to define two distinct single point addresses, an inclusive range (any address within the range qualifiers), or an exclusive range (any address outside the range qualifiers). A mask can be specified to selectively ignore some or all of the external qualifier bits.
- **DATA** The BTT also monitors the value on the data bus during each memory cycle. Two data qualifiers can be used with the data bus in exactly the same way as the two address qualifiers are used with the address bus. A mask can be specified to selectively ignore some or all of the external qualifier bits.

<u>14</u>.

- **CYCLE** Memory cycle types can be specified to qualify to trigger an action. Memory cycle types are read, write, and instruction fetch. Any one or any combination of these cycles can be qualified.
- **EXTERNAL** The BTT can monitor the logic level of the eight external probe lines. A qualifier can be used to trigger an action on a particular value from these inputs. A mask can be specified to selectively ignore some or all of the external qualifier bits.

Actions that can be taken by the BTT board on the basis of the above qualifiers consist of the following:

- **BP/EVENT** Triggering a breakpoint/event may cause either a hardware breakpoint, decrement the state counter or transfer control to the next (or beginning) state.
- **TRACE** A cycle which satisfies the TRACE qualifiers will be stored in the TRACE buffer. This provides a history of the program execution for later inspection.
- JUMP The BTT has four separate states in which different sets of actions can be specified. The JUMP action forces a transition into a different state when triggered.
- **POINT TIMER** The BTT has two timers that can be started or stopped by qualified actions. The POINT TIMER action uses the two address qualifiers to control one timer. The timer is started when the first address is qualified and stopped when the other address is qualified.
- **RANGE TIMER** The RANGE TIMER actions also control the BTT timers but differ from the point timer action in that one action starts a timer and a separate action stops it. Thus, there are actually two actions, "range timer start" and "range timer stop."

Development Support - XDS System




Figure 14-5. BTT Operation




Figure 14-6. BTT Screen

The trace sample function of the BTT board provides "snapshot" storage of bus cycle activity. Up to 2047 samples, each 104 bits wide, can be stored by the circular trace buffer. As more samples are stored, the buffer wraps around, replacing the oldest samples with the newest ones. Each sample contains the following information:

- Address and data bus values
- Bus-cycle access type (read, write, instruction fetch)
- External logic-probe values
- BTT state and breakpoint/event indicators
- Time stamp from free-running timer (hours though nanoseconds)

The trace buffer screen provides a chronological display of the trace samples. Figure 14-7 shows the screen display for the trace functions.

NDX ST 1909 0 1910 0 1911 0 1912 0 1913 0 1914 0	h m s. ms 0:00:00.417 0:00:00.417 0:00:00.417 0:00:00.417 0:00:00.417 0:00:00.417 0:00:00.417	084 600 1 084 800 1 085 000 1 085 200 1 085 300 1 085 400 1	1111111 1111111 1111111 1111111 1111111	WRITE IAQ READ READ READ READ	005D 7014 7015 7016 005C 005C	ATA RE 57 7B SE 00 5C 70 70	В		
)915 0)916 0)917 0)918 0)919 0)920 0 E)921 0)922 0)922 0	0:00:00.417 0:00:00.417 0:00:00.417	085 800 1 085 900 1 086 000 1 086 200 1 086 600 1 086 600 1 086 800 1 087 000 1 087 300 1	1111111 1111111 1111111 1111111 1111111	READ WRITE READ IAQ READ READ READ READ	7018 005F 005F 7019 700A 700B 700C 700C	5F 0B 0A F0 88 MC 00 08 5B	NZ R IV₩	95	
)924 0)925 0	0:00:00.417 0:00:00.417 		1111111	WRITE		08 00 : 0:00	00.0	00 000	000

Figure 14-7. Trace Sample Screen

The BTT board has three timers. Two timers are controlled by event qualification, while the third is free running. The timers allow timing statistics to be taken, such as the time the microcontroller spends executing a particular routine. This aids the programmer in developing efficient code and evaluating system performance. The display format of the trace buffer screen can be altered by the user to show one of the following statistics determined by the timers:

- Time stamps referenced from starting time
- Delta or time between trace samples
- Time samples referenced from selected trace sample

14.2.4 XDS System Operating Considerations

The emulation hardware of the XDS System generally exhibits the same characteristics as the actual TMS370 devices. There are, however, a few subtle differences that the designer should be aware of when building a prototype circuit for use with the XDS System.

14.2.4.1 Mode Control Pin

To allow the XDS System to function without being attached to a target system, a 20K ohm pull down resistor should be connected to the mode control line in the XDS unit. This increases the minimum input current needed to drive this line high (I_I) from 100 uA to 300 uA. If a pull up resister is used to put the device in the microcomputer mode, then it's value should be no greater than 1K ohm when using the XDS System.

14.2.4.2 Reset

The XDS System adds an analog switch and a 51K ohm pull up resister to the reset line. This increases the current necessary to pull this line to a logic low from 10 uA to 100 uA.

14.2.4.3 Clock In

The XDS System cannot drive a crystal located on the target system. Therefore, either the crystal must be moved to socket Y1 of the emulator board, or a TTL level external clock be connected.

14.3 The TI EEPROM Programmer

The TI EEPROM Programmer is an interactive, menu driven system that provides a method of programming TMS370 prototyping devices and industrystandard UVEPROMs. The Programmer can interact either directly with a PC or through the XDS for easy programming, modifying, and reading of the target memory device. Sockets are provided for all members of the TMS370 family as well as UVEPROMs such as the 2732, 2764, 27128, and 27256.

The TI EEPROM Programmer system (as shown in Figure 14-8) consists of the TI EEPROM Programmer and an IBM compatible or TI PC running EEP-ROM programmer software under MS/PC-DOS. The TI EEPROM Programmer comes complete with power and interface cables, EEPROM programmer software for the PC, and a user guide.




Figure 14-8. Typical EEPROM/UVEPROM Programmer Configuration


The programmer software provides both interactive and limited batch control with the following features:

- Window oriented screens with a menu-driven command structure
- Block erase for TMS370 family devices only
- Programming mode bit selection for TMS370 family devices only
- Relocatable programming capability which allows source data bytes within certain address range to be programmed at specified address
- Reverse assembly code display
- Intermediate PC memory which provides a storage area for downloading a COFF file or uploading from devices
- Ability to inspect and patch loaded data in PC memory
- Ability to generate a COFF file from PC memory content
- Ability to save or load Programmer Configuration to or from Configuration/Batch file

The TI EEPROM Programmer, unlike most other EPROM programmers, can use COFF object files developed by the assembler/linker as input for programming the TMS370 devices. Other EPROM programmers will require that the object files be converted into the Intel hex object format before programming.

14.4 Prototyping/Preproduction Devices

The TMS370C850 and TMS370C810 devices can be used as prototyping devices for the TMS370C050 and TMS370C010 devices respectively. The TMS370C8x0 devices replace the mask ROM with 4 kilobytes of EEPROM. These devices are assembled in the same package types as the masked ROM parts so they can plug into the same target application as the final masked device. The TMS370C850 and TMS370C810 provide form factor preproduction parts with zero leadtime for field testing and production qualifications, thereby reducing the overall time to market. Both TMS370C8x0 devices can be programmed directly from the assembler or linker output file with the TI EEPROM Programmer.





15. Electrical Specifications

This section contains electrical and timing information for the TMS370 family devices. Specifications that apply to the TMS370Cx10 devices are presented first, followed by specifications that apply to the TMS370Cx50 devices. Specifications for the TMS370Cx10 devices generally apply also to the TMS370Cx50 devices, since a TMS370Cx50 device essentially consists of a related TMS370Cx10 plus additional circuitry.

Sectio	n	Page
15.1	TMS370Cx10 Specifications	
15.2	TMS370Cx50 Specifications	

Caution:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

15-1

15.1 TMS370Cx10 Specifications

The specifications given in the following tables apply to the TMS370C010 and TMS370C810.

Table 15-1. Absolute Maximum Ratings over Operating Free-Air Temperature Range (unless otherwise noted)

Supply voltage range, V _{CC} [†]	0.3 V to 7 V
Input voltage range: All pins except MC	-0.3 V to V _{CC} +0.3V
Input voltage range: MC	0.3 V to 14 V
Input buffer current	
Maximum source current, I _{CC}	170 mA
Maximum drain current, ISS	
Continuous power dissipation	
Storage temperature range	

[†] Unless otherwise noted, all voltages are with respect to V_{SS}.

Table 15-2. Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see Note 1)		4.5	5	5.5	V
Vcc	RAM data retention supply voltage		3		5.5	V
	Low-level input voltage	All pins except MC and XTAL2/CLKIN	VSS		0.8	V
ViL		MC, normal operation	VSS		0.3	V
		XTAL2/CLKIN	VSS		0.8	V
	High-level input voltage	All pins except MC and XTAL2/CLKIN	2		Vcc	V
		MC/Write Protect Override (WPO)	11.7	12		V
VIH		XTAL2/CLKIN	0.8VCC		Vcc	V
		RESET	0.7V _{CC}		Vcc	V
T .		A version	-40		85	°C
TA	Operating free-air temperature	L version	0		70	°C

NOTES: 1. All voltage values are with respect to VSS.

 RESET is externally released while V_{CC} is within the recommended operating range of 4.5 V-5.5 V and externally activated when V_{CC}<4.5 V or V_{CC}>5.5 V. RAM data retention is valid throughout the 2 MHz-20 MHz frequency range. An active RESET initializes (clears) RAM locations 0000h and 0001h.

Table 15-3. Electrical Characteristics over Full Range of Operating Conditions

	PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
VOL	Low-level output volta	ge	I _{OL} = 1.4 mA			0.4	V	
	IP-bet all a de abases		^I OH = -50 µA	0.9VCC			V	
VOH	High-level output volta	age	$I_{OH} = -2 \text{ mA}$	2.4			V	
1.	Input current	MC	0 V ≤ VI ≤ 12 V			400	μA	
ų	Input current	I/O pins	$0 V \le V_I \le V_{CC}$			±10	μA	
IOL	Low-level output curre	ent	V _{OL} = 0.4 V	1.4			mA	
	Lieb level e de deer		V _{OH} = 0.9V _{CC}	-50			μA	
юн	High-level output curr	ent	V _{OH} = 2.4 V	-2			mA	
ICC		TMS370C010	Operating, Notes 1 and 2			48		
		Supply current	TMS370C810	CLKIN frequency = 20 MHz	·		80	
	(Operating mode) Osc Power bit = 0 (see Note 3)		Operating, Notes 1 and 2		_	33	mA	
		TMS370C810	CLKIN frequency = 12 MHz			55.6		
		TMS370C010	Operating, Notes 1 and 2			14		
		TMS370C810	CLKIN frequency = 2 MHz			25		
	Supply current	TMS370C010	Standby, Notes 1 and 2			20.8		
		TMS370C810	CLKIN frequency = 20 MHz			28		
	(Standby mode)	TMS370C010	Standby, Notes 1 and 2			13.6	mA	
1CC	Osc Power bit = 0	TMS370C810	CLKIN frequency = 12 MHz ns			18.2	mA	
	(see Note 4)	TMS370C010	Standby, Notes 1 and 2			4.6		
		TMS370C810	CLKIN frequency = 2 MHz			6		
	Supply current (Standby mode)	TMS370C010	Standby, Notes 1 and 2 CLKIN frequency = 12 MHz			10.8	mA	
lcc	Osc Power bit = 1 (See Note 5)	11033700010	Standby, Notes 1 and 2 CLKIN frequency= 20 MHz			3.8	mA	
	Supply current	TSM370C010	Halt mode, Note 2			50	μA	
lcc		TMS370C810	XTAL2/CLKIN < 0.2 V			100	μΑ	

NOTES: 1. Single chip mode, ports configured as inputs, or outputs with no load. All inputs \leq 0.2 V or \geq V_{CC} - 0.2 V.

2. All ports configured as inputs, or outputs with no load. All inputs \leq 0.2 V or \geq V_{CC} - 0.2 V.


3. Maximum operating current for TMS370C010 = $1.9(f_x) + 10.2$ mA.

Maximum operating current for TMS370C810 = $3.06(f_x)$ + 18.9 mA. 4. Maximum standby current for TMS370C010 = $0.9(f_x)$ + 2.8 mA.

Maximum standby current for TMS370C810 = $1.2(f_x) + 3.56$ mA.

5. Maximum standby current for TMS370C010 = $0.7(f_x) + 2.4$ mA.


Electrical Specifications - TMS370Cx10 Devices



[†] The crystal/ceramic resonator frequency is four times the reciprocal of the system clock period.

[‡] The values of C1 and C2 should be the values recommended by the crystal/ceramic resonator manufacturer.





CASE 1: $V_0 = V_{OH} = 2.4$ V; LOAD VOLTAGE = 0 V CASE 2: $V_0 = V_{OL} = 0.4$ V; LOAD VOLTAGE = 2.1 V

Figure 15-2. Output Loading Circuit for Test




Figure 15-3. XTAL2/CLKIN Measurement Points




Figure 15-4. General Measurement Points

NO.			MIN	NOM	MAX	UNIT
1	tw(CI)	XTAL2/CLKIN pulse duration (Note 1)	 20			ns
2	tr(CI)	XTAL2/CLKIN rise time			30	ns
3	tf(CI)	XTAL2/CLKIN fall time			30	ns
4	td(CIH-COL)	Delay time, XTAL2/CLKIN rise to CLKOUT fall			100	ns
	fx	Crystal operating frequency	2		20	MHz

Table 15-4. External Clocking Requirements

 † For V_{IL} and V_{IH}, refer to "Recommended Operating Conditions". NOTE 1. This pulse may be either a high pulse, as illustrated, which This pulse may be either a high pulse, as illustrated, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.




Figure 15-5. External Clock Timing

Table 15-5. General Purpose Output Switching Time Requirement	Table 15-5.	General Purpose	Output Switching	Time Requirement
---	-------------	-----------------	-------------------------	-------------------------

ſ				MIN	NOM	MAX	UNIT
	tr	Rise time	INT2, INT3, SPISOMI, SPISIMO, SPICLK, T1IC/CR, T1PWM, T1EVT, T2IC1/ CR, T2IC2/PWM, T2EVT, SCITXD, SCIRXD, SCICLK			45	ns
ſ	tf	Fall time	INT2, INT3, SPISOMI, SPISIMO, SPICLK, T1IC/CR, T1PWM, T1EVT, T2IC1/ CR, T2IC2/PWM, T2EVT, SCITXD, SCIRXD, SCICLK			45	ns




Figure 15-6. Switching Time Measurement Points

				3	
		MIN	NOM	MAX	UNIT
^t w(PGM)B	Programming signal pulse duration to insure valid data is stored (byte mode)	10			ms
tw(PGM)AR	Programming signal pulse duration to insure valid data is stored (array mode)	20			ms

Table 15-6. Recommended EEPROM Timing Requirements For Programming


15

NO.		PARAMETER	MIN	MAX	UNIT
38	tc(SPC)	SPICLK cycle time	2t _c	256t _C	ns
39	tw(SPCL)	SPICLK low pulse duration	t _c -45	128t _C	ns
40	tw(SPCH)	SPICLK high pulse duration	t _c -45	128t _C	ns
41	td(SPCL-SIMOV)	Delay time, SPISIMO valid after SPICLK low (Polarity = 1)	-50	50	ns
42	tv(SPCH-SIMO)	SPISIMO data valid after SPICLK high (Polarity = 1)	tw(SPCH)-50		ns

Table 15-7. SPI Master External Timing Characteristics

Table 15-8. SPI Master External Timing Requirements

NO.			MIN	MAX	UNIT
43	tsu(SOMI-SPCH)	SPISOMI setup time to SPICLK high (Polarity = 1)	.25t _C +150		ns
44	tv(SPCH-SOMI)	SPISOMI data valid after SPICLK high (Polarity = 1)	0		ns
NOTE 1.	t _c = system clock	cycle time = $4/f_X$.			



NOTE 12. The diagram above is for Polarity=1. SPICLK is inverted from above diagram when Polarity=0.


NO	•	PARAMETER	MIN	MAX	UNIT
48	td(SPCL-SOMIV)S	Delay time, SPISOMI valid after SPICLK low (Polarity = 1)		3.25t _C +100	ns
49	tv(SPCH-SOMI)S	SPISOMI data valid after SPICLK high (Polarity = 1)	tw(SPCH)S		ns

Table 15-9. SPI Slave External Timing Characteristics

Table 15-10. SPI Slave External Timing Requirements

NO.			MIN	MAX	UNIT
45	tc(SPC)S	SPICLK cycle time	8tc	Υ.	ns
46	tw(SPCL)S	SPICLK low pulse duration	4tc-45		ns
47	tw(SPCH)S	SPICLK high pulse duration	4t _c -45		ns
50	tsu(SIMO-SPCH)S	SPISIMO setup time to SPICLK high (Polarity = 1)	0		ns
51	tv(SPCH-SIMO)S	SPISIMO data valid after SPICLK high (Polarity = 1)	3tc+100		ns

NOTE 1. t_c = system clock cycle time = $4/f_x$.



NOTE 12. The diagram above is for Polarity-1. SPICLK is inverted from above diagram when Polarity-0. NOTE 13. As a slave, the SPICLK pin is used as the input for the serial clock, which is supplied from the network master.



15.2 TMS370Cx50 Specifications

The specifications given in the following tables apply to the devices in the TMS370Cx50 catagory.

Table 15-11. Absolute Maximum Ratings over Operating Free-Air Temperature Range (unless otherwise noted)

Supply voltage range, V _{CC} [†]	0.3 V to 7 V
Supply voltage range for digital I/O, V _{CC2} [†]	0.3 V to 7 V
Supply voltage range for analog, V _{CC3} [†]	0.3 V to 7 V
Reference voltage range, V _{ref} (non-V _{CC3}	
reference for A/D)	V _{SS3} -0.1 V to V _{CC3} +0.1 V
Input voltage range: All pins except MC	
Input voltage range: MC	0.3 V to 14 V
Input buffer current	±10 mA
Maximum source current, I _{CC}	
Maximum drain current, ISS	170 mA
Continuous power dissipation	1 W
Storage temperature range	65°C to 150°C

[†] Unless otherwise noted, all voltages are with respect to V_{SS}.

			MIN	NOM	MAX	UNIT
VCC1	Digital logic supply voltage (Note 1)		4.5	5	5.5	v
VCC1	RAM data retention supply voltage	RAM data retention supply voltage			5.5	V
V _{CC2}	Digital I/O supply voltage (Note 1)		4.5	5	5.5	V
V _{CC3}	Analog supply voltage (Note 1)		4.5	5	5.5	v
		All pins except MC and XTAL2/CLKIN	V _{SS}		0.8	V
VIL	Low-level input voltage	MC	VSS		0.3	v
		XTAL2/CLKIN	VSS		0.8	V
	High-level input voltage	All pins except MC and XTAL2/CLKIN	2		Vcc	V
M		MC	V _{CC} -0.3		Vcc	v
VIН		XTAL2/CLKIN	0.8VCC		Vcc	v
		RESET	0.7V _{CC}		Vcc	V
		EEPROM write protect override	11.7	12		v
	MC (mode control) voltage (Note 2)	Microprocessor	V _{CC} -0.3			v
		Microcomputer	V _{CC} -0.3			v
т.		A version	-40		85	°C
TA	Operating free-air temperature	L version	0		70	°C

Table 15-12. Recommended Operating Conditions

NOTES: 1. All voltage values are with respect to VSS.

2. The hardware protect ovcerride, microprocessor, or microcomputer mode can be selected only while RESET is high (active).

 RESET is externally released while V_{CC} is within the recommended operating range of 4.5 V-5.5 V and externally activated when V_{CC} < 4.5 V or V_{CC} > 5.5 V. RAM data retention is valid throughout the 2 MHz-20 MHz frequency range. An active RESET initializes (clears) RAM locations 0000h and 0001h.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOL	Low-level output volt-	Ports A, B, C, and D, and RESET	I _{OL} = 2 mA			0.4	v
	age	Other outputs	I _{OL} = 1.4 mA			0.4	V
Maria			l _{OH} = -50 μA	0.9VCC			V
Vон	High-level output voltag	e	I _{OH} = −2 mA	2.4			V
1.	lanut surrant	MC	0 V ≤ V ≤ 12 V			400	μA
lt.	Input current	I/O pins	$0 V \le V_I \le V_{CC}$			±10	μΑ
IOL	Low-level output cur-	Ports A, B, C, and D, and RESET	V _{OL} = 0.4 V	2			mA
	rent	Other outputs	V _{OL} = 0.4 V	1.4			mA
	Link touch output output		V _{OH} = 0.9V _{CC}	-50			μA
ЮН	High-level output curren	II.	V _{OH} = 2.4 V	-2			mA
		TMS370C050	Operating, Notes 1 and 3			67	
	Supply current	TMS370C850	CLKIN frequency = 20 MHz			80	
00	(Operating mode) Osc Power bit = 0	TMS370C050	Operating, Notes 1 and 2			46.2	mA
ICC		TMS370C850	CLKIN frequency = 12 MHz Operating, Notes 1 and 3			55.6	
	(see Note 4)	TMS370C050			20	1	
		TMS370C850	CLKIN frequency = 2 MHz			25	
		TMS370C050	Standby, Notes 2 and 3			20.8	
1	Supply current	TMS370C850	CLKIN frequency = 20 MHz			28	
1	(Standby mode)	TMS370C050	Standby, Notes 2 and 3			13.6	mA
lcc	Osc Power bit = 0	TMS370C850	CLKIN frequency = 12 MHz			18.2	
	(see Note 5)	TMS370C050	Standby, Notes 2 and 3			4.6	
		TMS370C850	CLKIN frequency = 2 MHz			6	
lcc	Supply current (Standby mode)	TMS370C050	Standby, Notes 2 and 3 CLKIN frequency = 12 MHz			10.8	mA
-00	Osc Power bit = 1 (See Note 6)	1	Standby, Notes 2 and 3 CLKIN frequency = 2 MHz			3.8	
lcc	Supply current	TSM370C050	Halt mode, Note 2			50	μA
.00	(Halt mode)	TMS370C850	XTAL2/CLKIN < 0.2 V			100	

Table 15-13. Electrical Characteristics over Full Range of Operating Conditions

NOTES: 1. Single chip mode, ports configured as inputs, or outputs with no load. All inputs ≤ 0.2 V or \geq V_{CC} - 0.2 V.

2. All ports configured as inputs, or outputs with no load. All inputs \leq 0.2 V or \geq V_{CC} - 0.2 V.

XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Currents may be higher with a crystal oscillator. At 20 MHz this extra current = 0.1 mA × (total load capacitance + crystal capacitance in pF).
 Maximum operating current for TMS370C050 = 2.6(f_x) + 15 mA.

Maximum operating current for TMS370C050 = $2.6(t_X)$ + 15 mA. Maximum operating current for TMS370C850 = $3.06(t_X)$ + 18.9 mA.

5. Maximum standby current for TMS370C050 = $0.9(f_X) + 2.8$ mA.

Maximum standby current for TMS370C850 = $1.2(f_X) + 3.56$ mA.

6. Maximum standby current for TMS370C050 = $0.7(f_X)$ + 2.4 mA. (Osc Power bit valid only from 2 MHz to 12 MHz.)





Figure 15-9. Recommended Crystal/Clock Connections



CASE 1: $V_0 = V_{OH} = 2.4$ V; LOAD VOLTAGE = 0 V CASE 2: $V_0 = V_{OL} = 0.4$ V; LOAD VOLTAGE = 2.8 V FOR PORTS A, B, C, and D, and RESET LOAD VOLTAGE = 2.1 V FOR OTHER OUTPUTS

Figure 15-10. Output Loading Circuit for Test




Figure 15-11. XTAL2/CLKIN Measurement Points




Figure 15-12. General Measurement Points

NO.			MI	NOM	MAX	UNIT
1	tw(CI)	XTAL2/CLKIN pulse duration (Note 1)	2	0		ns
2	tr(CI)	XTAL2/CLKIN rise time			30	ns
3	tf(CI)	XTAL2/CLKIN fall time			30	ns
4	td(CIH-COL)	Delay time, XTAL2/CLKIN rise to CLKOUT fall			100	ns
	f _x	Crystal operating frequency		2	20	MHz

Table 15-14.	External	Clocking	Requirements
--------------	----------	----------	--------------

 † For VIL and VIH, refer to "Recommended Operating Conditions". NOTE 1.

This pulse may be either a high pulse, as illustrated, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.






Table 15-15. Peripheral Module and General Purpose Output Switching Times

			MIN	NOM	MAX	UNIT
tr	Rise time	INT2, INT3, SPISOMI, SPISIMO, SPICLK, T1IC/CR, T1PWM, T1EVT, T2IC1/ CR, T2IC2/PWM, T2EVT, SCITXD, SCIRXD, SCICLK			45	ns
tf	Fall time	INT2, INT3, SPISOMI, SPISIMO, SPICLK, T11C/CR, T1PWM, T1EVT, T2IC1/ CR, T2IC2/PWM, T2EVT, SCITXD, SCIRXD, SCICLK			45	ns




Figure 15-14. Switching Time Measurement Points

Table 15-16. Recommended EEPROM Timing Requirements For Programming

		MIN	NOM	MAX	UNIT
tw(PGM)B	Programming signal pulse duration to insure valid data is stored (byte mode)	10			ms
tw(PGM)AR	Programming signal pulse duration to insure valid data is stored (array mode)	20			ms

Table 15-17. Switching Characteristics and Timing Requirements

NO.			MIN	MAX	UNIT
5	tc	CLKOUT (system clock) cycle time	200	2000	ns
6	tw(COL)	CLKOUT low pulse duration	0.5t _c -20	0.5t _c	ns
7	tw(COH)	CLKOUT high pulse duration	0.5t _C	0.5t _C +20	ns
8	td(COL-A)	Delay time, CLKOUT low to address, R/W, and OCF valid		0.25t _C +40	ns
9	^t v(A)	Address valid to EDS, CSE1, CSE2, CSH1, CSH2, CSH3, and CSPF low	0.5t _C -50		ns
10	t _{su(D)}	Write data setup time to EDS high	0.75t _c -40 [†]		ns
11	^t h(EH-A)	Address, R/W, and OCF hold time from EDS, CSE1, CSE2, CSH1, CSH2, CSH3, and CSPF high	0.5t _C -40		ns
12	th(EH-D)W	Write data hold time from EDS high	0.75t _c +15		ns
13	td(DZ-EL)	Delay time, data bus high impedance to EDS low (read cycle)	0.25t _c -30		ns
14	td(EH-D)	Delay time, EDS high to data bus enable (read cycle)	1.25t _C -40		ns
15	td(EL-DV)	Delay time, EDS low to read data valid		t _c −65 [†]	ns
16	^t h(EH-D)R	Read data hold time from EDS high	0		ns
17	tsu(WT-COH)	WAIT setup time to CLKOUT high	0.25t _c +75 [‡]		ns
18	th(COH-WT)	WAIT hold time from CLKOUT high	0		ns
19	td(EL-WTV)	Delay time, EDS low to WAIT valid		0.5t _C -70	ns
20	tw	Pulse duration; EDS, CSE1, CSE2, CSH1, CSH2, CSH3, and CSPF low	t _c -40 [†]	t _c +40 [†]	ns
21	td(AV-DV)R	Delay time, address valid to read data valid		1.5t _c -75 [†]	ns
22	td(AV-WTV)	Delay time, address valid to WAIT valid		t _C -85	ns
23	td(AV-EH)	Delay time, address valid to EDS high (end of write)	1.5t _c -40 [†]		ns

t If wait states, PFWait, or the Auto-Wait feature are used, add tc to this value for each wait state invoked.

+ If the Auto-Wait feature is enabled, the WAIT input may assume a "Don't Care" condition until the third cycle of the access.

NOTE 1. t_c = system clock cycle time = 4/f_x.




Figure 15-15. External Read Timing





Figure 15-16. External Write Timing

NO.		PARAMETER	MIN	MAX	UNIT
38	tc(SPC)	SPICLK cycle time	2t _C	256t _C	ns
39	tw(SPCL)	SPICLK low pulse duration	t _c -45	128t _C	ns
40	tw(SPCH)	SPICLK high pulse duration	t _c -45	128t _C	ns
41	td(SPCL-SIMOV)	Delay time, SPISIMO valid after SPICLK low (Polarity = 1)	-50	50	ns
42	tv(SPCH-SIMO)	SPISIMO data valid after SPICLK high (Polarity = 1)	tw(SPCH)-50		ns

Table 15-18. SPI Master External Timing Characteristics

Table 15-19. SPI Master External Timing Requirements

NO.			MIN	MAX	UNIT
43	tsu(SOMI-SPCH)	SPISOMI setup time to SPICLK high (Polarity = 1)	.25t _c +150		ns
44	tv(SPCH-SOMI)	SPISOMI data valid after SPICLK high (Polarity = 1)	0		ns
NOTE 1.	t _c = system clock	cycle time = $4/f_X$.			



NOTE 15. The diagram above is for Polarity=1. SPICLK is inverted from above diagram when Polarity=0.




NO.		PARAMETER	MIN	MAX	UNIT
48	td(SPCL-SOMIV)S	Delay time, SPISOMI valid after SPICLK low (Polarity = 1)		3.25t _c +100	ns
49	tv(SPCH-SOMI)S	SPISOMI data valid after SPICLK high (Polarity = 1)	tw(SPCH)S		ns

Table 15-20. SPI Slave External Timing Characteristics

Table 15-21. SPI Slave External Timing Requirements

NO.			MIN	MAX	UNIT
45	tc(SPC)S	SPICLK cycle time	8t _C		ns
46	tw(SPCL)S	SPICLK low pulse duration	4t _c -45		ns
47	tw(SPCH)S	SPICLK high pulse duration	4t _c -45		ns
50	tsu(SIMO-SPCH)S	SPISIMO setup time to SPICLK high (Polarity = 1)	0		ns
51	tv(SPCH-SIMO)S	SPISIMO data valid after SPICLK high (Polarity = 1)	3tc+100		ns

NOTE 1. t_c = system clock cycle time = $4/f_x$.



NOTE 15. The diagram above is for Polarity=1. SPICLK is inverted from above diagram when Polarity=0. NOTE 16. As a slave, the SPICLK pin is used as the input for the serial clock, which is supplied from the network master.





NO.	PARAMETER		MIN MAX		UNIT
24	tc(SCC)	SCICLK cycle time	2t _c	131,072t _c	ns
25	tw(SCCL)	SCICLK low pulse duration	t _c -45	65,536t _c	ns
26	tw(SCCH)	SCICLK high pulse duration	t _c -45	65,536t _c	ns
27	td(SCCL-TXDV)	Delay time, SCITXD valid after SCICLK low	-50	50	ns
28	tv(SCCH-TXD)	SCITXD data valid after SCICLK high	tw(SCCH)-50		ns

Table 15-22. SCI Isosynchronous Mode Timing Charateristics For Internal Clock

Table 15-23. SCI Isosynchronous Mode Timing Requirements For Internal Clock

ns
ns





NO.	PARAMETER		MIN	MIN MAX	
34	td(SCCL-TXDV) Delay time, SCITXD valid after SCICLK low 4.25tc+14		4.25t _c +145	ns	
35	tv(SCCH-TXD) SCITXD data valid after SCICLK high		^t w(SCCH)		ns

Table 15-24. SCI Isosynchronous Mode Timing Charateristics For External Clock

Table 15-25. SCI Isosynchronous Mode Timing Requirements For External Clock

NO.			MIN	MAX	UNIT
31	tc(SCC)	SCICLK cycle time	10t _C		ns
32	tw(SCCL)	SCICLK low pulse duration	4.25t _c +120		ns
33	tw(SCCH)	SCICLK high pulse duration	t _c +120		ns
36	t _{su(RXD-SCCH)}	SCIRXD setup time to SCICLK high	40		ns
37	tv(SCCH-RXD)	SCIRXD data valid after SCICLK high	2tc		ns

NOTE 1. t_c = system clock cycle time = 4/f_X.




Figure 15-20. SCI Isosynchronous Mode Timing For External Clock

		MIN	NOM	MAX	UNIT
	Analog supply voltage	4.5	5	5.5	٧
VCC3		V _{CC} -0.3		V _{CC} +0.3	٧
V _{SS3}	Analog ground	V _{SS} -0.3		V _{SS} +0.3	V
V _{ref}	Non-VCC3 reference (Note 1)	2.5	V _{CC3}	V _{CC3} +0.1	۷
	Analog input for conversion	V _{SS3}		Vref	v

Table 15-26. A/D Converter Recommended Operating Conditions

NOTE 1. V_{ref} must be stable, within $\pm 1/2$ LSB of the required resolution, during the entire conversion time.

Table 15-27. A/D Converter Operating Characteristics Over Full Range Of Operating Conditions

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
	Absolute accuracy (Note 1)	V _{CC3} = 5.5 V, V _{ref} = 5.1 V			±1	LSB
	Differential/integral linearity error (Note 2)	2.5 V < V _{ref} < 5.8 V	1		±0.5	LSB
1	Analog supply current	Converting			2	mA
1CC3		Not converting			5	μA
4	Input current, AN0-AN7	0 V ≤ VI ≤ 5.5 V			2	μA
	Vref input charge current				1	mA
Z _{ref}		XTAL2/CLKIN ≤ 12 MHz	24			kΩ
	Input impedance of V _{ref}	12 MHz <xtal2 clkin≤20="" mhz<="" td=""><td>10</td><td></td><td></td><td>kΩ</td></xtal2>	10			kΩ
	Conversion time (excluding sample time)	· · · · · · · · · · · · · · · · · · ·	164t _C			ns

NOTES: 1. Absolute resolution = 20 mV. At V_{ref} = 5.1 V, this is 1 LSB. As V_{ref} decreases, LSB size decreases and thus absolute error in terms of LSBs increases.

2. Excluding quantization error of 1/2 LSB.

Table 15-28. Analog Timing Requirements

		MIN	NOM	MAX	UNIT
t _{su(S)}	Analog input setup to sample command	0			ns
th(AN)	Analog input hold from start of conversion	18t _C			ns
tw(S)	Duration of sample time per kilohm of source impedance (Note 1)	1			μs/kΩ

NOTE 1. The value given is valid for a signal with a source impedance greater than 1 kΩ. If the source impedance is less than 1 kΩ, use a minimum sampling time of 1 μs.





Figure 15-21. Analog Timing



. · · · .

16. Customer Information

This section includes general information on mask-ROM prototyping, TMS370 physical characteristics, and parts ordering. Topics covered in this section include:

Section		Page
16.1	Mask ROM Prototype and Production Flow	
16.2	Mechanical Package Information	
16.3	TMS370 Family Numbering and Symbol Conventions	16-9
16.3.1	Device Prefix Designators	16-9
16.3.2	Device Numbering Convention	16-10
16.3.3	Device Symbols	16-10
16.4	Development Support Tools Ordering Information	16-13
16.4.1	TMS370 Macro Assembler, Linker, and Utilities	16-13
	TMS370 EEPROM Programmer	
16.4.3	TMS370 XDS System	16-13
16.4.4	Complete TMS370 Development System	16-13

16.1 Mask ROM Prototype and Production Flow

The TMS370 family includes two mask-ROM microcontrollers; the TMS370C010 and the TMS370C050. The ROM is manufactured containing customer's application code. The custom-programmed nature of these devices requires a standard, defined interface between the customer and the factory during production. Figure 16-1 shows this standard of prototype/production flow for customer ROM receipt.




Figure 16-1. Prototype and Production Flow

1) Customer Required Information

For TI to accept the receipt of a customer ROM algorithm, each of the following three items must be received by the TI factory:

- a) The customer completes and submits a New Code Release Form (NCRF – available from TI Field Sales Office) describing the custom features of the device (e.g., customer information, prototype and production quantities and dates, any exceptions to standard electrical specifications, customer part numbers and symbols, package type, etc.).
- b) If non-standard specifications are requested on the NCRF then the customer submits a copy of the discription of the microcomputer, including the functional description and electrical specification (including absolute maximum ratings, recommended operating conditions, and timing values). TI will then respond to the requested specification changes.
- c) When the customer has completed code development and has verified the code with the development system, the object file is submitted in Intel hex object format to the TI factory using an acceptable transfer media. Acceptable media include the following:
 - Modem transfer: PC-to-PC via Xmodem, Ymodem, or Zmodem protocol or Microstuf's Crosstalk XVI protocol.
 - MS-DOS formatted 5 1/4" floppy disk compatible with IBM or TI PC
 - EPROM devices (currently supported: TMS2764, TMS27C64, TMS27128, TMS27C128).
 - TMS370C8x0 EEPROM devices.

The completed NCRF, customer specification (if required), and ROM code should be given to the local representive or sent to the nearest Field Sales Office.

2) TI Performs ROM Receipt

Code review and ROM receipt is performed on the customer's code and a unique manufacturing ROM code number (such as R150x123FN) is assigned to the customer's algorithm. All future correspondence should indicate this number. The ROM receipt procedure reads the ROM code information, processes it, reproduces the customer's ROM object code on the media requested on the NCRF, and returns the processed and the original code to the customer for verification of correct ROM receipt. (Note: The customer must provide the EPROM/EEPROM device if that type of media has been requested on the NCRF). All TMS370 mask ROM devices contain ROM space that is reserved for TI use only. The contents of this reserved space is changed when TI processes the mask ROM with the customer's object code. Therefore, the customer should not use locations 7FE0h through 7FEBh in their algorithm or checksum routine.

3) Customer ROM Receipt Approval

The customer then verifies that the ROM code received and processed by TI is correct and that no information was misinterpreted in the transfer. The customer must then return an algorithm approval form (available from the field sales office) for correct ROM receipt verification or resubmit the code for processing. This written confirmation of verification constitutes the contractual agreement for creation of the custom mask and manufacture of ROM verification prototype units.

4) TI Orders Masks, Manufacturing, and Ships 25 Prototypes

TI generates the prototype photomasks, processes, manufactures, and tests 25 microcomputer prototypes containing the customer's ROM pattern for shipment to the customer for ROM code verification. These microcomputer devices have been made using the custom mask but are for the purposes of ROM verification only. Prototype devices are symbolized with a **P** preceding the manufacturing ROM code number (eg., PR150x123FN) to differentiate them from production devices.

5) Customer Prototype Approval

The customer verifies the operation of these prototypes in the system and responds with written customer prototype approval or disapproval. This written customer prototype approval constitutes the contractual agreement to initiate volume microcomputer production using the verified prototype ROM code.

6) Customer Release to Production

With customer algorithm approval, the ROM code is released to production and TI will begin shipment of production devices according to customer's final specification and order requirements.

Two lead times are quoted in reference to the preceding flow:

- Prototype lead time elapsed time from the receipt of written ROM receipt verification to the delivery of 25 prototype devices.
- Production lead time elapsed time from the receipt of written customer prototype approval to delivery of production devices.

For the latest TMS370 family lead times, contact the nearest TI field sales office.

Note: All TMS370 family devices contain mask ROM space reserved for TI use only. This space includes locations 7FE0h through 7FEBh. This reserved area should therefore not be used in the customer's software algorithm, nor should it be used during mask ROM/firmware development. The reserve location contents are changed by TI.

16.2 Mechanical Package Information


The TMS370 microcomputer family devices are assembled in two package types according to the type of material and outline used for the package. These package types are:

- Plastic dual-inline package (DIP)
- Plastic leaded chip carrier (PLCC)

Package types are designated in the device symbol by the suffix on the customer's ROM code number for devices manufactured with customer ROM code (eg., R150x123FN) and by the suffix of the standard device number for devices with EEPROM. Table 16-1 indicates the package type, suffix indicator, and family members supported on that package type.

PACKAGE TYPE	SUFFIX INDICATOR	FAMILY MEMBERS
28-pin plastic DIP (100-mil pin spacing)	N	TMS370C010, TMS370C810
28-pin PLCC (50-mil pin spacing)	FN	TMS370C010, TMS370C810
68-pin PLCC (50-mil pin spacing)	FN	TMS370C050, TMS370C850

Table 16-1. Package Types




ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTE D. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

Figure 16-2. 28-pin Plastic Dual-Inline Package, 100-MIL Pin Spacing (Type N Package Suffix)

Customer Information - Mechanical Package Information



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES


NOTES: A. Center line of center pin each side is within 0,10 (0.004) of package centerline as determined from this dimension.

B. Location of each pin is within 0,127 (0.005) of time position with respect to center pin on each side.

C. The lead contact points are planar within 0,10 (0.004).

Figure 16-3. 28-Pin Plastic-Leaded Chip Carrier Package (Type FN Package Suffix)

Customer Information - Mechanical Package Information



NOTES: A. Centerline of center pin each side is within 0,10 (0.004) of package centerline as determined by this dimension. B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES.

Figure 16-4. 68-Pin Plastic Leaded Chip Carrier Package (Type FN Package Suffix)

16.3 TMS370 Family Numbering and Symbol Conventions

All TMS370 devices are marked with information as to the type, package, copyright date(s), place of manufacture, and manufacturing data.

16.3.1 Device Prefix Designators

To provide expeditious system evaluations by customers during the product development cycle, Texas Instruments assigns a prefix designator with three options: TMX, TMP, and TMS.

TMX, TMP, and TMS are representative of the evolutionary stages of product development from engineering prototypes through fully qualified production devices. Figure 16-5 depicts this evolutionary development flowchart. Production devices shipped by Texas Instruments have the TMS designator signifying that they have demonstrated the high standards of Texas Instruments quality and reliability.




Figure 16-5. Development Flowchart

TMX devices are shipped against the following disclaimer:

- 1) Experimental product and its reliability has not been characterized.
- 2) Product is sold "as is".
- 3) Product is not warranted to be exemplary of final production version if or when released by Texas Instruments.

TMP devices are shipped against the following disclaimer:

- Customer understands that the product purchased hereunder has not been fully characterized and the expectation of reliability cannot be defined; therefore, Texas Instruments standard warranty refers only to the device's specifications.
- 2) No warranty of merchantability or fitness is expressed or implied.

TMS devices have been fully characterized and the quality and reliability of the device has been fully demonstrated. Texas Instruments' standard warranty applies.

16.3.2 Device Numbering Convention

Figure 16-6 illustrates the numbering and symbol nomenclature for the TMS370 family.




Figure 16-6. TMS370 Family Nomenclature

16.3.3 Device Symbols

The device symbolization of the TMS370 family members can be divided into two catagories: those with factory programmed mask ROM, and those with user programmed memory.

16.3.3.1 TMS370 Family Members with Mask-ROM

TMS370 family members with mask-ROM are custom-programmed devices where the ROM is mask programmed according to the customer's application code. These devices follow the prototyping and production flow outlined in Section 16.3. Since they are semi-custom devices, they receive a unique ROM code identification number.

LINE 1: (a)	(b) 123456789012	(c) 980	KEY: (a)TEXAS INSTRUMENTS TRADEMARK
LINE 2:	(d) R1XODXXFN	(e) FRSYYWW	(b)OPTIONAL CUSTOMER PART NUMBER (c)EIA IDENTIFICATION NUMBER
LINE 3: (f)@1988TI			(d)CUSTOMER'S ROM CODE & PACKAGE TYPE (e)TRACKING MARK & DATE CODE (f)TI MICROCODE COPYRIGHT
LINE 4: (g) 12345678	(h) PHILIPPINES		(g)LOT CODE (h)ASSEMBLY SITE

Figure 16-7. TI Standard Symbolization for Mask ROM Device in 28-Pin N-Type Package

Customer Information - Numbering and Symbol Conventions

LINE 1: (a) 123456789012 LINE 2: (b) R1XODXXFN LINE 3: (c) 980 LINE 4: (e) 12345678 LINE 5: (f) ©1986TI	(d) FRSYYWW	KEY: (a)OPTIONAL CUSTOMER PART NUMBER (b)CUSTOMER'S ROM CODE & PACKAGE TYPE (c)EIA IDENTIFICATION NUMBER (d)TRACKING MARK & DATE CODE (d)LOT CODE (f)TI MICROCODE COPYRIGHT (g)ASSEMBLY SITE (BOTTOM OF PACKAGE)
(BACKSIDE)	(g) PHILIPPINES	

Figure 16-8. TI Standard Symbolization for Mask ROM Device in 28-Pin FN Type Package

LINE 1: (a) 123456789012 LINE 2: (c) R1XODXXFN	(b)980	KEY: (a)OPTIONAL CUSTOMER PART NUMBER (b)EIA IDENTIFICATION NUMBER (c)CUSTOMER'S ROM CODE & PACKAGE TYPE
LINE 3: (d)	(e)FRSYYWW (f) 12345678	(d)TEXAS INSTRUMENTS TRADEMARK (e)TRACKING MARK & DATE CODE (f)LOT CODE (g)TI MICROCODE COPYRIGHT
Line 5: (g)©1986Ti (Backside)	(h)PHILIPPINES	(h)ASSEMBLY SITE

Figure 16-9. TI Standard Symbolization for Mask ROM Device in 68-Pin FN Type Package

16.3.3.2 TMS370 Family Members with Program EEPROM

TMS370 family members with on-chip program EEPROM are standard device types, and therefore have a standard identification. The TMS370 family members with program EEPROM include the TMS370C810 and the TMS370C850.

LINE 1:	B :-	(b) TMS370C810N	KEY: (a)TEXAS INSTRUMENTS TRADEMARK
LINE 2:	(a)	(c) FRSYYWW	(b)STANDARD DEVICE PART NUMBER (c)TRACKING MARK & DATE CODE
LINE 3:	(d) ©1986TI	(e) 12345678	(d)TI MICROCODE COPYRIGHT (e)LOT CODE
LINE 4:	(f) PHILIPPINES		(f)ASSEMBLY SITE

Figure 16-10. TI Standard Symbolization for Program EEPROM Device in N-Type Package

LINE 1: (a) TMS370C850FN LINE 2: (b) LINE 3: LINE 4: (e) © 1986TI	(c) FRSYYWW (d) 12345678	KEY: (a)STANDARD DEVICE NUMBER (b)TEXAS INSTRUMENTS TRADEMARK (c)TRACKING MARK & DATE CODE (d)LOT CODE (e)TI MICROCODE COPYRIGHT (f)ASSEMBLY SITE (BOTTOM OF PACKAGE)
(BACKSIDE)	(f) PHILIPPINES	

Figure 16-11. TI Standard Symbolization for EEPROM Device in FN-Type Package

16.4 Development Support Tools Ordering Information

All the necessary development support tools (excluding a PC) for the TMS370 family are available from TI separately or as a complete package. The development tools are designed to work with an IBM, IBM compatible or TI PC with a minimum of 512K bytes of memory and a 5 1/4 inch floppy disk drive.

16.4.1 TMS370 Macro Assembler, Linker, and Utilities

This software package includes all the utilities required for developing object code for the TMS370 devices.

PART NUMBER
TMDS3740810-02DESCRIPTION
Assembler/Linker

16.4.2 TMS370 EEPROM Programmer

The TMS370 EEPROM Programmer provides the physical means to program the TMS370 prototype devices. The programmer comes with the necessary cables and control software for interfacing with an IBM compatible or TI PC.

PART	NUMBER	
TMDS	3760510	

DESCRIPTION EEPROM Programmer

16.4.3 TMS370 XDS System


The XDS System provides software debugging and overall evaluation of a TMS370-based system. The XDS comes complete with necessary cables and debugging program.

PART NUMBER	DESCRIPTION
TMDS3762210	XDS System

16.4.4 Complete TMS370 Development System

The components above (Assembler/Linker, EEPROM Programmer, and XDS System) are available as a single package providing full support of the TMS370 family devices.

PART NUMBER TMDS3792210 DESCRIPTION TMS370 Development ,



A. Peripheral File Map

This appendix summarizes the Peripheral File (PF) and control bit information into a single location for reference.

Each PF register is presented as a row of boxes containing the control or status bits belonging to the register. The register symbol (e.g., SCCR0) and the PF hex address (i.e., P010) are to the left of each register.

The read/write accessibility of each bit is indicated in parentheses below each bit symbol, with the following definitions:

- R read
- W write
- P write in the privilege mode only
- C clear only
- S set only
- -0 cleared by RESET
- -1 set by RESET
- -[†] this bit exhibits special behavior during or after RESET; see the description for this bit in the appropriate section (both bit and register are index entries).

The register summary is followed by block diagrams of the major circuits. The control bits are shown in these diagrams in the following format:

(xx.n) 4A.0 Bit location convention used in figures, where 'xx' is the hexadecimal address of the peripheral register containing the bit and 'n' is the bit number (7 = msb, 0 = lsb).

Appendix A

Bit # -	7	6	5	4	3	2	1	0
SCCR0 P010	COLD START (RC- [†])	OSC POWER (RP-0)	PF AUTO WAIT (RW-0)	OSC FLT FLAG (RW- [†])	MODE PIN WPO (R- [†])	MC PIN DATA (R- [†])		μΡ/μC Mode (R)
SCCR1 P011				AUTOWAIT DISABLE (RP-0)		MEMORY DISABLE (RP- [†])		
SCCR2 P012	HALT/ STANDBY (RP-0)	PWR- DWN/ IDLE (RP-0)	PRIV- ILEGE DISABLE (RS-0)					
INT1 P017	INT1 FLAG (RC-0)	INT1 Pin DATA (R-0)	· 			INT1 POLARITY (RW-0)	INT1 ENABLE (RW-0)	
INT2 P018	INT2 FLAG (RC-0)	INT2 PIN DATA (R-0)		INT2 DATA DIR (RW-0)	INT2 DATA OUT (RW-0)	INT2 POLARITY (RW-0)	INT2 PRIORITY (RW-0)	INT2 ENABLE (RW-0)
INT3 P019	INT3 FLAG (RC-0)	INT3 PIN DATA (R-0)		INT3 DATA DIR (RW-0)	INT3 DATA OUT (RW-0)	INT3 POLARITY (RW-0)	INT3 PRIORITY (RW-0)	INT3 ENABLE (RW-0)
DEECTL P01A	BUSY (R-†)					AP (RW-0)	W1W0 (RW-0)	EXE (RW-0)
PEECTL P01C	BUSY (R- [†])					AP (RW-0)	W1W0 (RW-0)	EXE (RW-0)
APORT2 P021			PO	RT A CONTR	OL REGISTI	R 2		
ADATA P022				PORT A	DATA			
ADIR P023				PORT A D	IRECTION			
BPORT2 P025			PO	RT B CONTR	OL REGISTI	R 2		
BDATA P026				PORT E	B DATA			
BDIR P027				PORT B D	IRECTION			
CPORT2 P029			PO	RT C CONTR	OL REGISTI	R 2		
CDATA P02A				PORT	DATA			
CDIR P02B				PORT C D	IRECTION			
DPORT1 P02C			PO	RT D CONTR	OL REGISTI	ER 1		
DPORT2 P02D			PO	RT D CONTR	OL REGISTI	R 2		
DDATA P02E			······································	PORT	DATA			
DDIR P02F				PORT D D	IRECTION			

Appendix A

SPI CHARO (RW-0) SPI INT ENA (RW-0) RCVD0 (R-0) SDAT0 (RW-0) SPICLK DATA DIR (RW-0) SPISOMI DATA DIR (RW-0) SPISOMI BHR (RW-0)											
INT ENA (RW-0) RCVD0 (R-0) SDAT0 (RW-0) SPICLK DATA DIR (RW-0) SPISOMI DATA DIR (RW-0) SPISOMI BATA DIR (RW-0) SPISOMI BATA DIR (RW-0)											
(R-0) SDATO (RW-0) SPICLK DATA DIR (RW-0) SPISOMI DATA DIR (RW-0) Bit 8 Bit 0											
(RW-0) SPICLK DATA DIR (RW-0) SPISOMI DATA DIR (RW-0) Bit 8 Bit 0											
DATA DIR (RW-0) SPISOMI DATA DIR (RW-0) Bit 8 Bit 0											
SPISOMI DATA DIR (RW-0) Bit 8 Bit 0											
Bit 8 Bit 0											
Bit O											
Bit 8											
Bit 7 COMPARE REGISTER LSB Bit 0											
Bit 15 CAPTURE/COMPARE REGISTER MSB Bit 8											
Bit 7 CAPTURE/COMPARE REGISTER LSB Bit 0											
Bit 8											
Bit O											
Bit O											
T1 INPUT SELECT 0 (RW-0)											
T1 SW RESET (S-0)											
T1C1 INT ENA (RW-0)											
· · · · · · · · · · · · · · · · · · ·											
T1C1 INT ENA (RW-0)											
T1EDGE DET ENA (RW-0)											
DET ENA											
•											

Bit # -	7	6	5	4	3	2	1	0
T1PC1 P04D					T1EVT DATA IN (R-0)	T1EVT DATA OUT (RW-0)	T1 EVT FUNCTION (RW-0)	T1EVT DATA DIR (RW-0)
T1PC2 P04E	T1PWM DATA IN (R-0)	T1PWM DATA OUT (RW-0)	T1PWM FUNCTION (RW-0)	T1PWM DATA DIR (RW-0)	T1IC/CR DATA IN (R-0)	T1IC/CR DATA OUT (RW-0)	T1IC/CR FUNCTION (RW-0)	T1IC/CR DATA DIR (RW-0)
T1PRI P04F	T1 STEST (RP-0)	T1 PRIORITY (RP-0)						
SCICCR P050	STOP BITS (RW-0)	EVEN/ ODD PARITY (RW-0)	PARITY ENABLE (RW-0)	ASYNC/ ISOSYNC (RW-0)	ADDRESS IDLE WUP (RW-0)	SCI CHAR2 (RW-0)	SCI CHAR1 (RW-0)	SCI CHAR0 (RW-0)
SCICTL P051			SCI SW RESET (RW-0)	CLOCK (RW-0)	TXWAKE (RS-0)	SLEEP (RW-0)	TXENA (RW-0)	RXENA (RW-0)
BAUD MSB P052	BAUDF (msb)	BAUDE	BAUDD	BAUDC	BAUDB	BAUDA	BAUD9	BAUD8
BAUD LSB P053	BAUD7 (RW-0)	BAUD6 (RW-0)	BAUD5 (RW-0)	BAUD4 (RW-0)	BAUD3 (RW-0)	BAUD2 (RW-0)	BAUD1 (RW-0)	BAUD0 (lsb) (RW-0)
TXCTL P054	TXRDY (R-1)	TX <td></td> <td></td> <td></td> <td>SCI TX INT ENA (RW-0)</td>					SCI TX INT ENA (RW-0)	
RXCTL P055	RX ERROR (R-0)	RXRDY (R-0)	BRKDT (R-0)	FE (R-0)	OE (R-0)	РЕ (R-0)	RXWAKE (R-0)	SCI RX INT ENA (RW-0)
RXBUF P057	RXDT7 (R-0)	RXDT6 (R-0)	RXDT5 (R-0)	RXDT4 (R-0)	RXDT3 (R-0)	RXDT2 (R-0)	RXDT1 (R-0)	RXDT0 (R-0)
TXBUF P059	TXDT7 (RW-0)	TXDT6 (RW-0)	TXDT5 (RW-0)	TXDT4 (RW-0)	TXDT3 (RW-0)	TXDT2 (RW-0)	TXDT1 (RW-0)	TXDT0 (RW-0)
SCIPC1 P05D		'			SCICLK DATA IN (R-0)	SCICLK DATA OUT (RW-0)	SCICLK FUNCTION (RW-0)	SCICLK DATA DIR (RW-0)
SCIPC2 P05E	SCITXD DATA IN (R-0)	SCITXD DATA OUT (RW-0)	SCITXD FUNCTION (RW-0)	SCITXD DATA DIR (RW-0)	SCIRXD DATA IN (R-0)	SCIRXD DATA OUT (RW-0)	SCIRXD FUNCTION (RW-0)	SCIRXD DATA DIR (RW-0)
SCIPRI P05F	SCI STEST (RP-0)	SCITX PRIORITY (RP-0)	SCIRX PRIORITY (RP-0)	SCI ESPEN (RP-0)				
T2CNTR MSB P060	Bit 15			T2 COUN	TER MSB			Bit 8
T2CNTR LSB P061	Bit 7			T2 COUN	TER LSB			Bit 0
T2C MSB P062	Bit 15		С	OMPARE RI	EGISTER MS	В		Bit 8
T2C LSB P063	Bit 7		C	OMPARE R	EGISTER LS	В		Bit 0

CAPTURE/COMPARE REGISTER MSB

CAPTURE/COMPARE REGISTER LSB

T2 CAPTURE REGISTER MSB

T2 CAPTURE REGISTER LSB

Bit 8

Bit 0

Bit 8

Bit 0

T2CC MSB P064

T2CC LSB P065

T2IC MSB P066

T2IC LSB P067 Bit 15


Bit 7

Bit 15

Bit 7

Appendix A

Bit # -	7	6	5	4	3	2	1	0
T2CTL1 P06A				ENA		T2 INPUT SELECT 1	T2 INPUT SELECT 0	T2 SW RESET
		l	I	(RW-0)	(RC-0)	(RW-0)	(RW-0)	(S-0)
				Dual Com	pare Mode			
T2CTL2 P06B	T2EDGE1 INT FLG (RC-0)	T2C2 INT FLG (RC-0)	T2C1 INT FLG (RC-0)			T2EDGE1 INT ENA (RW-0)	T2C2 INT ENA (RW-0)	T2C1 INT ENA (RW-0)
		• • • • • • • • • • • • • • • • • • • •	•	Dual Cap	ture Mode	··	•	
	T2EDGE1 INT FLG (RC-0)	T2EDGE2 INT FLG (RC-0)	T2C1 INT FLG (RC-0)			T2EDGE1 INT ENA (RW-0)	T2EDGE2 INT ENA (RW-0)	T2C1 INT ENA (RW-0)
		• • • • • • • • • • • • • • • • • • •	•	Dual Com	pare Mode	·		
T2CTL3 P06C	T2 MODE =0 (RW-0)	T2C1 OUT ENA (RW-0)	T2C2 OUT ENA (RW-0)	T2C1 RST ENA (RW-0)	T2EDGE1 OUT ENA (RW-0)	T2EDGE1 POLARITY (RW-0)	T2EDGE1 RST ENA (RW-0)	T2EDGE1 DET ENA (RW-0)
					ure Mode			.
	T2 MODE =1 (RW-0)			T2C1 RST ENA (RW-0)	T2EDGE2 POLARITY (RW-0)	T2EDGE1 POLARITY (RW-0)	T2EDGE2 DET ENA (RW-0)	T2EDGE1 DET ENA (RW-0)
T2PC1 P06D					T2EVT DATA IN (R-0)	T2EVT DATA OUT (RW-0)	T2EVT FUNCTION (RW-0)	T2EVT DATA DIR (RW-0)
T2PC2 P06E	T2IC2/ PWM DATA IN (R-0)	T2IC2/ PWM DATA OUT (RW-0)	T2IC2/ PWM FUNCTION (RW-0)	T2IC2/ PWM DATA DIR (RW-0)	T2IC1/ CR DATA IN (R-0)	T2IC1/ CR DATA OUT (RW-0)	T2IC1/ CR FUNCTION (RW-0)	T2IC1/ CR DATA DIR (RW-0)
T2PRI P06F	T2 STEST (RP-0)	T2 PRIORITY (RP-0)						·
ADCTL P070	CONVERT START (RW-0)	SAMPLE START (RW-0)	REF VOLT SELECT2 (RW-0)	REF VOLT SELECT1 (RW-0)	REF VOLT SELECTO (RW-0)	AD INPUT SELECT2 (RW-0)	AD INPUT SELECT1 (RW-0)	AD INPUT SELECT0 (RW-0)
ADSTAT P071						AD READY (R-1)	AD INT FLAG (RC-0)	AD INT ENA (RW-0)
ADDATA P072	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
	(R-0) PORT E	(R-0) PORT E	(R-0) PORT E	(R-0) PORT E	(R-0) PORT E	(R-0) PORT E	(R-0) PORT E	(R-0) PORT E
ADIN P07D	DATA AN 7 (R-0)	DATA AN 6 (R-0)	DATA AN 5 (R-0)	DATA AN 4 (R-0)	DATA AN 3 (R-0)	DATA AN 2 (R-0)	DATA AN 1 (R-0)	DATA AN 0 (R-0)
ADENA P07E	PORT E INPUT ENA 7 (RW-0)	PORT E INPUT ENA 6 (RW-0)	PORT E INPUT ENA 5 (RW-0)	PORT E INPUT ENA 4 (RW-0)	PORT E INPUT ENA 3 (RW-0)	PORT E INPUT ENA 2 (RW-0)	PORT E INPUT ENA 1 (RW-0)	PORT E INPUT ENA 0 (RW-0)
ADPRI P07F	AD STEST (RP-0)	AD PRIORITY (RP-0)	AD ESPEN (RP-0)					








Figure A-2. Interrupts 2 and 3 Block Diagram




Figure A-3. Timer 1: Dual Compare Mode




Figure A-4. Timer 1 System Clock Prescaler

.

,




Figure A-5. Timer 1: Capture/Compare Mode




Figure A-6. Watchdog Timer




Figure A-7. Timer 2: Dual Compare Mode




Figure A-8. Timer 2: Dual Capture Mode

Appendix A





Figure A-9. SCI Block Diagram





Appendix A




Figure A-11. Analog-to-Digital Converter Block Diagram

B. Character Sets

The TMS370 Assembler recognizes the ASCII character set listed in Table B-1. Table B-2 lists characters that the assembler does not recognize, but may be recognized and acted upon by other programs. The device service routine for the card reader accepts and stores into the calling program's buffer all the characters listed.

HEX	C	0- 1-		2- 3-		4- 5-		ō-	6-			7-	(Hig nibi				
(Ļow	N	UL	D	LE	s	Р	0		@	2	Ρ		'		F	,	
(Low nibble) -0		0		16		32		48		64		80		96		112	
	sc	ЭН	D	21	1	•	1		A		a		a		q		
-1		1		17		33		49		65		81		97		113	
	ST	X	D	22	"		2		В		R		b		r		
-2		2		18	1	34		50		66		82		98		114	
	ET	Х	D	23	-		3		С		s		с		s		
-3		3		19		35		51		67		83		99	1	115	
	ΕO	T	D	24	\$		4		D		Т		d		t		
-4		4		20		36		52		68		84		100	1	116	
	EN	iQ.	NA	٩K	%		5		Ε		υ		е		u	-	
-5		5		21	1	37		53		69		85		101	1	117	
	AC	Ж	SY	'N	8		6		F		V		f		v		
-6		6		22		38		54		70		86		102		118	
	BE	L	ET	В	'		7		G		W		g		w	,	
-7		7		23		39		55		71		87	1	103		119	
	BS	;	C/	٩N	(8		Н		X		h		x		
-8		8		24		40		56		72		88		104		120	
	НТ		EN	٨)		9		T		Y		i		y		
-9		9		25		41		57		73		89		105		121	
	LF		SL	JB	*		:		J		Ζ		j		z		
-A		Α		26		42		58		74		90		106		122	
÷	VT		ES	C	+		:		К		[k		{		
-B		В		27		43		59		75		91		107		123	
	FF		FS	;	'		<		L		١.		I		1		
-C		С		28		44		60		76		92		108		124	
	CR	2	GS	5	-		=		М]		m		}		
-D		D		29		45		61		77		93		109		125	
	so	•	RS	5			>		Ν		^		n		~		
-E		Ε		30		46		62		78		94		110		126	
	SI		US	5	1		?		0		-		0		D	EL	
-F		F		31		47		63		79		95		111		127	

Table B-1. ASCII Character Set

(High nibble)

Appendix B

HEX VALUE	DECIMAL VALUE	CHARACTER
00 01	0	NUL SOH
02 03	2	STX ETX
04 05	4	EOT ENQ
06	1 2 3 4 5 6 7	ACK
07 08	8	BEL BS
09	9	HT
0A	10	LF
0B	11	VT
0C	12	FF
OD	13	CR
OE	14	SO
OF	15	SI
10	16	DLE
11	17	DC1
12	18	DC2
13	19	DC3
14	20	DC4
15	21	NAK
16	22	SYN
17	23	ETB
18	24	CAN
19	25	EM
1A	26	SUB
1B	27	ESC
1C	28	FS
1D	29	GS
1E	30	RS
1F	31	US
7F	127	DEL

 Table B-2.
 Control Characters

C. Opcode/Instruction Cross Reference

Table C-1 (on the following pages) provides an opcode-to-instruction cross reference of all 73 mnemonics and 245 opcodes of the TMS370 instruction set. To check the instruction of a known opcode, locate the left (high) digit across the top or bottom of the table, then find the right (low) digit along the side of the table. The intersection contains the instruction mnemonic, operands, and byte/cycle particular to that opcode. Some opcodes, such as B0, are shared by two instructions, in which case both mnemonics are shown along with the byte/cycles count.

Appendix C

			ı a	ple	C-1.	1 10	1337	о га	тну	Opcode/Instruction Wap									
	0	1	2	3	4	5	6	7	8	9	A	В	с	D	Е	F			
0	JMP ra 2/7							INCW #n,Rd 3/11	MOV Ps,A 2/8			CLRC TST A 1/9	MOV A,B 1/9	MOV A,Rd 2/7	TRAP 15 1/14	LDST n 2/6			
1	JN ra 2/5		MOV A,Pd 2/8			MOV B,Pd 2/8		MOV Rs,Pd 3/10		MOV Ps,B 2/7				MOV B,Rd 2/7	TRAP 14 1/14	MOV n(SP),A 2/7			
2	JZ ra 2/5	MOV Rs,A 2/7	MOV #n,A 2/6	MOV Rs,B 2/7	MOV Rs,Rd 3/9	MOV #n,B 2/6	MOV B,A 1/8	MOV #n,Rd 3/8			MOV Ps,Rd 3/10	DEC A 1/8	DEC B 1/8	DEC Rn 2/6	TRAP 13 1/14	MOV A,n(SP) 2/7			
3	JC ra 2/5	AND Rs.A 2/7	AND #n,A 2/6	AND Rs,B 2/7	AND Rs,Rd 3/9	AND #n,B 2/6	AND B,A 1/8	AND #n,Rd 3/8	AND A,Pd 2/9	AND B,Pd 2/9	AND #n,Pd 3/10	INC A 1/8	INC 8 1/8	INC Rn 2/6	TRAP 12 1/14	CMP n(SP),A 2/8			
4	JP ra 2/5	OR Rs.A 2/7	OR #n,A 2/6	OR Rs,B 2/7	OR Rs,Rd 3/9	OR #n,B 2/6	OR B,A 1/8	OR #n,Rd 3/8	OR A,Pd 2/9	OR B,Pd 2/9	OR #n,Pd 3/10	INV A 1/8	INV B 1/8	INV Rn 2/6	TRAP 11 1/14	extend inst,2 opcodes			
5	JPZ ra 2/5	XOR Rs.A 2/7	XOR #n,A 2/6	XOR Rs,B 2/7	XOR Rs,Rd 3/9	XOR #n,B 2/6	XOR B,A 1/8	XOR #n,Rd 3/8	XOR A,Pd 2/9	XOR > B,Pd 2/9	XOR #n,Pd 3/10	CLR A 1/8	CLR B 1/8	CLR Rn 2/6	TRAP 10 1/14				
6	JNZ ra 2/5	BTJO Rs,A 3/9	BTJO #n,A 3/8	BTJO B,Rd 3/9	BTJO Rs,Rd 4/11	BTJO #n,B 3/8	B,A 2/10	BTJO #n,Rd 4/10	BTJO A,Pd 3/11	BTJO B,Pd 3/10	BTJO #n,Pd 4/11	ХСНВ А 1/10	XCHB TESTB 1/10	XCHB Rn 2/8	TRAP 9 1/14	IDLE 1/6			
7	JNC ra 2/5	BTJZ Rs.A 3/9	BTJZ #n,A 3/8	BTJZ Rs,B 3/9	BTJZ Rs,Rd 4/11	BTJZ #n,B 3/8	BTJZ B,A 2/10	BTJZ #n,Rd 4/10	BTJZ A,Pd 3/10	BTJZ B,Pd 3/10	BTJZ #n,Pd 4/11	SWAP A 1/11	SWAP B 1/11	SWAP Rn 2/9	TRAP 8 1/14	MOV #n,Pd 3/10			
8	JV ra 2/5	ADD Rs.A 2/7	ADD #n,A 2/6	ADD Rs,B 2/7	ADD Rs,Rd 3/9	ADD #n,B 2/6	ADD B,A 1/8	3/8	MOVW #16,Rd 4/13	MOVW Rs,Rd 3/12	MOVW #16(B),Rd 4/15	PUSH A <u>1</u> /9	PUSH B 1/9	PUSH Rs 2/7	TRAP 7 1/14	SETC 1/7			
9	JL ra 2/5	ADC Rs.A 2/7	ADC #n,A 2/6	ADC Rs,B 2/7	ADC Rs,Rd 3/9	ADC #n,B 2/6	ADC B,A 1/8	ADC #n,Rd 3/8	JMPL lab 3/9	JMPL @Rd 2/8	JMPL lab(B) 3/10	POP A 1/9	POP B 1/9	POP Rd 2/7	TRAP 6 1/14	RTS 1/9			
A	JLE ra 2/5	SUB Rs.A 2/7	SUB #n,A 2/6	SUB Rs,B 2/7	SUB Rs,Rd 3/9	SUB #n,B 2/6	SUB B,A 1/8	SUB #n,Rd 3/8	MOV lab,A 3/10	MOV @Rs,A 2/9	MOV lab(B),A 3/12	DJNZ A,ra 2/10	DJNZ B,ra 2/10	DJNZ Rn,ra 3/8	TRAP 5 1/14	RTI 1/12			
в	JHS ra 2/5	SBB Rs.A 2/7	SBB #n,A 2/6	SBB Rs,B 2/7	SBB Rs,Rd 3/9	SBB #n,B 2/6	SBB B,A 1/8	SBB #n,Rd 3/8	MOV A,lab 3/10	MOV A,@Rd 2/9	MOV A,lab(B) 3/12	COMPL A 1/8	COMPL B 1/8	COMPL Rn 2/10	TRAP 12 1/14	PUSH ST 1/8			
с	JNV ra 2/5	MPY Rs.A 2/46	MPY #n,A 2/45	MPY Rs,B 2/46	MPY Rs,Rd 3/48	MPY #n,B 2/45	MPY B,A 1/47	MPY #n,Rs 3/47	BR Iab 3/9	BR @Rd 2/8	BR Iab(B) 3/11	RR A 1/8	RR B 1/8	RR Rn 2/6	TRAP 3 1/14	POP ST 1/8			
D	JGE ra 2/5	CMP Rs.A 2/7	CMP #n,A 2/6	CMP Rs,B 2/7	CMP Rs,Rd 3/9	CMP #n,B 2/6	CMP B,A 1/8	CMP #n,Rd 3/8	CMP lab,A 3/11	CMP @Rs,A 2/10	CMP lab(B),A 3/13	RRC A 1/8	RRC B 1/8	RRC Rn 2/6	TRAP 2 1/14	LDSP 1/7			
E	JG ra 2/5	DAC Rs.A 2/9	DAC #n,A 2/8	DAC Rs,B 2/9	DAC Rs,Rd 3/11	DAC #n,B 2/8	DAC B,A 1/10	DAC #n,Rd 3/10	CALL Iab 3/13	CALL @Rd 2/12	CALL lab(B) 3/15	RL A 1/8	RL B 1/8	RL Rn 2/6	TRAP 1 1/14	STSP 1/8			
F	JLO ra 2/5	DSB Rs.A 2/9	DSB #n,A 2/8	DSB Rs,B 2/9	DSB Rs,Rd 3/11	DSB #n,B 2/8	DSB B,A 1/10	DSB #n,Rd 3/10	CALLR Iab 3/15	CALLR @Rd 2/14	CALLR lab(B) 3/17	RLC A 1/8	RLC B 1/8	RLC Rn 2/6	TRAP 0 1/14	NOP 1/7			
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F			

Table C-1. TMS370 Family Opcode/Instruction Map

NOTE ALL CONDITIONAL JUMPS (OPCODES 01-0F), BTJO, AND BTJZ INSTRUCTIONS USE TWO ADDITIONAL CYCLES IF THE BRANCH IS TAKEN. THE BTJO AND BTJZ INSTRUCTIONS HAVE A RELATIVE ADDRESS AS THE LAST OPERAND.

Second byte of two-byte instructions (F4xx):

	Ε	F
8	MOVW n(Rn) 4/15	DIV Rn,A 3/14-63
9	JMPL n(Rn) 4/16	
A	MOV n(Rn),A 4/17	
в	MOV A,n(Rn) 4/16	
с	BR n(Rn) 4/16	
D	CMP n(Rn) 4/18	
E	CALL n(Rn) 4/20	
F	CALLER n(Rn) 4/22	
	E	F

ra - relative address Rn - Register Rs - Register containing source byte Rd - Register containing destination byte Ps - Peripheral register containing source byte Pd - Peripheral register containing destination byte Pn - Peripheral register n - Immediate 8-bit number #16 - Immediate 16-bit number Iab - 16-bit label

D. Instruction/Opcode Cross Reference

Table D-1 provides an instruction-to-opcode cross reference of all 73 mnemonics and 245 opcodes of the TMS370 instruction set. The columns are grouped according to addressing modes (General and Extended). The "Other" column contains either the opcode(s) of instructions that do not qualify for the General or Extended catagories, or a notation to be referenced at the bottom of the table for more information on a particular instruction.

	GENERAL A B Rn A.B B.A Rn. #n. Rn. #n. Rn. #n. A. B. A. Pn. B. Pn. #n.														E	ED	Othe						
	Α	В	Rn	A,B	B,A	Rn, A	#n, A	Rn, B	#n, B	Rn, Rn	#n, Rn	A, Rn	B, Rn	A, Pn	Pn, A	B, Pn	Pn, B	#n, Pn	t	‡	ş	1	»
ADC	_				69	19	29	39	59	49	79												
ADD				1	68	18	28	38	58	48	78						-						
AND					63	13	23	33	53	43	73			83		93		A3					
BR														-			_		8C	AC	9C	EC	
BTJO					66	16	26	36	56	46	76			86		A6		96					
BTJZ					67	17	27	37	57	47	77			87		A7		97					
CALL			_																8E	9E	AE	EE	
CALLR						-												_	8F	9F	AF	EF	
CLR	B5	C5	D5							-													
CLRC																				_			BO
CMP					6D	1D	2D	3D	5D	4D	7D								8D	AD	9D	ED	F3
MPBIT																							75,A
OMPL	BB	СВ	DB								-									_			
DAC					6E	1E	2E	3E	5E	4E	7E										<u> </u>	<u> </u>	
DEC	B2	C2	D2																				_
DINT								<u> </u>								<u> </u>							F0 0
DIV					_				-							-							F4 F
DJNZ	BA	CA	DA																				
DSB			-		6F	1F	2F	3F	5F	4F	7F												
EINT				[<u> </u>										<u> </u>				-		<u> </u>	F0 0
EINTH						<u> </u>	-		<u> </u>	-	<u> </u>									-			F0 0
EINTL					_					-													F0 0
IDLE									<u> </u>		-												F6
INC	B3	C3	D3					-															
INV	B4	C4	D4						<u> </u>	1													
JBITO	_		_										_							-		-	77,A
JBIT1		_																					76,A
JMP										<u> </u>												-	00
JMPL					_												-		89	A9	99	E9	
JC							<u> </u>						_								<u> </u>		03
JEQ/JZ									[<u> </u>												<u> </u>	02
JG																							0E
JGE							-		· · ·														0D
JHS			-				<u> </u>		<u> </u>														08
JL							_	-	-		-												09
JLE				<u> </u>					<u> </u>							<u> </u>	<u> </u>						0A
JLO						<u> </u>							_		<u> </u>								0F
JN							-				<u> </u>		_								<u> </u>		01
JNC				<u> </u>	<u> </u>	1	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>					 		<u> </u>		1	<u> </u>	<u> </u>	07
E/JNZ						<u> </u>		<u> </u>			t				<u> </u>	<u> </u>	<u> </u>			<u> </u>		<u> </u>	06
JNV						<u> </u>	<u> </u>	<u> </u>	1-	<u> </u>	<u> </u>					<u> </u>				<u> </u>	<u> </u>		00
JP			<u> </u>					<u> </u>	†			<u> </u>			<u> </u>					t	<u> </u>	<u> </u>	04
JPZ				<u> </u>		<u> </u>			t		<u> </u>	1		t		t	1	t	t		<u> </u>	t	05
JV			<u> </u>			<u> </u>			<u> </u>	t				-	<u> </u>	<u> </u>	l —	<u> </u>		<u> </u>	1	l	08
LDSP	H		<u> </u>	t	<u> </u>				t	—					<u> </u>					<u> </u>	<u> </u>	 	FD

Table D-1. TMS370 Family Instruction/Opcode Set

† ‡ §¶

Direct {(label) \rightarrow (A)} Indexed {(label + (B)) \rightarrow (A)} Indirect {(Rn-1: Rn) \rightarrow (A)} Offset Indirect (dual opcode instruction, the first of which is F4) {(n + (Rn - 1: Rn)) \rightarrow (A)} Single opcode instructions that do not qualify as a General or Extended addressing mode, and dual opcode in-structions that do not qualify as an Offset Indirect addressing mode. »

	·	GENERAL															Ε	ХТЕ	Other				
	A	В	Rn	A,B	B,A	Rn, A	#n, A	Rn, B	#n, B	Rn, Rn	#n, Rn	A, Rn	B, Rn	A, Pn	Pn, A	B, Pn	Pn, B	#n, Pn	t	ŧ	ŝ	Ĩ	»
LDST																							FO
MOV				CO	62	12	22	32	52	42	72	DO	D1	21	80	51	91	F7	8B	AA	9A	EA	
MOVW																			88	A8	98	E8	
MPY					6C	1C	2C	3C	5C	4C	7C												
NOP																					· · · ·		FF
OR					64	14	24	34	54	44	74			84		94		A4					
POP	B9	C9	D9								i												FC
PUSH	B8	C8	D8																				FB
RL	BE	CE	DE																				
RLC	BF	CF	DF																				
RR	BC	CC	DC																				
RRC	BD	CD	DD																				
RTI																							FA
RTS																							F9
SBB					6B	1 B	2B	3B	5B	4B	7B												
SBIT0																							
SBIT1																							J,
SETC																							F8
STSP																							FE
SUB					6A	1A	2A	3A	5A	4A	7A												
SWAP	B7	C7	D7																				
TRAP																							••
TST	B0	C6																					
ХСНВ	B6	C6	D6																				
XOR					65	15	25	35	55	45	75			85		95		A5					

Table D-1. TMS370 Family Instruction/Opcode Set (Concluded)

† Direct

‡ Indexed

§ Indirect

T Offset Indirect (dual opcode instruction, the first of which is F4)

» Unless otherwise indicated, includes single opcode instructions that do not qualify as a General or Extended addressing mode, and dual opcode instructions that do not qualify as an Offset Indirect addressing mode.

The MOV instruction also includes the following options and their opcodes: Rn,Pn {71}; Pn,Rn {A2}; A,label(B) {AB}; A,n(SP) {F2}; A,n(Rn) {F4 EB}; label,A {8A}; n(SP),A {F1}

- The SBITO instruction consists of the following options and their opcodes; Rname {73}; Pname {A3}
- The SBIT1 instruction consists of the following options and their opcodes; Rname {74}; Pname {A4}

** The TRAP instruction consists of 15 options using operands 0 through 15 with opcodes EF through E0 respectively.

.

.

E. Glossary

This appendix provides definitions of terms and concepts unique to the TMS370 family of devices. Other common terms are included if the use of those terms varies from generally accepted usage.

absolute address: An addressing mode in which code or operands produce the actual address.

A/D pins: The 10 pins that connect the A/D module to the external world; includes AN0-7, V_{SS3} , and V_{CC3} .

addressing mode: The method by which an instruction calculates the location of its required data.

ANO-AN7 pins: Eight analog input channels to the A/D converter or digital inputs; seven of which can be configured as the Voltage reference channel.

analog-to-digital (A/D) converter: The TMS370 A/D Converter is an 8-bit successive-approximation converter with internal sample-and-hold circuitry.

assembly language: A symbolic language that describes the binary machine code in a more readable form. Each of the 73 unique instructions of the TMS370 family converts to one machine operation.

Asynchronous communications mode: An serial communications format that needs no synchronizing clock. This format consists of a start bit followed by data bits, an optional parity bit and ends with a stop bit. This format is commonly used with RS-232-C communications and PC serial ports.

BCD: Binary coded decimal; each 4 bit nibble expresses a digit from 0-9, and usually packed two digits to a byte giving a range of 0-99.

baud rates: The communication speed for serial ports; equivalent to bits per second.

Capture register: A Timer 1 or Timer 2 register which is loaded with the 16-bit counter value on the occurrence of an external input transition. Either edge of the external input can be configured to trigger the capture.

chip select: For some blocks of the TMS370 memory map, the most-significant bits of the address are pre-decoded to activate chip-select signals. These chip-select signals allow the TMS370 to access external addresses with a minimum of external logic and to perform memory bank selection under software control.

Compare register: The compare register, in the Timer 1 or Timer 2 module, contains a value which is compared to the counter value. The compare function triggers when the counter matches the contents of the compare register.

constant: A value which does not change during execution.

CPU: The TMS370 CPU is an 8-bit register oriented processor with Status register, Program Counter register, and Stack Pointer. The CPU uses the Register File, accessed in one bus cycle, as working registers.

edge detection: Edge detection circuitry senses an active pulse transition on a given timer input and provides appropriate output transitions to the rest of the module. The active transition can be configured to be low-to-high or high-to-low.

EEPROM: Electrically Erasable Programmable Read Only Memory; has the capability to be programmed and erased under direct program control.

Extended Addressing mode: An addressing mode with an 16-bit range.

General Addressing mode: An addressing mode with an 8-bit range.

Halt mode: The Halt mode reduces operating power by stopping the internal clock which stops processing in all the modules. This is the lowest-power mode in which all Register contents are preserved.

IDLE instruction: The IDLE instruction causes the device to enter one of three modes; Idle, Halt, or Standby.

Idle mode: In the Idle mode, the CPU stops processing and waits for the next interrupt.

immediate operand: An operand whose actual constant value is specified in the instruction and placed after the opcode in the machine code.

index: An 8-bit unsigned number added to a base address to give a final address.

instruction: The basic unit of programming which causes the execution of one operation; consisting of an opcode and operands along with optional labels

interrupts: A signal input to the CPU to stop the flow of a program and force the CPU to execute instructions at an address corresponding to the source of the interrupt. When the interrupt is finished, the CPU resumes execution at the point where it was interrupted.

INT1 pin: A pin connected to external devices to allow them to interrupt the CPU; INT1 can be software configured as a non-maskable interrupt.

INT2 and INT3 pins: Pins connected to external devices to allow them to interrupt the CPU.

Isosynchronous Communications mode: An SCI mode in which data transmission is synchronized by a clock signal (SCICLK) common to both the sender and receiver. The format is identical to the asynchronous mode and consists of a start bit, data bits, an optional parity bit and a stop bit.

machine code: The actual bytes read by the CPU during an instruction execution usually read by a programmer as hexadecimal bytes.

MC pin: Mode Control pin, the voltage on this pin during Reset determines the operating mode of the TMS370 device; 12 volts on the MC pin after reset places the processor in the Write Protection Override mode (WPO).

memory map: A description of the addresses of the various sections and features of the TMS370 processor. The map depends on the operating mode.

Microcomputer mode w/external expansion: An operating mode in which the address, control and data buses extend off-chip to access external memory or peripherals.

Microcomputer single-chip mode: An operating mode in which the device uses only on-chip memory.

Microprocessor mode w/ internal program memory: An operating mode in which the on-chip program memory is available to the processor.

Microprocessor mode w/o internal program memory: An operating mode in which the on-chip program memory is not available to the processor; thus, the processor must have external memory.

 $\mu P/\mu C$ Mode bit: Microprocessor / Microcomputer Mode bit; determines whether the device initializes into one of the microcomputer or a microprocessor operating mode.

mnemonic: A symbol chosen to aid human memory; commonly used to refer to the symbol representing the opcode part of an assembly language instruction.

multiprocessor communications: A SCI format option which enables one processor to efficiently send blocks of data to other processors on the same serial link.

nested interrupts: The ability of an interrupt to suspend the service routine of a prior interrupt; implemented in TMS370 devices by executing an interrupt service routine

which uses the EINT, EINTL or EINTH instructions to set the global Interrupt Enable bits in the status register.

non-maskable interrupt (NMI): activation of a NMI always causes the processor to execute the NMI routine. On TMS370 devices; INT1 can be configured as an NMI.

offset: A signed value that is added to the base operand to give the final address

opcode: Operation code; the first byte of the machine code which describes to the CPU the type of operation and combination of operands. Some TMS370 instructions use 16-bit opcodes.

operand: The part of an instruction which tells the programmer where the CPU will fetch or store data.

output compare: See Compare register.

Peripheral File (PF): The 256 bytes of memory, starting at 1000h, containing the registers which control the on-board peripherals and system configuration.

peripheral file frame: A set of 16 contiguous peripheral file registers, usually related by function.

powerdown mode: One of two power reduction modes; see Halt mode and Standby mode.

PPM: Pulse Position Modulation; a serial signal in which the information is contained in the frequency of a signal with a constant pulse width. A TMS370 device can output a PPM signal with a constant duty cycle without any program intervention using the Timer compare features.

prescaler: A circuit which slows the rate of a clocking source to the counter. On TMS370 devices, the prescaler can slow the clocking source by a factor of 4, 16, 64, or 256.

privilege mode: A mode immediately following reset in which the program can alter the privileged registers. Once the priviledged mode is disabled, these registers cannot be changed until another reset. This mode does not affect the EEPROM or the Watchdog registers.

prototyping device: A device used before masked ROM devices are available which have identical functions, pinout, size and timings. Programmable memory such as EEPROM or EPROM is used in place of the masked ROM.

pulse accumulation: A Timer 1 mode which keeps a cumulative count of SYSCLK pulses gated by the T1EVT signal.

PWM: Pulse Width Modulation; A serial signal in which the information is contained in the width of a pulse of a constant frequency signal. A TMS370 device can output a PWM signal with a constant duty cycle without any program intervention using the Timer compare features.

ratiometric conversion: An Analog-to-Digital conversion in which the conversion value is a ratio of the V_{REF} source to the analog input. As V_{REF} is increased, the input voltage needed to give a certain conversion value changes; but all conversion values keep the same relationship to V_{REF} .

Register File (RF): The first 256 bytes of memory which can be accessed by the majority of the instructions.

relative: Operands and code which produce an absolute address at some distance from the current location.

RESET pin: A low level on this pin starts hardware initialization and ensures an orderly software startup. If the MC pin is low when the RESET signal returns high, then the processor enters the Microcomputer mode. If the MC pin is high when the RESET signal returns high, then it enters the Microprocessor mode.

Serial Communications Interface (SCI): The SCI module is a built-in serial interface which can be programmed to be asynchronous or isosynchronous. Many timing, data format, and protocol factors are programmable and controlled by the SCI module in operation.

SCICLK pin: Serial Communications Interface Clock pin; used as a synchronizing clock input or output in the Isoynchronous mode, or as a general purpose I/O pin.

Serial Peripheral Interface (SPI): The SPI module is a built-in serial interface which facilitates communication between networked master and slave CPUs. As in the SCI, the SPI is setup by software and from then on, the CPU takes no part in timing, data format, or protocol.

signed integer: a number system used to express positive and negative integers.

SPICLK pin: Serial Peripheral Interface Clock. If the SPI is in the Master mode, this pin provides the serial clock for the entire serial communications network. If the SPI is in the Slave mode, this pin is the serial clock input.

SPISIMO pin: Serial Peripheral Interface Slave In, Master Out; In the master mode, data is output on the SPISIMO pin on the first SPICLK edge and latched from the SPI-SOMI pin on the opposite edge of SPICLK. In the slave mode, data is output on the SPISOMI pin on the first SPICLK edge and latched from the SPISIMO pin on the opposite edge of SPICLK.

SPISOMI pin: Serial Peripheral Interface Slave Out, Master In; see SPISIMO.

Stack: That part of the Register File used as last-in, first-out memory for temporary variable storage; used during interrupts and calls, to store the current program status. The area occupied by the stack is determined by the Stack Pointer and the application program.

Stack Pointer (SP): An 8-bit CPU register that points to the last entry or top of the stack. The SP is automatically incremented before data is pushed onto the stack and decremented after data is popped from the stack.

Standby mode: A power reduction mode in which the CPU stops processing, but the on-chip oscillator remains active. Timers remain active and can cause the CPU to exit the standby mode.

Status register (ST): A CPU register which monitors the operation of the instructions and contains the global interrupt enable bits.

TRAP: Trap-to-subroutine. An assembly language instruction which is a one-byte subroutine call. An operand <n> is a trap number that identifies a location in the trap vector table, addresses 07FC0h to 07FDFh in memory, containing the address of the subroutine.

T2IC1/CR pin: Timer 2 Input Capture 1 / Counter Reset pin. A Timer 2 module pin which is an input to the counter reset, input capture, or PWM circuit.

T2IC2/PWM pin: Timer 2 Input Capture 2 / Pulse Width Modulation pin. A Timer 2 module pin which is the Pulse Width Modulation output or a second input capture.

unsigned integer: a number system used to express positive integers.

WAIT pin: Allows an external device to cause the processor to wait an indefinite number of clock cycles. When the wait line is released, the processor resynchronizes with the rising edge of the clock out signal and continues with the program.

wait states, automatic: extra clock cycles inserted automatically on every external memory access to accomodate peripherals or expansion memory with slower access time than the TMS370 processor. These Wait states are governed by two control bits: PF AUTO WAIT and AUTOWAIT DISABLE.

watchdog timer: A Timer 1 module option which can be programmed to generate an interrupt when it times out. This function provides a hardware monitor over the software to prevent a "lost" program. If not needed as a watchdog, this timer can be used as a general purpose timer. Write Protect Override (WPO): The only mode in which a TMS370 device can modify the on-board EEPROM. The WPO mode is entered when external circuitry applies 12 volts to the MC pin after the device has been Reset into one of its normal operating modes.

Index

Α

A/D 1-6 ADC Add with Carry Instruction 12-19, 12-30 ADD Add Instruction 12-19, 12-31 addition instructions 12-30, 12-31, 12-44, 12-54, 12-55 Additional Addressing Modes 12-17 Addressing Modes Additional 12-17 Direct 12-10 Extended Addressing Modes 12-10 General Addressing Modes 12-4 Immediate 12-7 Indexed 12-12 Indirect 12-14 Offset Indirect 12-15 Peripheral File 12-6 Program Counter Relative 12-8 Single Register 12-5 Stack Pointer Relative 12-9 Analog-to-Digital (A/D) Converter A/D Converter Ready (AD READY) 11-13 . A/D Interrupt Enable bit (AD INT ENA) 11-13 A/D Interrupt Flag (AD INT FLAG) 11-13 A/D Interrupt Priority Select (AD PRIORITY) 11-15 AD INT ENÁ bit 11-6 AD INT FLAG 11-6 AD PRIORITY bit 11-6 analog control register (ADCTL) 11-11 analog conversion data register (ADDATA) 11-13 Analog Input Channel Select Bits (AD IN-PUT SELECT0-2) 11-11 analog interrupt priority register (ADPRI) 11-15 analog port E data input register (ADIN) 11-14 analog port E input enable register (ADENA) 11-14 analog status and interrupt register (ADS-TAT) 11-13 block diagram 11-3 control registers 11-4 conversion process 11-5 CONVERT START bit 11-7 Convert Start bit (CONVERT START) 11-12

DATA7-DATA0 bits 11-13 Emulator Suspend Enable (AD ESPEN) 11-15 example program 11-8 1/0 pins 11-5 interrupts 11-6 memory map 11-4 operation 11-5 overview 11-2 physical description 11-2 PORT E DATA AN 7-PORT E DATA AN 0 bits 11-14 PORT E INPUT ENA 7-PORT E INPUT ENA 0 11-14 programming considerations 11-7 ratiometric conversion 11-5 Reference Voltage bits (REF VOLT SELECT0-2) 11-11 SAMPLE START bit 11-7 Sample Start bit (SAMPLE START) 11-12 sampling time 11-5 analog-to-digital converter 1-6 AND Logical AND Instruction 12-19, 12-32 applicable documents 1-8 applications 1-3 architecture overview 1-4 Array Program (AP) bit 6-4, 6-10, 6-11 12-1 assembly language Assembly Language Instructions ADĆ 12-19 ADD 12-19 AND 12-19 12-19 BR BTJO 12-19 BTJZ 12-19 12-20 CALL 12-LR 12-20 CLRC 12 CMP CALLR 12-20 12-20 12-20 CMPBIT 12-20 CMPL 12-20 DAC 12-20 DEC 12-20 DINT 12-20, 12-46 DIV 12-21, 12-47 DJNZ 12-21, 12-48 DSB 12-21, 12-49 EINT 12-21, 12-50 EINTH 12-21, 12-51 EINTL 12-21, 12-52 IDLE 4-4, 4-5, 12-21

INC 12-21, 12-54 INCW 12-21, 12-55 INV 12-21 J<cnd> 12-61 JBITO 12-21, 12-57 JBIT1 12-21, 12-58 JMP 12-21, 12-59 12-22, 12-60 12-22, 12-63 JMPI LDSP LDST 3-5, 12-22, 12-64 MOV 12-23, 12-65 MOVW 12-23, 12-66 MPY 12-23, 12-67 NOP 12-23 OR 12-23 POP 12-24, 12-70 PUSH 12-24, 12-71 RL 12-24, 12-72 RLC 12-24, 12-73 RR 12-24, 12-74 RRC 12-24, 12-7 12-24, 12-75 RTI 5-2, 12-24, 12-76 RTS 12-24, 12-77 SBB 12-24, 12-78 SBITO 12-24, 12-79 12-24, 12-80 SBIT1 SETC 12-24, 12-81 STSP 12-25, 12-82 SUB 12-25, 12-83 SWAP 12-25 TRAP 12-85 TRAP n 12-25 TST 12-25, 12-86 XCHB 12-25, 12-87 XOR 12-25 Assembly Language Tools 14-2 asynchronous SCI 1-6 Automatic Wait State Disable (AUTOWAIT DIS-ABLE) bit 4-8 automatic wait states 4-3 AUTOWAIT DISABLE bit 4-3

В

BR Branch Instruction 12-19, 12-33 BTJO Bit Test and Jump If One Instruction 12-19, 12-34 BTJZ Bit Test and Jump If Zero Instruction 12-19, 12-35 BUSY bit 6-4, 6-7, 6-10

С

C (carrv) bit 12-81 CALL Call Instruction 12-20. 12-36 CALLR Call Relative Instruction 12-37 CALLR Instruction 12-20 capture 7-3 Carry (C) bit 3-4.12-39 character sets See Appendix B Chip Select Eighth 1 (CSE) signal 4-13 Chip Select Eighth 2 (CSE2) signal 4-14 Chip Select Half 1 (CSH1) signal 4-13 Chip Select Half 2 (CSH2) signal 4-13 Chip Select Half 3 (CSH3) signal 4-13 Chip Select Peripheral File (CSPF) 4-14 clear 1-8 Clock Output (CLKOUT) signal 4-14 CLR Clear Instruction 12-20, 12-38 CLRC Clear the Carry Bit Instruction 12-20, 12-39 CMOS devices See Section 2 and Section 4 CMP Compare Instruction 12-20, 12-40 CMPBIT Complement Bit Instruction 12-20, 12-42 CMPL Two's Complement Instruction 12-20 COLD START bit 4-8 compare instructions 12-40, 12-42, 12-43 compare register 7-15 compare register 7-15 interrupt flags 7-16 interrupts 7-16 T1C2 INT FLAG 7-15 T1EDGE INT FLAG 7-15 T1PWM 7-15 COMPL Two's Complement Instruction 12-43 condition flags (C, N, Z, V) 3-5 conditional jumps 12-61 counter clock source 7-24 CPU 1-5 CPU registers 3-3

D

DAC Decimal Add with Carry Instruction 12-20, 12-44 data EEPROM 1-5, 3-11, 6-2 data EEPROM programming 6-5 data memory 1-4 DEC Decrement Instruction 12-20, 12-45 DEECTL register 6-2, 6-4

Index

development support 14-1 ordering information 16-13 device comparison 2-2 digital I/O configuration 4-11 digital port control registers 4-11 digital ports set-up example 4-15 DINT 12-20. Disable Interrupts Instruction 12-46 Direct Addressing modes 12-10 DIV Divide Instruction 12-47 Integer Divide Instruction 12-21 DIV instruction 12-47 DJNZ Decrement Register and Jump If Not Zero Instruction 12-48 Decrement Relative and Jump If Not Zero Instruction 12-21 DSB Decimal Subtract with Borrow Instruction 12-21, 12-49

Ε

edge detection, timer 1 7-13 compare register 7-14 counter reset 7-15 counter reset sources 7-14 general purpose counter 7-14 T1 EDGE DET ENA 7-14 T1 OVRFL INT FLAG 7-14 T1CR OUT ENA 7-13 T1CR RST ENA 7-13 T1C1 INT FLAG 7-14 T1EDGE DET ENA 7-13 T1EDGE INT FLAG 7-13 7-13 TIEDGE POLARITY 7-13, 7-14 T1PWM 7-14 EEPROM 1-5 EEPROM modules 6-1 6-6 EEPROM programming EEPROM, data 3-11 EEPROM, program 3-12 EINT Enable Interrupts Instruction 12-21, 12-50 EINTH EINT High Priority Instruction 12-21 Enable High Level Interrupts Instruction 12-51 EINTL EINTL Low Priority Instruction 12-21 Enable Low Level Interrupts 12-52 Instruction Execute (EXE) bit 6-4, 6-10 Extended Addressing Modes 12-10 External Data Strobe (EDS) signal 4-13 external interrupt control registers 5-5 external interrupt pins (INT1, INT2, INT3) 5-5 external interrupts 5-5

F

family devices summary 2-1 frame, peripheral file 3-9 function A expansion signals 3-17 function B expansion signals 3-18

G

General Addressing Modes 12-4 global interrupt enable bits (IE1 and IE2) 5-2

Н

halt mode 4-4, 4-6 HALT/STANDBY bit 4-5, 4-10 hardware interrupts 5-4

I

I/O ports 1-5 IDLĖ Idle Until Interrupt Instruction 12-21, 12-53 IDLE instruction 4-4, 4-5 idle modes 4-4 Immediate Addressing mode 12-7 Implied 12-4 INC Increment Instruction 12-21, 12-54 INCW Increment Word Instruction 12-21, 12-55 Indexed Addressing modes 12-12 Indirect Addressing modes 12-14 INT DATA DIR bit 5-6 INT DATA OUT bit 5-6 INT ENABLE bit 5-5 INT FLAG bit 5-5 INT PIN DATA bit 5-5 INT POLARITY bit 5-5 INT PRIORITY bit 5-5 interrupt context switch 5-3 interrupt control registers 5-5 interrupt enable bits (IE1 and IE2) 5-2 interrupt priority levels 5-2 interrupt routines, nested 5-11 interrupt vector addresses 5-4 Interrupt 1 Control Register (INT1) 5-8 Interrupt 1 Enable (INT1 ENABLE) bit 5-8 Interrupt 1 Flag (INT1 FLAG) bit 5-8 Interrupt 1 Pin Data (INT1 PIN DATA) bit 5-8 Interrupt 1 Polarity (INT1 POLARITY) bit 5-8 Interrupt 1 priority (INT1 PRIORITY) bit 5-8

Interrupt 1, Non-Maskable Interrupt (INT1 NMI)bit 4-9 Interrupt 2 Control Register (INT2) 5-9 Interrupt 2 Data Direction (INT2 DATA DIR) bit 5-9 Interrupt 2 Data Out (INT2 DATA OUT) bit 5 - 9Interrupt 2 Enable (INT2 ENABLE) bit 5-9 Interrupt 2 Flag (Interrupt 2 Flag) 5-9 Interrupt 2 Pin Data (INT2 PIN DATA) 5-9 Interrupt 2 Polarity (INT2 POLARITY) bit 5 - 9Interrupt 2 Priority (INT2 PRIORITY) 5-9 Interrupt 3 Control Register (INT3) 5-10 Interrupt 3 Data Direction (INT3 DATA DIR) bit 5-10 Interrupt 3 Data Out (INT3 DATA OUT) bit 5-10 Interrupt 3 Enable (INT3 ENABLE) bit 5-10 Interrupt 3 Flag (INT3 FLAG) 5-10 Interrupt 3 Pin Data (INT3 PIN DATA) bit 5-10 Interrupt 3 Polarity (INT3 POLARITY) bit 5-10 Interrupt 3 priority (INT3 PRIORITY) bit 5-10 interrupts 5-2 DINT instruction 12-46 EINT instruction 12-50 EINTH instruction 12-51 EINTL instruction 12-52 RTI instruction 12-76 interrupts, external 5-5 interrupts, hardware 5-4 INV Invert Instruction 12-21, 12-56 isosynchronous SCI 1-6, 9-4, 9-5, 9-10

J

J<cnd> Jump on Condition Instruction 12-61 JBITO Conditional Jump Instruction 12-21 Jump If Bit = 0 Instruction 12-57 JBIT1 Condition Jump Instruction 12-21 Jump If Bit = 1 Instruction 12-58 JC 12-22 JG 12-22 JGE 12-22 JHS 12-22 JL 12-22 JLE 12-22 JLO 12-22 JMP Jump Unconditional Instruction 12-21, 12-59 JMPL Jump Long Instruction 12-60 Jump Unconditional Instruction 12-22 JN 12-22 JNC 12-22 JNV 12-22

JNZ 12-22 JP 12-22 JPZ 12-22 jump instructions 12-34, 12-35, 12-48, 12-57, 12-58, 12-59, 12-60, 12-61 JV 12-22 JZ 12-22

L

LDSP Load Stack Pointer Instruction 12-22, 12-63 LDST Load Status Register Instruction 12-22, 12-64 LDST instruction 3-5 Level 1 Interrupt Enable (IE1) bit 3-4 level 1 Interrupt 5-2 Level 2 Interrupt Enable (IE2) bit 3-4 level 2 Interrupt 5-2 Linker 14-3

Μ

MC pin 3-13 mechanical data 16-5 MEMORY DISABLE bit 3-20, 4-8 memory expansion 3-16 memory maps 3-6, 3-22 memory mode summary 3-22 memory operating modes 3-13 microcomputer mode 4-16 microcomputer mode w/external expansion 3-16 microcomputer single-chip mode 3-14 microprocessor mode 4-16 microprocessor mode w/internal program memory 3-20 microprocessor mode w/o internal memory 3-19 Microprocessor/Microcomputer Mode (µP/µC MODE) bit 4-7 Mode Control Pin Data (MC PIN DATA) bit 4-7 Mode Control Pin Write Protect Override (MC PIN WPO) status bit 4-7 MOV Move Instruction 12-23, 12-65 move instructions 12-65, 12-66 MOVW Move Word Instruction 12-23, 12-66 MPY Multiply Instruction 12-23, 12-67 multiple interrupt servicing 5-11 multiplication instructions 12-67

Ν

Negative (N) bit 3-4 nested interrupt routines 5-11 non-maskable interrupt 5-5 NOP No Operation Instruction 12-68 No-Operation Instruction 12-23

0

offset calculation 12-8 Offset Indirect Addressing modes 12-15 Opcode Fetch (OCF) signal 4-14 opcode map C-1 operating modes, memory 3-13 ÓR Logical OR Instruction 12-23, 12-69 OSC FLT DISABLE bit 4-3 OSC FLT FLAG 4-3 OSC FLT RST ENA 4-3 OSC POWER bit 4-6 oscillator fault 4-3 Oscillator Fault Disable (OSC FLT DISABLE) hit 4-9 Oscillator Fault Flag (OSC FLT FLAG) 4-7 Oscillator Fault Reset Enable (OSC FLT RST ENA) 4-9 Oscillator Power (OSC POWER) bit 4-8 Overflow (V) bit 3-4 overview, architecture 1-4

Ρ

packaging 16-5 PCH 3-5 PCL 3-5 Peripheral Addressing mode 12-6 peripheral file (PF) 3-9 peripheral file address map 3-9 Peripheral File Automatic Wait (PF AUTO WAIT) bit 4-7 PF AUTO WAIT bit 4-3 pin descriptions, TMS370Cx10 2-6 pin descriptions, TMS370Cx50 2-8 Pins A/D pins 11-5 AN0-AN7 11-5 11-5 INT1 5-5 INT2 5-5 5-5 INT3 MC 3-13 RESET 3-13, 5-12 SCICLK 9-8, 9-9 SPISIMO 10-7 SPISOMI 10-7 T2IC1/CR 8-7, 8-9, 8-12 T2IC2/PWM 8-7, 8-9, 8-10

WAIT 4-3 POP POP from Stack Instruction 12-24, 12-70 port D 3-16 powerdown mode 4-4 Powerdown/Idle (PWRDWN/IDLE) bit 4-10 prescaler, timer 1 7-11 clock sources 7-11 PRIVILEGE DISABLE bit 4-2 privilege mode 4-2 Privilege Mode Disable (PRIVILEGE DISABLE) bit 4-9 Program Counter (PC) 3-5, 5-2 Program Counter Relative Addressing mode 12-8 program EEPROM 1-5, 3-12 Program EEPROM Control Register (PEECTL) 3-12, 6-10 program EÉPROM module 6-9 Program EEPROM write protection 6-12 program memory 1-4, 3-11 program ROM 3-12 programmer 14-17 programming the data EEPROM 6-5 programming the program EEPROM 6-11 prototyping 16-2 Prototyping/Preproduction Devices 14-19 PUSH Push on Stack Instruction 12-24, 12-71 PWRDWN/IDLE bit 4-5

R

ratiometric conversion 11-5 Read or Write operation (R/W) signal 4-14 reference documents 1-8 Register A,B 12-86 Register Addressing mode 12-5 Register B 12-87 register file 1-4, 1-5, 3-2 Register File (RF) 3-7 Registers A/D control registers 11-10 ADCTL 11-11 ADDATA 11-13 11-14 ADENA ADIN 11-14 ADPRI 11-15 ADSTAT 11-13 BAUD MSB, BAUD LSB 9-24 DEECTL 6-2, 6-4 external interrupt control 5-5 INT1 5-8 INT2 5-9 INT3 5-10 PC 3-5 PEECTL 3-12, 6-10 RXBUF 9-28 RXCTL 9-26 SCCR0 4-2.4-7 4-2, 4-8 SCCR1 SCCR2 4-2, 4-9

Index

S

SBB Subtract with Borrow Instruction 12-24. 12-78 SBITO Set Bit to 0 Instruction 12-24, 12-79 SBIT1 Set Bit to 1 Instruction 12-24, 12-80 Serial Communications Interface (SCI) 1-6 address bit format 9-15 address bit mode 9-13, 9-15 ADDRESS/IDLE WUP bit 9-13 ASYNC/ISOSYNC bit 9-9 asynchronous format 9-9 asynchronous mode 9-5, 9-9 baud rates 9-8 baud select registers (BAUD MSB and BAUD LSB) 9-24 block diagram 9-3 BRKDT flag 9-7 CLOCK bit 9-8, 9-9 clock sources 9-8 communication control register (SCICCR) 9-20 control register (SCICTL) 9-22 control registers 9-6, 9-19 data format 9-7 features 9-4 idle line format 9-14 idle line mode 9-13, 9-14 interrupts 9-7 isosynchronous format 9-10 isosynchronous mode 9-5, 9-10 memory map 9-6 multiprocessor communications 9-13 multiprocessor protocols 9-5 operation 9-7 operation modes 9-5 overview 9-2 physical description 9-2 port control register 1 (SCIPC1) 9-29 port control register 2 (SCIPC2) 9-30 priority control register (SCIPRI) 9-31 receiver data buffer register (RXBUF) 9-28 receiver interrupt control and status register (RXCTL) 9-26 Receiver Wakeup Detect (RXWAKE) 9-26 RS-232-C example 9-17 RS-232-C multiprocessor example 9-18 RXRDY flag 9-7 SCI Break Detect Flag (BRKDT) 9-27 SCI Character Length Control Bits (SCI CHAR0-2) 9-20 SCI communication modes 9-9 SCI Communications Mode Control bit (ASYNC/ISOSYNC) 9-20 SCI Framing Error Flag (FE) 9-26 SCI Internal Clock Enable (CLOCK) 9-22 SCI Multiprocessor Mode Control bit (ADDRESS/IDLE WUP) 9-20 SCI Number of Stop Bits (STOP BITS) 9-21 SCI Overrun Error Flag (OE) 9-26

SCI Parity Enable bit (PARITY ENABLÉ) 9-21 SCI Parity Error Flag (PE) 9-26 SCI Parity Odd/Even (EVEN/ODD PARITY) 9-21 SCI Receive Enable (RXENA) 9-22 SCI Receiver Error Flag (RX ERROR) 9-27 SCI Receiver Interrupt Enable (SCI RX INT ENA) 9-26 SCI Receiver Interrupt Priority (SCI RX PRI-ORITY) 9-31 SCI Receiver Ready (RXRDY) 9-27 SCI RX PRIORITY bit 9-7 SCI Sleep (SLEEP) 9-22 SCI Software Reset (SCI SW RESET) 9-23 SCI Transmit Enable (TXENA) 9-22 SCI Transmitter Empty (TX EMPTY) 9-25 SCI Transmitter Interrupt Priority (SCI TX PRIORITY) 9-31 SCI Transmitter Ready (TXRDY) 9-25 SCI Transmitter Ready Interrupt (SCI TX INT ENA) 9-25 SCI Transmitter Wake-up (TXWAKE) 9-22 SCI TX PRIORITY bit 9-7 SCICLK Data Direction (SCICLK DATA DIR) 9-29 SCICLK DATA IN 9-29 SCICLK DATA IN bit 9-8 SCICLK DATA OUT 9-29 SCICLK FUNCTION bit 9-8, 9-9, 9-29 SCIRXD Data Direction (SCIRXD DATA DIR) 9-30 SCIRXD DATA IN 9-30 SCIRXD DATA OUT 9-30 SCIRXD FUNCTION 9-30 SCITXD Data Direction (SCITXD DATA DIR) 9-30 SCITXD DATA IN 9-30 SCITXD DATA OUT 9-30 SCITXD FUNCTION 9-30 serial clock rates 9-8 SLEEP bit 9-13, 9-14 transmit data buffer register (TXBUF) 9-28 transmitter interrupt control and status register (TXCTL) 9-25 TXRDY flag 9-7 TXWAKE bit 9-14, 9-15 WUT flag 9-14 Serial Peripheral Interface (SPI) 1-6 block diagram 10-3 character length 10-6 character length control bits (CHAR0-2) 10-11 CLOCK POLARITY bit 10-7 clock sources 10-7 Configuration Control register (SPICCR) 10-11 control registers 10-4, 10-10 data format 10-6 Emulator Suspend Enable (SPI ESPEN) 10-17 Enable Network Master (MASTER/SLAVE) 10-13 example 10-9 initialization 10-8

interrupt priority control register (SPIPRI) 10-17 Interrupt Priority Select (SPI PRIORITY) 10-17 interrupts 10-6 master mode 10-7 MASTER/SLAVE bit 10-7 master/slave connection 10-5 Master/Slave Transmit Enable (TALK) 10-13 memory map 10-4 operation 10-5 operation control register (SPICTL) 10-13 overview 10-2 physical description 10-2 port control register 1 (SPIPC1) 10-15 port control register 2 (SPIPC2) 10-16 RECEIVER OVERRUN bit 10-7, 10-13 serial data register (SPIDAT) 10-14 serial input buffer (SPIBUF) 10-14 Serial Peripheral Interrupt Flag (SPI INT FLAG) 10-13 Shift Clock Polarity (CLOCK POLARITY) 10-12 slave mode 10-8 SPI BIT RATE bits 10-7 SPI Bit Rate Control Bits (SPI BIT RATE2-0) 10-12 SPI INT ENA bit 10-6, 10-8 SPI INT FLAG 10-7, 10-8 SPI Interrupt Enable (SPI INT ENA) 10-13 SPI operating modes 10-7 SPI PRIORITY bit 10-6 SPI SW RESET bit 10-8, 10-12 SPIBUF register 10-7 SPICCR register 10-7 SPICLK Data Direction (SPICLK DATA DIR) 10-15 SPICLK Pin Function Select (SPICLK FUNCTION) 10-15 SPICLK Pin Port Data In (SPICLK DATA IN) 10-15 SPIĆLK Port Data Out (SPICLK DATA OUT) 10-15 SPIDAT register 10-7 SPISIMO Data Direction (SPISIMO DATA DIR) 10-16 SPISIMO Pin Data In (SPISIMO DATA IN) 10-16 SPIŚIMO Pin Data Out (SPISIMO DATA OUT) 10-16 SPISIMO Pin Function Select (SPISIMO FUNCTION) 10-16 SPISOMI Data Direction (SPISOMI DATA DIR) 10-16 SPISÓMI Pin Data In (SPISOMI DATA IN) 10-16 SPISOMI Pin Data Out (SPISOMI DATA OUT) 10-16 SPISOMI Pin Function Select (SPISOMI FUNCTION) 10-16 TALK bit 10-8 1-8 SETC Set Carry Instruction 12-24, 12-81 Signals

set

CLKOUT 4-14 CSE1 3-16, 4-13 CSE2 3-16, 4-14 CSH1 4-13 CSH2 4-13 CSH3 4-13 CSPF 3-16, 4-14 EDS 3-17, 3-19, 3-20, 4-13 EDS 3-17, 3-INT1 5-5 OCF 4-14 R/W 4-14 RESET 3-13 WAIT 4-14 WPO 3-12 SPI 1-6 stack 3-2, 5-2 stack operations 12-70, 12-71, 12-82 Stack Pointer (SP) 3-3, 12-63, 12-82 Stack Pointer Relative Addressing mode 12-9 standby mode 4-4, 4-5 Status and Control Bits AD ESPEN 11-15 AD INPUT SELECTO-2 11-11 AD INT FLAG 11-6, 11-13 AD INT FLAG 11-6, 11-13 AD PRIORITY 11-6, 11-13 AD PRIORITY 11-6, 11-15 AD READY 11-13 ADDRESS/IDLE WUP 9-13, 9-20 AP 6-4, 6-10, 6-11 ASYNC/ISOSYNC 9-9, 9-20 AUTOWAIT DISABLE 4-3, 4-8 BRKDT 9-7, 9-27 BUSY 6-4, 6-7, 6-10 C 3-4 CHARO-2 10-11 CLOCK 9-8, 9-9, 9-22 CLOCK POLARITY 10-7, 10-12 COLD START 4-8 CONVERT START 11-7, 11-12 DATA7-DATA0 11-13 EVEN/ODD PARITY 9-21 EXE 6-4, 6-10 FE 9-26 HALT/STANDBY 4-5, 4-10 IE1 & IE2 3-4, 5-2, 5-11 IE2 3-4 INT DATA DIR 5-6 INT DATA OUT 5-6 INT ENABLE 5-5 INT FLAG 5-5 INT PIN DATA 5-5 INT POLARITY 5-5 INT PRIORITY 5-5 INT1 ENABLE 5-8 INT1 FLAG 5-8 INT1 PIN DATA 5-8 INT1 PIN DATA 5-8 INT1 POLARITY 5-8 INT2 DATA DIR 5-9 INT2 DATA OUT 5-9 INT2 ENABLE 5-9 INT2 FLAG 5-9 INT2 FLAG 5-9 INT2 FLAG 5-9 INT FLAG 5-5 INT2 PIN DATA 5-9 INT2 POLARITY 5-9 INT2 PRIORITY 5-9

INT3 DATA DIR 5-10 INT3 DATA OUT 5-10 INT3 ENABLE 5-10 INT3 FLAG 5-10 INT3 PLAG 5-10 INT3 PIN DATA 5-10 INT3 POLARITY 5-10 INT3 PRIORITY 5-10 MASTER/SLAVE 10-7, 10-13 MC PIN DATA 4-7 MC PIN WPO bit 4-7 MEMORY DISABLE 3-20, 4-8 µP/µC MODE 4-7 OE 9-26 OSC FLT DISABLE 4-3, 4-9 OSC FLT FLAG 4-3, 4-7 OSC FLT REAG 4-3, 4-9 OSC POWER 4-6, 4-8 PARITY ENABLE 9-21 PE 9-26 PF AUTO WAIT 4-3, 4-7 PORT E DATA AN 7-PORT E DATA AN 0 11-14 PORT E INPUT ENA 7-PORT E INPUT ENA 0 11-14 POWERDOWN/IDLE 8-13 PRIVILEGE DISABLE 4-2, 4-9 PWRDWN/IDLE 4-5, 4-10 RECEIVER OVERRUN 10-13 REF VOLT SELECTO-2 11-11 RX ERROR 9-27 RXENA 9-22 RXRDY 9-7, 9-27 RXWAKE 9-26 SAMPLE START 11-7, 11-12 SCI CHAR0-2 9-20 SCI Emulator Suspend Enable (SCI SCI Emulator Suspend Enable ESPEN) 9-31 SCI ESPEN 9-31 SCI RX INT ENA 9-26 SCI RX PRIORITY 9-7, 9-31 SCI SW RESET 9-23 SCI TX INT ENA 9-25 SCI TX PRIORITY 9-7, 9-31 SCICLK DATA DIR 9-29 SCICLK DATA OUT 9-29 SCICLK DATA DIN 9-8, 9-29 SCICLK DATA OUT 9-29 SCICLK FUNCTION 9-8, 9-9, 9-29 SCIRXD DATA DIR 9-30 SCIRXD DATA OUT 9-30 SCIRXD DATA OUT 9-30 SCIRXD DATA OUT 9-30 SCITXD DATA DIR 9-30 SCITXD DATA OUT 9-30 SCITXD FUNCTION 9-30 SCITXD FUNCTION 9-30 SLEEP 9-13, 9-14, 9-22 SPI BIT RATE0-2 10-12 SPI BIT RATE2-0 10-7 SPI ESPEN 10-17 SPI INT FLAG 10-7, 10-8, 10-13 SPI INT FLAG 10-7, 10-8, 10-13 SPI PRIORITY 10-6, 10-17 SPI SW RESET 10-8, 10-12 SPICLK DATA DIR 10-15 SPICLK DATA DIR 10-15

SPICLK DATA IN 10-15 SPICLK DATA OUT 10-15 SPICLK FUNCTION 10-15 SPISIMO DATA DIR 10-16 SPISIMO DATA IN 10-16 SPISIMO DATA OUT 10-16 SPISIMO FUNCTION 10-16 SPISOMI DATA DIR 10-16 SPISOMI DATA IN 10-16 SPISOMI DATA OUT 10-16 SPISOMI FUNCTION 10-16 STOP BITS 9-21 TALK 10-8, 10-1 10-8, 10-13 TX EMPTY 9-25 9-22 TXENA TXRDY 9-7, 9-25 TXWAKE 9-14, 9-15, 9-22 T1 INPUT SELECT 0-2 7-24 T1 MODE. 7-30 T1 OVRFL INT ENA 7-25 T1 OVRFL INT FLAG 7-25 T1 PRIORITY 7-33 T1 SW RESET 7-25 T1CR OUT ENA 7-30 T1CR RST ENA 7-29 T1C1 INT ENA 7-27 T1C1 INT FLAG 7-27 7-30 T1C1 OUT ENA 7-30 T1C1 RST ENA 7-30 T1C2 INT ENA 7-27 T1C2 INT FLAG 7-28 T1C2 OUT ENA 7-30 T1EDGE DET ENA 7-29 T1EDGE INT ENA 7-27 T1EDGE INT FLAG 7-28 T1EDGE POLARITY 7-8, 7-29 T1EVT DATA DIR 7-31 T1EVT DATA IN 7-31 T1EVT DATA OUT 7-31 T1EVT FUNCTION 7-31 T1EVT FUNCTION 7-31 T1IC/CR DATA DIR 7-32 T1IC/CR DATA IN 7-32 T1IC/CR DATA OUT 7-32 T1IC/CR FUNCTION 7-32 T1C/CR FUNCTION 7-32 T1PWM DATA DIR 7-32 T1PWM DATA IN 7-32 T1PWM DATA OUT 7-32 **T1PWM FUNCTION** 7-32 T2 INPUT SELECT 0,1 8-16 T2 INPUT SELECT 0-1 8-8 T2 MODE 8-20 T2 OVRFL INT ENA 8-16 T2 OVRFL INT FLAG 8-9, 8-16 T2 PRIORITY 8-23 T2 SW RESET 8-10, 8-16 T2C1 INT ENA 8-17 T2C1 INT FLAG 8-1 8-10, 8-17 T2C1 OUT ENA 8-20 T2C1 RST ENA 8-20 8-20 T2C2 INT ENA 8-17 T2C2 INT FLAG 8-11, 8-18 T2C2 OUT ENA 8-20 T2EDGE1 DET ENA 8-9, 8-12, 8-19 T2EDGE1 INT ENA 8-17 T2EDGE1 INT FLAG 8-9, 8-12, 8-18 T2EDGE1 INTERRUPT FLAG 8-9

T2EDGE1 OUT ENA 8-9, 8-20 T2EDGE1 POLARITY 8-9, 8-19 8-9, 8-19 T2EDGE1 RST ENA 8-9, 8-19 T2EDGE2 DET ENA 8-19 T2EDGE2 INT ENA 8-17 T2EDGE2 INT FLAG 8-9.8-11.8-18 T2EDGE2 POLARITY 8-20 T2EVT DATA DIR 8-21 T2EVT DATA IN 8-21 T2EVT DATA OUT 8-21 T2EVT FUNCTION 8-21 T2IC1/CR DATA DIR 8-22 T2IC1/CR DATA IN 8-22 T2IC1/CR DATA OUT 8-22 T2IC1/CR FUNCTION 8-22 T2IC2/PWM DATA DIR 8-22 T2IC2/PWM DATA IN 8-22 T2IC2/PWM DATA OUT 8-22 T2IC2/PWM FUNCTION 8-22 T2OVRFLINT ENA 8-9 V 3-4 WD INPUT SELECT 0-2 7-24 WD OVRFL INT ENA 7-25 WD OVRFL INT FLAG 7-25 7-26 WD OVRFL RST ENA WD OVRFL TAP SEL 7-24 WUT 9-14 W1W0 6-4, 6-10 Z 3-4 Status Register (ST) 3-4, 5-2, 12-64 STSP Store Stack Pointer Instruction 12-25, 12-82 SUB Subtract Instruction 12-25, 12-83 subroutine instructions 12-36, 12-37, 12-77, 12-85 subtraction instructions 12-45, 12-49, 12-78, 12-79, 12-80, 12-83 SWAP Swap Nibbles Instruction 12-25, 12-84 symbols, used in this manual 1-8 system configuration 4-2 System Control and Configuration Register 0 (SCCR0) 4-2, 4-7 System Control and Configuration Register 1 (SCCR1) 4-2, 4-8 System Control and Configuration Register 2 (SCCR2) 4-2, 4-9 system control registers 4-7 system interface example 4-17

Т

TI EEPROM Programmer 14-17 Timer 1 1-6, 7-2 capture 7-6 clock prescaler 7-11 compare 7-6 control registers 7-5 counter duration 7-12 counter resolution 7-12

dual compare mode 7-9 edge detection 7-13 external clock input 7-11 general purpose timer 7-7 interrupts 7-3 operating modes 7-6, 7-7 pulse accumulation 7-12 reset sources 7-8 T1EVT 7-3 T1IC/CR 7-3 T1PWM 7-3 watchdog counter memory map 7-5 watchdog counter overflow rates 7-12 Timer 1 Compare 1 Interrupt Enable bit (T1C1 INT ENA) 7-27 Timer 1 Compare 1 Interrupt Flag (T1C1 INT FLAG) 7-27 Timer 1 Compare 1 Reset Enable bit (T1C1 RST ENA) 7-30 Timer 1 Compare 2 Interrupt Enable bit (T1C2 INT ENA) 7-27 Timer 1 Compare 2 Interrupt Flag bit (T1C2 INT FLAG) 7-28 Timer 1 Counter Control Register 1 (T1CTL1) 7-24 Timer 1 Counter Control Register 2 (T1CTL2) 7-25 Timer 1 Counter Control Register 3 (T1CTL3) 7-27 Timer 1 Counter Control Register 4 (T1CTL4) 7-29 Timer 1 Edge Detect Enable bit (T1EDGE DET ENA) 7-29 Timer 1 Edge Interrupt Enable bit (T1EDGE INT ENA) 7-27 Timer 1 Edge Interrupt Flag bit (T1EDGE INT FLAG) 7-28 Timer 1 Edge Polarity bit (T1EDGE POLARITY) 7-29 Timer 1 Event-Pin Data Direction bit (T1EVT DATA DIR) 7-31 Timer 1 External Edge Output Enable bit (T1CR OUT ENA) 7-30 Timer 1 External Reset Enable bit (T1CR RST ENA) 7-29 Timer 1 Input Select bits (T1 INPUT SELECT 0-2) 7-24 Timer 1 Interrupt Priority Control Register (T1PRI) 7-33 Timer 1 Interrupt Priority Select bit (T1 PRIOR-ITY) 7-33 Timer 1 Mode Select bit (T1 MODE) 7-30 Timer 1 Output-Compare Output Enable 1 bit (T1C1 OUT ENA) 7-30 Timer 1 Output-Compare Output Enable 2 bit (T1C2 OUT ENA) 7-30 Timer 1 Overflow Interrupt Enable bit (T1 OVRFL INT ENA) 7-25 Timer 1 Overflow Interrupt Flag (T1 OVRFL INT FLAG) 7-25 Timer 1 Port Control Register 1 (T1PC1) 7-31 Timer 1 Port Control Register 2 (T1PC2) 7-32 Timer 1 Software Reset bit (T1 SW RESET) 7-25 imer 2 1-6 Timer 2

block diagram 8-2

capture register 8-10 capture/compare register 8-11 clearing interrupt flags 8-13 clock sources 8-8 compare register 8-10 control register 1 (T2CTL1) 8-16 control register 2 (T2CTL2) 8-17 control register 3 (T2CTL3) 8-19 control registers 8-4, 8-13 dual capture mode 8-4, 8-7 dual compare mode 8-3, 8-5 8-9 edge detection in dual capture mode edge detection in dual compare mode 8-9 event counter mode 8-8 features 8-3 I/O pin functions 8-12 1/0 pins 8-2 interrupt priority register 2 (T2PRI) 8-23 interrupts 8-12 maximum counter duration 8-8 memory map 8-4 operating modes 8-3, 8-5 port control register 1 (T2PC1) 8-21 port control register 2 (T2PC2) 8-22 power-down modes 8-13 POWERDOWN/IDLE bit 8-13 pulse accumulator mode 8-8 Timer 2 Compare 1 Interrupt Enable (T2C1 INT ENA) 8-17 Timer 2 Edge 1 Detect Enable (T2EDGE1 DET ENA 8-19 Timer 2 Edge 1 Detect Output Enable (T2EDGE1 OUT ENA) 8-20 Timer 2 Edge 1 Detect Reset Enable (T2EDGE1 RST ENA) 8-19 Timer 2 Edge 1 Polarity Select (T2EDGE1 POLARITY) 8-19 Timer 2 Edge 2 Interrupt Flag (T2EDGE2 INT FLAG) 8-18 Timer 2 Edge 2 Polarity Select (T2EDGE2 POLARITY) 8-20 Timer 2 Event Pin Data Direction (T2EVT DATA DIR) 8-21 Timer 2 Event Pin Data In (T2EVT DATA IN) 8-21 Timer 2 Event Pin Data Out (T2EVT DATA OUT) 8-21 Timer 2 Event Pin Function Select (T2EVT FUNCTION) 8-21 Timer 2 External Edge 1 Interrupt (T2EDGE1 INT ENA) 8-17 Timer 2 External Edge 1 Interrupt (T2EDGE1 INT FLAG) 8-18 Timer 2 External Edge 2 Detect Enable (T2EDGE2 DET EŇA) 8-19 Timer 2 External Edge 2 Interrupt Enable (T2EDGE2 INT ENA) 8-17 Timer 2 IC1/CR Data Direction (T2IC1/CR DATA DIR) 8-22 Timer 2 IC1/CR Data In (T2IC1/CR DATA 8-22 IN) Timer 2 IC1/CR Data Out (T2IC1/CR DATA OUT) 8-22 Timer 2 IC1/CR Function Select (T2IC1/CR FUNCTION) 8-22

Timer 2 IC2/PWM Data Direction (T2IC2/PWM DATA DIR) 8-22 Timer 2 IC2/PWM Data In (T2IC2/PWM DATA IN) 8-22 Timer 2 IC2/PWM Data Out (T2IC2/PWM DATA OUT) 8-22 Timer 2 IC2/PWM Function (T2IC2/PWM FUNCTION) 8-22 Timer 2 Input Select bits (T2 INPUT SELECT 0,1) 8-16 Timer 2 Interrupt Priority Select (T2 PRIOR-ITY) 8-23 Timer 2 Mode Select (T2 MODE) 8-20 Timer 2 Output Compare 1 Enable (T2C1 OUTENA) 8-20 Timer 2 Output Compare 1 Interrupt (T2C1 INT FLAG) 8-17 Timer 2 Output Compare 1 Reset (T2C1 RST ENA) 8-20 Timer 2 Output Compare 2 Enable (T2C2 OUT ENA) 8-20 Timer 2 Output Compare 2 Interrupt Enable (T2C2 INT ENA) 8-17 Timer 2 Output Compare 2 Interrupt Flag (T2C2 INT FLAG) 8-18 Timer 2 Overflow Interrupt Enable (T2 OVRFL INT ENA) 8-16 Timer 2 Overflow Interrupt Flag (T2 OVRFL INT FLAG) 8-16 Timer 2 Software Reset bit (T2 SW RESET) 8-16 T2 OVRFL INT FLAG bit 8-9 T2 SW RESET bit 8-10 T2C1 INT FLAG bit 8-10 T2C2 INT FLAG bit 8-11 T2EDGE1 DET ENA bit 8-12 T2EDGE1 INT FLAG bit 8-12 T2EDGE2 INT FLAG bit 8-11 T2EDGE2 POLARITY bit 8-9 T2IC1/CR pin 8-12 T2IC2/PWM pin 8-10 T2OVRFL INT ENA bit 8-9 16-bit resettable up counter 8-9 timer 2 module 8-1 timer, watchdog 1-6 TMS370 devices 15-2 TMS370 family devices summary 2-1 TMS370 family features 1-3 TMS370Cx10 features 2-3 TMS370Cx50 features 2-4 TRAP Trap to Subroutine Instruction 12-85 TRAP n Trap to Subroutine Instruction 12-25 trap vectors 3-11 TST Test Instruction 12-25 Test, Set Flags from Register Instruction 12-86 T1EVT Pin Data In bit (T1EVT DATA IN) 7-31 T1EVT Pin Data Out bit (T1EVT DATA OUT) 7-31 T1EVT Pin Function Select bit (T1EVT FUNC-TION) 7-31 T1IC/CR Pin Data Direction bit (T1IC/CR DATA DIR) 7-32

- T1IC/CR Pin Data In bit (T1IC/CR DATA IN) 7-32
- T1IC/CR Pin Data Out bit (T1IC/CR DATA OUT) 7-32
- T1IC/CR Pin Function Select bit (T1IC/CR FUNCTION) 7-32
- T1PMW Function Select bit (T1PWM FUNC-TION) 7-32
- T1PWM Data Direction bit (T1PWM DATA DIR) 7-32
- T1PWM Pin Data In 1 bit (T1PWM DATA IN) 7-32
- T1PWM Pin Data Out bit (T1PWM DATA OUT) 7-32

V

vector addresses, interrupts 5-4

W

WAIT input (WAIT) signal 4-14 WAIT pin 4-3 wait states 4-3 watchdog counter memory map 7-5 Watchdog Input Select bits (WD INPUT SELECT 0-2) 7-24 Watchdog Overflow Interrupt Enable bit (WD OVRFL INT ENA) 7-25 Watchdog Overflow Interrupt Flag (WD OVRFL INT FLAG) 7-25 Watchdog Overflow Reset Enable bit (WD OVRFL RST ENĀ) 7-26 Watchdog Overflow Tap Select bit (WD OVRFL TAP SEL) 7-24 Watchdog Timer 1-6, 7-17 control registers 7-22 counter 7-17 7-21 halt initialization example 7-19 low-power modes 7-21 non-watchdog mode 7-18 overflow flag 7-20 power-up reset 7-19 reset frequency 7-20 reset key 7-18 standby 7-21 watchdog mode 7-17 WD OVRFL INT FLAG 7-18 WD OVRFL RST ENA 7-17, 7-18, 7-19 WD OVRFL TAP SEL 7-17, 7-20 WDRST 7-18 WPR (register) 6-2 Write Protect Override (WPO) 3-12 write protecting Program EEPROM 6-12 write protection override (WPO) mode 6-2 Write Protection Register (WPR) 6-3 write-protection bits 6-3 Write1/Write0 (W1W0) bit 6-4, 6-10

Х

Ζ

Zero (Z) bit 3-4

1

16-bit register access 7-22, 8-14

XCHB Exchange with Register B Instruction 12-25, 12-87 XDS 1-2, 14-6 ordering information 16-13 XDS System 14-6 XOR Exclusive Or Instruction 12-25, 12-88

