



## Second-Generation TMS320



# User's Guide

TMS320C2x

1989 1989

**Digital Signal Processor Products** 

## Second-Generation TMS320 User's Guide



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1989, Texas Instruments Incorporated

### Contents

Sect	tion	Page
1	Introduction	1-1
1.1	General Description	1-3
1.2	Kev Features	1-5
1.3	Typical Applications	1-6
1.4	How To Use This Manual	1-8
1.5	References	1-10
2	Pinouts and Signal Descriptions	2-1
2.1	TMS320C2x Pinouts	2-2
2.2	TMS320C2x Signal Descriptions	2-3
3	Architecture	3-1
3.1	Architectural Overview	3-3
3.2	Functional Block Diagram	3-6
3.3	Internal Hardware Summary	3-8
3.4	Memory Organization	3-12
3.4.1		3-12
3.4.2	Program Memory	3-12
3.4.3		3-14
3.4.4	Memory-Mapped Registers	3-16
3.4.5	Auxiliary Registers	3-16
3.4.6	Memory Addressing Modes	3-19
3.4.7	Memory-to-Memory Moves	3-20
3.5	Central Arithmetic Logic Unit (CALU)	3-22
3.5.1	Scaling Shifter	3-23
3.5.2	ALU and Accumulator	3-24
3.5.3	Multiplier, T and P Registers	3-26
3.6	System Control	3-28
3.6.1	Program Counter and Stack	3-28
3.6.2	Pipeline Operation	3-29
3.6.3	Reset	3-41
3.6.4	Status Registers	3-42
3.6.5	Timer Operation	3-44
3.6.6	Repeat Counter	3-46
3.6.7	Powerdown Mode (TMS320C25)	3-46
3.7	External Memory and I/O Interface	3-47
3.7.1	Memory Combinations	3-47
3.7.2	Internal Clock Timing Relationships	3-48
3.7.3	General-Purpose I/O Pins (BIO and XF)	3-49
3.8	Interrupts	3-52
3.8.1	Interrupt Operation	3-52
3.8.2	External Interrupt Interface	3-53
3.9	Serial Port	3-56
3.9.1	Transmit and Receive Operations	3-58
3.9.2	Timing and Framing Control	3-60
3.9.3	Burst-Mode Operation	3-61
3.9.4	Continuous Operation Using Frame Sync Pulses (TMS320C25)	3-62
3.9.5	Continuous Operation Without Frame Sync Pulses (TMS320C25)	3-64

3.9.6	Initialization of Continuous Operation Without Frame Sync Pulses	3-66
3.10	Multiprocessing and Direct Memory Access (DMA)	3-68
3.10.1	Synchronization	3-68
3.10.2	2 Global Memory	3-69
3.10.3	3 The Hold Function	3-71
4	Assembly Language Instructions	4-1
4.1	Memory Addressing Modes	4-2
4.1.1	Direct Addressing Mode	4-2
4.1.2	Indirect Addressing Mode	4-4
4.1.3	Immediate Addressing Mode	4-9
4.2	Instruction Set	4-11
4.2.1	Symbols and Abbreviations	4-11
4.2.2	Instruction Set Summary	4-12
4.3	Individual Instruction Descriptions	4-17
	·	
5	Software Applications	5-1
5.1	Processor Initialization	5-3
5.2	Program Control	5-8
5.2.1	Subroutines	5-8
5.2.2	Software Stack	5-11
5.2.3	Timer Operation	5-12
5.2.4	Single-Instruction Loops	5-14
5.2.5	Computed GOTOs	5-15
5.3	Interrupt Service Routine	5-17
5.3.1	Context Switching	5-17
5.3.2	Interrupt Priority	5-23
5.4	Memory Management	5-24
5.4.1	Block Moves	5-24
5.4.2	Configuring On-Chip RAM	5-26
5.4.3	Using On-Chip RAM for Program Execution	5-29
5.5	Fundamental Logical and Arithmetic Operations	5-32
5.5.1	Status Register Effect on Data Processing	5-32
5.5.2	Bit Manipulation	5-33
5.6	Advanced Arithmetic Operations	5-35
5.6.1	Overflow Management	5-35
5.6.2	Scaling	5-36
5.6.3	Moving Data	5-36
5.6.4	Multiplication	5-38
5.6.5	Division	5-43
5.6.6	Floating-Point Arithmetic	5-46
5.6.7	Indexed Addressing	5-50
5.6.8	Extended-Precision Arithmetic	5-50
5.7	Application-Oriented Operations	5-61
5.7.1	Companding	5-61
5.7.2	FIR/IIR Filtering	5-62
5.7.3	Adaptive Filtering	5-64
5.7.4	Fast Fourier Transforms (FFT)	5-69
5.7.5	PID Control	5-76

6	Hardware Applications	6-1
6.1	System Control Circuitry	6-3
6.1.1	Powerup Reset Circuit	6-3
6.1.2	Crystal Oscillator Circuit	6-5
6.1.3	User Target Design Considerations When Using the XDS	6-7
6.2	Interfacing Memories	6-10
6.2.1	Interfacing PROMs	6-11
6.2.2	Wait-State Generator	6-16
6.2.3	Interfacing EPROMs	6-19
6.2.4	Interfacing Static RAMs	6-24
6.2.5	Interface Timing Analysis	6-27
6.3	Direct Memory Access (DMA)	6-29
6.4	Global Memory	6-32
6.5	Interfacing Peripherals	6-34
6.5.1	Combo-Codec Interface	6-34
6.5.2	AIC Interface	6-37
6.5.3	Digital-to-Analog (D/A) Interface	6-39
6.5.4	Analog-to-Digital (A/D) Interface	6-40
6.5.5	I/O Ports	6-42
6.6	System Applications	6-45
<sup>,</sup> 6.6.1	Echo Cancellation	6-45
6.6.2	High-Speed Modem	6-45
6.6.3	Voice Coding	6-46
6.6.4	Graphics and Image Processing	6-46
6.6.5	High-Speed Control	6-47
6.6.6	Instrumentation and Numeric Processing	6-48
A	Second-Generation TMS320 Data Sheet	A-1
В	SMJ32020/C25 Data Sheets	B-1
С	TMS320C2x System Migration	C-1
D	Instruction Cycle Timings	D-1
E	TMS320E25 EPROM Programming	E-1
F	Memories, Analog Converters, Sockets, and Crystals	F-1
G	ROM Codes	G-1
н	Quality and Reliability	H-1
1	Development Support/Part Order Information	1-1

v

## Illustrations

## Figure

1-1	TMS320 Device Evolution	1-2
2-1	TMS320C2x Pin Assignments	2-2
3-1	TMS320C2x Simplified Block Diagram	3-4
3-2	TMS320C2x Block Diagram	3-7
3-3	On-Chip Data Memory	3-13
3-4	Memory Mans	3-15
3.5	Indirect Auxiliary Register Addressing Example	3.17
3-6	Auxiliary Register File	3-18
3.7	Methods of Instruction Operand Addressing	3-20
3-8	Central Arithmetic Logic Unit (CALLI)	3-23
3-9	Examples of TMS320C25 Carry Rit Operation	3-25
3-10	Program Counter Stack and Related Hardware	3-20
3-11	Three-Level Pipeline Operation (TMS320C25)	3-20
2.12	Two-Level Pipeline Operation	2 21
2 12	TMS220C25 Standard Bineline Operation	2 22
3-13	Pipeline Operation of ADD Followed by SACI	2 24
2 15	Pipeline Operation with Wait States	2 25
3-10	Pipeline with External Data Pup Conflict	3-30
2 17	Pipeline With External Data bus Connet	3-30
3-17	Pipeline Operation of Dranch to On-Onip RAM	3-3/
3-10	Status Pariates Organization	3-30
3-19		3-42
3-20		3-45
3-21		3-49
3-22		3-50
3-23		3-51
3-24	Interrupt Mask Register (IMR)	3-52
3-25	Internal Interrupt Logic Diagram	3-54
3-26	Interrupt Liming Diagram (TMS320C25)	3-55
3-27	The DRR and DXR Registers	3-5/
3-28	Serial Port Block Diagram	3-58
3-29	Serial Port Transmit Timing Diagram	3-59
3-30	Serial Port Receive Timing Diagram	3-60
3-31	Burst-Mode Serial Port Transmit Operation	3-61
3-32	Burst-Mode Serial Port Receive Operation	3-61
3-33	Byte-Mode DRR Operation (TMS320C25)	3-62
3-34	Serial Port Transmit Continuous Operation (FSM = 1)	3-63
3-35	Serial Port Receive Continuous Operation (FSM = 1)	3-63
3-36	Serial Port Transmit Continuous Operation (FSM = 0)	3-65
3-37	Serial Port Receive Continuous Operation (FSM = 0)	3-65
3-38	Continuous Transmit Operation Initialization	3-67
3-39	Continuous Receive Operation Initialization	3-67
3-40	Synchronization Timing Diagram (TMS32020)	3-68
3-41	Synchronization Timing Diagram (TMS320C25)	3-69
3-42	Global Memory Access Timing	3-70
3-43	TMS320C25 Hold Timing Diagram	3-72
4-1	Direct Addressing Block Diagram	4-3
4-2	Indirect Addressing Block Diagram	4-4
5-1	On-Chip RAM Configurations	5-27
5-2	MACD Operation	5-37

5-3	Execution Time vs. Number of Multiply-Accumulates (TMS32020)	5-40
5-4	Execution Time vs. Number of Multiply-Accumulates (TMS320C25)	5-41
5-5	Program Memory vs. Number of Multiply-Accumulates	5-42
5-6	An In-Place DIT FFT with In-Order Outputs and Bit-Reversed Inputs	5-69
5-7	An In-Place DIT FFT with In-Order Inputs but Bit-Reversed Outputs	5-70
6-1	Powerup Reset Circuit	6-3
6-2	Voltage on TMS320C25 Reset Pin	6-4
6-3	Crystal Oscillator Circuit	6-5
6-4	Magnitude of Impedance of Oscillator LC Network	6-6
6-5	Direct Interface of TBP38L165-35 to TMS320C25	6-12
6-6	Interface Timing of TBP38L165-35 to TMS320C25	6-13
6-7	Interface of TBP38L165-35 to TMS320C25	6-14
6-8	Interface Timing of TBP38L165-35 to TMS320C25 (Address Decoding) .	6-15
6-9	One Wait-State Memory Access Timing	6-17
6-10	Wait-State Generator Design	6-18
6-11	Wait-State Generator Timing	6-19
6-12	Interface of WS57C65F-12 to TMS320C25	6-20
6-13	Interface Timing of WS57C65F-12 to TMS320C25	6-21
6-14	Interface of TMS27C64-20 to TMS320C25	6-22
6-15	Interface Timing of TMS27C64-20 to TMS320C25	6-23
6-16	Interface of CY7C169-25 to TMS320C25	6-25
6-17	Interface Timing of CY7C169-25 to TMS320C25	6-26
6-18	Direct Memory Access Using a Master-Slave Configuration	6-30
6-19	Direct Memory Access in a PC Environment	6-31
6-20	Global Memory Communication	6-33
6-21	Interface of TMS320C25 to TCM29C16 Codec	6-35
6-22	Interface of TLC32040 to TMS320C2x	6-38
6-23	Synchronous Timing of TLC32040 to TMS320C2x	6-38
6-24	Asynchronous Timing of TLC32040 to TMS320C2x	6-38
6-25	Interface of TLC7524 to TMS32020	6-39
6-26	Interface Timing of TLC7524 to TMS32020	6-40
6-27	Interface of TLC0820 to TMS32020	6-41
6-28	Interface Timing of TLC0820 to TMS32020	6-42
6-29	I/O Port Addressing	6-43
6-30	I/O Port Processor-to-Processor Communication	6-44
6-31	Echo Canceller	6-45
6-32	High-Speed Modem	6-45
6-33	Voice Coding System	6-46
6-34	Graphics System	6-47
6-35	Robot Axis Controller Subsystem	6-47
6-36		6-48
C-1	Serial Port System Migration	C-9
F-1		F-33
G-1	TMS320 RUM Code Flowchart	G-2
1-1		1-1
1-2	TMC320C2X XDS/22 System Configuration	1-8
1-3	TMC220 AIBZ System Configuration	1-9
1-4		1-15
1-D	INISSEU Development I ool Nomenciature	1-10

## Tables

### Table

1-1	TMS320C2x Processors Overview	1-3
1-2	Typical Applications of the TMS320 Family	1-6
2-1	TMS320C2x Signal Descriptions	2-4
3-1	TMS320C2x Internal Hardware	3-9
3-2	Memory-Mapped Registers	3-16
3-3	PM Shift Modes	3-27
3-4	Instruction Pipeline Sequence	3-33
3-5	Status Register Field Definitions	3-43
3-6	Interrupt Locations and Priorities	3-52
3-7	Serial Port Bits, Pins, and Registers	3-56
3-8	Global Data Memory Configurations	3-70
4-1	Indirect Addressing Arithmetic Operations	4-6
4-2	Bit Fields for Indirect Addressing	4-7
4-3	Instruction Symbols	4-11
4-4	Instruction Set Summary	4-13
5-1	Program Space and Time Requirements for µ-/A-Law Companding	5-61
5-2	256-Tap Adaptive Filtering Memory Space and Time Requirements	5-68
5-3	Bit-Reversal Algorithm for an 8-Point Radix-2 DIT FFT	5-70
5-4	FFT Memory Space and Time Requirements	5-76
6-1	Timing Parameters of TBP38L165-35 Direct Interface to TMS320C25	6-13
6-2	Timing Parameters of TBP38L165-35 to TMS320C25 (Address Decoding)	6-15
6-3	Wait States Required for Memory/Peripheral Access	6-17
6-4	Timing Parameters of WS57C64F-12 Interface to TMS320C25	6-21
6-5	Timing Parameters of TMS27C64-20 Interface to TMS320C25	6-23
6-6	Timing Parameters of CY7C169-25 Interface to TMS320C25	6-24
D-1	TMS32020 Instructions by Cycle Class	D-2
D-2	TMS32020 Instruction Cycle Timings	D-3
D-3	TMS320C25 Instructions by Cycle Class	D-4
D-4	Cycle Timings for Cycle Classes When Not in Repeat Mode	D-5
D-5	Cycle Timings for Cycle Classes When in Repeat Mode	D-7
F-1	Commonly Used Crystal Frequencies	F-33
H-1	Microprocessor and Microcontroller Tests	H-5
H-2	TMS320C2x Transistors	H-5
1-1	TMS320C2x Digital Signal Processor Part Numbers	1-12
1-2	TMS320C2x Support Tool Part Numbers	I-13
1-3	Development Tool Connections to a Target System	1-13

## Section 1

## Introduction

The TMS320 family of 16/32-bit single-chip digital signal processors combines the flexibility of a high-speed controller with the numerical capability of an array processor, offering an inexpensive alternative to custom VLSI and multichip bit-slice processors for signal processing.

The TMS32010, the first digital signal processor in the TMS320 family, was introduced in 1983. Since that time, the TMS320 family has established itself as the industry standard for digital signal processing. The powerful instruction set, inherent flexibility, high-speed number-crunching capabilities, and innovative architecture have made the high-performance, cost-effective processors in the TMS320 family the ideal solution to many telecommunications, computer, commercial, industrial, and military applications.

The TMS320 family has now expanded into three generations of processors: TMS320C1x, TMS320C2x, and TMS320C3x (see Figure 1-1). Many features are common among these generations. Some specific features are added in each processor to provide different cost/performance tradeoffs. Software compatibility is maintained throughout the family to protect the user's investment in architecture. Each processor has software and hardware tools to facilitate rapid design.

This document discusses the second-generation devices (TMS320C2x) within the TMS320 family. The specific second-generation TMS320 family members are:

- TMS32020, an NMOS 20-MHz digital signal processor capable of twice the performance of the TMS320C1x devices,
- TMS320C25, a CMOS 40-MHz version of the TMS32020 with twice the performance of the TMS32020,
- TMS320C25-50, a CMOS enhanced-speed (50-MHz) version of the TMS320C25, and
- TMS320E25, a version of the TMS320C25 (40-MHz) with on-chip ROM replaced by secure, on-chip EPROM.

#### Introduction



Figure 1-1. TMS320 Device Evolution

Plans for expansion of the TMS320 family include more spinoffs of the existing generations as well as more powerful future generations of digital signal processors.

The TMS320 family combines the high performance and specialized features necessary in digital signal processing (DSP) applications with an extensive program of development support, including hardware and software development tools, product documentation, textbooks, newsletters, DSP design workshops, and a variety of application reports. See Appendix I for a discussion of the wide range of development tools available.

#### **1.1 General Description**

The combination of the TMS320's Harvard-type architecture (separate program and data buses) and its special digital signal processing (DSP) instruction set provide speed and flexibility to produce a microprocessor family capable of executing 12.8 MIPS (million instructions per second). The TMS320 family optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardwareintensive approach provides the design engineer with power previously unavailable on a single chip.

The second generation of the TMS320 family includes four members: TMS32020, TMS320C25, TMS320C25-50, and TMS320E25. The architecture of these devices is based upon that of the TMS32010. Table 1-1 provides an overview of the TMS320C2x group of processors with comparisons of technology, memory, I/O, cycle timing, and package type.

DEVICE	TECH	ON- RAM	MEN CHIP ROM/	MORY OFF- PROG	CHIP DATA		I/O†		CYCLE TIME	P	ACKAG TYPE*	)E
			EPROM			SER	PAR	DMA	(ns)	PGA	PLCC	CER
TMS32020 <sup>‡</sup>	NMOS	544	-	64K	64K	YES	16x16	YES	200	68	-	-
TMS320C25 <sup>‡</sup>	CMOS	544	4K	64K	64K	YES	16x16	CON	100	68	68	-
TMS320C25-50§	CMOS	544	4K	64K	64K	YES	16x16	CON	80	-	68	-
TMS320E25§	CMOS	544	4K	64K	64K	YES	16x16	CON	100	-	-	68

Table 1-1. TMS320C2x P	rocessors Overview
------------------------	--------------------

<sup>†</sup>SER = serial; PAR = parallel; DMA = direct memory access; CON = concurrent DMA.

<sup>‡</sup>Military version available; contact nearest TI Field Sales Office for availability.

§Military version planned; contact nearest TI Field Sales Office for details.

\*PGA = 68-pin grid array; PLCC = plastic-leaded chip carrier; CER = surface mount ceramic-leaded chip carrier (CER-QUAD).

The **TMS32020**, processed in NMOS technology, is source-code upward compatible with the TMS32010 and in many applications is capable of two times the throughput of the TMS320C1x devices. It provides an enhanced instruction set (109 instructions), large on-chip data memory (544 words), large memory spaces, on-chip serial port, and a hardware timer.

The **TMS320C25**, an enhanced version of the TMS32020, is processed in CMOS technology. The TMS320C25 is capable of executing 10 million instructions per second. It is pin-for-pin and object-code upward compatible with the TMS32020. The TMS320C25's enhanced feature set greatly increases the functionality of the device over the TMS32020. Enhancements include 24 additional instructions (133 total), eight auxiliary registers, an eight-level hardware stack, 4K words of on-chip program ROM, a bit-reversed indexed-addressing mode, and the low-power dissipation inherent to the CMOS process.

The **TMS320C25-50** is a high-speed version of the TMS320C25. It is capable of an instruction cycle time of less than 80 ns. It is architecturally identical to the 40-MHz version of the TMS320C25 and is pin-for-pin and object-code compatible with the TMS320C25.

The **TMS320E25** is identical to the TMS320C25, with the exception that the on-chip 4K-word program ROM is replaced with a 4K-word on-chip program EPROM. On-chip EPROM allows realtime code development and modification for immediate evaluation of system performance.

#### Note:

Throughout this document, "TMS320C25" refers to the TMS320C25, TMS320C25-50, and TMS320E25 unless stated otherwise. Where applicable, "ROM" includes the on-chip EPROM of the TMS320E25.

#### **1.2 Key Features**

Some of the key features of the TMS320C2x devices are listed below. Features which pertain to a particular device are noted by enclosing the device name within parentheses.

- Instruction cycle timing:
  - 80-ns (TMS320C25-50)
  - 100-ns (TMS320C25 and TMS320E25)
  - 200-ns (TMS32020)
- 544-word programmable on-chip data RAM
- 4K-word on-chip program ROM (TMS320C25 and TMS320C25-50)
- Secure 4K-word on-chip program EPROM (TMS320E25)
- 128K-word total data/program memory space
- 32-bit ALU/accumulator
- 16- x 16-bit parallel multiplier with a 32-bit product
- Single-cycle multiply/accumulate instructions
- Repeat instructions for efficient use of program space and enhanced execution
- Block moves for data/program management
- On-chip timer for control operations
- Up to eight auxiliary registers with dedicated arithmetic unit
- Up to eight-level hardware stack
- Sixteen input and sixteen output channels
- 16-bit parallel shifter
- Wait states for communication to slower off-chip memories/peripherals
- Serial port for direct codec interface
- Synchronization input for synchronous multiprocessor configurations
- Global data memory interface
- TMS320C1x source-code upward compatibility
- Concurrent DMA using an extended hold operation (except TMS32020)
- Instructions for adaptive filtering, FFT, and extended-precision arithmetic (except TMS32020)
- Bit-reversed indexed-addressing mode for radix-2 FFT (except TMS32020)
- On-chip clock generator
- Single 5-V supply
- Device packaging:
  - 68-pin PGA (TMS32020 and TMS320C25)
  - 68-lead PLCC (TMS320C25 and TMS320C25-50)
  - 68-lead CER-QUAD (TMS320E25)
- Technology:
  - NMOS (TMS32020)
  - CMOS (TMS320C25, TMS320C25-50, and TMS320E25)
- Commercial and military versions available.

#### **1.3 Typical Applications**

The TMS320 family's unique versatility and realtime performance offer flexible design approaches in a variety of applications. In addition, TMS320 devices can simultaneously provide the multiple functions often required in those complex applications. Table 1-2 lists typical TMS320 family applications.

Table 1-2. Typical Applications of the TMS320 Family

GENERAL-PURPOSE DSP	GRAPHICS/IMAGING	INSTRUMENTATION
Digital Filtering Convolution Correlation Hilbert Transforms Fast Fourier Transforms Adaptive Filtering Windowing Waveform Generation	3-D Rotation Robot Vision Image Transmission/ Compression Pattern Recognition Image Enhancement Homomorphic Processing Workstations Animation/Digital Map	Spectrum Analysis Function Generation Pattern Matching Seismic Processing Transient Analysis Digital Filtering Phase-Locked Loops
VOICE/SPEECH	CONTROL	MILITARY
Voice Mail Speech Vocoding Speech Recognition Speaker Verification Speech Enhancement Speech Synthesis Text-to-Speech	Disk Control Servo Control Robot Control Laser Printer Control Engine Control Motor Control	Secure Communications Radar Processing Sonar Processing Image Processing Navigation Missile Guidance Radio Frequency Modems
TELECOMM	UNICATIONS	AUTOMOTIVE
Echo Cancellation ADPCM Transcoders Digital PBXs Line Repeaters Channel Multiplexing 1200 to 19200-bps Modems Adaptive Equalizers DTMF Encoding/Decoding Data Encryption	FAX Cellular Telephones Speaker Phones Digital Speech Interpolation (DSI) X.25 Packet Switching Video Conferencing Spread Spectrum Communications	Engine Control Vibration Analysis Antiskid Brakes Adaptive Ride Control Global Positioning Navigation Voice Commands Digital Radio Cellular Telephones
CONSUMER	INDUSTRIAL	MEDICAL
Radar Detectors Power Tools Digital Audio/TV Music Synthesizer Toys and Games Solid-State Answering	Robotics Numeric Control Security Access Power Line Monitors	Hearing Aids Patient Monitoring Ultrasound Equipment Diagnostic Tools Prosthetics Fetal Monitors

Many of the TMS320C2x features, such as single-cycle multiply/accumulate instructions, 32-bit arithmetic unit, large auxiliary register file with a separate arithmetic unit, and large on-chip RAM and ROM, make the device particularly applicable in digital signal processing systems. At the same time, general-purpose applications are greatly enhanced by the large address spaces, on-

chip timer, serial port, multiple interrupt structure, provision for external wait states, and capability for multiprocessor interface and direct memory access.

The TMS320C2x provides the flexibility to be configured to satisfy a wide range of system requirements. This allows the device to be applied in systems currently using costly bit-slice processors or custom ICs. Some of the system configurations are:

- A standalone system using on-chip memory,
- Parallel multiprocessing systems with shared global data memory, or
- Host/peripheral coprocessing using interface control signals.

#### **1.4 How To Use This Manual**

The purpose of this user's guide is to serve as a reference book for the TMS320C2x digital signal processors. Sections 2 through 6 provide specific information about the architecture and operation of the device. Appendix A furnishes electrical specifications and mechanical data information.

The following table lists each section and briefly describes the section contents.

- Section 2. <u>Pinouts and Signal Descriptions.</u> Packaged drawings for TMS320C2x devices. Functional listings of the signals, their pin locations, and descriptions.
- Section 3. <u>Architecture.</u> TMS320C2x design description, hardware components, and device operation. Functional block diagram and internal hardware summary table.
- Section 4. <u>Assembly Language Instructions.</u> Addressing modes and format descriptions. Instruction set summary listed according to function. Alphabetized individual instruction descriptions with examples.
- Section 5. <u>Software Applications.</u> Software application examples for the use of various TMS320C2x instruction set features.
- Section 6. <u>Hardware Applications.</u> Hardware design techniques and application examples for interfacing to memories, peripherals, or other microcomputers/microprocessors. XDS design considerations. System applications.

Nine appendices are included to provide additional information.

- Appendix A. <u>Second-Generation TMS320 Data Sheet.</u> Electrical specifications, timing, and mechanical data for the TMS320C2x devices.
- Appendix B. <u>SMJ32020/C25</u> <u>Data</u> <u>Sheets.</u> Electrical specifications, timing, and mechanical data for the SMJ32020 and SMJ320C25 military devices.
- Appendix C. <u>TMS320C2x System Migration.</u> Information for upgrading a TMS320C1x to a TMS32020-based system and a TMS32020 to a TMS320C25-based system.
- Appendix D. <u>TMS320C2x Instruction Cycle Timings.</u> Listings of the number of cycles for an instruction to execute in a given memory configuration on the TMS32020 and the TMS320C25.
- Appendix E. <u>TMS320E25</u> <u>EPROM</u> <u>Programming.</u> Programming hardware description and methodology.

- Appendix F. <u>Memories, Analog Converters, Sockets, and Crystals.</u> Listings of the TI memories, analog conversion devices, and sockets available to support the TMS320C2x devices in DSP applications. Crystal specifications and vendors.
- Appendix G. <u>ROM Codes.</u> Discussion of ROM codes (mask options) and the procedure for implementation.
- Appendix H. <u>Quality and Reliability</u>. Discussion of Texas Instruments quality and reliability criteria for evaluating performance.
- Appendix I. <u>Development Support/Part Order Information</u>. Listings of the hardware and software available to support the TMS320C2x devices.

#### 1.5 References

The following reference list contains useful information regarding functions, operations, and applications of digital signal processing. These books also provide other references to many useful technical papers. The reference list is organized into categories of general DSP, speech, image processing, and digital control theory; if known, each category is alphabetized according to the author's last name.

#### **General Digital Signal Processing:**

Antoniou, Andreas, *Digital Filters: Analysis and Design*. New York, NY: McGraw-Hill Company, Inc., 1979.

Brigham, E. Oran, *The Fast Fourier Transform*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1974.

Burrus, C.S. and Parks, T.W., *DFT/FFT and Convolution Algorithms*. New York, NY: John Wiley and Sons, Inc., 1984.

*Digital Signal Processing Applications with the TMS320 Family*, Texas Instruments, 1986; Prentice-Hall, Inc., 1987.

Gold, Bernard and Rader, C.M., *Digital Processing of Signals*. New York, NY: McGraw-Hill Company, Inc., 1969.

Hamming, R.W., *Digital Filters*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1977.

IEEE ASSP DSP Committee (Editor), *Programs for Digital Signal Processing*. New York, NY: IEEE Press, 1979.

Jackson, Leland B., *Digital Filters and Signal Processing*. Hingham, MA: Kluwer Academic Publishers, 1986.

Jones, D.L. and Parks, T.W., *A Digital Signal Processing Laboratory Using the TMS32010*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.

Lim, Jae and Oppenheim, Alan V. (Editors), *Advanced Topics in Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1988.

Morris, L. Robert, *Digital Signal Processing Software*. Ottawa, Canada: Carleton University, 1983.

Oppenheim, Alan V. (Editor), *Applications of Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.

Oppenheim, Alan V. and Schafer, R.W., *Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.

Oppenheim, Alan V. and Willsky, A.N. with Young, I.T., *Signals and Systems*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1983.

Parks, T.W. and Burrus, C.S., *Digital Filter Design*. New York, NY: John Wiley and Sons, Inc., 1987.

Rabiner, Lawrence R., Gold and Bernard, *Theory and Application of Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.

Treichler, J.R., Johnson, Jr., C.R. and Larimore, M.G., *A Practical Guide to Adaptive Filter Design*. New York, NY: John Wiley and Sons, Inc., 1987.

#### Speech:

Gray, A.H. and Markel, J.D., *Linear Prediction of Speech*. New York, NY: Springer-Verlag, 1976.

Jayant, N.S. and Noll, Peter, *Digital Coding of Waveforms*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1984.

Papamichalis, Panos, *Practical Approaches to Speech Coding*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.

Rabiner, Lawrence R. and Schafer, R.W., *Digital Processing of Speech Signals*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.

#### Image Processing:

Andrews, H.C. and Hunt, B.R., *Digital Image Restoration*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1977.

Gonzales, Rafael C. and Wintz, Paul, *Digital Image Processing*. Reading, MA: Addison-Wesley Publishing Company, Inc., 1977.

Pratt, William K., *Digital Image Processing*. New York, NY: John Wiley and Sons, 1978.

#### **Digital Control Theory:**

Jacquot, R., *Modern Digital Control Systems*. New York, NY: Marcel Dekker, Inc., 1981.

Katz, P., *Digital Control Using Microprocessors*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1981.

Kuo, B.C., *Digital Control Systems*. New York, NY: Holt, Reinholt and Winston, Inc., 1980.

Moroney, P., Issues in the Implementation of Digital Feedback Compensators. Cambridge, MA: The MIT Press, 1983.

Phillips, C. and Nagle, H., *Digital Control System Analysis and Design*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1984.

## **Pinouts and Signal Descriptions**

The TMS320C2x (second-generation TMS320) digital signal processors are available in one or more of three package types. The TMS32020 and the 40-MHz TMS320C25 are available in a 68-pin grid array (PGA) package. The TMS320C25 (40-MHz and 50-MHz versions) are available in a plastic 68-lead chip carrier (PLCC) package. The TMS320E25 is packaged in a ceramic surface mount 68-lead chip carrier (CER-QUAD) package. All TMS320 packages conform to JEDEC specifications.

Conversion sockets that accept PLCC and CER-QUAD packages and have a PGA footprint are commercially available. For more information, refer to Appendix F.

When using the XDS emulator, refer to Section 6.1.3 for user target design considerations.

This section provides the pinouts and signal definitions in the following subsections:

- TMS320C2x Pinouts (Section 2.1 on page 2-2)
- TMS320C2x Signal Descriptions (Section 2.2 on page 2-3).

Electrical specifications and mechanical data are given in Appendix A.

#### Note:

Throughout this document, "TMS320C25" refers to the TMS320C25, TMS320C25-50, and TMS320E25 unless stated otherwise. Where applicable, "ROM" includes the on-chip EPROM of the TMS320E25.

#### 2.1 TMS320C2x Pinouts

Figure 2-1 shows pinouts of the PGA, PLCC, and CER-QUAD packages for the TMS320C2x devices. Note that the pinout and external dimensions of PLCC and CER-QUAD are identical.



Figure 2-1. TMS320C2x Pin Assignments

#### 2.2 TMS320C2x Signal Descriptions

The signal descriptions for the TMS320C2x devices are provided in this section. Table 2-1 lists each signal, its pin location (PGA, PLCC, and CER-QUAD), function, and operating mode(s), i.e., input, output, or highimpedance state as indicated by I, O, or Z. The signals in Table 2-1 are grouped according to function and alphabetized within that grouping.

SIGNAL	PIN (PGA/PLCC <sup>†</sup> )	I/O/Z‡	DESCRIPTION				
ADDRESS/DATA BUSES							
A15 MSB A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 LSB	L10/43 K9/42 L9/41 K8/40 L8/39 K7/38 L7/37 K6/36 K5/34 L5/33 K4/32 L4/31 K3/30 L3/29 K2/28 K1/26	O/Z	Parallel address bus A15 (MSB) through A0 (LSB). Multiplexed to address external data/program memory or I/O. Placed in high-impedance state in the hold mode.				
D15 MSB D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D4 D3 D2 D1 D0 LSB	B6/2 A5/3 B5/4 A4/5 B4/6 A3/7 B3/8 A2/9 B2/11 C1/12 C2/13 D1/14 D2/15 E1/16 E2/17 F1/18	1/O/Z	Parallel data bus D15 (MSB) through D0 (LSB). Multiplexed to transfer data between the TMS320C2x and external data/program memory or I/O devices. Placed in high-impedance state when not outputting or when RS or HOLD is asserted.				
		INTER	FACE CONTROL SIGNALS				
DS PS IS	K10/45 J10/47 J11/46	0/Z	Data, program, and I/O space select signals. Always high unless low level asserted for communicating to a particular external space. Placed in high-impedance state in the hold mode.				
READY	B8/66	1	Data ready input. Indicates that an external device is pre- pared for the bus transaction to be completed. If the device is not ready (READY = 0), the TMS320C2x waits one cycle and checks READY again. READY also indicates a bus grant to an external device after a $\overline{BR}$ (bus request) signal.				
R∕₩	H11/48	0/Z	Read/write signal. Indicates transfer direction when com- municating to an external device. Normally in read mode (high), unless low level asserted for performing a write op- eration. Placed in high-impedance state in the hold mode.				
STRB	H10/49	0/Z	Strobe signal. Always high unless asserted low to indicate an external bus cycle. Placed in high-impedance state in the hold mode.				

#### Table 2-1. TMS320C2x Signal Descriptions

<sup>†</sup> Pin numbers apply to CER-QUAD as well as PLCC.
 <sup>‡</sup> Input/Output/High-impedance state

SIGNAL	PIN (PGA/PLCC <sup>†</sup> )	I/0/Z‡	DESCRIPTION					
MULTIPROCESSING SIGNALS								
BR	G11/50	0	Bus request signal. Asserted when the TMS320C2x requires access to an external global data memory space. READY is asserted to the device when the bus is available and the global data memory is available for the bus transaction.					
HOLD	A7/67	1	Hold input. When asserted, the TMS320C2x places the data, address, and control lines in the high-impedance state.					
HOLDA	E10/55	0	Hold acknowledge signal. Indicates that the TMS320C2x has gone into the hold mode and that an external processor may access the local external memory of the TMS320C2x.					
SYNC	F2/19	I	Synchronization input. Allows clock synchronization of two or more TMS320C2x's. SYNC is an active-low signal and must be asserted on the rising edge of CLKIN.					
	INT	ERRUPT	AND MISCELLANEOUS SIGNALS					
BIO	B7/68	1	Branch control input. Polled by BIOZ instruction. If low, the TMS320C2x executes a branch. This signal must be active during the BIOZ instruction fetch.					
TACK	B11/60	0	Interrupt acknowledge signal. Output is only valid while CLKOUT1 is low. Indicates receipt of an interrupt and that the program is branching to the interrupt-vector location indicated by A15-A0.					
INT2 INT1 INT0	H1/22 G2/21 G1/20	I	External user interrupt inputs. Prioritized and maskable by the interrupt mask register and the interrupt mode bit.					
MP/MC	A6/1	1	Microprocessor/microcomputer mode select pin for the TMS320C25. When asserted low (microcomputer mode), the pin causes the internal ROM to be mapped into the lower 4K words of the program memory map. In the micro-processor mode, the lower 4K words of program memory are external. On the TMS32020, MP/ MC must be connected to V <sub>CC</sub> .					
MSC	C10/59	0	Microstate complete signal. Asserted low and valid only during CLKOUT1 low when the TMS320C2x has just com- pleted a memory operation, such as an instruction fetch or a data memory read/write. MSC can be used to generate a one wait-state READY signal for slow memory.					
RS	A8/65	1	Reset input. Causes the TMS320C2x to terminate execution and forces the program counter to zero. When brought to a high level, execution begins at location zero of program memory. RS affects various registers and status bits.					
XF	D11/56	0	External flag output (latched software-programmable sig- nal). Used for signalling other processors in multiprocessor configurations or as a general-purpose output pin.					

Table 2-1. TMS320C2x Signal Descriptions (Continued)

<sup>†</sup> Pin numbers apply to CER-QUAD as well as PLCC.
<sup>‡</sup> Input/Output/High-impedance state

Table 2-1.	TMS320C2x	Signal	Descriptions	(Concluded)
------------	-----------	--------	--------------	-------------

SIGNAL	PIN (PGA/PLCC <sup>†</sup> )	I/O/Z‡	DESCRIPTION
SUPPLY/OSCILLATOR SIGNALS			
CLKOUT1	C11/58	0	Master clock output signal (CLKIN frequency/4). In this document (and on the TMS320C25), CLKOUT1 rises at the beginning of quarter-phase 3 (Q3) and falls at the beginning of quarter-phase 1 (Q1). See Appendix C for device phase definitions.
CLKOUT2	D10/57	0	A second clock output signal. In this document (and on the TMS320C25), CLKOUT2 rises at the beginning of quarter-phase 2 (Q2) and falls at beginning of quarter-phase 4 (Q4). See Appendix C for device phase definitions.
Vcc	A10/61 B10/62 H2/23 L6/35	I	Four 5-V supply pins, tied together externally. On the TMS32020, pin A6 is also a supply pin.
V <sub>SS</sub>	B1/10 K11/44 L2/27	I	Three ground pins, tied together externally.
X1	G10/51	0	Output pin from the internal oscillator for the crystal. If a crystal is not used, this pin should be left unconnected.
X2/CLKIN	F11/52	I	Input pin to the internal oscillator from the crystal. If a crystal is not used, a clock may be input to the device on this pin.
SERIAL PORT SIGNALS			
CLKR	B9/64	I	Receive clock input. External clock signal for clocking data from the DR (data receive) pin into the RSR (serial port re- ceive shift register). Must be present during serial port transfers.
CLKX	A9/63	I	Transmit clock input. External clock signal for clocking data from the XSR (serial port transmit shift register) to the DX (data transmit) pin. Must be present during serial port transfers.
DR	J1/24	. 1	Serial data receive input. Serial data is received in the RSR (serial port receive shift register) via the DR pin.
DX	E11/54	O/Z	Serial data transmit output. Serial data transmitted from the XSR (serial port transmit shift register) via the DX pin. Placed in high-impedance state when not transmitting.
FSR	J2/25	. 1	Frame synchronization pulse for receive input. The falling edge of the FSR pulse initiates the data-receive process, beginning the clocking of the RSR.
FSX	F10/53	1/0	Frame synchronization pulse for transmit input/output. The falling edge of the FSX pulse initiates the data-transmit process, beginning the clocking of the XSR. Following reset, the default operating condition of FSX is as an input. This pin may be selected by software to be an output when the TXM bit in the status register is set to 1.

Pin numbers apply to CER-QUAD as well as PLCC.
 Input/Output/High-impedance state

2-7

.

## Section 3

## Architecture

The architectural design of the TMS320C2x (second-generation TMS320) emphasizes overall system speed, communication, and flexibility in processor configuration. Control signals and instructions provide block memory transfers, communication to slower off-chip devices, and multiprocessing implementations. Increased throughput for many DSP applications is accomplished by single-cycle multiply/accumulate instructions, two large on-chip RAM blocks, eight auxiliary registers with a dedicated arithmetic unit, a serial port, hardware timer, faster I/O for data-intensive signal processing, and other features.

Major topics discussed in this section are listed below.

- Architectural Overview (Section 3.1 on page 3-3)
- Functional Block Diagram (Section 3.2 on page 3-6)
- Internal Hardware Summary (Section 3.3 on page 3-8)
- Memory Organization (Section 3.4 on page 3-12) Data memory and program memory Memory maps and memory-mapped registers Auxiliary registers Memory addressing modes Memory-to-memory moves
- Central Arithmetic Logic Unit (CALC) (Section 3.5 on page 3-22) Scaling shifter, ALU, and accumulator Multiplier, T and P registers
- System Control (Section 3.6 on page 3-28) Program counter and stack
  - Pipeline operation
    - Reset
  - Status registers
  - Timer operation
  - Repeat counter
  - Powerdown modes
- External Memory and I/O Interface (Section 3.7 on page 3-47) Memory combinations Internal clock timing relationships General-purpose I/O pins (BIO and XF)
- Interrupts (Section 3.8 on page 3-52) Interrupt operation External interrupt interface

#### Architecture

- Serial Port (Section 3.9 on page 3-56) Transmit and receive operations Timing and framing control Burst mode and continuous mode operation
- Multiprocessing and Direct Memory Access (Section 3.10 on page 3-68) Synchronization

Global memory The hold function

#### Note:

Throughout this document, "TMS320C25" refers to the TMS320C25, TMS320C25-50, and TMS320E25 unless stated otherwise. Where applicable, "ROM" includes the on-chip EPROM of the TMS320E25.

#### 3.1 Architectural Overview

The TMS320C2x high-performance digital signal processors, like the TMS320C1x devices, implement a Harvard-type architecture that maximizes processing power by maintaining two separate memory bus structures, program and data, for full-speed execution. Instructions are included to provide data transfers between the two spaces. Externally, the program and data memory can be multiplexed over the same bus so as to maximize the address range for both spaces while minimizing the pin count of the device.

Increased flexibility in system design is provided by two large on-chip data RAM blocks (a total of 544 16-bit words), one of which is configurable either as program or data memory (see Figure 3-1). An off-chip 64K-word directly addressable data memory address space is included to facilitate implementations of DSP algorithms.

The large on-chip 4K-word masked ROM on the TMS320C25 can be used to cost-reduce systems, thus providing for a true single-chip DSP solution (see Figure 3-1). Programs of up to 4K words can be masked into the internal program ROM. The remainder of the 64K-word program memory space is located externally. Large programs can execute at full speed from this memory space. Programs may also be downloaded from slow external memory to on-chip RAM for full-speed operation.

The 4K-word on-chip EPROM on the TMS320E25 allows realtime code development and modification for immediate evaluation of system performance. Instructions can be executed from the EPROM at full speed. The EPROM is equipped with a security mechanism allowing the user to protect proprietary information. A programming adaptor socket is available from Texas Instruments that provides 68- to 28-pin conversion for programming with standard PROM programmers. Refer to Appendix E for details.



Figure 3-1. TMS320C2x Simplified Block Diagram

The TMS320C2x performs two's-complement arithmetic using the 32-bit ALU and accumulator. The ALU is a general-purpose arithmetic unit that operates using 16-bit words taken from data RAM or derived from immediate instructions or using the 32-bit result of the multiplier's product register. In addition to the usual arithmetic instructions, the ALU can perform Boolean operations, providing the bit manipulation ability required of a high-speed controller. The accumulator stores the output from the ALU and is the second input to the ALU. The accumulator is 32 bits in length and is divided into a high-order word (bits 31 through 16) and a low-order word (bits 15 through 0). Instructions are provided for storing the high- and low-order accumulator words in memory.

The multiplier performs a 16 x 16-bit two's-complement multiplication with a 32-bit result in a single instruction cycle. The multiplier consists of three elements: the T Register, P Register, and multiplier array. The 16-bit T Register temporarily stores the multiplicand; the P Register stores the 32-bit product. Multiplier values either come from data memory, from program memory when using the MAC/MACD instructions, or are derived immediately from the MPYK (multiply immediate) instruction word. The fast on-chip multiplier allows the device to efficiently perform fundamental DSP operations such as convolution, correlation, and filtering.

The TMS320C2x scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left-shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeros, and the MSBs may be either filled with zeros or sign-extended, depending upon the state of the sign-extension mode bit of status register ST1. Additional shift capabilities enable the processor to perform numerical scaling, bit extraction, extended arithmetic, and overflow prevention.

The TMS320C2x local memory interface consists of a 16-bit parallel data bus (D15-D0), a 16-bit address bus (A15-A0), three pins for data/program memory or I/O space select ( $\overline{\text{DS}}$ ,  $\overline{\text{PS}}$ , and  $\overline{\text{IS}}$ ), and various system control signals. The R/W signal controls the direction of a data transfer, and the STRB signal provides a timing signal to control the transfer. When using on-chip program RAM, ROM/EPROM, or high-speed external program memory, the TMS320C2x runs at full speed without wait states. The use of a READY signal allows wait-state generation for communicating with slower off-chip memories.

Up to eight levels of hardware stack are provided for saving the contents of the program counter during interrupts and subroutine calls. Instructions are available for saving the device's complete context. PUSH and POP instructions permit a level of nesting restricted only by the amount of available RAM. The interrupts used in these devices are maskable.

All control operations are supported on the TMS320C2x by an on-chip memorymapped 16-bit timer, a repeat counter, three external maskable user interrupts, and internal interrupts generated by serial port operations or by the timer. A built-in mechanism protects from those instructions that are repeated or become multicycle due to the READY signal and from holds and interrupts.

An on-chip full-duplex serial port provides direct communication with serial devices such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The two serial port memory-mapped registers (the data transmit/receive registers) may be operated in either an 8-bit byte or 16-bit word mode. Each register has an external clock input, a framing synchronization input, and associated shift registers.

Serial communication can be used between processors in multiprocessing applications. The TMS320C2x has the capability of allocating global data memory space and communicating with that space via the  $\overline{BR}$  (bus request) and READY control signals. The 8-bit memory-mapped global memory allocation register (GREG) specifies up to 32K words of the TMS320C2x data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space,  $\overline{BR}$  is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.

The TMS320C2x supports Direct Memory Access (DMA) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the TMS320C2x external memory by asserting HOLD low. This causes the TMS320C2x to place its address, data, and control lines in the high-impedance state. Signaling between the external processor and the TMS320C2x can be performed using interrupts. On the TMS320C25, two modes are available: a TMS32020-like mode in which execution is suspended during assertion of HOLD, and a concurrent DMA mode in which the TMS320C25 continues to execute its program while operating from internal RAM or ROM, thus greatly increasing throughput in data-intensive applications.

#### **3.2 Functional Block Diagram**

The functional block diagram shown in Figure 3-2 outlines the principal blocks and data paths within the TMS320C2x processors. Further details of the functional blocks are provided in the succeeding sections. Refer to Section 3.3, the internal hardware summary, for definitions of the symbols used in Figure 3-2. The block diagram also shows all of the TMS320C2x interface pins. Note that the shaded areas on the block diagram indicate enhancements provided on the TMS320C25.

The TMS320C2x architecture is built around two major buses: the program bus and the data bus. The program bus carries the instruction code and immediate operands from program memory. The data bus interconnects various elements, such as the Central Arithmetic Logic Unit (CALU) and the auxiliary register file, to the data RAM. Together, the program and data buses can carry data from on-chip data RAM and internal or external program memory to the multiplier in a single cycle for multiply/accumulate operations.

The TMS320C2x has a high degree of parallelism; e.g., while the data is being operated upon by the CALU, arithmetic operations may also be implemented in the Auxiliary Register Arithmetic Unit (ARAU). Such parallelism results in a powerful set of arithmetic, logic, and bit-manipulation operations that may all be performed in a single machine cycle.



<sup>†</sup>Shifters on TMS32020 (0, 1, 4) NOTE: Shaded areas are for TMS320C25 and TMS320E25.

Figure 3-2. TMS320C2x Block Diagram
# 3.3 Internal Hardware Summary

The TMS320C2x internal hardware implements functions that other processors typically perform in software or microcode. For example, the device contains hardware for single-cycle 16 x 16-bit multiplication, data shifting, and address manipulation. This hardware-intensive approach provides computing power previously unavailable on a single chip.

Table 3-1 presents a summary of the TMS320C2x internal hardware. This summary table, which includes the internal processing elements, registers, and buses, is alphabetized within each functional grouping. All of the symbols used in this table correspond to the symbols used in the block diagram of Section 3.2, the succeeding block diagrams in this section, and the text throughout this document.

UNIT	SYMBOL	FUNCTION		
Accumulator	ACC (31-0) ACCH(31-16) ACCL(15-0)	A 32-bit accumulator split in two halves: ACCH (accu- mulator high) and ACCL (accumulator low). Used for storage of ALU output.		
Arithmetic Logic Unit	ALU	A 32-bit two's-complement arithmetic logic unit having two 32-bit input ports and one 32-bit output port feeding the accumulator.		
Auxiliary Register Arithmetic Unit	ARAU	A 16-bit unsigned arithmetic unit used to perform oper- ations on auxiliary register data.		
Auxiliary Register File	AR0-AR7 (15-0)	A register file containing five/eight 16-bit auxiliary registers (AR0-AR7), used for addressing data memory, temporary storage, or integer arithmetic processing through the ARAU.		
Auxiliary Register File Bus	AFB(15-0)	A 16-bit bus that carries data from the AR pointed to by the ARP.		
Auxiliary Register Pointer	ARP(2-0)	A 3-bit register used to select one of five/eight auxiliary registers.		
Auxiliary Register Pointer Buffer	ARB(2-0)	A 3-bit register used to buffer the ARP. Each time the ARP is loaded, the old value is written to the ARB, except during an LST (load status register) instruction. When the ARB is loaded with an LST1, the same value is also copied into ARP.		
Central Arithmetic Logic Unit	CALU	The grouping of the ALU, multiplier, accumulator, and scaling shifter.		
Data Bus	D(15-0)	A 16-bit bus used to route data.		
Data Memory Address Bus	DAB(15-0)	A 16-bit bus that carries the data memory address.		
Data Memory Page Pointer	DP(8-0)	A 9-bit register pointing to the address of the current page. Data pages are 128 words each, resulting in 512 pages of addressable data memory space (some locations are reserved).		
Direct Data Memory Address Bus	DRB(15-0)	A 16-bit bus that carries the 'direct' address for the data memory, which is the concatenation of the DP register with the seven LSBs of the instruction.		
Global Memory Allocation Register	GREG(7-0)	An 8-bit memory-mapped register for allocating the size of the global memory space.		
Instruction Register	iR(15-0)	A 16-bit register used to store the currently executing in- struction.		
Interrupt Flag Register	IFR(5-0)	A 6-bit flag register used to latch the active-low external user interrupts INT(2-0) and the internal interrupts XINT/RINT (serial port transmit/receive) and TINT (timer) interrupts. The IFR is not accessible through software.		
Interrupt Mask Register	IMR(5-0)	A 6-bit memory-mapped register used to mask interrupts.		

Table 3-1. TMS320C2x	Internal Hardware
----------------------	-------------------

Table 3-1.	TMS320C2x	Internal	Hardware	(Continued)
------------	-----------	----------	----------	-------------

UNIT	SYMBOL	FUNCTION
Microcall Stack <sup>†</sup>	MCS (15-0)	A single-word stack that temporarily stores the contents of the PFC while the PFC is being used to address data memory with the block move (BLKD/BLKP), multiply- accumulate (MAC/MACD), and table read/write (TBLR/- TBLW) instructions.
Multiplier	MULT	A 16 x 16-bit parallel multiplier.
Period Register	PRD (15-0)	A 16-bit memory-mapped register used to reload the timer.
Prefetch Counter <sup>†</sup>	PFC (15-0)	A 16-bit counter used to prefetch program instructions. The PFC contains the address of the instruction currently being prefetched. It is updated when a new prefetch is initiated. The PFC is also used to address program memory when using the block move (BLKP), multiply-accumulate (MAC/MACD), and table read/write (TBLR/TBLW) in- structions and to address data memory when using the block move (BLKD) instruction.
Product Register	PR(31-0)	A 32-bit product register used to hold the multiplier pro- duct. The PR on the TMS320C25 can also be accessed as the most or least significant words using the SPH/SPL (store P register high/low) instructions.
Program Bus	P(15-0)	A 16-bit bus used to route instructions (and data for the MAC and MACD instructions).
Program Counter	PC (15-0)	A 16-bit program counter used to address program mem- ory. The PC always contains the address of the next in- struction to be executed. The PC contents are updated following each instruction decode operation. On the TMS32020, the operations of the TMS320C25 prefetch counter are performed by the program counter.
Program Memory Address Bus	PAB(15-0)	A 16-bit bus that carries the program memory address.
Queue Instruction Register <sup>†</sup>	QIR(15-0)	A 16-bit register used to store prefetched instructions.
Random Access Memory (data or program)	RAM (B0)	A RAM block with 256 x 16 locations configured either as data or program memory.
Random Access Memory (data only)	RAM (B1)	A data RAM block, organized as 256 x 16 locations.
Random Access Memory (data only)	RAM (B2)	A data RAM block, organized as 32 x 16 locations.
Repeat Counter	RPTC (7-0)	An 8-bit counter to control the repeated execution of a single instruction.
Serial Port Data Receive Register	DRR(15-0)	A 16-bit memory-mapped serial port data receive register. Only the eight LSBs are used in the byte mode.
Serial Port Data Transmit Register	DXR(15-0)	A 16-bit memory-mapped serial port data transmit register. Only the eight LSBs are used in the byte mode.
Serial Port Receive Shift Register <sup>†</sup>	RSR(15-0)	A 16-bit register used to shift in serial port data from the RX pin. RSR contents are sent to the DRR after a serial transfer is completed. RSR is not directly accessible through software.

<sup>†</sup>Specific to TMS320C25 and TMS320E25.

UNIT	SYMBOL	FUNCTION
Serial Port Transmit Shift Register <sup>†</sup>	XSR(15-0)	A 16-bit register used to shift out serial port data onto the DX pin. XSR contents are loaded from DXR at the be- ginning of a serial port transmit operation. XSR is not di- rectly accessible through software.
Shifters	-	Shifters are located at the ALU input, the accumulator output, and the product register output. An in-place shifter is also located within the accumulator.
Stack	Stack(15-0)	A 4/8 x 16 hardware stack used to store the PC during interrupts or calls. The ACCL and data memory values may also be pushed onto and popped from the stack.
Status Registers	ST0,ST1 (15-0)	Two 16-bit status registers that contain status and control bits.
Temporary Register	TR(15-0)	A 16-bit register that holds either an operand for the mul- tiplier or a shift code for the scaling shifter.
Timer	TIM (15-0)	A 16-bit memory-mapped timer (counter) for timing con- trol.

Table 3-1.	TMS320C2x	Internal	Hardware	(Concluded)
------------	-----------	----------	----------	-------------

<sup>†</sup>Specific to TMS320C25 and TMS320E25.

## 3.4 Memory Organization

The TMS320C2x provides a total of 544 16-bit words of on-chip data RAM, of which 288 words are always data memory and the remaining 256 words may be configured as either program or data memory. The TMS320C25 also provides 4K words of maskable program ROM, while the TMS320E25 provides 4K words of EPROM. This section explains memory management using the on-chip data and program memory, memory maps, memory-mapped registers, auxiliary registers, memory addressing modes, and memory-to-memory moves.

#### 3.4.1 Data Memory

The 544 words of on-chip data RAM are divided into three separate blocks (B0, B1, and B2), as shown in Figure 3-3. Of the 544 words, 256 words (block B0) are configurable as either data or program memory by instructions provided for that purpose; 288 words (blocks B1 and B2) are always data memory. A data memory size of 544 words allows the TMS320C2x to handle a data array of 512 words (256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. See Section 3.4.3 for memory map configurations.

The TMS320C2x can address a total of 64K words of data memory. The onchip data memory and internally reserved locations are mapped into the lower 1K words of the data memory space. Data memory is directly expandable up to 64K words while still maintaining full-speed operation. A READY line is provided for interface to slower, less-expensive memories, such as DRAMs.

#### 3.4.2 Program Memory

On-chip program RAM, ROM/EPROM, or high-speed external program memory can be used at full speed with no wait states. Alternatively, the READY line can interface the TMS320C2x to slower, less-expensive external memory. A total of 64K words of memory space is available. Internal RAM block B0 can be configured as program memory using instructions for that purpose. Execution from this block can be initiated after the memory space has been reconfigured. See Section 3.7.1 for a description of instruction execution using various memory configurations.

Additionally, the TMS320C25 is internally equipped with 4K words of programmable ROM. This on-chip program ROM can be mask-programmed at the factory with a customer's program. The TMS320E25 provides a 4K-word, on-chip EPROM. Either on-chip ROM or EPROM allows program execution at full speed without the need for high-speed external program memory. The use of this memory also allows the external data bus to be freed for access of external data memory.



Figure 3-3. On-Chip Data Memory

Mapping of the first 4K-word block of off-chip/on-chip program memory is user-selectable by means of the  $MP/\overline{MC}$  (microprocessor/microcomputer) pin on the TMS320C25. Setting  $MP/\overline{MC}$  to a high maps in the block of off-chip memory; holding the pin at a low maps in the block of on-chip ROM. Consequently, compatible products which depend upon external memory from the ROM can be manufactured in a shorter time frame than the TMS320C25. Eventually, the off-chip memory device can be replaced by an on-chip memory device at a lower cost since the PC board will not require any modification.

In another mapping technique, the XF (external flag) pin is used to toggle the  $MP/\overline{MC}$  pin by dynamically enabling or disabling the on-chip ROM. Note that care must be taken and the instruction pipeline operation (see Section 3.6.2) must be understood when using this method.

The MP/ $\overline{\text{MC}}$  pin on the TMS320C25 is a V<sub>CC</sub> pin on the TMS32020. This allows substitution of a TMS320C25 for a TMS32020 since the TMS320C25 automatically operates in the microprocessor mode and therefore is plug-in compatible in the system. See Section 2 for pinouts and signal descriptions.

#### 3.4.3 Memory Maps

The TMS320C2x provides three separate address spaces for program memory, data memory, and I/O, as shown in Figure 3-4. These spaces are distinguished externally by means of the PS, DS, and IS (program, data, and I/O space select) signals. The PS, DS, IS, and STRB signals are only active when external memory is being addressed. During an internal addressing cycle, these signals remain inactive high, thus preventing conflicts in memory addressing, e.g., when block B0 is configured as program memory.

The on-chip memory blocks (B0, B1, and B2) consist of a total of 544 words of RAM. Program/data RAM block B0 (256 words) resides in pages 4 and 5 of the data memory map when configured as data RAM and at addresses 0FF00h to 0FFFFh when configured as program RAM. Block B1 (always data RAM) resides in pages 6 and 7, while block B2 resides in the upper 32 words of page 0. Note that the remainder of page 0 is composed of the memory-mapped registers and internally reserved locations, and pages 1-3 of the data memory map not be used for storage, and their contents are undefined when read. See Section 3.4.4 for further information on the memory-mapped registers.

The on-chip RAM is mapped into either the 64K-word data memory or program memory space, depending on the memory configuration (see Figure 3-4). The CNFD/CNFP instructions are used to configure block B0 as either data or program memory, respectively. The BLKP (block move from program memory to data memory) instruction may be used to download program information to block B0 when it is configured as data RAM. Then a CNFP (configure block as program memory) instruction may be used to convert it to program RAM (see the code example in Section 5.4.2). Regardless of the configuration, the user may still execute from external program memory. Note that when accessing internal program memory, external control lines remain inactive.

Reset configures block B0 as data RAM. Note that, due to internal pipelining, when the CNFD or CNFP instruction is used to remap RAM block B0, there is a delay before the new configuration becomes effective. This delay is one fetch cycle if execution is from internal program RAM. On the TMS32020, a delay of one fetch cycle occurs if execution is from external program memory. On the TMS320C25, there is a delay of two fetch cycles if execution is from ROM or external program memory. This is particularly important if program execution is from the locations around 0FF00h. Accordingly, a CNFP instruction must be placed at location 0FEFDh in external memory if execution is to continue from the first location in block B0. If a CNFP is placed at location 0FEFDh, and the instruction will be fetched from the first location in block B0. If execution is ploced block B0 is reconfigured, care must be taken to assure that execution resumes at the appropriate point in a new configuration.

The on-chip program ROM can be mapped into the lower 4K words of program memory. This ROM is enabled when  $MP/\overline{MC}$  is set to a logic low. To disable the on-chip ROM and use these lower addresses externally,  $MP/\overline{MC}$ must be set to a logic high.

## Architecture - Memory Organization



IF MP/MC = 1 (MICROPROCESSOR MODE) IF MP/ $\overline{MC} = 0$ (MICROCOMPUTER MODE ON TMS320C25)

(a) MEMORY MAPS AFTER A CNFD INSTRUCTION

	PROGRAM		PROGRAM		DATA	
0(0000h) 31(001Fh)	INTERRUPTS AND RESERVED (EXTERNAL)	0(0000h)	INTERRUPTS AND RESERVED (ON-CHIP ROM/EPROM)	0(0000h) 5(0005h)	ON-CHIP MEMORY-MAPPED REGISTERS	
32(0020h)	0020h) 32(0020) 4015(0FAE	32(0020h) 4015(0FAFh)	ON-CHIP ROM/EPROM	6(0006h) 95(005Eh) 85005Eh)	PAGE 0	
		4016(0FB0h) 4095(0FFFh)	RESERVED	96(0060h) 127(007Fh)	ON-CHIP BLOCK B2	
	4096(10	4096(1000h)		128(0080h) 511(01FFb)	RESERVED	PAGES 1-3
	EXTERNAL		EXTERNAL	512(0200h) 767(02FFh)	DOES NOT EXIST	PAGES 4-5
65,279(OFEFFh)		65,279(0FEFFh)		768(0300h) 1023(03FFh)	ON-CHIP BLOCK B1	PAGES 6-7
65,280(0FF00h) 65,535(0FFFFh)	ON-CHIP BLOCK BO	65,280(0FF00h) 65,535(0FFFFh)	ON-CHIP BLOCK BO	1024(0400h) 65,535(0FFFFh)	EXTERNAL	PAGES 8-511

IF MP/MC = 1 (MICROPROCESSOR MODE) IF MP/ $\overline{MC} = 0$ (MICROCOMPUTER MODE ON TMS320C25)

(b) MEMORY MAPS AFTER A CNFP INSTRUCTION

Figure 3-4. Memory Maps

#### **3.4.4 Memory-Mapped Registers**

The six registers mapped into the data memory space are listed in Table 3-2 and are shown in the block diagram of Figure 3-2.

The memory-mapped registers may be accessed in the same manner as any other data memory location, with the exception that block moves using the BLKD (block move from data memory to data memory) instruction cannot be performed from the memory-mapped registers.

REGISTER NAME	ADDRESS LOCATION	DEFINITION
DRR(15-0)	0	Serial port data receive register
DXR(15-0)	1	Serial port data transmit register
TIM(15-0)	2	Timer register
PRD(15-0)	3	Period register
IMR (5-0)	4	Interrupt mask register
GREG(7-0)	5	Global memory allocation register

Table 3-2. Memory-Mapped Registers

#### 3.4.5 Auxiliary Registers

The TMS320C2x provides a register file containing up to eight auxiliary registers (AR0-AR7). The TMS32020 has five auxiliary registers, and the TMS320C25 has eight. This section discusses each register's function and how an auxiliary register is selected and stored.

The auxiliary registers may be used for indirect addressing of data memory or for temporary data storage. Indirect auxiliary register addressing (see Figure 4-2) allows placement of the data memory address of an instruction operand into one of the auxiliary registers. These registers are pointed to by a three-bit auxiliary register pointer (ARP) that is loaded with a value from 0 through 7, designating AR0 through AR7, respectively. The auxiliary registers and the ARP may be loaded either from data memory or by an immediate operand defined in the instruction. The contents of these registers may also be stored in data memory. (Section 4 describes the programming of the indirect addressing mode.)



<sup>†</sup>Both TMS320C25 and TMS320E25.

### Figure 3-5. Indirect Auxiliary Register Addressing Example

The auxiliary register file (AR0-AR4 on the TMS32020 and AR0-AR7 on the TMS320C25) is connected to the Auxiliary Register Arithmetic Unit (ARAU), shown in Figure 3-6. The ARAU may autoindex the current auxiliary register while the data memory location is being addressed. Indexing by either  $\pm 1$  or by the contents of AR0 may be performed. As a result, accessing tables of information does not require the Central Arithmetic Logic Unit (CALU) for address manipulation, thus freeing it for other operations.



<sup>†</sup> Both TMS320C25 and TMS320E25.

#### Figure 3-6. Auxiliary Register File

As shown in Figure 3-6, auxiliary register 0 (AR0) or the eight LSBs of the instruction registers can be connected to one of the inputs of the ARAU. The other input is fed by the current AR (being pointed to by ARP). AR(ARP) refers to the contents of the current AR pointed to by ARP. The ARAU performs the following functions:

AR(ARP)	+	AR0	<b>→</b>	AR(ARP)	Index the current AR by adding a 16-bit integer contained in AR0.
AR(ARP)	-	AR0	→	AR(ARP)	Index the current AR by subtracting a 16-bit integer contained in AR0.
AR(ARP)	+	1	→	AR(ARP)	Increment the current AR by one.
AR(ARP)	~	1	->	AR(ARP)	Decrement the current AR by one.
AR(ARP)			→	AR(ARP)	AR(ARP) is unchanged.

In addition to the above functions, the ARAU on the TMS320C25 performs functions as follows:

AR(ARP) + IR(7)	$-0) \rightarrow AR(ARP)$	Add 8-bit immediate value to the current AR.
AR(ARP) - IR(7	$-0) \rightarrow AR(ARP)$	Subtract 8-bit immediate value from the current AR.
AR(ARP) + rcAR	$0 \rightarrow AR(ARP)$	Bit-reversed indexing, add AR0 with reverse-carry (rc) propagation (see Section 4.1.2).
AR(ARP) - rcAR	$0 \rightarrow AR(ARP)$	Bit-reversed indexing, subtract AR0 with reverse-carry (rc) propagation (see Section 4.1.2).

Although the ARAU is useful for address manipulation in parallel with other operations, it may also serve as an additional general-purpose arithmetic unit since the auxiliary register file can directly communicate with data memory. The ARAU implements 16-bit unsigned arithmetic, whereas the CALU implements 32-bit two's-complement arithmetic. Instructions provide branches dependent on the comparison of the auxiliary register pointed to by ARP with ARO. The BANZ instruction permits the auxiliary registers to also be used as loop counters.

The three-bit auxiliary register pointer buffer (ARB), shown in Figure 3-6, provides storage for the ARP on subroutine calls and interrupts.

### 3.4.6 Memory Addressing Modes

The TMS320C2x can address a total of 64K words of program memory and 64K words of data memory. The on-chip data memory is mapped into the 64K-word data memory space. The on-chip ROM in the TMS320C25 is mapped into the program memory space when in the microcomputer mode. The memory maps, which change with the configuration of block B0, are described in detail in Section 3.4.4.

The 16-bit data address bus (DAB) addresses data memory in one of the following two ways:

- 1) By the direct address bus (DRB) using the direct addressing mode (e.g., ADD 10h), or
- By the auxiliary register file bus (AFB) using the indirect addressing mode (e.g., ADD \*).

Operands are also addressed by the contents of the program counter in the immediate addressing mode.

Figure 3-7 illustrates operand addressing in the direct, indirect, and immediate addressing modes.



Figure 3-7. Methods of Instruction Operand Addressing

In the direct addressing mode, the 9-bit data memory page pointer (DP) points to one of 512 pages, each page consisting of 128 words. The data memory address (dma), specified by the seven LSBs of the instruction, points to the desired word within the page. The address on the direct address bus (DRB) is formed by concatenating the 9-bit DP with the 7-bit dma.

In the indirect addressing mode, the currently selected 16-bit auxiliary register AR(ARP) addresses the data memory through the auxiliary register file bus (AFB). While the selected auxiliary register provides the data memory address and the data is being manipulated by the CALU, the contents of the auxiliary register may be manipulated through the ARAU. See Figure 3-5 for an example of indirect auxiliary register addressing. The direct and indirect addressing modes are described in detail in Section 4.1.

When an immediate operand is used, it is either contained within the instruction word itself or, in the case of 16-bit immediate operands, the word following the instruction opcode.

## 3.4.7 Memory-to-Memory Moves

The TMS320C2x provides instructions for data and program block moves and for data move functions that efficiently utilize the configurable on-chip RAM.

The BLKD instruction moves a block within data memory, and the BLKP instruction moves a block from program memory to data memory. When used with the repeat instructions (RPT/RPTK), the BLKD/BLKP instructions efficiently perform block moves from on- or off-chip memory.

Implemented in on-chip RAM, the DMOV (data move) function on the TMS320C2x is equivalent to that of the TMS320C1x. DMOV allows a word to be copied from the currently addressed data memory location in on-chip RAM to the next higher location while the data from the addressed location is being operated upon in the same cycle (e.g., by the CALU). An ARAU operation may also be performed in the same cycle when using the indirect addressing mode. The DMOV function is useful for implementing algorithms that use the  $z^{-1}$  delay operation, such as convolutions and digital filtering where data is being passed through a time window. The data move function

can be used anywhere within blocks B0, B1, or B2. It is continuous across the boundary of blocks B0 and B1 but cannot be used with off-chip data memory. The MACD (multiply and accumulate with data move) and the LTD (load T register, accumulate previous product, and move data) instructions use the data move function.

The TBLR/TBLW (table read/write) instructions allow words to be transferred between program and data spaces. TBLR is used to read words from on-chip ROM or off-chip program ROM/RAM into the data RAM. TBLW is used to write words from on-chip data RAM to off-chip program RAM.

# 3.5 Central Arithmetic Logic Unit (CALU)

The TMS320C2x Central Arithmetic Logic Unit (CALU) contains a 16-bit scaling shifter, a 16 x 16-bit parallel multiplier, a 32-bit Arithmetic Logic Unit (ALU), a 32-bit accumulator (ACC), and additional shifters at the outputs of both the accumulator and the multiplier. This section describes the CALU components and their functions. Figure 3-8 is a block diagram showing the components of the CALU. In the figure, note that SFL and SFR indicate shifts to the left or right, respectively.

The following steps occur in the implementation of a typical ALU instruction:

- 1) Data is fetched from the RAM on the data bus,
- 2) Data is passed through the scaling shifter and the ALU where the arithmetic is performed, and
- 3) The result is moved into the accumulator.

One input to the ALU is always provided from the accumulator, and the other input may be transferred from the Product Register (PR) of the multiplier or from the scaling shifter that is loaded from data memory.



<sup>†</sup> Both TMS320C25 and TMS320E25. <sup>‡</sup> Shifters on the TMS32020 of 0, 1, or 4.

Figure 3-8. Central Arithmetic Logic Unit (CALU)

## 3.5.1 Scaling Shifter

The TMS320C2x provides a scaling shifter that has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU (see Figure 3-8). The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeros, and the MSBs may be either filled with zeros or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST1.

The TMS320C2x also contains several other shifters, which allow it to perform numerical scaling, bit extraction, extended-precision arithmetic, and overflow prevention. These shifters are connected to the output of the multiplier and the accumulator.

#### 3.5.2 ALU and Accumulator

The TMS320C2x 32-bit ALU and accumulator implement a wide range of arithmetic and logical functions, the majority of which execute in a single clock cycle. Once an operation is performed in the ALU, the result is transferred to the accumulator where additional operations such as shifting may occur. Data that is input to the ALU may be scaled by the scaling shifter.

The ALU is a general-purpose arithmetic unit that operates on 16-bit words taken from data RAM or derived from immediate instructions. In addition to the usual arithmetic instructions, the ALU can perform Boolean operations, providing the bit manipulation ability required of a high-speed controller. One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter that has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator (see Figure 3-8) is split into two 16-bit segments for storage in data memory: ACCH (accumulator high) and ACCL (accumulator low). Shifters at the output of the accumulator provide a left-shift of 0 to 7 places on the TMS320C25 and of 0, 1, or 4 places on the TMS32020. This shift is performed while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged. When the ACCH data is shifted left, the LSBs are transferred from the ACCL, and the MSBs are lost. When ACCL is shifted left, the LSBs are zero-filled, and the MSBs are lost.

The TMS320C2x supports floating-point operations for applications requiring a large dynamic range. The NORM (normalization) instruction is used to normalize fixed-point numbers contained in the accumulator by performing left shifts. The LACT (load accumulator with shift specified by the T register) instruction denormalizes a floating-point number by arithmetically left-shifting the mantissa through the input scaling shifter. The shift count, in this case, is the value of the exponent specified by the four low-order bits of the T register (TR). ADDT and SUBT (add to/subtract from accumulator with shift specified by the T register) instructions have also been provided to allow additional arithmetic operations.

The accumulator overflow saturation mode may be programmed through the SOVM and ROVM (set/reset overflow mode) instructions. When the accumulator is in the overflow saturation mode and an overflow occurs, the overflow flag is set and the accumulator is loaded with either the most positive or the most negative number depending upon the direction of overflow. The value of the accumulator upon saturation is 7FFFFFFh (positive) or 80000000h (negative). If the OVM (overflow mode) status register bit is reset and an overflow occurs, the overflowed results are loaded into the accumulator without modification. (Note that logical operations cannot result in overflow.)

The TMS320C2x can execute a variety of branch instructions that depend on the status of the ALU and accumulator. These instructions include the BV (branch on overflow) and BZ (branch on accumulator equal to zero). In addition, the BACC (branch to address in accumulator) instruction provides the ability to branch to an address specified by the accumulator. Bit test instructions (BIT and BITT), which do not affect the accumulator, allow the testing of a specified bit of a word in data memory.

The accumulator on the TMS320C25 also has an associated carry bit that is set or reset depending on various operations within the device. The carry bit allows more efficient computation of extended-precision products and additions or subtractions. It is also useful in overflow management. The carry bit is affected by most arithmetic instructions as well as the shift and rotate instructions. It is not affected by loading the accumulator, logical operations, or other such nonarithmetic or control instructions. It is also not affected by the multiply (MPY, MPYK, and MPYU) instructions, but is affected by the accumulation process in the MAC and MACD instructions. Examples of carry bit operation are shown in Figure 3-9.

С	MSB	LSB	C MSB	LSB	
x	FFFF	FFFF ACC	x_0000	0000	ACC
1	0000	0000	0 FFFF	FFFF	
× _	7 F F F	FFFFACC 1 (OVM=0)	х_вооо	0000	
0	8000	0000	1 7FFF	FFFF	
1+	0000	0 0 0 0 ACC 0 (ADDC	0 FFFF	FFFF 0	ACC (SUBB
0	0000	0 0 0 1 INSTRUCTION)	1 FFFF	FFFE	INSTRUCTION)

Figure 3-9. Examples of TMS320C25 Carry Bit Operation

The value added to or subtracted from the accumulator, shown in the examples of Figure 3-9, may come from either the input scaling shifter or the shifter at the output of the P register. The carry bit is set if the result of an addition or accumulation process generates a carry, or reset to zero if the result of a subtraction generates a borrow. Otherwise, it is reset after an addition or set after a subtraction.

The ADDC (add to accumulator with carry) and SUBB (subtract from accumulator with borrow) instructions provided on the TMS320C25 use the previous value of carry in their addition/subtraction operation (see these instructions in Section 4 for more detailed information).

The one exception to operation of the carry bit, as shown in Figure 3-9, is in the use of the ADDH (add to high accumulator) and SUBH (subtract from high accumulator) instructions. The ADDH instruction can only set the carry bit if a carry is generated, and the SUBH instruction can only reset the carry bit if a borrow is generated; otherwise, neither instruction can affect it.

Two branch instructions, BC and BNC, have been provided for branching on the status of the carry bit. The SC, RC, and LST1 instructions can also be used to load the carry bit. The carry bit is set to one on a hardware reset.

The SFL and SFR (in-place one-bit shift to the left/right) instructions on the TMS320C2x and the ROL and ROR (rotate to the left/right) instructions on the TMS320C25 implement shifting or rotating of the contents of the accumulator through the carry bit. The SXM bit affects the definition of the SFR

(shift accumulator right) instruction. When SXM = 1, SFR performs an arithmetic right shift, maintaining the sign of the accumulator data. When SXM = 0, SFR performs a logical shift, shifting out the LSB and shifting in a zero for the MSB. The SFL (shift accumulator left) instruction is not affected by the SXM bit and behaves the same in both cases, shifting out the MSB and shifting in a zero. Repeat (RPT or RPTK) instructions may be used with the shift and rotate instructions for multiple shift counts.

### 3.5.3 Multiplier, T and P Registers

The TMS320C2x utilizes a 16 x 16-bit hardware multiplier, which is capable of computing a signed or unsigned 32-bit product in a single machine cycle. All multiply instructions, except the MPYU (multiply unsigned) instruction on the TMS320C25, perform a signed multiply operation in the multiplier. That is, the two numbers being multiplied are treated as two's-complement numbers, and the result is a 32-bit two's-complement number. As shown in Figure 3-8, the following two registers are associated with the multiplier:

- A 16-bit temporary register (TR) that holds one of the operands for the multiplier, and
- A 32-bit product register (PR) that holds the product.

The output of the product register can be left-shifted 1 or 4 bits. This is useful for implementing fractional arithmetic or justifying fractional products. The output of the PR can also be right-shifted 6 bits to enable the execution of up to 128 consecutive multiply/accumulates without the possibility of over-flow.

An LT (load T register) instruction normally loads the TR to provide one operand (from the data bus), and the MPY (multiply) instruction provides the second operand (also from the data bus). A multiplication can also be performed with an immediate operand using the MPYK instruction. In either case, a product can be obtained every two cycles.

Two multiply/accumulate instructions (MAC and MACD) fully utilize the computational bandwidth of the multiplier, allowing both operands to be processed simultaneously. The data for these operations may reside anywhere in internal or external memory, or can be transferred to the multiplier each cycle via the program and data buses. This provides for single-cycle multiply/accumulates when used with repeat (RPT/RPTK) instructions. Note that the DMOV portion of the MACD instruction will not function with external data memory addresses. On the TMS32020, the multiplier and multiplicand must reside in separate on-chip RAM blocks. On the TMS320C25, the MAC and MACD instructions can be used with both operands in either internal or external memory or one each in on-chip RAM. The SQRA (square/add) and SQRS (square/subtract) instructions pass the same value to both inputs of the multiplier for squaring a data memory value.

The MPYU instruction on the TMS320C25 performs an unsigned multiplication, which greatly facilitates extended-precision arithmetic operations. The unsigned contents of the T register are multiplied by the unsigned contents of the addressed data memory location, with the result placed in the P register. This allows operands of greater than 16 bits to be broken down into 16-bit words and processed separately to generate products of greater than 32 bits. After the multiplication of two 16-bit numbers, the 32-bit product is loaded into the 32-bit Product Register (PR) on the TMS320C2x. The product from the PR may be transferred to the ALU.

Four product shift modes (PM) are available at the Product Register (PR) output, which are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products. The PM field of status register ST1 specifies the PM shift mode, as shown in Table 3-3.

IF PM IS:	RESULT
00	No shift
01	Left shift of 1 bit
10	Left shift of 4 bits
11	Right shift of 6 bits

Table 3-3. PM Shift Modes

Left shifts specified by the PM value are useful for implementing fractional arithmetic or justifying fractional products. For example, the product of either two normalized, 16-bit, two's-complement numbers or two Q15 numbers contains two sign bits, one of which is redundant. Q15 format, one of the various types of Q format, is a number representation commonly used when performing operations on non-integer numbers (see Section 5.6.6 for an explanation and examples of Q15 representation). The single-bit left-shift eliminates this extra sign bit from the product when it is transferred to the accumulator. This results in the accumulator contents being formatted in the same manner as the multiplicands. Similarly, the product of either a normalized, 16-bit, two's-complement or Q15 number and a 13-bit, two's-complement constant contains five sign bits, four of which are redundant. This is the case, for example, when using the MPYK instruction. Here the four-bit shift properly aligns the result as it is transferred to the accumulator.

Use of the right-shift PM value allows the execution of up to 128 consecutive multiply/accumulate operations without the threat of an arithmetic overflow, thereby avoiding the overhead of overflow management. The shifter can be disabled to cause no shift in the product when working with integer or 32-bit precision operations. This allows compatibility with TMS320C1x code to be maintained. Note that the PM right shift is always sign-extended regardless of the state of SXM.

The four least significant bits of the T register (TR) also define a variable shift through the scaling shifter for the LACT/ADDT/SUBT (load/add-to/subtract-from accumulator with shift specified by the TR) instructions. These instructions are useful in floating-point arithmetic where a number needs to be denormalized, i.e., floating-point to fixed-point conversion. The BITT (bit test) instruction allows testing of a single bit of a word in data memory based on the value contained in the four LSBs of the TR.

## 3.6 System Control

System control on the TMS320C2x is provided by the program counter, hardware stack, PC-related hardware, the external reset signal, interrupts (see Section 3.8), the status registers, the on-chip timer, and the repeat counter. The following sections describe the function of each of these components in system control and pipeline operation.

#### 3.6.1 Program Counter and Stack

The TMS320C2x contains a 16-bit Program Counter (PC) and a hardware stack of four (TMS32020) or eight (TMS320C25) locations for PC storage (see Figure 3-10). The program counter addresses internal and external program memory in fetching instructions. The stack is used during interrupts and subroutines.



<sup>†</sup>Both TMS320C25 and TMS320E25. <sup>‡</sup>Four-level stack provided on the TMS32020.

#### Figure 3-10. Program Counter, Stack, and Related Hardware

The program counter addresses program memory, either on-chip or off-chip, via the Program Address Bus (PAB). Through the PAB, an instruction is fetched from program memory and loaded into the Instruction Register (IR). When the IR is loaded, the PC is ready to start the next instruction fetch cycle. The PC may address on-chip RAM block B0 when B0 is configured as program memory, or the on-chip ROM provided on the TMS320C25. The PC also addresses off-chip program memory through the external address bus A15-A0 and the external data bus D15-D0.

Data memory is addressed by the program counter during a BLKD instruction, which moves data blocks from one section of data memory to another. The contents of the accumulator may be loaded into the PC in order to implement

"computed GOTO" operations. This can be accomplished using the BACC (branch to address in accumulator) or CALA (call subroutine indirect) instructions.

To start a new fetch cycle, the PC is loaded either with PC+1 or with a branch address (for instructions such as branches, calls, or interrupts). In the case of conditional branches where the branch is not taken, the PC is incremented once more beyond the location of the branch address.

The TMS320C2x also has a feature, which allows the execution of the next single instruction N+1 times. N is defined by loading an 8-bit counter RPTC (repeat counter). If this repeat feature is used, the instruction is executed, and the RPTC is decremented until the RPTC goes to zero. This feature is useful with many instructions, such as NORM (normalize contents of accumulator), MACD (multiply and accumulate with data move), and SUBC (conditional subtract). When used with some multicycle instructions, such as MACD, the repeat features can result in these instructions effectively executing in a single cycle.

The stack is 16 bits wide and four (TMS32020) or eight (TMS320C25) levels deep. The PC stack is accessible through the use of the PUSH and POP instructions. Whenever the contents of the PC are pushed onto the top of the stack, the previous contents of each level are pushed down, and the bottom (fourth/eighth) location of the stack is lost. Therefore, data will be lost if more than four/eight successive pushes occur before a pop. The reverse happens on pop operations. Any pop after three/seven sequential pops yields the value at the bottom stack level. All of the stack levels then contain the same value. Two additional instructions, PSHD and POPD, push a data memory value onto the stack or pop a value from the stack to data memory. These instructions allow a stack to be built in data memory for the nesting of subroutines/interrupts beyond four/eight levels.

Note that on the TMS32020, the TBLR/TBLW, MAC/MACD, and BLKD/BLKP instructions use one level of the stack. The TMS320C25 contains a separate stack, MCS, for use with these instructions; no level of the PC stack is used.

## 3.6.2 Pipeline Operation

Instruction pipelining consists of the sequence of external bus operations that occurs during instruction execution. The prefetch-decode-execute pipeline is essentially invisible to the user, except in some cases where the pipeline must be broken (such as for branch instructions). In the operation of the pipeline, the prefetch, decode, and execute operations are independent, which allows instruction executions to overlap. Thus, during any given cycle, two or three different instructions can be active, each at a different stage of completion, resulting in the respective two-level pipeline on the TMS32020 or the three-level pipeline on the TMS320C25.

The difference in pipeline levels does not necessarily affect instruction execution speed, but merely changes the fetch/decode sequence. Most instructions execute in the same number of cycles regardless of whether they are executed from internal RAM, ROM, or external program memory. The effects of pipelining are included in the instruction cycle timings for the TMS32020 and TMS320C25 listed in Appendix D. Additional PC-related hardware (see Figure 3-10) is provided on the TMS320C25 to allow three-level pipelining for higher performance. Included in the related hardware are the Prefetch Counter (PFC), the 16-bit MicroCall Stack (MCS) register, the Instruction Register (IR), and the Queue Instruction Register (QIR).

In the three-level pipeline on the TMS320C25, the PFC contains the address of the next instruction to be prefetched. Once an instruction is prefetched, the instruction is loaded into the IR, unless the IR still contains an instruction currently executing, in which case the prefetched instruction is stored in the QIR. The PFC is then incremented, and after the current instruction has completed execution, the instruction in the QIR is loaded into the IR to be executed.

The PC contains the address of the next instruction to be executed, and is not used directly in instruction fetch operations, but merely serves as a reference pointer to the current position within the program. The PC is incremented as each instruction is executed. When interrupts or subroutine call instructions occur, the contents of the PC are pushed onto the stack to preserve return linkage to the previous program context.

The prefetch, decode, and execute operations of the pipeline are independent, thus allowing instruction executions to overlap. During any given cycle, three different instructions can be active, each at a different stage of completion. Figure 3-11 shows the operation of the three-level pipeline for single-word, single-cycle instructions executing from either internal program ROM or external memory with no wait states.



Figure 3-11. Three-Level Pipeline Operation (TMS320C25)

Pipelining is reduced to two levels when execution is from internal program RAM due to the fact that an instruction in internal RAM can be fetched and decoded in the same cycle. Thus, separate prefetch and decode operations are not required, as shown in Figure 3-12.



Figure 3-12. Two-Level Pipeline Operation

The following paragraphs describe, in detail, the operation of the TMS320C25 pipeline. This description, in conjunction with Appendix D, gives sufficient information for predicting the operation of the TMS320C25 for hardware interface optimization, accurate program cycle counting, and simulation modelling. Often it is not necessary to understand the intricate detail of the pipeline to design with the TMS320C25. Therefore, if the user is not specifically interested in these details, it is suggested that this description be skipped.

The TMS320C25 executes most of its instructions in a single cycle, because all the instructions are straight decodes and highly pipelined as opposed to microcode. The basic pipeline operation is 3.25 cycles deep where the device sequence on any given cycle is fetching the third instruction, decoding the second instruction, and executing the first. Figure 3-13 shows the internal operation of the TMS320C25 pipeline in reference to quarter phases 1 through 4 (Q1-Q4).



## Figure 3-13. TMS320C25 Standard Pipeline Operation

The TMS320C25 machine cycle, externally referenced by the falling edges of the CLKOUT1 signal, consists of four internal cycles (or CLKIN cycles). This allows internal operations of the pipeline to execute as fast as 1/4 the machine cycle. The sequence of a general instruction execution in the pipeline is shown in Table 3-4.

CYCLE	Q PHASE	OPERATION
1	1 2 3 4	New PC is output on address bus External read of instruction External read of instruction External read of instruction
2	1 2 3 4	Instruction decode Instruction decode/ARAU execution On-chip RAM access/ARAU execution
3	1 2 3 4	On-chip RAM access/load new AR value/update ARP ALU execution ALU execution Load accumulator
4	1	Load status register

Table	3-4.	Instruction	Pipeline	Sequence
-------	------	-------------	----------	----------

When using an add instruction (e.g., ADD \*+,12,AR4), the device fetches the instruction in cycle 1. During Q2 and Q3 of cycle 2, the instruction is decoded. This includes the ALU command decode as well as generation of the data operand fetch address. In this case, the address comes from an auxiliary register. During Q4 of cycle 2 and Q1 of cycle 3, the operand is fetched from the RAM location. The increment of the auxiliary register is performed during Q3 and Q4 of cycle 2, and the value is loaded into the auxiliary register in Q1 of cycle 3. The ARP is also updated in Q1 of cycle 3. During Q2 and Q3 of cycle 3, the data is passed through the barrel shifter to execute the 12-bit left-shift, and the data is added by the ALU to the contents in the accumulator. In Q4 of the third cycle, the ALU result is loaded into the accumulator. The status of the ALU operation is loaded into the status register in Q1 of the fourth cycle. The bits being loaded into the status register at this time consist of the current ALU status and the ARP associated with the next instruction.

In the case of a store instruction (e.g., SACL \*0-,3,AR2), the device operates the first two cycles in the same manner as the ADD instruction. In Q1 and Q2 of the third cycle, the data in the accumulator is passed through a barrel shifter, left-shifted 3 bits, and zero-filled. The lower 16 bits of the shifted value are written to the address specified by the current auxiliary register. During Q3 and Q4 of the third cycle, the index register (AR0) is added to the contents of the current auxiliary register and loaded back into the current auxiliary register pointer is changed to AR2. There is no execution phase of this instruction. Figure 3-14 shows the ADD and SACL instructions operating back-to-back in a program sequence. It is assumed that both instructions reside in external, zero wait-state memory and that the data resides in on-chip RAM.



Figure 3-14. Pipeline Operation of ADD Followed by SACL

When the device is reading instructions out of on-chip ROM, the basic internal operation of the pipeline is the same. The only difference is that the control lines (i.e., STRB, PS, and R/W) are inactive. If the device is fetching the instructions from on-chip RAM, the pipeline is shortened to 2.5 cycles since the device can fetch the instruction in half a cycle as opposed to the full cycle required in an external or on-chip ROM fetch. The instruction is fetched during Q4 and Q1, then decoded in Q2 and Q3. The rest of the pipeline tracks as described above.

Some operations add additional machine cycles to the instruction execution without damaging the integrity of the program or hardware. External wait states, multiplexed data bus conflicts, two-word instructions, and program counter discontinuities are included in these operations, as described in the following paragraphs.

Wait States. The TMS320C25 is designed to be interfaced to slower external devices through the use of hardware-generated wait states. This applies to the program, data, and I/O memory spaces of the Harvard architecture. Wait states are a direct delay on the instruction pipeline. Each wait state inserted during the instruction fetch contributes an additional machine cycle in the pipeline execution of the instruction. In addition, any wait state incurred when accessing external data or I/O space also contributes an additional machine cycle to the pipeline execution of the instruction. This factor applies to all instructions. Figure 3-15 describes how the pipeline reacts to wait states in external program memory. Note that the wait state added in cycle 2 results in a no-execution operation in cycle 4.



Figure 3-15. Pipeline Operation with Wait States

**Multiplexed External Data Bus.** The external data bus is multiplexed to support all three memory spaces of the TMS320C25. Therefore, external fetches to multiple spaces in the same instruction add additional machine cycles to the pipeline execution of the instruction. This is due to the fact that the external fetch takes a full cycle whereas the internal equivalent takes two quarter phases and can be included in the execution stage of the three-deep pipeline. Accessing the data memory space is controlled by setting of the data page pointer or the value contained in the auxiliary register used in any instruction. Also affecting the pipeline in this manner is the access of the I/O bus or the tables in program memory (i.e., IN, OUT, TBLR, and TBLW). Figure 3-16 shows how the pipeline processes an instruction with external program and data access.



Figure 3-16. Pipeline with External Data Bus Conflict

**Two-Word Instructions.** All two-word instructions take an additional cycle to fetch the 16-bit immediate operand following the instruction mnemonic. The first set of instructions for which this applies is the long immediate instructions. The instruction mnemonic is followed by a 16-bit immediate operand to be executed upon in the ALU. The second set applies to those instructions that use the PFC register as a second data addressing unit on some optimized instructions, e.g., the multiply/accumulate and block move instructions (MAC, MACD, BLKP, and BLKD). In the second set, the extra cycle only appears once in a repeat loop. The third set involves conditional branches not taken.

**Program Counter Discontinuities.** Since the TMS320C25 is pipelined, a change (other than an increment) in the program counter requires that the pipeline be flushed. This applies to all branches, subroutine calls, software trap, interrupt traps, and return. The pipeline, being three deep, has the next instruction already loaded when the branch occurs. At this point, this instruction will not affect any data or registers, so it is cleared from the pipeline. Therefore, two dead execution cycles are inserted while waiting for the pipeline to reload. The device only takes one additional cycle if the destination of the branch is in on-chip RAM block 0. The pipeline is only two-deep in this case and only takes one cycle to reload. Figure 3-17 shows a branch from normal execution to an address in on-chip RAM to a location in off-chip memory.



Figure 3-17. Pipeline Operation of Branch to On-Chip RAM

## Architecture - System Control



Figure 3-18. Pipeline Operation of RET from On-Chip RAM

Interrupts are hardware-generated discontinuities to the sequential accessing of the program counter. The interrupt is executed based upon instruction execution complete, rather than memory operation complete. The instruction that is currently executing at the time of an interrupt executes completely. The interrupt traps following the completion of that instruction before the start of the execution of the next instruction. In this case, the repeated instruction is considered one execution; therefore, the repeat loop finishes before the interrupt trap is taken. This gives priority to the algorithm over the interrupt service. The interrupt operation in reference to the pipeline execution is illustrated in the data sheet timing diagrams (see Appendix A). Note that when interrupt vectors reside in external memory running with one wait state, there are two interrupt acknowledge (IACK) pulses. If this is a problem, the IACK line should be gated with READY.

#### Hardware Aspects of the Pipeline

Viewing these effects on the pipeline at the hardware level requires additional explanation due to the lack of visibility of on-chip operations or optimization of the pipeline execution. The following paragraphs describe the effects of HOLD/HOLDA, RS, interrupts, accumulator store, on-chip program access, external data access, and repeats as they are visible from the pins of the device. In the cases of RS, interrupts, and HOLD/HOLDA, the effects on the pipeline are shown in the data sheet timing diagrams (see Appendix A).

**Reset.** The reset interrupt is a totally non-maskable interrupt. When executed, it stops operation of the pipeline and flushes the unexecuted parts. The reset pulse must be at least three CLKOUT cycles wide. After the second CLKOUT cycle has completed (before the third rising edge of CLKOUT1), the device has brought all outputs into a high-impedance state. After the rising edge of  $\overline{\text{RS}}$ , the device begins to fetch the reset vector. Since the pipeline is empty, it does not execute the reset vector branch until two cycles later. If the HOLD line is brought low during the active reset, the device does not start the fetch of the reset vector until after the active  $\overline{\text{HOLD}}$  is removed, and the device loading of the code, the  $\overline{\text{HOLDA}}$  line will go active low in three cycles, regardless of whether or not the  $\overline{\text{RS}}$  line has gone high. This is useful in that the HOLDA line can be used to enable the release of the  $\overline{\text{RS}}$  line and guarantee the required three-cycle reset.

**Interrupts.** The effects of an interrupt become apparent on the hardware when a interrupt acknowledge ( $\overline{IACK}$ ) signal is valid on the rising edge of CLKOUT2. This signifies the fetch of the first word of the interrupt vector. If wait states are generated in the memory segment where the interrupt vector resides, an additional  $\overline{IACK}$  pulse occurs for each wait state added. If this causes a problem with the external interface,  $\overline{IACK}$  can be gated with READY to only accept the last interrupt acknowledge pulse. Note that the BIOZ instruction tests the level of the BIO pin during the instruction fetch phase of the pipeline.

Hold/Hold Acknowledge. The hold operation, like that of interrupt, takes second priority to algorithm execution; therefore, the hold will not be acknowledged until after the currently running instruction is completed (a minimum of three cycles). This includes repeated instructions. The next instruction, after the final instruction executed before HOLDA, is latched into the pipeline and executed two cycles after the HOLDA line goes inactive high. The second instruction after the last instruction executed is fetched two cycles again after the HOLDA line goes inactive high. If the HM bit of status register ST1 is set high, the TMS320C25 stops execution and sits idle until the hold is removed. This lowers power consumption by removing the drive of the memory address and control lines and also stopping major parts of the internal CPU circuits from switching and drawing power. This can be used as a hardware powerdown mode. If the HM bit is low, the TMS320C25 continues executing any instruction that can be executed with on-chip resources only. This means both program and data reside in on-chip memory. The device will continue to operate normally unless an off-chip access is required by an instruction, at which time the processor adds wait states until the hold state is removed. When running from on-chip resources with HM = 0, the processor acknowledges HOLD with HOLDA during a multicycle instruction.

**On-Chip Program Access.** When executing from on-chip resources, the pipeline is visible only in the  $\overline{\text{MSC}}$  line, which signals microstate complete when active low on the rising edge of CLKOUT2. Note that executing from on-chip program memory does not allow instruction accessing of external data memory to run in a single cycle. The normal operation of the instruction takes only two quarter phases of the execution cycle to fetch the on-chip data memory, whereas off-chip access requires all four quarter phases. The pipeline is, however, optimized to handle a repeated instruction that accesses external data memory with only one extra cycle for the first external fetch.

**External Program/Data Access.** Visibility of the pipeline when using external program and data memory requires a monitoring of the MSC, STRB, PS, and  $\overline{\text{DS}}$  lines. The  $\overline{\text{MSC}}$  line indicates at the rising edge of CLKOUT2 whether or not the cycle is the beginning of a new instruction fetch; i.e.,  $\overline{\text{MSC}}$  active low indicates the completion of an instruction and the acquisition of another instruction. The  $\overline{\text{PS}}$  (program select) line indicates that the data bus is currently being used to fetch an instruction. A step in the pipeline is not indicated since the  $\overline{\text{PS}}$  line remains while the pipeline is fetching instructions externally. To track the fetches, the  $\overline{\text{STRB}}$  line, which frames external accesses, must be monitored.

The PS line being active low does not necessarily mean that the device is fetching an instruction. In the cases of table read/write (TBLR/TBLW), multiply/accumulate (MAC/MACD), and block transfer (BLKP) instructions, the device uses the PS line active low to access tables.

To monitor external data memory fetches, the user should watch the data select ( $\overline{\text{DS}}$ ) line in conjunction with the  $\overline{\text{STRB}}$  line. An active low on the  $\overline{\text{DS}}$  line indicates the data bus is currently being used to access data memory space. This line remains low for two memory fetches in the case of an accumulator store followed by an ALU instruction, both operating with off-chip memory. However, two  $\overline{\text{STRB}}$  pulses will identify the individual access. Likewise, the line remains low for many cycles in the case of a repeated instruction. I/O space access operates similarily to data space operation with the OUT and IN instructions replacing the save and ALU instruction.

A clear understanding of this information in conjunction with the data in Appendix D of this *TMS320C2x User's Guide* should be sufficient to correctly predict the operation of the TMS320C25 pipeline.

## 3.6.3 Reset

Reset (RS) is a non-maskable external interrupt that can be used at any time to put the TMS320C2x into a known state. Reset is typically applied after powerup when the machine is in a random state.

Driving the  $\overline{\text{RS}}$  signal low causes the TMS320C2x to terminate execution and forces the program counter to zero.  $\overline{\text{RS}}$  affects various registers and status bits. At powerup, the state of the processor is undefined. For correct system operation after powerup, a reset signal must be asserted low for at least three clock cycles to guarantee a reset of the device (see Section 5.1 for other important reset considerations). Processor execution begins at location 0, which normally contains a B (branch) statement to direct program execution to the system initialization routine (also see Section 5.1 for an initialization routine example). Section 6.1 provides system control circuitry design examples.

Upon receiving an RS signal, the following actions take place:

- A logic 0 is loaded into the CNF (configuration control) bit in status register ST1, causing all RAM to be configured as data memory.
- The Program Counter (PC) is set to 0, and the address bus A15-A0 is driven with all zeroes while RS is low.
- 3) The data bus D15-D0 is placed in the high-impedance state.
- 4) All memory and I/O space control signals ( $\overline{PS}$ ,  $\overline{DS}$ ,  $\overline{IS}$ , R/W,  $\overline{STRB}$ , and  $\overline{BR}$ ) are de-asserted by setting them to high levels while  $\overline{RS}$  is low.
- All interrupts are disabled by setting the INTM (interrupt mode) bit to 1. (Note that RS is non-maskable.) The interrupt flag register (IFR) is reset to all zeroes.
- 6) Status bits:

For all TMS320C2x devices,  $0 \rightarrow OV$ ,  $1 \rightarrow XF$ ,  $0 \rightarrow FO$ , and  $0 \rightarrow TXM$ . Except for the TMS32020,  $1 \rightarrow SXM$ ,  $0 \rightarrow PM$ ,  $1 \rightarrow HM$ ,  $1 \rightarrow C$ , and  $1 \rightarrow FSM$ . (The remaining status bits on the TMS320C2x are unchanged.)

- 7) The global memory allocation register (GREG) is cleared to make all memory local.
- 8) The RPTC (repeat counter) is cleared.
- 9) The DX (data transmit) pin is placed in the high-impedance state. Any transmit/receive operations on the serial port are terminated, and the TXM (transmit mode) bit is reset to a low level. This configures the FSX framing pulse to be an input. A transmit/receive operation may be started by framing pulses only after the removal of RS.
- 10) The TIM register is set to the maximum value (0FFFFh) on reset for both the TMS32020 and TMS320C25. The PRD register on the TMS320C25 is also initialized by reset to 0FFFFh. The TMS32020 requires a software initialization of the PRD register (see Example 5-1). The TIM register begins decrementing only after RS is de-asserted.
- 11) The IACK (interrupt acknowledge) signal is generated in the same manner as a maskable interrupt.

- 12) The state of the RAM is undefined following RS.
- 13) The ARB, ARP, DP, IMR, OVM, and TC bits are not initialized by reset. Therefore, it is critical that these bits be initialized in software by the user following reset.

Execution starts from location 0 of program memory when the  $\overline{\text{RS}}$  signal is taken high. Note that if  $\overline{\text{RS}}$  is asserted while in the hold mode, normal reset operation occurs internally, but all buses and control lines remain in the high-impedance state. Upon release of  $\overline{\text{HOLD}}$  and  $\overline{\text{RS}}$ , execution starts from location zero. The TMS320C2x can be held in the reset state indefinitely.

#### 3.6.4 Status Registers

Two status registers, ST0 and ST1, contain the status of various conditions and modes. The status registers can be stored into data memory and loaded from data memory, thus allowing the status of the machine to be saved and restored for interrupts and subroutines. All status bits are written to and read from using LST/LST1 and SST/SST1 instructions, respectively (with the exception of INTM, which cannot be loaded via an LST instruction).

Figure 3-19 shows the organization of both status registers, indicating all status bits contained in each. Note that the DP, ARP, and ARB registers are shown as separate registers in the processor block diagram of Figure 3-2. Because these registers do not have separate instructions for storing them into RAM, they are included in the status registers. As shown in Figure 3-19, several bits in the status registers are reserved and read as logic one's by the LST and LST1 instructions.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST0		ARP		٥v	OVM	1	INTM					DP				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST1		ARB		CNF	тс	SXM	C†	1	1	HM†	FSM <sup>†</sup>	XF	FO	тхм	P	м
	ton	tho T	MO	22020	bite 5	6	d 0 of 6	T1 -		aio on	o'o					

<sup>†</sup>On the TMS32020, bits 5, 6, and 9 of ST1 are logic one's.

#### Figure 3-19. Status Register Organization

Some additional instructions or functions may affect the status bits, as indicated in Table 3-5.

Table	3-5.	Status	Register	Field	Definitions
-------	------	--------	----------	-------	-------------

FIELD	FUNCTION
ARB	Auxiliary Register Pointer Buffer. Whenever the ARP is loaded, the old ARP value is copied to the ARB except during an LST instruction. When the ARB is loaded via an LST1 instruction, the same value is also copied to the ARP.
ARP	Auxiliary Register Pointer. This three-bit field selects the AR to be used in indirect addressing. When ARP is loaded, the old ARP value is copied to the ARB register. ARP may be modified by memory-reference instructions when using indirect addressing, and by the LARP, MAR, and LST instructions. ARP is also loaded with the same value as ARB when an LST1 instruction is executed.
Ct	Carry bit. This bit is set to 1 if the result of an addition generates a carry, or reset to 0 if the result of a subtraction generates a borrow. Otherwise, it is reset after an addition or set after a subtraction, except if the instruction is ADDH or SUBH. ADDH can only set and SUBH only reset the carry bit, but cannot affect it otherwise. These instructions will also affect this bit: SC, RC, LST1, shift, and rotate. Two branch instructions, BC and BNC, have been provided to branch on the status of C. C is set to 1 on a reset.
CNF	On-Chip RAM Configuration Control bit. If set to 0, block B0 is config- ured as data memory; otherwise, block B0 is configured as program memory. The CNF may be modified by the CNFD, CNFP, and LST1 in- structions. RS resets the CNF to 0.
DP	Data Memory Page Pointer. The 9-bit DP register is concatenated with the 7 LSBs of an instruction word to form a direct memory address of 16 bits. DP may be modified by the LST, LDP, and LDPK instructions.
FO	Format bit. When set to 0, the serial port registers are configured as 16-bit registers. When set to 1, the port registers are configured to receive and transmit eight-bit bytes. FO may be modified by the FORT and LST1 instructions. FO is reset to 0.
FSM†	Frame Synchronization Mode bit. This bit indicates whether the serial port operates with or without frame sync pulses. When FSM = 1, the serial port operation is initiated following a frame sync pulse on the FSX/FSR inputs. When FSM = 0, the FSX/FSR inputs are ignored and the serial port operates continuously with no frame sync pulses required. The bit is set to 1 by a reset.
HM†	Hold Mode bit. When $HM = 1$ , the processor halts internal execution when acknowledging an active HOLD. When $HM = 0$ , the processor may continue execution out of internal program memory but puts its external interface in a high-impedance state. This bit is set to 1 by a reset.
INTM	Interrupt Mode bit. When set to 0, all unmasked interrupts are enabled. When set to 1, all maskable interrupts are disabled. INTM is set and reset by the DINT and EINT instructions. RS and IACK also set INTM. INTM has no effect on the unmaskable RS interrupt. Note that INTM is unaf- fected by the LST instruction.
OV	Overflow Flag bit. As a latched overflow signal, OV is set to 1 when ov- erflow occurs in the ALU. Once an overflow occurs, the OV remains set until a reset, BV, BNV, or LST instruction clears the OV.

<sup>†</sup>Both TMS320C25 and TMS320E25.
FIELD	FUNCTION
OVM	Overflow Mode bit. When set to 0, overflowed results overflow normally in the accumulator. When set to 1, the accumulator is set to either its most positive or negative value upon encountering an overflow. The SOVM and ROVM instructions set and reset this bit, respectively. LST may also be used to modify the OVM.
РМ	Product Shift Mode. If these two bits are 00, the multiplier's 32-bit product is loaded into the ALU with no shift. If $PM = 01$ , the PR output is left-shifted one place and loaded into the ALU, with the LSBs zero-filled. If $PM = 10$ , the PR output is left-shifted by four bits and loaded into the ALU, with the LSBs zero-filled. PM = 11 produces a right shift of six bits, sign-extended. Note that the PR contents remain unchanged. The shift takes place when transferring the contents of the PR to the ALU. PM is loaded by the SPM and LST1 instructions. The PM bits are cleared by RS.
SXM	Sign-Extension Mode bit. SXM = 1 produces sign extension on data as it is passed into the accumulator through the scaling shifter. SXM = 0 suppresses sign extension. SXM does not affect the definition of certain instructions; e.g., the ADDS instruction suppresses sign extension regardless of SXM. This bit is set and reset by the SSXM and RSXM instructions, and may also be loaded by LST1. SXM is set to 1 by RS.
тс	Test/Control Flag bit. The TC bit is affected by the BIT, BITT, CMPR, LST1, and NORM instructions. The TC bit is set to a 1 if a bit tested by BIT or BITT is a 1, if a compare condition tested by CMPR exists between AR0 and another AR pointed to by ARP, or if the exclusive-OR function of the two MSBs of the accumulator is true when tested by a NORM in- struction. Two branch instructions, BBZ and BBNZ, provide branching on the status of the TC.
ТХМ	Transmit Mode bit. TXM = 1 configures the serial port's FSX pin to be an output. In this mode, a pulse is produced on FSX when DXR is loaded. Transmission then starts on the DX pin. TXM = 0 configures the FSX pin to be an input. TXM is set and reset by the STXM and RTXM instructions and may also be loaded by LST1. $\overrightarrow{RS}$ resets TXM to 0.
XF	XF pin status bit. This status bit indicates the state of the XF pin, a gen- eral-purpose output pin. XF is set and reset by the SXF and RXF in- structions or may be loaded by LST1. XF is set to 1 by RS.

Table 3-5. Sta	tus Register	Field	Definitions	(Concluded)
----------------	--------------	-------	-------------	-------------

#### 3.6.5 Timer Operation

The TMS320C2x provides a memory-mapped 16-bit timer (TIM) register and a 16-bit period (PRD) register, as shown in Figure 3-20. The on-chip timer is a down counter that is continuously clocked by CLKOUT1 on the TMS320C25. The timer on the TMS32020 is clocked by a signal whose frequency is CLKOUT1/4 or whose period is  $4 \times CLKOUT1$  cycles.

The TIM register is set to the maximum value (0FFFFh) on reset for both the TMS32020 and TMS320C25. The PRD register on the TMS320C25 is also initialized by reset to 0FFFFh. The TMS32020 requires a software initialization of the PRD register (see Example 5-1). The TIM register begins decrementing only after  $\overline{\text{RS}}$  is de-asserted. Following this, the TIM and PRD registers may be reloaded under program control. See Section 3.6.3 for reset information.



<sup>†</sup> The divide ratio where N = 4 on the TMS32020 and N = 1 on the TMS320C25.

Figure 3-20. Timer Block Diagram

The TIM register, data memory location 2, holds the current count of the timer. At every N × CLKOUT1 cycle where N = 4 on the TMS32020 and N = 1 on the TMS320C25, the TIM register is decremented by one. The PRD register, data memory location 3, holds the starting count for the timer. A timer interrupt (TINT) is generated every time the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts can be programmed to occur at regular intervals of (PRD + 1) cycles of CLKOUT1 on the TMS320C25 or ( $4 \times PRD$ ) cycles of CLKOUT1 on the TMS32020. This feature is useful for control operations and for synchronously sampling or writing to peripherals. By programming the PRD register from 1 to 65,535 (0FFFFh), a TINT can be generated every 2 to 65,536 cycles on the TMS320C25. Note that, on the TMS32020, a TINT can be generated every 4 to 262,140 cycles. A PRD register value of zero is not allowed.

The timer and period registers can be read from or written to on any cycle. The count can be monitored by reading the TIM register. A new counter period can be written to the period register without disturbing the current timer count. The timer will then start the new period after the current count is complete. If both the PRD and TIM registers are loaded with a new period, the timer begins decrementing the new period without generating an interrupt. Thus, the programmer has complete control of the current and next periods of the timer.

If the timer is not used, either TINT is to be masked or all maskable interrupts are to be disabled by a DINT instruction. The PRD register can then be used as a general-purpose data memory location. If TINT is used, the PRD and TIM registers are to be programmed before unmasking the TINT.

#### 3.6.6 Repeat Counter

The repeat counter (RPTC) is an 8-bit counter, which when loaded with a number N, causes the next single instruction to be executed N + 1 times. The RPTC can be loaded with a number from 0 to 255 using either the RPT (repeat) or RPTK (repeat immediate) instructions. This results in a maximum of 256 executions of a given instruction. RPTC is cleared by reset.

The repeat feature can be used with instructions such as multiply/accumulates (MAC/MACD), block moves (BLKD/BLKP), I/O transfers (IN/OUT), and table read/writes (TBLR/TBLW). These instructions, which are normally multicycle, are pipelined when using the repeat feature, and effectively become single-cycle instructions. For example, the table read instruction may take three or more cycles to execute, but when repeated, a table location can be read every cycle. Note that not all instructions can be repeated (see Section 4.3 and Appendix D for more information).

#### 3.6.7 Powerdown Modes (TMS320C25)

When operated in either of two powerdown modes, the TMS320C25 enters a dormant state and requires approximately one-half the power normally needed to supply the device (see the data sheet, Appendix A). Depending upon the application, one powerdown mode is invoked by executing an IDLE instruction while the other mode is invoked by driving the HOLD input low while the HM status bit is set to one.

While in a powerdown condition, all of the internal contents of the TMS320C25 are retained. This allows the operation to continue unaltered after the powerdown condition is terminated. If the powerdown mode was entered by driving HOLD low with HM = 1, the data and address busses and the interface control signals (PS, DS, TS, STRB, and R/W) are all maintained in high-impedance states. If the mode was entered by the IDLE instruction, only the data bus goes to a tri-state condition; address bus and interface control signals are maintained in a steady-state condition and can still be driven. In accordance with the execution process, the powerdown mode may be terminated either by removing the HOLD input or by applying an interrupt signal during the IDLE operation. For application and other information, refer to the descriptions of the IDLE instruction in Section 4 and the hold function in Section 3.10.3.

## 3.7 External Memory and I/O Interface

The TMS320C2x supports a wide range of system interfacing requirements. Data, program, and I/O address spaces provide interfacing to memory and I/O, thus maximizing system throughput. The local memory interface consists of:

- A 16-bit parallel data bus (D15-D0),
- A 16-bit address bus (A15-A0),
- Data, program, and I/O space select ( $\overline{DS}$ ,  $\overline{PS}$ , and  $\overline{IS}$ ) signals, and
- Various system control signals.

The  $R/\overline{W}$  (read/write) signal controls the direction of the transfer, and  $\overline{STRB}$  (strobe) provides a timing signal to control the transfer.

The TMS320C2x I/O space consists of 16 input and 16 output ports. These ports provide the full 16-bit parallel I/O interface via the data bus on the device. A single input or output operation, using the IN or OUT instructions, typically takes two cycles; however, when used with the repeat counter, the operation becomes single-cycle.

I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same manner as memory-mapped devices. When addressing internal memory, the data bus must be in the high-impedance state and the control signals go to an inactive state (logic high). Refer to Section 5 for the effect instructions have on I/O.

Interfacing to memory and I/O devices of varying speeds is accomplished by using the READY line. When communicating with slower devices, the TMS320C2x processor waits until the other device completes its function, signals the processor via the READY line, and continues execution (see Section 6).

## 3.7.1 Memory Combinations

The exact sequence of operations performed as instructions execute depends on the areas in memory where the instructions and operands are located. There are eight possible combinations of program and data memory since information can be located in either internal RAM, external memory, or internal ROM/EPROM (available on TMS320C25 /TMS320E25). The eight possible combinations are:

- Program Internal RAM/Data Internal (PI/DI)
- Program Internal RAM/Data External (PI/DE)
- Program External/Data Internal (PE/DI)
- Program External/Data External (PE/DE)
- Program Internal ROM/Data Internal (PR/DI) on the TMS320C25
- Program Internal EPROM/Data Internal (PR/DI) on the TMS320E25
- Program Internal ROM/Data External (PR/DE) on the TMS320C25
- Program Internal EPROM/Data External (PR/DE) on the TMS320E25

Appendix D provides cycle timings for instructions both when repeated and when not repeated. The following is a summary of program execution, organized according to memory configuration.

PI/DI or PR/DI When both program and data memory are onchip, the processor runs at full speed with no wait states. Note that IN and OUT instructions have different cycle timings when program memory is internal; IN requires two cycles to execute whereas OUT requires only one cycle.

PE/DI

This memory mode can run at full speed if external program memory is sufficiently fast since internal data operations can occur coincident with external program memory accesses. If external program memory is not fast enough, wait states may be generated using the READY input.

PI/DE, PE/DE, or PR/DE Additional cycles are required to execute instructions that reference an external data memory space. At least two cycles are required to execute 'read from external data memory' instructions such as ADD, LAR, etc. Further additional cycles may be required due to wait states if external data memory is not fast enough to be accessed within sinale cycle. Note, however, that а the TMS320C25 has the capability of executing 'write to external data memory' instructions in a single cycle when program memory is internal (two cycles are required if program memory is also external). Additional cycles are also required in this case if external data memory is not sufficiently fast.

In all memory configurations where the same bus is used to communicate with external data, program, or I/O space, the number of cycles required to execute a particular instruction may further vary depending on whether the next instruction fetch is from internal or external program memory. Instruction execution and operation of the pipeline are discussed in Section 3.6.2 and in the succeeding subsections.

#### 3.7.2 Internal Clock Timing Relationships

The crystal or external clock source frequency is divided to produce an internal four-phase clock. The four phases are defined by CLKOUT1 and CLKOUT2, as shown in Figure 3-21. In this document (as well as on the TMS320C25 and TMS320E25), the start of quarter-phase 3 (Q3) is defined as the rising edge of CLKOUT1. Refer to Appendix C for device phase definitions.



Figure 3-21. Four-Phase Clock

## 3.7.3 General-Purpose I/O Pins (BIO and XF)

The TMS320C2x has two general-purpose pins that are software-controlled. The BIO pin is a branch control input pin, and the XF pin is an external flag output pin.

The  $\overline{BIO}$  pin is useful for monitoring peripheral device status. It is especially useful as an alternative to using an interrupt when it is necessary not to disturb time-critical loops. When the  $\overline{BIO}$  input pin is active (low), execution of the BIOZ instruction causes a branch to occur.

In Figure 3-22,  $\overline{BIO}$  is sampled at the end of Q4 (Q2 on the TMS32020). The timing diagram shown is for a sequence of single-cycle, single-word instructions without branches located in external memory. Because of variations in pipelining due to instructions prior to and following the BIOZ instruction, this timing may vary. Therefore, it is recommended that several cycles of setup be provided if  $\overline{BIO}$  is to be recognized on a particular cycle.



Figure 3-22. BIO Timing Diagram

savehe XF (external flag) output pin is set to a high level by the SXF (set external flag) instruction and reset to a low level by the RXF (reset external flag) instruction. XF is set high by  $\overline{RS}$ .

The relationship between the time the SXF/RXF instruction is fetched before the XF pin is set or reset is shown in Figure 3-23. As with  $\overline{BIO}$ , the timing shown for XF is for a sequence of single-cycle, single-word instructions located in external memory. Actual timing may vary with different instruction sequences.

## Architecture - External Memory and I/O Interface



NOTES: 1. N is the program memory location for the current instruction. 2. This example only shows the execution of single-cycle instructions fetched from external program memory.

Figure 3-23. External Flag Timing Diagram

#### 3.8 Interrupts

The TMS320C2x has three external maskable user interrupts ( $\overline{INT2}$ - $\overline{INT0}$ ), available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset ( $\overline{RS}$ ) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority.

#### 3.8.1 Interrupt Operation

This subsection details interrupt organization and management. Vector locations and priorities for all internal and external interrupts are shown in Table 3-6. The TRAP instruction, used for software interrupts, is not prioritized but is included here since it has its own vector location. Each interrupt address has been spaced apart by two locations so that branch instructions can be accommodated in those locations if desired.

INTERRUPT NAME	MEMORY LOCATION	PRIORITY	FUNCTION
RS	0	1 (highest)	External reset signal
<u>INT</u> 0	2	2	External user interrupt #0
INT1	4	3	External user interrupt #1
INT2	6	4	External user interrupt #2
	8-23		Reserved locations
TINT	24	5	Internal timer interrupt
RINT	26	6	Serial port receive interrupt
XINT	28	7 (lowest)	Serial port transmit interrupt
TRAP	30	N/A	TRAP instruction address

Table 3-6. Interrupt Locations and Priorities

When an interrupt occurs, it is stored in the 6-bit Interrupt Flag Register (IFR). This register is set by the external user interrupts  $\overline{INT}(2-0)$  and the internal interrupts RINT, XINT, and TINT. Each interrupt is stored in the IFR until it is recognized, and then automatically cleared by the  $\overline{IACK}$  (interrupt acknowledge) signal or the  $\overline{RS}$  (reset) signal. The  $\overline{RS}$  signal is not stored in the IFR. No instructions are provided for reading from or writing to the IFR.

The TMS320C2x has a memory-mapped Interrupt Mask Register (IMR) for masking external and internal interrupts. The layout of the register is shown in Figure 3-24. A 1 in bit positions 5 through 0 of the IMR enables the corresponding interrupt, provided that INTM = 0. The IMR is accessible with both read and write operations but cannot be read using BLKD. When the IMR is read, the unused bits (15 through 6) are read as one's. The lower six bits are used to write to or read from the IMR. Note that  $\overline{RS}$  is not included in the IMR, and therefore the IMR has no effect on reset.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									XINT	RINT	TINT	INT2	ĪNT1	<b>INT</b> 0	

Figure 3-24. Interrupt Mask Register (IMR)

The INTM (interrupt mode) bit, which is bit 9 of status register STO, enables or disables all maskable interrupts. INTM = 0 enables all the unmasked interrupts, and INTM = 1 disables these interrupts. The INTM is set to 1 by the IACK (interrupt acknowledge) signal, the DINT instruction, or a reset. This bit is reset to 0 by the EINT instruction. Note that the INTM does not actually modify the IMR or IFR.

The TMS320C2x has a built-in mechanism for protecting multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism also applies to instructions that become multicycle due to the READY signal.

In addition, the device does not allow interrupts to be processed when an instruction is being repeated via the RPT or RPTK instructions. The interrupt is stored in the IFR until the repeat counter (RPTC) decrements to zero, and then the interrupt is processed. Even if the interrupt is not used while the TMS320C2x is processing the RPT or RPTK, the interrupt will still be latched by IFR and pending until RPTC decrements to zero.

If both the HOLD line and an interrupt go active during a multicycle instruction or a repeat loop, the HOLD takes control of the processor at the end of the instruction or loop. When HOLD is released, the interrupt is acknowledged.

Interrupts cannot be processed between EINT and the next instruction in a program sequence. For example, if an interrupt occurs during an EINT instruction execution, the device always completes EINT as well as the following instruction before the pending interrupt is processed. This insures that a RET can be executed before the next interrupt is processed, assuming that a RET instruction follows the EINT. The state of the machine, upon receiving an interrupt, may be saved and restored (see Section 5.3.1).

#### 3.8.2 External Interrupt Interface

Interrupts may be asynchronously edge- or level-triggered. In the functional logic organization for  $\overline{INT}(2-0)$ , shown in Figure 3-25, the external interrupt  $\overline{INT}0$  is connected to an edge-triggered flip-flop. The  $\overline{INT}0$  signal is ORed with the interrupt edge flip-flop Q output and synchronized with internal quarter-phases 1 and 2 to produce an interrupt signal (see Appendix B for phase relationships on the TMS32020). In this way, the device can handle both edge-triggered and level-triggered interrupts.

Due to the level sensitivity of the external interrupts and the synchronization of the interrupts (first on Q2, then on Q1 of the following machine cycle), the INT line <u>must</u> be set to an inactive high at least two cycles before the enabling interrupts (EINT). If this criteria is not met, the TMS320C25 will immediately take the interrupt trap following the EINT plus the next instruction.

If the INTM bit and mask register have been properly enabled, the interrupt signal is accepted by the processor. An IACK (interrupt acknowledge) signal is then generated. The IACK clears the appropriate interrupt edge flip-flop and disables the INTM latch. The logic is the same for  $\overline{INT1}$  and  $\overline{INT2}$ .



Figure 3-25. Internal Interrupt Logic Diagram

In a typical interrupt ( $\overline{INT2}$ - $\overline{INT0}$ ) operation, the interrupt is generated by a negative-going edge and the IFR bit is set. Since INTM is disabled when the interrupt is acknowledged, the level may continue to be present on the  $\overline{INT}$  input without generating further interrupts. If the level is removed before an EINT instruction is executed, no further interrupts are generated. If a low level continues to be present after the EINT, another interrupt is generated after the EINT/next instruction sequence. In addition, if the INT pin is pulsed between the previous IACK and EINT, another interrupt is generated after EINT/RET, because the corresponding IFR bit is again set.

Figure 3-26 shows an interrupt, interrupt acknowledge, and various other signals for the special case of single-cycle instructions. An interrupt generated during the current (N) fetch cycle still allows the fetch and execution of that instruction. The N+1 and N+2 instructions are also fetched, then discarded, and the address N+1 is pushed onto the top of the stack. The instruction is fetched again upon a return command from the interrupt routine.

Three dummy execute cycles occur on an interrupt, as shown in the timing diagram for the TMS320C25 (Figure 3-26). The IACK signal is asserted low during CLKOUT1 low when the device initiates a fetch from the interrupt location I. Note that IACK is a valid signal only when CLKOUT1 is low. An external device can determine which interrupt had occurred by latching the address bus value present on A4-A1 with the rising edge of CLKOUT2 when IACK is low.



NOTES: 1. N is the program memory location for the current instruction.

I is the interrupt vector location in program memory for the active interrupt.
For simplicity, this example only shows the execution of single-cycle instructions fetched from external program memory, rather than multicycle instructions.

#### Figure 3-26. Interrupt Timing Diagram (TMS320C25)

## 3.9 Serial Port

A full-duplex on-chip serial port provides direct communication with serial devices such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

Both receive and transmit operations are double-buffered on the TMS320C25, thus allowing a continuous bit stream even if FSX is an output. The use of the frame sync mode (FSM) bit provides continuous operation that once initiated requires no further frame synchronization pulses. No minimum CLKR/CLKX frequency ( $f_{min} = 0$  Hz) is required for serial port operation.

The bits, pins, and registers that control serial port operation are listed in Table 3-7. Availability of a function on a particular device is also indicated.

	SERIAL PORT BITS/PINS/REGISTERS	TMS32020	TMS320C25
FO	Format bit	Yes	Yes
TXM	Transmit mode bit	Yes	Yes
FSM	Frame synchronization mode bit	No	Yes
CLKX	Transmit clock signal	Yes	Yes
CLKR	Receive clock signal	Yes	Yes
DX	Transmitted serial data signal	Yes	Yes
DR	Received serial data signal	Yes	Yes
FSX	Transmit framing synchronization signal	Yes	Yes
FSR	Receive framing synchronization signal	Yes	Yes
DXR	Data transmit register	Yes	Yes
DRR	Data receive register	Yes	Yes
XSR	Transmit shift register	No	Yes
RSR	Receive shift register	No	Yes

Table 3-7. Serial Port Bits, Pins, and Registers

The serial port uses two memory-mapped registers: the data transmit register (DXR) that holds the data to be transmitted by the serial port, and the data receive register (DRR) that holds the received data (see Figure 3-27). Both registers operate in either the 8-bit byte mode or 16-bit word mode, and may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. Any instruction accessing data memory can be used to read from or write to these registers; however, the BLKD (block move from data memory to data memory) instruction cannot be used to read these registers. The DXR and DRR registers are mapped into locations 0 and 1 in the data address space. The XSR and RSR registers are not directly accessible through software.



Figure 3-27. The DRR and DXR Registers

If the serial port is not being used, the DXR and DRR registers can be used as general-purpose registers. In this case, the CLKR or FSR should be connected to a logic low to prevent a possible receive operation from being initiated.

Three bits in status register ST1 are used to control the serial port operation: FO, TXM, and FSM. The FO (format) bit defines whether data to be transmitted and received is an 8-bit byte or a 16-bit word. If FO = 0, the data is formatted in 16-bit words. If FO = 1, the data is formatted in 8-bit bytes. In the 8-bit mode, only the eight least-significant bits are used for transmit/receive operations. The FO bit is loaded by the FORT (format serial port registers) instruction. On reset, FO is set to 0.

The TXM (transmit mode) bit is used to determine if the frame synchronization pulse for the transmit operation is generated externally or internally. If TXM = 1, the FSX pin becomes an output pin, and a framing pulse is produced on the FSX pin every time the DXR register is loaded. This framing pulse is synchronized with the rising edge of CLKX. If TXM = 0, the FSX pin becomes an input pin. The TMS320C2x then waits for an external synchronization pulse before beginning transmission. On a reset, TXM is set to zero, configuring FSX to be an input. The TXM bit can be loaded by the LST1, STXM, or RTXM instructions. If DXR on the TMS32020 is loaded before the previous word is completely sent, the serial port immediately begins transmitting the new word. The bits of the previous word that have not been sent are lost. If TXM = 1 on the TMS32020, a new FSX pulse is generated. If TXM = 0, the serial port immediately begins transmitting the new word without waiting for a new external FSX pulse.

The FSM (frame synchronization mode) status register bit is used to determine whether frame sync pulses are required for each serial port transfer. When FSM = 1, frame sync pulses are required; consequently, they are not required when FSM = 0. FSM is set by the SFSM (set frame synchronization mode) instruction and cleared by the RFSM (reset frame synchronization mode) instruction. When FSM = 1 and frame sync pulses are required, an FSX pulse will cause the XSR to be loaded with data from the DXR, and transmission will begin. If an FSX is presented prior to the last bit of the current transmission, the XSR will be reloaded from the DXR, thus aborting the current transmission and immediately beginning a new one.

The frame sync mode is useful in communicating to 'PCM highways.' For ATT T1 and CCITT G711/712 lines, the processor can communicate directly in these formats by counting the transmitted/received bytes in software and performing SFSM/RFSM instructions as needed to set/reset the FSM bit.

#### 3.9.1 Transmit and Receive Operations

The transmit and receive sections of the serial port are implemented separately to allow independent transmit and receive operations. Externally, the serial port interface is implemented using the six serial port pins. Figure 3-28 shows the registers and pins used in transmit and receive operations. Note that on the TMS32020, the DXR and XSR are combined as one single register; the DRR and RSR are combined as another single register.



Figure 3-28. Serial Port Block Diagram

Data is clocked onto the DX pin from the XSR of the TMS320C25 by a CLKX signal. Data is clocked into the RSR of the TMS320C25 from the DR pin by a CLKR signal. On the TMS32020, the data on the pins is clocked directly out of the DXR or into the DRR. CLKX and CLKR are only required to be present during actual serial port transfers, and may be stopped when no data is being transferred. Data bits can be transferred in either 8-bit bytes or 16-bit words. Data is clocked out to DXR on the rising edges of CLKX, while data is clocked in from DRR on the falling edges of CLKR. The MSB of the data is transferred first.

The XSR and RSR are connected to the DXR and DRR, respectively. For transmit operations, the contents of DXR are transferred to XSR when a new transmission begins. For a receive operation, the contents of RSR are transferred to DRR when all of the bits have been received. Thus, the serial port is double-buffered since data may be transferred to or from the DXR or DRR while another transmit or receive operation is being performed.

Serial port transfers on the TMS320C25 are generally initiated by a frame sync pulse. The exception to this is when the continuous mode of operation is used with FSM = 0, as described in a subsequent paragraph. Frame sync pulses are input on FSX for transmit operations and on FSR for receive operations.

The transmit timing diagram is shown in Figure 3-29. The transmit operation begins when data is written into the data transmit register (DXR). The TMS320C2x begins transmitting data when the frame synchronization pulse (FSX) goes low while CLKX is high or going high. The data, starting with the MSB, is then shifted out via the DX pin with the rising edge of CLKX. When all bits have been transmitted, an internal transmit interrupt (XINT) is generated on the rising edge of CLKX. When the serial port is not transmitting, DX is placed in the high-impedance state.

DX and FSX are unaffected by assertion of the  $\overline{\text{HOLD}}$  input. Upon assertion of  $\overline{\text{HOLD}}$ , any serial port transmission in progress on the DX pin is completed before DX is placed in the high-impedance state. FSX remains configured as either an input or output, remaining low if it is an output.



Figure 3-29. Serial Port Transmit Timing Diagram

The receive operation is similar to the transmit operation. The receive timing diagram is shown in Figure 3-30. Reception is initiated by a frame synchronization pulse on the FSR pin. After FSR goes low, data on the DR pin is clocked into the RSR register on the TMS320C25 (DRR register on the TMS32020) on every negative-going edge of CLKR. The first data bit is considered the MSB, and RSR is filled accordingly. After all the bits have been received, (as specified by FO), an internal receive interrupt (RINT) is generated on the rising edge of CLKR and the contents of RSR are transferred to DRR.

Note that on the TMS32020, the DRR should not be read before an RINT is received; otherwise, the bits that have not been clocked at the time of the read will contain the data from a previous transfer. Similarly, an overrun of the DRR register will be prevented by having the DRR read before the next FSR.



Figure 3-30. Serial Port Receive Timing Diagram

#### 3.9.2 Timing and Framing Control

Upon completion of a serial port transfer, an internal interrupt is generated. The RINT interrupt is generated for a receive operation, and XINT is generated for a transmit operation. RINT and XINT are generated on the rising edge of CLKR and CLKX, respectively, after the last bit is transferred. Note that if DRR is read before a RINT is received, it will contain the data from the previous operation. Similarly, if DXR is loaded more than once after an XINT is generated (in the continuous transmission mode), only the last value written will be loaded into XSR for the next transmit operation.

When the TMS320C2x is reset, TXM is cleared to zero, and DX is placed in a high-impedance state. Any transmit or receive operation that is in progress when the reset occurs is terminated.

The transmit framing synchronization pulse can be generated internally or externally. The maximum speed of the serial port is 5 MHz. The timing of the serial port signals is compatible with the TI/Intel 29C1x series codecs. The timing is also compatible with the AMI S3506 series codecs if the frame synchronization signals are inverted.

Serial port transfers on the TMS320C25 are generally initiated by a frame sync pulse, except when the continuous mode of operation is used with FSM = 0. Frame sync pulses are input on FSX for transmit operations and on FSR for receive operations. If FSM = 1, frame sync pulses are required; if FSM = 0, they are not required. FSM is set by the SFSM (set frame synchronization mode) instruction and cleared by the RFSM (reset frame synchronization mode) instruction.

#### 3.9.3 Burst-Mode Operation

In burst-mode serial port operation, transfers are separated in time by periods of no serial port activity (the serial port does not operate continuously). For burst-mode operation, FSM must be set to one. Timing of the serial port in this mode of operation is shown in Figure 3-31 and Figure 3-32.



Figure 3-31. Burst-Mode Serial Port Transmit Operation



Figure 3-32. Burst-Mode Serial Port Receive Operation

When TXM = 1 (in the transmit operation) and the serial port register DXR is loaded, a framing pulse is generated on the next rising edge of CLKX. XSR is loaded with the current contents of DXR while FSX is high and CLKX is low.

Transmission begins when FSX goes low while CLKX is high or is going high. Figure 3-31 shows the timing for the byte mode (FO = 1). XINT is generated on the rising edge of CLKX after all 8 or 16 bits have been transmitted and DX is placed in the high-impedance state. If DXR is reloaded before the next rising edge of CLKX after XINT, FSX will again be generated as shown, and XSR will be reloaded.

The receive operation is similar to the transmit operation. The contents of RSR are loaded into DRR while CLKR is low, just after reception of the last bit sent by the transmitting device (see Figure 3-32). RINT is generated on the next rising edge of CLKR, and DRR may be read at any time before the reception of the final bit of the next transmission. When operating in the byte mode, the eight MSBs of the DRR are the contents of the eight LSBs of the DRR prior to reception of the current byte, as shown in Figure 3-33 for the TMS320C25. On the TMS32020, the most-significant byte is unaffected by successive 8-bit receive operations.



Figure 3-33. Byte-Mode DRR Operation (TMS320C25)

#### 3.9.4 Continuous Operation Using Frame Sync Pulses (TMS320C25)

The TMS320C25 provides two modes of operation that allow the use of a continuous stream of serial data. When FSM = 1, frame sync pulses are required. Since DXR is double-buffered, continuous operation is achieved even if TXM = 1. Writing to DXR during a serial port transmission does not abort the transmission in progress, but instead DXR stores that data until XSR can be reloaded. As long as DXR is reloaded before the CLKX rising edge on the final bit being transmitted, the FSX pulse will go high on the rising edge of CLKX during the transmission of the final bit and fall on the next rising edge when transmission of the word just loaded begins. If DXR is not reloaded within this period and FSM = 1, the DX pin will be placed in a high-impedance state for at least one CLKX cycle until DXR is reloaded (as described in the previous section). Figure 3-34 and Figure 3-35 show the timing diagrams for the continuous operation with frame sync pulses.



Figure 3-34. Serial Port Transmit Continuous Operation (FSM = 1)



Figure 3-35. Serial Port Receive Continuous Operation (FSM = 1)

Continuous receive operation with FSM = 1 is identical to that of burst-mode operation with the exception that FSR is pulsed during reception of the final bit.

#### 3.9.5 Continuous Operation Without Frame Sync Pulses (TMS320C25)

The continuous mode of operation on the TMS320C25 allows transmission and reception of a continuous bit stream without requiring frame sync pulses every 8 or 16 bits. This mode is selected by setting FSM = 0.

Figure 3-36 and Figure 3-37 show operation of the serial port for both states of TXM to illustrate differences in operation for each case. FSM is initially set to one, and frame sync pulses are required to initiate serial transfers. Before the completion of the transmission (i.e., before the next serial port interrupt), the FSM but must be reset to zero by means of an RFSM (reset FSM) instruction. RFSM can occur either before or after the write to DXR or read from DRR. From this point on, the FSX and FSR inputs are ignored, with transmission occurring every CLKX cycle and reception occurring every CLKR cycle as long as those clocks are present.

If FSX is configured as an output, it will remain low until FSM is set back to one and DXR is reloaded. If DXR is not reloaded with new data every XINT (every 8 or 16 CLKX cycles depending on FO), the last value loaded will be transmitted on DX continuously. Note that this is different from the case with FSM = 1 where DX is placed into a high-impedance state if DXR is not reloaded before transmission of the last bit of the current word in XSR. For example, if byte C is not loaded into DXR as indicated in Figure 3-36, bits of byte B (B1-B8) will be retransmitted instead of bits of byte C as shown.

For receive operations, DRR is loaded from RSR (and an RINT is generated) every 8 or 16 CLKR cycles (depending on FO), regardless of whether or not DRR has been read. An overrun of DRR is also possible with FSM = 1 if DRR is not read before the next RINT. The only way to stop continuous transmission or reception once started, when FSM = 0, is to either stop CLKX or CLKR or to perform an SFSM (set FSM) instruction.

Continuous transmission without frame sync pulses is very useful in communicating directly to telephone system PCM highways. For ATT T1 and CCITT G711/712 lines, FSX and FSR pulses are generated only every 24 or 32 bytes. By counting the transmitted and received bytes in software after an initial FSX or FSR and performing SFSM and RFSM instructions as required, the TMS320C25 can easily be made to communicate in these formats.



Figure 3-36. Serial Port Transmit Continuous Operation (FSM = 0)



Figure 3-37. Serial Port Receive Continuous Operation (FSM = 0)

# 3.9.6 Initialization of Continuous Operation Without Frame Sync Pulses (TMS320C25)

FSM is normally initialized during an XINT or RINT service routine to enable or disable FSX and FSR, respectively, for the next serial port operation. It is necessary to start this mode with FSM = 1 so that the first data transferred out of the serial port is the data written to the DXR register. Otherwise, the serial port starts transmitting the contents of the shift register before loading it with the value stored in the DXR register. Upon each completion of a data packet transmission, it loads the data contained in the DXR register into the shift register and continues transmitting. After the first frame pulse has been generated by or sent to the TMS320C25, the FSM bit must be reset to 0 using the RFSM instruction. This must be done before the next serial port interrupt to assure continuous transmission. If continuous transmission is stopped via software, this initiation sequence must be repeated to restart the continuous mode operation.

As shown in Figure 3-38 and Figure 3-39, RFSM may occur before a write to DXR, regardless of the state of TXM. If TXM = 1, FSX is generated in a normal manner on the next rising edge of CLKX, but only once. If TXM = 0, the TMS320C25 waits to transmit until FSX is pulsed, but from then on, the FSX input is ignored. Note that just as in the case of continuous-mode operation without sync pulses described in Section 3.9.5, the first data written to DXR (byte A) is output twice unless DXR is reloaded before the second transmission is started. It is important to consider this dummy cycle when using continuous-mode serial operation.

The receive timings are the same as those for the transmit operations with TXM = 0. The TMS320C25 waits to receive data until FSR is pulsed, but thereafter the FSR input is ignored. No dummy cycle is associated with the receive operation due to the post-buffering nature of DRR as opposed to the prebuffering nature of DXR.



Figure 3-38. Continuous Transmit Operation Initialization



Figure 3-39. Continuous Receive Operation Initialization

## 3.10 Multiprocessing and Direct Memory Access (DMA)

The flexibility of the TMS320C2x allows configurations to satisfy a wide range of system requirements. Some of the system configurations using the TMS320C2x are as follows:

- A standalone system (single processor),
- A multiprocessor with devices in parallel,
- A host/slave multiprocessor with shared global data memory space, or
- A peripheral processor interfaced using processor-controlled signals to another device.

These system configurations are made possible by three specialized features of the TMS320C2x: the synchronization function utilizing the SYNC input, the global memory interface, and the hold function implemented with the HOLD and HOLDA pins. The following sections describe these functions in detail.

#### 3.10.1 Synchronization

In a multiprocessor environment, the SYNC input can be used to greatly ease interface between processors. This input is used to cause each TMS320C2x in the system to synchronize their internal clocks, thereby allowing the processors to run in lock-step operation.

Multiple TMS320C2x devices are synchronized by using common  $\overline{SYNC}$  and external clock inputs. A negative transition on  $\overline{SYNC}$  sets each processor to internal quarter-phase one (Q1). This transition must occur synchronously with the rising edge of CLKIN. On the TMS320C25, there is a two CLKIN cycle delay following the cycle in which  $\overline{SYNC}$  goes low, before the synchronized Q1 occurs. On the TMS32020, there is no delay.

The timing diagrams for the <u>SYNC</u> input are shown in Figure 3-40 and Figure 3-41 for the TMS32020 and TMS320C25, respectively. Note that the internal clock timing relationships are different in the TMS32020 and TMS320C25 (see Appendix C and Section 3.7.2).







Figure 3-41. Synchronization Timing Diagram (TMS320C25)

Normally,  $\overline{SYNC}$  is applied while  $\overline{RS}$  is active. If  $\overline{SYNC}$  is asserted after a reset, the following can occur:

- The processor machine cycle is reset to Q1, provided that the timing requirements for SYNC are met. If SYNC is asserted at the beginning of Q1, Q3, or Q4, the current instruction is improperly executed. If SYNC is asserted at the beginning of Q2, the current instruction is executed properly.
- If <u>SYNC</u> does not meet the timing requirements, unpredictable processor operation occurs. A reset should then be executed to place the processor back in a known state.

#### 3.10.2 Global Memory

For multiprocessing applications, the TMS320C2x is capable of allocating global data memory space and communicating with that space via the BR (bus request) and READY control signals.

Global memory is memory shared by more than one processor; therefore, access to it must be arbitrated. When using global memory, the processor's address space is divided into local and global sections. The local section is used by the processor to perform its individual function, and the global section is used to communicate with other processors.

A memory-mapped global memory allocation register (GREG) specifies part of the TMS320C2x's data memory as global external memory. GREG, which is memory-mapped at data memory address location 5, is an eight-bit register connected to the eight LSBs of the internal D bus. The upper eight bits of location 5 are nonexistent and read as one's.

The contents of GREG determine the size of the global memory space. The legal values of GREG and corresponding global memory spaces are shown in Table 3-8. Note that values other than those listed in the table lead to fragmented memory maps.

	LOCAL M	EMORY	GLOBAL MEMORY				
GREG VALUE	RANGE	# WORDS	RANGE	# WORDS			
000000XX	0h - 0FFFFh	65,536		0			
1000000	0h - 07FFFh	32,768	08000h - 0FFFFh	32,768			
11000000	0h - 0BFFFh	49,152	0C000h - 0FFFFh	16,384			
11100000	0h - 0DFFFh	57,344	0E000h - 0FFFFh	8,192			
11110000	0h - 0EFFFh	61,440	0F000h - 0FFFFh	4,096			
11111000	0h - 0F7FFh	63,488	0F800h - 0FFFFh	2,048			
11111100	0h - OFBFFh	64,512	0FC00h - 0FFFFh	1,024			
11111110	0h - 0FDFFh	65,024	OFEOOh - OFFFFh	512			
11111111	0h - 0FEFFh	65,280	0FF00h - 0FFFFh	256			

When a data memory address, either direct or indirect, corresponds to a global data memory address (as defined by GREG),  $\overline{BR}$  is asserted low with  $\overline{DS}$  to indicate that the processor wishes to make a global memory access. External logic then arbitrates for control of the global memory, asserting READY when the TMS320C2x has control. The length of the memory cycle is controlled by the READY line. One wait-state timing is shown in Figure 3-42. Note that all signals not shown have the same timing as in the normal read or write case.



Figure 3-42. Global Memory Access Timing

#### 3.10.3 The Hold Function

The TMS320C2x supports Direct Memory Access (DMA) to its local (offchip) program, data, and I/O spaces. Two signals, HOLD and HOLDA, are provided to allow another device to take control of the processor's buses. Upon receiving a HOLD signal from an external device, the processor acknowledges by bringing HOLDA low. The processor then places its address and data buses as well as all control signals (PS, DS, IS, R/W, and STRB) in the high-impedance state. The serial port output pins, DX and FSX, are not affected by HOLD. Signaling between the external processor and the TMS320C2x can be performed using interrupts.

The timing for the HOLD and HOLDA signals is shown in Figure 3-43. HOLD has the same setup time as READY and is sampled at the beginning of quarter-phase 3 (see Appendix C for phase relationships on the TMS32020). If the setup time is met, it takes three machine cycles before the buses and control signals go to the high-impedance state. Note that unlike the external interrupts ( $\overline{INT2} - \overline{INT0}$ ), HOLD is not a latched input. The external device must keep HOLD low until it receives a HOLDA from the TMS320C2x.

If the TMS320C2x is in the middle of a multicycle instruction, it will finish the instruction before entering the hold state. After the instruction is completed, the buses are placed in the high-impedance state. This also applies to instructions that become multicycle due to insertion of wait states or to the use of RPT/RPTK instructions.

After  $\overline{\text{HOLD}}$  is de-asserted, program execution resumes from the same point at which it was halted.  $\overline{\text{HOLDA}}$  is removed synchronously with  $\overline{\text{HOLD}}$ , as shown in Figure 3-43. If the setup time is met, two machine cycles are required before the buses and control signals become valid.

HOLD is not treated as an interrupt. If the TMS320C2x was executing the IDLE instruction before entering the hold state, it resumes executing IDLE once it leaves the hold state.

The hold function on the TMS320C25 has two distinct operating modes:

- A TMS32020-like mode, in which execution is suspended during assertion of HOLD, and
- A TMS320C25 concurrent DMA mode, in which the TMS320C25 continues to execute its program while operating from internal RAM or ROM, thus greatly increasing throughput in data-intensive applications.

The operating mode is selected by the HM (hold mode) status register bit on the TMS320C25. The HOLD signal is pulled low, as shown in the first part of Figure 3-43. When HM = 1, the TMS320C25 halts program execution and enters the hold state directly. When HM = 0, the processor enters the hold state directly, as shown in Figure 3-43, if program execution is from external memory or if external data memory is being accessed. If program execution is from internal memory, however, and if no external data memory accesses are required, the processor enters the hold state externally. This allows more efficient system operation since a program may continue executing while an external DMA operation is being performed.

Program execution ceases until  $\overline{\text{HOLD}}$  is removed if the processor is in a hold state with HM = 0 and an internally executing program requires an external access, or if the program branches to an external address. Also, if a repeat instruction that requires the use of the external bus is executing with HM = 0 and a hold occurs, the hold state is entered after the current bus cycle. If this situation occurs with HM = 1, the hold state will not be entered until the repeat count is completed. HM is set and reset by the SHM (set hold mode) and RHM (reset hold mode) instructions, respectively.

All interrupts are disabled while  $\overline{\text{HOLD}}$  is active with HM = 1. If an interrupt is received during this period, the interrupt is latched and remains pending. Therefore,  $\overline{\text{HOLD}}$  itself does not affect any interrupt flags or registers. When HM = 0, interrupts function normally.



NOTES: 1. N is the program memory location for the current instruction.2. This example only shows the execution of single-cycle instructions fetched from external program memory.

#### Figure 3-43. TMS320C25 Hold Timing Diagram





## Section 4

## **Assembly Language Instructions**

The TMS320C2x instruction set supports numeric-intensive signal processing operations as well as general-purpose applications, such as multiprocessing and high-speed control. TMS320C1x source code is upward-compatible with TMS320C2x source code. TMS32020 object code is upward-compatible with TMS320C25 object code.

This section describes the assembly language instructions for the TMS320C2x microprocessor. Included in this section are the following major topics:

- Memory Addressing Modes (Section 4.1 on page 4-2) Direct addressing Indirect addressing (using eight auxiliary registers) Immediate addressing
- Instruction Set (Section 4.2 on page 4-10) Symbols and abbreviations used in the instructions Instruction set summary (listed according to function)
- Individual Instruction Descriptions (Section 4.3 on page 4-17) Presented in alphabetical order and providing the following:
  - Assembler syntax
  - Operands
  - Execution
  - Encoding
  - Description
  - Words
  - Cycles
  - Repeatability
  - Example(s)

#### Note:

Throughout this document, "TMS320C25" refers to the TMS320C25, TMS320C25-50, and TMS320E25 unless stated otherwise. Where applicable, "ROM" includes the on-chip EPROM of the TMS320E25.

## 4.1 Memory Addressing Modes

The TMS320C2x instruction set provides three memory addressing modes:

- Direct addressing mode
- Indirect addressing mode
- Immediate addressing mode

Both direct and indirect addressing can be used to access data memory. Direct addressing concatenates seven bits of the instruction word with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s). The following sections describe each addressing mode and give the opcode formats and some examples for each mode.

#### 4.1.1 Direct Addressing Mode

In the direct memory addressing mode, the instruction word contains the lower seven bits of the data memory address (dma). This field is concatenated with the nine bits of the data memory page pointer (DP) register to form the full 16-bit data memory address. Thus, the DP register points to one of 512 possible 128-word data memory pages, and the 7-bit address in the instruction points to the specific location within that data memory page. The DP register is loaded through the LDP (load data memory page pointer), LDPK (load data memory page pointer immediate), or LST (load status register STO) instructions.

#### Note:

The data page pointer is not initialized by reset and is therefore undefined after powerup. The TMS320C2x development tools, however, utilize default values for many parameters, including the data page pointer. Because of this, programs that do not explicitly initialize the data page pointer may execute improperly, depending on whether they are executed on a TMS320C2x device or using a development tool. Thus, it is critical that all programs initialize the data page pointer in software.



Figure 4-1 illustrates how the 16-bit data address is formed.

Figure 4-1. Direct Addressing Block Diagram

Direct addressing can be used with all instructions except CALL, the branch instructions, immediate operand instructions, and instructions with no operands. The direct addressing format is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Opcode								0				dma	1		

Bits 15 through 8 contain the opcode. Bit 7 = 0 defines the addressing mode as direct, and bits 6 through 0 contain the data memory address (dma).

Example of Direct Addressing Format:

ADD 9,5 Add to accumulator the contents of data memory location 9 left-shifted 5 bits.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	1	0	0	0	0	1	0	0	1

The opcode of the ADD 9,5 instruction is 05h and appears in bits 15 through 8. The notation nnh indicates nn is a hexadecimal number. The shift count of 5h appears in bits 11 through 8 of the opcode. The data memory address 09h appears in bits 6 through 0.

#### 4.1.2 Indirect Addressing Mode

The auxiliary registers (AR) provide flexible and powerful indirect addressing. Five auxiliary registers (AR0-AR4) are provided on the TMS32020, and eight auxiliary registers (AR0-AR7) are available on the TMS320C25. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 through 4 or 7, designating AR0 through AR4 or AR7, respectively (see Figure 4-2).



<sup>†</sup>Both TMS320C25 and TMS320E25



The contents of the auxiliary registers may be operated upon by the Auxiliary Register Arithmetic Unit (ARAU), which implements 16-bit unsigned arithmetic. The ARAU performs auxiliary register arithmetic operations in the same cycle as the execution of the instruction. (Note that the increment or decrement of the indicated AR is always executed after the use of that AR in the instruction.)

In indirect addressing, any location in the 64K data memory space can be accessed via the 16-bit addresses contained in the auxiliary registers. These may be loaded by the instructions LAR (load auxiliary register), LARK (load auxiliary register immediate), and LRLK (load auxiliary register long immediate). The auxiliary registers on the TMS320C25 may be modified by ADRK (add to auxiliary register short immediate) or SBRK (subtract from auxiliary register short immediate). The TMS320C2x auxiliary registers may also be modified by the MAR (modify auxiliary register) instruction or, equivalently, by the indirect addressing field of any instruction supporting indirect addressing. AR(ARP) denotes the auxiliary register selected by ARP. The following symbols are used in indirect addressing, including bit-reversed (BR) addressing:

- \* Contents of AR(ARP) are used as the data memory address.
- \*- Contents of AR(ARP) are used as the data memory address, then decremented after the access.
- \*+ Contents of AR(ARP) are used as the data memory address, then incremented after the access.
- \*0- Contents of AR(ARP) are used as the data memory address, and the contents of AR0 subtracted from it after the access.
- \*0+ Contents of AR(ARP) are used as the data memory address, and the contents of AR0 added to it after the access.
- \*BR0- Contents of AR(ARP) are used as the data memory address, and the contents of AR0 subtracted from it, with reverse carry (rc) propagation, after the access (TMS320C25).
- \*BR0+ Contents of AR(ARP) are used as the data memory address, and the contents of AR0 added to it, with reverse carry (rc) propagation, after the access (TMS320C25).

There are two main types of indirect addressing with indexing:

- Regular indirect addressing with increment or decrement, and
- Indirect addressing with indexing based on the value of AR0: Indexing by adding or subtracting the contents of AR0, or Indexing by adding or subtracting the contents of AR0 with the carry propagation reversed (for FFTs on the TMS320C25).

In either case, the contents of the auxiliary register pointed to by the ARP register are used as the address of the data memory operand. Then, the ARAU performs the specified mathematical operation on the indicated auxiliary register. Additionally, the ARP may be loaded with a new value. All indexing operations are performed on the current auxiliary register in the same cycle as the original instruction.

Indirect auxiliary register addressing allows for post-access adjustments of the auxiliary register pointed to by the ARP. The adjustment may be an increment or decrement by one or based upon the contents of AR0.

Bit-reversed addressing modes on the TMS320C25 allow efficient I/O to be performed for the resequencing of data points in a radix-2 FFT program. The direction of carry propagation in the ARAU is reversed when this mode is selected and AR0 is added to/subtracted from the current auxiliary register. Typical use of this addressing mode requires that AR0 first be set to a value corresponding to one-half of the array size, and AR(ARP) be set to the base address of the data (the first data point). See Section 5.7.4 for an FFT example using bit-reversed addressing modes.
Indirect addressing can be used with all instructions except immediate operand instructions and instructions with no operands. The indirect addressing format is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Орс	ode				1	IDV	INC	DEC	NAR		Y	

Bits 15 through 8 contain the opcode, and bit 7 = 1 defines the addressing mode as indirect. Bits 6 through 0 contain the indirect addressing control bits.

Bit 6 contains the increment/decrement value (IDV). The IDV determines whether AR0 will be used to increment or decrement the current auxiliary register. If bit 6 = 0, an increment or decrement (if any) by one occurs to the current auxiliary register. If bit 6 = 1, AR0 may be added to or subtracted from the current auxiliary register as defined by bits 5 and 4.

Bits 5 and 4 control the arithmetic operation to be performed with AR(ARP) and AR0. When set, bit 5 indicates that an increment is to be performed. If bit 4 is set, a decrement is to be performed. Table 4-1 shows the correspondence of bit pattern and arithmetic operation.

	BITS		ARITHMETIC OPERATION
6	5	4	
0	0	0	No operation on AR(ARP)
0	0	1	$AR(ARP) - 1 \rightarrow AR(ARP)$
0	1	0	AR(ARP) + 1 → AR(ARP)
0	1	1	Reserved
1	0	0	AR(ARP) - AR0 $\rightarrow$ AR(ARP) [reverse carry propagation] <sup>†</sup>
1 1	0	1	$AR(ARP) - ARO \rightarrow AR(ARP)$
1	1	0	$AR(ARP) + ARO \rightarrow AR(ARP)$
1	1	1	$AR(ARP) + ARO \rightarrow AR(ARP)$ [reverse carry propagation] <sup>†</sup>

Table 4-1.	Indirect	Addressing	Arithmetic	Operations
------------	----------	------------	------------	------------

<sup>†</sup>Both TMS320C25 and TMS320E25.

Bit 3 and bits 2 through 0 control the Auxiliary Register Pointer (ARP). Bit 3 (NAR) determines if a new value is loaded into the ARP. If bit 3 = 1, the contents of bits 2 through 0 (Y = next ARP) are loaded into the ARP. If bit 3 = 0, the contents of the ARP remain unchanged.

Table 4-2 shows the bit fields, notation, and operation used for indirect addressing. For some instructions, the notation in Table 4-2 includes a shift code, e.g., \*0+,8,3 where 8 is the shift code and Y = 3.

	INSTR	U	сті	ON	IF	IEL	D	BIT	S		NOTATION	OPERATION
15	-	8	7	6	5	4	3	2	1	0		
+	Opcode	<b>~</b>	1	0	0	0	0	+	Y	<b>→</b>	*	No manipulation of ARs/ARP
+	Opcode	<b>→</b>	1	0	0	0	1	+	Y	+	*,Y	Y → ARP
+	Opcode	<b>→</b>	1	0	0	1	0	+	Y	<b>→</b>	*-	$AR(ARP)-1 \rightarrow AR(ARP)$
t	Opcode	<b>→</b>	1	0	0	1	1	<b>+</b>	Y	->	*-,Y	$AR(ARP)-1 \rightarrow AR(ARP)$ Y $\rightarrow ARP$
+	Opcode	<b>→</b>	1	0	1	0	0	←	Y	+	*+	$AR(ARP)+1 \rightarrow AR(ARP)$
¢	Opcode	<b>→</b>	1	0	1	0	1	←	Y	<b>→</b>	*+,Y	$AR(ARP)+1 \rightarrow AR(ARP)$ Y $\rightarrow ARP$
+	Opcode	<b>→</b>	1	1	0	0	0	+	Y	<b>→</b>	*BR0-	$AR(ARP)$ -rcAR0 $\rightarrow$ $AR(ARP)^{\dagger}$
F	Opcode	+	1	1	0	0	1	+	Y	<b>→</b>	*BR0-,Y	AR(ARP)-rcAR0 → AR(ARP) Y → ARP <sup>†</sup>
4	Opcode	<b>→</b>	1	1	0	1	0	+	Y	<b>→</b>	*0-	$AR(ARP)-AR0 \rightarrow AR(ARP)$
+	Opcode	->	1	1	0	1	1	4	Y	<b>→</b>	*0-,Y	$AR(ARP)$ -AR0 $\rightarrow$ AR(ARP) Y $\rightarrow$ ARP
4	Opcode	<b>→</b>	1	1	1	0	0	+	Y	<b>→</b>	*0+	$AR(ARP) + AR0 \rightarrow AR(ARP)$
+	Opcode	→	1	1	1	0	1	4	Y	→	*0+,Y	$AR(ARP)+ARO \rightarrow AR(ARP)$ Y $\rightarrow ARP$
+	Opcode	<b>→</b>	1	1	1	1	0	4	Y	<b>→</b>	*BR0+	$AR(ARP)+rcARO \rightarrow AR(ARP)^{\dagger}$
+	Opcode	<b>→</b>	1	1	1	1	1	4	Y	<b>→</b>	*BR0+,Y	$\begin{array}{r} AR(ARP) + rcAR0 \rightarrow AR(ARP) \\ Y \rightarrow ARP^{\dagger} \end{array}$

Table 4-2. Bit Fields for Indirect Addressing

<sup>†</sup>BR = bit-reversed addressing mode and rc = reverse carry propagation (TMS320C25).

The CMPR (compare auxiliary register with AR0), and BBZ/BBNZ (branch if TC bit equal/not equal to zero) instructions facilitate conditional branches based on comparisons between the contents of AR0 and the contents of AR(ARP).

The auxiliary registers may also be used for temporary storage via the load and store auxiliary register instructions, LAR and SAR, respectively.

The following examples illustrate the indirect addressing format:

#### Example 1:

ADD \*+,8 Add to the accumulator the contents of the data memory address defined by the contents of the current auxiliary register. This data is left-shifted 8 bits before being added. The current auxiliary register is autoincremented by one. The opcode is 08A0h, as shown below.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	0	1	0	1	0	0	0	0	0

Example 2:	
ADD *,8	As in Example 1, but with no autoincrement; the opcode is 0880h.
Example 3:	
ADD *-,8	As in Example 1, except that the current auxiliary register is decremented by one; the opcode is 0890h.
Example 4:	
ADD *0+,8	As in Example 1, except that the contents of auxiliary register AR0 are added to the current auxiliary register; the opcode is 08E0h.
Example 5:	
ADD *0-,8	As in Example 1, except that the contents of auxiliary register AR0 are subtracted from the current auxiliary re- gister; the opcode is 08D0h.
Example 6:	
ADD *+,8,3	As in Example 1, except that the auxiliary register pointer (ARP) is loaded with the value 3 for subsequent in- structions; the opcode is 08ABh.
Example 7:	
ADD *BR0-,8	The opcode is 08C0h. The contents of auxiliary register AR0 are subtracted from the current auxiliary register with reverse carry propagation (TMS320C25).
Example 8:	
ADD *BR0+,8	The opcode is 08F0h. The contents of auxiliary register AR0 are added to the current auxiliary register with reverse carry propagation (TMS320C25).

## 4.1.3 Immediate Addressing Mode

In immediate addressing, the instruction word(s) contains the value of the immediate operand. The TMS320C2x has both single-word (8-bit and 13-bit constant) short immediate instructions and two-word (16-bit constant) long immediate instructions. The immediate operand is contained within the instruction word itself in short immediate instructions. In long immediate instructions, the word following the instruction opcode is used as the immediate operand.

The following short immediate instructions contain the immediate operand in the instruction word and execute within a single instruction cycle. The length of the constant operand is instruction-dependent. Note that the ADDK, ADRK, SBRK, and SUBK instructions are available on the TMS320C25.

- **ADDK** Add to accumulator short immediate (8-bit absolute constant)
- ADRK Add to auxiliary register short immediate (8-bit absolute constant)
- LACK Load accumulator short immediate (8-bit absolute constant)
- **LARK** Load auxiliary register short immediate (8-bit absolute constant)
- LARP Load auxiliary register pointer (3-bit constant)
- **LDPK** Load data memory page pointer immediate (9-bit constant)
- **MPYK** Multiply immediate (13-bit two's-complement constant)
- **RPTK** Repeat instruction as specified by immediate value (8-bit constant)
- **SBRK** Subtract from auxiliary register short immediate (8-bit absolute constant)
- **SUBK** Subtract from accumulator short immediate (8-bit absolute constant).

Example of short immediate addressing format:

**RPTK 99** Execute the instruction following this instruction 100 times.

With the RPTK instruction, the immediate operand is contained as a part of the instruction opcode. The instruction format for RPTK is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	1			8-E	Bit C	onst	tant		

For long immediate instructions, the constant is a 16-bit value in the word following the opcode. The 16-bit value can be optionally used as an absolute constant or as a two's-complement value.

- ADLK Add to accumulator long immediate with shift (absolute or two's complement)
- **ANDK** AND immediate with accumulator with shift
- LALK Load accumulator long immediate with shift (absolute or two's complement)
- LRLK Load auxiliary register long immediate
- **ORK** OR immediate with accumulator with shift
- **SBLK** Subtract from accumulator long immediate with shift (absolute or two's complement)
- **XORK** Exclusive-OR immediate with accumulator with shift.

Example of long immediate addressing format:

ADLK 16384,2 Add to the accumulator the value 16384 with a shift to the left of two, effectively adding 65536 to the contents of the accumulator.

The ADLK instruction uses the word following the instruction opcode as the immediate operand. The instruction format for ADLK is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1		Sh	ift		0	0	0	0	0	0	1	0
	16-Bit Constant														

## 4.2 Instruction Set

The following sections list the symbols and abbreviations used in the instruction set summary and in the instruction descriptions. The complete instruction set summary is organized according to function. A detailed description of each instruction is listed in the instruction set summary.

## 4.2.1 Symbols and Abbreviations

Table 4-3 lists symbols and abbreviations used in the instruction set summary (Table 4-4) and the individual instruction descriptions.

SYMBOL	MEANING
А	Port address
ACC	Accumulator
ARB	Auxiliary register pointer buffer
ARn	Auxiliary register n (AR0, AR1 assembler symbols equal to 0 or 1)
ARP	Auxiliary register pointer
В	4-bit field specifying a bit code
BIO	Branch control input
С	Carry bit
СМ	2-bit field specifying compare mode
CNF	On-chip RAM configuration control bit
D	Data memory address field
DATn	Label assigned to data memory location n
dma	Data memory address
DP	Data page pointer
FO	Format status bit
FSM	Frame synchronization mode bit
нм	Hold mode bit
1.01-0.0	Addressing mode bit
	Interrupt mode flag bit
K	Minecrate operand herd
MILS	IVIICTUCAII STACK
	Overflow mede flor bit
	Overflow mode hit
	Product register
	Port address (PAO PA15 accombion symbols cruck to 0 through 15)
	Program counter
	Prefetch counter
	2 bit field enerifying Predictor output shift code
P IVI	Program memory address
PRGo	Label assigned to program memory location n
R	3-bit operand field specifying auxiliary register
RPTC	Beneat counter
S	4-bit left-shift code
STn	Status register n (ST0 or ST1)
SXM	Sign-extension mode bit
Т	Temporary register
тс	Test control bit
TOS	Top of stack
TXM	Transmit mode bit
Х	3-bit accumulator left-shift field
XF	XF pin status bit
→	Is assigned to
	An absolute value
< >	User-defined items
[]	Optional items
( )	Contents of
{}	Alternative items, one of which must be entered
	Blanks or spaces must be entered where shown.

Table 4-3. Instruction Symbols

## 4.2.2 Instruction Set Summary

Table 4-4 shows the instruction set summary for the TMS320C25 processor, which is a superset of the TMS320C1x and TMS32020 instruction sets. Included in the instruction set are four special groups of instructions to improve overall processor throughput and ease of use.

- Extended-precision arithmetic (ADDC, SUBB, MPYU, BC, BNC, SC, and RC)
- Adaptive filtering (MPYA, MPYS, and ZALR)
- Control and I/O (RHM, SHM, RTC, STC, RFSM, and SFSM)
- Accumulator and register (SPH, SPL, ADDK, SUBK, ADRK, SBRK, ROL, and ROR).

The instruction set summary is arranged according to function and alphabetized within each functional grouping. Additional information is presented in the individual instruction descriptions in the following section. The symbol <sup>†</sup> indicates instructions that are specific to the TMS320C2x instruction set. The symbol <sup>‡</sup> indicates instructions that are specific to the TMS320C25/E25 instruction set.

	ACCUMULATOR MEMORY REFERENCE INSTRUCTIONS								
	Mnemonic and Description	Words	1	6-Bit	Opcode	)			
			MSB		-	LSB			
ABS	Absolute value of accumulator	1	1100	1110	0001	1011			
ADD	Add to accumulator with shift	1	0000	SSSS	I DDD	DDDD			
ADDC <sup>‡</sup>	Add to accumulator with carry	1	0100	0011	I DDD	DDDD			
ADDH	Add to high accumulator	1	0100	1000	I DDD	DDDD			
ADDK <sup>‡</sup>	Add to accumulator short immediate	1	1100	1100	KKKK	KKKK			
ADDS	Add to low accumulator with sign-extension suppressed	1	0100	1001	I DDD	DDDD			
ADDT <sup>†</sup>	Add to accumulator with shift specified by T register	1	0100	1010	I DDD	DDDD			
ADLK†	Add to accumulator long immediate with shift	2	1101	SSSS	0000	0010			
AND	AND with accumulator	1	0100	1110		DDDD			
ANDKT	AND immediate with accumulator with shift	2	11101	SSSS	0000	0100			
CMPLT	Complement accumulator	1	1100	1110	0010	0111			
LAC	Load accumulator with shift	1		SSSS		ממממ			
LACK	Load accumulator short immediate	1	1100	1010	KKKK	KKKK			
LACT	Load accumulator with shift specified	1	0100	0010	I DDD	DDDD			
LALK	Load accumulator long immediate	2	1101	ssss	0000	0001			
NEGT	Negate accumulator	1	1100	1110	0010	0011			
NORMT	Normalize contents of accumulator	1	1100	1110	1010	0010			
OB	OB with accumulator	i	0100	1101		חחחח			
OBKT	OR immediate with accumulator with shift		11101	SSSS	0000	0101			
BOIT	Rotate accumulator left	1	11100	1110	0011	0100			
BOB	Rotate accumulator right		1100	1110	0011	0101			
SACH	Store high accumulator with shift			1 X X X		חחחח			
SACI	Store low accumulator with shift		0110	0 X X X		חחחח			
SBIKT	Subtract from accumulator long immediate	2	1101	2222	0000	0011			
CELT	with shift		1100	1110	0000	1000			
OFL'	Shift accumulator right		1100	1110	0001	1000			
	Subtract from accumulator with shift		0001	01110	10001	1001			
	Subtract from accumulator with borrow	1	0100	1111					
	Conditional subtract		0100	0111					
	Subtract from high accumulator		0100	0111					
	Subtract from high accumulator	1	1100	1101					
	Subtract from accumulator short immediate	1	1100	0101					
3063	sign extension suppressed		0100	0101		0000			
SUBTT	Subtract from accumulator with shift specified by T register	1	0100	0110	I DDD	DDDD			
XOR	Exclusive-OR with accumulator	1	0100	1100	I DDD	DDDD			
XORK <sup>†</sup>	Exclusive-OR immediate with accumulator with shift	2	1101	SSSS	0000	0110			
ZAC	Zero accumulator	1	1100	1010	0000	0000			
ZALH	Zero low accumulator and load high accumulator	1	0100	0000	I DDD	DDDD			
ZALR‡	Zero low accumulator and load high accumulator with rounding	1	0111	1011	I DDD	DDDD			
ZALS	Zero accumulator and load low accumulator with sign extension suppressed	1	0100	0001	I DDD	DDDD			

	Table	4-4.	Instruction	Set	Summary
--	-------	------	-------------	-----	---------

	AUXILIARY REGISTERS AND DATA PAGE	POINTER	INSTRU	JCTION	s	
	Mnemonic and Description	Words		16-Bit O	pcode	100
			MSB			LSB
ADRK	Add to auxiliary register short immediate	1	0111	1110	кккк	KKKK
CMPR <sup>†</sup>	Compare auxiliary register with auxiliary	1	1100	1110	0101	00KK
	register AR0					
LAR	Load auxiliary register	1	0011	ORRR	I DDD	DDDD
LARK	Load auxiliary register short immediate	1	1100	ORRR	KKKK	KKKK
LARP	Load auxiliary register pointer	1	0101	0101	1000	1 KKK
LDP	Load data memory page pointer	1	0101	0010		
	Load data memory page pointer immediate	1	1100	100K		KKKK
LHLK	Load auxiliary register long immediate	2	1101	OKKK		0000
MAR	Nodity auxiliary register	1	0101	0101		
SAR	Store auxiliary register		0111	1111		
SDNK+	Subtract from auxiliary register short inimediate	<u> </u>	0111	1111		NNN
	I REGISTER, P REGISTER, AND MULT	IPLY INS	TRUCH	ONS		
	Mnemonic and Description	Words	MCD	16-Bit O	pcode	ICP
			WISD			LOD
APAC	Add P register to accumulator	1	1100	1110	0001	0101
LPHT	Load high P register	1	0101	0011	IDDD	DDDD
LT	Load T register	1	0011	1100	IDDD	DDDD
LIA	Load I register and accumulate previous product	1	0011	1101		
LID	Load T register, accumulate previous product,		0011	1111	םסס ו	טטטט
1 TDT	and move data	1	0011	1110	חחחו	0000
LITI	accumulator	· · · ·	0011	1110		0000
LTS <sup>†</sup>	Load T register and subtract previous	1	0101	1011		DDDD
	product					
MAC <sup>†</sup>	Multiply and accumulate	2	0101	1101	I DDD	DDDD
MACD <sup>†</sup>	Multiply and accumulate with data move	2	0101	1100	I DDD	DDDD
MPY	Multiply (with T register, store product in P register)	1	0011	1000	I DDD	DDDD
MPYA‡	Multiply and accumulate previous product	1	0011	1010	םמם ו	מסממ
MPYK	Multiply immediate	1	101K	кккк	KKKK	ĸĸĸĸ
MPYS <sup>‡</sup>	Multiply and subtract previous product	1	0011	1011		DDDD
MPYU <sup>‡</sup>	Multiply unsigned	1	1100	1111	IDDD	DDDD
PAC	Load accumulator with P register		1100	1110	0001	0100
SPAC	Subtract P register from accumulator	1	1100	1110	0001	0110
SPH <sup>‡</sup>	Store high P register	1	0111	1101	I DDD	DDDD
SPL <sup>‡</sup>	Store low P register	1	0111	1100	I DDD	DDDD
SPM <sup>†</sup>	Set P register output shift mode	1	1100	1110	0000	10KK
SQRA†	Square and accumulate	1	0011	1001	I DDD	DDDD
SQRS <sup>†</sup>	Square and subtract previous product	1	0101	1010	I DDD	DDDD

	BRANCH/CALL INSTRUC	CTIONS	
	Mnemonic and Description	Words	16-Bit Opcode
			MSB LSB
В	Branch unconditionally	2	1111 1111 1DDD DDDD
BACCT	Branch to address specified by accumulator	1	1100 1110 0010 0101
BANZ	Branch on auxiliary register not zero	2	1111 1011 1DDD DDDD
BBNZT	Branch if TC bit $\neq 0$	2	1111 1001 1DDD DDDD
BBZT	Branch if TC bit = 0	2	1111 1000 1DDD DDDD
BCŦ	Branch on carry	2	0101 1110 1DDD DDDD
BGEZ	Branch if accumulator $\geq 0$	2	1111 0100 1DDD DDDD
BGZ	Branch if accumulator > 0	2	11111 0001 1DDD DDDD
BIOZ	Branch on I/O status = $0$	2	1111 1010 1DDD DDDD
BLEZ	Branch if accumulator $\leq 0$	2	1111 0010 1DDD DDDD
BLZ	Branch if accumulator < 0	2	11111 0011 1000 D000
BNC+	Branch on no carry	2	0101 1111 1000 0000
BNV	Branch if no overflow	2	
BNZ	Branch if accumulator $\neq 0$		
BV	Branch on overflow		
BZ	Branch if accumulator = 0	2	
CALA	Call subroutine indirect		
	Call subroutine		
TDADT	Software intervent		
TRAPI	Software interrupt		
	I/O AND DATA MEMORY OF	ERATIO	NS
	Mnemonic and Description	Words	16-Bit Opcode
			MSB LSB
BLKD <sup>†</sup>	Block move from data memory to data memory	2	1111 1101   DDD DDDD
BLKP†	Block move from program memory to data	2	1111 1100 I DDD DDDD
1	memory		
DMOV	Data move in data memory	1	0101 0110 I DDD DDDD
FORT	Format serial port registers	1	1100 1110 0000 111K
IN	Input data from port	1	1000 AAAA IDDD DDDD
	Output data to port	1	1110 AAAA IDDD DDDD
RFSMŦ	Reset serial port frame synchronization mode	1	1100 1110 0011 0110
RTXMT	Reset serial port transmit mode	1	1100 1110 0010 0000
RXFT	Reset external flag	1	1100 1110 0000 1100
SFSMT	Set serial port frame synchronization mode	1	1100 1110 0011 0111
STXMT	Set serial port transmit mode		1100 1110 0010 0001
SXFT	Set external flag		
IBLR	Lable read		0101 1000 LDDD DDDD
LIBEM	ladie write		0000 1001 1001 1010

	Ta	ble 4-4	I. Instruction	on Set	Summary	(Continued
--	----	---------	----------------	--------	---------	------------

# Assembly Language Instructions

	CONTROL INSTRUCTI	ONS	
	Mnemonic and Description	Words	16-Bit Opcode
	•		MSB LSB
BITT	Test bit	1	1001 BBBB I DDD DDDD
BITT <sup>†</sup>	Test bit specified by T register	1	0101 0111 I DDD DDDD
CNFD	Configure block as data memory	1	1100 1110 0000 0100
CNFP <sup>†</sup>	Configure block as program memory	1	1100 1110 0000 0101
DINT	Disable interrupt	1	1100 1110 0000 0001
EINT	Enable interrupt	1	1100 1110 0000 0000
IDLET	Idle until interrupt	1	1100 1110 0001 1111
LST	Load status register ST0	1	0101 0000 I DDD DDDD
LST1 <sup>†</sup>	Load status register ST1	1	0101 0001 IDDD DDDD
NOP	No operation	1	0101 0101 0000 0000
POP	Pop top of stack to low accumulator	1	1100 1110 0001 1101
POPD	Pop top of stack to data memory	1	0111 1010 I DDD DDDD
PSHD <sup>†</sup>	Push data memory value onto stack	1	0101 0100 I DDD DDDD
PUSH	Push low accumulator onto stack	1	1100 1110 0001 1100
RC‡	Reset carry bit	1	1100 1110 0011 0000
RHM‡	Reset hold mode	1	1100 1110 0011 1000
ROVM	Reset overflow mode	1	1100 1110 0000 0010
RPT <sup>†</sup>	Repeat instruction as specified by data memory	1	0100 1011 I DDD DDDD
	value		
RPTK <sup>†</sup>	Repeat instruction as specified by immediate	1	1100 1011 KKKK KKKK
	value		
RSXM <sup>†</sup>	Reset sign-extension mode	1	1100·1110 0000 0110
RTC <sup>‡</sup>	Reset test/control flag	1	1100 1110 0011 0010
SC‡	Set carry bit	1	1100 1110 0011 0001
SHM‡	Set hold mode	1	1100 1110 0011 1001
SOVM	Set overflow mode	1	1100 1110 0000 0011
SST	Store status register ST0	1	0111 1000 I DDD DDDD
SST1 <sup>†</sup>	Store status register ST1	1	0111 1001 I DDD DDDD
SSXM <sup>†</sup>	Set sign-extension mode	1	1100 1110 0000 0111
STC <sup>‡</sup>	Set test/control flag	1	11100 1110 0011 0011

## Table 4-4. Instruction Set Summary (Concluded)

## 4.3 Individual Instruction Descriptions

Each instruction in the instruction set summary is described in the following pages. Instructions are listed in alphabetical order. Information, such as assembler syntax, operands, operation, encoding, description, words, cycles, and examples, is provided for each instruction. An example instruction is provided to familiarize the user with the special format used and explain its content. Refer to Section 4.1 for further information on memory addressing. Code examples using many of the instructions are given in Section 5 on Software Applications.

# EXAMPLE

Syntax				•												
Direct: Indirect: Immediate:	[ <la [<la [<la< td=""><td>bel&gt; bel&gt; bel&gt;</td><td>] EX ] EX ] EX</td><td>(AMF (AMF (AMF</td><td>PLE PLE PLE</td><td><dm {ind] [<co< td=""><td>ia&gt;[, }[,<s onsta</s </td><td><shi shift&gt; nt&gt;]</shi </td><td>ft&gt;] ∙[,<n< td=""><td>ext /</td><td>۹RP&gt;</td><td>&gt;]]</td><td></td><td></td><td></td><td></td></n<></td></co<></dm </td></la<></la </la 	bel> bel> bel>	] EX ] EX ] EX	(AMF (AMF (AMF	PLE PLE PLE	<dm {ind] [<co< td=""><td>ia&gt;[, }[,<s onsta</s </td><td><shi shift&gt; nt&gt;]</shi </td><td>ft&gt;] ∙[,<n< td=""><td>ext /</td><td>۹RP&gt;</td><td>&gt;]]</td><td></td><td></td><td></td><td></td></n<></td></co<></dm 	ia>[, }[, <s onsta</s 	<shi shift&gt; nt&gt;]</shi 	ft>] ∙[, <n< td=""><td>ext /</td><td>۹RP&gt;</td><td>&gt;]]</td><td></td><td></td><td></td><td></td></n<>	ext /	۹RP>	>]]				
	Each comi press erand illust dress	n inst ment sion. d, an trates sing	ructi field Spa d co bot in wl	on be d that ace(s omme th dir hich t	egina t con ) are nt f ect the e	s with nclud e requ ields) and opera	n an es th uired as s indire nd fi	asser le syn betv show ect a eld ir	mbler ntax veen n in ddre: nclud	syn is no each the ssing es <	tax e: ot inc n fiel synta I, as cons	xpres clude d (lal ix. T well tant>	sion. d in t bel, c he sy as ir	The he sy omm ntax mme	opti yntax iand, exai diate	ional c ex- op- mple ad-
	The dress	indir sing,	ecta area	addre: as fol	ssin Iow	g ope s:	erand	l opt	ions,	incl	uding	g bit-	rever	sed	(BR)	ad-
			/IS32 /IS32	2020: 20C2!	5:	{* * {* *	+ *-  + *-	*0+  *0+	*0-} *0- *	BRO	)+ *E	3R0-}	ł			
Operands	0 ≤ 0 ≤ 0 ≤	dma next cons	≤ 1: ARP tant	27 '≤ 7 ≤ 25	5											
	Oper mem cons that	rands lory, stants the n	s ma I/O a s. The lext A	iy be and r e ope ARP c	co egis ranc on th	nstan ter ac d valu ne TN	its o Idres Ies u 1S32	r ass ses, sed i 020	semb point n the is ≤ 4	ly-tir ers, = exai 4 for	ne e shift nple auxi	coun synta liary i	ssions ts, ar ax are regist	s ref nd a sho ers A	erring varie wn. 1 .R0-7	g to ty of Note AR4.
Execution	(PC) (AC)	) + 1 C) +	→ F [(dr	PC na) x	2 <sup>sh</sup>	ift] →	AC	C								
	lf SX The If SX The	(M = en (d (M = en (d	1: ma) 0: ma)	is sig is no	ın-e t siç	xtend an-ex	led. tend	ed.								
	Affe Affe	cts O cts C	V; af (TN	ffecte 1S320	d by DC2	/ OVN 5).	∕I an	d SX	M.							
	An e the p tiona in th listed	exami proce al eff ne Tl d.	ple c essing ects MS3	of the g tha of sta 20C2	ins t tal atus x s	tructi kes p regis tatus	on o lace ster s regis	pera whei speci sters	tion and the fied range of the field of the	sequ inst node cted	ence ructio s are by t	is pi on is e also the in	rovide exec give nstruc	ed, d uted en. T ction	escri . Co hose are	bing ndi- bits also
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	0	0	0		Sh	nift		0		Da	ta Me	mory	Addre	ss	
									r							
Indirect:	0	0.	0	0		Sh	hift		1			See S	Section	<u>n 4.1</u>		
Immediate:	1	0	0	1					13-Bi	t Cor	nstant					
	L	-	-									• .				l

Opcode examples are shown of both direct and indirect addressing or of the use of an immediate operand.

1

**Description** Instruction execution and its effect on the rest of the processor or memory contents are described. Any constraints on the operands imposed by the processor or the assembler are discussed. The description parallels and supplements the information given by the execution block.

#### Words

The digit specifies the number of memory words required to store the instruction and its extension words.

#### Cycles

		Cycle	Timings for a	a Single Instr	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
<b>′20</b>	1	1	1+p	1+p	-	-
'C25	1	1	1+p	1+p	1	1
		Cycle	Timings for a	a Repeat Exe	cution	
<b>'2</b> 0	n	n	n+p	n+p	-	-
′C25	n	n	n+p	n+p	n	n

The table shows the number of cycles required for a given TMS320C2x instruction to execute in a given memory configuration when executed as a single instruction or in the repeat mode. The column headings in the tables indicate the program source location (PI, PE, or PR) and data destination or source (DI or DE), defined as follows:

- PI The instruction executes from internal program memory (RAM).
- **PR** The instruction executes from internal program memory (ROM).
- **PE** The instruction executes from external program memory.
- DI The instruction executes using internal data memory.
- **DE** The instruction executes using external data memory.

The number of cycles required for each instruction is given in terms of the program/data memory and I/O access times as defined in the following listing:

- Program memory wait states. Represents the number of clock cycles the device waits for external program memory to respond to an access. T<sub>ac</sub> is the access time, in nanoseconds, (maximum) required by the TMS320C2x for an external memory access to be made with no wait states. T<sub>mem</sub> is the memory device access time, and T<sub>p</sub> is the clock period (4/crystal frequency).
- d

Data memory wait states. Represents the number of cycles the device must wait for external data memory to respond to an access. This number is calculated in the same way as the p number. I/O memory wait states. Represents the number of cycles the device must wait for external I/O memory to respond to an access. This number is calculated in the same way as the p number.

Other abbreviations used in the tables and their meanings are as follows:

br Branch from ...

int Internal program memory.

INT Interrupt.

i

ext External program memory.

DAT1,3; (DP = 10)

**n** The number of times an instruction is executed when using the RPT or RPTK instruction.

Refer to Appendix D for further information on instruction cycle classifications and timings.

Example

or ADD

ADD

\*,3 ;If current auxiliary register contains 1281.



The sample code presented in the above format shows the effect of the code on memory and/or registers. The use of the carry bit (C) provided on the TMS320C25 is shown in the small box.

Syntax	[< a	abel>	•] A	BS												
Operands	Non	e														
Execution	(PC  (AC	) + ′ CC)	$1 \rightarrow F$ $\rightarrow A($	РС СС												
	Affe Affe Not	ects C ects C affeo	DV; a C (TN cted	ffecte 1S32 by S2	ed by 0C2 KM.	0VN 5).	Л.									
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	• 0	0	1	1	1	0	0	0	0	1	1	0	1	1

**Description** If the contents of the accumulator are greater than or equal to zero, the accumulator is unchanged by the execution of ABS. If the contents of the accumulator are less than zero, the accumulator is replaced by its two's-complement value.

Note that 8000000h is a special case. When the overflow mode is not set, the ABS of 8000000h is 8000000h. When in the overflow mode, the ABS of 80000000h is 7FFFFFFh. In either case, the OV status bit is set. The carry bit (C) on the TMS320C25 is always reset to zero by the execution of this instruction.

#### Words

Cycles

		Cycle <sup>-</sup>	Timings for a	a Single Instr	uction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p	-	-
C25	1	1	1+p	1+p	1	1
		Cycle	Timings for	a Repeat Exe	cution	
'20	n	n	n+p	n+p	-	-
C25	n	n	n+p	n+p	n	n

## Example

ABS

1



Syntax Direct: Indirect:	[ <label>] [<label>]</label></label>	ADD - ADD {	<dma> [ind}[,</dma>	>[, <shift> <shift>[,</shift></shift>	] <ne:< th=""><th>xt A</th><th>RP&gt;]]</th><th></th><th></th><th></th><th></th></ne:<>	xt A	RP>]]				
Operands	0 ≤ dma 0 ≤ next 0 ≤ shift	≤ 127 ARP ≤ 7 ≤ 15 (de	faults	to 0)							
Execution	(PC) + 1 (ACC) + If SXM = Then (dr If SXM = Then (dr Affects O' Affects C	→ PC [(dma) > 1: na) is si( 0: na) is nc /; affecte (TMS32	c 2 <sup>shift</sup> gn-ext ot sign ed by ( 0C25)	] → ACC ended. -extended DVM and	6XN	Л.					
Encodina	15 14	13 12	11	10 9	3	7	6 5	54	3	2	1 0
Direct:	0 0	0 0		Shift		0		Data Me	mory	Addres	s
											I
Indirect:	0 0	0 0		Shift		1		See S	ectio	า 4.1	
Description Words Cycles	The conte added to High-orde The result	ents of tl the accu er bits are is stored	ne ado mulate sign- in the	Iressed da or. Durin extended accumul	tar gsh ifS ator	nem niftin SXM	ory loc g, low = 1 ar	ation a -order nd zero	ire le bits a -filleo	ft-shit are zei d if S)	ted and o-filled. (M = 0.
			Cycle 1	Timings fo	r a t	Sing	le Instr	uction			
	PI/DI	PI/	DE	PE/DI		PE	/DE	PR/I	DI	PR	/DE
<sup>20</sup>	1	2-	-d	1+p		2+	d+p				-
1025	1		- n -	1 <del>+</del> n		/+	a+p i	1		2	+a
				Timinas fo		Ben	at Evo	cution			
'20	n	2 n	Cycle	Fimings fo	ra	2 n+	eat Exe	cution _			
'20 'C25	n	2n+ 1+n	Cycle -nd +nd	Timings fo n+p n+p	ra 1	<b>Rep</b> 2n+ 1+n-	at Exe nd+p ⊦nd+p	cution - n		1+r	- +nd

2h ACC 0 [

42h

ACC X C

# ADDC

Syntax																
Direct: Indirect:	[ <la [<la< td=""><td>bel&gt; bel&gt;</td><td>] Al ] Al</td><td></td><td><dı {ind</dı </td><td>ma&gt; d}[,&lt;</td><td>next</td><td>ARP</td><td>&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></la<></la 	bel> bel>	] Al ] Al		<dı {ind</dı 	ma> d}[,<	next	ARP	>]							
Operands	0 ≤ 0 ≤	dma next	≤ 1 ARF	27 '≤ 7	,											
Execution	(PC) (AC	) + 1 C) +	→ F (dm	PC ia) +	(C)	→ A(	сс									
	Affe	cts C	V ar	d C;	affe	cted b	oy O'	VM.								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	0	Ö	0	1	1	0		Da	ta Me	mory	Addre	ess	
Indirect:	0	1	0	0	0	0	1	1	1			See S	ectio	n 4.1		
Description	The carry norn	cont / bit nal m	ents are a nanne	of th dded er.	ne ac I to t	ldress he ac	sed o cum	lata i ulato	mem r. Tł	ory lo ne car	catio ry b	on ar it is t	nd th hen a	e val affect	ue o ted ir	f the h the
	The meti	ADE c.	)C in	struc	tion	can	be u	sed i	n pei	rformi	ing r	nultij	ole-p	recis	ion a	rith-
Words	1															
Cycles										- 10 10 <sup>0</sup> - 10. 10. 10. 10.						
				(	Cycle	Timi	ings	for a	Sing	le Ins	struc	tion				
	F	PI/DI		PI/	DE	_	PE/D	1	PE	E/DE		PR/I	וכ	P	R/DE	
′C25		1		2-	⊦d		1+p	1	2+	d+p		1			2+d	

Cycle Timings for a Repeat Execution

n+p

1+n+nd+p

n

1+n+nd

1+n+nd

′C25

n



[ <label>] [<label>]</label></label>	ADDH ADDH	<dma {ind}</dma 	a> [, <next< th=""><th>ARP</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th></next<>	ARP	>]						
$0 \le dma \le 0 \le next A$	≤ 127 ARP ≤ 7										
(PC) + 1 (ACC) + [	→ PC (dma) x	2 <sup>16</sup> ]	→ ACC								
Affects OV Affects C ( Low-order	; affecte (TMS320 bits of t	d by C 0C25) the AC	VM. C not at	ffecte	ed.						
15 14 1	13 12	11 1	0 9	8	7	6	5	4 3	32	1	0
0 1	0 0	1	0 0	0	0		Data	Memo	rv Addr	ess	
L											
0 1	0 0		0 0	0	1			00 500	tion 4.1		
	0 0	1	0 0	0				ee Seci			
half of the by ADDH. addition g only be set	accumul The ca enerates t, not res	lator (l irry bit a cari set, by	bits 31 tl (C) on ry; othei the ADI	hroug the rwise DH ir	gh 16 TMS , C i nstru	5). Lo 320C2 is una ction.	w-o 25 is ffect	rder bi set if ed. T	ts are u the res he carr	naffeo ult of y bit	ted the can
The ADDF	l instruct	tion m	ay be us	sed ir	ו per	formir	ng 32	2-bit ar	rithmet	c.	
The ADD⊦ 1	l instruc	tion m	ay be us	sed ir	ו per	formir	ng 32	2-bit ar	rithmet	c.	
The ADDF	l instruct	tion m	ay be us	sed ir	n per	formir	ng 32	2-bit ar	rithmet	c.	
The ADDH	l instruct	tion m	ay be us	for a	Sing	formir le Inst	ruct	2-bit an	rithmet	C.	
The ADDH	l instruct	tion m Sycle T DE	imings f	sed in for a	Sing	formin le Inst /DE	ig 32	2-bit ar ion PR/DI	rithmet	c. R/DE	
The ADDH	C C PI/I 2+ 2+ 2+	tion m Cycle T DE d	imings 1 PE/D 1+p	for a	Sing PE 2+ 2+	formir le Inst /DE d+p	ruct	2-bit an ion PR/DI -	rithmet	R/DE	
The ADDH 1 PI/DI 1 1	C PI/1 2+ 2+ 2+	tion m Cycle T DE d	imings 1 PE/D 1+p 1+p	for a	Sing PE 2+ 2+ Ben	formin le Inst /DE d+p d+p	ruct	2-bit ar ion PR/DI - 1	P	R/DE - 2+d	
The ADDH 1 PI/DI 1 1	C PI/I 2+ 2+ C 2n+	Cycle T DE d Cycle T DC Cycle T	ay be us imings 1 PE/D 1+p 1+p imings 1	for a	Sing PE 2+ 2+ Repo	formir le Inst /DE d+p eat Ex nd+p	ruct	ion PR/DI - 1 ion -	P	R/DE - 2+d	
The ADDH 1 PI/DI 1 1 n n	C PI/I 2+ 2+ 2n+ 1+n-	tion m Cycle T DE d Cycle T nd +nd	ay be us imings f PE/D 1+p 1+p imings f n+p n+p	for a	Sing PE 2+ 2+ 2+ 2n+ 1+n-	formin le Inst /DE d+p d+p eat Ex nd+p +nd+p	ruct	2-bit ar ion PR/DI - 1 ion - n	P P	R/DE - 2+d 	
	$[< abel>] [< abel>] [< abel>] [< abel>] 0 \le dma \le 0 \le next A (PC) + 1 (ACC) + [Affects OV Affects C (CLow-order 15 14 ) 0 ] 1 ] 15 14 ] 15 1$	$[< abe >] ADDH[< abe >] ADDH[< abe >] ADDH0 \le dma \le 1270 \le next ARP \le 7(PC) + 1 \rightarrow PC(ACC) + [(dma) xAffects OV; affecteAffects C (TMS32Low-order bits of the15 14 13 120 1 0 00 1 0 0The contents of thehalf of the accumuby ADDH. The caaddition generatesonly be set, not res$	[ <label>] ADDH <dma [<label>] ADDH {ind} <math>0 \le dma \le 127</math> <math>0 \le next ARP \le 7</math> (PC) + 1 <math>\rightarrow</math> PC (ACC) + [(dma) x 2<sup>16</sup>] Affects OV; affected by C Affects C (TMS320C25) Low-order bits of the AC 15 14 13 12 11 1 0 1 0 0 1 0 1 0 0 1 The contents of the addres half of the accumulator (i by ADDH. The carry bit addition generates a car only be set, not reset, by</label></dma </label>	[ <label>] ADDH <dma> [<label>] ADDH {ind}[,<next 0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7 (PC) + 1 <math>\rightarrow</math> PC (ACC) + [(dma) x 2<sup>16</sup>] <math>\rightarrow</math> ACC Affects OV; affected by OVM. Affects C (TMS320C25). Low-order bits of the ACC not at 15 14 13 12 11 10 9 0 1 0 0 1 0 0 0 1 0 0 1 0 0 The contents of the addressed da half of the accumulator (bits 31 t by ADDH. The carry bit (C) on addition generates a carry; other only be set, not reset, by the ADD</next </label></dma></label>	[ <label>] ADDH <dma> [<label>] ADDH {ind}[,<next arp<br="">0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7 (PC) + 1 <math>\rightarrow</math> PC (ACC) + [(dma) x 2<sup>16</sup>] <math>\rightarrow</math> ACC Affects OV; affected by OVM. Affects C (TMS320C25). Low-order bits of the ACC not affected 15 14 13 12 11 10 9 8 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 0 0 0 The contents of the addressed data me half of the accumulator (bits 31 through by ADDH. The carry bit (C) on the addition generates a carry; otherwise only be set, not reset, by the ADDH in</next></label></dma></label>	[ <label>] ADDH <dma> [<label>] ADDH {ind}[,<next arp="">] 0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7 (PC) + 1 <math>\rightarrow</math> PC (ACC) + [(dma) x 2<sup>16</sup>] <math>\rightarrow</math> ACC Affects OV; affected by OVM. Affects C (TMS320C25). Low-order bits of the ACC not affected. 15 14 13 12 11 10 9 8 7 0 1 0 0 1 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 The contents of the addressed data memor half of the accumulator (bits 31 through 10 by ADDH. The carry bit (C) on the TMS addition generates a carry; otherwise, C only be set, not reset, by the ADDH instru</next></label></dma></label>	$ \begin{bmatrix} \langle label \rangle \end{bmatrix} ADDH \langle dma \rangle \\ [\langle label \rangle ] ADDH \{ ind \} [, \langle next ARP \rangle ] \end{bmatrix} \\ 0 \leq dma \leq 127 \\ 0 \leq next ARP \leq 7 \\ (PC) + 1 \rightarrow PC \\ (ACC) + [(dma) \times 2^{16}] \rightarrow ACC \\ Affects OV; affected by OVM. \\ Affects C (TMS320C25). \\ Low-order bits of the ACC not affected. \\ 15 14 13 12 11 10 9 8 7 6 \\ \hline 0 1 0 0 1 0 0 0 0 \\ \hline \\ \hline \\ \hline \\ 0 1 0 0 1 0 0 1 0 0 1 \\ \hline \\ \hline \\ The contents of the addressed data memory locat half of the accumulator (bits 31 through 16). Lo by ADDH. The carry bit (C) on the TMS320C2 addition generates a carry; otherwise, C is una only be set, not reset, by the ADDH instruction. \\ \hline \\ \hline \\ \end{bmatrix} $	$ \begin{bmatrix} \langle label \rangle \end{bmatrix} ADDH \langle dma \rangle \\ [\langle label \rangle ] ADDH \{ ind \} [, \langle next ARP \rangle ] \end{bmatrix} \\ 0 \leq dma \leq 127 \\ 0 \leq next ARP \leq 7 \\ (PC) + 1 \rightarrow PC \\ (ACC) + [(dma) \times 2^{16}] \rightarrow ACC \\ Affects OV; affected by OVM. \\ Affects C (TMS320C25). \\ Low-order bits of the ACC not affected. \\ 15 14 13 12 11 10 9 8 7 6 5 \\ \hline 0 1 0 0 1 0 0 0 0 0 \\ Data \\ \hline 0 1 0 0 1 0 0 1 0 0 0 1 \\ \hline S \\ The contents of the addressed data memory location half of the accumulator (bits 31 through 16). Low-o by ADDH. The carry bit (C) on the TMS320C25 is addition generates a carry; otherwise, C is unaffect only be set, not reset, by the ADDH instruction. \\ \hline \end{tabular}$	$ \begin{bmatrix} \langle label \rangle \end{bmatrix} ADDH \langle dma \rangle \\ [\langle label \rangle ] ADDH \{ ind \} [, \langle next ARP \rangle ] \end{bmatrix} \\ 0 \leq dma \leq 127 \\ 0 \leq next ARP \leq 7 \\ (PC) + 1 \rightarrow PC \\ (ACC) + [(dma) \times 2^{16}] \rightarrow ACC \\ Affects OV; affected by OVM. \\ Affects C (TMS320C25). \\ Low-order bits of the ACC not affected. \\ 15 14 13 12 11 10 9 8 7 6 5 4 3 \\ \hline 0 1 0 0 1 0 0 0 0 \\ \hline 0 \\ Data Memo \\ \hline 0 \\ \hline 1 \\ 0 \\ DDH. The carry bit (C) on the TMS320C25 is set if addition generates a carry; otherwise, C is unaffected. To have a complete the transmission of the ADDH instruction. \\ \hline 0 \\ \hline$	$ \begin{bmatrix} \langle label \rangle \end{bmatrix} ADDH \langle dma \rangle \\ [\langle label \rangle ] ADDH \{ ind \} [, \langle next ARP \rangle ] \end{bmatrix} $ $ 0 \leq dma \leq 127 \\ 0 \leq next ARP \leq 7 \\ (PC) + 1 \rightarrow PC \\ (ACC) + [(dma) \times 2^{16}] \rightarrow ACC \\ Affects OV; affected by OVM. \\ Affects C (TMS320C25). \\ Low-order bits of the ACC not affected. \\ \hline 15 14 13 12 11 10 9 8 7 6 5 4 3 2 \\ \hline 0 1 0 0 1 0 0 0 0 \\ \hline 0 \\ Data Memory Addree \\ \hline 0 \\ \hline 1 \\ 0 \\ 0 \\ Data \\ Memory Addree \\ \hline 0 \\ \\ \hline $	$ [< abel>] ADDH < dma> [< abel>] ADDH {ind}[, ] $ $ 0 \le dma \le 127 $ $ 0 \le next ARP \le 7 $ $ (PC) + 1 \rightarrow PC $ $ (ACC) + [(dma) \times 2^{16}] \rightarrow ACC $ $ Affects OV; affected by OVM. $ $ Affects C (TMS320C25). $ $ Low-order bits of the ACC not affected. $ $ 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 $ $ 0 1 0 0 1 0 0 0 0 $ $ Data Memory Address $ $ \hline 0 1 0 0 1 0 0 0 1 $ $ See Section 4.1 $ $ The contents of the addressed data memory location are added to the up half of the accumulator (bits 31 through 16). Low-order bits are unaffected by ADDH. The carry bit (C) on the TMS320C25 is set if the result of addition generates a carry; otherwise, C is unaffected. The carry bit only be set, not reset, by the ADDH instruction. $

# Add to Accumulator ADDK Short Immediate (TMS320C25)

Sh	ort	t Im	nme	dia	te	(TN	<u>1S3</u>	200	225	)			<u>AD</u>	Dk
[ <label></label>	] A[	DDK	<cc< td=""><td>onstai</td><td>nt&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></cc<>	onstai	nt>									
0 ≤ cons	tant	≤ 25	55											
(PC) + 1 (ACC) + Affects O Not affec	→ F 8-bi VM ted t	νC it pos and by Sλ	sitive C; af (M.	e cons fected	stant d by	→ A OVN	CC 1.			×				
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
4 4	~		1	1	0	Δ			0		`o noto	nt		

**Description** The 8-bit immediate value is added, right-justified, to the accumulator with the result replacing the accumulator contents. The immediate value is treated as an 8-bit positive number, regardless of the value of SXM.

Words

Encoding

Syntax Operands Execution

Cycles

. [	Cycle Timings for a Single Instruction														
	PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE														
′C25	1	. 1	1+p	1+p	1	1									
Γ		Cycle	limings for a	a Repeat Exe	cution										
′C25	5 not repeatable														
-															

Example

ADDK 5h

1



# ADDS

<i>Syntax</i> Ir	Direct: direct:	[ < la [ < la	ibel> ibel>	] A ] A	DDS DDS	<dr {ind</dr 	na>  }[,<	next	ARP	>]							
Operand	ts	0 ≤ 0 ≤	dma next	≤ ´ AR	27 P ≤ 7	,											
Executio	on	(PC (AC (dm Affe Affe Not	) + 1 C) + a) is cts O cts C affec	(dr a 10 V; a (T∣ ted	PC na) → ᢒ-bit u nffecte MS32 by S>	AC( unsig d by 0C2! (M.	C Ined OVN 5).	numi VI.	ber.								
Encodin	g	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	0	0	1	0	0	1	0		Dat	a Mer	mory	Addre	ss	
i.	ndirect:	0	1	0	0	1	0	0	1	1		;	See S	ection	n 4.1		
Words Cycles		exte rega that 0 an 1	nsion rdles ADD id a s	i si s of DS p hift	SXN SOUD SOUD	ssed. 1. Th ces th t of (	The e acc he sa ).	e dat cumu me r	a is Ilator esult	treat beh s as	ed as naves a an AD	a 16 as a 9D in	i-bit sign	unsi ed n ction	gned umb with	nun er. 1 SX	Note M =
					(	Cycle	Tim	ings	for a	Sing	gle Ins	truc	tion				
			PI/DI		PI/	DE		PE/D	1	PE	E/DE		PR/C	וכ	PF	R/DE	
	'20		1		2+	⊦d	_	1+p		2+	-d+p		-			-	
	′C25		1		2+	⊦d		1+p		2+	-d+p		1		2	2+d	
					(	Cycle	Tim	ings	for a	Rep	eat Ex	ecut	ion				
	20		n		2n+	⊦nd		n+p		2n+	-nd+p		-			-	
	1025		n		1+n	+nd		n+p		1+n	+nd+p		n		1+	n+nc	
Example		ADD. or ADD.	s s	DAT *	11 B	;(DP ;If efore	= e curi Inst	5) cent ructio	aux on	cili:	ary r Data	egi	ster Afte	cor r Inst	ntai t <b>ruct</b> i	ns 7 on	779.



# Add to Accumulator with Shift Specified by T Register

ADDT

<i>Syntax</i> Direct: Indirect:	[ <la [<la< th=""><th>bel&gt; bel&gt;</th><th>] AI ] AI</th><th>DDT DDT</th><th><dr {inc</dr </th><th>na&gt; <b>i</b>}[,&lt;ı</th><th>next</th><th>ARP</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></la<></la 	bel> bel>	] AI ] AI	DDT DDT	<dr {inc</dr 	na> <b>i</b> }[,<ı	next	ARP	>]							
Operands	0 ≤ 0 ≤	dma next	≤ 1 ARF	27 '≤ 7	,											
Execution	(PC (AC If S) The If S) The Affe	) + 1 C) + KM = en (c KM = en (c cts C cts C	→ F [(dr = 1: Ima) = 0: Ima) V; at	PC ma) > is signs is not ffecte 1S32	c 2 <sup>T  </sup> gn-e ot sig ed by 0C2!	registe xtend jn-ex v SXN 5).	er(3-0 led. tende 1 and	<sup>))</sup> ] → ed. I OV	(AC	C)						
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	0	1	0	1	0	0		Dat	a Me	mory	Addr	ess	
Indirect:	0	1	0	0	1	0	1	0	1			See S	ectio	n 4.1		
Description	The the	data resul	men t rep	nory lacin	valu g the	e is le e acce	eft-sl umul	nifteo ator	anc cont	l add ents.	ed to The	the left	accı shift	umula is d	ator, efine	with d by

the four LSBs of the T register, resulting in shift options from 0 to 15 bits. Sign extension on the data memory value is controlled by SXM.

## Words

1

ADDT

Cycles

	Cycle Timings for a Single Instruction													
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
'20	1	2+d	1+p	2+d+p	-	_								
′C25	1	2+d	1+p	2+d+p	1	2+d								
		Cycle <sup>-</sup>	<b>Fimings</b> for	a Repeat Exe	cution									
'20	n	2n+nd	n+p	2n+nd+p	_	-								
′C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd								

# Add to Accumulator <u>ADDT with Shift Specified by T Register ADDT</u>



ADLK			Lor	Ad ng I	d to mn	o A nedi	ccu iate	mu 9 Wi	lato ith	or Shi	ft_				AC	)LK
,																
Syntax	[< ;	3bel>	>] A	DLK	<cc< td=""><td>nstar</td><td>nt&gt;[,</td><td><shi< td=""><td>ft&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></shi<></td></cc<>	nstar	nt>[,	<shi< td=""><td>ft&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></shi<>	ft>]							
Operands	16- 0 ≤	bit co shif	onsta t ≤ 1	nt 5 (d	efaul	ts to	0)									
Execution	(PC (AC	;) + ; ;C) +	2 → F - [co	PC nstar	nt x 2	2shift]	→ A	CC								
	If S Th If S Th	XM = en -: XM = en 0	= 1: 3276 = 0: ≤ co	8 ≤ onsta	cons int ≤	tant 655	≤ 32 35.	767.								
	Affe Affe	ects ( ects (	DV; a C (TN	ffecto /IS32	ed by 20C2	/ OVI 5).	M an	d SX	M.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	1		Sł	nift		0	0	0	0	0	0	1	0
							16	6-bit (	Consta	ant						
Description	The mul whe as a	16-I ator. ether	bit im The the signe	nmed resu cons ed nu	iate It re tant imbe	value place is tre r. Th	, left s the ated ie shi	-shift acc as a ift co	ed as umul sign unt is	s spe ator ed tv s opt	cified cont vo's- ional	d, is a ents. comp and	adde SX olemo defa	d to t M de ent n ults t	the a etern umb o zei	iccu- nines er or ro.

Words

Cycles

	Cycle Timings for a Single Instruction													
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
′20	2	2	2+2p	2+2p	_	-								
′C25	2 2 2+2p 2+2p 2 2													
		Cycle 7	limings for	a Repeat Exe	cution									
′20	not repeatable – –													
′C25	not repeatable													

Example

ADLK 5,8

2





# Add to Auxiliary RegisterADRKShort Immediate (TMS320C25)ADRK

Syntax		[ <la< th=""><th>bel&gt;</th><th>] A</th><th>DRK</th><th><co< th=""><th>nsta</th><th>nt&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></co<></th></la<>	bel>	] A	DRK	<co< th=""><th>nsta</th><th>nt&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></co<>	nsta	nt>									
Operands		0 ≤	cons	stant	≤ 2	55											
Execution	1	(PC) AR(	) + 1 ARP	→ F ) + 8	PC B-bit	posit	ive c	onst	ant⊣	AR	(ARF	')					
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0	1	1	1	1	1	1	0			8	Bit C	onsta	nt		
Descriptic	on	The auxi The an 8	8-bi <sup>:</sup> liary addi -bit	t imn regis tion posit	nedia ster v takes tive in	te va with plac ntege	lue i the e in r.	s ado result the A	led, r t repl ARAU	ight- acin J, wi	justif g the th the	ied, <sup>-</sup> aux e imr	to the tiliary nedia	e curi regi te va	rently ister alue t	v sele cont reate	ected ents. ed as
Words		1															
Cycles																	
						Cycle	Tim	ings	for a	Sing	le In	struc	tion				
		F	PI/DI		PI/	DE		PE/C	1	PE	/DE		PR/C	DI	PI	R/DE	
	′C25		1					1+p		1	+p		1			1	
						Cycle	Tim	ings	for a	Rep	eat E	xecu	tion				
	′C25							nc	ot repe	atabl	e						
Example		ADRI	K 8	Oh	;(A	RP =	5)										
					В	efore	Inst	ructi	on				Afte	r Ins	tructi	on	
AR5 4321h AR5 43A1h											n						

<i>Syntax</i> Direct: Indirect:	[ <label>] AND <dma> [<label>] AND {ind}[,<next arp="">]</next></label></dma></label>
Operands	$0 \le dma \le 127$ $0 \le next ARP \le 7$
Execution	(PC) + 1 → PC (ACC(15-0)).AND.(dma) → ACC(15-0) 0 → ACC(31-16)
	Not affected by SXM.

Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	- 1	0	0	1	1	1	0	0	Data Memory Address						
Indirect:	0	1	0	0	1	1	1	0	1	Γ		See S	ectio	n 4.1		

Description The lower half of the accumulator is ANDed with the contents of the addressed data memory location. The upper half of the accumulator is ANDed with all zeroes. Therefore, the upper half of the accumulator is always zeroed by the AND instruction.

#### Words

Cycles

	Cycle Timings for a Single Instruction													
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
′20	1	2+d	1+p	2+d+p	-	-								
′C25	1	2+d	1+p	2+d+p	1	2+d								
		Cycle <sup>-</sup>	Timings for	a Repeat Exe	cution									
′20	n	2n+nd	n+p	2n+nd+p	-	-								
′C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd								

#### Example

AND or AND

1

DAT16 ;(DP = 4)

\*

; If current auxiliary register contains 528.

After Instruction



## ANDK

## AND Immediate with Accumulator with Shift

ANDK

[<18	ibei>		NDK	<00	onstai	π>[	, <sni< th=""><th>π&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></sni<>	π>]							
16-I 0 ≤	bit co shift	onsta t ≤ 1	nt 5 (de	efaul	ts to	0)									
(PC (AC 0 →	) + 2 C(30 ACC	2 → F D-0)) C(31)	PC .ANI and	D.[(c all c	onsta other	int x bit p	2 <sup>shif</sup> ositic	<sup>t</sup> )] → ons u	AC(	C(30 upied	-0) d by	shifte	ed co	nsta	nt.
Not	affeo	cted I	by SX	KM.											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1		Sh	ift		0	0	0	0	0	1	0	0
						16	6-bit (	Consta	ant						
	$\begin{bmatrix} < 1 \\ 16 \\ 0 \\ \le \end{bmatrix}$ $\begin{pmatrix} PC \\ (AC \\ 0 \\ 0 \\ 15 \\ \hline 1 \\ 1 \\$	$\begin{bmatrix} <  abe  > \\ 16 - bit co \\ 0 \le shift \\ (PC) + 2 \\ (ACC(30) \\ 0 \rightarrow ACC) \\ Not affec \\ 15  14 \\ \hline 1  1 \end{bmatrix}$	$\begin{bmatrix} \langle \text{ label} \rangle \end{bmatrix} \text{ All } \\ 16 \text{-bit consta} \\ 0 \leq \text{shift} \leq 1 \\ (PC) + 2 \rightarrow F \\ (ACC(30-0)) \\ 0 \rightarrow ACC(31) \\ \text{Not affected } \\ 15  14  13 \\ \hline 1  1  0 \\ \hline \end{bmatrix}$	[ <label>] ANDR 16-bit constant <math>0 \le \text{shift} \le 15</math> (de (PC) + 2 <math>\rightarrow</math> PC (ACC(30-0)).ANI <math>0 \rightarrow ACC(31)</math> and Not affected by S) 15 14 13 12 1 1 0 1</label>	$[< abel ^2] ANDK < cc$ $16-bit constant$ $0 \le shift \le 15 (default)$ $(PC) + 2 \rightarrow PC$ $(ACC(30-0)).AND.[(c 0 \rightarrow ACC(31) and all c 0)]$ $Not affected by SXM.$ $15 14 13 12 11$ $1 1 0 1$	$[< abel ^{2}] ANDK < constant$ $16-bit constant$ $0 \le shift \le 15 (defaults to r)$ $(PC) + 2 \rightarrow PC$ $(ACC(30-0)).AND.[(constance) + 2CC(31) and all other r)$ $ACC(31) and all other r)$	$\begin{bmatrix} \langle \text{Tabel} \rangle \end{bmatrix} \text{ ANDK } \langle \text{constant} \rangle \begin{bmatrix} 16-\text{bit constant} \\ 0 \leq \text{shift} \leq 15 \text{ (defaults to 0)} \\ (\text{PC}) + 2 \rightarrow \text{PC} \\ (\text{ACC}(30-0)).\text{AND.}[(\text{constant x} \\ 0 \rightarrow \text{ACC}(31) \text{ and all other bit p} \\ \text{Not affected by SXM.} \\ \hline 15 14 13 12 11 10 9 \\ \hline 1 1 0 1 \\ \hline \text{Shift} \\ \hline 16 \end{bmatrix}$	$[] ANDK < constant>[,$	$[] ANDK < constant>[,]$ $16-bit constant$ $0 \le shift \le 15 (defaults to 0)$ $(PC) + 2 \rightarrow PC$ $(ACC(30-0)).AND.[(constant x 2shift)] \rightarrow$ $0 \rightarrow ACC(31) and all other bit positions u$ Not affected by SXM. $15 14 13 12 11 10 9 8 7$ $1 1 0 1 Shift 0$ $16-bit Consta$	$[\langle \text{labels} \rangle] \text{ ANDK } \langle \text{constants} \rangle [\langle \text{snifts} \rangle]$ $16\text{-bit constant}$ $0 \leq \text{shift} \leq 15 \text{ (defaults to 0)}$ $(PC) + 2 \rightarrow PC$ $(ACC(30\text{-}0))\text{.AND.} [(\text{constant x } 2^{\text{shift}})] \rightarrow ACC$ $0 \rightarrow ACC(31) \text{ and all other bit positions unocc}}$ Not affected by SXM. $15 \text{ 14 } 13 \text{ 12 } 11 \text{ 10 } 9 \text{ 8 } 7 \text{ 6}$ $1 \text{ 1 } 0 \text{ 1 } \text{ Shift } 0 \text{ 0}$ $16\text{-bit Constant}$	$[\langle \text{label} \rangle] \text{ ANDK } \langle \text{constant} \rangle [\langle \text{snift} \rangle]$ $16\text{-bit constant}$ $0 \leq \text{shift} \leq 15 \text{ (defaults to 0)}$ $(PC) + 2 \rightarrow PC$ $(ACC(30\text{-}0)).\text{AND.}[(\text{constant x } 2^{\text{shift}})] \rightarrow ACC(30)$ $0 \rightarrow ACC(31) \text{ and all other bit positions unoccupied}$ Not affected by SXM. $15 \text{ 14 } 13 \text{ 12 } 11 \text{ 10 } 9 \text{ 8 } 7 \text{ 6 } 5$ $1 \text{ 1 } 0 \text{ 1 } \text{ Shift} \text{ 0 } 0 \text{ 0}$ $16\text{-bit Constant}$	$[\langle \text{label} \rangle] \text{ ANDK } \langle \text{constant} \rangle [, \langle \text{shift} \rangle]$ $16\text{-bit constant}$ $0 \leq \text{shift} \leq 15 \text{ (defaults to 0)}$ $(PC) + 2 \rightarrow PC$ $(ACC(30\text{-}0)).\text{AND.}[(\text{constant x } 2^{\text{shift}})] \rightarrow ACC(30\text{-}0)$ $0 \rightarrow ACC(31) \text{ and all other bit positions unoccupied by}$ Not affected by SXM. $15 \text{ 14 } 13 \text{ 12 } 11 \text{ 10 } 9 \text{ 8 } 7 \text{ 6 } 5 \text{ 4}$ $1 \text{ 1 } 0 \text{ 1 } \text{ Shift } 0 \text{ 0 } 0 \text{ 0}$ $16\text{-bit Constant}$	$[\langle \text{rabel} \rangle] \text{ ANDK } \langle \text{constant} \rangle [, \langle \text{shift} \rangle]$ $16\text{-bit constant}$ $0 \leq \text{shift} \leq 15 \text{ (defaults to 0)}$ $(\text{PC}) + 2 \rightarrow \text{PC}$ $(\text{ACC}(30\text{-}0)).\text{AND.}[(\text{constant x } 2^{\text{shift}})] \rightarrow \text{ACC}(30\text{-}0)$ $0 \rightarrow \text{ACC}(31) \text{ and all other bit positions unoccupied by shifted}$ Not affected by SXM. $15 \text{ 14 } 13 \text{ 12 } 11 \text{ 10 } 9 \text{ 8 } 7 \text{ 6 } 5 \text{ 4 } 3$ $1 \text{ 1 } 0 \text{ 1 } \text{ Shift} \text{ 0 } 0 \text{ 0 } 0 \text{ 0 } 0$ $16\text{-bit Constant}$	$[\langle \text{Iabel} \rangle] \text{ ANDK } \langle \text{constant} \rangle [, \langle \text{snift} \rangle]$ $16\text{-bit constant}$ $0 \leq \text{shift} \leq 15 \text{ (defaults to 0)}$ $(PC) + 2 \rightarrow PC$ $(ACC(30\text{-}0)) \text{.AND.} [(\text{constant } x 2^{\text{shift}})] \rightarrow ACC(30\text{-}0)$ $0 \rightarrow ACC(31) \text{ and all other bit positions unoccupied by shifted co}$ Not affected by SXM. $15 \text{ 14 } 13 \text{ 12 } 11 \text{ 10 } 9 \text{ 8 } 7 \text{ 6 } 5 \text{ 4 } 3 \text{ 2}$ $1 \text{ 1 } 0 \text{ 1 } \text{ Shift } 0 \text{ 0 } 0 \text{ 0 } 0 \text{ 1}$ $16\text{-bit Constant}$	$[\langle \text{labels} \rangle] \text{ ANDK } \langle \text{constants} \rangle [\langle \text{snifts} \rangle]$ $16\text{-bit constant}$ $0 \leq \text{shift} \leq 15 \text{ (defaults to 0)}$ $(PC) + 2 \rightarrow PC$ $(ACC(30\text{-}0))\text{.AND.} [(\text{constant x } 2^{\text{shift}})] \rightarrow ACC(30\text{-}0)$ $0 \rightarrow ACC(31) \text{ and all other bit positions unoccupied by shifted constants}$ $Not \text{ affected by SXM.}$ $15 \text{ 14 } 13 \text{ 12 } 11 \text{ 10 } 9 \text{ 8 } 7 \text{ 6 } 5 \text{ 4 } 3 \text{ 2 } 1$ $1 \text{ 1 } 0 \text{ 1 } \text{ Shift} \text{ 0 } 0 \text{ 0 } 0 \text{ 0 } 1 \text{ 0}$ $16\text{-bit Constant}$

**Description** The 16-bit immediate constant is left-shifted as specified and ANDed with the accumulator. The result is left in the accumulator. Low-order bits below and high-order bits above the shifted value are treated as zeroes, clearing the corresponding bits in the accumulator. Note that the accumulator's most-significant bit is always zeroed regardless of the shift-code value.

#### Words

2

Cycles

		Cycle 1	<b>Fimings</b> for	a Single Instr	ruction									
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
'20	2	2	2+2p	2+2p	-	-								
′C25	2	2	2+2p	2+2p	2	2								
	Cycle Timings for a Repeat Execution													
′20		not rep	eatable		-	-								
′C25	5 not repeatable													

Example

ANDK OFFFFh, 12



# APAC

Syntax	[< a	ibel>	) A	PAC												
Operands	Nor	е														
Execution	(PC (AC	) + <sup>·</sup> C) +	l → F · (shi	PC fted	P ree	gister	)_→ /	ACC								
	Affe Affe Not	cts C cts C affeo	DV; a C (TN cted	ffecte 1S32 by SX	ed by 0C2 KM.	/ PM 5).	and	OVM	l.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	<u></u> 1	0	0	0	0	1	0	1	0	1

**Description** The contents of the P register are shifted as defined by the PM status bits and added to the contents of the accumulator. The result is left in the accumulator. APAC is not affected by the SXM bit of the status register; the P register is always sign-extended.

The APAC instruction is a subset of the LTA, LTD, MAC, MACD, MPYA, and SQRA instructions.

## Words

1

### Cycles

		Cycle <sup>-</sup>	Timings for a	a Single Inst	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
<b>′20</b>	1 ·	1	1+p	1+p	-	_ `.
′C25	1	1	1+p	1+p	1	1
		Cycle	Timings for a	a Repeat Exe	cution	
'20	n	n	n+p	n+p	, -	-
′C25	n	n	n+p	n+p	n	n

#### Example

APAC ; (PM = 0)



2

в

PRG191

Syntax	[< a	abel>	·] B	<pr< th=""><th>na&gt; </th><th>[,{ind</th><th>}[,&lt;</th><th>next</th><th>ARP</th><th>&gt;]]</th><th></th><th></th><th></th><th></th><th></th><th></th></pr<>	na>	[,{ind	}[,<	next	ARP	>]]						
Operands	0 ≤ 0 ≤	pma next	i≤6 tARI	5535 <sup>•</sup> ≤ 7	5 7											
Execution	pma Moo	n → F dify A	PC AR(A	RP)	and	ARP	as sp	pecifi	ed.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	1	1	1	1			See S	Sectio	n 4.1		
						Pi	ogra	n Mei	mory	Addre	ess					

**Description** The current auxiliary register and ARP are modified as specified, and control passes to the designated program memory address (pma). Note that no AR or ARP modification occurs if nothing is specified in those fields. Pma can be either a symbolic or a numeric address.

Words

Cycles

		Cycle	Timings for a	a Single Inst	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
′20	2 (br int	t-to-int)	2+p (in	t-to-ext)	-	-
	2+p (ex	t-to-int)	2+2p (e:	kt-to-ext)	-	-
'C25	True Condit Destinatio	ions: on on-chip RA	M:			
	2	2	2+2p	2+2p	2	2
	Destinatio	on on-chip RC 3	)M: 3+2p	3+2p	3	3
	Destinatio 3+p	on external me 3+p	emory: 3+3p	3+3p	3+p	3+p
	False Condi Destinatio	tion: on anywhere:				
	2	2	2+2p	2+2p	2	2
		Cycle	Timings for	a Repeat Exe	ecution	
′20		not rep	eatable		_	_
′C25			not rep	eatable		

Example

;191 is loaded into the program counter, ;and the program continues running from ;that location.

# BACC

Syntax	[ <la< th=""><th>bel&gt;</th><th>] B.</th><th>ACC</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></la<>	bel>	] B.	ACC												
Operands	Non	е								,						
Execution	(AC	C(15	5-0))	→ F	с											
Encoding	15	14 1	13 0	12	11 1	10	9	8 0	70	6 0	5	4	3	2	1	0
Description	The bran	brar ch a	nch u ddre:	uses ss.	the	lower	half	of	the	accui	mula	tor (	bits	15-0)	for	the
Words	1															
Cycles	<b></b>															
					Cycl	e Timi	ngs f	ora	Sin	gle In:	struc	tion				
	F	PI/DI	.	PI/	DE	F	PE/DI		Р	E/DE		PR/	DI	PR	/DE	
<b>′2</b> 0	)	2			2		2+p			2+p		_				
′C28	5 De	stina 2	tion c	n-ch	ip RA 2	AM:	2+p			2+p	,	2			2	
	De	stina 3	tion c	n-ch	ip RC 3	DM:	3+p		. :	3+p		3			3	
	De	stina 3+n	tion e	xtern	al me + n	emory:	3+2n		3	+2n		3+1	n	3	+n	
		<u> </u>				e Timi	nas f	ora	Rer	peat F	Xecu	tion			· P	
· · · · · · · · · · · · · · · · · · ·	,				not r	eneatal	nie i							1	_	
/C2F	[				1011	opoului	not	ren	eatab	le				1		
020	L															
Example	BAC	С														



Syntax	[< a	abel>	-] B.	ANZ	<pr< th=""><th>na&gt;[</th><th>,{ind</th><th>}[,<r< th=""><th>next .</th><th>ARP</th><th>&gt;]]</th><th></th><th></th><th></th><th></th><th></th></r<></th></pr<>	na>[	,{ind	}[, <r< th=""><th>next .</th><th>ARP</th><th>&gt;]]</th><th></th><th></th><th></th><th></th><th></th></r<>	next .	ARP	>]]					
Operands	0 ≤ 0 ≤	pma next	ai≤6 tARI	5535 °≤7	5											
Execution	lf A Th Els Moo	R(Af en p ie (P dify <i>f</i>	RP)≠ ma - C) + AR(A	0: PC; 2 → RP)	PC. as sp	pecifie	ed.									
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	0	1	1	1			See S	Sectio	n 4.1		
						Pr	ogra	m Me	mory	Addre	ess					

**Description** Control is passed to the designated program memory address (pma) if the current auxiliary register is not equal to zero. Otherwise, control passes to the next instruction. The current auxiliary register and ARP are also modified as specified.

The current auxiliary register is either incremented or decremented from zero when the branch is not taken. Note that the AR modification defaults to \*- (decrement current AR by one) when nothing is specified, making it compatible with the TMS320C1x. Pma can be either a symbolic or a numeric address.

#### Words

2

#### Cycles

		Cycle	Timings for a	a Single Inst	ruction								
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
′20	2 (br int	-to-int)	2+p (in	t-to-ext)	-	-							
	2+p (ex	t-to-int)	2+2p (e	xt-to-ext)	-	-							
'C25	True Condit Destinatio	ions: on on-chip RA	M:		_								
	2	2	2+2p	2+2p	2	2							
	Destinatio	on on-chip RC	DM:										
	3	3	3+2p	3+2p	3	3							
	Destinatio	on external me	emory:										
	3+p	3+p	3+3p	3+3p	3+p	3+p							
	False Condi Destinatio	tion: on anywhere:											
	2	2	2+2p	2+2p	2	2							
	,	Cycle Timings for a Repeat Execution											
'20		not rep	eatable		-	-							
′C25		Cycle Timings for a Repeat Execution       not repeatable     -       not repeatable											

# BANZ

Example 1	BANZ	PRG35	,*-		×
			Before Instruction	n	After Instruction
		AR	1h	AR	0h
		РС	46h	PC	35h
	or				
		AR	Oh	AR	0FFFFh
		РС	46h	PC	48h
Example 2	BANZ	PRG64	<b>, *</b> +		
			Before Instruction	n	After Instruction
		AR	OFFFFh	AR	0h
		РС	117h	PC	64h
	or				
		AR	Oh	AR	1h
		PC	117h	PC	119h

## Note:

BANZ is designed for loop control using the auxiliary registers as loop counters. Using \*0+ or \*0- allows modification of the loop counter by a variable step size. Care must be exercised when doing this, however, because the auxiliary registers behave as modulo 65536 counters, and zero may be passed without being detected if AR0 > 1.

Syntax	[ <la< th=""><th>bel&gt;</th><th>] BI</th><th>BNZ</th><th><pr< th=""><th>na&gt;[,</th><th>{ind</th><th>}[,<r< th=""><th>next</th><th>4RP&gt;</th><th>&gt;]]</th><th></th><th></th><th></th><th></th><th></th></r<></th></pr<></th></la<>	bel>	] BI	BNZ	<pr< th=""><th>na&gt;[,</th><th>{ind</th><th>}[,<r< th=""><th>next</th><th>4RP&gt;</th><th>&gt;]]</th><th></th><th></th><th></th><th></th><th></th></r<></th></pr<>	na>[,	{ind	}[, <r< th=""><th>next</th><th>4RP&gt;</th><th>&gt;]]</th><th></th><th></th><th></th><th></th><th></th></r<>	next	4RP>	>]]					
Operands	0 ≤ 0 ≤	pma next	≤6 ARF	5535 ′≤7												
Execution	If ter The Els Moc	st/co en pr e (P lify A	ontrol ma → C) + AR (A	(TC; 2 → 2 → (RP)	) sta PC. and	tus b ARP	it = ' as s	1: pecif	ied.							
	Alle	ctea	by I	С.												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	0	0	1	1			See S	ectio	n 4.1		
						Pr	ograr	n Me	mory	Addre	SS					

**Description** The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address if TC = 1. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. Pma can be either a symbolic or a numeric address. Note that the TC bit may be affected by the BIT, BITT, CMPR, LST1, NORM, RTC, and STC instructions.

Words

2

BBNZ

PRG650

Cycles

		Cycle <sup>-</sup>	Timings for a	a Single Inst	ruction								
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
<i>'</i> 20	2 (br in	t-to-int)	2+p (in	t-to-ext)	-	-							
	2+p (ex	t-to-int)	2+2p (e	kt-to-ext)	_	-							
′C25	True Condit Destinatio	ions: on on-chip RA	M:										
	2	2	2+2p	2+2p	2	2							
	Destinatio	estination on-chip ROM:											
	3	3 3 3+2p 3+2p 3 3											
	Destinatio	on external me	emory:	0.10	<b>Q</b> /	0							
	3+p	3+p	3+3p	3+3p	3+p	3+p							
	False Condi	tion:											
	2	2	2+2p	2+2p	2	2							
		Cycle	Timings for	a Repeat Exe	cution								
′20		not rep	eatable		-	-							
′C25			not rep	eatable									

Example

;If TC = 1, 650 is loaded into the ;program counter; otherwise, the ;program counter is incremented ;by 2.

# Branch on Bit Equal to Zero

Syntax	[< a	abel>	•] B	BZ ·	<pma< th=""><th>a&gt;[,{</th><th>ind}[</th><th>,<ne< th=""><th>xt Al</th><th>RP&gt;</th><th>]]</th><th></th><th></th><th></th><th></th><th></th></ne<></th></pma<>	a>[,{	ind}[	, <ne< th=""><th>xt Al</th><th>RP&gt;</th><th>]]</th><th></th><th></th><th></th><th></th><th></th></ne<>	xt Al	RP>	]]					
Operands	0 ≤ 0 ≤	pma next	ai≤6 tARF	553§ 2 ≤ 7	5 7											
Execution	lf te Th Els Moo Affe	est/co en p se (P dify / ected	ontro ma – C) + AR(A by T	I (TC → PC 2 → RP) C bit	) sta PC. and t.	ntus b ARP	it = as sp	0: Decifi	ed.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	0	0	0	1			See S	Sectio	n 4.1		
						Pi	ograi	n Mei	mory.	Addre	ess					
Description	The ther wise occi or a	curr pas e, co urs if nur	ent a ses t ntrol noth neric	auxili o the pass ning addi	ary r e des ses to is spo ress.	egisto ignati o the ecifieo Not	er an ed pi next d in <sup>s</sup> e tha	id AF rogra insti those at the	RP and m m ructio field TC	re mo emor on. ds. F bit is	odifie y ad No A Pma e s affe	ed as dress AR or can b ected	spe if T( ARI e eit by 1	cified C = ( P mo her a the B	I. Co ). O dific: sym BIT, E	ntrol ther- ation bolic BITT,

CMPR, LST1, NORM, RTC, and STC instructions.

#### Words

2

Cycles

		Cycle	Timings for	a Single Inst	ruction	
1	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
20 [	2 (br in	Cycle       DI     PI/DE       (br int-to-int)       +p (ext-to-int)       Conditions:       sstination on-chip R/       2       estination on-chip R/       3       stination external me       p     3+p       Condition:       stination anywhere:       2	2+p (in	t-to-ext)	-	-
	2+p (ex	t-to-int)	2+2p (e	xt-to-ext)	-	-
25	True Condit Destination	ions: on on-chip RA			•	
	2	2	2+2p	2+2p	2	2
	Destination 3	on on-chip RC 3	OM: 3+2p	3+2p	3	3
	Destinati 3+p	on external me 3+p	emory: 3+3p	3+3p	3+p	3+p
	False Cond Destination	tion: on anywhere:				
	2	2	2+2p	2+2p	2	2
		Cycle	Timings for	a Repeat Exe	ecution	
20 [		not rep	eatable		<u> </u>	-
25			not rep	peatable		

**Example** BBZ PRG325 ; If TC = 0, 325 is loaded into the ;program counter; otherwise, the ;program counter is incremented ;by 2.

## BBZ

# Branch on Carry (TMS320C25)

Syntax	[< a	ibel>	·] B	C <	oma>	>[,{in	d}[,	<nex< th=""><th>t AR</th><th>P&gt;]]</th><th></th><th></th><th></th><th></th><th></th><th></th></nex<>	t AR	P>]]						
Operands	0 ≤ 0 ≤	pma next	i≤6 ∶ARF	5535 °≤7	5											
Execution	lf ca Th Els Moo Affe	If carry bit C = 1: Then pma $\rightarrow$ PC; Else (PC) + 2 $\rightarrow$ PC. Modify AR(ARP) and ARP as specified. Affected by C.														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	1	1	1	0	1	See Section 4.1						
	Program Memory Address															

**Description** The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address if the carry bit C is high. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. Pma can be either a symbolic or a numeric address.

Note that the carry bit C is affected by all add, subtract, and accumulate instructions as well as the ABS, LST1, NEG, RC, SC, rotate, and shift instructions. The carry bit is not affected by execution of BC, BNC, or non-arithmetic instructions.

```
Words
```

2

BC

Cycles

	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/C				
′C25	True Conditions:									
	Destination on-chip RAM:									
	2	2	2+2p	2+2p	2	2				
	Destination on-chip ROM:									
	3 3		3+2p	3+2p	3	3				
	Destination external memory:									
	3+p	3+p	3+3p	3+3p	3+p	3+µ				
	False Condition:									
	Destination anywhere:									
	2	2	2+2p	2+2p	2	2				
	Cycle Timings for a Repeat Execution									
′C25	not repeatable									

Example

PRG512 ;If the carry bit C = 1, 512 is loaded ;into the program counter; otherwise, ;the PC is incremented by 2.
		Branch	if Acc	um	ula	tor						
BGEZ	Gre	<u>ater Tha</u>	in or E	qu	al t	o Z	erc	)			BG	iEZ
*												
Syntax	[ <label>]</label>	BGEZ <pm< td=""><td>a&gt;[,{ind}</td><td>·[,&lt;</td><td>next A</td><td>\RP&gt;</td><td>]]</td><td></td><td></td><td></td><td></td><td></td></pm<>	a>[,{ind}	·[,<	next A	\RP>	]]					
Operands	$0 \le pma \le 0 \le next Al$	65535 ₹P ≤ 7										
Execution	lf (ACC) ≥ Then pma Else (PC) Modify AR	0: → PC; + 2 → PC. (ARP) and /	ARP as sp	peci	fied.							
Encoding	15 14 13	3 12 11	10 9	8	7	6	5	4	3	2	1	0
	1 1 1	1 0	1 0	0	1			See S	Section	า 4.1		
			Program	n Me	emory	Addre	SS					
Words	control pass occurs if no or a numeric 2	thing is spec address.	xt instruc cified in t	tion	. Not	e that is. P	no ma o	AR o can b	or ARF	ner a	difica	ation bolic
Cycles	r	Cyclo	Timinge	for	Sing		+++++	otion				
	PI/DI	PI/DE	PE/D		PE			PR/	DI	PF	R/DE	
'20	2 (br in	t-to-int)	2+p	) (int	t-to-ex	(t)	╈				_	$\neg$
	2+p (e)	kt-to-int)	2+2	o (e>	ct-to-e	xt)					-	
'C25	True Condi Destinati 2	tions: on on-chip R/ 2	AM: 2+2p		2-	+2p		2			2	
	Destinati 3	on on-chip R( 3	OM: 3+2p		3-	+2p		3			3	
	Destinati 3+p	on external m 3+p	emory: 3+3p		3-	 +3p		3+	р	3	- +p	
	False Cond Destinati 2	ition: on anywhere: 2	2+2p		2-	+2p		2			2	
		Cycle	Timings	for	a Rep	eat E	xecu	ition				
· '20		not rep	peatable					_			-	
′C25			no	t rep	eatabl	е						

Example

BGEZ PRG217

;217 is loaded into the program ;counter if the accumulator is ;greater than or equal to zero.

Syntax	[< a	bel>	·] B	GZ ·	<pma< th=""><th>a&gt;[,{i</th><th>ind}[</th><th>,<ne< th=""><th>ext A</th><th>RP&gt;]</th><th>]]</th><th></th><th></th><th></th><th></th><th></th></ne<></th></pma<>	a>[,{i	ind}[	, <ne< th=""><th>ext A</th><th>RP&gt;]</th><th>]]</th><th></th><th></th><th></th><th></th><th></th></ne<>	ext A	RP>]	]]					
Operands	0 ≤ 0 ≤	pma next	i≤6 tARF	5535 °≤7	5											
Execution	lf (. Th Els Mod	ACC en p ie (F dify A	) > ( oma PC) + AR(A	): → P( - 2 <i>-</i> ⊣ RP)	C; ▶ PC. and	ARP	as sp	pecifi	ed.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	0	0	1	1			See S	Sectio	n 4.1		
						Pr	ograr	n Me	mory	Addre	ess					

**Description** The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the contents of the accumulator are greater than zero. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. Pma can be either a symbolic or a numeric address.

Words

2

BGZ

PRG342

Cycles

		Cycle Timings for a Single Instruction												
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
′20	2 (br int	t-to-int)	2+p (in	t-to-ext)	-	. –								
	2+p (ex	t-to-int)	2+2p (e	kt-to-ext)	-	-								
'C25	True Condit Destinatio	ions: on on-chip RA	M:											
	2	2	2+2p	2+2p	2	2								
	Destinatio	on on-chip RC	DM:											
	3	3	3+2p	3+2p	3	3								
	Destinatio	on external me	mory:											
	3+p	3+p	3+3p	3+3p	3+p	3+p								
	False Condi Destinatio	tion: on anywhere:												
	2	2	2+2p	2+2p	2	2								
		Cycle	Timings for	a Repeat Exe	cution									
'20		not rep	eatable		-	-								
′C25			not rep	eatable										

Example

;342 is loaded into the program ;counter if the accumulator is ;greater than zero.

# Branch on I/O Status Equal to Zero

Syntax	[< a	bel>	) B	IOZ	<pm< th=""><th>a&gt;[,</th><th>{ind}</th><th>[,<n< th=""><th>ext A</th><th>RP&gt;</th><th>·]]</th><th></th><th></th><th></th><th></th><th></th></n<></th></pm<>	a>[,	{ind}	[, <n< th=""><th>ext A</th><th>RP&gt;</th><th>·]]</th><th></th><th></th><th></th><th></th><th></th></n<>	ext A	RP>	·]]					
Operands	0 ≤ 0 ≤	pma next	i≤6 tARF	5535 °≤7	57											
Execution	lf Bl Th Els Mod	0 = en p se (P dify A	0: ma ⊣ C) + AR(A	• PC; 2 → RP)	PC. and	ARP	as sp	pecifi	ed.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	0	1	0	1			See S	Sectio	n 4.1		
	Program Memory Address															

**Description** The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the BIO pin is low. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. Pma can be either a symbolic or a numeric address.

BIOZ in conjunction with the  $\overline{BIO}$  pin can be used to test if a peripheral is ready to send or receive data. Polling the  $\overline{BIO}$  pin using BIOZ may be preferable to an interrupt when executing time-critical loops.

#### Words

#### Cycles

		Cycle	Timings for	a Single Inst	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
<i>'</i> 20	2 (br int	t-to-int)	2+p (in	t-to-ext)	-	
	2+p (ex	t-to-int)	2+2p (e	xt-to-ext)	_	_
'C25	True Condit Destinatio	ions: on on-chip RA	M:			
	2	2	2+2p	2+2p	2	2
	Destinatio	on on-chip RC	DM:			
	3	3	3+2p	3+2p	3	3
	Destinatio	on external me	emory:			
	3+p	3+p	3+3p	3+3p	3+p	3+p
	False Condi Destinatio	tion: on anywhere:				
	2	2	2+2p	2+2p	2	2
		Cycle `	Timings for	a Repeat Exe	ecution	
'20		not rep	eatable		-	. –
'C25			not rep	peatable		

#### Example

BIOZ

PRG64

2

; If the  $\overline{\text{BIO}}$  pin is active (low), ; then a branch to location 64 ; occurs.

### BIOZ

<i>Syntax</i> Direct: Indirect:	[< a [< a	ibel> ibel>	·] B ·] B	IT < IT {i	dma∶ nd},•	>, <b <bit o<="" th=""><th>it coc code&gt;</th><th>le&gt; &gt;[,&lt;ı</th><th>next .</th><th>ARP</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th></bit></b 	it coc code>	le> >[,<ı	next .	ARP	>]					
Operands	0 ≤ 0 ≤ 0 ≤	dma next bit c	i ≤ 1 t ARI code	27 P ≤ 7 ≤ 15	7											
Execution	(PC (dm Affe	) + ´ a bit cts T	l → atb C.	PC it add	dress	(15-	bit co	ode))	) → 1	Ċ.						
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	1	0	0	1		Bit (	Code		0		Dat	a Me	mory	Addre	ess	
Indirect:	1	0	0	1		Bit (	Code		1			See S	Sectio	n 4.1		
Description	The	віт	instri	uctio	n cor	oies t	he sp	ecifi	ed bi	t of t	he da	ata m	nemo	rv va	lue te	o the

.

**Description** The BIT instruction copies the specified bit of the data memory value to the TC bit of status register ST1. Note that the BITT, CMPR, LST1, and NORM instructions also affect the TC bit in status register ST1. A bit code value is specified that corresponds to a certain bit address in the instruction, as given by the following table:

	DIL CODE
Bit Address	<u>11 10 9 8</u>
(LSB) 0	1 1 1 1
1	1 1 1 0
2	1 1 0 1
3	1100
4	1 0 1 1
5	1010
6	1001
7	1000
8	0111
9	0110
10	0101
11	0100
12	0011
13	0010
14	0001
(MSB) 15	0 0 0 0

Words

1

Cy	cles
----	------

	Cycle Timings for a Single Instruction											
PI/DI PI/DE PE/DI PE/DE PR/DI PR/												
′20	1	2+d	1+p	2+d+p	-	-						
′C25	1	2+d	1+p	2+d+p	1	2+d						
		Cycle	limings for	a Repeat Exe	cution							
'20	n	2n+nd	n+p	2n+nd+p	-	-						
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd						

#### Example

BIT 0h,8h ;(DP = 488) or BIT \*,8 ;If current auxiliary register contains 0F400h.



Special circumstances and results have been identified when using this instruction with the TMS32020. Under the following conditions, the BIT instruction may affect the contents within the accumulator:

- 1) The overflow mode is set (the OVM status register bit is set to one).
- 2) And, the two LSBs of the BIT instruction opcode word are zero.
  - a) If direct memory addressing is used, every fourth data word is affected while all other locations remain unaffected.
  - b) If indirect memory addressing is used, the two LSBs will be zero when a new ARP is not selected or when a new ARP is selected and that ARP is 0 or 4.
- And, adding the contents of the accumulator and the contents of the addressed data memory location, shifted by 2<sup>(bit code)</sup>, causes an overflow of the accumulator.

When all of these conditions are met, the contents of the accumulator will be replaced by a positive or negative saturation value, depending on the polarity of the overflow. To avoid this phenomenon, see "TMS32020 PRODUCT NOTIFICATION" in Appendix A.

Syntax Direct: Indirect:	[ <la [<la< th=""><th>ibel&gt; ibel&gt;</th><th>] BI ] BI</th><th>TT TT</th><th><dm {ind}</dm </th><th>a&gt; [,<n< th=""><th>ext A</th><th>RP&gt;</th><th>]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></n<></th></la<></la 	ibel> ibel>	] BI ] BI	TT TT	<dm {ind}</dm 	a> [, <n< th=""><th>ext A</th><th>RP&gt;</th><th>]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></n<>	ext A	RP>	]							
Operands	0 ≤ 0 ≤	dma next	≤ 1 ARF	27 '≤7	7											
Execution	(PC) (dm Affe	PC) + 1 → PC dma bit at bit address (15-T register(3-0))) → TC Affects TC.														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	1	0	1	1	1	0		Dat	ta Me	mory	Addre	əss	
Indirect:	0	1	0	1	0	1	1	1	1			See S	ectio	n 4.1		

**Description** The BITT instruction copies the specified bit of the data memory value to the TC bit of status register ST1. Note that the BIT, CMPR, LST1, and NORM instructions also affect the TC bit in status register ST1. The bit address is specified by a bit code value contained in the LSBs of the T register, as given in the following table:

Bit Address	Bit Code 3 2 1 0
(LSB) 0	1 1 1 1
1	1 1 1 0
2	1 1 0 1
3	1 1 0 0
4	1011
5	1010
6	1001
7	1000
8	0111
9	0110
10	0101
11	0 1 0 0
12	0 0 1 1
13	0 0 1 0
14	
	0001
(MSB) 15	0000

Words

1

Cycles

		Cycle Timings for a Single Instruction											
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
'20	1	2+d	1+p	2+d+p	-	-							
′C25	1	2+d	1+p	2+d+p	1	2+d							
	Cycle Timings for a Repeat Execution												
ʻ20	n	2n+nd	n+p	2n+nd+p	_	-							
′C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd							

# BITT

#### Example

Oh ;Value in T register points to bit 14 of ;data word (DP = 240).

Or BITT

BITT

\* ;If current auxiliary register contains 7800h.



# Branch if Accumulator BLEZ Less Than or Equal to Zero

BLEZ

	L					Pi	ogra	n Mei	nory	Addre	ess					
	1	1	1	1	0	0	1	0	1			See S	Sectio	n 4.1		
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Execution	lf ( Th Els Moe	ACC en p se (F dify A	) ≤ ( oma - PC) + AR(A	): → PC - 2 - .RP)	;; → PC. and	ARP	as sp	pecifi	ed.							
Operands	0 ≤ 0 ≤	pma next	i≤6 tARF	5535 °≤7	5 7											
-,	L		1 0.		pn	.u [/	[	L/	0/11/		11					

**Description** The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the contents of the accumulator are less than or equal to zero. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. Pma can be either a symbolic or a numeric address.

2

BLEZ

Cycles

Suntax

		Cycle ]	Timings for	a Single Insti	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	2 (br int	t-to-int)	2+p (in	t-to-ext)	-	-
	2+p (ex	t-to-int)	2+2p (e	xt-to-ext)	_	-
'C25	True Condit Destinatio	ions: on on-chip RA	M:			
	2	2	2+2p	2+2p	2	2
	Destinatio	on on-chip RC	DM:		_	_
	3	3	3+2p	3+2p	3	3
	Destinatio 3+p	on external me 3+p	emory: 3+3p	3+3p	3+p	3+p
	False Condi Destinatio	tion: on anywhere:				
	2	2	2+2p	2+2p	2	2
		Cycle <sup>-</sup>	Timings for	a Repeat Exe	cution	
′20		not rep	eatable		-	-
′C25			not rep	eatable		

Example

PRG63 ;63 is loaded into the program counter if ;the accumulator is less than or equal to ;zero.

### Block Move BLKD from Data Memory to Data Memory

#### Syntax

Direct: [<label>] BLKD <dma1>,<dma2> Indirect: [<label>] BLKD <dma1>,{ind}[,<next ARP>]

*Operands* 0 ≤ dma1 ≤ 65535 0 ≤ dma2 ≤ 127 0 ≤ next ARP ≤ 7

#### Execution TMS32020:

 $(PC) + 2 \rightarrow TOS$ dma1  $\rightarrow PC$ 

If (repeat counter)  $\neq$  0: Then (dma1, addressed by PC)  $\rightarrow$  dma2, Modify AR(ARP) and ARP as specified, (PC) + 1  $\rightarrow$  PC, (repeat counter) - 1  $\rightarrow$  repeat counter.

Else (dma1, addressed by PC)  $\rightarrow$  dma2 Modify AR(ARP) and ARP as specified. (TOS)  $\rightarrow$  PC

#### TMS320C25:

 $(PC) + 2 \rightarrow PC$  $(PFC) \rightarrow MCS$  $dma1 \rightarrow PFC$ 

If (repeat counter)  $\neq$  0: Then (dma1, addressed by PFC)  $\rightarrow$  dma2, Modify AR(ARP) and ARP as specified, (PFC) + 1  $\rightarrow$  PFC, (repeat counter) - 1  $\rightarrow$  repeat counter.

Else (dma1, addressed by PFC)  $\rightarrow$  dma2 Modify AR(ARP) and ARP as specified. (MCS)  $\rightarrow$  PFC

#### Encoding

Direct:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	1	0	1	0	Dat	ta Me	mory	Addre	ess		
Γ						[	Data I	Memo	ory Ac	dress	1					

Indirect:	1	1	1	1	1	1	0	1	1	See Section 4.1
						C	Data N	/lemo	ry Ad	dress1

#### Description

On Consecutive memory words are moved from a source data memory block to a destination data memory block. The starting address (lowest) of the source block is defined by the second word of the instruction. The starting address of the destination block is defined by either the dma contained in the opcode (for direct addressing) or the current AR (for indirect addressing). In the indirect addressing mode, both the current AR and ARP may be modified in the usual manner. In the direct addressing mode, dma2 is used as the destination address for the block move but is not modified upon repeated executions of the instruction. Thus, the contents of memory at the

Block Move from Data Memory to Data Memory

dma2 address will be the same as the contents of memory at the last dma1 address in a repeat sequence.

RPT or RPTK must be used with the BLKD instruction, in the indirect addressing mode, if more than one word is to be moved. The number of words to be moved is one greater than the number contained in the repeat counter RPTC at the beginning of the instruction. At the end of this instruction, the RPTC contains zero and, if using indirect addressing, AR(ARP) will be modified to contain the address after the end of the destination block. Note that the source and destination blocks do NOT have to be entirely on-chip or off-chip. However, BLKD cannot be used to transfer data from a memory-mapped register to any other location in data memory.

The PC points to the instruction following BLKD after execution. Interrupts are inhibited during a BLKD operation used with RPT or RPTK.

The BLKD instruction on the TMS32020 uses one level of stack. Therefore, the value on the bottom of the stack is lost since the stack is pushed and popped during the instruction operation.

Wo	rds
----	-----

2

Cycles

		Cycle 1	Timings for	a Single Instru	uction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	Data source 3	e internal:† 3+d	3+2p	3+d+2p	_	-
÷	Data source 3+d	e external: <sup>T</sup> 4+2d	3+d+2p	4+2d+2p	_	-
C25	Source data 3	a in on-chip R/ 3+d	AM: 3+2p	3+d+2p	3	3+d
	4+d	4+2d	4+d+2p	4+2d+2p	4+d	4+2d
		Cycle 7	limings for	a Repeat Exec	cution	
'20	Data source 2+n	e internal:† 2+n+nd	2+n+2p	2+n+nd+2p	_	
	Data source 2+n+nd	e external:† 2+2n+2nd	2+n+nd +2p	2+2n+2nd +2p	-	-
C25	Source data 2+n	a in on-chip RA 2+n+nd	АМ: 2+n+2р	2+n+nd+2p	2+n	2+n+nd
	Source data 3+n+nd	a in external me 2+2n+2nd	emory: 3+n+nd +2p	2+2n+2nd +2p	3+n+nd	2+2n+2nd

<sup>†</sup>Column headings 'DI/DE' refer to data destination.

# Block Move BLKD from Data Memory to Data Memory

Example

#### RPTK 2 BLKD OF4

OF400h,\*+ ;If current auxiliary register ;contains 1030.

**BLKD** 

dma1



#### dma2

**Before Instruction** After Instruction Data Data 8DEEh 7F98h Memory Memory 1030 1030 Data Data Memory 9315h Memory 0FFE6h 1031 1031 Data Data Memory 2531h Memory 9522h 1032 1032

### Block Move BLKP from Program Memory to Data Memory

#### Svntax Direct: [<label>] BLKP <pma>,<dma> Indirect: [<label>] BLKP <pma>.{ind}[.<next ARP>] Operands $0 \le pma \le 65535$ $0 \leq dma \leq 127$ $0 \le \text{next ARP} \le 7$ Execution TMS32020: $(PC) + 2 \rightarrow TOS$ pma → PC If (repeat counter) $\neq$ 0: Then (pma, addressed by PC) $\rightarrow$ dma, Modify AR(ARP) and ARP as specified, $(PC) + 1 \rightarrow PC$ (repeat counter) - 1 → repeat counter. Else (pma, addressed by PC) $\rightarrow$ dma Modify AR(ARP) and ARP as specified. (TOS) → PC TMS320C25: $(PC) + 2 \rightarrow PC$ (PFC) → MCS pma → PFC If (repeat counter) $\neq$ 0: Then (pma, addressed by PFC) $\rightarrow$ dma, Modify AR(ARP) and ARP as specified, $(PFC) + 1 \rightarrow PFC,$ (repeat counter) - 1 $\rightarrow$ repeat counter. Else (pma, addressed by PFC) $\rightarrow$ dma Modify AR(ARP) and ARP as specified. (MCS) → PFC Encoding 15 14 13 12 10 7 6 5 3 2 1 0 11 9 8 Direct: 0 1 1 1 1 1 1 0 0 Data Memory Address Program Memory Address Indirect: 1 1 1 1 1 1 0 0 See Section 4.1 Program Memory Address Description Consecutive memory words are moved from a source program memory block to a destination data memory block. The starting address (lowest) of the source block is defined by the second word of the instruction. The starting address of the destination block is defined by either the dma contained in the opcode (for direct addressing) or the current AR (for indirect

addressing). In the indirect addressing mode, both the ARP and the current AR may be modified in the usual manner. In the direct addressing mode, dma is used as the destination address for the block move but is not modified by repeated executions of the instruction. Thus, the contents of mem-

BLKP

Block Move

BLKP

ory at the dma address will be the same as the contents of memory at the last pma address in a repeat sequence.

RPT or RPTK must be used with the BLKP instruction if more than one word is to be moved. The number of words to be moved is one greater than the number contained in the repeat counter RPTC at the beginning of the instruction. At the end of this instruction, the RPTC contains zero and, if using indirect addressing, AR(ARP) will be modified to contain the address after the end of the destination block. Note that source and destination blocks do NOT have to be entirely on-chip or off-chip.

The PC points to the instruction following BLKP after execution. Interrupts are inhibited during a BLKP operation.

The BLKD instruction on the TMS32020 uses one level of stack. Therefore, the value on the bottom of the stack is lost since the stack is pushed and popped during the instruction operation.

If the MP/ $\overline{\text{MC}}$  pin on the TMS320C25 is low at the time of execution of this instruction and the program memory address used is less than 4096, an on-chip ROM location will be read.

Words

2

Cycles

		Cycle T	imings for	a Single Instru	ction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	Program soi 3	urce internal:† 3+d	3+2p	3+d+2p	_	-
	Program so 3+p	urce external:† 4+d+p	3+3p	4+d+3p		-
′C25	Table in on- 3	-chip RAM: 3+d	4+2p	4+d+2p	4	4+d
	Table in on- 4	chip ROM: 4+d	4+2p	4+d+2p	4	4+d
	Table in ext 4+p	ernal memory: 4+d+p	4+3p	4+d+3p	4+p	4+d+p
		Cycle T	imings for	a Repeat Exec	ution	
'20	Program sou 2+n	urce internal:† 2+n+nd	2+n+2p	2+n+nd+2p	-	-
	Program so 2+n+np	urce external:† 2+2n+nd +np	2+n+np +2p	2+2n+nd+np +2p	<u> </u>	-
′C25	Table in on 2+n	-chip RAM: 2+n+nd	3+n+2p	3+n+nd+2p	3+n	3+n+nd
	Table in on 3+n	-chip ROM: 3+n+nd	3+n+2p	3+n+nd+2p	3+n	3+n+nd
	Table in ext 3+n+np	ernal memory: 2+2n+nd +np	3+n+np +2p	2+2n+nd+np +2p	3+n+np	2+2n+nd +np

<sup>†</sup>Column headings 'DI/DE' refer to data destination.

# Block Move BLKP from Program Memory to Data Memory BLKP

Example

RPTK 2 BLKP 65120,\*+

0,\*+ ;If current auxiliary register ;contains 2048.

pma



dma



Syntax	[ <lal< th=""><th>bel&gt;</th><th>] ВІ</th><th>LZ &lt;</th><th><pma< th=""><th>&gt;[,{i</th><th>nd}[,</th><th><ne></ne></th><th>ct AF</th><th><b>≀</b>P&gt;]</th><th>]</th><th></th><th></th><th></th><th></th><th></th></pma<></th></lal<>	bel>	] ВІ	LZ <	<pma< th=""><th>&gt;[,{i</th><th>nd}[,</th><th><ne></ne></th><th>ct AF</th><th><b>≀</b>P&gt;]</th><th>]</th><th></th><th></th><th></th><th></th><th></th></pma<>	>[,{i	nd}[,	<ne></ne>	ct AF	<b>≀</b> P>]	]					
Operands	0 ≤ 0 ≤	pma next	≤6 ARF	5535 ′≤7	5 7											
Execution	lf (A The Else Mod	ACC) en p e (P ify A	<ul> <li>&lt; C</li> <li>ma -</li> <li>C) +</li> <li>R(A</li> </ul>	): → PC - 2 RP)	;; → PC. and J	ARP	as sp	ecifie	ed.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_	1	1	1	1	0	0	1	1	1			See S	Sectio	n 4.1		
						Pr	ogran	n Mer	nory	Addre	ss					
Description	The then tents next thing addre	curre pass of th instr is s ess.	ent a ses tr he ac ruction pecifi	uxilia o the ccum on. fied i	ary re e des iulato Note n tho	egiste ignate or are that ose fie	er and ed pr less t no A elds.	d AR ograi than : AR oi Pma	Pare mm zero. r AR can	e mo emor Oth P mo be ei	difie y ac erw odifie ither	ed as Idress ise, co catior a syr	spec (pm ontro 1 occ nboli	ified. a) if l pass urs v c or a	Co the ses to vhen a nun	ntrol con- the no- neric
Words	2															
Cycles	<b></b>				0				0:							
				- DI	DE		ngs i PE/D	i T	DE		stru	DB/I		P		
<b>'20</b>	<u> </u>	$\frac{1}{2}$ (b)	r int-	to-int						/ UL		-			-	
		2+p	(ext-		-/		2+r	) (int-	to-ex							
′C25	Tru	-		to-in	t)		2+p 2+2	p (int- p (ext	to-ex -to-e	xt)		-			-	
		e Co Destir 2	ndition	ons:	t) chip F 2	RAM:	2+p 2+2  2+2p	p (int- p (ext	to-ex -to-e 2-	xt) +2p		- 2		L	2	
		e Cor Destir 2 Destir 3	ndition nation	non-	t) chip F 2 chip F 3	RAM:	2+p 2+2  2+2p 3+2p	p (int- p (ext	to-ex -to-e 2- 3-	+2p		2		L	2	
		e Cor Destir 2 Destir 3 Destir	ndition nation nation	n on-o	t) 2 chip F 3 ernal n	RAM: ROM: nemor	2+p 2+2p 3+2p y:	p (int- p (ext	to-ex <u>-to-e</u> 2- 3-	+2p +2p		2			_ 2 3	
		e Cor Destir 2 Destir 3 Destir 3+p	ndition nation nation	n on-( n on-( n on-( n exter 3	t) 2 chip F 3 ernal n +p	RAM: ROM: nemor	2+p 2+2p 2+2p 3+2p y: 3+3p	p (ext	to-ex <u>-to-e</u> 2- 3- 3-	+2p +2p +3p		- 2 3 3+1	5		2 3 3+p	
	Fal	e Co Destir 2 Destir 3 Destir 3+p se Co Destir 2	ndition nation natior natior onditi natior	ons: on-( on-( on-( on-( on-( on: on: on:	t) 2 chip F 3 ernal n +p where 2	RAM: ROM: nemor	2+p 2+2p 3+2p y: 3+3p 2+2p	p (int- p (ext	to-ex -to-e 2- 3- 3- 2-	+2p +2p +3p +2p		2 3 2	0	3	- 2 3 3+p 2	
	Fall	e Co Destir 2 Destir 3 Destir 3+p se Co Destir 2	ndition nation nation nation onditi nation	n on-o	t) chip F 2 chip F 3 ernal n +p where 2 <b>Cycle</b>	AM: ROM: nemor : <b>E Tim</b>	2+2p 2+2p 3+2p y: 3+3p 2+2p ings	for a	to-ex -to-e 2- 3- 3- 2- <b>Rep</b>	+2p +2p +3p +2p <b>eat E</b>	xecu	- 2 3 3+1 2 ition	0	3	- 2 3 3+p 2	
'20	Fall	e Co Destir 2 Destir 3 Destir 3+p se Co Destir 2	ndition nation nation nation nation	n on- n on- n on- n exte 3- on: n any	t) chip F 2 chip F 3 ernal n +p where 2 <b>Cycle</b> not re	AM: ROM: nemor : <b>a Tim</b> i appeata	2+2p 2+2p 3+2p 3+3p 2+2p ings	for a	to-ex -to-e 2- 3- 3- 2- <b>Rep</b>	+2p +2p +3p +2p eat E	xecu	- 2 3 3+1 2 1tion -	þ	3	- 2 3 3+p 2 -	
′20 ′C25	Fal:	e Col Destir 2 Destir 3 Destir 3+p se Cc Destir 2	ndition nation nation nation nation	n on-o	t) chip F 2 chip F 3 ernal n +p where 2 <b>Cycle</b> not re	RAM: ROM: nemor : <b>a</b> Timi apeata	2+p 2+2p 3+2p y: 3+3p 2+2p ings ble no	for a	to-ex -to-e 2- 3- 3- 2- <b>Rep</b> atable	+2p +2p +3p +2p eat E	xecu	- 2 3 3+1 2 1tion -	0	3	- 2 3 3+p 2 -	

Syntax	[< a	ibel>	] BI	NC	<pm< th=""><th>a&gt;[,{</th><th>ind}</th><th>[,<ne< th=""><th>ext A</th><th>RP&gt;</th><th>]]</th><th></th><th></th><th></th><th></th><th></th></ne<></th></pm<>	a>[,{	ind}	[, <ne< th=""><th>ext A</th><th>RP&gt;</th><th>]]</th><th></th><th></th><th></th><th></th><th></th></ne<>	ext A	RP>	]]					
Operands	0 ≤ 0 ≤	pma next	≤6 ARF	5535 '≤ 7	5											
Execution	lf ca Th Els Mod	irry b en p ie (F dify A	it C ma - PC) + AR(A	= 0: → PC - 2 <del>-</del> RP)	PC.	ARP	as sp	pecifi	ed.							
	Affe	cted	by C													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	1	1	1	1	1			See S	ectio	n 4.1		
						Pr	ogra	m Me	mory	Addre	ess					

**Description** The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address if the carry bit C is low. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs when nothing is specified in those fields. Pma can be either a symbolic or a numeric address.

Note that the carry bit C is affected by all add, subtract, and accumulate instructions as well as the ABS, LST1, NEG, RC, SC, rotate, and shift instructions. The carry bit is not affected by execution of the BC, BNC, or nonarithmetic instructions.

Cycles

		Cycle	Timings for a	a Single Instr	uction	
ſ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
5	True Condit Destinatio	ions: on on-chip RA	AM:			
	2	2	2+2p	2+2p	2	2
	Destinatio	on on-chip RC	DM:			
	3	3	3+2p	3+2p	3	3
	Destinatio	on external me	emory:	0.1.0	2 4 4	0.1.5
	3+p	3+p	3+3p	3+3p	3+p	3+p
	False Condi Destinatio	tion: on anywhere:				
	2	2	2+2p	2+2p	2	2
Ī		Cycle	Timings for	a Repeat Exe	cution	
5 [			not rep	eatable		

Example

BNC

2

PRG325 ;If the carry bit C = 0, 325 is loaded into ;the program counter. Otherwise, the PC is ;incremented by 2.

Syntax	[ <label>] BNV <pma>[,{ind}[,<next arp="">]]</next></pma></label>
Operands	0 ≤ pma ≤ 65535 0 ≤ next ARP ≤ 7
Execution	If overflow OV status bit = 0: Then pma $\rightarrow$ PC; Else (PC) + 2 $\rightarrow$ PC and 0 $\rightarrow$ OV. Modify AR(ARP) and ARP as specified.
	Affects OV; affected by OV.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 1 1 0 1 1 1 1 See Section 4.1
	Program Memory Address

**Description** The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the OV (overflow flag) is clear. Otherwise, the OV is cleared, and control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. Pma can be either a symbolic or a numeric address.

Words

2

BNV

Cycles

		Cycle 7	Timings for a	a Single Inst	ruction	×
PI/	DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
2	(br int-	to-int)	2+p (in	t-to-ext)	-	-
2	+p (ext-	to-int)	2+2p (e	xt-to-ext)	-	-
True	Condition Stination	ons: 1 on-chip RA	M:	2±2n	, J	2
De	stination	n on-chip RC	2+2p )M:	2+2p	2	2
	3	3	3+2p	3+2p	3	3
3+	stination -p	n external me 3+p	emory: 3+3p	3+3p	3+p	3+p
False De	Conditi stination	on: n anywhere:				
2	2	2	2+2p	2+2p	2	2
		Cycle	Timings for	a Repeat Exe	ecution	
)		not rep	eatable		-	-
5			not rep	peatable		

Example

PRG315 ;315 is loaded into the program counter ;if the overflow flag is clear. OV is ;cleared.

### **BNV**

≤ 6553 ARP ≤ ≠ 0: ma → P	85 7 C:											
≠ 0: ma → P	C:											
PC) + 2 AR(ARP)	→ PC ) and	ARP	as sp	oecifi	ed.							
13 12	11	10	9	8	7	6	5	4	3	2	1	0
1 1	0	1	0	1	1			See S	Sectio	n 4.1		
		P	ograr	n Me	mory	Addre	SS					
	PC) + 2 AR(ARP) <u>13 12</u> <u>1 1</u>	$\begin{array}{c} \text{AR} \rightarrow \text{PC}, \\ \text{PC} + 2 \rightarrow \text{PC} \\ \text{AR}(\text{ARP}) \text{ and} \\ \hline 13  12  11 \\ \hline 1  1  0 \end{array}$		PC) + 2 → PC. AR(ARP) and ARP as sp 13 12 11 10 9 1 1 0 1 0 Program	PC; PC) + 2 → PC. AR(ARP) and ARP as specifi 13 12 11 10 9 8 1 1 0 1 0 1 Program Me	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	$\begin{array}{c c} \text{oma} \rightarrow \text{PC}; \\ \text{PC} + 2 \rightarrow \text{PC}. \\ \text{AR}(\text{ARP}) \text{ and } \text{ARP as specified.} \\ \hline 13  12  11  10  9  8  7  6  5  4 \\ \hline 1  1  0  1  0  1  1  & \text{See S} \\ \hline \end{array}$ $\begin{array}{c c} \text{Program Memory Address} \end{array}$	$\begin{array}{c} \text{ma} \rightarrow \text{PC}; \\ \text{PC} + 2 \rightarrow \text{PC}. \\ \text{AR(ARP) and ARP as specified.} \\ \hline 13 12 11 10 9 8 7 6 5 4 3 \\ \hline 1 1 0 1 0 1 1 \\ \hline \end{array}$	$\begin{array}{c} \text{Ima} \rightarrow \text{PC}; \\ \text{PC} + 2 \rightarrow \text{PC}. \\ \text{AR(ARP) and ARP as specified.} \\ \hline 13 12 11 10 9 8 7 6 5 4 3 2 \\ \hline 1 1 0 1 0 1 1 \\ \hline \\ \text{Program Memory Address} \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

**Description** The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the contents of the accumulator are not equal to zero. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. Pma can be either a symbolic or a numeric address.

2

BNZ

#### Cycles

		Cycle Timings for a Single Instruction										
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE						
′20	2 (br int	t-to-int)	2+p (in	t-to-ext)		-						
	2+p (ex	t-to-int)	2+2p (e	xt-to-ext)	-	_						
′C25	True Condit Destinatio	ions: on on-chip RA	M:									
	2	2	2+2p	2+2p	2	2						
	Destinatio 3	on on-chip RC 3	0M: 3+2p	3+2p	3	3						
	Destinatio 3+p	on external me 3+p	mory: 3+3p	3+3p	3+p	3+p						
	False Condi Destinatio	tion: on anywhere:			_	_						
	2	2	2+2p	2+2p	2	2						
		Cycle <sup>-</sup>	Timings for	a Repeat Exe	cution							
<i>'</i> 20		not rep	eatable			-						
′C25			not rep	peatable								
•												

Example

PRG320 ;320 is loaded into the program counter ; if the accumulator does not equal zero.

Syntax	[< a	ibel>	·] B'	V <i< th=""><th>oma&gt;</th><th>&gt;[,{in</th><th>d}[,<sup>,</sup></th><th><next< th=""><th>t AR</th><th>P&gt;]]</th><th></th><th></th><th></th><th></th><th></th><th></th></next<></th></i<>	oma>	>[,{in	d}[, <sup>,</sup>	<next< th=""><th>t AR</th><th>P&gt;]]</th><th></th><th></th><th></th><th></th><th></th><th></th></next<>	t AR	P>]]						
Operands	0 ≤ 0 ≤	pma next	i ≤ 6 : ARF	5535 °≤7	5 -											
Execution	lf ov Th Els Mod	verflo en pi se (P dify A	ow (0 ma ⊣ C) + AR(A	OV)s PC 2 → RP)	and PC. and	s bit = 0 → ( ARP	= 1: DV; as sp	pecifi	ed.							
	Affe	cts C	DV; a	ffecte	ed by	/ OV.										
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	0	0	0	1			See S	Sectio	n 4.1		
						Pr	ograi	n Mei	mory	Addre	ess					

**Description** The current auxiliary register and ARP are modified as specified, and the overflow flag is cleared. Control passes to the designated program memory address (pma) if the OV (overflow flag) is set. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. Pma can be either a symbolic or a numeric address.

#### Words

2

ΒV

PRG610

#### Cycles

	Cycle Timings for a Single Instruction								
I	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE			
′20	2 (br int	t-to-int)	2+p (in	t-to-ext)	-	-			
	2+p (ex	t-to-int)	2+2p (e)	ct-to-ext)	_	-			
′C25	True Condit Destination	tions: on on-chip RA	M:						
	2	2	2+2p	2+2p	2	2			
	Destinatio	on on-chip RC	DM:						
	3	3	3+2p	3+2p	3	3			
	Destination	on external me	emory:						
	3+p	3+p	3+3p	3+3p	3+p	3+p			
	False Cond	tion:							
	2	2	2+2p	2+2p	2	2			
		Cycle	Timings for a	a Repeat Exe	ecution				
′20		not rep	eatable		-	-			
′C25			not rep	eatable					

#### Example

;If an overflow has occurred since the ;overflow flag was last cleared, then 610 ;is loaded in the program counter. And, OV ;is cleared.

Syntax	[< a	abel>	-] B	Z <p< th=""><th>oma&gt;</th><th>&gt;[,{in</th><th>d}[,∙</th><th><next< th=""><th>AR</th><th>P&gt;]]</th><th></th><th></th><th></th><th></th><th></th><th></th></next<></th></p<>	oma>	>[,{in	d}[,∙	<next< th=""><th>AR</th><th>P&gt;]]</th><th></th><th></th><th></th><th></th><th></th><th></th></next<>	AR	P>]]						
Operands	0 ≤ 0 ≤	pma next	i≤6 tARI	5535 S ≤ 7	5											
Execution	lf ( Th Els Moe	ACC en p se (f dify /	) = ( oma - PC) - AR(A	): → PC + 2 \RP)	; → PC and	ARP	as sp	pecifie	əd.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	. 1	1	1	0	1	1	0	1			See S	ectio	n 4.1		
						Pr	ograi	n Mer	nory	Addre	ess					
Description	The	curr	ent a	uxili	arv r	eaiste	er an	d AR	P ar	e mo	difie	d as	spec	ified.	Co	ontrol

**Description** The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the contents of the accumulator are equal to zero. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. Pma can be either a symbolic or a numeric address.

#### Words

2

BZ

#### Cycles

		Cycle Timings for a Single Instruction									
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE					
'20	2 (br int	t-to-int)	2+p (in	t-to-ext)	-	-					
	2+p (ex	t-to-int)	2+2p (e	xt-to-ext)	-	-					
′C25	True Condit Destinatio	ions: on on-chip RA	M:								
	2	2	2+2p	2+2p	2	2					
	Destinatio 3	on on-chip RC 3	)M: 3+2p	3+2p	3	3					
	Destinatio 3+p	on external me 3+p	mory: 3+3p	3+3p	3+p	3+p					
	False Condi Destinatio	tion: on anywhere:									
	2	2	2+2p	2+2p	2	2					
		Cycle	Timings for	a Repeat Exe	cution						
'20		not rep	eatable		-	-					
'C25			not rep	eatable							

#### Example

PRG102 ;102 is loaded into the program counter if ;the accumulator is equal to zero.

# **Call Subroutine Indirect**

Syntax	[< a	ibel>	] C/	٩LA												
Operands	Non	е														
Execution	(PC (AC	) + 1 C(15	→ T 5-0))	OS → P	С											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	0	0	1	0	0

**Description** The current program counter is incremented and pushed onto the top of the stack. Then, the contents of the lower half of the accumulator are loaded into the PC. The carry bit on the TMS320C25 is unaffected by this instruction.

The CALA instruction is used to perform computed subroutine calls.

Words

1

Cycles

1		Civala	Fineinge for	- Cingle Inst	wation	
		Cycle	imings for	a Single Insti	uction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
′20	2	2	2+p	2+p	_	-
′C25	Destination	on-chip RAM	ť			
	2	2	2+p	2+p	2	2
	Destination	on-chip RON	l:			
	3	3	3+p	3+p	3	3
	Destination	external mem	ory:			
	3+p	3+p	3+2p	3+2p	3+p	3+p
		Cycle	Timings for	a Repeat Exe	cution	
'20		not rep	eatable			-
′C25			not rej	peatable		

### CALA

### Example

CALA

I	Before Instruction	n	After Instruction
РС	25h	PC	83h
ACC	83h	ACC	83h
Stack (20)	32h 75h 84h 49h	Stack (20)	26h 32h 75h 84h
Stack (C25)	32h 75h 84h 49h 0h 0h 0h 0h	Stack (C25)	26h 32h 75h 84h 49h 0h 0h 0h

.

# CALL

Syntax	[< a	[ <label>] CALL <pma>[,{ind}[,<next arp="">]]</next></pma></label>														
Operands	0 ≤ 0 ≤	pma next	i≤6 tARF	5535 °≤7	5											
Execution	(PC pma	) + 2 ₁ → F	2 → 1 °C	ros												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	1	1	0	1			See S	Sectio	n 4.1		
						Pr	ogra	m Mer	mory	Addre	ss					

**Description** The current auxiliary register and ARP are modified as specified, and the PC (program counter) is incremented by two and pushed onto the top of the stack. The specified program memory address (pma) is then loaded into the PC. Note that no AR or ARP modification occurs if nothing is specified in those fields. Pma can be either a symbolic or a numeric address.

Words

2

Cycles

		Cycle	Timings for a	a Single Inst	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	2 (br int	t-to-int)	2+p (in	t-to-ext)	-	-
	2+p (ex	t-to-int)	2+2p (e:	xt-to-ext)	-	-
'C25	True Condit Destinatio	ions: on on-chip RA	AM:			
	2	2	2+2p	2+2p	2	2
	Destinatio	on on-chip RC	DM:			
	3	3	3+2p	3+2p	3	3
	Destinatio	on external me	emory:			_
	3+p	3+p	3+3p	3+3p	3+p	3+p
	False Condi Destination	tion: on anywhere:				
	2	2	2+2p	2+2p	2	2
		Cycle	Timings for	a Repeat Exe	cution	
'20		not rep	eatable		-	-
'C25			not rep	peatable		

# **Call Subroutine**

### Example

CALL PRG109

l	Before Instruction	ו	After Instruction
PC	33h	PC	6Dh
Stack (20)	71h 48h 16h 80h	Stack (20)	35h 71h 48h 16h
Stack (C25)	71h 48h 16h 80h 0h 0h 0h 0h	Stack (C25)	35h 71h 48h 16h 80h 0h 0h 0h

# CMPL

Syntax	[< ;	abel>	•] C	MPL												
Operands	Nor	ne														
Execution	( <u>PC</u> (AC	:) + C) →	1 → I • AC(	РС С												
Encoding	15	14 1	<u>13</u> 0	12 0	11	10	9	8	7	6	5	4	3	2	1	0
																<b>-</b>

**Description** The contents of the accumulator are replaced with its logical inversion (one's complement).

Words

Cycles

	Cycle Timings for a Single Instruction											
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE						
'20	1	1	1+p	1+p	-	-						
′C25	1	1	1+p	1+p	1 '	1						
		Cycle	Timings for a	a Repeat Exe	cution							
<b>′20</b>	n	n	n+p	n+p	-	_						
′C25	n	n	n+p	n+p	n	'n						

### Example

CMPL

1



		After Instruction
ACC	X	0867DAECh
	C	

# Compare Auxiliary Register CMPR with Auxiliary Register AR0

**CMPR** 

Syntax	[< a	abel>	·] C	MPR	<c< th=""><th>onsta</th><th>nt&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></c<>	onsta	nt>									
Operands	0 ≤	СМ	≤ 3													
Execution	(PC Con	) + npare	1 → I ∋ AR(	PC (ARP	') to	AR0,	plac	ing	result	in T	C bit	ofst	atus	regis	ter S	5T1.
	Affe Not	cts 7 affe	C. cted	by SX	XM;	does	not a	affec	t SXN	И.						
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	1	0	1	0	0	С	м
Description	The	СМ	PR ir	nstru	ction	perfe	orms	the	follo	wing	com	paris	ons	depe	nder	nt on

Description The CMPR instruction performs the following comparisons dependent on the value of CM:

If CM = 00, test if AR(ARP) = AR0If CM = 01, test if AR(ARP) < AR0If CM = 10, test if AR(ARP) > AR0If CM = 11, test if  $AR(ARP) \neq AR0$ 

If the result of a test is true, a one is loaded into the TC status bit. Otherwise, TC is loaded with a zero. The auxiliary registers are treated as unsigned integers in the comparison.

#### Words

1

CMPR

Cycles

		Cycle Timings for a Single Instruction												
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
'20	1	1	1+p	1+p	-	-								
C25	1	1	1+p	1+p	1	1								
		Cycle	Timings for	a Repeat Exe	cution									
'20	n	n	n+p	n+p	-	-								
C25	n	n	n+p	n+p	n	n								

Example

2;(ARP = 4)



## CNFD

Syntax	[< a	abel>	) C	NFD												
Operands	Nor	e														
Execution	(PC 0 → Affe	) + RAN ects C	I → F /Icou CNF.	PC nfigu	ratio	n con	trol	(CNF	<sup>:</sup> ) sta	tus b	oit					
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	0

**Description** On-chip RAM block 0 is configured as data memory. The block is mapped to locations 512 through 767 in data memory. This instruction is the complement of the CNFP instruction and sets the CNF bit in status register ST1 to a zero. CNF is also loaded by the CNFP and LST1 instructions.

On the TMS32020, the instruction fetch immediately following a CNFD or CNFP instruction uses the old CNF value. The second fetch uses the new CNF value, even if it is the fetch of the second word of a two-word instruction.

On the TMS320C25, the next two instruction fetches immediately following a CNFD or CNFP instruction use the old value of CNF.

#### Words

1

CNFD

Cycles

		Cycle <sup>-</sup>	Timings for a	a Single Inst	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
′20	1	1	1+p	1+p	-	
′C25	1	1	1+p	1+p	1	1
		Cycle	Timings for a	a Repeat Exe	cution	
′20	n	n	n+p	n+p	-	-
′C25	n	n	n+p	n+p	n	n

Example

;A zero is loaded into the CNF status bit, thus ;configuring block B0 as data memory (see ;memory maps in Section 3.4).

Syntax	[< a	abel>	·] C	NFP												
Operands	Nor	ne														
Execution	(PC 1 → Affe	:) + <sup>·</sup> RAN ects C	1 → F Vico CNF.	PC nfigu	ratio	n con	trol	(CNF	<sup>=</sup> ) sta	itus t	bit					
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	1

**Description** On-chip RAM block 0 is configured as program memory. The block is mapped to locations 65280 through 65535 in program memory space. This instruction is the complement of the CNFD instruction and sets the CNF bit in status register ST1 to a one. CNF is also loaded by the CNFD and LST1 instruction.

Configuring this block as program memory allows the use of the program counter as an address generator to access data from on-chip RAM. Used in conjunction with the repeat instructions, this allows two data memory locations to be addressed simultaneously, one from the auxiliary registers and one from the program counter. Instructions that take advantage of this feature are the MAC, MACD, BLKD, and BLKP instructions.

On the TMS32020, the instruction fetch immediately following a CNFD or CNFP instruction uses the old CNF value. The second fetch uses the new CNF value, even if it is the fetch of the second word of a two-word instruction.

On the TMS320C25, the next two instruction fetches immediately following a CNFD or CNFP instruction use the old value of CNF.

Words

1

CNFP

Cycles

Γ	Cycle Timings for a Single Instruction												
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
′20	1	1	1+p	1+p	-	-							
C25	1	1	1+p	1+p	1	1							
Γ		Cycle <sup>-</sup>	Timings for a	a Repeat Exe	cution	· · · · · · · · · · · · · · · · · · ·							
′20	n	n	n+p	n+p		-							
225 [	n	n	n+p	n+p	n	n							

Example

;The CNF bit is set to a logic 1, thus config-;uring block BO as program memory (see memory ;maps in Section 3.4).

# **Disable Interrupt**

Syntax	[< a	bel>	•] D	INT												
Operands	Non	е														
Execution	(PC 1 → Affe	) + ' inte cts I	1 → rrupt NTM	PC mod	e (IN	ITM)	stat	us bit	t					 t		
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Description	The are of LST	inter disab inst	rupt bled i ructio	mod mme on do	e (IN diate bes <u>n</u>	ITM) ly afte ot aff	statu er the	us bit e DIN NTM	is se NT in	et to struc	logic tion	1. N exect	Mask utes.	able i Note	interr e tha	upts t the

The unmaskable interrupt,  $\overline{\text{RS}}$ , is not disabled by this instruction, and the interrupt mask register (IMR) is unaffected. Interrupts are also disabled by a reset.

#### Words

### Cycles

ſ		Cycle 1	Timings for a	a Single Instr	uction	
. [	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
′20 [	1	1	1+p	1+p	-	-
′C25 [	1	1	1+p	1+p	. 1 .	1
[		Cycle 1	<b>Fimings</b> for	a Repeat Exe	cution	
′20 [	n	. n	n+p	n+p	-	-
′C25 [	n	n	n+p	n+p	n	n

Example

DINT

1

;Maskable interrupts are disabled, and INTM is ;set to one.

Syntax																
Direct: Indirect:	[ <la [<la< td=""><td>ibel&gt; ibel&gt;</td><td>] D ] D</td><td>MOV MOV</td><td>/ <d / {in</d </td><td>ma&gt; d}[,&lt;</td><td>next</td><td>t ARF</td><td><b>?</b>&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></la<></la 	ibel> ibel>	] D ] D	MOV MOV	/ <d / {in</d 	ma> d}[,<	next	t ARF	<b>?</b> >]							
Operands	0 ≤ 0 ≤	dma next	≤ 1 ARF	27 '≤ 7	7											
Execution	(PC (dm Affe	) + 1 a) → cted	l → F dma by C	PC 1 + 1 :NF.												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	1	0	1	1	0	0		Dat	ta Me	mory	Addre	ess	
Indirect:	0	1	0	1	0	1	1	0	1			See S	ectio	n 4.1		

**Description** The contents of the specified data memory address are copied into the contents of the next higher address. DMOV works only within the on-chip data RAM blocks B0, B1, and B2. It works within block B0 if it is configured as data memory, and the data move function is continuous across the boundaries of blocks B0 and B1; ie., it works for locations 512 to 1023. The data move function cannot be used on external data memory. If used on external data memory or memory-mapped registers, DMOV will read the specified memory location but will perform no other operations.

When data is copied from the addressed location to the next higher location, the contents of the addressed location remain unaltered.

The data move function is useful in implementing the  $z^{-1}$  delay encountered in digital signal processing. The DMOV function is included in the LTD and MACD instructions (see the LTD and MACD instructions for more information).

#### Words

1

#### Cycles

		Cycle 7	limings for a	a Single Instr	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	2+d	1+p	2+d+p	-	-
′C25	1	2+d	1+p	2+d+p	1	2+d
		Cycle <sup>-</sup>	Timings for	a Repeat Exe	cution	
′20	n	2n+nd	n+p	2n+nd+p	-	-
C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd

Example	DMOV 1	DAT8	;(DI	9=4)				
	DMOV	*	;If	current	auxili	iary regi	ster con	tains 520.
			Befo	re Instruct	tion		After Ins	truction
	D Me 5	ata mory 20		43ł	1	Data Memory 520		43h
	D Me 5	ata mory 21		21	1	Data Memory 521		43h

# **Enable Interrupt**

EINT

Syntax	[< a	bel>	·] El	NT												
Operands	Nor	e														
Execution	(PC 0 → Affe	) + <sup>2</sup> inte ects I	I → F rrupt NTM	PC -mod	e (II	NTM)	stat	us bi	t ,							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0

**Description** The interrupt-mode flag (INTM) in the status register is cleared to logic 0. Maskable interrupts are enabled after the instruction following EINT executes. This allows an interrupt service routine to re-enable interrupts and execute a RET instruction before any other pending interrupts are processed. Note that the LST instruction does not affect INTM. (See the DINT instruction for further information.)

Words

1

EINT

#### Cycles

		Cycle <sup>-</sup>	Timings for a	a Single Insti	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
′20 <sup>′</sup>	1	1	1+p	1+p	-	-
′C25	1	1	1+p	1+p	1	1
		Cycle	Timings for a	a Repeat Exe	cution	
ʻ20	n	n	n+p	n+p	_	-
'C25	n	n	n+p	n+p	n	n

Example

;Unmasked interrupts are enabled, and INTM ; is set to zero.

# **Format Serial Port Registers**

	F	0	R	Т
--	---	---	---	---

Syntax	[< a	ibel>	·] F(	ORT	<co< th=""><th>nstan</th><th>t&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></co<>	nstan	t>									
Operands	Con	stan	t = 0	or 1												
Execution	(PC Con Affe	) + 1 stant cts F	1 → F t → fe =0.	PC orma	t (FC	)) sta	tus t	bit								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	1	1	1	FO

**Description** The format (FO) status bit is loaded by the instruction with the LSB specified in the instruction. The FO bit is used to control the formatting of the transmit and receive shift registers of the serial port. If FO = 0, the registers are configured to receive/transmit 16-bit words. If FO = 1, the registers are configured to receive/transmit 8-bit bytes. FO is set to zero on a reset.

Words

1

FORT

1

#### Cycles

		Cycle <sup>-</sup>	Timings for a	a Single Inst	ruction	
1	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p	-	-
′C25	1	1	1+p	1+p	1	1
		Cycle	Timings for a	a Repeat Exe	cution	
<b>′20</b>	n	n	n+p	n+p	-	-
'C25	n	n	n+p	n+p	n	n

Example

;The FO status bit is loaded with 1, making ;the bit length of the serial port 8 bits.

IDLE

Syntax	[<];	abel>	·] IC	LE												
Operands	Nor	ne														
Execution	<b>ТМ</b> (РС	<b>S32(</b> ;) + <sup>,</sup>	<b>020</b> : 1 → F	ъС												
	<b>TM</b> (PC 0 →	<b>S32(</b> ;) + <sup>-</sup> inte	OC25 1 → F rrupt	e: PC mod	e (IN	NTM)	stat	us bit	t j							
	Affe	ects I	NTM	•												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	1

**Description** The IDLE instruction forces the program being executed to wait until an interrupt or reset occurs. The PC is incremented only once, and the device remains in an idle state until interrupted. On the TMS32020, the INTM bit must be set to zero in order for the maskable interrupts to be recognized. On the TMS320C25, INTM is automatically set to zero. Execution of the IDLE instruction causes the TMS320C25 to enter the powerdown mode (see Section 3.6.7). The on-chip timer continues to operate normally after execution of an IDLE instruction.

#### Words

1

Cycles



Example

;The processor idles until a reset or unmasked ;interrupt occurs.

Direct:								
Indirect:	[ <label>] [<label>]</label></label>	IN <dma>, IN {ind},<p< td=""><td><pa> A&gt;[,<next a<="" td=""><td>ARP&gt;]</td><td></td><td></td><td></td><td></td></next></pa></td></p<></dma>	<pa> A&gt;[,<next a<="" td=""><td>ARP&gt;]</td><td></td><td></td><td></td><td></td></next></pa>	ARP>]				
Operands	$0 \le dma \le 0 \le next Al 0 \le port ad$	127 RP ≤ 7 dress PA ≤	15					
Execution	(PC) + 1 → Port address 0 → address Data bus D	PC s → address s bus A15-A 15-D0 → dm	bus A3-A0 4 a					
Encoding	15 14 13	3 12 11	10 9 8	76	5	4 3	2 1	0
Direct:	1 0 0	) 0 Po	ort Address	0	Dat	ta Memory	Address	
	L							
Indirect:	1 0 0	) 0 Po	ort Address	11		See Sectio	n 4.1	
Description	The IN insti into the spe an I/O acce	ruction reads acified data is ss, and the s	a 16-bit va memory loca STRB, R/W, a	lue from tion. The nd READ	one o is lir Y timi	of the exte ne goes lo ings are tl	ernal I/O ow to in he same	ports dicate as for
Words	an external	data memory	/ read.					
Words Cycles	an external	Cycle	Timings for a	Single Ir	ostruc	tion		
Words Cycles	an external 1 PI/DI	Cycle	Timings for a	a Single Ir PE/DE	nstruc	ction PR/DI	PR/D	E
Words Cycles	an external 1 PI/DI 1+i	Cycle PI/DE 2+d+i	Timings for a PE/DI 2+p+i	a Single Ir PE/DE 3+d+p+	nstruc	rtion PR/DI	PR/D	E
Words Cycles '20 'C25	an external 1 PI/DI 1+i 2+i	Cycle PI/DE 2+d+i 2+d+i	Timings for a PE/DI 2+p+i 2+p+i	a Single Ir PE/DE 3+d+p+ 3+d+p+	nstruc i	etion PR/DI - 2+i	PR/D - 2+d+	E
Words Cycles '20 'C25	an external 1 PI/DI 1+i 2+i	Cycle PI/DE 2+d+i 2+d+i Cycle	Timings for a PE/DI 2+p+i 2+p+i Timings for a	a Single Ir PE/DE 3+d+p+ 3+d+p+ a Repeat	nstruc i i Execu	etion PR/DI - 2+i ution	PR/D - 2+d+	E
Words Cycles '20 '20	an external 1 PI/DI 1+i 2+i n+ni	Cycle PI/DE 2+d+i 2+d+i Cycle 2n+nd+ni	Timings for a PE/DI 2+p+i 2+p+i Timings for a 2n+p+ni	a Single Ir PE/DE 3+d+p+ 3+d+p+ a Repeat 3n+nd+p	nstruc i i Execu +ni	PR/DI - 2+i ottion -	PR/D - 2+d+	E
Words Cycles '20 'C25 '20 '20 'C25	an external 1 PI/DI 1+i 2+i n+ni 1+n+ni	Cycle PI/DE 2+d+i 2+d+i Cycle 2n+nd+ni 2n+nd+ni	Timings for a PE/DI 2+p+i 2+p+i Timings for a 2n+p+ni 1+n+p+ni	a Single Ir PE/DE 3+d+p+ 3+d+p+ a Repeat 3n+nd+p 1+2n+nd +ni	nstruc i Execu +ni +p	PR/DI - 2+i ottion - 1+n+ni	PR/D - 2+d+ - 2n+nd	E i +ni

Svntax													
Direct: Indirect:	[ <label> [<label></label></label>	) LAC ] LAC	<dma {ind}[</dma 	>[, <sl ,<shif< td=""><td>nift&gt;] :&gt;[,<no< td=""><td>ext A</td><td>RP&gt;]]</td><td></td><td></td><td></td><td></td><td></td><td></td></no<></td></shif<></sl 	nift>] :>[, <no< td=""><td>ext A</td><td>RP&gt;]]</td><td></td><td></td><td></td><td></td><td></td><td></td></no<>	ext A	RP>]]						
Operands	$0 \le dma$ $0 \le next$ $0 \le shift$	a ≤ 127 tARP ≤ t ≤ 15 (	7 default	s to 0)			a						
Execution	(PC) + 7 (dma) x	1 → PC 2 <sup>shift</sup> →	ACC										
	If SXM = Then (c If SXM = Then (c	= 1: dma) is : = 0: dma) is :	sign-e not sig	ktende n-exte	d. nded.								
	Affected	by SXN	1.										
Encoding	15 14	13 12	2 11	10	98	7	6	5	4	3	2	1	0
Direct:	0 0	1 0	)	Shift		0		Data	Mem	nory A	Addre	SS	
	L												
Indirect:	0 0	1 0		Shift		1		Se	e Se	ection	4.1		
Description	The con- loaded in High-ore	tents of to the a	the s	pecifie Ilator.	d data During	mem shift	nory ad ing, lo	ddres w-or	s ar der b	e lef oits a	t-shi re ze	fted ero-fi	and lled.
Words	1		ire sigr	1-exter	ided if	SXM	= 1 ai	na ze	roea	i it S	XM	= 0.	
Words Cycles	1		ire sigr	1-exter	ided if	SXM	= 1 ai	na ze	roeo	1 if S.	XM	= 0.	
Words Cycles	1		Cycle	Timin	ded if	SXM	= 1 ai	ructi	on	1 if S.	XM	= 0.	_
Words Cycles	1 PI/DI		Cycle	Timing	gs for a	SXM Sing PE	= 1 ai jle inst :/DE	ructi	on R/D		XM PF	= 0. R/DE	
Words Cycles	1 PI/DI 1		Cycle 1/DE 2+d 2+d	Timing PI 1	gs for a /DI +p	SXM Sing PE 2+ 2+	= 1 ai	ructi	on R/D -		2 PF	= 0. R/DE -	
Words Cycles '20 'C25	1 PI/DI 1 1	P	Cycle 1/DE 2+d 2+d Cycle	Timin PI 1 1	gs for a /DI +p +p gs for a	SXM Sing PE 2+ 2+ 2+ 3 Rep	= 1 an Jle Inst /DE d+p d+p eat Ex	ructi	on PR/D 1 on		2 2	= 0. R/DE - +d	
Words Cycles '20 '225 '20	1 PI/DI 1 1	P	Cycle I/DE 2+d Cycle n+nd	Timin PI 1 1 Timin n	gs for a /DI +p +p gs for a +p	SXM PE 2+ 2+ 2+ 2+ 2+ 2+	= 1 an ple inst /DE -d+p eat Ex nd+p	ecuti	on PR/D - 1 on -		PF	= 0. 8/DE - +d	
Words Cycles '20 '22 '20 '20 '20	1 PI/DI 1 1 1 n	P 21 1+	Cycle I/DE 2+d 2+d Cycle n+nd -n+nd	Timin PI 1 1 Timin n	gs for a /DI +p +p gs for a +p +p +p	SXM Sing PE 2+ 2+ 2+ 2n+ 1+n-	= 1 and ple Inst /DE d+p d+p eat Ex nd+p +nd+p	ecuti	on PR/D - 1 on - n		2 1+	= 0. R/DE - +d n+nd	
Words Cycles '20 '225 '20 '225 Example	1 PI/DI 1 1 n n LAC D Or LAC *	P 21 1+ 0AT6,4	Cycle 1/DE 2+d 2+d Cycle n+nd -n+nd ; ( ; 1 ; c	Timin Pl 1 1 Timin DP = f cur ontai	aded if as for a /DI +p +p +p +p +p +p +p +p (a) rent a ns 10	SXM Sing PE 2+ 2+ 2+ 2+ 1+n 30.	= 1 an <b>Jle Inst</b> <b>/DE</b> <b>d+p</b> <b>eat Ex</b> <b>nd+p</b> +nd+p liary	reg	on R/D - 1 on - n	I If S	2 	= 0. <del>-</del> +d n+nd	
Words Cycles (20) (225) (20) (225) Example	1 PI/DI 1 1 1 1 1 1 1 1 1 0 r LAC D or LAC *	P 21 1+ 0AT6,4	Cycle I/DE 2+d 2+d Cycle n+nd ; ( ; C Before	Timin PI 1 1 Timin n DP = f cur ontai	gs for a /DI +p +p +p 8) rent a ns 102 ction	SXM Sing PE 2+ 2+ 2+ 2+ 2+ 2+ 30.	= 1 an <b>Jle Inst</b> <b>/DE</b> d+p d+p <b>eat Ex</b> nd+p +nd+p liary	ructi reg	on PR/D - 1 on - n	er Insti	PF 2 1+	= 0. R/DE - ++d - n+nd	
Words Cycles 20 C25 20 C25 Example	1 PI/DI 1 1 1 1 1 1 1 1 1 1 1 1 1	P 2 2 1+ 0AT6,4 4,4 Data emory 030	Cycle I/DE 2+d 2+d Cycle n+nd ; ( ; I ; c Before	Timin PI 1 Timin 1 Timin n DP = f cur ontai	aded if as for a /DI +p +p ys for a +p +p +p 8) rent a ns 10 ction	SXM Sing PE 2+ 2+ 2++ 2++ 1+n- 30.	= 1 an gle Inst /DE d+p eat Ex nd+p +nd+p liary Data Aemore 1030	reg	on PR/D - 1 on - n	er	PF 2 1+	= 0. <u>R/DE</u> - ++d - n+nd DDN	
Syntax	[ <label>] LACK <constant></constant></label>												
-----------	--	--	--	--	--	--	--	--	--	--			
Operands	$0 \le \text{constant} \le 255$												
Execution	<ul> <li>(PC) + 1 → PC</li> <li>8-bit positive constant → ACC</li> <li>Not affected by SXM.</li> </ul>												
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
	1 1 0 0 1 0 1 0 8-Bit Constant												

**Description** The 8-bit constant is loaded into the accumulator right-justified. The upper 24 bits of the accumulator are zeroed (i.e., sign extension is suppressed).

Words

Cycles

	Cycle Timings for a Single Instruction								
	PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE								
'20	1	1	1+p	1+p	-	-			
'C25	1	1	1+p	1+p	1	. 1			
		Cycle <sup>-</sup>	<b>Fimings</b> for	a Repeat Exe	cution				
′20	not repeatable								
'C25	not repeatable								

Example

LACK 15h

1

. Befor	e Instruction	Aft	er Instruction
ACC X	31h	ACC X	15h
С		С	

### LACT

Svntax																
Direct: Indirect:	[< a [< a	ibel> ibel>	·] L/ ·] L/	АСТ АСТ	<dn {ind</dn 	na> }[, <r< th=""><th>next.</th><th>ARP</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></r<>	next.	ARP	>]							
Operands	0 ≤ 0 ≤	dma next	i≤1 tARF	27 ?≤7	7											
Execution	(PC (dm	$(C) + 1 \rightarrow PC$ ma) x 2 <sup>T register(3-0)</sup> $\rightarrow ACC$														
	If SX Th If SX Th	XM = en (d XM = en (d	= 1: dma) = 0: dma)	is si is no	gn-e ot siç	xtenc jn-ex	led. tend	ed.								
	Affe	cted	by S	XM.												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	0	0	0	1	0	0		Da	ta Me	mory	Addr	ess	
	r								<b></b>	r						
Indirect:	0	1	0	0	0	0	1	0	1			See S	Sectio	n 4.1		
Description	The	LAC	T ins	struct	ion I	oads	the a	accur	nula	tor w	ith a	data	men	orv v	value	that

**Description** The LACT instruction loads the accumulator with a data memory value that has been left-shifted. The left-shift is specified by the four LSBs of the T register, resulting is shift options from 0 to 15 bits. Using the T register's contents as a shift code provides a variable shift mechanism.

LACT may be used to denormalize a floating-point number if the actual exponent is placed in the four LSBs of the T register and the mantissa is referenced by the data memory address. Note that this method of denormalization can only be used when the magnitude of the exponent is four bits or less.

### Words

1

### Cycles

	Cycle Timings for a Single Instruction								
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE			
′20	1	2+d	1+p	2+d+p	-	-			
′C25	1	2+d	1+p	2+d+p	1	2+d			
		Cycle 7	limings for	a Repeat Exe	cution				
′20	n	2n+nd	n+p	2n+nd+p	-	-			
′C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd			



### Load Accumulator Long Immediate with Shift

Syntax	[ <label>] LALK <constant>[,<shift>]</shift></constant></label>
Operands	16-bit constant 0 $\leq$ shift $\leq$ 15 (defaults to 0)
Execution	(PC) + 2 → PC Constant x 2 <sup>shift</sup> → ACC
	If SXM = 1: Then -32768 ≤ constant ≤ 32767. If SXM = 0: Then 0 ≤ constant ≤ 65535.
	Affected by SXM.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 0 1 Shift 0 0 0 0 0 0 1
	16-Bit Constant

**Description** The left-shifted 16-bit immediate value is loaded into the accumulator. The shifted 16-bit constant is sign-extended if SXM = 1; otherwise, the high-order bits of the accumulator (past the shift) are set to zero. Note that the MSB of the accumulator can only be set if SXM = 1 and a negative number is loaded. The shift count is optional and defaults to zero.

Words

2

Cycles

[	Cycle Timings for a Single Instruction								
	PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE								
′20	2	2	2+2p	2+2p	-	-			
′C25	2	2	2+2p	2+2p	2	2			
		Cycle	limings for a	a Repeat Exe	cution				
′20		not rep	eatable		-	-			
′C25	not repeatable								

Example 1 LALK OF794h,8 ;(SXM=1)







LALK OF794h,8

ACC

,8 ;(SXM=0)



Syntax																
Direct: Indirect:	[ <la [<la< th=""><th>bel&gt; bel&gt;</th><th>] L/ ] L/</th><th>\R &lt; \R &lt;</th><th><ar> <ar></ar></ar></th><th>&gt;,<di &gt;,{ind</di </th><th>ma&gt; d}[,&lt;</th><th>next</th><th>ARP</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th></la<></la 	bel> bel>	] L/ ] L/	\R < \R <	<ar> <ar></ar></ar>	>, <di &gt;,{ind</di 	ma> d}[,<	next	ARP	>]						
Operands	0 ≤ 0 ≤ 0 ≤	dma auxi next	≤ 1 liary ARF	27 regis ? ≤ 7	ter A	R ≤	7	,								
Execution	(PC (dm	) + 1 a) →	auxi	PC liary	regis	ter A	R									
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	Ö	1	1	0		AR		0		Da	ta Me	mory	Addr	ess	
							-									
Indirect:	0	0	1	1	0		AR		1			See S	Sectio	n 4.1		

**Description** The contents of the specified data memory address are loaded into the designated auxiliary register (AR).

The LAR and SAR (store auxiliary register) instructions can be used to load and store the auxiliary registers during subroutine calls and interrupts. If an auxiliary register is not being used for indirect addressing, LAR and SAR enable the register to be used as an additional storage register, especially for swapping values between data memory locations without affecting the contents of the accumulator.

### Words

1

Cycles

		Cycle 1	Timings for a	a Single Inst	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	2+d	1+p	2+d+p	-	-
′C25	1	2+d	1+p	2+d+p	1	2+d
		Cycle <sup>-</sup>	limings for	a Repeat Exe	cution	
'20	n	2n+nd	n+p	2n+nd+p	-	-
'C25	n	2n+nd	n+p	2n+nd+p	n	2n+nd



### Note:

LAR, in the indirect addressing mode, ignores any AR modifications if the AR specified by the instruction is the same as that pointed to by the ARP. Therefore, in Example 2, AR4 is not decremented after the LAR instruction.

Syntax	[< a	<label>] LARK <ar>,<constant></constant></ar></label>														
Operands	0 ≤ 0 ≤	0 ≤ constant ≤ 255 0 ≤ auxiliary register AR ≤ 7														
Execution	(PC 8-bi	)+ <sup>·</sup> it cor	1 → F nstan	PC t→a	auxili	ary re	egiste	er AR								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	0		AR				8	Bit C	onsta	int		
Description	The (AR	8-bi ) rig	it pos ht-ju	sitive stifie	con dar	stant Id zei	is Ic ro-fil	aded led (i	into .e., s	the ign-e	desig exten	gnate sion	ed au supp	ixiliar presse	yreę ed).	gister

LARK is useful for loading an initial loop counter value into an auxiliary register for use with the BANZ instruction.

Words

1

Cycles

Г		Cycle 1	imings for a	Single Instr	uction				
ſ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE			
′20 [	1	. 1	1+p	1+p	-	-			
′C25	1	1	1+p	1+p	1	1			
Γ		Cycle	limings for	a Repeat Exe	cution				
′20 [	not repeatable								
′C25	not repeatable								

Example

LARK ARO,15h

1	Before Instruction	ר	After Instruction
AR0	Oh	AR0	15h

Syntax	[< a	abel>	) LA	٩RP	<co< th=""><th>nstan</th><th>t&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></co<>	nstan	t>									
Operands	0 ≤	cons	stant	≤ 7												
Execution	(PC (AR Con Affe	) + 1 P) → stant	I → F • ARI t → A	PC 3 \RP and A	ARB.											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	0	1	0	1	1	0	0	0	1		ARP	

**Description** The auxiliary register pointer is loaded with the contents of the three LSBs of the instruction (a 3-bit constant identifying the desired auxiliary register). The old ARP is copied to the ARB field of status register ST1. ARP can also be modified by the LST, LST1, and MAR instructions, as well as any instruction that is used in the indirect addressing mode.

The LARP instruction is a subset of MAR; i.e., the opcode is the same as MAR in the indirect addressing mode. The following instruction has the same effect as LARP:

MAR \*, <constant>

### Words

1

LARP

1

Cycles

		Cycle <sup>-</sup>	Timings for a	a Single Instr	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p	-	-
C25	1	1	1+p	1+p	1	1
		Cycle	Timings for a	a Repeat Exe	cution	
'20	n	n	n+p	n+p	-	-
C25	n	n	n+p	n+p	n	n

#### Example

;Any succeeding instructions will use ;auxiliary register AR1 for indirect ;addressing.

Syntax Direct: Indirect:	[ <label>] [<label>]</label></label>	LDP <dma> LDP {ind}[,</dma>	<pre>&gt; <next arp=""></next></pre>	·]		
Operands	$0 \le dma \le 0 \le next A$	127 RP ≤ 7				
Execution	(PC) + 1 - Nine LSBs Affects DP.	→ PC of (dma) → o	data page po	inter register	r (DP) status	bits
Encoding	15 14 1	3 12 11	10 9 8	76	543	2 1 0
Direct:	0 1	0 1 0	0 1 0	0	Data Memory	Address
Indirect:	0 1	0 1 0	0 1 0	1	See Section	א 4.1
Description	The nine La loaded into data memo dresses. Th	SBs of the co the DP (data ry address a ne DP may al	ontents of th a memory pa re concatena so be loaded	e addressed ge pointer) ated to form by the LST	data memor register. The 16-bit data and LDPK ir	y location are DP and 7-bit memory ad- nstructions.
Words	1				•	
Cycles						
		Cycle	Timings for a	a Single Inst	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	2+d	1+p	2+d+p	-	-
′C25	1	2+d	1+p	2+d+p	1	2+d
		Cycle	Timings for a	a Repeat Exe	ecution	
<sup>20</sup>	n	2n+nd	n+p	2n+nd+p	-	-
-C25	n	2n+nd	n+p	2n+nd+p	n	2n+nd
Example	LDP DAT1 or LDP *	.27 ;(DP ;If c ;cont	= 511) current au cains 6553	xiliary re 5.	egister	
		Before	Instruction	,	After Ins	truction
	Dat Mem 655	a ory ( 35	DFEDCh	Data Memory 65535	0F	EDCh
	DF	P 1FFr	· ]	DP	0DCh	

# Load Data Memory Page Pointer Immediate

Syntax	[ <la< th=""><th>ibel&gt;</th><th>·] LI</th><th>ϽРК</th><th><co< th=""><th>nstar</th><th>nt&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></co<></th></la<>	ibel>	·] LI	ϽРК	<co< th=""><th>nstar</th><th>nt&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></co<>	nstar	nt>									
Operands	0 ≤	cons	stant	≤ 5 <sup>′</sup>	11											
Execution	(PC Con	) + 1 stant	l → t → d	PC ata n	nemo	ory pa	ige p	ointe	er (D	P) st	atus	bits				
	Affe	cts D	DP.													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	0	0					DP				
Description	The The direc DP loca LST	DP ( DP ct da = 4 ited i and	(data and ata m throu n the LDP	men 7-bit iemo igh igh inst	nory t dat ry ac 7 spe per 3 ructio	page a me ddres cifies 2 wo ons.	poin mory ses. s on- rds o	ter) r add DP chip of pa	egist ress ≥ 8 RAN ge 0	eris are o spec Ablo . DF	loade conca cifies ocks ? ma	ed wi atena exte B0 c y also	th a 9 ited t irnal ir B1 o be	9-bit o foi data . Blo load	cons rm 1 mer ock l ed b	tant. 6-bit nory. B2 is y the

Words

1

Cycles

Γ		Cycle T	imings for a	a Single Instr	uction								
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
′20 [	1	1	1+p	1+p	-	_							
′C25	1	1	1+p	1+p	1	1							
Γ		Cycle T	Timings for	a Repeat Exe	cution								
′20 <b> </b>	not repeatable												
′C25	not repeatable												

**Example** LDPK 64 ;The data page pointer is set to 64.

<i>Syntax</i> Direct: Indirect:	[ <labe [<labe< th=""><th> &gt;]    &gt;]  </th><th>LPH &lt; LPH {</th><th><dma [ind}</dma </th><th>a&gt; [,<ne< th=""><th>ext AF</th><th>{<b>P</b>&gt;]</th><th>]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></ne<></th></labe<></labe 	>]    >]	LPH < LPH {	<dma [ind}</dma 	a> [, <ne< th=""><th>ext AF</th><th>{<b>P</b>&gt;]</th><th>]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></ne<>	ext AF	{ <b>P</b> >]	]							
Operands	0 ≤ dr 0 ≤ ne	na ≤ extAF	127 RP ≤ 7	7											
Execution	(PC) + (dma)	- 1 → → P	PC registe	er(31	-16)										,
Encoding	15 1	4 13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1 0	) 1	0	0	1	1	0		Dat	a Me	mory	Addr	ess	
Indirect:	0	1 0	) 1	0	0	1	1	1			See S	ectio	n 4.1		
Description	The P The lov The LF of the	regist w-orc PH in: P reg	er high ler P re structi ister af	n-orc egiste on is fter s	ler bit er bit part ubrou	ts are s are icular utine	loac unaf ly u calls	ded v fecte seful s or in	vith t d. for r iterru	he co estor pts.	ing 1	its of the h	data	men order	bits
Words	1														
<i>worus</i>	•														
Cycles	, [			Cycle	Timi	inge f		Sing		struc	tion	s.			
Cycles	' 	DI	PI/	Cycle ′DE	e Timi	ings f PE/DI	or a	Sing	le In:	struc	tion PR/I	DI	P	R/DE	
Cycles	- 	DI	PI/ 2-	Cycle ′DE +d	e Timi	ings f PE/DI 1+p	or a	Sing PE 2+	le In: /DE	struc	tion PR/I	DI	P	R/DE	
'20 '25	PI/	DI	PI/ 2- 2-	Cycle 'DE +d +d	e Timi	ings f PE/DI 1+p 1+p	or a	<b>Sing</b> <b>PE</b> 2+ 2+	d+p d+p	struc	tion PR/I - 1	DI	P	<b>R/DE</b> - 2+d	
'20 '25	PI/1	DI	PI/ 2- 2-	Cycle 'DE +d +d Cycle	e Timi	ings f PE/DI 1+p 1+p ings f	or a	Sing PE 2+ 2+ Rep	d+p d+p eat E	struc	tion PR/I - 1 tion	DI	P	<b>R/DE</b> - 2+d	
20 (22) (20) (20) (20) (20) (20) (20) (2	PI/1 1 1	DI	PI/ 2- 2- 2n-	Cycle ′DE +d +d Cycle +nd	e Timi	ings f PE/DI 1+p 1+p ings f n+p	or a	Sing PE 2+ 2+ Rep 2n+	d+p d+p d+p eat E	xecu	tion PR/I - 1 tion	DI	P	<b>R/DE</b> - 2+d	
20 (20) (25) (20) (25)	PI/1	DI	PI/ 2- 2- 2n- 1+n	Cycle 'DE +d +d Cycle +nd	e Timi	ings f PE/DI 1+p 1+p ings f n+p n+p	or a	Sing PE 2+ 2+ Rep 2n+ 1+n-	d+p d+p d+p eat E nd+p	struc xecu	tion PR/I - 1 tion - n	DI	P	<b>R/DE</b>  2+d  n+nd	
20 20 220 220 220 220 225 <b>Example</b>	PI// 1 1 1 1 1 1 1 1 1 1 1 1 1	DI DAT *	PI/ 2- 2- 1+n 0 ; ;	Cycle 'DE +d +d Cycle +nd +nd (DP If c cont	e Tim e Tim = 4) curre	ings f PE/Di 1+p 1+p ings f n+p n+p	or a	Sing PE 2+ 2+ 2+ 2n+ 1+n-	/DE d+p d+p eat E nd+p +nd+	struc xecu p	tion PR/I - 1 tion - n	DI	P	<b>R/DE</b>  2+d  	
(20) (225) (225) (20) (225) (225) (225) (225)	PI// 1 1 1 1 1 1 1 1 0 1 LPH or LPH	DI DAT	PI/ 2- 2- 1+n 0 ; ; B	Cycle (DE +d +d Cycle +nd (DP If c cont Sefore	e Tim e Tim = 4) curre cains e Inst	ings f PE/DI 1+p 1+p ings f n+p n+p n+p	or a	Sing PE 2+ 2+ Rep 2n+ 1+n	d+p d+p eat E nd+p +nd+	struc xecu p	tion PR/I 1 tion n ter	DI	P 1+	R/DE 	
(20) (225) (225) (225) (225) (225) (225)	PI// 1 1 n n LPH or LPH	DAT * Datr *	PI/ 2- 2- 1+n 0 ; ; B	Cycle DE +d Cycle +nd (DP If c cont Sefore	Timi Timi	ings f PE/Di 1+p 1+p ings f n+p n+p n+p s 512 ructio 9Ch	or a	Sing PE 2++ 2++ Rep 2n++ 1+n	Ile Ins /DE d+p eat E nd+p +nd+p +nd+p +nd+p cy r Data Memo 512	struc xecu p egis	tion PR/I - 1 tion - n ter	DI er Ins OF	P 1+	<b>R/DE</b> - 2+d - n+nd	

# Load Auxiliary Register Long Immediate

Syntax	[< a	abel>	·] LF	RLK	<af< th=""><th><b>}</b>&gt;,&lt;</th><th>const</th><th>tant&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></af<>	<b>}</b> >,<	const	tant>								
Operands	0 ≤ 0 ≤	auxi con	liary stant	regis ≤ 6	ter ≤ 5535	£ 7										
Execution	(PC Con Not	;) + ; istan affe	2 → F t → A cted I	PC NR by SX	XM;	does	not a	affect	t SXN	Λ.						
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	1	0		AR	- <del></del>	0	0	0	0	0	0	0	0
							16	6-Bit	Const	ant						
Description	The	16-1	nit im	med	iatev	zalue	is lo	aded	into	the a	urxili	arv re	aiste	er sne	ecifie	d bv

**Description** The 16-bit immediate value is loaded into the auxiliary register specified by the AR field. The specified constant must be an unsigned integer, and its value is not affected by SXM.

Words

2

Cycles

		Cycle 1	imings for a	a Single Insti	ruction								
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
′20	2	2	2+2p	2+2p	-	-							
′C25	2	2	2+2p	2+2p	2	2							
		Cycle 1	Timings for	a Repeat Exe	cution								
′20	not repeatable												
′C25	not repeatable												

Example

LRLK AR3,3080h

	Before Instruction		After Instruction
AR3	7F80h	AR3	3080h

Syntax Direct: Indirect:	[ <la [<la< th=""><th>bel&gt; bel&gt;</th><th>] LS</th><th>ST &lt; ST {i</th><th>dma nd}[</th><th>&gt; ,<ne:< th=""><th>xt AF</th><th><b>{P</b>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></ne:<></th></la<></la 	bel> bel>	] LS	ST < ST {i	dma nd}[	> , <ne:< th=""><th>xt AF</th><th><b>{P</b>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></ne:<>	xt AF	<b>{P</b> >]								
Operands	0 ≤ 0 ≤	dma next	≤ 1 ARF	27 '≤ 7	,											
Execution	(PC) (dm) Affe Doe	) + 1 a) → cts A s not	→ F stati RP, t affe	PC us reg OV, ( ct IN	giste OVM TM (	r ST0 I, and or AR	DP. B.									
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	1	0	0	0	0	0		Dat	ta Me	mory	Addre	ess	
In diverse	<u> </u>											0				
Indirect:		1	0			0	0	0	1			See S	ectio	n 4.1		

**Description** Status register ST0 is loaded with the addressed data memory value. Note that the INTM (interrupt mode) bit is unaffected by LST. ARB is also unaffected even though a new ARP is loaded. If a next ARP value is specified via the indirect addressing mode, the specified value is ignored. Instead, ARP is loaded with the value contained within the addressed data memory word.

The LST instruction is used to load status register ST0 after interrupts and subroutine calls. The ST0 contains the status bits: OV (overflow flag) bit, OVM (overflow mode) bit, INTM (interrupt mode) bit, ARP (auxiliary register pointer), and DP (data memory page pointer). These bits were stored (by the SST instruction) in the data memory word as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARP	_	٥٧	OVM	1	INTM				· C	)P				

### Words

1

Cycles

		Cycle 1	limings for a	a Single Inst	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
′20	1	2+d	1+p	2+d+p	_	-
′C25	1	2+.d	1+p	2+d+p	1	2+d
		Cycle <sup>-</sup>	Timings for a	a Repeat Exe	cution	
′20	n	2n+nd	n+p	2n+nd+p	_	-
′C25	n	2n+nd	n+p	2n+nd+p	n	2n+nd

Example 1 LARP 0
LST \*,1 ;The data memory word addressed by the
;contents of auxiliary register ARO is
;loaded into status register STO, except
;for the INTM bit. Note that even though a
;next ARP value is specified, that value
;is ignored, and even though a new ARP is
;loaded, the old ARP is not loaded into ARB.

Example 2	LST	60h	;(DP = 0)		
			Before Instruction		After Instruction
		Data Memory 96	2404h	Data Memory 96	2404h
		ST0	6E00h	ST0	2604h
		ST1	0580h	ST1	0580h
Example 3	LARP LST	AR4 *-	; $(AR4 = 3FFh)$		
			Before Instruction		After Instruction
		AR4	3FFh	AR4	3FEh
		Data Memory 1023	0CE06h	Data Memory 1023	OCE06h
		ST0	0FC04h	ST0	0CC06h
		ST1	0E780h	ST1	0E780h
Example 4	LARP LST	AR4 *-,1	;(AR4 = 3FFh)		
			Before Instruction		After Instruction
		AR4	3FFh	AR4	3FEh
		Data Memory 1023	0EE04h	Data Memory 1023	0EE04h
		ST0	0EE00h	ST0	0EE04h
		ST1	0F780h	ST1	0F780h

Svntax	7															
-	Direct: Indirect:	[ <label>] [<label>]</label></label>	LST1 LST1	<dma {ind} </dma 	ı> [, <nex< th=""><th>t ARP</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th></nex<>	t ARP	>]									
Operar	nds	$0 \le dma \le 0 \le next A$	≤ 127 ARP ≤ 7	7												
Execut	ion	(PC) + 1 $(dma) \rightarrow s$ $(ARB) \rightarrow d$	→ PC status re ARP	gister	ST1											
		Affects ARP, ARB, CNF, TC, SXM, XF, FO, TXM, and PM. Affects C, HM, and FSM (TMS320C25)														
Encodi	ing	15 14 <sup>-</sup>	13 12	11	10	98	7	6	5	4	3	2	1 0			
	Direct:	0 1	0 1	0	0	0 1	0		Data	a Me	morv	Address				
		L														
	Indirect:	0 1	0 1	0	0	0 1	1		5	See S	ection	1 4.1				
Descri	ption	Status reg data memo to facilitat via the ind	tatus register ST1 is loaded with the data memory value. The bits of the ata memory value, which are loaded into ARB, are also loaded into ARP of facilitate context switching. Note that if a next ARP value is specified in the indirect addressing mode, the specified value is ignored.													
		LST1 is us contains th configurat mode) bit, mode) bit TMS320C bit, and F3 5, 6, and 9 memory w	sed to lo ne status ion con XF (ext , and th 25 also SM (fra ord are	bad sta s bits: ntrol) ternal he PN conta me sy e's. TI as foll	atus b ARB bit, T flag) I A (pro ins th nchro he bits lows:	its afte (auxili C (tes bit, FO duct r e statu nizatio loade	r inte ary re- st/cor (seria egiste s bits n moo d into	rrupts gister ntrol) al port er shif : C (c de) bi statu	and poin bit, t forn ft mo carry) it. C s reg	sub ter b SXM nat) ode) bit, n th ister	routin ouffer M (si bit, T bit. HM e TM ST1	ne call ign-ex XM (t ST1 (hold IS3202 from t	s. ST1 (RAM tension ransmit on the mode) 20, bits he data			
		15 14 13	12	11	10	9	37	6	5		4 3	2	1 0			
		ARB	CNF	TC S	SXM	C†	1 1	HM†	FSN	N† )	KF FC	D TXM	PM			
		<sup>†</sup> On the TMS	32020, bit	ts 5, 6,	and 9 a	e one's.										
Words	,	1														
Cycles																
			(	Cycle	Timing	gs for a	a Sing	le Ins	truc	tion						
		PI/DI	PI/	DE	PE	/DI	PE	/DE	Τ	PR/C	ы	PR/	DE			
	<b>20</b>	1	2.	+d	1	+p	2+	d+p								
	′C25	1	2.	+d	1	+p	2+	d+p		1		2+	d			
				Cycle	Timin	gs for	a Rep	eat Ex	cecut	ion						
	<b>′20</b>	n	2n-	+nd	n	+p	2n+	nd+p		-		-				
	'C25	n	2n	+nd	n	+p	2n+	nd+p		n		2n+	nd			

Example 2LST1 $61h$ ; (DP = 0)After InstructionData Memory 970580h $DataMemory970580hDataMemory970580hST00AC00hST00C00hST10581hST10580hExample 3LARPLST1AR4*-; (AR4 = 3FEh)Before InstructionAR4AFter InstructionMemory1022After Instruction4F90hDataMemory1022DataMemory1022Data4F90hST00FC04hST1ST05C04h5C04hST10E780hST14F90hExample 4LARPLST1*-,1; (AR4 = 3FEh)Example 4LARPLST1AR4*-,13FEhAfter Instruction4F90hAR43FEhAR43FEhAfter Instruction4F90hST00FC04hST1ST05C04h4F90hST10E780hST14F90hST10E780hST14F90hST10E780hST14F90hST10FE04hST07E04hST00FE04hST07E04hST10593hST16190h$	Example 1	LARP LST1	3 *-	;The data memor ;contents of au ;replaces the s ;register ST1,	y word addre xiliary regi tatus bits c and AR3 is d	essed by the ster AR3 f status lecremented.
Before InstructionAfter Instruction $Memory \\ 97$ 0580h $Memory \\ 97$ 0580hST00AC00hST00C00hST10581hST10580hExample 3LARP AR4 LST1 *-: (AR4 = 3FEh)Before InstructionAfter InstructionAR43FEhAR4JET1*-Data MemoryMemory4F90hData MemoryMemory4F90hST00FC04hST0ST10E780hST10E780hST14F90hLARP AR4 LST1 *-, 1: (AR4 = 3FEh)Example 4LARP AR4 LST1 *-, 1Before Instruction AR4After Instruction After Instruction ST1AR43FEh	Example 2	LST1	61h	;(DP = 0)		
$\begin{array}{c ccccc} & Data \\ Memory \\ 97 \\ \hline 97 \\ \hline 0580h \\ \hline 510 \\ \hline 0680h \\ \hline S11 \\ \hline 0581h \\ \hline S11 \\ \hline 0580h \\ \hline S11 \\ \hline 0580h \\ \hline S11 \\ \hline 0680h \\ \hline S11 \\ \hline 0670h \\ S11 \\ \hline 0670h \\ \hline S11 \\ \hline 06190h \\ \hline 022 \\ \hline 6190h \\ \hline 022 \\ \hline 050h \\ \hline 021 \\ \hline $				Before Instruction		After Instruction
ST0 $OAC00h$ ST0 $OC00h$ ST1 $0581h$ ST1 $0580h$ Example 3LARPAR4; (AR4 = 3FEh)Before InstructionAfter InstructionAR4 $3FEh$ AR4 $Memory$ $4F90h$ $1022$ ST0 $0FC04h$ ST0 $5C04h$ ST1 $0E780h$ ST1 $4F90h$ $ST1$ $4F90h$ $ST1$ $4F90h$ $ST1$ $6190h$ $AR4$ $3FEh$ $AR4$ $3FEh$ $AR4$ $3FEh$ $AR4$ $3FEh$ $AR4$ $3FEh$ $AR4$ $3FDh$ $Data$ $Memory$ $6190h$ $1022$ $6190h$ $ST0$ $0FE04h$ $ST1$ $0593h$ $ST1$ $6190h$			Data Memory 97	0580h	Data Memory 97	0580h
ST1 $0581h$ ST1 $0580h$ Example 3LARP LST1AR4 *-; (AR4 = 3FEh)Before Instruction AR4AR4 $3FEh$ AR4 $3FEh$ AR4 $3FEh$ AR4 $3FEh$ AR4 $3FEh$ AR4 $3FEh$ Data Memory $1022$ $0FC04h$ ST0 $0FC04h$ ST1 $0E780h$ ST1 $0E780h$ Example 4LARP LST1AR4 $3FEh$ AR4 $3FEh$ AR4 $3FEh$ AR4 $3FEh$ Data Memory $6190h$ Data Memory $6190h$ ST0 $0FE04h$ ST0 $0FE04h$ ST0 $7E04h$ ST1 $0593h$ ST1 $6190h$			ST0	0AC00h	ST0	0C00h
Example 3LARP LST1AR4 $*-$ ; (AR4 = 3FEh)Before Instruction AR4AR4After Instruction AR4Data Memory 1022Data AF90hData Memory 1022ST0OFC04h ST0ST05C04h ST1ST1OE780hST14F90hST1OE780hST14F90hExample 4LARP LST1AR4 $*-,1$ ; (AR4 = 3FEh)Data Memory Data ST0Data AR4After Instruction AR4AR4AFEhAR4 AFEhAfter Instruction After Instruction Memory 1022ST0OFE04hST07E04h ST0ST0OFE04hST07E04h ST1ST10593hST16190h			ST1	0581h	ST1	0580h
Before InstructionAfter InstructionAR4 $3FEh$ AR4 $3FDh$ Data Memory $4F90h$ Data Memory $4F90h$ 1022 $5T0$ $0FC04h$ $5T0$ $5C04h$ ST0 $0FC04h$ $ST0$ $5C04h$ ST1 $0E780h$ $ST1$ $4F90h$ Example 4LARP LST1 $*-,1$ ; (AR4 = 3FEh)Before Instruction AR4 $3FEh$ AR4 $3FDh$ Data Memory $6190h$ Data Memory $6190h$ ST0 $0FE04h$ $ST0$ $7E04h$ ST1 $0593h$ $ST1$ $6190h$	Example 3	LARP LST1	AR4 *-	;(AR4 = 3FEh)		
AR43FEhAR43FDhData Memory $4F90h$ Data Memory $4F90h$ 1022ST0 $0FC04h$ ST0ST1 $0FC04h$ ST0 $5C04h$ ST1 $0E780h$ ST1 $4F90h$ Example 4LARP LST1 $*-,1$ $(AR4 = 3FEh)$ Before Instruction AR4 $AF4$ $3FDh$ Data Memory 1022 $6190h$ $Data$ 				Before Instruction		After Instruction
Data Memory $4F90h$ Data Memory $4F90h$ ST0 $0FC04h$ ST0 $5C04h$ ST1 $0FC04h$ ST0 $5C04h$ ST1 $0E780h$ ST1 $4F90h$ Example 4LARP LST1 $*-,1$ ; (AR4 = 3FEh)Before Instruction AR4 $3FEh$ AR4 $3FDh$ Data Memory $6190h$ $Data$ Memory $6190h$ ST0 $0FE04h$ ST0 $7E04h$ ST1 $0593h$ ST1 $6190h$			AR4	3FEh	AR4	3FDh
$\begin{array}{c ccccc} ST0 & OFC04h & ST0 & 5C04h \\ ST1 & OE780h & ST1 & 4F90h \\ \end{array}$ $\begin{array}{c ccccccccccccccccccccccccccccccccccc$			Data Memory 1022	4F90h	Data Memory 1022	4F90h
ST1OE780hST14F90hExample 4LARP LST1AR4 *-,1; (AR4 = 3FEh)After InstructionBefore Instruction AR4AR43FEhAR4Data Memory 1022Data 6190hData Memory 10226190hST0OFE04hST07E04hST10593hST16190h			ST0	0FC04h	ST0	5C04h
Example 4       LARP AR4 LST1 *-,1       ; (AR4 = 3FEh)         Before Instruction AR4       Before Instruction 3FEh       AR4 AR4       3FDh         Data Memory 1022       Data 6190h       Data Memory 1022       Data 6190h       Data Memory 1022       6190h         ST0       OFE04h       ST0       7E04h         ST1       0593h       ST1       6190h			ST1	0E780h	ST1	4F90h
Before InstructionAfter InstructionAR43FEhAR43FDhData Memory 10226190hData Memory 10226190hST00FE04hST07E04hST10593hST16190h	Example 4	LARP LST1	AR4 *-,1	;(AR4 = 3FEh)		
AR43FEhAR43FDhData Memory6190hData Memory6190h10225T00FE04hST07E04hST10593hST16190h				Before Instruction	4.5.4	After Instruction
Data MemoryData 6190hData Memory6190h10225T00FE04hST07E04hST10593hST16190h			AR4	3FEN	AR4	3FDh
ST0         OFE04h         ST0         7E04h           ST1         0593h         ST1         6190h			Data Memory 1022	6190h	Data Memory 1022	6190h
ST1 0593h ST1 6190h			ST0	0FE04h	ST0	7E04h
			ST1	0593h	ST1	6190h

Direct: Indirect:	[< a [< a	abel>] abel>]	LT · LT {	<dma> [ind}[,·</dma>	<next< th=""><th>ARP</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></next<>	ARP	>]								
Operands	0 ≤ 0 ≤	dma next /	≤ 127 ARP ≤	; 7											
Execution	(PC (dm	;) + 1 ia) → <sup>·</sup>	→ PC T regis	ter											
Encoding	15	14	13 1	2 11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	0	1	1 1	1	0	0	0		Dat	ta Mer	nory	Addre	ess	
Indirect:	0	0 0 1 1 1 1 0 0 1 See Section 4.1													
Description	The add preg MP	T reg ress (e paratio YA, M	dma). dma). n for i PYS, a	s loade The L multipl and Mf	ed wi T ins icatio PYU i	th th tructi n. Se nstru	e co on r e th ctior	nten nay e LT ns.	ts of be use A, LT	the ed t D, L	spec o loa .TP, l	ified d the LTS,	data e T r MP1	egiste (, MF	nory er in PYK,
Words	1														
Cycles															
				Cycle	Tim	ngs f	or a	Sing	le Ins	truc	tion				1
		PI/DI													
			-	PI/DE		PE/D		PE	E/DE		PR/C	וכ	Р	R/DE	
'20		1		PI/DE 2+d		PE/D 1+p		РЕ 2+	d+p		PR/C	DI	P	R/DE -	_
20 25/		1		2+d 2+d 2+d		PE/D 1+p 1+p		2+ 2+	d+p d+p		<b>PR/E</b> - 1	DI	PI	R/DE - 2+d	
′20 ′C25		1		PI/DE 2+d 2+d Cycle	e Tim	PE/DI 1+p 1+p ings 1	or a	PE 2+ 2+ Rep	d+p d+p eat Ex	ecu	PR/E - 1 tion	DI	PI	<b>R/DE</b> - 2+d	
'20 'C25 '20		1 1 1		2+d 2+d 2+d Cycle	e Tim	PE/D 1+p 1+p ings 1 n+p	or a	PE 2+ 2+ Rep 2n+	d+p d+p eat Ex	Lecu	PR/E - 1 tion -	DI	P	R/DE  2+d	
'20 'C25 '20 'C25		1 1 1 n n		2+d 2+d 2+d Cycle 2n+nd +n+nd	e Tim	PE/DI 1+p 1+p ings 1 n+p n+p	or a	PE 2+ 2+ Rep 2n+ 1+n	d+p d+p eat Ex nd+p +nd+p	Lecu	PR/E - 1 tion - n		PI ; 1+	R/DE  2+d  	
'20 'C25 '20 'C25 <b>Example</b>	LT or LT	1 1 n n DA1 *	2	2+d 2+d 2+d Cycle 2n+nd +n+nd ;(DP ;If c	= 8)	PE/DI 1+p 1+p ings 1 n+p n+p	or a	PE 2+ 2+ Rep 2n+ 1+n	/DE d+p d+p eat Ex nd+p +nd+p	gis	PR/I		PI	R/DE  2+d  n+nd	
'20 'C25 '20 'C25 <b>Example</b>	LT or LT	1 1 n n DA1	2	2+d 2+d Cycle 2+d (n+nd +n+nd ;(DP ;If c ;cont	= 8)	PE/DI 1+p 1+p ings 1 n+p n+p n+p	or a	PE 2+ 2+ Rep 2n+ 1+n	/DE d+p ed+p eat Ex nd+p +nd+p	gis	PR/E		PI	R/DE  2+d  n+nd	
'20 'C25 '20 'C25 <b>Example</b>	LT or LT	1 1 n DA7	2	2+d 2+d Cycle 2n+nd +n+nd ;(DP ;If c ;cont Before	= 8) currections e Inst	PE/DI 1+p 1+p ings 1 n+p n+p n+p	or a	PE 2+ 2+ Rep 2n+ 1+n	ry re	gis	PR/I	r Ins	PI	R/DE 	
'20 'C25 '20 'C25 <b>Example</b>	LT or LT	1 1 n DA1 *	1 c24 ata mory 248	<pre>PI/DE 2+d 2+d Cycle n+nd ;(DP ;If c;cont Before</pre>	= 8) curre	PE/DI 1+p ings 1 n+p n+p ent a 104 ructic 62h	or a	PE 2+ 2+ 2n+ 1+n	DE d+p eat Ex nd+p +nd+p ry re Data Memoi 1048	gis	PR/L - 1 tion - n	r Ins	PI	R/DE - 2+d - - - - - - - - - - - - - - - - - - -	

Affects OV; affected by OVM and PM.

Affects C (TMS320C25).

15 14 13

accumulator.

r Direct: Indirect:	[ <label>] LTA <dma> [<label>] LTA {ind}[,<next arp="">]</next></label></dma></label>
nds	$0 \le dma \le 127$ $0 \le next ARP \le 7$
tion	(PC) + 1 → PC (dma) → T register (ACC) + (shifted P register) → ACC

Data Memory Address

Indirect: See Section 4.1 Description The T register is loaded with the contents of the specified data memory address (dma). The contents of the product register, shifted as defined by the PM status bits, are added to the accumulator, with the result left in the

The function of the LTA instruction is included in the LTD instruction.

Words

Syntax

**Operands** 

Execution

Encoding

Direct:

Cycles

	Cycle Timings for a Single Instruction														
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
'20	1	2+d	1+p	2+d+p	-	-									
′C25	1	2+d	1+p	2+d+p	1	2+d									
		Cycle 7	Timings for	a Repeat Exe	cution										
'20	n	2n+nd	n+p	2n+nd+p	-	-									
′C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd									

Or LTA

LTA

DAT36

\*

;(DP = 6, PM = 0)
;If current auxiliary register
;contains 804.

Before Instruction

After Instruction



Syntax																
Direct: Indirect:	[ <la [<la< td=""><td>ibel&gt; ibel&gt;</td><td>] L] ] L]</td><td>D &lt; D {</td><td><dma ind}</dma </td><td>a&gt; [,<ne< td=""><td>xt A</td><td>RP&gt;</td><td>]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></ne<></td></la<></la 	ibel> ibel>	] L] ] L]	D < D {	<dma ind}</dma 	a> [, <ne< td=""><td>xt A</td><td>RP&gt;</td><td>]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></ne<>	xt A	RP>	]							
Operands	0 ≤ 0 ≤	dma next	≤ 1 ARF	27 ?≤7	,											
Execution	(PC (dm (dm (AC Affe Affe	) + 1 a) → a) → C) + cts C cts C	Tre Tre dma (shi )V; at C(TM	PC giste + 1 fted ffecte 1S32	r Preç edby 0C2	gister) v OVN 5).	) → A A and	ACC d PN	1.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	0	1	1	1	1	1	1	0		Da	ta Me	mory	Addro	ess	
Indirect:	0	0	1	1	1	1	1	1	1			See S	Sectio	n 4.1		
Description	The	т "	~:	r io I		انت ام	46 46			<b>t</b> o of			ified	data	-	

**Description** The T register is loaded with the contents of the specified data memory address (dma). The contents of the P register, shifted as defined by the PM status bits, are added to the accumulator, and the result is placed in the accumulator. The contents of the specified data memory address are also copied to the next higher data memory address.

This instruction is valid for blocks B1 and B2, and is also valid for block B0 if block B0 is configured as data memory. The data move function is continuous across the boundary of blocks B0 and B1, but cannot be used with external data memory or memory-mapped registers. This function is described under the instruction DMOV. Note that if used with external data memory, the function of LTD is identical to that of LTA.

### Words

1

LTD

### Cycles

	Cycle Timings for a Single Instruction														
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
′20	1	2+d	1+p	2+d+p	-	-									
′C25	1	2+d	1+p	2+d+p	1	2+d									
		Cycle <sup>-</sup>	Timings for	a Repeat Exe	cution										
′20	n	2n+nd	n+p	2n+nd+p	_	-									
C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd									

LTD	Р	Load T revious	Register, Ac Product, and	cumulate Move Da	ta LTD
Example	LTD or LTD	DAT126	;(DP = 7, PM = ;If current au ;contains 1022	= 0) 1xiliary reg 2.	jister
x		ŧ	Before Instruction		After Instruction
		Data Memory 1022	62h	Data Memory 1022	62h
		Data Memory 1023	Oh	Data Memory 1023	62h
	,	т	3h	т	62h
		Р	0Fh	Р	OFh
		асс 🗙	5h	ACC 0	14h
		C	,	C	

## Load T Register and Store P Register in Accumulator

<i>Syntax</i> Direct: Indirect:	[ <label> [<label></label></label>	·] Ľ	TP < TP {i	dma ind}[	> , <ne< th=""><th>xt AF</th><th><b>{P</b>&gt;]</th><th>l</th><th></th><th></th><th></th><th></th><th></th><th></th></ne<>	xt AF	<b>{P</b> >]	l							
Operands	$0 \le dma$ $0 \le nex$	i≤1 tARI	27 P ≤ 7	,											
Execution	(PC) + (dma) ⊣ (shifted Affected	PC) + 1 → PC ma) → T register hifted P register) → ACC fected by PM.													
Encoding	15 14	12	12	11	10	٥	0	7	6	5 /	2	2	1	0	
Divert		13	12		10	9	<u> </u>	, 	0	5 4		2	1	<u> </u>	
Direct:	0 0	1	1	1	1	1	0	0		Data M	lemory	Addr	ess		
Indirect:	0 0	1	1	1	1	1	0	1		See	Section	on 4.1			
Description	The T re location, the outp	giste and ut of	the p the p	oade produ produ	d wit Ict re Ict re	th th giste giste	e co riss risc	ntent storec contro	s of th in th olled b	ne ado e accu y the	iressec mulat PM sta	d data or. Th atus b	n mer ne sh bits.	nory ift at	
woras	1														
Cycles	r				Timi			Sing	la Inst	motio					
		T	· PI/	DE	T			PF				Р			
<b>'</b> 20	1		2+	Ed .	+	$\frac{1+n}{1+n}$	<u> </u>	2+		+	-	+	-		
20 (C25		-+	2+	-d	+	1+n	+	2+	d+p	+	1	1 .	2+d	-	
020	Cycle Timings for a Banast Execution											-			
<b>'20</b>	$n \qquad 2n+nd \qquad n+p \qquad 2n+nd+p \qquad - \qquad -$														
'C25	n		1+n	+nd	+	n+p		1+n-	+nd+p	<u>†</u>	n	1+	n+nd		
	L	J				i			•	J		4			

Example

DAT36 ; (DP = 6, PM = 0)

LTP Or LTP

\*

;If current auxiliary register ;contains 804.



After Instruction



<b>Syntax</b> D Ind	irect: irect:	[ <la [<la< td=""><td>bel&gt;] bel&gt;]</td><td>LTS LTS</td><td><d {in</d </td><td>lma≍ id}[,</td><td>&gt; <ne< td=""><td>xt A</td><td>RP&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></ne<></td></la<></la 	bel>] bel>]	LTS LTS	<d {in</d 	lma≍ id}[,	> <ne< td=""><td>xt A</td><td>RP&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></ne<>	xt A	RP>]								
Operands		0 ≤ 0 ≤	dma ≤ next A	≤ 127 \RP :	ז ≤ 7												
Execution	1	(PC) (dm (AC	) + 1 - a) → T C) - (s	→ PC regi shifte	ster d P	regi	ster)	→ A	CC								
		Affe Affe	cts OV cts C (	; affe TMS	ctec 320	d by C25	РМ ).	and	OVN	1.							K.
Encoding		15	14 1	3 1	2	11	10	9	8	7	6	5	4	3	2	1	0
D	)irect:	0	1	0	1	1	0	1	1	0		Dat	a Mer	nory	Addre	SS	
										•							
Inc	direct:	0	1	0	1	1	0	1	. 1	1			See Se	ectior	n 4.1		
Descriptio	on	The loca cont resu	T regi tion. ents o It is lef	ster i The of the it in t	s lo cont PN he a	adeo tents 1 sta accu	d wi of itus mula	th th the j bits, itor.	ie co produ are s	ntent uct re subtr	s of egiste acted	the a r, sh fron	iddre: ifted n the	ssed as d acc	data lefine umul	mer d by ator.	nory the The
vvoras		1															
Cycles																	
					C	ycle	Tim	ings	for a	Sing	le Ins	struc	tion				
	(0.0	F	PI/DI		PI/D	DE	+	PE/C	)	PE	DE		PR/C	)	PF	R/DE	_
	20		1		2+0	d	+	1+p		2+	d+p	+				-	_
e.	025				2+0	vcle	Tim	ings	for a	Ren	eat F		tion		2	τu	
	<i>'</i> 20		n	1	2n+1	nd	T	n+p		2n+	nd+p		_			_	
	'C25	<b> </b>	n	1	+n+	nd	1	n+p		1+n	+nd+	5	n		1+	n+nd	
Example		LTS Or LTS	DA' *	<b>T</b> 36		;(D); ;If ;CO	P = cui nta:	6, rren ins	PM = t au 804.	= O) 1xil:	iary	reg	iste	r			
					Be	fore	Inst	ructi	on				After	r Inst	tructi	on	
			Da Men 80	ta hory 14				62h		N	Data Aemo 804	ry			62ł	1	
			Т					3h			т				62ł		
			. F	,	Γ			0Fh	7		Р				OF		
			AC	c [)	<u>a</u> E			5h	Ξ		ACC	0 C	OF	FFFF	FF6ł	5	
				-													

<i>Syntax</i> Direct: Indirect:	[ <label>] MAC <pma>,<dma> [<label>] MAC <pma>,{ind}[,<next arp="">]</next></pma></label></dma></pma></label>
Operands	$0 \le pma \le 65535$ $0 \le dma \le 127$ $0 \le next ARP \le 7$
Execution	TMS32020:
	(PC) + 2 → TOS (pma) → PC
	If (repeat counter) $\neq$ 0: Then (ACC) + (shifted P register) $\rightarrow$ ACC, (dma) $\rightarrow$ T register, (dma) x (pma, addressed by PC) $\rightarrow$ P register, Modify AR(ARP) and ARP as specified, (PC) + 1 $\rightarrow$ PC, (repeat counter) - 1 $\rightarrow$ repeat counter.
	Else (ACC) + (shifted P register) → ACC (dma) → T register (dma) x (pma, addressed by PC) → P register Modify AR(ARP) and ARP as specified. (TOS) → PC
	Affects OV; affected by OVM and PM.
	TMS320C25: (PC) + 2 $\rightarrow$ PC (PFC) $\rightarrow$ MCS (pma) $\rightarrow$ PFC
	If (repeat counter) $\neq$ 0: Then (ACC) + (shifted P register) $\rightarrow$ ACC, (dma) $\rightarrow$ T register, (dma) x (pma, addressed by PFC) $\rightarrow$ P register, Modify AR(ARP) and ARP as specified, (PFC) + 1 $\rightarrow$ PFC, (repeat counter) - 1 $\rightarrow$ repeat counter.
	Else (ACC) + (shifted P register) → ACC (dma) → T register (dma) x (pma, addressed by PFC) → P register

Modify AR(ARP) and ARP as specified. (MCS)  $\rightarrow$  PFC

Affects C and OV; affected by OVM and PM.

<b>F</b>	45		4.0	4.0	à 4	4.0	0	•	-	0	-		~	~		~
Encoding	15	14	13	12	11	10	9	8	· /	6	5	4	3	2	1	<u> </u>
Direct:	0	1	0	1	1		0	1	0		Dat	a Me	mory	Addr	ess	<u> </u>
		Program Memory Address														
	·															
Indirect:	0	1 0 1 1 1 0 1 1 See Section 4.1														
		Program Memory Address														
Description	The by a proc	e MAC instruction multiplies a data memory value (specified by dma) a program memory value (specified by pma). It also adds the previous oduct, shifted as defined by the PM status bits, to the accumulator.														
	The non is bl TMS that show six b used repe	the data and program memory locations on the TMS320C25 may be any preserved, on-chip or off-chip memory locations. If the program memory block B0 of on-chip RAM, then the CNF bit must be set to one. On the MS32020, data and program memory locations must reside on-chip. Note at on both devices, the upper eight bits of the program memory address would be set to 0FFh in order to address B0 program RAM, and the upper k bits of dma should be set to 0 to address a location below 1024. When sed in the direct addressing mode, the dma cannot be modified during petition of the instruction.														
	Whe tain able sum onc	en the ed in s acc -of-p e the	e MA the cession produ RPT	AC in PC/F ng a ucts o pipe	struc PFC i serie opera	ction s incl es of tions is sta	is rep remer opera , sinc rted.	nted ands e M	ed, th by o in n AC b	ne prog ne dur nemory ecome	ing ing v. l s a	n me its c MAC sing	mory opera is u le-cy	add tion. Isefu cle ir	ress This I for Instruc	con- en- long
Words	2															
Cycles																
-	Cycle Timings for a Single Instruction															
		PI/DI	T	PI/	DE	Τ	PE/D	1	PE	E/DE	Τ	PR/I	DI	P	R/DE	
'20		3		N	/A		3+2p		N	I/A		-		1	-	7
′C25	Ta	Table in on-chip RAM:         5+d+2p         5+d+2p         4         5+d														
	Ta	ble in 4	on-o	hip R 5	IOM: +d		4+2p	•	5+	d+2p		4			5+d	

Table in external memory:

Table in on-chip RAM:

Table in on-chip ROM:

Table in external memory:

5+d+p

N/A

2+2n+nd

3+2n+nd

3+2n+nd

+np

4+3p

2+n+2p

3 + n + 2p

3+n+2p

3+n+np

+2p

**Cycle Timings for a Repeat Execution** 

5+d+3p

N/A

3+2n+nd+2p

3+2n+nd+2p

3+2n+nd+np

+2p

4+p

`\_\_

3+n

3+n

3+n+np

5+d+p

-

3+2n+nd

3+2n+nd

3+2n+nd

+np

4+p

2+n

2+n

3+n

3+n+np

**′**20

'C25

Example

SPM 3	;Select a shift-right-by-6 mode
CNFP	;Configure block B0 as program ;memory (OFFXXh).
LARP 1	Use AR1 to address block B1.
LRLK 1,768	;Point to lowest location in ;RAM block B1.
RPTK 255	;Compute 256 sum-of-product
MAC OFFOOh,*+	;Multiply/accumulate and ;increment AR1.

The following example shows register and memory contents before and after the third step repeat loop:



#### Syntax

Direct: [<label>] MACD <pma>,<dma> Indirect: [<label>] MACD <pma>,{ind}[,<next ARP>]

**Operands** 

 $0 \le pma \le 65535$   $0 \le dma \le 127$  $0 \le next ARP \le 7$ 

Execution

TMS32020: (PC) + 2 → TOS

 $(pma) \rightarrow PC$ If (repeat counter)  $\neq 0$ : Then (ACC) + (shifted P register)  $\rightarrow$  ACC, (dma)  $\rightarrow$  T register, (dma) x (pma, addressed by PC)  $\rightarrow$  P register, (dma)  $\rightarrow$  dma + 1, Modify AR(ARP) and ARP as specified, (PC) + 1  $\rightarrow$  PC, (repeat counter) - 1  $\rightarrow$  repeat counter. Else (ACC) + (shifted P register)  $\rightarrow$  ACC (dma)  $\rightarrow$  T register (dma)  $\rightarrow$  dma + 1, Modify AR(ARP) and ARP as specified.

(TOS) → PC

Affects OV; affected by OVM and PM.

### TMS320C25:

(PC) + 2 → PC (PFC) → MCS (pma) → PFC If (repeat counter)  $\neq$  0: Then (ACC) + (shifted P register)  $\rightarrow$  ACC,  $(dma) \rightarrow T$  register, (dma) x (pma, addressed by PFC)  $\rightarrow$  P register,  $(dma) \rightarrow dma + 1,$ Modify AR(ARP) and ARP as specified,  $(PFC) + 1 \rightarrow PFC,$ (repeat counter) - 1  $\rightarrow$  repeat counter. Else (ACC) + (shifted P register)  $\rightarrow$  ACC  $(dma) \rightarrow T$  register (dma) x (pma, addressed by PFC)  $\rightarrow$  P register  $(dma) \rightarrow dma + 1,$ Modify AR(ARP) and ARP as specified. (MCS) → PFC

Affects C and OV; affected by OVM and PM.

## Multiply and Accumulate with Data Move

Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	1	1	1	0	0	0		Dat	ta Me	mory	Addr	ess	
						Pr	ograr	n Mei	mory	Addre	ess					
Indirect:	0	1	0	1	1	1	0	0	1	<u> </u>		See S	ectio	n 4.1		
						Pr	ogran	n Mei	mory	Addre	ess					

Description

The MACD instruction multiplies a data memory value (specified by dma) by a program memory value (specified by pma). It also adds the previous product, shifted as defined by the PM status bits, to the accumulator.

The data and program memory locations on the TMS320C25 may be any nonreserved, on-chip or off-chip memory locations. If the program memory is block B0 of on-chip RAM, then the CNF bit must be set to one. On the TMS32020, data and program memory locations must reside on-chip. Note that on both devices, the upper eight bits of the program memory address should be set to 0FFh in order to address B0 program RAM, and the upper six bits of dma should be set to 0 to address a location below 1024. When used in the direct addressing mode, the dma cannot be modified during repetition of the instruction. If MACD addresses one of the memory-mapped registers or external memory as a data memory location, the effect of the instruction will be that of a MAC instruction (see the DMOV instruction description).

MACD functions in the same manner as MAC, with the addition of data move for block B0, B1, or B2. Otherwise, the effects are the same as for MAC. This feature makes MACD useful for applications such as convolution and transversal filtering.

When the MACD instruction is repeated, the program memory address contained in the PC/PFC is incremented by one during its operation. This enables accessing a series of operands in memory. When used with RPT or RPTK, MACD becomes a single-cycle instruction once the RPT pipeline is started.

#### Note:

The data move function for MACD can only occur within the data blocks, B0-B2, of the on-chip RAM.

Words

2

### MACD

### Cycles

		Cycle 7	limings for	a Single Instru	uction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
′20	3	N/A	3+2p	N/A	-	-
′C25	Table in on- 3	-chip RAM: 4+d	4+2n	5+d+2p	4	5+d
	Table in on- 4	-chip ROM: 5+d	4+2p	5+d+2p	4	5+d
	Table in ext 4+p	ernal memory: 5+d+p	4+3p	5+d+3p	4+p	5+d+p
		Cycle	Timings for	a Repeat Exec	cution	
′20	2+n	N/A	2+n+2p	N/A	-	-
′C25	Table in on∘ 2+n	-chip RAM: 2+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
	Table in on 3+n	-chip ROM: 3+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
	Table in ext 3+n+np	ernal memory: 3+2n+nd +np	3+n+np +2p	3+2n+nd+np +2p	3+n+np	3+2n+nd +np

Example

SPM SOVM CNFP	0	;Select no shift mode on PR output. ;Set overflow mode. ;Configure block BO as program ;memory (OFFXXh).
LARP	3	Use AR3 to address block B1.
LRLK	3,1023	Point to highest location in
		;RAM block BÍ.
RPTK	255	;Compute 1 sample of a length-256
		;convolution.
MACD	OFF00h,*-	;Multiply/accumulate, shift data word ;in block B1, and decrement AR3.

The following example shows register and memory contents before and after the third step repeat loop:

	Before Instruction		After Instruction
AR1	3FDh	AR1	3FCh
RPT	0FDh	RPT	0FCh
PC/PFC	0FF02h	PC/PFC	0FF03h
Data Memory 1021	23h	Data Memory 1021	23h
Data Memory 1022	7FCh	Data Memory 1022	23h
Program Memory 65282	0FAAAh	Program Memory 65282	0FAAAh
Р	458972h	Р	0FFFF453Eh
асс 🛛	723EC41h	ACC 0	76975B3h
C		C	

<i>Syntax</i> Direct: Indirect:	[ <la [<la< th=""><th>ıbel&gt; ıbel&gt;</th><th>) M ] M</th><th>IAR IAR</th><th><dm {ind]</dm </th><th>ia&gt; }[,<n< th=""><th>ext A</th><th>\RP&gt;</th><th>•]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></n<></th></la<></la 	ıbel> ıbel>	) M ] M	IAR IAR	<dm {ind]</dm 	ia> }[, <n< th=""><th>ext A</th><th>\RP&gt;</th><th>•]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></n<>	ext A	\RP>	•]							
<b>Oper</b> ands	0 ≤ 0 ≤	dma next	≤ 1 : ARF	27 P≤7	7											
Execution	(PC Moc (act	) + 1 difies ts as	I → I ARF a N(	PC P, AR DP in	(AR dire	P) as ct ad	spec dress	cified sing).	by t	he in	direc	t add	Iressi	ing fi	eld	
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	1	0	1	0	1	0		Da	ta Me	mory	Addre	ess	
Indirect:	0	1	0	1	0	1	0	1	1			See S	ectio	n 4.1		
Description	The dres the	MAI sing ARP	R ins mod are r	struct le. Ir nodi	tion and the fied;	acts a indir howe	as a ecta ever,	no-o ddres no us	pera ssing se is	tion mod made	instru le, th e of t	uction e aux he m	n in kiliary iemo	the c y regi ry be	lirect isters	t ad- 3 and 9 efer-

the ARP are modified; however, no use is made of the memory being referenced. MAR is used only to modify the auxiliary registers or the ARP. If a next ARP is specified, the old ARP is copied to the ARB field of status register ST1. Note that any operation that MAR performs can also be performed with any instruction that supports indirect addressing. ARP may also be loaded by an LST instruction.

In the direct addressing mode, MAR is a NOP. Also, the instruction LARP is a subset of MAR (i.e., MAR \*,4 performs the same function as LARP 4).

### Words

1

Cycles

		Cycle <sup>-</sup>	Timings for a	a Single Instr	uction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p	-	-
′C25	1	1	1+p	1+p	1	1
		Cycle	Timings for	a Repeat Exe	cution	
'20	n	n	n+p	n+p	-	-
′C25	n	n	n+p	n+p	n	n

Example 1	MAR	*,1	;Load the ARP with	1.	
		ARP	Before Instruction	ARP	After Instruction
Example 2	MAR	*-	;Decrement current ;this case, AR1).	auxiliary	register (in
		AR1	Before Instruction 35h	AR1	After Instruction 34h
Example 3	MAR	*+,5	;Increment current ;and load ARP with	auxiliary 5.	register (AR1)
			Before Instruction		After Instruction
		AR1	34h	AR1	35h
•		ARP	1	ARP	5

# Multiply

<b>Syntax</b> [ Inc	Direct: direct:	[ <la [<la< th=""><th>bel&gt; bel&gt;</th><th>] M ] M</th><th>PY - PY -{</th><th><dma {ind}</dma </th><th>a&gt; [,<n< th=""><th>ext A</th><th>RP&gt;</th><th>]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></n<></th></la<></la 	bel> bel>	] M ] M	PY - PY -{	<dma {ind}</dma 	a> [, <n< th=""><th>ext A</th><th>RP&gt;</th><th>]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></n<>	ext A	RP>	]							
Operand:	S	0 ≤ 0 ≤	$\leq$ dma $\leq$ 127 $\leq$ next ARP $\leq$ 7														
Executio	n	(PC) (Tre	) + 1 egiste	→ P er) x	C (dma	a) →	P reç	gister									
Encoding	γ.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	Direct:	0	0	1	1	1	0	0	0	0		Da	ta Me	morv	Addre	ess	
			·································														
łn	direct:	0	0	1	1	1	0	0	0	1			See S	Section	n 4.1		
Descript	ion	The dres	cont sed c	ents lata r	of t nem	he T ory Ic	regis ocatio	ster a on. T	are n he re	nultip sult i	olied s pla	by t ced	he co in the	onter e P re	its of giste	f the r.	ad-
Words		1															
Cycles																	
					(	Cycle	Timi	ngs	for a	Sing	le ins	struc	tion				
		F	PI/DI		PI/	DE		PE/D	1	PE	/DE		PR/I	DI	PF	R/DE	
	′2 <u>0</u>		1		2-	-d		1+p		2+d+p			-		-		
	′C25		1		2-	-d		1+p		2+	d+p		1		2	2+d	
						Cycle	Tim	ings	for a	Rep	eat E	xecu	tion				
	<i>'</i> 20		n		2n-	nd		n+p		2n+	nd+p		_			-	
	′C25		n		1+n	+nd		n+p		1+n-	+nd+	5	n		1+	n+nd	
Example		MPY Or MPY	D *	AT13		;(DP ;If ;con	= 8 curr tair	3) Tent 15 10	aux 037.	ilia	aryı	regi	ister	c			
					В	efore	Inst	ructio	on				Afte	r Inst	tructi	on	
			D Me 1	ata mory 037	, [			7h	]	N	Data lemo 1037	ry			7ŀ	n	
				т	Г			6h	٦		т				61		
				Р	[			36h	]		Ρ				2Ał		

#### **Multiply and Accumulate MPYA** Previous Product (TMS320C25) **MPYA** Svntax Direct: [<label>] MPYA <dma> Indirect: [<label>] MPYA {ind}[.<next ARP>] **Operands** $0 \leq dma \leq 127$ $0 \le \text{next ARP} \le 7$ Execution (PC) + 1 → PC $(ACC) + (shifted P register) \rightarrow ACC$ (T register) x (dma) $\rightarrow$ P register Affects C and OV; affected by OVM and PM. Encoding 12 11 10 9 3 15 14 13 8 5 4 2 7 6 1 0 Direct: 0 0 0 0 1 1 1 0 1 Data Memory Address Indirect: 0 0 1 0 1 1 1 0 1 See Section 4.1 Description The contents of the T register are multiplied by the contents of the addressed data memory location. The result is placed in the P register. The previous product, shifted as defined by the PM status bits, is also added to the accumulator. Words 1 **Cvcles Cycle Timings for a Single Instruction** PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE 'C25 1 2+d 1+p 2+d+p2+d 1 **Cycle Timings for a Repeat Execution** 'C25 1+n+ndn+p 1+n+nd+p1+n+ndn n Example MPYA DAT13 ;(DP = 6, PM = 0)or MPYA \* ; If current auxiliary register ; contains 781. **Before Instruction** After Instruction Data Data 7h 7h Memory Memory 781 781 Т т 6h 6h Ρ 36h Ρ 2Ah X ACC 54h ACC 0 8Ah С С

4-110

# **Multiply Immediate**

Syntax	[ <label>] MPYK <constant></constant></label>
Operands	$-4096 \le \text{constant} \le 4095$ $-2^{12} \le \text{constant} \le 2^{12} - 1$
Execution	(PC) + 1 → PC (T register) x constant → P register Not affected by SXM.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 0 1 13-Bit Constant
Description	The contents of the T register are multiplied by the signed, 13-bit constant. The result is loaded into the P register. The immediate field is right-justified and sign-extended before multiplication, regardless of SXM.

Words

Cycles

Γ	Cycle Timings for a Single Instruction							
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE		
′20 [	1	1	1+p	1+p	-	-		
′C25 [	1	1	1+p	1+p	1	1		
ſ	Cycle Timings for a Repeat Execution							
′20 [	not repeatable				-	-		
′C25	not repeatable							

**Ехатріе** мрук -9

1



		Multiply	y and Su	btract				
MPYS	Prev	<u>ious Pro</u>	oduct (T	<u>MS320C</u>	25)	MPYS		
Syntax Direct: Indirect:	[ <label>] [<label>]</label></label>	MPYS <dm MPYS {ind</dm 	na> }[, <next ar<="" th=""><th><b>P</b>&gt;]</th><th></th><th></th></next>	<b>P</b> >]				
Operands	$0 \le dma \le 0 \le next Al$	127 RP ≤ 7						
Execution	$(PC) + 1 \rightarrow PC$ (ACC) - (shifted P register) → ACC (T register) x (dma) → P register Affects C and OV; affected by OVM and PM.							
Encoding	15 14 13	3 12 11	10 9 8	76	543	2 1 0		
Direct:	0 0 1	1 1	0 1 1	0	Data Memory	Address		
Indirect:	0 0 1	1 1	0 1 1	1	See Sectio	n 4.1		
Description	The content dressed dat previous pre- tracted from	ts of the T a memory k oduct, shifte the accumu	register are ocation. The ed as define ulator.	multiplied b result is pl d by the Pl	by the conter aced in the f M status bits	nts of the ad- P register. The s, is also sub-		
Words	1							
Cycles	<b>F</b>							
		Cycle	truction					
1025		PI/DE		PE/DE	PR/DI	PR/DE		
025	$\frac{1}{2+\alpha} \frac{1+\beta}{2+\alpha} \frac{2+\alpha+\beta}{2+\alpha} \frac{1}{2+\alpha}$							
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd		
Example	MPYS DAT or MPYS *	13 ;(DP = ;If cu Before	= 6, PM = urrent aux Instruction	0) iliary re Data	gister con After Ins	tains 781.		
	Memo	orv	7h	Memor	v	7h		



<i>Syntax</i> Direct: Indirect:	[ <label>]   [<label>]  </label></label>	MPYU <dm MPYU {ind]</dm 	a> }[, <next af<="" th=""><th>P&gt;]</th><th></th><th></th></next>	P>]					
Operands	$0 \le dma \le 0 \le next AF$	127 RP ≤ 7							
Execution	(PC) + 1 → Unsigned (1	PC Fregister) x	unsigned (c	lma) → P reç	gister				
Encoding	15 14 13	3 12 11	10 9 8	76	543	2 1 0			
Direct:	1 1 C	0.1	1 1 1	0	Data Memory	Address			
Indirect:	1 1 C	0 1	1 1 1	1	See Sectio	n 4.1			
Description	The unsigned contents of P register. N this instruct	ed contents the addresse lote that the ion, with the	of the T re d data mem multiplier ac MSB of bo	egister are n fory location cts as a 17 x oth operands	nultiplied by . The result is 17-bit signed forced to zer	the unsigned s placed in the d multiplier for o.			
	The shifter a on the P reg mode should	it the output ister when P d not be use	of the P ree M = 3 (righ d if unsigne	gister will alv it-shift by 6 i d products a	vays invoke s node). There are desired.	sign-extension efore, this shift			
	The MPYU instruction is particularly useful for computing multiple-precision products, such as when multiplying two 32-bit numbers to yield a 64-bit product.								
Words	1								
Cycles									
0,0,00	Cycle Timings for a Single Instruction								
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE			
'C25	1	2+d	1+p	2+d+p	1	2+d			
		Cycle	Timings for	a Repeat Ex	ecution				
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd			
Example	MPYU DAT or MPYU *	16 ;(DP = ;If cu	4) Arrent aux	iliary re	gister con	tains 528.			
		Before	Instruction		After Ins	truction			
	Data Memo 528	bry	OFFFFh	Data Memory 528	y OF	FFFh			
	т		OFFFFh	Т	OF	FFFh			
NEG	Ν	EG							
-----	---	----							
-----	---	----							

Syntax	[< a	[ <label>] NEG</label>														
Operands	Nor	None														
Execution	(PC (AC	) + C) x	1 → I -1 -	°C → AC	с											
	Affects OV; affected by OVM. Affects C (TMS320C25).															
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	. 1	1	1	0	0	0	1	0	0	0	1	1
Deserintian	<b>T</b> L -			- 4 4	<b>.</b>						: • •	. :				

**Description** The contents of the accumulator are replaced with its arithmetic complement (two's complement). The OV bit is set when taking the NEG of 80000000h. If OVM = 1, the accumulator contents are replaced with 7FFFFFFFh. If OVM = 0, the result is 80000000h. The carry bit C on the TMS320C25 is reset to zero by this instruction for all nonzero values of the accumulator, and set to one if the accumulator equals zero.

Words

Cycles

· · [		Cycle 1	Timings for a	a Single Instr	uction	
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
· ′20 [	1	1	1+p	1+p	-	-
′C25	1	1	1+p	1+p	1	1
[		Cycle 7	limings for a	a Repeat Exe	cution	
′20 [	n.	n	n+p	n+p	-	-
′C25 [	n	n .	n+p	n+p	n	n

Example

NEG



# **No Operation**

Syntax	[< a	bel>	) N	OP												
Operands	Nor	e														
Execution	(PC	) + '	I → F	ъС												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0

**Description** No operation is performed. The NOP instruction affects only the PC. NOP functions in the same manner as the MAR instruction in the direct addressing mode; NOP has the same opcode as MAR in the direct addressing mode with dma = 0.

The NOP instruction is useful as a pad or temporary instruction during program development.

Words

Cycles

		Cycle	Timings for a	a Single Inst	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p	-	-
′C25	1	1	1+p	1+p	1	1
		Cycle	Timings for a	a Repeat Exe	cution	
′20	n	n	n+p	n+p	-	-
'C25	n	n	n+p	n+p	n	n

Example

NOP

Syntax	[ <label>]</label>	NORM	(	TMS32020)
	[ <label>]</label>	NORM	{ind}	(TMS320C25)

Operands None

Execution

TMS32020:

(PC) + 1 → PCIf (ACC(31)).XOR.(ACC(30)) = 0: Then TC → 0, (ACC) x 2 → ACC, Modify AR(ARP) as specified; Else TC → 1. Affects TC: affected by TC.

#### TMS320C25:

 $\begin{array}{l} (PC) + 1 \rightarrow PC \\ \text{If } (ACC) = 0; \\ \text{Then TC} \rightarrow 1; \\ \text{Else, if } (ACC(31)).XOR.(ACC(30)) = 0; \\ \text{Then TC} \rightarrow 0, \\ (ACC) \times 2 \rightarrow ACC, \\ \text{Modify } AR(ARP) \text{ as specified}; \\ \text{Else TC} \rightarrow 1. \end{array}$ 

Affects TC; affected by TC.

Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	1	Modify AR		0	0	1	0	

**Description** The NORM instruction is provided for normalizing a signed number that is contained in the accumulator. Normalizing a fixed-point number separates it into a mantissa and an exponent. To do this, the magnitude of a sign-extended number must be found. ACC bit 31 is exclusive-ORed with ACC bit 30 to determine if bit 30 is part of the magnitude or part of the sign extension. If they are the same, they are both sign bits, and the accumulator is left-shifted to eliminate the extra sign bit.

The AR(ARP) is modified as specified to generate the magnitude of the exponent. It is assumed that AR(ARP) is initialized before the normalization begins. The default modification of the AR(ARP) is an increment.

Multiple executions of the NORM instruction may be required to completely normalize a 32-bit number in the accumulator. Although using NORM with RPT or RPTK does not cause execution of NORM to "fall out" of the repeat loop automatically when the normalization is complete, no operation is performed for the remainder of the repeat loop. Note that NORM functions on both positive and negative two's-complement numbers.

Words

Cycl	les
------	-----

		Cycle	Timings for a	a Single Instr	uction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
<i>'</i> 20	1	1	1+p	1+p	-	-
C25	1	1	1+p	1+p	1	1
		Cycle	Timings for a	a Repeat Exe	cution	
′20	n	n	n+p	n+p	. –	-
'C25	n	n	n+p	n+p	n	n

#### Example 1

#### 31-Bit Normalization:

	LARP	1	;Use AR1 for exponent storage.
	LARK	1,0	;Clear out exponent counter.
LOOP	NORM	*+	;One bit is normalized.
	BBZ	LOOP	; If TC = 0, magnitude not found yet.

Example 2

15-Bit Normalization:

LARP LARK	1 1,15	;Use AR1 to store the exponent. ;Initialize exponent counter.
RPTK	14	;15-bit normalization is specified
		;(yielding a 4-bit exponent and
		;16-bit mantissa).
NORM	*	;NORM automatically stops shifting
		;when the first significant magnitude
		;bit is found, performing NOPs for
		;the remainder of the repeat loop.

The first method is used to normalize a 32-bit number and yields a 5-bit exponent magnitude. The second method is used to normalize a 16-bit number and yields a 4-bit exponent magnitude. If the number requires only a small amount of normalization, the first method may be preferable to the second. This results because Example 1 runs only until normalization is complete. Example 2 always executes all 15 cycles of the repeat loop. Specifically, Example 1 is more efficient if the number requires five or less shifts. If the number requires six or more shifts, Example 2 is more efficient.

#### Note:

The TMS32020 accepts only the NORM instruction (no operand). Source code compatibility of the TMS320C25 with the TMS32020 allows the NORM instruction to also be used without a specified operand. In that case, any comments on the same line as the instruction will be interpreted as the operand. If the first character is an asterisk (\*), then the instruction will be assembled as NORM \* with no auxiliary register modification taking place upon execution. The user is therefore advised to replace the NORM instructions with NORM \*+ when the default modification of increment is desired.

The resulting value in the auxiliary register will not be the real exponent of the number for all modification options. However, it can always be used to obtain the exponent.

Syntax																
Direct: Indirect:	[ <la [<la< td=""><td>ibel&gt; ibel&gt;</td><td>] 0 ] 0</td><td>R &lt;₀ R {i</td><td>dma nd}[,</td><td>&gt; ,<nex< td=""><td>t AR</td><td><b>P</b>&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></nex<></td></la<></la 	ibel> ibel>	] 0 ] 0	R <₀ R {i	dma nd}[,	> , <nex< td=""><td>t AR</td><td><b>P</b>&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></nex<>	t AR	<b>P</b> >]								
Operands	0 ≤ 0 ≤	dma next	≤ 1 ARF	27 ?≤7	7											
Execution	(PC (AC (AC	PC) + 1 → PC ACC(15-0)) .OR.dma → ACC(15-0) ACC(31-16)) → ACC(31-16)														
	Not	affeo	cted I	by SX	XM.											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	0	1	1	0	1	0		Dat	a Me	mory	Addre	ess	
	<b></b>															
Indirect:	0	1	0	0	1	1	0	1	1			See S	ectio	n 4.1		
Description	The low-order bits of the accumulator are ORed with the contents of the addressed data memory location. The high-order bits of the accumulator are ORed with all zeroes. Therefore the upper half of the accumulator is															

are ORed with all zeroes. Therefore, the upper half of the accumulator is unaffected by this instruction.

# Words

Cycles

	Cycle Timings for a Single Instruction														
	PI/DI	PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE													
'20	1	2+d	1+p	2+d+p	<b>-</b> .	-									
′C25	1	2+d	1+p	2+d+p	1	2+d									
		Cycle <sup>-</sup>	limings for	a Repeat Exe	cution										
'20	n	2n+nd	n+p	2n+nd+p	-	-									
′C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd									

# Example

DAT8 ; (DP = 8)

or OR \*

OR

1

;Where current auxiliary register ;contains 1032.



After Instruction



# **OR Immediate with Accumulator with Shift**

0 1	1 (	0 1									
32	2 1	10									
[ <label>] ORK <constant>[,<shift>]</shift></constant></label>											

**Description** The left-shifted 16-bit immediate constant is ORed with the accumulator. The result is left in the accumulator. Low-order bits below and high-order bits above the shifted value are treated as zeroes. The corresponding bits of the accumulator are unaffected. Note that the most-significant bit of the accumulator is not affected, regardless of the shift code value.

Words

2

Cycles

ſ	Cycle Timings for a Single Instruction											
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE						
′20 [	2	2	2+2p	2+2p	-	-						
′C25 [	2	2	2+2p	2+2p	2	2						
Γ		Cycle <sup>-</sup>	Timings for	a Repeat Exe	cution							
'20		not rep	eatable		-	-						
′C25 [	not repeatable											

Example

ORK OFFFFh,8



Syntax Direct: Indirect:	[ <la [<la< th=""><th>ibel&gt; ibel&gt;</th><th>] 0 ] 0</th><th>UT - UT {</th><th><dma [ind}</dma </th><th>a&gt;,&lt; ,<pa< th=""><th>PA&gt; .&gt;[,&lt;</th><th>next</th><th>ARF</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th></pa<></th></la<></la 	ibel> ibel>	] 0 ] 0	UT - UT {	<dma [ind}</dma 	a>,< , <pa< th=""><th>PA&gt; .&gt;[,&lt;</th><th>next</th><th>ARF</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th></pa<>	PA> .>[,<	next	ARF	>]						
Operands	0 ≤ 0 ≤ 0 ≤	$\leq$ dma $\leq$ 127 $\leq$ next ARP $\leq$ 7 $\leq$ port address PA $\leq$ 15														
Execution	(PC Port 0 → (dm	PC) + 1 → PC ort address PA → address bus A3-A0 → address bus A15-A4 dma) → data bus D15-D0														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	1	1	1	0	ŀ	Port A	ddres	S ·	0		Dat	a Me	mory	Addre	ss	
, ,																
Indirect:	1	1	1	0	ŀ	ort A	ddres	S	1			See S	ection	า 4.1		
Description	The the s	OUT speci	inst	ructi I/O r	on w	rites The	a 16 IS lin	-bit e ao	value es lo	from w to	i a da indic	ata n cate :	nemo an 1/	ory lo O ace	catio	n to and

the STRB, R/W, and READY timings are the same as for an external data memory write. OUT is a single-cycle instruction when in the PI/DI memory configuration (see Appendix I).

Words

Cycles

	Cycle Timings for a Single Instruction													
	PI/DI	PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE												
'20	1+i	2+d+i	2+p+i	3+d+p+i		-								
′C25	1+i	2+d+i	2+p+i	3+d+p+i	1+i	2+d+i								
		Cycle	Timings for	a Repeat Exe	cution									
'20	n+ni	2n+nd+ni	2n+p+ni	3n+nd+p+ni		-								
′C25	n+ni	2n+nd+ni	1+n+p+ni	1+2n+nd+p +ni	n+ni	2n+nd+ni								

Example

;(DP = 4) Output data word stored in data ;memory location 78h to peripheral on ;port address 7.

or OUT \*,OFh

78h,7

OUT

1

;Output data word referenced by current ;auxiliary register to peripheral on port ;address OFh.

# OUT

[ <la< th=""><th>ibel&gt;</th><th>·] P/</th><th>AC</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></la<>	ibel>	·] P/	AC												
Non	e														
(PC) + 1 → PC (shifted P register) → ACC Affected by PM.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	0
	[ <la Non (PC (shi Affe 15 1</la 	[ <label> None (PC) + 7 (shifted Affected 15 14 1 1</label>	[< abel>] P.None (PC) + 1 $\rightarrow$ F (shifted P reg Affected by P 15 14 13 1 1 0	[< abel>] PAC None $(PC) + 1 \rightarrow PC$ (shifted P register) Affected by PM. 15 14 13 12 1 1 0 0	$[< abel>] PAC$ None $(PC) + 1 \rightarrow PC$ $(shifted P register) \rightarrow A$ Affected by PM. $15 14 13 12 11$ $1 1 0 0 1$	$[< abel>] PAC$ None $(PC) + 1 \rightarrow PC$ (shifted P register) $\rightarrow ACC$ Affected by PM. $15 14 13 12 11 10$ $1 1 0 0 1 1$	$[< abel>] PAC$ None $(PC) + 1 \rightarrow PC$ (shifted P register) $\rightarrow ACC$ Affected by PM. $15 14 13 12 11 10 9$ $1 1 0 0 1 1 1$	$[< abel>] PAC$ None $(PC) + 1 \rightarrow PC$ (shifted P register) $\rightarrow ACC$ Affected by PM. $\frac{15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8}{[1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0]}$	$[< abel>] PAC$ None $(PC) + 1 \rightarrow PC$ (shifted P register) $\rightarrow ACC$ Affected by PM. $\frac{15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7}{1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0}$	$[< abel>] PAC$ None $(PC) + 1 \rightarrow PC$ (shifted P register) $\rightarrow ACC$ Affected by PM. $\frac{15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6}{[1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0]}$	$[< abel>] PAC$ None $(PC) + 1 \rightarrow PC$ (shifted P register) $\rightarrow ACC$ Affected by PM. $\frac{15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6 \ 5}{1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0 \ $	$[< abel>] PAC$ None $(PC) + 1 \rightarrow PC$ (shifted P register) $\rightarrow ACC$ Affected by PM. $\frac{15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6 \ 5 \ 4}{1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0 \ $	$[< abel>] PAC$ None $(PC) + 1 \rightarrow PC$ (shifted P register) $\rightarrow ACC$ Affected by PM. $\frac{15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6 \ 5 \ 4 \ 3}{1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0 \ $	$[< abel>] PAC$ None $(PC) + 1 \rightarrow PC$ (shifted P register) $\rightarrow ACC$ Affected by PM. $\frac{15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6 \ 5 \ 4 \ 3 \ 2}{1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0 \ $	$[< abel>] PAC$ None $(PC) + 1 \rightarrow PC$ (shifted P register) $\rightarrow ACC$ Affected by PM. $\frac{15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1}{1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0}$

**Description** The contents of the P register are loaded into the accumulator, shifted as specified by the PM status bits.

Words

1

PAC

Cycles

	Cycle Timings for a Single Instruction													
	PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE													
′20	1	1	1+p	1+p	-	-								
′C25	1	1	1+p	1+p	1	1								
		Cycle	Timings for	a Repeat Exe	cution									
′20	n	n	n+p	n+p		-								
′C25	n	n	n+p	n+p	n	n								

Example

; (PM = 0)





Syntax	[< a	abel>	•] P	OP												
Operands	Nor	e														
<b>Execution</b> (PC) + 1 $\rightarrow$ PC (TOS) $\rightarrow$ ACC(15-0) 0 $\rightarrow$ ACC(31-16) Pop stack one level.																
Encoding	15	14	13	12	11	10	9	8	7	6	5	<b>.</b> 4	3	2	1	0
	1	1	0	0	1	1	1	0	. 0	0	0	1	1	1	0	1

**Description** The contents of the top of the stack (TOS) are copied to the low accumulator, and the stack popped after the contents are copied. The upper half of the accumulator is set to all zeros.

The hardware stack is a last-in, first-out stack with four (TMS32020) or eight (TMS320C25) locations. Any time a pop occurs, every stack value is copied to the next higher stack location, and the top value is removed from the stack. After a pop, the bottom two stack words will have the same value. Because each stack value is copied, if more than three/seven pops (due to POP, POPD, or RET instructions) occur before any pushes occur, all levels of the stack contain the same value. No provision exists to check stack underflow.

#### Words

1

Cycles

	Cycle Timings for a Single Instruction												
	PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE												
<b>'20</b>	2	2	2+p	2+p	_	-							
'C25	1	1	1+p	1+p	1	1							
		Cycle	Timings for a	a Repeat Exe	cution								
'20	2n	2n	2n+p	2n+p	-	-							
'C25	n	n	n+p	n+p	n	n							

# Example

POP



# Pop Top of Stack to Data Memory

# POPD

<i>Syntax</i> Direct: Indirect:	[ <la [<la< th=""><th>bel&gt; bel&gt;</th><th>] P( ] P(</th><th>OPD OPD</th><th><dr {inc</dr </th><th>na&gt;  }[,&lt;ı</th><th>next</th><th>ARP</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></la<></la 	bel> bel>	] P( ] P(	OPD OPD	<dr {inc</dr 	na>  }[,<ı	next	ARP	>]							
Operands	0 ≤ 0 ≤	dma next	≤ 1 ARF	27 <sup>-</sup> 27 ≤ 7	,											
Execution	(PC) (TO) POP	) + 1 S) → 'stac	→ F dma k on	PC I e lev	el.											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	1	1	1	0	1	0	0		Da	ta Me	mory	Addr	ess	
Indirect:	0	1	1	1	1	0	1	0	1			See S	ectio	n 4.1		

**Description** The value from the top of the stack is transferred into the data memory location specified by the instruction. The values are also popped in the lower three (TMS32020) or seven locations (TMS320C25) of the stack. The hardware stack is described in the previous instruction POP. The lowest stack location remains unaffected. No provision exists to check stack underflow.

#### Words

1

# **Cycles**

		Cycle Timings for a Single Instruction												
	PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE													
'20	2	2+d	2+p	2+d+p	-	-								
′C25	1	1+d	1+p	2+d+p	1	1+d								
		Cycle	Timings for	a Repeat Exe	cution									
'20	2n	2n+nd	2n+p	2n+nd+p	-									
'C25	n	n+nd	n+p	1+n+nd+p	n	n+nd								

Example	POPD	DAT100	;(DP = 8)		
	POPD	*	;If current ;contains 1	auxiliary rec 124.	jister
			Before Instruction	n	After Instruction
	l	Data Memory 1124	55h	Data Memory 1124	92h
		Stack (20)	92h 72h 8h 44h	Stack (20)	72h 8h 44h 44h
		Stack (C25)	92h 72h 8h 44h 81h 75h 32h 0AAh	Stack (C25)	72h 8h 44h 81h 75h 32h 0AAh 0AAh

# Push Data Memory Value onto Stack

<b>Syntax</b> Direct: Indirect:	[ <lal [<lal< th=""><th>bel&gt; bel&gt;</th><th>] P: ] P:</th><th>SHD SHD</th><th><dm {ind]</dm </th><th>na&gt; }[,&lt;</th><th>next</th><th>ARP</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th></lal<></lal 	bel> bel>	] P: ] P:	SHD SHD	<dm {ind]</dm 	na> }[,<	next	ARP	>]						
Operands	0 ≤ 0 2 ≤ 0	dma next	≤ 1 ARI	27 P ≤ 7	,										
Execution	(dma (PC) Push	a) → + 1 ⊧ all s	TOS → I stack	S PC k loca	itions	dov	vn or	ne lev	vel.						
Encodiríg	15	14	13	12	11	10	9	8	7	6	54	3	2	1	0
Direct:	0	1	0	1	0	1	0	0	0		Data M	emory	Addre	ess	
Indirect:	0	1	0	1	0	1	0	0	1		See	Sectio	n 4.1		
Description	The trans lowe as de	valu ferre r thi escril	e fro ed to ree ( bed	om th the TMS in the	top o 3202 instr	ta m f the 0) c ructio	emo stac or sev on Pl	ry lo k. Tł /en l USH	catio ne val ocati . The	n spec lues arc ons (T lowes	ified b e also p MS320 t stack	y the bushe )C25) locati	instr d dov of t ion is	uctio wn in he st lost.	n is the ack,
Words	1														
Cycles															
				(	Cycle	Tim	ings	for a	Sing	le Inst	ruction		r		
	P	I/DI		PI/	DE		PE/D	1	PE	DE	PR/	DI	PI	R/DE	
20 (20	ļ	2		2.	+d		2+p		2+	d+p					$\neg$
<sup>7</sup> C25		1		2-	+d	<u> </u>	1+p		2+	d+p			2	2+d	
					Cycle	Tim	ings	for a	Rep	eat Exe	cution		r		_
· 20	ļ	2n		2n-	+nd		2n+r	2	2n+	nd+p					$\neg$
′C25		n		1+n	+nd		n+p		1+n	+nd+p	l n		1+	n+nd	

# PSHD

Example	PSHD	DAT127	;(DP = 3)		
	OF PSHD	*	;If current ;contains !	t auxiliary r 511.	egister
		B	efore Instructior	ו	After Instruction
	Ν	Data Aemory [ 511	65h	Data Memory 511	65h
		Stack (20)	2h 33h 78h 99h	Stack (20)	65h 2h 33h 78h
		Stack (C25)	2h 33h 78h 99h 42h 50h 0h	Stack (C25)	65h 2h 33h 78h 99h 42h 50h 0h

# PUSH

Syntax	[< a	abel>	) P	USH												
Operands	Nor	e														
Execution	(PC Pus (AC	) + h all C(18	l → stack 5-0))	PC t loca → T	ation OS	s dov	vn or	ne lev	vel.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	0

**Description** The contents of the lower half of the accumulator are copied onto the top of the hardware stack. The stack is pushed down before the accumulator value is copied.

The hardware stack is a last-in, first-out stack with four (TMS32020) or eight locations (TMS320C25). If more than four/eight pushes (due to CALA, CALL, PSHD, PUSH, or TRAP instructions) occur before a pop, the first data values written will be lost with each succeeding push.

### Words

# Cycles

		Cycle <sup>-</sup>	Timings for a	a Single Inst	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	2	2	2+p	2+p	-	<b>-</b> .
′C25	1	1	1+p	1+p	1	1
		Cycle	Timings for a	a Repeat Exe	cution	
'20	2n	2n	2n+p	2n+p	-	-
'C25	n	n	n+p	n+p	n	n

### Example

PUSH



# Reset Carry Bit (TMS320C25)

								·								
	1	1	0	0	1	1	- 1	0	0	0	1	1	0	0	0	0
Encoding	_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Affe	cts (	, sit C.	0 111	olato		10101	011								
Execution	(PC 0 →	) + <sup>.</sup> carr	1 → F v bit	PC C in	statu	is rea	ister	ST1								
Operands	Nor	e														
Syntax	[< a	ibel>	-] R	С												

**Description** The carry bit C in status register ST1 is reset to logic zero. The carry bit may also be loaded directly by the LST1 and SC instructions.

Words

Cycles

		Cycle T	limings for a	Single Inst	ruction		
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE	
'C25	1	1	1+p	1+p	1	1	
		Cycle 1	limings for a	a Repeat Exe	cution		
′C25	n	n	n+p	n	n		

Example

RC

1

;The carry bit C is reset to logic zero.

Syntax	[ <la< th=""><th>bel&gt;</th><th>] RI</th><th>ЕТ</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></la<>	bel>	] RI	ЕТ												
Operands	Non	е														
Execution	(TO Pop	S) → stac	PC k one	e leve	əl.											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	0	0	1	1	0

**Description** The contents of the top stack register are copied into the program counter. The stack is then popped one level. RET is used with CALA and CALL for subroutines.



1

RET

# Cycles

		Cycle ]	limings for a	a Single Inst	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
′20	2	2	2+p	2+p	_	-
′C25	Destination	on-chip RAM	:			
	2	2	2+p	2+p	2	2
	Destination	on-chip ROM	l: 2+n	2±n	2	2
	Destination	external mem	orv:	3+p	5	3
	3+p	3+p	3+2p	3+2p	3'+p	3+p
		Cycle <sup>-</sup>	Timings for a	a Repeat Exe	cution	
'20		not rep	eatable		-	-
′C25			not rep	eatable		•

# Example

l	Before Instruction	ן א	After Instruction
PC	96h	PC	37h
Stack (20)	37h 45h 75h 21h	Stack (20)	45h 75h 21h 21h
Stack (C25)	37h 45h 75h 21h 3Fh 45h 6Eh 6Eh	Stack (C25)	45h 75h 21h 3Fh 45h 6Eh 6Eh 6Eh

# Reset Serial Port Frame RFSM Synchronization Mode (TMS320C25)

Syntax	[< a	abel>	•] R	FSM												
Operands	Nor	e														
Execution	(PC 0 → Affe	) + FSN ects F	1 → I ⁄Ista SM.	PC tus b	it in	status	s reg	ister	ST1							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	0
Description	The exte eacl	RFS rnal	M st FSR rd re	atus puls ceive	bitro sesa ed, b	esets re no ut rati	the l t rec her c	SM quirec	statu d to one F	s bit initia SR p	to Ic ite th oulse	ogicz ie ree is re	zero. ceive equire	In ti ope ed to	nis m ratio initi	iode, n for ate a

each word received, but rather only one FSR pulse is required to initiate a "continuous mode" of operation. The same holds true for FSX when TXM = 0. After the first FSR/FSX pulse, these inputs are then in a "don't care" state. If TXM = 1, FSX is pulsed the first time DXR is loaded, but remains low thereafter. See Section 3.9 for further details on the operation of the serial port. FSM may also be loaded by the LST1 and SFSM instructions.

# Words

1

RFSM

Cycles .

		Cycle 7	limings for a	a Single Insti	ruction										
	PI/DI         PI/DE         PE/DI         PE/DE         PR/DI         PR/DE           1         1         1+p         1+p         1         1														
′C25	1	1	1+p	1+p	1	1									
		Cycle	Timings for a	a Repeat Exe	cution										
′C25	n	n	n+p	n+p	n	n									

Example

;FSM is reset, putting the serial port ;in a mode of operation where frame ;synchronization pulses are not required. ;This allows a continuous bit stream to ;be transmitted/received without FSX/FSR ;pulses every 8/16 bits.

**RFSM** 

# RHM

[ <la< th=""><th>bel&gt;</th><th>] R</th><th>нм</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></la<>	bel>	] R	нм												
Non	е														
(PC 0 → Affe	) + 1 HM cts H	I → I statu IM.	PC us bit	in s	tatus	regis	ter S	T1							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1.	1	0	0	1	1	1	0	0	0	1	1	1	0	0	0
	[ <la Non (PC 0 → Affe 15</la 	[ <label> None (PC) + 7 0 → HM Affects H 15 14</label>	$\begin{bmatrix} <  abe  > \end{bmatrix} R$ None $(PC) + 1 \rightarrow R$ $0 \rightarrow HM \text{ statu}$ Affects HM. $15  14  13$ $\boxed{1  1  0}$	[ <label>] RHM None (PC) + 1 <math>\rightarrow</math> PC 0 <math>\rightarrow</math> HM status bit Affects HM. 15 14 13 12 1 1 0 0</label>	$\begin{bmatrix} <  abel>] RHM \\ None \\ (PC) + 1 \rightarrow PC \\ 0 \rightarrow HM status bit in status b$	[ <label>] RHM None (PC) + 1 <math>\rightarrow</math> PC 0 <math>\rightarrow</math> HM status bit in status Affects HM. 15 14 13 12 11 10 1 1 0 0 1 1</label>	[ <label>] RHM None (PC) + 1 → PC 0 → HM status bit in status regis Affects HM. 15 14 13 12 11 10 9 1 1 0 0 1 1 1</label>	[ <label>] RHM None (PC) + 1 → PC 0 → HM status bit in status register S Affects HM. 15 14 13 12 11 10 9 8 1 1 0 0 1 1 1 0</label>	[ <label>] RHM None (PC) + 1 → PC 0 → HM status bit in status register ST1 Affects HM. 15 14 13 12 11 10 9 8 7 1 1 0 0 1 1 1 0 0</label>	[ <label>] RHM None (PC) + 1 → PC 0 → HM status bit in status register ST1 Affects HM. 15 14 13 12 11 10 9 8 7 6 1 1 0 0 1 1 1 0 0 0</label>	[ <label>] RHM None (PC) + 1 → PC 0 → HM status bit in status register ST1 Affects HM. 15 14 13 12 11 10 9 8 7 6 5 1 1 0 0 1 1 1 0 0 0 1</label>	[ <label>] RHM None (PC) + 1 <math>\rightarrow</math> PC 0 <math>\rightarrow</math> HM status bit in status register ST1 Affects HM. 15 14 13 12 11 10 9 8 7 6 5 4 1 1 0 0 1 1 1 0 0 0 1 1</label>	[ <label>] RHM None (PC) + 1 → PC 0 → HM status bit in status register ST1 Affects HM. 15 14 13 12 11 10 9 8 7 6 5 4 3 1 1 0 0 1 1 1 0 0 0 1 1 1</label>	[ <label>] RHM None (PC) + 1 → PC 0 → HM status bit in status register ST1 Affects HM. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 1 0 0 1 1 1 0 0 0 1 1 1 0</label>	[ <label>] RHM None (PC) + 1 → PC 0 → HM status bit in status register ST1 Affects HM. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 1 1 0 0 1 1 1 0 0 0 1 1 1 0 0</label>

**Description** The RHM instruction resets the HM status bit to logic zero. In this mode, the TMS320C2x is not halted during the assertion of HOLD when executing from on-chip program memory (either RAM or ROM), but instead places its external buses in the high-impedance state and continues execution until an external access must be made. External access can mean (in addition to the normal connotation) the following conditions:

MP/MC	CNF	PC
0	0	PC 4096
0	1	4096 ≤ PC ≤ 65279
1	. 0	Any PC value (normal TMS32020-type hold mode)
1	1	PC ≤ 65279

HM can also be loaded by the LST1 and SHM instructions.

### Words

1

RHM

Cycles

		Cycle <sup>-</sup>	limings for a	a Single Inst	ruction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
C25	1	1	1+p	1+p	1	1
		Cycle	Timings for a	a Repeat Exe	cution	
C25	n	n	n+p	n+p	n	n

Example

;HM is reset, implementing the TMS320C25 ;hold mode for on-chip program execution.

Syntax	[< ;	abel>	] <b>R</b>	OL												
Operands	Nor	ie														
Execution	(PC (AC (AC (C, Affe	c) + 1 c(31 c(30 befor ects 0	I → I I)) − D-0)) re R( C.	PC → C → A )L) -	ACC → A(	(31-1) CC(0)										
	Not	affeo	cted	by S	XM.											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	1	0	1	0	0
Description	The	BUI	ine	truct	ion	rotated	the	200	umu	lator	loft	one	hit	The		Ric

**Description** The ROL instruction rotates the accumulator left one bit. The MSB is shifted into the carry bit, and the value of the carry bit from before the execution of the instruction is shifted into the LSB.

Words

Cycles

Cycle Timings for a Single Instruction											
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE						
1	1	1+p	1+p	1	1						
	Cycle <sup>-</sup>	Timings for a	a Repeat Exe	cution							
n	n	n+p	n+p	n	n						
	PI/DI 1 n	Cycle 1       PI/DI     PI/DE       1     1       Cycle 1       n     n	Cycle Timings for a       PI/DI     PI/DE     PE/DI       1     1     1+p       Cycle Timings for a       n     n     n+p	Cycle Timings for a Single Instruction       PI/DI     PI/DE     PE/DI     PE/DE       1     1     1+p     1+p       Cycle Timings for a Repeat Exer       n     n     n+p	Cycle Timings for a Single InstructionPI/DIPI/DEPE/DIPE/DEPR/DI111+p1+p1Cycle Timings for a Repeat Executionnnn+pn+pn						

Example

ROL



Syntax	[ <label>]</label>	ROR											
Operands	None												
Execution	(PC) + 1 - (ACC(0)) - (ACC(31-1) (C, before I Affects C. Not affected	→ PC → C )) → ACC(3 ROR) → ACC d by SXM.	0-0) C(31)										
Encoding	15 14 1	3 12 11	10 9	87	6	5	43	2	1	0			
-	1 1	0 0 1	1 1	0 0	0	1	1 Q	1	0	1			
Description Words Cycles	The ROR i shifted into cution of th 1	⇒ ROR instruction rotates the accumulator right one bit. The LSB is fted into the carry bit, and the value of the carry bit from before the exe- ion of the instruction is shifted into the MSB.											
		Cycle	Timings fo	or a Sing	gle Ins	tructio	on						
	PI/DI	PI/DE	PE/DI	P	E/DE	P	R/DI	PF	R/DE				
'C25	1	1	1+p		+p		1		1				
1025		Cycle	limings to	or a Rep	eat Ex	Kecutio	<u>n</u>						
C25	L	<u> </u>	n+p		i≖p		<u>n</u>		<u>n</u>				
Example	ROR	Before	Instructio	ו		Д	fter Ins	tructi	on				

Syntax	[ <la< th=""><th>bel&gt;</th><th>•] R</th><th>OVM</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></la<>	bel>	•] R	OVM												
Operands	Non	e														
Execution	(PC 0 → Affe	) + OVI cts (	1 → F Mista DVM.	PC tus b	oit in	statu	s reg	ister	ST0							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	0
Description	The If an over	OVN ove flow	/I state offlown red re	tus b v occ sult	it is r urs w is pla	eset t vith C aced i	o log VM n the	gic ze reset, e acc	ro, w the umul	vhich OV ( ator.	disa overf	bles t low t	the o flag)	verflo is se	ow m t, and	ode. d the
s.	OVN	/I ma	iy als	o be	load	ed by	the	LST	and	sov	M in	struc	tions	•		
Words	1															

# Cycles

	Cycle Timings for a Single Instruction												
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
′20	1	1	1+p	1+p	_	-							
′C25	1	1	1+p	1+p	1	1							
		Cycle	Timings for	a Repeat Exe	cution								
'20	n	n	n+p	n+p	-	-							
′C25	n	n	n+p	n+p	n	n							

Example

ROVM

;The overflow mode bit OVM is reset, ;disabling the overflow mode on any ;subsequent arithmetic operations.

DDT		Sn	aaif	Kep	bea	t Ins	stri to		on	as ~~ \	/					тос
		<u>əp</u>	BCH	ieu	Uy	Ua	ια	IVIE	mo		van	16			r	<u>IFI</u>
<i>Syntax</i> Direct: Indirect:	[< a [< a	ibel> ibel>	·] R ·] R	PT ≺ PT {	<dma [ind}</dma 	a> [, <ne< th=""><th>ext A</th><th>RP&gt;</th><th>]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></ne<>	ext A	RP>	]							
Operands	0 ≤ 0 ≤	dma next	i ≤ 1 t ARF	27 ? ≤ 7	7											
Execution	(PC (dm	) + ^ a(7-	1 → F 0)) -	PC → RP	тс											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	0	1	0	1	1	0		Da	ta Me	mory	Addr	ess	
Indirect:	0	1	0	0	1	0	1	1	1	T		See S	Sectio	n 4.1		

**Description** The eight LSBs of the addressed data memory value are loaded into the repeat counter (RPTC). This causes the following instruction to be executed one time more than the number loaded into the RPTC (provided that it is a repeatable instruction). Interrupts are masked out until the next instruction has been executed the specified number of times. (Interrupts cannot be allowed during the RPT/next instruction sequence, because the RPTC cannot be saved during a context switch.) The RPTC counter is cleared on a RS.

RPT and RPTK are especially useful for repeating instructions, such as BLKP, BLKD, IN, MAC, MACD, NORM, OUT, TBLR, TBLW, and others.

# Words

1

Cycles

. [		Cycle 1	<b>Fimings</b> for	a Single Instr	uction	
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
′20 <b> </b>	1	2+d	1+p	.2+d+p	-	-
′C25 🛛	1	2+d	1+p	2+d+p	1	2+d
Γ		Cycle <sup>-</sup>	Timings for	a Repeat Exe	cution	
′20 <b>[</b>		not rep	eatable		-	-
C25			not rep	peatable		

#### Repeat Instruction as Specified by Data Memory Value RPT RPT Example RPT DAT127 ;(DP = 31)SFR or ;If current auxiliary register ;contains 4095. RPT \* , SFR **Before Instruction** After Instruction Data Data Memory 4095 0Ch 0Ch Memory 4095

12345678h

ACC

0

С

12345h

ACC

X

С

#### **Repeat Instruction as** Specified by Immediate Value RPTK RPTK Syntax [<label>] RPTK <constant> Operands $0 \leq \text{constant} \leq 255$ Execution $(PC) + 1 \rightarrow PC$ Constant → RPTC Encoding 15 14 13 12 11 10 9 8 7 6 5 2 1 3 0 1 1 0 0 1 0 1 1 8-Bit Constant

**Description** The 8-bit immediate value is loaded into the RPTC (repeat counter). This causes the following instruction to be executed one time more than the number loaded into the RPTC (provided that it is a repeatable instruction). Interrupts are masked out until the next instruction has been executed the specified number of times. (Interrupts cannot be allowed during the RPT/next instruction sequence because the RPTC cannot be saved during a context switch.) The RPTC is cleared on a RS.

RPT and RPTK are especially useful for repeating instructions, such as BLKP, BLKD, IN, MAC, MACD, NORM, OUT, TBLR, TBLW, and others.

# Words

1

2

\*+

RPTK

SQRA

APAC

#### Cycles

			Cycl	le Timings for	a Single Inst	ruction	
		PI/I	DI PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
	<b>'20</b>	1	1	1+p	1+p	-	-
	′C25	1	1	1+p	1+p	1	1
			Сус	le Timings for	a Repeat Exe	ecution	
	′20		not	repeatable		-	-
	′C25			not re	peatable		
Example		LRLK	AR2,200h	;Load AR2	with the	address c	of X.
		ZAC MPYK	0	;Clear th ;Clear th	accumula Ne P regist	ator. cer.	

Repeat next instruction 3 times.

;Compute X\*\*2 + Y\*\*2 + Z\*\*2.

4-138

Syntax	[< a	abel>	>] R	SXM												
Operands	Nor	ne														
Execution	(PC 0 → Affe	) + SXN ects S	1 → I ⁄Isig SXM.	PC n-ext	tensi	on m	ode :	status	s bit							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	0
Description	The	RSX	(M ir sian-	struc	ction	reset	s the	SXI ed. d	∧Ista ata r	itus t	oit to	logi	c zer	o, wi	hich follo	sup-

Pescription The RSXM instruction resets the SXM status bit to logic zero, which suppresses sign-extension on shifted data memory values for the following arithmetic instructions: ADD, ADDT, ADLK, LAC, LACT, LALK, SBLK, SUB, and SUBT.

The RSXM instruction affects the definition of the SFR instruction. SXM may also be loaded by the LST1 and SSXM instructions.

Words

1

RSXM

Cycles

	Cycle Timings for a Single Instruction												
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
′20	1	1	1+p	1+p	-	-							
′C25	1	1	1+p	1+p	1	1							
		Cycle <sup>-</sup>	Timings for a	a Repeat Exe	cution								
'20	n	n.	n+p	n+p	-	-							
′C25	n	n	n+p	n+p	n	n							

Example

;SXM is reset, disabling sign-extension on ;subsequent instructions.

# RTC

Syntax	[ <la< th=""><th colspan="12">[<label>] RTC</label></th></la<>	[ <label>] RTC</label>														
Operands	Non	е														
Execution	(PC) 0 → Affeo	) + 1 TC t cts T	i → F est/c C.	PC contro	ol flag	j in s	status	s regi	ister	ST1						
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	1	1	0	0	1	1	1	0	0	0	· 1	1	0	0	1	0
Description Words Cycles	The may 1	he TC (test/control) flag in status register ST1 is reset to logic zero. TC tay also be loaded by the LST1 and STC instructions.														
					Cycle	Tim	ings t	for a	Sing	le In	struc	tion				
	Р	PI/DI		PI/	DE		PE/D	1	PE	/DE		PR/I	DI	PI	R/DE	
'C25		1		1	l .		1+p	. ľ	1	+p		1			1	
	Cycle Timings for a Repeat Execution															
′C25	L	n		r	<u>ו</u>		n+p		n	+p		n			n	
Example	RTC	n n n+p n+p n n n C ;TC (test/control) flag is reset to logic zero.														

Syntax	[< a	[ <label>] RTXM</label>														
Operands	Nor	e														
Execution	(PC 0 → Affe	) + TXN ects T	I → F 1 trar XM	PC nsmit mode	moc bit.	le sta	tus b	bit								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	0

**Description** The RTXM instruction resets the TXM status bit, which configures the serial port transmit section in a mode where it is controlled by an FSX (external framing pulse). The transmit operation is started when an external FSX pulse is applied. TXM may also be loaded by the LST1 and STXM instructions.

Words

Cycles

	Cycle Timings for a Single Instruction											
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE						
'20	1	1	1+p	1+p	-	-						
′C25	1	1	1+p	1+p	1	1						
		Cycle	Timings for a	a Repeat Exe	cution							
'20	n	n	n+p	n+p		-						
′C25	n	n	n+p	n+p	n	n						

Example

RTXM

1

;TXM is reset, configuring FSX as an input.

Syntax	[ <la< th=""><th colspan="11">[<label>] RXF</label></th></la<>	[ <label>] RXF</label>														
Operands	Non	е														
Execution	(PC) 0 → Affe	) + 1 XF e cts X	I → F exterr (F.	PC nal fl	ag pi	n and	l stat	tus bi	it							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	0

**Description** The XF pin and XF status bit in status register ST1 are reset to logic zero. XF may also be loaded by the LST1 and SXF instructions.

Words

1

RXF

Cycles

	Cycle Timings for a Single Instruction												
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
′20	1	1	1+p	1+p	-	-							
′C25	1	1	1										
		Cycle	Timings for	a Repeat Exe	cution								
′20	n	n	n+p	n+p	-	-							
′C25	n	n	n+p	n+p	n	n							

Example

;XF pin and status bit are reset to logic zero.

# Store High Accumulator with Shift

Svntax																
Direct: Indirect:	[< a [< a	abel> abel>	·] S/ ·] S/	ACH ACH	<dr {inc</dr 	na>[ ]}[,<:	, <shi shift&gt;</shi 	ft>] >[,<	next	ARP	>]]					
Operands	0 ≤ 0 ≤ 0 ≤ 0 ≤	dma next shift shift	i ≤ 1 t ARI t ≤ 0 t ≤ 7	27 P ≤ 7 0, 1, c ' (def	or 4 ( aults	defau to 0	ults to ) on 1	o 0) the T	on th FMS3	ne TN 320C	ЛS32 25	2020				
Execution	(PC 16 I Not	) + MSB affeo	1 → s of i cted	PC (ACC by S)	5) x 2 KM.	zshift	→ dn	าล								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0         1         0         3         4         3         2         1         0           0         1         1         0         1         Shift         0         Data Memory Address															
Indirect:	0	1	1	0	1		Shift		1			See S	Sectio	n_4.1		
Description	The	SAC	H in	struc	tion 2-bit	copie	es the	ent	ire ac	cum	ulato	r into	o a sl Ms3	hifter	, wh	ere it

scription The SACH instruction copies the entire accumulator into a shifter, where it shifts the entire 32-bit number 0, 1, or 4 bits on the TMS32020, or anywhere from 0 to 7 bits on the TMS320C25. It then copies the upper 16 bits of the shifted value into data memory. The accumulator itself remains unaffected.

#### Words

1

### Cycles

		Cycle Timings for a Single Instruction												
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
'20	1	2+d	1+p	3+d+p	-	-								
′C25	1	1+d	1+p	2+d+p	1	1+d								
		Cycle	Timings for	a Repeat Exe	cution									
′20	n	2n+nd	n+p	3n+nd+p	-	-								
′C25	n	n+nd	n+p	1+n+nd+p	n	n+nd								

# Example

DAT10,4; (DP = 4)

```
SACH *,4
```

SACH

or

;If current auxiliary register ;contains 522.



# Store Low Accumulator with Shift

<b>Syntax</b> Direct: Indirect:	[< a [< a	ibel> ibel>	·] S/ ·] S/	ACL ACL	<dn {ind</dn 	na>[, }[, <s< th=""><th><shi shift&gt;</shi </th><th>ft&gt;] ∙[,<r< th=""><th>next A</th><th>ARP&gt;</th><th>•]]</th><th></th><th></th><th></th><th></th><th></th></r<></th></s<>	<shi shift&gt;</shi 	ft>] ∙[, <r< th=""><th>next A</th><th>ARP&gt;</th><th>•]]</th><th></th><th></th><th></th><th></th><th></th></r<>	next A	ARP>	•]]					
Operands	0 ≤ 0 0 ≤ 0 0 ≤ 0	dma next shift shift	i ≤ 1 : ARF t ≤ 0 t ≤ 7	27 P ≤ 7 , 1, c (def	or 4 ( aults	defau to 0	ults to ) on	o 0) the 1	on th rMS3	ne TN 320C:	1S32 25	2020		•		
Execution	(PC 16 L Not	) + 1 .SBs affec	l → of (/ cted l	PC ACC) by S)	x 2 <sup>s</sup> (M.	shift _	→ dm	а								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0 1 1 0 0 Shift 0 Data Memory Address															
Indirect:	0	1	1	0	0		Shift		1			See S	ectio	n 4.1		

**Description** The low-order bits of the accumulator are shifted left 0, 1, or 4 bits on the TMS32020 or anywhere from 0 to 7 bits on the TMS320C25, as specified by the shift code, and stored in data memory. The low-order bits are filled with zeros, and the high-order bits are lost. The accumulator itself is unaffected.

# Words

1

SACL

\*,1

or SACL

Cycles

	Cycle Timings for a Single Instruction												
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
'20	1	2+d	1+p	3+d+p		-							
′C25	1	<sup>.</sup> 1+d	1	1+d									
		Cycle <sup>-</sup>	Timings for	a Repeat Exe	cution								
'20	n	2n+nd	n+p	3n+nd+p	-	-							
′C25	n	n+nd	n+p	1+n+nd+p	n	n+nd							

#### Example

DAT11,1; (DP = 4)





<i>Syntax</i> Direct: Indirect:	[ <la [<la< th=""><th>ıbel&gt; ıbel&gt;</th><th>·] S, ·] S,</th><th>AR - AR -</th><th><ar: <ar:< th=""><th>&gt;,<d &gt;,{in</d </th><th>ma&gt; d}[,&lt;</th><th><next< th=""><th>ARP</th><th>?&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th></next<></th></ar:<></ar: </th></la<></la 	ıbel> ıbel>	·] S, ·] S,	AR - AR -	<ar: <ar:< th=""><th>&gt;,<d &gt;,{in</d </th><th>ma&gt; d}[,&lt;</th><th><next< th=""><th>ARP</th><th>?&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th></next<></th></ar:<></ar: 	>, <d &gt;,{in</d 	ma> d}[,<	<next< th=""><th>ARP</th><th>?&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th></next<>	ARP	?>]						
Operands	0 ≤ 0 ≤ 0 ≤	$dma \le 127$ dma = 127 dma														
Execution	(PC (AR	) + ′ ) → (	I → F dma	°C												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	1	1	0		AR		0		Da	ta Me	emory	Addr	ess	
Indirect:	0	1	1	1	0		AR		1			See S	ectio	n 4.1		

**Description** The contents of the designated auxiliary register (AR) are stored in the addressed data memory location.

When modifying the contents of the current auxiliary register in the indirect addressing mode, SAR ARn (when n = ARP) stores the value of the auxiliary register contents before it is incremented, decremented, or indexed by AR0.

Words

1

Cycles

	Cycle Timings for a Single Instruction											
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE						
′20	1	2+d	1+p	3+d+p	-	. –						
′C25	1	1	1+d									
		Cycle	limings for	a Repeat Exec	ution							
'20	n	2n+nd	n+p	3n+nd+p	-	-						
'C25	n	n+nd	n+p	1+n+nd+p	n	n+nd						

Example 1	SAR	ARO,DAT3	80	;(DP = 6)								
	SAR	AR0,*		;If current ;contains 79	auxiliary : 8.	register						
			Befo	ore Instruction		After Instruction						
		AR0		37h	AR0	37h						
		Data Memory 798		18h	Data Memory 798	37h						
Example 2	LARP SAR	ARO ARO,*(	)+									
		AR0		401 h	AR0	802h						
		Data Memory 1025		Oh	Data Memory 1025	401h						

# Subtract from AccumulatorSBLKLong Immediate with Shift

[ <label>] SBLK <constant>[,<shift>]</shift></constant></label>															
16-b 0 ≤	oit co shift	nstai ≤ 1!	nt 5 (de	efaul	ts to	0)									
(PC) (AC)	(PC) + 2 → PC (ACC) - [constant x 2 <sup>shift</sup> ] → ACC														
lf SX The If SX The	(M = en -3 (M = en 0	÷1: 2768 ÷0: ≤ co	3 ≤ 0 nsta	cons nt ≤	tant : 6553	≤ 32 35.	767.								
Affeo Affeo	cts O cts C	V; af (TM	fecte IS32	ed by 0C2	, OVN 5).	/i an	d SX	M.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1		Sh	ift		0	0	0	0	0	0	1	1
						16	-Bit (	Const	ant						
	[ <la 16-t 0 ≤ (PC) (AC) If S) The If S) The Affec 15 1</la 	[< abel> 16-bit co $0 \le shift$ (PC) + 2 (ACC) - If SXM = Then -3 If SXM = Then 0 Affects O Affects C 15  14 1  1	$[< abel>] SE$ $16-bit constan$ $0 \le shift \le 1!$ $(PC) + 2 \rightarrow P$ $(ACC) - [con$ If SXM = 1: Then -32768 If SXM = 0: Then 0 \le co Affects OV; af Affects C (TM) 15 14 13 $1 1 0$	$[< abel>] SBLK$ $16-bit constant$ $0 \le shift \le 15 (decomposed decomposed dc$	$[< abel>] SBLK < co$ $16-bit constant$ $0 \le shift \le 15 (default)$ $(PC) + 2 \rightarrow PC$ $(ACC) - [constant x 2^{5}]$ If SXM = 1: Then -32768 \le constant \le If SXM = 0: Then 0 ≤ constant ≤ Affects OV; affected by Affects C (TMS320C2) $15 14 13 12 11$ $1 1 0 1$	$[< abel>] SBLK < constant$ $16-bit constant$ $0 \le shift \le 15 (defaults to the second second$	$[< abel>] SBLK < constant>[, 16-bit constant 0 \le shift \le 15 (defaults to 0) (PC) + 2 \rightarrow PC (ACC) - [constant x 2shift] \rightarrow Adding SIM = 1:Then -32768 \le constant \le 32 If SXM = 0:Then 0 \le constant \le 65535.Affects OV; affected by OVM and Affects C (TMS320C25).15 14 13 12 11 10 9 1 1 0 1 10 10 10 10 10 10 10 10 10 10 1$	$[< abel>] SBLK < constant>[, \rightarrow$ PC (ACC) - [constant x 2 <sup>shift</sup> ] $\rightarrow$ ACC If SXM = 1: Then -32768 \le constant \le 32767. If SXM = 0: Then 0 ≤ constant ≤ 65535. Affects OV; affected by OVM and SX Affects C (TMS320C25). 15 14 13 12 11 10 9 8 1 1 0 1 Shift 16-Bit 0	$[< abel>] SBLK < constant>[, ]$ $16-bit constant$ $0 \le shift \le 15 (defaults to 0)$ $(PC) + 2 \rightarrow PC$ $(ACC) - [constant \times 2^{shift}] \rightarrow ACC$ If SXM = 1: Then -32768 \le constant \le 32767. If SXM = 0: Then 0 \le constant \le 65535. Affects OV; affected by OVM and SXM. Affects C (TMS320C25). $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7$ $1 \ 1 \ 0 \ 1 \ Shift \ 0$ $16-Bit Constant Constant$	$[< abel>] SBLK < constant>[, ]$ $16-bit constant$ $0 \le shift \le 15 (defaults to 0)$ $(PC) + 2 \rightarrow PC$ $(ACC) - [constant x 2^{shift}] \rightarrow ACC$ If SXM = 1: Then -32768 ≤ constant ≤ 32767. If SXM = 0: Then 0 ≤ constant ≤ 65535. Affects OV; affected by OVM and SXM. Affects C (TMS320C25). 15 14 13 12 11 10 9 8 7 6 $1 1 0 1 Shift 0 0$ $16-Bit Constant$	$[< abel>] SBLK < constant>[, ]$ $16-bit constant$ $0 \le shift \le 15 (defaults to 0)$ $(PC) + 2 \rightarrow PC$ $(ACC) - [constant x 2^{shift}] \rightarrow ACC$ If SXM = 1: Then -32768 ≤ constant ≤ 32767. If SXM = 0: Then 0 ≤ constant ≤ 65535. Affects OV; affected by OVM and SXM. Affects C (TMS320C25). 15 14 13 12 11 10 9 8 7 6 5 $1 1 0 1 Shift 0 0 0$ $16-Bit Constant$	$[< abel>] SBLK < constant>[,]$ $16-bit constant$ $0 \le shift \le 15 (defaults to 0)$ $(PC) + 2 \rightarrow PC$ $(ACC) - [constant \times 2^{shift}] \rightarrow ACC$ If SXM = 1: Then -32768 \le constant \le 32767. If SXM = 0: Then 0 \le constant \le 65535. Affects OV; affected by OVM and SXM. Affects C (TMS320C25). 15 14 13 12 11 10 9 8 7 6 5 4 $1 1 0 1 Shift 0 0 0 0 0$ $16-Bit Constant$	$[< abel>] SBLK < constant>[, ]$ $16-bit constant$ $0 \le shift \le 15 (defaults to 0)$ $(PC) + 2 \rightarrow PC$ $(ACC) - [constant \times 2^{shift}] \rightarrow ACC$ If SXM = 1: Then -32768 \le constant \le 32767. If SXM = 0: Then 0 \le constant \le 65535. Affects OV; affected by OVM and SXM. Affects C (TMS320C25). 15 14 13 12 11 10 9 8 7 6 5 4 3 $1 1 0 1 Shift 0 0 0 0 0 0$ $16-Bit Constant$	$[< abel>] SBLK < constant>[, ]$ $16-bit constant$ $0 \le shift \le 15 (defaults to 0)$ $(PC) + 2 \rightarrow PC$ $(ACC) - [constant \times 2^{shift}] \rightarrow ACC$ If SXM = 1: Then -32768 \le constant \le 32767. If SXM = 0: Then 0 \le constant \le 65535. Affects OV; affected by OVM and SXM. Affects C (TMS320C25). 15 14 13 12 11 10 9 8 7 6 5 4 3 2 $1 1 0 1 Shift 0 0 0 0 0 0 0$ $16-Bit Constant$	$ [< abel>] SBLK < constant>[, ] $ $ 16-bit constant  0 \le shift \le 15 (defaults to 0)  (PC) + 2 \rightarrow PC  (ACC) - [constant x 2shift] \rightarrow ACC   If SXM = 1:   Then -32768 \le constant \le 32767.   If SXM = 0:   Then 0 \le constant \le 65535.   Affects OV; affected by OVM and SXM.   Affects C (TMS320C25).   15 14 13 12 11 10 9 8 7 6 5 4 3 2 1   1 1 0 1 Shift 0 0 0 0 0 0 1   16-Bit Constant $

**Description** The immediate field of the instruction is subtracted from the accumulator. The result replaces the accumulator contents. SXM determines whether the constant is treated as a signed two's-complement number or as an unsigned number. The shift count is optional and defaults to zero.

# Words

2

# Cycles

	Cycle Timings for a Single Instruction													
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
'20	2	2	2+2p	2+2p	_	-								
′C25	2	2	2+2p	2+2p	2	2								
	Cycle Timings for a Repeat Execution													
'20		not rep	eatable		-	-								
C25	not repeatable													

### Example

SBLK 5,12



# Subtract from Auxiliary RegisterSBRKShort Immediate (TMS320C25)

	0	1	1	1	1	1	1	1			8-	Bit C	onsta	nt		
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Execution	(PC AR(	;) + <sup>·</sup> (ARP	1 → F ') - 8	PC -bit	oosit	ive co	onsta	nt →	AR(	ARP	)					
Operands	0 ≤	con	stant	≤'2	55											
Syntax	[< a	abel>	•] S	BRK	<co< td=""><td>nstar</td><td>nt&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></co<>	nstar	nt>									

**Description** The 8-bit immediate value is subtracted, right-justified, from the currently selected auxiliary register with the result replacing the auxiliary register contents. The subtraction takes place in the ARAU, with the immediate value treated as an 8-bit positive integer.

Words

1

Cycles

				Cycle T	imings for a	a Single Instr	uction						
		PI/	DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE					
	'C25	1		1	1+p	1+p	1	1					
Cycle Timings for a Repeat Execution													
	′C25				not rep	eatable							
Example		SBRK	OFFh	;(ARP	= 7)								
				Before I	nstruction		After Ins	truction					

0h

AR7

7 [

AR7

0FF01h

# Set Carry Bit (TMS320C25)

Syntax	[< a	abel>	·] S	С												
Operands	Nor	ne														
Execution	(PC 1 → Affe	:) + <sup>·</sup> carr ects (	1 → I y bit C.	PC C in	statu	ıs reg	ister	ST1		·						
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	. 1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	1
Description	The	carr	y bit	C in	statu	us reg	ister	ST1	is se	t to I	ogic	one.	The	e carr	y bit	may

**Description** The carry bit C in status register ST1 is set to logic one. The carry bit may also be loaded directly by the LST1 and RC instructions.

Words

Cycles

Cycle Timings for a Single Instruction													
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
1	1	1+p	1+p	1	1								
Cycle Timings for a Repeat Execution													
n	n	n+p	n+p	n	n								
	<b>PI/DI</b> 1	Cycle T       PI/DI     PI/DE       1     1       Cycle T       n     n	Cycle Timings for a       PI/DI     PI/DE     PE/DI       1     1     1+p       Cycle Timings for a       n     n     n+p	Cycle Timings for a Single Instr           PI/DI         PI/DE         PE/DI         PE/DE           1         1         1+p         1+p           Cycle Timings for a Repeat Exe         n         n+p         n+p	Cycle Timings for a Single InstructionPI/DIPI/DEPE/DIPE/DEPR/DI111+p1+p1Cycle Timings for a Repeat Executionnnn+pn+pn								

Example

SC

1

;Carry bit C is set to logic one.
Syntax	[ <label>] SFL</label>
Operands	None
Execution	TMS32020:
	(PC) + 1 → PC (ACC(30-0)) → ACC(31-1) 0 → ACC(0)
	Not affected by SXM bit.
	TMS320C25:
	$(PC) + 1 \rightarrow PC$ $(ACC(31)) \rightarrow C$ $(ACC(30-0)) \rightarrow ACC(31-1)$ $0 \rightarrow ACC(0)$
	Affects C. Not affected by SXM bit.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 0 0 1 1 1 0 0 0 0 1 1 0 0 0
Description	The SFL instruction shifts the entire accumulator left one bit. The least- significant bit is filled with a zero. On the TMS32020, the most-significant

significant bit is filled with a zero. On the TMS32020, the most-significant bit is lost. On the TMS320C25, the most-significant bit is shifted into the carry bit (C). Note that SFL, unlike SFR, is unaffected by SXM.

## Words

Cycles

		Cycle 1	imings for a	a Single Instr	uction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
′20	1	1	1+p	1+p	-	-
′C25	1	1	1+p	1+p	1	1
		Cycle 1	limings for a	a Repeat Exe	cution	
′20	n	n	n+p	n+p	-	-
′C25	n	n	n+p	n+p	n	n

Example

SFL

1



SFL

Syntax	[ <label></label>	] S	FR												
Operands	None														
Execution	TMS320 (PC) + 1 If SXM = Then (A If SXM = Then (A	•20: → = 0: ACC = 1: ACC	PC (31-1) (31-1)	) → ) →	ACC	C (30	)-0) -0) ε	and C and (/	) → A ACC(	.CC( 31))	31). → A	CC(	31).		
	Affected	by S	SXM bi	it.											
	TMS320 (PC) + 1 If SXM = Then (A (ACC) If SXM = Then (A (ACC)	→ = 0: ACC (31 - = 1: ACC (31 -	5: PC (0)) → 1)) → (0)) → 1)) →	C ACC C ACC	; (30 ;(30	)-0) -0) a	and and (	0 → A (ACC	ACC( (31))	31). → 4	ACC(	31).			
	Affected	by S	SXM bi	t.											
Encoding	15 14 1 1	13 0	<u>12</u>	11 1	10 1	9	8	7	6 0	5 0	4	3	2	1 0	0
Description	The SFR	inst	ruction	ı shil	fts th	ne ac	cum	ulato	r righ	t on	e bit.				
	If SXM = (MSB) is carry bit (	⊧1, sun (C).	the inst change	truct d an	ion d is	prod also	uces copi	an a ied in	rithm to bit	etic 30.	right Bit (	shift ) is s	. The hifted	e sig 1 into	n bit the
	If SXM = mulator b shifted in	= 0, oits oto t	the ins are shi he carr	struct fted y bit	tion by c , and	prod one ł d the	luces bit to mos	s a lo o the st-sig	gical right nifica	righ . The int b	t shif e leas it is f	t. Al st-sig illed	ll of t Inifica With	he a ant b a ze	ccu- bit is ro.
	On the T	MS	32020,	note	e tha	t bit	0 is	lost.							
Words	1														
Cycles															
			Cy	/cle	Timi	ngs	for a	Sing	le Ins	truc	tion				
	PI/DI		PI/D	E		PE/D	1	PE	/DE		PR/C	ונ	PF	₹/DE	
'20	1		1			1+p		1	+p		. –		ļ		
′C25	1		1			1+p		1	+p		1			1	
	1		C	ycle	Timi	ings	for a	Repe	at Ex	(ecu	tion				

n+p

n+p

n+p

n+p

-

n

n

n

n

n

----

n



#### Set Serial Port Frame <u>SFSM Synchronization Mode (TMS320C25)</u> SFSM

Syntax	[< a	bel>	] SI	=SM												
Operands	Non	е														
Execution	(PC 1 → Affe	) + 1 FSM cts F	I → F 1 stat SM.	PC tus b	it in :	status	s reg	ister :	ST1							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	1

**Description** The SFSM instruction sets the FSM status bit to logic one. In this mode, an external FSR pulse is required for a receive operation, and an external FSX pulse is required if TXM = 0. If TXM = 1, FSX pulses are generated in the normal manner every time the transmit shift register XSR is loaded. See Section 3.7 for details on the operation of the serial port. FSM may also be loaded by the LST1 and RFSM instructions.

#### Words

1

SFSM

#### Cycles

	Cycle Timings for a Single Instruction           PI/DI         PI/DE         PE/DI         PE/DE         PR/DI         PR/DE           1         1         1         1         1         1         1														
	Cycle Timings for a Single Instruction       PI/DI     PI/DE     PE/DI     PE/DE     PR/DI     PR/DE       1     1     1+p     1+p     1     1       Cycle Timings for a Repeat Execution														
'C25	1	1	1+p	1+p	1	1									
		Cycle	Timings for a	a Repeat Exe	cution										
′C25	n	n	n+p	n+p	n	n									

Example

;FSM is set, putting the serial port in a ;mode of operation where frame synchronization ;pulses are required for each word to be ;transmitted or received.

# Set Hold Mode (TMS320C25)

Syntax	.[<	abel>	>] S	ΗМ												
Operands	Nor	e														
Execution	(PC 1 → Affe	) + 1 HM ects H	∣ → F statu IM.	PC is bit	in s	tatus	regis	ster S	T1							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Ó
	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	1

**Description** The SHM instruction sets the HM status bit to logic one. In this mode, the TMS320C25 is halted in the normal manner whenever HOLD is asserted, regardless of the PC value or the state of the MP/MC pin. HM may also be loaded by the LST1 and RHM instructions.

Words

1

SHM

Cycles

		Cycle 1	limings for a	Single Instr	uction									
	Cycle Timings for a Single Instruction           PI/DI         PI/DE         PE/DI         PE/DE         PR/DI         PR/DE           1         1         1+p         1+p         1         1													
′C25	1	1	1+p	1.+p	1	1								
	*	Cycle 1	limings for a	Repeat Exe	cution									
′C25	, n	n	n+p	n+p	n	'n								

Example

;HM is set, implementing the normal ;(TMS32020-type) hold mode of operation.

1

SOVM

Syntax	[< a	abel>	·] S	олм												
Operands	Nor	ne														
Execution	(PC 1 → Affe	;) + <sup>·</sup> ovei ects (	1 → I rflow DVM.	PC mod	le (C	VM)	statu	us bit								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	1
Description	The ratio	OVN on) n	/ sta	tus b . If a	oit is In ov	set to erflov	o log v oc	ic or curs v	ie, w with	hich OVN	enat I set,	les t the d	he ov overf	verflo	ow (s lag (	satu- DV is

ration) mode. If an overflow occurs with OVM set, the overflow flag OV is set, and the accumulator is set to the largest representable 32-bit positive (7FFFFFFh) or negative (80000000h) number according to the direction of overflow.

OVM may also be loaded by the LST and ROVM instructions.

Words

Cycles

Γ		Cycle ]	limings for a	a Single Instr	uction	
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
′20 [	1	1	1+p	1+p	-	-
′C25	1	1	1+p	1+p	1	1
Γ		Cycle	Timings for a	a Repeat Exe	cution	
′20 [	n	n	n+p	n+p		-
′C25 [	n	n	n+p	n+p	n	n

Example

;The overflow mode bit OVM is set, enabling ;the overflow mode on any subsequent ;arithmetic operations.

# SPAC

Syntax	[< a	abel>	) S	PAC												
Operands	Nor	e														
Execution	(PC (AC	;) + ' ;C) -	1 → I (shi	PC fted I	⊃ reg	ister)	→ A	CC								
	Affe Affe Not	ects ( ects ( affe	DV; a C (TM cted	ffecte //S32 by SX	ed by 0C2 KM.	/ PM 5).	and	OVM	l.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	1	0	1	1	0
Description	The sub accu	con tracte	tents ed fro ator.	of th om th Note	e P ie co that	regist ntent SPA	er, sl s of C is i	nifted the a unaff	l as c ccun ecteo	lefine hulate d by \$	ed by or. TI SXM	the the rea	PM s sult i P req	statu: s stoi iister	s bits red in is alv	s, are 1 the wavs

sign-extended.

1

SPAC

The SPAC instruction is a subset of LTS, MPYS, and SQRS.

## Words

## Cycles

		Cycle ]	limings for a	Single Inst	ruction									
	Cycle Timings for a Single InstructionPI/DIPI/DEPE/DIPE/DEPR/DIPR/DE111+p1+p111+p1+p11Cycle Timings for a Repeat Execution													
<b>'20</b>	1	1	1+p	1+p	-	-								
′C25	1	1	1+p	1+p	1	1								
		Cycle	Timings for a	a Repeat Exe	cution									
<i>'</i> 20	n	n	n+p	n+p	-	-								
′C25	n	n	n+p	n+p	n	n								

Example

;(PM = 0)



<b>Syntax</b> D Ind	irect: irect:	[ <la [<la< th=""><th>bel&gt;] bel&gt;]</th><th>SP SP</th><th>H &lt; H {</th><th><dma ind}[</dma </th><th>&gt; ,<ne< th=""><th>ext Al</th><th><b>?</b>P&gt;]</th><th>]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></ne<></th></la<></la 	bel>] bel>]	SP SP	H < H {	<dma ind}[</dma 	> , <ne< th=""><th>ext Al</th><th><b>?</b>P&gt;]</th><th>]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></ne<>	ext Al	<b>?</b> P>]	]							
Operands	•	0 ≤ 0 ≤	dma : next /	≤ 12 ARP	7 ≤ 7												
Executior	ז	(PC) (PR Affe	) + 1 shifte cted b	→ P( erout by PN	С :put И.	(31-	16))	→ di	na								
Fncodina		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<i></i>	)irect:	0	1	1	1	1	1	0	1	0	Г, Т	 Da	ta Mer	norv	Addre	ess	Ť
		L		-		-	-	_		_	I						
Inc	direct:	0	1	1	1	1	1	0	1	1			See S	ectio	n 4.1		
Descriptio Words Cycles	on	The are s affec right regis	Cycle Timings for a Single Instruction											bits, r are the ow P			
					C	Cycle	Timi	ings f	or a	Sing	le In	stru	ction				
		F	PI/DI		PI/	DE		PE/D		PE	DE/DE		PR/D	DI	P	R/DE	
	′C25		1		1+	-d		1+p		2+	d+p		1		'	l+d	
	′C25	<u> </u>			n+	nd		n+p	ora	1+n	+nd+	n l	n		n	+nd	
Example		SPH Or SPH	DA'I * 	23 Do	; (1 ; 11 B(	DP = f cur efore OFEC	4, rrer Inst	PM = nt au ructic 44h	= 2) 1xil on	iary	y re P	gist	After OFI	ont r Ins E079	ains tructi 1844	515 on	5.

Syntax Direct: Indirect:	[ <label>] [<label>]</label></label>	SPL < SPL {	<dma> ind}[,</dma>	> <ne></ne>	ct ARF	<b>?</b> >]						,		
Operands	0 ≤ dma : 0 ≤ next /	≤ 127 ARP ≤ 7	7											
Execution	(PC) + 1 (PR shifte Affected b	→ PC r output by PM.	: (15-(	<b>))) -</b>	→ dma									
Encoding	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0 1	1 1	1	1	0	0	0		Da	ta Mei	mory	Addre	ess	
Indirect:	0 1	1 1	1	1	0	0	1			See S	ectior	א <b>1</b> .1		
Description Words Cycles	The low-o stored in o fected by when the when left-	order bits data me this inst right-sh shifts an	s of th mory. ructior ift by re sele	e P r Neit n. Hig 6 m cted.	egiste her th gh-ord ode is	r, s e F der se	hifte <sup>9</sup> reg bits lecte	d as s ister r are ta d. Lc	pec nor ken ow-o	ified I the a from order	by th ccum the h bits	e PM iulato iigh are z	1 bits or an P reg ero-	s, are e af- jister filled
		· · · · · ·	Cycle	Timi	ngs fo	r a	Sing	le Ins	truc	tion				
	PI/DI	PI/	DE	F	PE/DI	_	PE	/DE		PR/C	וכ	P	R/DE	
′C25	<u> </u>	1	+d		1+p		2+	d+p		1		1	+d	
(C25		n+	-nd	T		T	Hep 1+n		(ecu	tion		n	+nd	
Example	SPL DA or SPL *	AT3 ; ; B	(DP = If cu Sefore	= 4, urre Instr	PM = nt au	= 2 1xi	) lian	ry re	egis	ster Afte	cont r Inst	tain	s 5. on	

# Set P Register Output Shift Mode

Syntax	[< a	abel>	·] SI	РМ	<cor< th=""><th>nstant</th><th>&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></cor<>	nstant	>									
Operands	0 ≤	$1 \leq \text{constant} \leq 3$														
Execution	(PC Con Affe	;) + <sup>,</sup> istan ects F	1 → F t → p PM.	PC produ	ct re	gister	shif	t moo	de (P	'M) s	status	s bits				
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	1	0		PM

**Description** The two low-order bits of the instruction word are copied into the PM field of status register ST1. The PM status bits control the P register output shifter. This shifter has the ability to shift the P register output either one or four bits to the left or six bits to the right, or to perform no shift. The bit combinations and their meanings are shown below.

<u>PM</u>	ACTION
00	No shift of multiplier output

- 01 Output left-shifted 1 place and zero-filled
- 10 Output left-shifted 4 places and zero-filled
- 11 Output right-shifted 6 places, sign-extended; LSB bits lost.

The left-shifts allow the product to be justified for fractional arithmetic. The right-shift by six bits has been incorporated to implement up to 128 multiply-accumulate processes without the possibility of overflow occurring. PM may also be loaded by an LST1 instruction.

Words

1

SPM

3

Cycles

		Cycle 1	imings for a	a Single Insti	uction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
′20 <b> </b>	1	1	1+p	1+p		-
′C25	1	1	1+p	1+p	ຸ1	1
ſ		Cycle 1	Timings for a	a Repeat Exe	cution	
′20 [		not rep	eatable		-	-
′C25			not rep	eatable		

Example

;Product register shift mode 3 is selected, ;causing all subsequent transfers from the ;product register to the ALU to be shifted ;to the right six places.

# SORA

Syntax	Direct: ndirect:	[ <label> [<label></label></label>	] SQI ] SQI	RA <dr RA {inc</dr 	ma> 1}[, <r< th=""><th>next A</th><th>ARP</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th></r<>	next A	ARP	>]						
Operan	ds	$0 \le dma$ $0 \le next$	≤ 12 ARP	7 ≤ 7										
Execut	ion	(PC) + 1 (ACC) + $(dma) \rightarrow$ (dma) x = Affects O	→ PC (shift T regi (dma) V; affe	C ed P reg ister → P reg ected by	gister) gister / PM	) → A and (	сс ovм	I.						
		Affects C	(TMS	5320C2	5).									
Encodi	ng	15 14	13 1	12 11	10	9	8	7	65	5 4	3	. 2	1	0
	Direct:	0 0	1	1 1	0	0	1	0	ĺ	Data Me	mory	Addre	ess	
		r												
	Indirect:	0 0	1	1 1	0	0	1	1		See S	Section	n 4.1		
Descriț	otion	The conte added to into the T	ents o the ac F regis	f the P i cumula iter, squ	registo tor. T ared,	er, sh 'he ac and s	ifted Idres tore	as c ssed d in	lefined data me the P re	by the emory v gister.	PM s /alue	status is the	s bits en loa	, are aded
Words		1												
Cycles														
0 9 0 / 0 3		r		Cual	Timi	ana f		Cine	la lasta					
C y cres		PI/DI		Cycle	e Timi	ings f	or a	Sing	le Instr	uction PR/		PI		
0,0,0,03	<b>′20</b>	PI/DI		Cycle PI/DE 2+d	e Timi	ings f PE/DI 1+p	or a	Sing PE 2+	le Instr /DE d+p	uction PR/	DI	PI	R/DE -	
0,000	′20 ′C25	PI/DI		Cycle PI/DE 2+d 2+d	e Timi	ings f PE/DI 1+p 1+p	or a	Sing PE 2+ 2+	d+p	uction PR/ -	DI	PI	R/DE - 2+d	
e y unes	′20 ′C25	PI/DI		Cycle PI/DE 2+d 2+d Cycle	e Timi	ings f PE/DI 1+p 1+p ings f	or a	Sing PE 2+ 2+ Rep	d+p d+p d+p d+p	uction PR/ - 1 cution	DI	PI	<b>R/DE</b> - 2+d	
e yeres	′20 ′C25 ′20	PI/DI 1 1 1 1 1 1		Cycle PI/DE 2+d 2+d Cycle 2n+nd	e Timi e Timi	ings f PE/DI 1+p 1+p ings f n+p	or a	Sing PE 2+ 2+ Rep 2n+	le Instr /DE d+p d+p eat Exe nd+p	uction PR/ - 1 cution -	DI	<b>Pf</b>	R/DE - 2+d	
o y o i c s	′20 ′C25 ′20 ′C25	PI/DI 1 1 1 1 1 1 1 1 1 1 1		Cycle PI/DE 2+d 2+d Cycle 2n+nd 1+n+nd	e Timi	ings f PE/DI 1+p 1+p ings f n+p n+p	or a	Sing PE 2+ 2+ Rep 2n+ 1+n	le Instr /DE d+p d+p eat Exe nd+p +nd+p	uction PR/ - 1 cution - n	DI	<b>P</b> F 2 1+	R/DE - 2+d - ∙n+nc	
Exampl	′20 ′C25 ′20 ′C25	PI/DI 1 1 n sQRA or sQRA	DAT30	Cycle           PI/DE           2+d           2+d           Cycle           2n+nd           1+n+nd           ); (I           ; If           ; C	e Timi e Timi DP = f cur pntai	ings f PE/DI 1+p ings f n+p n+p 6, F	or a or a PM =	Sing PE 2+ 2+ 2+ 2n+ 1+n 0) xil	Ile Instr /DE d+p eat Exe nd+p +nd+p iary r	uction PR/ - 1 cution - n egist	DI	Pf 2 1+	R/DE - 2+d - n+nc	
Exampl	′20 ′C25 ′20 ′C25	PI/DI 1 1 n sQRA or SQRA	DAT30	Cycle           PI/DE           2+d           2+d           Cycle           2n+nd           1+n+nd           ); (I           ; If           ; cc           Before	e Timi	ings f PE/DI 1+p 1+p ings f n+p 6, F crent ins 7 ructio	or a for a M = 2 au 98.	Sing PE 2+ Rep 2n+ 1+n 0) xil:	Ile Instr /DE d+p eat Exe nd+p +nd+p	uction PR/ - 1 cution - n egist	DI er	Pr 2 1+	R/DE 	
Exampl	′20 ′C25 ′20 ′C25	PI/DI 1 1 n SQRA or SQRA	DAT 30 *	Cycle           PI/DE           2+d           2+d           2n+nd           1+n+nd           ; [1]           ; cc           Before	e Timi	ngs f PE/DI 1+p 1+p n+p n+p 6, F crent ins 7 ructio OFh	or a for a M = 2 au 98.	Sing PE 2+ 2+ 2+ 1+n 0) xil:	Ile Instr /DE d+p eat Exe nd+p +nd+p iary r Data Memory 798	uction PR/ - 1 cution - n egist	er er Inst	PF 2 1+ tructi	R/DE - 2+d - n+nc	
Exampl	′20 ′C25 ′20 ′C25	PI/DI 1 1 n n SQRA or SQRA D Me 7	DAT30 * Data mory 798	Cycle PI/DE 2+d 2+d Cycle 2n+nd 1+n+nd );(I ;If ;cc Before	P = Cur contai	ings f PE/DI 1+p ings f n+p n+p 6, F crent ins 7 ructio OFh 3h	or a or a or a ?98.	Sing PE 2+ 2+ 2+ 2n+ 1+n 0) xil:	Ile Instr /DE d+p eat Exe nd+p +nd+p iary r Data Aemory 798 T	uction PR/ - - cution - n egist.	er er Inst	PF 2 1+ 0Ft	R/DE - 2+d - n+nc	
Examp	′20 ′C25 ′20 ′C25	PI/DI 1 1 n n SQRA or SQRA Me 7	DAT30 * Pata mory 798 T P	Cycle PI/DE 2+d 2+d 2+d 1+n+nd );(1 ;1 ;cc Before	e Timi e Timi DP = f cur ontai e Instr	<b>PE/DI</b> 1+p 1+p <b>ings f</b> n+p n+p 6, F crent ins 7 ructio 0Fh 3h 2Ch	or a or a or a ?98.	Sing PE 2+ 2+ Rep 2n+ 1+n () xil:	Ile Instr /DE d+p eat Exe nd+p +nd+p iary r Data Aemory 798 T P	uction PR/ - 1 cution - n egist	er er Inst	PF 2 1+ 0Ff 0Ff	R/DE 	
Examp	′20 ′C25 ′20 ′C25	PI/DI 1 1 n n SQRA or SQRA D Me 7	DAT30 * DAT30 * P ACC	Cycle PI/DE 2+d 2+d Cycle 2n+nd 1+n+nd );(1 ;11 ;cc Before	P = Cur DP = Cur Dr tai	ings f PE/DI 1+p 1+p n+p 6, F rent ins 7 ructio 0Fh 3h 2Ch F4h	or a or a or a ?98. n	Sing PE 2+ 2+ 2n+ 1+n 0) xil:	Ile Instr /DE d+p eat Exe nd+p +nd+p iary r Data Aemory 798 T P ACC	uction PR/ 	er er	PF 2 1+ 0Ff 0Ff 0E11 3201	R/DE 	

# Square and Subtract Previous Product

<b>Syntax</b> Direct: Indirect:	[ <label [<label< th=""><th>&gt;] S( &gt;] S(</th><th>2RS 2RS</th><th><dm {ind}</dm </th><th>ia&gt; }[,<r< th=""><th>next /</th><th>ARP</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></r<></th></label<></label 	>] S( >] S(	2RS 2RS	<dm {ind}</dm 	ia> }[, <r< th=""><th>next /</th><th>ARP</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></r<>	next /	ARP	>]							
Operands	0 ≤ dm 0 ≤ nex	a ≤ 1: ct ARF	27 '≤ 7	,											
Execution	(PC) + (ACC) (dma) - (dma) >	C) + 1 → PC CC) - (shifted P register) → ACC ma) → T register ma) × (dma) → P register fects OV; affected by PM and OVM. fects C (TMS320C25). E 14 12 12 11 10 9 8 7 6 5 4 3 2 1													
	Affects	OV; at C (TN	ffecte AS32	ed by 0C25	РМ ).	and	OVM								
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0 1	0	1	1	0	1	0	0		Da	ita Me	mory	Addr	ess	
la dina ata											<u> </u>				
Indirect:	0 1	0	1	1	0	1	0	1	1		See S	Sectio	n 4.1		
Description	The cor subtract loaded i	ntents ted fro into th	of th om th ne T r	e Pro e acc registe	egiste umul er, sc	er, sh lator. quare	niftec The d, ar	l as o adc ad st	define Iresse ored	ed b ed da into	y the ata m the F	PM : emor ? regi	statu y val ster.	s bits ue is	s, are then
Words	1														
Cycles															
			(	Cycle	Timi	ngs	for a	Sinç	gle Ins	struc	ction				
	PI/D	01	PI/	DE		PE/D	1	PE	E/DE		PR/	DI	P	R/DE	
·20	1		2-	-d	<b>_</b>	1+p		2+	-d+p					-	
7C25	1		2-	-d	<u> </u>	1+p			-d+p		1			2+d	
(0.0				Cycle	Timi	ings	for a	Rep	eat E	xecu	ition		r		
20	n		2n-	-na	+	n+p		2n+	-na+p				1	-	
025	Ln		1+11	+na	1	n+p		1 + 11	+na+	p [	n		1 1 7	-n+n	
Example	SQRS or SQRS	DATS	€; ;	(DP = If c1	= 6, urre	PM ent a	= 0 auxi	) lia:	ry r	egis	ster	con	tair	is 7'	77.
			В	efore	Insti	ructio	on				Afte	er Ins	truct	ion	
	Μ	Data lemory 777	v [			8h	]	N	Data Aemo 777	i iry			8	h	
		т	[		11	24h	]		т				8	h	
		Р	[		1	90h			Ρ				40	h	
		ACC	RĪ			1	200								
			C				_		700	<u>ب</u> '			200		

4-161

Syntax Direct: Indirect:	[ <la [<la< th=""><th>bel&gt; bel&gt;</th><th>] SS ] SS</th><th>ST - ST {</th><th><dma ind}[</dma </th><th>&gt; ,<ne< th=""><th>xt Al</th><th>RP&gt;]</th><th>l</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></ne<></th></la<></la 	bel> bel>	] SS ] SS	ST - ST {	<dma ind}[</dma 	> , <ne< th=""><th>xt Al</th><th>RP&gt;]</th><th>l</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></ne<>	xt Al	RP>]	l							
Operands	0 ≤ 0 ≤	dma next	≤ 1 ARF	27 '≤	7											
Execution	(PC) (stat	) + 1 tus re	→ F egiste	PC er ST	⁻0) ,→	dma	l	, `								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	1	1	. 1	0	0	0	0		Dat	a Me	mory	Addro	ess	
					~											
Indirect:	0	1	1	1	1	0	0	0	1			See S	ectio	n 4.1		

**Description** Status register ST0 is stored in data memory.

In the direct addressing mode, status register ST0 is always stored in page 0 regardless of the value of the DP register. The processor automatically forces the page to be 0, and the specific location within that page is defined in the instruction. Note that the DP register is not physically modified. This allows storage of the DP register in the data memory on interrupts, etc., in the direct addressing mode without having to change the DP. In the indirect addressing mode, the data memory address is obtained from the auxiliary register selected. (See the LST instruction for more information.)

The SST instruction can be used to store status register STO after interrupts and subroutine calls. The STO contains the status bits: OV (overflow flag) bit, OVM (overflow mode) bit, INTM (interrupt mode) bit, ARP (auxiliary register pointer) bit, and DP (data memory page pointer) bit. The status bits are stored in the data memory word as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	- 1	0
	ARF	,	٥v	OVM	1	INTM				0	DP _				

Note that SST \* may be used to store status register ST0 anywhere in data memory, while SST in the direct addressing mode is forced to page 0.

## Words

1

### Cycles

		Cycle 1	imings for	a Single Insti	ruction	
	PI/DI	PR/DE				
<i>'</i> 20	1	2+d	1+p	3+d+p	-	-
C25	1	1+d	1+p	2+d+p	1	1+d
		Cycle 1	Timings for	a Repeat Exe	cution	
· <b>′2</b> 0	n	2n+nd	n+p	3n+nd+p	-	-
′C25	n	n+nd	n+p	1+n+nd+p	n	n+nd

Example	SST	DAT96	;(DP = don't car	e)	
	SST	*	;If current auxi ;contains 96.	liary reg	ister
			Before Instruction		After Instruction
		Status Register ST0	0A408h	Status Register ST0	0A408h
		Data Memory 96	0Ah	Data Memory 96	0A408h

Syntax Direct: Indirect:	[ <la [<la< th=""><th>ibel&gt; ibel&gt;</th><th>] SS</th><th>ST1 ST1</th><th><dm {ind]</dm </th><th>na&gt; }[,<n< th=""><th>ext A</th><th>\RP&gt;</th><th>•]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></n<></th></la<></la 	ibel> ibel>	] SS	ST1 ST1	<dm {ind]</dm 	na> }[, <n< th=""><th>ext A</th><th>\RP&gt;</th><th>•]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></n<>	ext A	\RP>	•]							
Operands	0 ≤ 0 ≤	dma next	≤ 1 ARF	27 ?≤7	7											
Execution	(PC (sta	)+ 1 tus re	I → F ∋giste	PC er ST	1) →	• dma										
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	1	1	1	0	0	1	0		Da	ta Me	mory	Addre	ess	
Indirect:	0	1	1	1	1	0	0	1	1			See S	ectio	n 4.1		

Description Status register ST1 is stored in data memory. In the direct addressing mode. status register ST1 is always stored in page 0 regardless of the value of the DP register. The processor automatically forces the page to be 0, and the specific location within that page is defined in the instruction. Note that the DP register is not physically modified. This allows the storage of the DP in the data memory on interrupts, etc., in the direct addressing mode without having to change the DP. In the indirect addressing mode, the data memory address is obtained from the auxiliary register selected. (See the LST1 instruction for more information.)

> SST1 is used to store status bits after interrupts and subroutine calls. ST1 contains the status bits: ARB (auxiliary register pointer buffer), CNF (RAM configuration control) bit, TC (test/control) bit, SXM (sign-extension mode) bit, XF (external flag) bit, FO (serial port format) bit, TXM (transmit mode) bit, and the PM (product register shift mode) bit. ST1 on the TMS320C25 also contains the status bits: C (carry) bit, HM (hold mode) bit, and FSM (frame synchronization mode) bit. The bits loaded into status register ST1 from the data memory word are as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARB	5	CNF	TC	SXM	C†	1	1	HM†	FSM <sup>†</sup>	XF	FO	TXM	F	'n
+0			0000				,								

<sup>†</sup>On the TMS32020, bits 5, 6, and 9 are one's.

Note that SST1 \* may be used to store status register ST1 anywhere in data memory, while SST1 in the direct addressing mode is forced to page 0.

#### Words

### Cvcles

1

	Cycle Timings for a Single Instruction													
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
′20 [	1	2+d	1+p /	3+d+p	-	-								
′C25 🏾	1	1+d	1+p	2+d+p	1	1+d								
		Cycle 1	Timings for a	a Repeat Exec	ution									
′20 [	n	2n+nd	n+p	3n+nd+p	-	-								
′C25 [	n	n+nd	n+p	1+n+nd+p	n	n+nd								



# Set Sign-Extension Mode

SSXM	
------	--

Syntax	[< a	nbel>	·] SS	SXM												
Operands	Non	e														
Execution	(PC 1 → Affe	) + 1 SXN ects S	I → F /Istat SXM.	PC tus b	it in	status	s reg	ister	ST1					,		
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	1

**Description** The SSXM instruction sets the SXM status bit to logic 1, which enables sign-extension on shifted data memory values for the following arithmetic instructions: ADD, ADDT, ADLK, LAC, LACT, LALK, SBLK, SUB, and SUBT.

SSXM also affects the definition of the SFR instruction. SXM may also be loaded by the LST1 and RSXM instructions.

#### Words

## Cycles

	Cycle Timings for a Single Instruction													
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
′20	1	1	1+p	1+p	-	, –								
'C25	1	1	1+p	1+p	1	1								
	,	Cycle	Timings for a	a Repeat Exe	cution									
'20	n	n	n+p	n+p	-	-								
'C25	n	n	n+p	n+p	n	n								

Example

SSXM

1

;SXM is set, enabling sign extension on ;subsequent instructions.

# Set Test/Control Flag (TMS320C25)

Syntax	[< a	abel>	·] S	тс												
Operands	Nor	e														
Execution	(PC 1 → Affe	) + TC 1 ects T	1 → I test/o <sup>-</sup> C.	PC contr	ol fla	ıg in s	statu	s regi	ister	ST1						
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	0	0	1	1	1	0	0	0	1	1	0	0	1	1
Description	The also	TC ( be l	(test/ oade	'cont d by	rol) f the l	flag ir LST1	n stat and	tus re RTC	egiste instr	er ST <sup>.</sup> uctio	1 is s ns.	et to	logi	c one	. TC	may

Words

1

Cycles

Cycle Timings for a Single Instruction														
PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE														
1	1	1+p	1+p	1	1									
	Cycle <sup>-</sup>	Timings for a	a Repeat Exe	cution										
n	n	n+p	n+p	n	n									
	PI/DI 1 n	Cycle <sup>-</sup> PI/DI     PI/DE       1     1       Cycle <sup>-</sup> n     n	Cycle Timings for a       PI/DI     PI/DE     PE/DI       1     1     1+p       Cycle Timings for a       n     n     n+p	Cycle Timings for a Single Instruction       PI/DI     PI/DE     PE/DI     PE/DE       1     1     1+p     1+p       Cycle Timings for a Repeat Exer       n     n     n+p     n+p	Cycle Timings for a Single Instruction       PI/DI     PI/DE     PE/DI     PE/DE     PR/DI       1     1     1+p     1+p     1       Cycle Timings for a Repeat Execution       n     n     n+p     n+p     n									

Example

STC ;TC (test/control) flag is set to logic one.

# STXM

Syntax	[ <label>]</label>	STXM					
Operands	None						
Execution	(PC) + 1 - 1 → TXM s	→ PC tatus bit in s	status regist	er ST1			
	Affects TX	М.					
Encoding	15 14 1	3 12 11	10 9	876	54	32	1 0
	1 1	0 0 1	1 1	0 0 0	1 0	0 0	0 1
Description	The STXM the serial p output. A loaded inte pulse. TXM FSM status the FSX pin	instruction : ort transmit pulse is pro- rnally. The I may also b s bit is a log n will be driv	sets the TX section to a duced on th transmissio e loaded by ic zero and ven low if T	M status bit a mode whe he FSX pin a n is initiated the LST1 a serial port o XM = 1.	to logic 1 re the FSX each time by the ne nd RTXM operation l	, which co c pin behav the DXR re agative edg instruction nas already	nfigures es as an gister is e of this s. If the started,
Words	1						
Cycles							
		Cycle	Timings fo	r a Single lı	nstruction		
	PI/DI	PI/DE	PE/DI	PE/DE	PR/I	DI PR	/DE
· 20	1	1	1+p	1+p			-
′C25	1	1	1+p	1+p	1		1

Example

STXM

n

n

n

n

'20

′C25

;TXM is set, configuring FSX as an output.

n+p

n+p

-

n

---

n

**Cycle Timings for a Repeat Execution** 

n+p

n+p

Svntax															
Direct: Indirect:	[ <label [<label< th=""><th>&gt;] S &gt;] S</th><th>UB - UB {</th><th><dma {ind}</dma </th><th>a&gt;[,&lt; [,<sh< th=""><th>shift ift&gt;[</th><th>&gt;] ,<ne< th=""><th>ext A</th><th><b>RP</b>&gt;]]</th><th></th><th></th><th></th><th></th><th></th><th></th></ne<></th></sh<></th></label<></label 	>] S >] S	UB - UB {	<dma {ind}</dma 	a>[,< [, <sh< th=""><th>shift ift&gt;[</th><th>&gt;] ,<ne< th=""><th>ext A</th><th><b>RP</b>&gt;]]</th><th></th><th></th><th></th><th></th><th></th><th></th></ne<></th></sh<>	shift ift>[	>] , <ne< th=""><th>ext A</th><th><b>RP</b>&gt;]]</th><th></th><th></th><th></th><th></th><th></th><th></th></ne<>	ext A	<b>RP</b> >]]						
Operands	0 ≤ dm 0 ≤ ne: 0 ≤ shi	na ≤ 1 xt AR ift ≤ 1	27 P <u>≤</u> 7  5 (de	7 efaul	ts to (	))									
Execution	(PC) + (ACC)	1 -→ - [(dı	PC ma) x	2 <sup>shi</sup>	ft] →	ACC									
	If SXM Then If SXM Then	= 1: (dma) = 0: (dma)	) is si ) is no	gn-e ot sig	xtend	ed. ende	ed.								
	Affects Affects	OV; a C (TI	affecte MS32	ed by 20C2	/ OVN 5).	1 and	ISX	M.							
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0 0	0	1		Shi	ift		0		Dat	a Men	nory	Addre	ss	
Indirect:	0 0	0	1		Shi	ift		1			See Se	ectior	n 4.1		
	subtrac	tea fr High-	om th order	ie ac	are s	lator.	Du	iring	if SXI	ig, i Mis	0W-0	rder	bits	are z	ero-
Words Cycles	SXM is	low.	The	resul	t is st	ored	in th	ne ac	cumul	ator			1 2010	J-111	ed it
Words Cycles	SXM is	low.	The	Cycle	t is st	ored	in th	Sing	cumul	ator	tion			J-1111	
Words Cycles	SXM is	low.	The PI/	Cycle DE	Timi	ngs f PE/D	in th	Sing PE	le Inst	ator	tion PR/D		PF	R/DE	
Words Cycles	SXM is 1 PI/E	low.	The 9 91/ 2-	Cycle (DE +d	Timi	ngs f PE/D 1+p	in th	Sing PE 2+	le Inst /DE d+p		tion PR/D		PF	R/DE	
Words Cycles '20 'C25	SXM is 1 PI/E	low.	The 9 9 1/ 2- 2- 2-	Cycle DE +d Cycle	Timi	ngs f PE/D 1+p 1+p	or a	Sing PE 2+ 2+ Ban	le Inst /DE d+p d+p		tion PR/D - 1		PF	R/DE - 2+d	
Words Cycles '20 'C25 '20	SXM is 1 PI/E	low.	The PI/ 2- 2-	Cycle Cycle 'DE + d Cycle + nd	e Timi	ngs f PE/D 1+p 1+p ngs f	for a	Sing PE 2+ 2+ Rep 2n+	le Inst //DE d+p eat Ex nd+p		tion PR/D - 1 tion		2	R/DE - 2+d	
Words Cycles '20 '225 '20 '20 '225	SXM is 1 PI/E 1 1 n n	low.	The PI/ 2- 2- 2n- 1+n	Cycle Cycle 'DE + d Cycle + d Cycle + nd	e Timi	ngs f PE/D 1+p 1+p ngs 1 n+p n+p	or a	Sing PE 2+ 2+ 2+ 2n+ 1+n-	le Inst /DE d+p d+p eat Ex nd+p +nd+p		tion PR/D - 1 tion - n		PF 2 1+	R/DE 	
Words Cycles '20 'C25 '20 'C25 Example	SXM is 1 PI/E 1 I I N SUB or SUB N	Data Data Memori 1104	The PI/ 2- 2- 1+n 0 ; ; B fy [ X]	Cycle /DE +d +d Cycle +nd (DP If c efore	Timit Ti	ngs f PE/D 1+p 1+p n+p n+p n+p 11h	for a for a auxi	Sing PE 2+ 2+ 2+ 2+ 1+n-	le Inst /DE d+p d+p eat Ex nd+p +nd+p 	gis y	tion PR/D - 1 tion - n ter After	cont	PF 2 1+ ructio 11h	R/DE 	.04.

		:	Sub	tra	ct	fror	n A	CCL	Imi	Ilat	or					
SUBB			wit	h E	Sori	<u>'ow</u>	<u>(</u> T	MS	320	)C2	5)				SU	BB
Curtou																. *
Direct: Indirect:	[< a [< a	abel> abel>	·] SI ·] SI	JBB JBB	<dr {inc</dr 	na>  }[,<	next	ARP	>]							
Operands	0 ≤ 0 ≤	dma next	i ≤ 1 t ARF	27 '≤ 7	,											
Execution	(PC (AC	) + ^ C) -	1 → (dma	PC a) - (	( <del>෭</del> ) -	→ AC	с									
	Affe	cts C	C and	OV;	affe	cted b	oy O'	VM.								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	0	1	1	1	1	0		Da	ta Me	mory	Addr	ess	
Indirect:	0	1	0	0	1	1	1	1	1			See S	Sectio	n 4.1		
Description	The carry in th	cont y bit ne nc	tents are s ormal	of th ubtra man	ne ac acted ner (	Idress from see S	sed o the Sectio	data accu on 3.	mem ımula 5.2).	ory le	ocati The d	on ai carry	nd th bit is	ie val s thei	ue o n affe	f the ected
Words	1						1									

### Cycles

			Cycle 7	uction							
		PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE				
	′C25	1	2+d	1+p	2+d+p	1	2+d				
			Cycle	Timings for a	a Repeat Exe	cution					
	′C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd				
Example		SUBB DA' or SUBB *	I5 ;(DP ;If c ;cont	= 8) current au ains 1029	xiliary re •	ry register					
			Before	Instruction		After Ins	struction				
		Data Memo 1029	pry	6h	Data Memory 1029		6h				
		ACC	: 0	6h	ACC	0 OFFFF	FFFFh				

С

In the above example, C is originally zeroed, presumably from the result of a previous subtract instruction that performed a borrow. The effective operation performed was 6 - 6 -  $(\overline{0})$  = -1, generating another borrow (and resetting carry again) in the process.

С

The SUBB instruction can be used in performing multiple-precision arithmetic.

Syntax																
Direct: Indirect:	[ <la [<la< td=""><td>ibel&gt; ibel&gt;</td><td>·] SI ·] SI</td><td>JBC JBC</td><td><dr {inc</dr </td><td>na&gt; <b>!</b>}[,&lt;ı</td><td>next</td><td>ARP</td><td>&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></la<></la 	ibel> ibel>	·] SI ·] SI	JBC JBC	<dr {inc</dr 	na> <b>!</b> }[,<ı	next	ARP	>]							
Operands	0 ≤ 0 ≤	dma next	i ≤ 1 ARF	27 '≤ 7	•											
Execution	(PC (AC	) + ´ C) -	l → [(dn	PC 1a) x	2 <sup>15</sup>	] → /	4LU	outp	ut							
	lf Al Th Els	LU o en ( <i>i</i> e (A	utpu ALU CC)	t≥ 0 outpo x2 -	): ut) x + AC	2 + C.	1 →	АСС	;							
	Affe Affe Not	cts C cts C affec	OV. C (TN cted I	1S32 by O'	0C2 √M (	5). (no sa	atura	tion)	;is a	ffecte	ed by	SXI	И.			
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	0	0	1	1	1	0		Dat	ta Me	mory	Addr	ess	
Indirect:	0	1	0	0	0	1	1	1	1			See S	ectio	n 4.1		
Description	The	SUB	C ins	struct	tion	perfo	rms c	ondi	itiona	al sub	otract	ion, v	whic	h ma	y be	used

**Description** The SUBC instruction performs conditional subtraction, which may be used for division. The 16-bit dividend is placed in the low accumulator, and the high accumulator is zeroed. The divisor is in data memory. SUBC is executed 16 times for 16-bit division. After completion of the last SUBC, the quotient of the division is in the lower-order 16-bit field of the accumulator, and the remainder is in the high-order 16 bits if the accumulator. SUBC provides the normally expected results for division when both the divisor and dividend are positive. The divisor is affected by the SXM bit. If SXM=1, then the divisor must have a 0 value in the MSB. If SXM=0, then any 16-bit divisor value will produce the expected results. The dividend, which is in the accumulator, must initially be positive (i.e. bit 31 must be 0) and must remain positive following the accumulator shift which occurs during the SUBC operation.

If the 16-bit dividend contains less than 16 significant bits, the dividend may be placed in the accumulator left-shifted by the number of leading non-significant zeroes. The number of executions of SUBC is reduced from 16 by that number. One leading zero is always significant.

Note that SUBC affects OV but is <u>not</u> affected by OVM, and therefore the accumulator does not saturate upon positive or negative overflows when executing this instruction.

Words

1

# SUBC

## Cycles

	Cycle Timings for a Single Instruction													
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
<b>′20</b>	1	2+d	1+p	2+d+p		-								
′C25	1	_2+d	1+p	2+d+p	1	2+d								
		Cycle 7	limings for	a Repeat Exe	cution									
′20	n	2n+nd	n+p	2n+nd+p	-	-								
'C25	n	1+n+nd	n+p	1+n+nd+p	n .	1+n+nd								

## Example

SUBC
or
RPTK
SUBC

RPTK

attoa

15

DAT2 ;(DP = 4)
15
\* ;If current auxiliary register contains 514.



Syntax																
Direct: Indirect:	[ <la [<la< td=""><td>ibel&gt; ibel&gt;</td><td>] SI ] SI</td><td>UBH UBH</td><td><dr {inc</dr </td><td>na&gt; J}[,<i< td=""><td>next</td><td>ARP</td><td>&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></i<></td></la<></la 	ibel> ibel>	] SI ] SI	UBH UBH	<dr {inc</dr 	na> J}[, <i< td=""><td>next</td><td>ARP</td><td>&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></i<>	next	ARP	>]							
Operands	0 ≤ 0 ≤	dma next	≤ 1 ARF	27 °≤7												
Execution	(PC (AC	) + 1 C) -	→ F [(dn	PC na) x	2 <sup>16</sup>	→ A	cc									
	Affe Affe	cts C cts C	)V;a ℃(TN	ffecte 1S32	d by 0C2	, OVN 5).	Λ.									
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	0	0	1	0	0	0		Dat	a Me	mory	Addre	ess	
Indirect:	0	1	0	0 -	0	1	0	0	1			See S	ectio	n 4.1		

**Description** The contents of the addressed data memory location are subtracted from the upper 16 bits of the accumulator. The 16 low-order bits of the accumulator are unaffected. The result is stored in the accumulator. The carry bit C on the TMS320C25 is reset if the result of the subtraction generates a borrow; otherwise, C is unaffected.

The SUBH instruction can be used for performing 32-bit arithmetic.

Words

1

SUBH

\*

or SUBH

Cycles

Г	Cycle Timings for a Single Instruction													
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
′20 [	1	2+d	1+p	2+d+p	-	-								
C25	1	2+d	1+p	2+d+p	1	2+d								
Г		Cycle T	imings for	a Repeat Exec	ution									
′20 [	n	2n+nd	n+p	2n+nd+p	-	-								
C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd								

### Example

DAT33 ; (DP = 6)



**Before Instruction** 

After Instruction



# Subtract from Accumulator SUBK Short Immediate (TMS320C25)

Syntax	[< a	abel>	·] S	UBK	<cc< th=""><th>onstar</th><th>nt&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></cc<>	onstar	nt>									
Operands	0 ≤	con	stant	≤ 2	55											
Execution	(PC (AC	) + ' C) -	1 → I 8-bi	PC t pos	itive	cons	tant	→ A(	сс							
	Affe Not	cts ( affe	C and	l OV: by S	affe XM.	cted I	оу (О'	V <b>M</b> .								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	0	1			8	-Bit C	onsta	int		
Description	The mul valu	8-b ator e is t	it im with treate	medi the r ed as	iate esult an 8	value repla -bit p	is s icing iositi	ubtra the ve ni	acted accu umbe	l, rig mula r, reg	ht-ju tor c jardle	stifie onter ess of	d, fr nts. f the	om 1 The i value	he a mme of S	iccu- diate SXM.

Words

Cycles

Γ	Cycle Timings for a Single Instruction														
Г	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
′C25	1	1	1+p	1+p	1	1 .									
Γ		Cycle <sup>-</sup>	Timings for a	a Repeat Exe	cution										
′C25 [			not rep	eatable											

Example

SUBK 12h

1



# Subtract from Low AccumulatorSUBSwith Sign-Extension Suppressed

Syntax Direct: Indirect:	[ <label>] [<label>]</label></label>	SUBS <dm SUBS {ind}</dm 	a> \[, <next ar<="" th=""><th>P&gt;]</th><th></th><th></th></next>	P>]								
Operands	0 ≤ dma ≤ 0 ≤ next Al	127 RP ≤ 7										
Execution	(PC) + 1 → (ACC) - (d	PC ma) → ACC										
	Affects OV; Affects C (1 Not affected	affected by MS320C25 by SXM.	OVM. ).			<b>、</b>						
Encoding	15 14 13	3 12 11	10 9 8	76	543	2 1 0						
Direct:	0 1 0	0 0	1 0 1	0	Data Memory	Address						
Indirect	0 1 (	) 0 0	1 0 1	1	See Sectio	n 4.1						
Description	on The contents of the addressed data memory location are subtracted from th accumulator with sign-extension suppressed. The data is treated as a 16 bit unsigned number, regardless of SXM. The accumulator behaves as signed number. SUBS produces the same result as a SUB instruction wit SXM = 0 and a shift count of 0.											
Words	1											
Cycles												
-		Cycle	Timings for	a Single Ins	truction	]						
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE						
'20	1	2+d	1+p	2+d+p	-	-						
′C25	1	2+d	1+p	2+d+p	1	2+d						
		Cycle	Timings for	a Repeat Ex	ecution							
·20	n	2n+nd	n+p	2n+nd+p	-	-						
Example	SUBS DA or SUBS *	T2 ;(DP = ;If cu	gister con	tains 2050.								
		Before	Instruction		After Inst	truction						
	Data Memo 205	a pry	0F003h	Data Memor 2050	y OF	003h						
	ACC	Before	Instruction 0F105h	ACC	After Inst	truction 102h						

## SUBT

Syntax																
Direct: Indirect:	[< a [< a	abel> abel>	·] SI ·] SI	JBT JBT	<dn {ind</dn 	na> }[, <r< th=""><th>next</th><th>ARP</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></r<>	next	ARP	>]							
Operands	0 ≤ 0 ≤	dma next	≤ 1 ARF	27 '≤ 7	,											
Execution	(PC (AC	;) + ^ ;C) -	l → F [(dn	PC na) x	2 <sup>T re</sup>	egister	(3-0	)] →	(AC	C)						
	If S Th If S Th	XM = en (a XM = en (a	= 1: dma) = 0: dma)	is sig is no	gn-e ot sig	xtend In-ex	ed. tend	ed.								
	Affe Affe	ects C ects C	)V; at C (TN	ifecte 1S32	ed by 0C2	/ SXN 5).	1 and	NO F	M.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	0	0	1	1	0	0		Dat	ta Me	mory	Addr	ess	
,																
Indirect:	0	1	0	0	0	1	1	0	1			See S	ectio	n 4.1		
Description	The The	data left-	men shift from	nory is de	value finec	e is le I by t	ft-sh he fo	ifted our L	and SBs	subtion of the state	racte e T ro	d froi egiste	m the er, re	e acc sultir	umu ng in	lator. shift

The left-shift is defined by the four LSBs of the T register, resulting in shift options from 0 to 15 bits. The result replaces the accumulator contents. Sign-extension on the data memory value is controlled by the SXM status bit.

#### Words

1

## Cycles

	Cycle Timings for a Single Instruction														
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
'20	1	2+d	1+p	2+d+p	-	-									
′C25	1	2+d	1+p	2+d+p	1	2+d									
		Cycle <sup>-</sup>	Timings for	a Repeat Exe	cution										
′20	n	2n+nd	n+p	2n+nd+p	<u> </u>	-									
′C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd									

SUBT

# Subtract from AccumulatorSUBTwith Shift Specified by T Register

SUBT

Example SUBT DAT or SUBT \*

DAT127; (DP = 4)

\* ;If current auxiliary register contains 639.



Syntax	[ <la< th=""><th>ibel&gt;</th><th>] SX</th><th>KF</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></la<>	ibel>	] SX	KF												
Operands	Non	е	,													
Execution	(PC 1 → Affe	) + 1 exte cts X	I → F rnal I (F.	PC flag (	XF)	pin a	nd s	tatus	bit							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	1

**Description** The XF pin and the XF status bit in status register ST1 are set to logic 1. XF may also be loaded by the LST1 and RXF instructions.

Words

1

SXF

Cycles

	Cycle Timings for a Single Instruction														
	PI/DI	PI/DE PE/DI PE/DE PR/DI PI													
'20	1	1	1+p	1+p	-	-									
′C25	1	1 .	1+p	1+p	1	1									
		Cycle 7	limings for a	a Repeat Exe	cution	х.									
'20	<b>n</b>	n	n+p	n+p		-									
′C25	. n	n	n+p	n+p	n	n									

Example

;The XF pin and status bit are set to logic 1.

<i>Syntax</i> Direct:	[< a	abel>	וד ן	3LR	<dn< th=""><th>na&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></dn<>	na>										
Indirect:	[< a	abel>	<u>ј</u> ті	BLR	{ind	}[, <i< th=""><th>next /</th><th>ARP:</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></i<>	next /	ARP:	>]							
Operands	0 ≤ 0 ≤	dma next	≤ 1 ARF	27 ?≤7	7											
Execution	тм	S320	<b>20</b> :													
	(PC (AC	;) + 1 :C(15	→ 1 -0))	TOS → P	C											
	lf (r Th M (F (r	If (repeat counter) $\neq$ 0: Then (pma) $\rightarrow$ dma, Modify AR(ARP) and ARP as specified, (PC) + 1 $\rightarrow$ PC, (repeat counter) - 1 $\rightarrow$ repeat counter.														
	Els M (TO	se (pr lodify S) →	na) AR PC	→ dn (ARF	na P) an	d AR	P as	spec	ified							
	тм	S320	C25	:												
	$(PC) + 1 \rightarrow PC$ $(PFC) \rightarrow MCS$ $(ACC(15-0)) \rightarrow PFC$															
	lf (r Th M (F (r	epeat en (p lodify PFC) epeat	cou ma, AR + 1 cou	nter) addr (ARF → PI nter)	) ≠ C esse ) an =C, - 1	): d by d AR → re∣	PFC) P as	→ d spec coun	ma, ified, ter.	,						
	Els M (MC	se (pr lodify CS) →	na, a AR PF	ddre (ARF C	ssed ?) an	by P d AR	FC) P as	→ dn spec	na ified.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
Direct:	0	1	0	1	1	0	. 0	0	0		Dat	ta Me	mory	Addr	ess	
Indirect:	0	1	0	1	1	0	0	0	1			See S	Sectio	n 4.1		
Description	The	TRU	? ind	truct		tranet	fore a	wor	d fro	ma	locat	ion i	n nro	naran	n me	'n

Ine IBLR instruction transfers a word from a location in program memory to a data memory location specified by the instruction. The program memory address is defined by the low-order 16 bits of the accumulator. For this operation, a read from program memory is performed, followed by a write to data memory. When in the repeat mode, TBLR effectively becomes a single-cycle instruction, and the program counter that contains the ACCL is incremented once each cycle.

On the TMS32020, the contents of the lowest stack location are lost when using the TBLR instruction.

If the MP/ $\overline{MC}$  pin on the TMS320C25 is low at the time of execution of this instruction and the program memory address used is less than 4096, an on-chip ROM location will be read.

# TBLR

Words

1

## Cycles

	Cycle Timings for a Single Instruction												
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
′20	Table in int 3	ernal program n 3+d	nemory: 3+p	3+d+p	_	_							
	Table in ex 3+p	ternal program i 4+d+p	memory: 3+2p	4+d+2p	_	-							
′C25	Table in on 2	-chip RAM: 2+d	3+p	3+d+p	3	3+d							
	Table in on 3	-chip ROM: 3+d	4+p	4+d+p	4	4+d							
	Table in ex 3+p	ternal memory: 3+d+p	4+2p	4+d+2p	4+p	4+d+p							
		Cycle T	imings for	a Repeat Exec	ution								
'20	Table in int 2+n	ernal program r 2+n+nd	nemory: 2+n+p	2+n+nd+p	-	-							
	Table in ex 2+n+np	ternal program i 2+2n+nd +np	memory: 2+n+np +p	2+2n+nd+np +p	-	-							
'C25	Table in on 1+n	-chip RAM: 1+n+nd	2+n+p	2+n+nd+p	2+n	2+n+nd							
	Table in on 2+n	-chip ROM: 2+n+nd	3+n+p	3+n+nd+p	3+n	3+n+nd							
	Table in ex 2+n+np	ternal memory: 1+2n+nd+np	3+n+np +p	2+2n+nd+np +p	3+n+np	2+2n+nd +np							

#### Example

TBLR DATE ; (DP = 4)

or TBLR

R \* ;If current auxiliary register contains 518.



Syntax																
Direct: Indirect:	[ <la [<la< td=""><td>bel&gt; bel&gt;</td><td>] TE ] TE</td><td>BLW BLW</td><td><dr {inc</dr </td><td>na&gt; 1}[,&lt;</td><td>next</td><td>ARP</td><td>&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></la<></la 	bel> bel>	] TE ] TE	BLW BLW	<dr {inc</dr 	na> 1}[,<	next	ARP	>]							
Operands	0 ≤ 0 ≤	dma next	≤ 1 ARF	27 '≤7	7											
Execution	тм	S320	<b>)20</b> :													
	(PC (AC	) + 1 C(15	→ T 5-0))	OS → P	°C											
	lf (re The M (P (re	epeat en (c odify 'C) + epeat	t cou Ima) ⁄ AR( · 1 → t cou	nter) → p (ARF PC, nter)	) ≠ C ma, ?) an	): d AR → reț	P as	spec coun	ified, ter.							
	Els M (TO	e (dı odify S) →	na) / AR( PC	→ pn (ARF	na P) an	d AR	P as	spec	ified.							
	тм	S320	C25	:												
	(PC) (PF) (AC)	) + 1 C) → C(15	→ F MC 5-0))	PC S → P	FC											
	lf (re The M (P (re	epeat en dr odify FC) epeat	t cou ma → ⁄ AR( + 1 t cou	nter) (pn (ARF → PI nter)	i ≠ C na, ao ?) an FC, i - 1	): ddres d AR → rep	sed b P as peat o	y PF spec coun	C), ified, ter.							
	Els M (MC	e dm odify S) -	ia → ⁄ AR( → PF(	(pm (ARF C	a, ad ?) an	dress d AR	ed by P as	/ PF( spec	C), ified.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	(
Direct:	0	1	0	1	1	0	0	1	0		Dat	a Me	mory	Addre	ess	
Indirect:	0	1	0	1	1	0	0	1	1			See S	ectio	n 4.1		

**Description** The TBLW instruction transfers a word in data memory to program memory. The data memory address is specified by the instruction, and the program memory address is specified by the lower 16 bits of the accumulator. A read from data memory is followed by a write to program memory to complete the instruction. When in the repeat mode, TBLW effectively becomes a single-cycle instruction, and the program counter that contains the ACCL is incremented once each cycle.

On the TMS32020, the contents of the lowest stack location are lost when using the TBLW instruction.

If the MP/ $\overline{MC}$  pin on the TMS320C25 is low at the time of execution of this instruction and the program memory address used is less than 4096, an on-chip ROM location will be addressed but not written to.

# **Table Write**

# TBLW

Words

1

## Cycles

		Cycle T	imings for	a Single Instru	uction						
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE					
′20	Table in inte 3	ernal program r 3+d	nemory: 3+p	3+d+p	_	_					
	Table in ext 3+p	ernal program 4+d+p	memory: 3+2p	4+d+2p	-	-					
′C25	Table in on∙ 2	-chip RAM: 3+d	3+p	4+d+p	3	4+d					
	Table in on-chip ROM: not applicable										
	Table in ext 2+p	ernal memory: 3+d+p	3+2p	4+d+2p	3+p	4+d+p					
		Cycle T	imings for	a Repeat Exec	ution						
′20	Table in inte 2+n	ernal program r 2+n+nd	nemory: 2+n+p	2+n+nd+p	-	-					
	Table in ext 2+n+np	ernal program 2+2n+nd +np	memory: 2+n+np +p	2+2n+nd+np +p	-	-					
′C25	Table in on 1+n	-chip RAM: 2+n+nd	2+n+p	3+n+nd+p	2+n	3+n+nd					
	Table in on-	-chip ROM:	not ap	oplicable							
	Table in ext 1+n+np	ernal memory: 1+2n+nd+np	2+n+np +p	2+2n+nd+np +p	2+n+np	2+2n+nd +np					

#### Example

or

TBLW DAT5 ; (DP = 32)

TBLW \* ; If current auxiliary register contains 4101.



Syntax	[< a	abel>	•] TI	RAP												
Operands	Nor	ne														
Execution	(PC 30 · Not	:) + ^ → PC affed	l -→ s : cted	stack bv IN	ITM:	does	not	affec	t INT	ГМ.						
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
•	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	0
Description	The	TRA	P in	struc	tion	is a s	oftw	are ir	terru	ipt th	at tra	ansfe	rs pr	ogra	n co	ntrol

**Scription** The TRAP instruction is a software interrupt that transfers program control to program memory location 30 and pushes the program counter plus one onto the hardware stack. The instruction at location 30 may contain a branch instruction to transfer control to the TRAP routine. Putting PC + 1 onto the stack enables an RET instruction to pop the return PC (points to instruction after the TRAP) from the stack.

Words

1

TRAP

Cycles

		Cycle	Fimings for a	a Single Inst	ruction						
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE					
'20	2	2	2+p	2+p	-	-					
′C25	Destination on-chip RAM: 2 2 2 2+p 2+p 2 2										
	Destination on-chip ROM: 3 $3$ $3+p$ $3+p$ $3$										
	Destination 3+p	external mem 3+p	ory: 3+2p	3+2p	3+p	3+p					
	Cycle Timings for a Repeat Execution										
′20		not rep	eatable		-	-					
′C25			not rep	eatable							

Example

;Control is passed to program memory ;location 30. PC + 1 is pushed onto ;the stack.

# **Exclusive-OR with Accumulator**

<i>Syntax</i> Direct: Indirect:	[ <label>] [<label>]</label></label>	XOR <dma XOR {ind}[</dma 	> , <next arp:<="" th=""><th>&gt;]</th><th></th><th></th><th></th><th></th></next>	>]									
Operands	0 ≤ dma ≤ 0 ≤ next A	; 127 .RP ≤ 7											
Execution	(PC) + 1 - (ACC(15-0) (ACC(31-1) Not affecte	PC) + 1 → PC ACC(15-0)).XOR.dma → ACC(15-0) ACC(31-16)) → ACC(31-16) ot affected by SXM.											
Encodina	15 14 1	3 12 11	10 9 8	7	6	54	3 2 1	0					
Direct.		0 0 1	1 0 0	$\frac{i}{10}$		Data Mem	orv Address						
Dirott					L								
Indirect:	0 1	0 1 0 0 1 1 0 0 1 See Section 4.1											
<b>Description</b> The low half of the accumulator is exclusive-ORed with the contents of the addressed data memory location. The upper half of the accumulator is not affected by this instruction.													
Words	1												
• •													
Cycles	r												
Cycles		Cycle	Timings for	a Sing	jie insti	uction							
Cycles	PI/DI	Cycle PI/DE	Timings for PE/DI	a Sing	jle Insti /DE	ruction PR/D	I PR/I	DE					
'20 '225	PI/DI 1	Cycle PI/DE 2+d	Timings for PE/DI 1+p	a Sing PE 2+	Jle Insti DE d+p	ruction PR/D	I PR/I - 2+	DE					
'20 'C25	PI/DI 1 1	Cycle PI/DE 2+d 2+d Cycle	Timings for PE/DI 1+p 1+p Timings for	a Sing PE 2+ 2+ a Rep	jle Instr /DE ·d+p ·d+p eat Exe	ruction PR/D - 1 cution	I PR/I - 2+0	DE					
'20 '20 'C25 '20	PI/DI 1 1	Cycle PI/DE 2+d 2+d Cycle 2n+nd	Timings for PE/DI 1+p 1+p Timings for n+p	a Sing PE 2+ 2+ a Rep 2n+	gle Instr /DE -d+p -d+p eat Exe -nd+p	PR/D PR/D - 1 cution -	I PR/I - 2+	DE					
'20 'C25 '20 'C25	PI/DI 1 1 	Cycle PI/DE 2+d 2+d Cycle 2n+nd 1+n+nd	Timings for PE/DI 1+p Timings for n+p n+p	a Sing PE 2+ 2+ a Rep 2n+ 1+n	gle Instr /DE -d+p -d+p eat Exe -nd+p +nd+p	ruction PR/DI - 1 cution - n	I PR/I - 2+ - 1+n+	DE d nd					
'20 'C25 '20 'C25 <b>Example</b>	PI/DI 1 1 n n XOR DAT or XOR *	Cycle           PI/DE           2+d           2+d           Cycle           2n+nd           1+n+nd           5127           ; [f]           ; con	Timings for PE/DI 1+p Timings for n+p n+p P = 511) current a ntains 655	a Sing PE 2+ 2+ 2+ 2+ 1+n 35.	Je Instr /DE d+p d+p eat Exe nd+p +nd+p	ruction PR/D - 1 cution - n	I PR/I - 2+0 - 1+n+	DE					
'20 'C25 '20 'C25 <b>Example</b>	PI/DI 1 1 n n XOR DAT or XOR *	Cycle           PI/DE           2+d           2+d           Cycle           2n+nd           1+n+nd           F127           ; If           ; cos           Before	Timings for PE/DI 1+p Timings for n+p P = 511) current a ntains 655 Instruction	a Sing PE 2+ 2+ 2+ a Rep 2n+ 1+n 35.	Jle Instr /DE /d+p eat Exe rnd+p +nd+p	PR/D - 1 cution - n egister	I PR/I - 2+0 - 1+n+	DE					
'20 'C25 '20 'C25 <b>Example</b>	PI/DI 1 1 n n XOR DAT or XOR * Dat Mem 655	Cycle PI/DE 2+d 2+d Cycle 2n+nd 1+n+nd 1127 ; (D2 ; If ; co: Before ta ory 35	Timings for PE/DI 1+p Timings for n+p P = 511) current a ntains 655 Instruction OFOFOh	a Sing PE 2+ 2+ 2+ a Rep 2n+ 1+n 35.	Jle Instr /DE /d+p eat Exe nd+p +nd+p iary r Data Aemory 65535	PR/D	I PR/I - 2+i - 1+n+	DE					

# **XOR Immediate with Accumulator with Shift**

Syntax	[< a	<label>] XORK <constant>[,<shift>]</shift></constant></label>														
Operands	16-I 0 ≤	bit co shift	onsta t ≤ 1	nt 5 (de	efaul	ts to	0)									
Execution	(PC (AC (AC Not	$(PC) + 2 \rightarrow PC$ (ACC(30-0)).XOR.[constant x 2 <sup>shift</sup> ] → ACC(30-0) (ACC(31)) → ACC(31) Not affected by SXM.														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	1	Shift 0 0							Ò	0	1	1	0
	16-Bit Constant															
	L															

**Description** The left-shifted 16-bit immediate constant is exclusive-ORed with the accumulator, leaving the result in the accumulator. Low-order bits below and high-order bits above the shifted value are treated as zeroes, thus not affecting the corresponding bits of the accumulator. Note that the MSB, most-significant bit, of the accumulator is not affected, regardless of the shift code value.

## Words

2

Cycles

		Cycle Timings for a Single Instruction											
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
′20	2	2 2+2p 2+2p											
′C25	2	2	2+2p	2+2p	2	2							
		Cycle Timings for a Repeat Execution											
′20		not rep		-	-								
′C25	not repeatable												

#### Example

XORK OFFFFh,8


Syntax	[ <la< th=""><th>ibel&gt;</th><th>] Z/</th><th>٩C</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></la<>	ibel>	] Z/	٩C												
Operands	Non	е														
Execution	$(PC) + 1 \rightarrow PC$ $0 \rightarrow ACC$															
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0

**Description** The contents of the accumulator are replaced with zero. The ZAC instruction has been implemented as a special case of LACK. (ZAC assembles as LACK 0.)

Words

Cycles

[	Cycle Timings for a Single Instruction													
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
′20 [	1	1	1+p	-	-									
′C25 [	1	1	1+p	1+p	1	1								
	Cycle Timings for a Repeat Execution													
′20 [		not rep	eatable		-	-								
′C25 [	not repeatable													

Example

ZAC

1

ACC X 0A5A5A5A5h ACC X 0A5A5A5A5h C C

# ZALH

Svntax															
Direct: Indirect:	[ <label> [<label></label></label>	] ZA ] ZA	LH	<dm {ind}</dm 	a>  [, <r< th=""><th>ext A</th><th>RP:</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></r<>	ext A	RP:	>]							
Operands	$0 \le dma$ $0 \le next$	≤ 12 ARP	27 ≤ 7												
Execution	(PC) + 1 0 → ACC (dma) →	→ P (15-0 ACC	C 0) :(31-	16)											
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0 1	0	0	0	0	0	0	0		Data	Men	nory	Addre	SS	
	L											·····			
Indirect:	0 1	0	0	0	0	0	0	1		S	iee Se	ection	n 4.1		
Description	ZALH loa tor. The l	ids a ow-o	data order	bits	nory of th	value e acc	into umu	the lator	high-c are ze	ordei roed	r half I.	foft	the ad	ccum	ula
	ZALHISI	usetu	ITOr	32-0	oit ari	tnme	tic c	pera	tions.						
Words	1														
Cycles	<b></b>				Timi			Sing	lo Inst						
								PF					PF		
<i>'2</i> 0	1	-+	2+	-d	+-	1+n	$\rightarrow$	2+	d+n	<u> </u>	-			-	-
20 7C25	1		2+	-d	+	1+p		2+	d+p		1		2	2+d	
			0	Cycle	Timi	ngs f	or a	Rep	eat Exe	ecuti	ion				
<b>'20</b>	n		2n+	nd	T	n+p	Í	2n+	nd+p		_			-	
'C25	n		1+n	+nd		n+p		1+n-	+nd+p		n		1+	n+nd	
Example	ZALH Or ZALH	DAT3 *		;(DP ;If ;con	= 3 curr tain	2) ent is 40	aux 199.	ilia	ary re	egis	ster				
			B	efore	Insti	ructio	n				After	Inst	tructi	on	
	Data Memory 3F01h Data 4099 4099									3	F01h				
	А	сс	X C	7	77FF	FFh	]		ACC	X [ c	3F	010	000h		

# Zero Low Accumulator, Load High ZALR Accumulator with Rounding (TMS320C25) ZALR

$\leq$ dma $\leq$ $\leq$ next AF PC) + 1 $\rightarrow$ 000h $\rightarrow$ AC dma) $\rightarrow$ AC 5 14 13	127 PP ≤ 7 PC CC(15- CC(31-	0)								
PC) + 1 → 000h → A( dma) → A( 5 14 13	PC CC(15- CC(31-	0)								
5 14 13		16)								
	12	11 10	) 9	8	7	65	5 4	32	1	0
0 1 1 1 1 0 1 1 0 Data Memory Address										
								,		
0 1 1	1	1 C	) 1.	1	1		See Sec	ction 4.1		
he ZALR in f the accun w bits (bi ccumulator ALR is a de	nstructi nulator ts 0-14 is set 1 erivative	on load with rc 1) of th to one. e instru	ds a da bunding e accu ction f	ata m g the umula	ZALI	ry value e by ad are set	e into the ding 1/2 to zero a	e high- LSB; i and bit	order .e., th 15 of	hall e 15 the
	C	ycle Ti	nings	for a	Sing	le Instr	uction			_
	PI/L		PE/D	<u>"</u>	2±					_
I	2+		minas	for a	Ren	eat Fre			2+0	-
n	1+n+	+nd	n+p		1+n-	+nd+p	n	1	+n+nd	_
ALR DA' r ALR * Data Memo	Γ3 ; ; Βε	(DP = If cu conta efore In	32) rrent ins 4 structio	aux 099. on	cilia	nry re Data	gister After	Instruc	tion	
	D 1 1 ne ZALR in the accun w bits (bi ccumulator ALR is a do PI/DI 1 n ALR DA ALR *	D 1 1 1 ne ZALR instruction the accumulator w bits (bits 0-14 cumulator is set in ALR is a derivative PI/DI PI/I 1 2+ C n 1+n- ALR DAT3 ; ALR * ; Be Data	D       1       1       1       1       0         De       ZALR instruction load       the accumulator with rowith rowith rowith rowith rowits (bits 0-14) of the cumulator is set to one.         We bits (bits 0-14) of the cumulator is set to one.         ALR is a derivative instruction         ALR is a derivative instruction         PI/DI       PI/DE         1       2+d         Cycle Time         1       2+d         Example       Cycle Time         ALR       DAT3       ; (DP =         ALR       ; If cume       ; cont and the contain         Before Image       Data	D       1       1       1       0       1         ne ZALR instruction loads a diate       inthe accumulator with rounding       inthe accumulator with rounding         w bits (bits 0-14) of the accumulator is set to one.       0       1       0       1         ALR is a derivative instruction for the accumulator is set to one.       0       1       0       1         ALR is a derivative instruction for the accumulator is set to one.       0       1       0       1         PI/DI       PI/DE       PE/D       1       2+d       1+p         Cycle Timings       n       1+n+nd       n+p         ALR       DAT3       ; (DP = 32)       3         ALR       * ; If current       ; contains 4         Before Instruction       0       0       0	D       1       1       1       0       1       1         ne       ZALR instruction loads a data mean frequencies of the accumulator with rounding the weits (bits 0-14) of the accumulator is set to one.         weits       (bits 0-14) of the accumulator is set to one.         ALR is a derivative instruction from         Cycle Timings for a         PI/DI       PI/DE         1       2+d         1       1         ALR       1         ALR       ; (DP = 32)         ALR       ; If current aux         ; contains 4099.         Before Instruction         Data	D1111111Image: D111111111Image: DImage: D <td>D       1</td> <td>D       1       1       1       0       1       1       1       See Sec         The ZALR instruction loads a data memory value into the the accumulator with rounding the value by adding 1/2 white (bits 0-14) of the accumulator are set to zero a cumulator is set to one.         ALR is a derivative instruction from ZALH.         Cycle Timings for a Single Instruction         PI/DI       PI/DE       PE/DI       PE/DE       PR/DI         1       2+d       1+p       2+d+p       1         Cycle Timings for a Repeat Execution         n       1+n+nd       n+p       1+n+nd+p       n         ALR       DAT3       ; (DP = 32)       3       3         ALR       *       ; If current auxiliary register ; contains 4099.       Before Instruction       After         Data       Data       Data       Data       Data       Data</td> <td>D       1</td> <td>D       1       1       1       0       1       1       1       See Section 4.1         De ZALR instruction loads a data memory value into the high-order the accumulator with rounding the value by adding 1/2 LSB; i.e., the w bits (bits 0-14) of the accumulator are set to zero and bit 15 of ccumulator is set to one.         ALR is a derivative instruction from ZALH.         Cycle Timings for a Single Instruction         PI/DI       PI/DE       PE/DI       PE/DE       PR/DI       PR/DE         1       2+d       1+p       2+d+p       1       2+d         Cycle Timings for a Repeat Execution         n       1+n+nd       n+p       1+n+nd+p       n       1+n+nd         ALR       DAT3       ; (DP = 32)       3       3       3       3         Before Instruction       After Instruction       After Instruction       After Instruction</td>	D       1	D       1       1       1       0       1       1       1       See Sec         The ZALR instruction loads a data memory value into the the accumulator with rounding the value by adding 1/2 white (bits 0-14) of the accumulator are set to zero a cumulator is set to one.         ALR is a derivative instruction from ZALH.         Cycle Timings for a Single Instruction         PI/DI       PI/DE       PE/DI       PE/DE       PR/DI         1       2+d       1+p       2+d+p       1         Cycle Timings for a Repeat Execution         n       1+n+nd       n+p       1+n+nd+p       n         ALR       DAT3       ; (DP = 32)       3       3         ALR       *       ; If current auxiliary register ; contains 4099.       Before Instruction       After         Data       Data       Data       Data       Data       Data	D       1	D       1       1       1       0       1       1       1       See Section 4.1         De ZALR instruction loads a data memory value into the high-order the accumulator with rounding the value by adding 1/2 LSB; i.e., the w bits (bits 0-14) of the accumulator are set to zero and bit 15 of ccumulator is set to one.         ALR is a derivative instruction from ZALH.         Cycle Timings for a Single Instruction         PI/DI       PI/DE       PE/DI       PE/DE       PR/DI       PR/DE         1       2+d       1+p       2+d+p       1       2+d         Cycle Timings for a Repeat Execution         n       1+n+nd       n+p       1+n+nd+p       n       1+n+nd         ALR       DAT3       ; (DP = 32)       3       3       3       3         Before Instruction       After Instruction       After Instruction       After Instruction

# Zero Accumulator, Load Low Accumulator ZALS with Sign-Extension Suppressed

Syntax																
Direct: Indirect:	[ <la [<la< td=""><td>ibel&gt; ibel&gt;</td><td>·] Z/ ·] Z/</td><td>ALS ALS</td><td><dr {ind</dr </td><td>na&gt; }[,<n< td=""><td>ext /</td><td>٩RP</td><td>&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></n<></td></la<></la 	ibel> ibel>	·] Z/ ·] Z/	ALS ALS	<dr {ind</dr 	na> }[, <n< td=""><td>ext /</td><td>٩RP</td><td>&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></n<>	ext /	٩RP	>]							
Operands	0 ≤ 0 ≤	dma next	i≤1 tARI	27 P ≤ 7	,											
Execution	(PC 0 → (dm	) + ^ ACC a) →	1 → I C(31 • AC(	PC -16) C(15	-0)											
	Not	affeo	cted	by SX	KM.											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	0	0	0	0	1	0		Da	ta Me	mory	Addr	ess	
	r									1						
Indirect:	0	1	0	0	0	0	0	1	1			See S	ectio	n 4.1		
Description	The	cont	ents	of th	e ad	dress	ed da	ata m	nemo	ry loo	atio	n are	load	ed in	to th	e 16

low-order bits of the accumulator. The upper half of the accumulator is zeroed. The data is treated as a 16-bit unsigned number rather than a two's-complement number. Therefore, there is no sign-extension with this instruction, regardless of the state of SXM. (ZALS behaves the same as a LAC instruction with no shift and SXM = 0.)

ZALS is useful for 32-bit arithmetic operations.

## Words

1

or ZALS

Cycles

		Cycle Timings for a Single Instruction													
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
<b>′20</b>	1	2+d	1+p	2+d+p	-	-									
′C25	1	2+d	1+p	2+d+p	1	2+d									
		Cycle -	Timings for	a Repeat Exe	cution										
′ <b>2</b> 0	n	2n+nd	n+p	2n+nd+p		-									
′C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd									

## Example

ZALS DAT1 ; (DP = 6)

\* ;If current auxiliary register contains 769.



#### After Instruction



# **Software Applications**

The TMS320C2x microprocessor/microcomputer design emphasizes overall speed, communication, and flexibility. Many instructions are tailored to digital signal processing tasks, providing single-cycle multiply/accumulates, adaptive filtering support, and many other features. General-purpose instructions support floating-point, extended-precision, logical processing, and control applications.

This section provides explanations of how to use the various TMS320C2x processor and instruction set features along with assembly language coding examples. More information about specific applications can be found in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

Major topics discussed in this section are listed below.

- Processor Initialization (Section 5.1 on page 5-3)
- Program Control (Section 5.2 on page 5-8) Subroutines Software stack Timer operation Single-instruction loops Computed GOTOs
- Interrupt Service Routines (Section 5.3 on page 5-17) Context switching Interrupt priority
- Memory Management (Section 5.4 on page 5-24) Block moves Configuring on-chip RAM Using on-chip RAM for program execution
- Fundamental Logical and Arithmetic Operations (Section 5.5 on page 5-32)

Status register effects Bit manipulation  Advanced Arithmetic Operations (Section 5.6 on page 5-35) Overflow management Scaling Moving data Multiplication Division Floating-point arithmetic Indexed addressing Extended-precision arithmetic

 Application-Oriented Operations (Section 5.7 on page 5-61) Companding Filtering Fast Fourier Transforms (FFT) PID control.

## Note:

Throughout this document, "TMS320C25" refers to the TMS320C25, TMS320C25-50, and TMS320E25 unless stated otherwise. Where applicable, "ROM" includes the on-chip EPROM of the TMS320E25.

## 5.1 Processor Initialization

Prior to the execution of a digital signal processing algorithm, it is necessary to initialize the processor. Generally, initialization takes place anytime the processor is reset.

When reset is activated by applying a low level to the  $\overline{RS}$  (reset) input for at least three cycles, the TMS320C2x terminates execution and forces the program counter (PC) to zero. Program memory location 0 normally contains a B (branch) instruction in order to direct program execution to the system initialization routine. The hardware reset also initializes various registers and status bits.

After reset, the processor should be initialized to meet the requirements of the system. Instructions should be executed that set up operational modes, memory pointers, interrupts, and the remaining functions necessary to meet system requirements.

To configure the processor after reset, the following internal functions should be initialized:

- Memory-mapped registers
- Interrupt structure
- Mode control (OVM, SXM, FO, TXM, PM; plus HM and FSM on TMS320C25)
- Memory control (CNF)
- Auxiliary registers and the auxiliary register pointer (ARP)
- Data memory page pointer (DP)

The OVM (overflow mode), TC (test/control flag), and IMR (interrupt mask register) bits are not initialized by reset. The auxiliary register pointer (ARP), auxiliary register pointer buffer (ARB), and data memory page pointer (DP) are also not initialized by reset.

Example 5-1 and Example 5-2 show coding for initializing the TMS32020 and TMS320C25, respectively, to the following machine state, in addition to the initialization performed during the hardware reset:

- All interrupts enabled
- Overflow mode (OVM) disabled
- Data memory page pointer (DP) set to zero
- Auxiliary register pointer (ARP) set to four (TMS32020) or seven (TMS320C25)
- Internal memory filled with zero

## Example 5-1. Processor Initialization (TMS32020)

```
.title
                'PROCESSOR INITIALIZATION'
                RESET, INTO, INT1, INT2
        .def
                TINT, RINT, XINT, USER
        .def
                ISRO, ISR1, ISR2
        .ref
                TIME, RCV, XMT, PROC
        .ref
*
* PROCESSOR INITIALIZATION FOR THE TMS32020.
* RESET AND INTERRUPT VECTOR SPECIFICATION.
* BRANCHES FOR EXTERNAL AND INTERNAL INTERRUPTS.
        .sect
                "vectors"
                INIT
                        ; RS- BEGINS PROCESSING HERE.
RESET
       в
                        ; INTO- BEGINS PROCESSING HERE.
; INTI- BEGINS PROCESSING HERE.
INTO
       В
                ISR0
INT1
       в
                ISR1
                        ; INT2- BEGINS PROCESSING HERE.
INT2
       R
                ISR2
                (18h-($-RESET))*16
        .space
TINT
       R
                TIME
                        ; TIMER INTERRUPT PROCESSING.
RINT
       в
                RCV
                        ; SERIAL PORT RECEIVE PROCESSING.
XINT
                XMT
                        ; SERIAL PORT TRANSMIT PROCESSING.
       R
*
USER
                PROC
                        ; TRAP VECTOR PROCESSING BEGINS.
       R
*
* THE BRANCH INSTRUCTION AT PROGRAM MEMORY LOCATION 0 DIRECTS
* EXECUTION TO BEGIN HERE FOR RESET PROCESSING THAT INITIAL-
  IZES THE PROCESSOR. WHEN RESET IS APPLIED, THE FOLLOWING CONDITIONS ARE ESTABLISHED FOR THE STATUS AND OTHER
*
*
*
  INTERNAL REGISTERS:
*
          ARP
                 OV
                       OVM
                             1
                                INTM
                                            DP
*
  STO:
                             1
          XXX
                  0
                        Х
                                   1
                                        XXXXXXXXX
*
*
                       TC
          ARB
                 CNF
                            SXM
                                  11111
                                          XF
                                              FO
                                                   TXM
                                                         PM
*
  ST1:
                                  11111
          XXX
                  0
                        Х
                             Х
                                           1
                                               0
                                                    0
                                                         XX
*
  REGISTER
               ADDRESS
                                   DATA
*
    DRR
                0000h
                          XXXX XXXX XXXX XXXX
*
                0001h
                          XXXX XXXX XXXX XXXX
    DXR
*
    TIM
                0002h
                           1111. 1111 1111 1111
*
                          XXXX XXXX XXXX XXXX
    PRD
                0003h
*
    IMR
                0004h
                          1111 1111 11XX XXXX
*
                           1111 1111 0000 0000
                0005h
    GREG
*
           RESERVED
                        XINT
                                RINT
                                         TINT
                                                 INT2
                                                         INT1
                                                                 INTO
*
  IMR:
          1111111111
                          х
                                   х
                                           х
                                                   х
                                                           х
                                                                    х
```

IN:	IT	.text ROVM LDPK LARP LACK SACL LALK SACL SSXM SPM	0 4 3Fh 4 0FFFFh 3 0	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	DISABLE OVERFLOW MODE. POINT DP REGISTER TO DATA PAGE 0. POINT TO AUXILIARY REGISTER 4. LOAD ACCUMULATOR WITH 3Fh. ENABLE ALL INTERRUPTS VIA IMR. LOAD ACCUMULATOR WITH OFFFFh. INITIALIZE PERIOD REGISTER. SET SIGN-EXTENSION MODE TO 1. SET PM BITS TO 0.
* :	INTE	RNAL I	DATA MEMOR	Y	INITIALIZATION.
*		ZAC LARK RPTK SACL	AR4,60h 31 *+	;;;;	ZERO THE ACCUMULATOR. POINT TO BLOCK B2. STORE ZERO IN ALL 32 LOCATIONS.
		LRLK	AR4,200h	;	POINT TO BLOCK BO.
		RPTK	255	•	
*		SACL	*+	;	ZERO ALL OF PAGES 4 AND 5.
		LRLK RPTK	AR4,300h 255	;	POINT TO BLOCK B1.
		SACL	*+	;	ZERC ALL OF PAGES 6 AND 7.
* ! * ! * !	THE DEPE NOW	PROCES NDENT BE IN:	SSOR IS IN PART OF TH ITIALIZED.	IT HE	IALIZED. THE REMAINING APPLICATION- SYSTEM (BOTH ON- AND OFF-CHIP) SHOULD
		EINT		;	ENABLE ALL INTERRUPTS.

# Example 5-2. Processor Initialization (TMS320C25)

*		.title .def .def .ref .ref	PROCES RESET, TINT,R ISRO,IS TIME,RO	SSOR INTO INT, SR1, CV,X	INI ,INT XINT ISR2 MT,P	TIALIZ 1,INTZ ,USER ROC	ZATIO 2	N '					
* * * *	PROCE RESEI BRANC	ESSOR I F AND I CHES FO	INITIALI INTERRUI OR EXTER	IZAT: PT VI RNAL	LON H ECTOH AND	FOR TH R SPEC INTEF	IE TMS CIFICA NAL C	S3200 ATION INTEN	C25. N. RRUE	PTS.		•	
RI *	ESET	.sect B	"vector INIT	rs" ; RS	- BE	GINS	PROCE	SSIN	GH	ERE.			
11 11 11 *	NTO NT1 NT2	B B B	ISRO ISR1 ISR2	; IN ; IN ; IN	TO- T1- T2-	BEGIN BEGIN BEGIN	S PRO S PRO S PRO	CESS CESS CESS	ING ING ING	HEF HEF HEF	ξΕ. ξΕ. ξΕ.		
TI RI XI	ENT ENT ENT	.space B B B B	e (18h-( TIME RCV XMT	\$-RH ; TI ; SE ; SE	ESET) MER RIAL RIAL	)*16 INTER PORT PORT	RUPT RECE TRAN	PROC IVE SMIT	ESS PRO PR	ING. CESS OCES	SING. SSING		
U* * * * * *	SER THÉ E EXECU IZES CONDI INTEF	B BRANCH JTION T THE PI ITIONS RNAL RI	PROC INSTRUC TO BEGIN ROCESSON ARE EST EGISTERS	; TR CTION N HEI R. WI FABL S:	AP V I AT RE FC HEN H ISHEI	ECTOR PROGR DR RES RESET D FOR	PROC AM ME SET PI IS AI THE S	ESSI MORY ROCE: PPLII STATU	NG LOC SSIN ED, US A	BEGI CATI IG T THE AND	ON O HAT I FOLI OTHEF	DIR INIT: LOWIN	ECTS IAL- IG
* * *	STO:	ARP XXX	ov 0	OVM X	1 1	INTM 1	XXX	DP XXXXX	xxx				
* * *	ST1:	ARB XXX	CNF O	TC X	SXM 1	C 1	11 1 11	HM 1 1	FSM 1	XF 1	FO O	<b>ТХМ</b> О	Р <b>М</b> 00
* * * * * * * *	REGIS DRF DXF TIM PRI IMF GRF	STER R M D R EG	ADDRESS 0000h 0001h 0002h 0003h 0004h 0005h	5	XXXX XXXX 1111 1111 1111 1111	DAT XXXX 1111 1111 1111 1111 1111	A XXXX 1111 1111 11XX 0000	XXXX XXXX 1111 1111 XXXX 0000	X 1 1 X 0				
* * *	IMR:	RES 1111	SERVED 1111111	XII	ЧТ К	RINT X	TII	NT X	INT X	:2 K	INTI X	L	INTO X

.text INIT ROVM ; DISABLE OVERFLOW MODE. ; POINT DP REGISTER TO DATA PAGE 0. ; POINT TO AUXILIARY REGISTER 7. LDPK 0 7 LARP LACK 3Fh ; LOAD ACCUMULATOR WITH 3Fh. ; ENABLE ALL INTERRUPTS VIA IMR. SACL 4 4 \* INTERNAL DATA MEMORY INITIALIZATION. 4 ZAC ; ZERO THE ACCUMULATOR. LARK AR7,60h ; POINT TO BLOCK B2. RPTK 31 SACL \*+ ; STORE ZERO IN ALL 32 LOCATIONS. \* AR7,200h; POINT TO BLOCK BO. LRLK RPTK 255 \*+ SACL : ZERO ALL OF PAGES 4 AND 5. \* LRLK AR7,300h; POINT TO BLOCK B1. RPTK 255 SACL \*+ ; ZERO ALL OF PAGES 6 AMD 7. \* \* THE PROCESSOR IS INITIALIZED. THE REMAINING APPLICATION-\* DEPENDENT PART OF THE SYSTEM (BOTH ON- AND OFF-CHIP) SHOULD \* NOW BE INITIALIZED.

EINT

; ENABLE ALL INTERRUPTS.

## 5.2 Program Control

To facilitate the use of the TMS320C2x in general-purpose high-speed processing, a variety of instructions are provided for software stack expansion, subroutine calls, timer operation, single-instruction loops, and external branch control. Descriptions and examples of how to use these features of the TMS320C2x are given in this section.

## 5.2.1 Subroutines

The TMS320C2x has a 16-bit Program Counter (PC) and a four-level (TMS32020) or eight-level (TMS320C25) hardware stack for PC storage. The CALL and CALA subroutine calls store the current contents of the program counter on the top of the stack. The RET (return from subroutine) instruction then pops the top of the stack to the program counter.

Example 5-3 illustrates the use of a subroutine to determine the square root of a 16-bit number. Processing proceeds in the main routine to the point where the square root of a number should be taken. At this point a CALL is made to the subroutine, transferring control to that section of the program memory for execution and then returning to the calling routine via the RET instruction when execution has completed.

#### **Example 5-3. Subroutines**

- \* AUTOCORRELATION
- \* THIS ROUTINE PERFORMS A CORRELATION OF TWO VECTORS AND THEN
- \* CALLS A SQUARE ROOT SUBROUTINE THAT WILL DETERMINE THE RMS
- \* AMPLITUDE OF THE WAVEFORM.

AUTOC

. LAC ENERGY CALL SQRT SACL ENERGY . . SOUARE ROOT THIS SUBROUTINE DETERMINES THE SQUARE ROOT OF A NUMBER X \* THAT IS LOCATED IN THE LOW HALF OF THE ACCUMULATOR WHEN \* THE ROUTINE IS CALLED. THE FRACTIONAL SOUARE ROOT OF X IS TAKEN, WHERE 0 < x < 1 AND WHERE 1 IS REPRESENTED BY \* 7FFFh. THE RESULT IS RETURNED TO THE CALLING ROUTINE IN \* THE ACCUMULATOR. + .set 60h ; SAVED STATUS REGISTER STO ADDRESS .set 61h ; SAVED STATUS REGISTER ST1 ADDRESS STO ST1 ; NUMBER X WHOSE SQUARE ROOT IS TAKEN NUMBER .set 62h TEMPR .set 63h ; INTERMEDIATE ROOTS ; SQUARE ROOT OF X GUESS .set 64h \* .text SST STO SST1 ST1 SQRT ; SAVE STATUS REGISTER STO. ; SAVE STATUS REGISTER ST1. LDPK 0 ; LOAD DATA PAGE POINTER = 0. ; SET SIGN-EXTENSION MODE. SSXM; SET SIGN-EXTENSION MODE.SPM 1; LEFT-SHIFT PR OUTPUT TO ACCUMULATOR.SACL NUMBER; SAVE X.LARP AR1; INITIALIZE VARIABLES FOR SQUARE ROOT.LARK AR1,11; 12 ITERATIONSLALK 800h; ASSUME X IS LESS THAN 200h.SACL GUESS; SET INITIAL GUESS TO 800h.SACL TEMPR; SET FIRST INTERMEDIATE ROOT TO 800h.SACL TEMPR; LOAD X INTO THE ACCUMULATOR.SBLK 200h; TEST IF X IS LESS THAN 200h.BLZ SQRTLP; IF YES, TAKE THE ROOT; SSXM SORTLP ; IF YES, TAKE THE ROOT; GUESS,3 ; IF NO, THEN REINITIALIZE. BLZ SQRTLP LAC SACL GUESS ; SET INITIAL GUESS TO 4000h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 4000h. LARK AR1,14 ; 15 ITERATIONS \* SQUARE ROOT LOOP ; SQUARE TEMPORARY (INTERMEDIATE) ROOT. SORTLP SORA TEMPR ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC ; IF IT'S NOT, SKIP ROOT UPDATE. NEXTLP BLZZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT

NEXTLP LAC GUESS,15 ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ; ADD CURRENT ROOT ESTIMATE. ADDH ROOT SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. ; REPEAT SPECIFIED NO. OF ITERATIONS. BANZ SORTLP ; LOAD THE ROOT OF X. LAC ROOT ; RESTORE STATUS REGISTER ST1. LST1 ST1 LST STO ; RESTORE STATUS REGISTER STO. RET

Hardware stack allocation involves its use in interrupts, subroutine calls, pipelined instructions, and the emulator (XDS). The TMS320C2x disables all interrupts when taking an interrupt trap. If interrupts are enabled more than one instruction before the return of the interrupt service routine, the routine can also be interrupted, thus using another level of the hardware stack. This condition should be considered when managing the use of the stack. When nesting subroutine calls, each call uses a level of the stack. The number of levels used by the interrupt must be remembered as well as the depth of the nesting of subroutines. One level of the stack is reserved for the emulator (XDS) to be used for breakpoint/single-step operations. If the XDS is not used, this extra level is available for internal use. Given these constraints, the following listings describe possible allocations of the hardware stack levels:

#### TMS32020:

- 1 level reserved for emulator (XDS) stack
- 1 level reserved for TRAP (software interrupt) instruction
- 1 level reserved for interrupt service routines (ISR)
- 1 level available for subroutine calls.

## TMS320C25:

- 1 level reserved for emulator (XDS) stack
- 1 level reserved for TRAP (software interrupt) instruction
- 1 level reserved for interrupt service routines (ISR)
- 5 levels available for subroutine calls.

or:

- 1 level reserved for emulator (XDS) stack
- 1 level reserved for TRAP (software interrupt) instruction
- 2 levels reserved for interrupt service routines (ISR)
- 4 levels available for subroutine calls.

When two levels are allocated for ISRs on the TMS320C25, the individual ISRs can utilize one level of subroutine calls or one level of interrupt nesting.

## 5.2.2 Software Stack

Provisions have been made on the TMS320C2x for extending the hardware stack into data memory. This is useful for deep subroutine nesting or stack overflow protection.

The hardware stack is accessible via the accumulator using the PUSH and POP instructions. Two additional instructions, PSHD and POPD, are included in the instruction set so that the stack may be directly stored to and recovered from data memory.

A software stack can be implemented by using the POPD instruction at the beginning of each subroutine in order to save the PC in data memory. Then before returning, a PSHD is used to put the proper value back onto the top of the stack.

When the stack has three (TMS32020) or seven (TMS320C25) values stored on it and two or more values are to be put on the stack before any other values are popped off, a subroutine that expands the stack is needed, such as shown in Example 5-4. In this example, the main program stores the stack starting location in memory in AR2 and indicates to the subroutine whether to push data from memory onto the stack or pop data from the stack to memory. If a zero is loaded into the accumulator before calling the subroutine, the subroutine pushes data from memory to the stack. If a one is loaded into the accumulator, the subroutine pops data from the stack to memory.

Since the CALL instruction uses the stack to save the program counter, the subroutine pops this value into the accumulator and utilizes the BACC (branch to address specified by accumulator) instruction to return to the main program. This prevents the program counter from being stored into a memory location. The subroutine in Example 5-4 uses the BANZ (branch on auxiliary register not zero) instruction to control all of its loops.

#### **Example 5-4. Software Stack Expansion**

\* THIS ROUTINE EXPANDS THE STACK WHILE LETTING THE MAIN

- \* PROGRAM DETERMINE WHERE TO STORE THE STACK CONTENTS OR FROM \* WHERE TO RECOVER THEM.
- \*

STACK	LARP	2 ;	USE AR2.
	BNZ	PO ;	IF POPD IS NEEDED, GOTO PO.
	POP	;	ELSE, SAVE PROGRAM COUNTER.
	RPTK	6 ;	LOAD REPEAT COUNTER.
	PSHD	*+ ;	PUT MEMORY IN STACK.
	BACC	;	RETURN TO MAIN PROGRAM.
PO	POP	;	SAVE PROGRAM COUNTER.
	MAR	*- ;	ALIGN STACK POINTER.
	RPTK	6;	LOAD REPEAT COUNTER.
	POPD	*- ;	PUT STACK IN MEMORY.
	MAR	*+ ;	REALIGN STACK POINTER.
	BACC	;	RETURN TO MAIN PROGRAM.

## 5.2.3 Timer Operation

The TMS320C2x provides a 16-bit on-chip timer and its associated interrupt to perform various functions at regular time intervals. The timer is a down counter that is continuously clocked by CLKOUT1 on the TMS320C25, and counts (PRD + 1) cycles of CLKOUT1. The timer is clocked by CLKOUT1/4 on the TMS32020, and counts ( $4 \times PRD$ ) cycles of CLKOUT1. By programming the period (PRD) register from 1 to 65,535 (0FFFFh), a timer interrupt (TINT) can be generated every 2 to 65,536 cycles on the TMS320C25. Note that a TINT can be generated every 4 to 262,140 cycles on the TMS32020. (A period register value of zero is not allowed.)

Two memory-mapped registers are used to operate the timer. The timer (TIM) register, data memory location 2, holds the current count of the timer. At every CLKOUT1 cycle, the TIM register is decremented by one. The PRD register, data memory location 3, holds the starting count for the timer. When the TIM register decrements to zero, a timer interrupt (TINT) is generated. In the following cycle, the contents of the PRD register are loaded into the TIM register. In this way, a TINT is generated every (PRD + 1) cycles of CLKOUT1 on the TMS320C25 or (4 × PRD) cycles of CLKOUT1 on the TMS32020.

The timer and period registers can be read from or written to on any cycle. The count can be monitored by reading the TIM register. A new counter period can be written to the PRD register without disturbing the current timer count. The timer will then start the new period after the current count is complete. If both the PRD and TIM registers are loaded with a new period, the timer begins decrementing the new period without generating an interrupt. Thus, the programmer has complete control of the current and next periods of the timer.

The TIM register is set to the maximum value on reset (0FFFFh) for both the TMS32020 and TMS320C25. The PRD register is also initialized by reset on the TMS320C25 to 0FFFFh. The TMS32020 requires a software initialization of the PRD register (see Example 5-1). The TIM register begins decrementing only after RS is de-asserted. If the timer is not used, TINT should be masked. The PRD register can then be used as a general-purpose data memory location. If TINT is used, the PRD and TIM registers should be programmed before unmasking the TINT.

Example 5-5 and Example 5-6 show the assembly code that implements the use of the timer to divide down the CLKOUT1 signal. To generate a 9600-Hz clock signal, the PRD register should be loaded with 520. In the timer interrupt service routine, the XF line is toggled. The XF output is also used as an input for BIO in this example. The output of XF will provide a 50-percent duty cycle clock signal as long as the main routine or other interrupt routines do not disable interrupts. Interrupts may be disabled by direct or implied use of DINT, or by executing instructions in the repeat mode. The value for the PRD register is calculated as follows:

#### TMS32020:

CLKOUT1/(4 × PRD) = 2 × frequency of signal 5 MHz/(4 × 65) = 2 × 9600 Hz (= 9615 Hz for divided signal)

#### TMS320C25:

CLKOUT1/(PRD + 1) = 2 × frequency of signal 10 MHz/(520 + 1) = 2 × 9600 Hz (= 9597 Hz for divided signal)

#### Example 5-5. Clock Divider Using Timer (TMS32020)

*	SETUP	FOR	INTERRUPT	SERVICE	ROUTINE.
---	-------	-----	-----------	---------	----------

LACK 65 SACL DMA3 LACK 8	; LOAD THE PERIOD REGISTER.
OR ODMA4 SACL DMA4 EINT	; ENABLE THE TIMER INTERRUPT. ; ENABLE INTERRUPTS.
•	

\* I/O SERVICE ROUTINE.

TIME	BIOZ RXF EINT	SET1	;;;;	CHECK 7 XF WAS ENABLE	THE HIC INT	CURRENT GH; SET TERRUPTS	C XF S IT LO S.	STATE. DW.
SET1	RET SXF EINT RET		;;;;;	RETURN XF WAS ENABLE RETURN	TO LOW INT TO	INTERRU I; SET I ERRUPTS INTERRU	JPTED [T HIC 5. JPTED	CODE. GH. CODE.

#### Example 5-6. Clock Divider Using Timer (TMS320C25)

```
SETUP FOR INTERRUPT SERVICE ROUTINE.
      LALK 520
       SACL DMA3
                    : LOAD THE PERIOD REGISTER.
       LACK 8
       OR
            DMA4
       SACL DMA4
                    : ENABLE THE TIMER INTERRUPT.
       EINT
                    ; ENABLE INTERRUPTS.
        .
 I/O SERVICE ROUTINE.
                   ; CHECK THE CURRENT XF STATE.
TIME
       BIOZ SET1
                   ; XF WAS HIGH; SET IT LOW.
       RXF
       EINT
                   ; ENABLE INTERRUPTS.
                   ; RETURN TO INTERRUPTED CODE.
       RET
SET1
       SXF
                   ; XF WAS LOW; SET IT HIGH.
       EINT
                   ; ENABLE INTERRUPTS.
                   ; RETURN TO INTERRUPTED CODE.
       RET
```

## 5.2.4 Single-Instruction Loops

When programming time-critical high-computational tasks, it is often necessary to repeat the same operation many times. For these cases, repeat instructions that allow the execution of the next single instruction N+1 times are provided. N is defined by an eight-bit repeat counter (RPTC), which is loaded by the RPT or RPTK instructions. The instruction immediately following is then executed, and the RPTC is decremented until it reaches zero.

When using the repeat feature, the instruction being repeated is fetched only once. As a result, many multicycle instructions become single-cycle when repeated. This is especially useful for I/O instructions, such as TBLR/TBLW, IN/OUT, or BLKD/BLKP.

Since the instruction is fetched and internally latched, the program bus can be used to fetch or write a second operand in parallel to operations using the data bus. With the instruction latched for repeated execution, the program counter can be loaded with a data address and incremented on succeeding executions to fetch data in successive memory locations. As an example, the MAC instruction fetches the multiplicand from program memory via the program bus. Simultaneous with the program bus fetch, the second multiplicand is fetched from data memory via the data bus. In addition to these data fetches, preparation is made for accesses in the following cycles by incrementing the program counter and by indexing the auxiliary register. TBLR is another example of an instruction that benefits from simultaneous transfers of data on both the program and data buses. In this case, data values from a table in program memory may be read and transferred to data memory. When repeated, the program overhead of reading the instruction from program memory must be executed only once, thus allowing the rest of the executions to operate in a single cycle.

Programs, such as those implementing digital filters, require loops that execute in a minimum amount of time. Example 5-7 shows the use of the RPT or RPTK instructions.

#### **Example 5-7. Instruction Repeating**

\* THIS ROUTINE USES THE RPT INSTRUCTION TO SET UP THE LOOP COUNTER IN ONE CYCLE. THE FOLLOWING EQUATION IS IMPLEMENTED \* IN THIS ROUTINE: \* \* 10 \* \_\_\_\_ \*  $X(I) \times Y(I)$ \_ \_ \_ \* I = 1\* THIS ROUTINE ASSUMES THAT THE X VALUES ARE LOCATED IN \* ON-CHIP RAM BLOCK BO, AND THE Y VALUES IN BLOCK B1. WHEN \* REPLACING RPT NUM WITH RPTK 9, THE PROGRAM WILL EXECUTE THE SAME WAY. SERIES LARP AR4 CNFP ; CONFIG BLOCK BO AS PROGRAM MEMORY. LACK 9 ; SET COUNTER TO 9. SACL NUM ; (NUM) = 9. LRLK AR4,300h ; POINT AT BEGINNING OF DATA. MPYK Oh ; CLEAR P REGISTER. ZAC ; CLEAR ACCUMULATOR. ; EXECUTE NEXT INSTRUCTION 10 TIMES. RPT NUM MAC OFFOOh, \*+; MULTIPLY-ACCUMULATE; INCREMENT AR4. APAC ; RETURN TO MAIN PROGRAM. RET

## 5.2.5 Computed GOTOs

Processing may be executed in a time- and process-dependent or selected way. Following a specific time or data processing path may then result in selecting one of several processing options.

A simple computed GOTO can be programmed in the TMS320C2x by using the CALA instruction. This instruction uses the contents of the accumulator as the direct address of the call. Thus, the call address can be computed in the ALU, as shown in Example 5-8.

## Example 5-8. Computed GOTO

* TASK	CONTRO	OLLER	
* THIS * AND * INTE * AND * ROUT * THE * ROUT * SAMP * SAMP * WHEN *	MAIN T SCHEDUI RRUPT S OUTPUT INE HAS INSTRUC INE SEI LE CYCI TO THI THE SC	TASK ROUT LING OF T SERVICE F DATA SAN S COMPLET CTION FOI LECTS THE LE, CALLS E IDLE TO CHEDULED	TINE CONTROLS THE ORDER OF EXECUTION TASKS. WHEN AN INTERRUPT OCCURS, THE ROUTINE IS EXECUTED TO PROCESS THE INPUT MPLES. AFTER THE INTERRUPT SERVICE FED, THE PROCESSOR BEGINS EXECUTION WITH LLOWING THE IDLE INSTRUCTION. THIS E TASK APPROPRIATE FOR THE CURRENT S THE TASK AS A SUBROUTINE, AND BRANCHES D WAIT FOR THE NEXT SAMPLE INTERRUPT TASK HAS COMPLETED EXECUTION.
WAIT	IDLE LAC SUB	SAMPLE ONE	; WAIT FOR SAMPLE INTERRUPT. ; FETCH SAMPLE COUNT VALUE. ; DECREMENT THE SAMPLE COUNT.
	BGEZ	OVRSAM	; TEST FOR END OF BAUD INTERVAL.
OVRSAM	SACL	SAMPLE	SAVE NEW COUNT VALUE.
	ADLK	TSKSEQ	; ADD TASK TABLE BASE ADDRESS.
	TBLR	TEMP	; READ SUBROUTINE TASK ADDRESS.
	LAC	TEMP	; LOAD ACCUMULATOR FOR TASK CALL.
		<b>አ</b> ለ አ ጥ	; EXECUTE APPROPRIATE TASK.
*	Б	WATT	
TSKSEO			
~	.word	DUMMY	; 15 - UNUSED CYCLE
	.word	DUMMY	; 14 - UNUSED CYCLE
	.word	DUMMY	; 13 - UNUSED CYCLE
	.word	DUMMY	; $12 - UNUSED CYCLE$ 11 - COMDUME ENERCY E(11)
	word	DUMMY	$\cdot$ 10 - UNUSED CYCLE
	.word	OUT	: 9 - COMMUNICATE WITH U-CONTROLLER
	.word	DECODE	; 8 - DECODE/GET SCRAMBLED DIBIT
	.word	DEMODB	; 7 - DEMODULATE IN MIDDLE OF BAUD
	.word	DUMMY	; 6 - UNUSED CYCLE
	.word	AGCUPT	; 5 - UPDATE AGC EVERY 3RD BAUD
	.word	DOWMY BOCT K1	; 4 - UNUSED CYCLE , 3 - COMDUTE ENERGY $E(3)$
	.word	DUMMY	· 2 - UNUSED CYCLE
	.word	DUMMY	: 1 - UNUSED CYCLE
	.word	DUMMY	; 0 - UNUSED CYCLE

# 5.3 Interrupt Service Routine

Interrupts on the TMS320C2x are prioritized and vectored. When an interrupt occurs, the corresponding flag is set in the Interrupt Flag Register (IFR). If the corresponding bit in the Interrupt Mask Register (IMR) is set and interrupts are enabled (INTM=0), then interrupt processing begins.

When the interrupt vector is loaded into the program counter, interrupts are disabled (INTM=1) and a branch is made to the appropriate routine via the branch instruction stored at the associated vector location. Since all interrupts are disabled, interrupt processing may proceed without further interruption unless the interrupt service routine (ISR) re-enables interrupts.

Unless the interrupt service routines are simple I/O handlers, the processing in each ISR generally must assure that the processor context is preserved during execution. The context must be saved before executing the routine itself and restored when the routine is finished. A common routine or routines individualized for each interrupt may be used to secure the context of the processor during interrupt processing. Context switching is also useful for subroutine calls, especially when extensive use is made of the stack or auxiliary registers. Code examples of context switching and an interrupt service routine are provided in this section.

## 5.3.1 Context Switching

Context switching, commonly required when processing a subroutine call or interrupt, may be quite extensive or simple, depending on the system requirements. On the TMS320C2x, the program counter is stored automatically on the hardware stack. If there is any important information in the other TMS320C2x registers, such as the status or auxiliary registers, these must be saved by software command. A stack in data memory, identified by an auxiliary register, is useful for storing the machine state when processing interrupts.

Examples of saving and restoring the state of the TMS32020 are given in Example 5-9 and Example 5-10. Auxiliary register 4 (AR4) is used in both examples as the stack pointer. As the stack grows, it expands into lower memory addresses. The registers saved are the status registers (ST0 and ST1), accumulator (ACCH and ACCL), product register (PR), temporary register (TR), all four levels of the hardware stack, and the auxiliary registers (AR0 through AR4).

#### Example 5-9. Context Save (TMS32020)

```
.title 'CONTEXT SAVE'
       .def SAVE
* CONTEXT SAVE ON SUBROUTINE CALL OR INTERRUPT.
*
* ASSUME AR4 IS THE STACK POINTER AND AR4 = 128.
*
                      ; (ARP) \rightarrow ARB, 4 \rightarrow ARP, AR4 = 128
SAVE LARP
             4
             *_
      MAR
                                                   AR4 = 127
                      ;
*
* SAVE THE STATUS REGISTERS.
      SST1 *- ; ST1 -> (127),
                                                 AR4 = 126
             *_
                     ; STO -> (126),
                                                  AR4 = 125
      SST
*
* SAVE THE ACCUMULATOR.
      SACH *- ; ACCH -> (125),
                                                  AR4 = 124
      SACL *-
                    ; ACCL \rightarrow (124),
                                                 AR4 = 123
 SAVE THE P REGISTER.
      SPM 0 ; NO SHIFT ON PR OUTPUT
      PAC
      SACH *- ; PRH -> (123),
                                             AR4 = 122
AR4 = 121
      SACL *-
                    ; PRL -> (122),
 SAVE THE T REGISTER.
      MPYK 1h
      PAC
      SACL *-; TR -> (121),
                                                 AR4 = 120
* SAVE ALL FOUR LEVELS OF THE HARDWARE STACK.
      RPTK 3
      POPD *-
                      ; TOS (4) -> (120),
                                                   AR4 = 119
                     ; STACK(3) -> (119),
                                                 AR4 = 118
                                              \begin{array}{rcl} AR4 & -117 \\ AR4 & = 117 \\ AR4 & = 116 \end{array}
                      ; STACK(2) -> (118),
                      ; BOS (1) -> (117),
* SAVE AUXILIARY REGISTERS ARO THROUGH AR3.
             AR0, *-; AR0 \rightarrow (116),AR4 = 115AR1, *-; AR1 \rightarrow (115),AR4 = 114AR2, *-; AR2 \rightarrow (114),AR4 = 113AR3, *-; AR3 \rightarrow (113),AR4 = 112
      SAR
      SAR
      SAR
      SAR AR3, *-; AR3 -> (113),
                                                 AR4 = 112
* SAVE IS COMPLETE.
```

#### Example 5-10. Context Restore (TMS32020)

.title 'CONTEXT RESTORE' .def RESTOR \* CONTEXT RESTORE AT THE END OF A SUBROUTINE OR INTERRUPT. \* ASSUME AR4 IS THE STACK POINTER AND AR4 = 112. RESTOR LARP 4 ; (ARP)  $\rightarrow$  ARB, 4  $\rightarrow$  ARP, AR4 = 112 MAP \*+ . AR4 = 113MAR \* RESTORE AUXILIARY REGISTERS ARO THROUGH AR3.  $AR3, *+; (113) \rightarrow AR3, AR4 = 114$ LAR AR4 = 115 AR4 = 116 AP4AR2,\*+; (114) -> AR2, AR1,\*+; (115) -> AR1, AR0,\*+; (116) -> AR0, LAR LAR AR4 = 117LAR \* RESTORE ALL FOUR LEVELS OF THE HARDWARE STACK. RPTK 3 ; (117) -> BOS (1), ; (118) -> STACK(2), AR4 = 11, (119) -> STACK(3), AR4 = 120 AR4 = 121 PSHD \*+ \* \* THE RETURN PC IS NOW ON THE HARDWARE STACK FOR THE \* RET INSTRUCTION. NOTE THAT THE LOWER 16 BITS OF THE \* P REGISTER MUST BE LOADED VIA THE T REGISTER AND THAT \* THE STACK POINTER IS POINTING AT THE VALUE TO BE LOADED \* IN THE T REGISTER. \* RESTORE THE LOW P REGISTER. MAR \*+ AR4 = 122; ; (122) -> TR, AR4 = 121\*-LT; (TR)  $\rightarrow$  PRL, AR4 = 121MPYK 1h \* RESTORE THE T REGISTER. LT \*+ ; (121) -> TR, AR4 = 122\*+ MAR AR4 = 123; \* RESTORE THE HIGH P REGISTER. LPH \*+ ; (123) -> PRH, AR4 = 124RESTORE THE ACCUMULATOR. ZALS \*+ ; (124) -> ACCL, ADDH \*+ ; (125) -> ACCH, AR4 = 125 AR4 = 126\* \* RESTORE THE STATUS REGISTERS. LST \*+ ; (126) -> STO, AR4 = 127 LST1 \* ; (127) -> ST1, AR4 = 128 \* RESTORE IS COMPLETE. EINT ; ENABLE INTERRUPTS. RET ; RETURN TO INTERRUPTS OR ; CALLING ROUTINE.

Examples of saving and restoring the state of the TMS320C25 are given in Example 5-11 and Example 5-12. Auxiliary register 7 (AR7) is used in both examples as the stack pointer. As the stack grows, it expands into lower memory addresses. The registers saved are the status registers (ST0 and ST1), accumulator (ACCH and ACCL), product register (PR), temporary register (TR), all eight levels of the hardware stack, and the auxiliary registers (AR0 through AR6).

The routines in Example 5-11 and Example 5-12 are protected against interrupts, allowing context switches to be nested. This is accomplished by the use of the MAR \*- and MAR \*+ instructions at the beginning of the context save and context restore routines, respectively. Note that the last instruction of the context save decrements AR7 while the context restore is completed with an additional increment of AR7. This prevents the loss of data if a context save or restore routine is interrupted.

#### Example 5-11. Context Save (TMS320C25)

.title 'CONTEXT SAVE' .def SAVE \* CONTEXT SAVE ON SUBROUTINE CALL OR INTERRUPT. \* ASSUME AR7 IS THE STACK POINTER AND AR7 = 128. \* SAVE LARP AR7 ; (ARP)  $\rightarrow$  ARB, 7  $\rightarrow$  ARP, AR7 = 128 MAR \*-AR7 = 127; \* \* SAVE THE STATUS REGISTERS. SST1 \*- ; ST1 -> (127), (126)AR7 = 126 AR7 = 125 \*-SST ; STO -> (126), SAVE THE ACCUMULATOR. SACH \*- ; ACCH -> (125), AR7 = 124 SACL \*- ; ACCL -> (124), AR7 = 123 SACL \*-; ACCL  $\rightarrow$  (124), AR7 = 123\* SAVE THE P REGISTER. 0 ; NO SHIFT ON PR OUTPUT SPM ; PRH -> (123), AR7 = 122 ; PRL -> (122), AR7 = 121 SPH \* --\*- ; PRL -> (122), SPL \* SAVE THE T REGISTER. MPYK 1 ; PR = TR ; TR -> (121), SPL \*--AR7 = 120÷ SAVE ALL EIGHT LEVELS OF THE HARDWARE STACK. RPTK 7 POPD \*-; TOS (8) -> (120), AR7 = 119 \* ; STACK(7) -> (119), AR7 = 118\* \* \* \* \* \* ; BOS  $(1) \rightarrow (113)$ , AR7 = 112\* \* SAVE AUXILIARY REGISTERS ARO THROUGH AR6. E AUXILIARY REGISTERS ARO THROUGH ARG.SARARO,\*- ; ARO -> (112),AR7 = 111SARAR1,\*- ; AR1 -> (111),AR7 = 110SARAR2,\*- ; AR2 -> (100),AR7 = 109SARAR3,\*- ; AR3 -> (109),AR7 = 108SARAR4,\*- ; AR4 -> (108),AR7 = 107SARAR5,\*- ; AR5 -> (107),AR7 = 106SARAR6,\*- ; AR6 -> (106),AR7 = 105 \* SAVE IS COMPLETE.

# Example 5-12. Context Restore (TMS320C25)

		.titl. .def	e 'CONI RESTO	EXT R	ESTORE	,						
* *	CONTE	XT RES	STORE 2	АТ ТНЕ	END O	FA	SUBI	ROUT	INE	OR	INT	ERRUPT.
*	ASSUM	IE AR7	IS TH	E STAC	K POIN	TER	AND	AR7	= 1	LO5.		
RI	ESTOR	LARP MAR	AR7 *+	; (1 ;	ARP) ->	> AR	в, 7	->	ARP	,AR7 AR7	11	105 106
*	RESTO	RE AUX	(ILIAR)	Y REGI	STERS	ARO	THRC	DUGH	AR	S.		
		LAR LAR LAR LAR LAR LAR	AR6,* AR5,* AR4,* AR3,* AR2,* AR1,*	+ ; ( + ; ( + ; ( + ; (	106) -> 107) -> 108) -> 109) -> 110) -> 111) ->	> AR > AR > AR > AR > AR > AR	6, 5, 4, 3, 2, 1,			AR7 AR7 AR7 AR7 AR7 AR7		107 108 109 110 111 112
		LAR	ARO,*	+; (	112) ->	> AR	D,			AR7	=	113
*	RESTC	RE ALI	EIGH	r leve	LS OF	THE	HARI	OWAR	E SI	TACK	•	
* * * * * * * *		PSHD	, *+	; (); ; (); ; ; ; ; ; ; ; ; ; ; ; ; ; ;	113) -> 114) -> 115) -> 116) -> 117) -> 118) -> 119) -> 120) ->	<ul> <li>BO:</li> <li>STI</li> <li>STI</li> <li>STI</li> <li>STI</li> <li>STI</li> <li>STI</li> <li>STI</li> <li>TO:</li> </ul>	S ( ACK ( ACK ( ACK ( ACK ( ACK ( S (	1), 2), 3), 4), 5), 6), 7), 8),		AR7 AR7 AR7 AR7 AR7 AR7 AR7 AR7		114 115 116 117 118 119 120 121
^ * * * * *	THE R INSTR BE LC POINT	ETURN EUCTION ADED V ING AN	PC IS 1. THE VIA THI 7. THE V	NOW O LOWER E T RE VALUE	N TOP 16 BI GISTER TO BE	OF I TS C ANE LOAE	HE S F TH THE ED I	STACI HE P E STI IN TI	K FO REG ACK HE 7	OR T SIST POI F RE	HE ER NTE GIS	RET MUST R BE TER.
* *	RESTC	DRE THE MAR LT MPYK	E LOW H *+ *- 1	? REGI ; SI ; (1 ; (1	STER. KIP T H 122) -> TR) ->	REGI > TR > PR	STER L	,		AR7 AR7	H	122 121
*	RESTC	RE THE	T RE(	GISTER	 121) ->	> TR	, 	T.O.F.	,	AR7		122
*	RESTC	MAR RE THE	r+ E HIGH	P REG	ISTER.	KEGI.	STER	TOM	,	AR /	-	123
*		LPH	*+	; (:	123) ->	> PR	н,			AR7	=	124
*	RESTC	RE THE	E ACCUN *+	AULATO	R. 124) ->	> AC	CL,			AR7	н	125
*		ADDH	*+	; (1	125) ->	> AC	СН,			AR7	=	126
*	RESTC	RE THE LST LST1	E STATU *+ *+	JS REG ; ( ; (	ISTERS 126) -: 127) -:	> ST > ST	0, 1,			AR7 AR7	п	127 128
*	RESTC	RE IS EINT RET	COMPLI	ETE. ; EN ; RN ; CN	NABLE I ETURN I ALLING	INTE FO II ROU'	RRUP NTER TINE	TS. RUPI	's o	R		

## 5.3.2 Interrupt Priority

Interrupts on the TMS320C2x are prioritized in hardware. This allows interrupts that occur simultaneously to be serviced in a prioritized order. Sometimes priority may be determined by frequency or rate of occurrence. An infrequent, but lengthy, interrupt service routine (ISR) might need to be interrupted by a more frequently occurring interrupt. In the routine of Example 5-13, the ISR for INT1 temporarily modifies the interrupt mask register (IMR) to permit interrupt processing when an interrupt on INT0 (but no other interrupt) occurs. When the routine has finished processing, the IMR is restored to its original state. Example 5-13 is written for the TMS320C25; however, AR4 can be substituted for AR7 when using the TMS32020.

## **Example 5-13. Interrupt Service Routine**

*		.titl€ .def .ref	ISR1 ISR1 IMR	RUPT SERVICE ROUTINE'
*	INTE	RRUPT I	PROCESS	ING FOR EXTERNAL INTERRUPT INT1
* * *	THIS EXTER	ROUTIN RNAL IN	NE MAY I NTERRUP	BE INTERRUPTED BY AN INTERRUPT FROM THE F INTO-, BUT NO OTHER.
*	SR1	LARP MAR SST1 SACH SACL LDPK PSHD LACK AND SACL EINT	AR7 *- *- 0 IMR 0001h IMR IMR	; 7> ARP ; AR7 = AR7 - 1 ; ST1> *AR7, AR7 = AR7 - 1 ; ST0> *AR7, AR7 = AR7 - 1 ; ACCL> *AR7, AR7 = AR7 - 1 ; ACCL> *AR7, AR7 = AR7 - 1 ; DP = 0 ; IMR> TOS ; MASK FOR INTO- ; MASK CURRENT IMR CONTENTS. ; ACC> IMR ; ENABLE INTERRUPTS.
*	MAIN	PROCES	SSING SI	ECTION FOR ISR1.
*		•		
		DINT LDPK POPD LARP MAR ZALS ADDH LST LST1 EINT RET	O IMR AR7 *+ *+ *+ *+ *+ *+	<pre>; DISABLE INTERRUPTS. ; DP = 0 ; TOS&gt; IMR ; 7&gt; ARP ; AR7 = AR7 + 1 ; *AR7&gt; ACCL, AR7 = AR7 + 1 ; *AR7&gt; ACCH, AR7 = AR7 + 1 ; *AR7&gt; ST0, AR7 = AR7 + 1 ; *AR7&gt; ST1, AR7 = AR7 + 1 ; ENABLE INTERRUPTS.</pre>

## 5.4 Memory Management

The structure of the TMS320C2x memory map is programmable and can vary for each application. Instructions are provided for moving blocks of data or program memory, configuring a block of on-chip data RAM as program memory, and defining part of external data memory as global. Explanations and examples of moving, configuring, and manipulating memory are provided in this section.

## 5.4.1 Block Moves

Since the TMS320C2x directly addresses a large amount of memory, blocks of data or program code can be stored off-chip in slow memories and then loaded on-chip for faster execution. Data can also be moved from on-chip to off-chip for storage or for multiprocessor data transfers.

The BLKD and BLKP instructions facilitate memory-to-memory block moves on the TMS320C2x. The BLKD instruction moves a block within data memory as shown in Example 5-14. Data may also be transferred between data memory and program memory by means of the TBLR and TBLW instructions. The instructions IN and OUT are used to transfer data between the data memory and the I/O space.

#### Example 5-14. Moving External Data to Internal Data Memory with BLKD

\* THIS ROUTINE USES THE BLKD INSTRUCTION TO MOVE A BLOCK OF \* EXTERNAL DATA MEMORY (DATA PAGES 8 AND 9) TO INTERNAL BLOCK \* B1 (DATA PAGES 6 AND 7). \* MOVED LARP AR2 LRLK AR2,300h; DESTINATION IS BLOCK B1 IN RAM. RPTK 255 ; REPEAT NEXT INSTRUCTION 256 TIMES. BLKD 400h,\*+ ; MOVE EXTERNAL BLOCK TO BLOCK B1. RET ; RETURN TO MAIN PROGRAM.

For systems that have external program memory but no external data memory, BLKP can be used to move program memory blocks into data memory. Example 5-15 demonstrates how to use the BLKP instruction.

#### Example 5-15. Moving Program Memory to Data Memory with BLKP

\* THIS ROUTINE USES THE BLKP INSTRUCTION TO MOVE DATA VALUES
\* FROM PROGRAM MEMORY INTO DATA MEMORY. SPECIFICALLY, THE
\* VALUES IN LOCATIONS 2, 3, 4, AND 5 IN PROGRAM MEMORY ARE
\* MOVED TO LOCATIONS 512, 513, 514, AND 515 IN DATA MEMORY.
\*
MOVEP LARP AR2 ; SET REFERENCE FOR INDIRECT ADDRESSING.
LRLK AR2,512; LOAD BEGINNING OF BLOCK B0 IN AR2.
RPTK 3 ; SET UP LOOP.
BLKP 2h,\*+ ; PUT DATA INTO DATA RAM.
RET ; RETURN TO MAIN PROGRAM.

Another method for transferring data from program memory into data memory makes use of the TBLR instruction. By using the TBLR instruction, a calculated, rather than predetermined, location of a block of data in program memory may be specified for transfer. A routine using this approach is shown in Example 5-16.

#### Example 5-16. Moving Program Memory to Data Memory with TBLR

\* THIS ROUTINE USES THE TBLR INSTRUCTION TO MOVE DATA VALUES \* FROM PROGRAM MEMORY INTO DATA MEMORY. BY USING THIS ROUTINE, \* THE PROGRAM MEMORY LOCATION IN THE ACCUMULATOR FROM WHICH \* DATA IS TO BE MOVED TO A SPECIFIC DATA MEMORY LOCATION CAN \* BE SPECIFIED. ASSUME THAT THE ACCUMULATOR CONTAINS THE \* ADDRESS IN PROGRAM MEMORY FROM WHICH TO TRANSFER THE DATA. \* TABLER LARP AR3 LRLK AR3,380; DESTINATION ADDRESS = PAGE 7. RPTK 127 ; TRANSFER 128 VALUES. TBLR \*+ ; MOVE DATA INTO DATA RAM. RET ; RETURN TO CALLING PROGRAM.

In cases where systems require that temporary storage be allocated in the program memory, TBLW can be used to transfer data from internal data memory to external program memory. The code in Example 5-17 demonstrates how this may be accomplished.

#### Example 5-17. Moving Internal Data Memory to Program Memory with TBLW

\* THIS ROUTINE USES THE TBLW INSTRUCTION TO MOVE DATA VALUES \* FROM INTERNAL DATA MEMORY TO EXTERNAL PROGRAM MEMORY. THE \* CALLING ROUTINE MUST SPECIFY THE DESTINATION PROGRAM MEMORY \* ADDRESS IN THE ACCUMULATOR. ASSUME THAT THE ACCUMULATOR \* CONTAINS THE ADDRESS IN PROGRAM MEMORY INTO WHICH THE DATA \* IS TRANSFERRED. \* TABLEW LARP AR4 LRLK AR4,380; SOURCE ADDRESS = PAGE 7. RPTK 127 ; TRANSFER 128 VALUES. TBLW \*+ ; MOVE DATA TO EXTERNAL PROGRAM RAM. RET ; RETURN TO CALLING PROGRAM.

The IN and OUT instructions are used to transfer data between the data memory and the I/O space, as shown in Example 5-18 and Example 5-19.

#### Example 5-18. Moving Data from I/O Space into Data Memory with IN

\* THIS ROUTINE USES THE IN INSTRUCTION TO MOVE DATA VALUES \* FROM THE I/O SPACE INTO DATA MEMORY. DATA ACCESSED FROM \* I/O PORT 15 IS TRANSFERRED TO SUCCESSIVE MEMORY LOCATIONS \* ON DATA PAGE 5. \* INPUT LARP AR2 LRLK AR2,2COh; DESTINATION ADDRESS = PAGE 5. RPTK 63 ; TRANSFER 64 VALUES. IN \*+,PA15 ; MOVE DATA INTO DATA RAM. RET ; RETURN TO CALLING PROGRAM.

#### Example 5-19. Moving Data from Data Memory to I/O Space with OUT

\* THIS ROUTINE USES THE OUT INSTRUCTION TO MOVE DATA VALUES
\* FROM THE DATA MEMORY TO THE I/O SPACE. DATA IS TRANSFERRED
\* TO I/O PORT 8 FROM SUCCESSIVE MEMORY LOCATIONS ON DATA
\* PAGE 4.
\*
OUTPUT LARP AR4
LRLK AR4,200h; SOURCE ADDRESS = PAGE 4.
RPTK 63 ; TRANSFER 64 VALUES.
OUT \*+,PA8 ; MOVE DATA FROM DATA RAM.
RET ; RETURN TO CALLING PROGRAM.

## 5.4.2 Configuring On-Chip RAM

The large amount of external memory and the configurability of on-chip RAM simplify the downloading of data or program memory into the TMS320C2x. Also, since data in the RAM is preserved when redefining on-chip RAM, block B0 can be configured dynamically as either data or program memory. Figure 5-1 illustrates the changes in on-chip RAM when switching configurations.

On-chip memory is configured by a reset or by the CNFD and CNFP instructions. Block B0 is configured as data memory by executing CNFD or reset. A CNFP instruction configures block B0 as program memory.



Figure 5-1. On-Chip RAM Configurations

Configuring block B0 as program memory is useful for implementing adaptive filters or similar applications at full speed with only on-chip memories. Example 5-20 illustrates the use of the configuration modes to utilize block B0 as data and program memory while executing from on-chip program ROM.

#### Example 5-20. Configuring and Using On-Chip RAM .title 'ADAPTIVE FILTER' .def ADPFIR .def Х.Ү \* THIS 128-TAP ADAPTIVE FIR FILTER USES ON-CHIP MEMORY BLOCK \* BO FOR COEFFICIENTS AND BLOCK B1 FOR DATA SAMPLES. THE \* NEWEST INPUT SHOULD BE IN MEMORY LOCATION X WHEN CALLED. \* THE OUTPUT WILL BE IN MEMORY LOCATION Y WHEN RETURNED. COEFFP .set OFFOON ; BO PROGRAM MEMORY ADDRESS COEFFD .set 0200h ; BO DATA MEMORY ADDRESS COEFFD Set 0200. ONE set 7Ah BETA set 7Bh ERR set 7Ch ; CONSTANT ONE (DP=6) ; ADAPTATION CONSTANT (DP=6) ; SIGNAL ERROR (DP=6) .set 7Dh ; ERROR FUNCTION ERRF (DP=6) .set 7Eh ; FILTER OUTPUT Y (DP=6) ; NEWEST DATA SAMPLE (DP=6) ; NEXT NEWEST DATA SAMPLE .set 7Fh х FRSTAP .set 0380h LASTAP .set 03FFh ; OLDEST DATA SAMPLE \* FINITE IMPULSE RESPONSE (FIR) FILTER. ADPFIR CNFP ; CONFIGURE BO AS PROGRAM: мрук О ; Clear the P register. ONE,14 LAC ; Load output rounding bit. LARP AR 3 LRLK AR3,LASTAP ; Point to the oldest sample. RPTK 127 FIR MACD COEFFP,\*- ; 128-tap FIR filter. CNFD ; CONFIGURE BO AS DATA: APAC SACH Y,1 ; Store the filter output. NEG ADD X,15 ; Add the newest input. SACH ERR,1 ; $\operatorname{err}(n) = x(n) - y(n)$ \* LMS ADAPTATION OF FILTER COEFFICIENTS. LTERR MPY BETA ; 128-TAP FIR FILTER. ; errf(n) = beta \* err(n) PAC ONE,14 ; ROUND THE RESULT. ADD SACH ERRF,1 LARP AR3 AR1,127 AR1,127 ; 128 COEFFICIENTS TO UPDATE. AR2,COEFFD ; POINT TO THE COEFFICIENTS. LARK LRLK AR3,LASTAP ; POINT TO THE DATA SAMPLES. LRLK DMOV х ; INCLUDE NEWEST SAMPLE. ERRF LTMPY \*-,AR2 ; P = 2\*beta\*err(n)\*x(n-k); LOAD ACCH WITH ak(n). ADAPT ZALH \*,AR3 ONE,15 ; LOAD ROUNDING BIT. ADD ; ak(n+1) = ak(n) + PAPAC ; P = 2\*beta\*err(n)\*x(n-k)\* MPY \*-,AR2 \*+,0,AR1 ; STORE ak(n+1). SACH ADAPT, \*-, AR2 ; END OF LOOP TEST. BANZ RET ; RETURN TO CALLING ROUTINE.

## 5.4.3 Using On-Chip RAM for Program Execution

In using on-chip memory (block B0) for program execution, this memory must first be loaded with executable code from external memories while configured as data memory. On-chip execution is initiated by using the CNFP instruction to reconfigure block B0 as program memory and performing a branch or call to an on-chip RAM address. By configuring block B0 as program memory and executing from this internal memory, full-speed execution can be achieved in systems using slower external memory. Example 5-21 illustrates how a program may be written to be loaded into and executed from on-chip memory.

One group of instructions, the branch/call instructions, are impacted by the location of execution. Normally, by using labels, the assembler properly determines the location to which a branch is taken. Since the code is relocated prior to execution from on-chip memory, it is necessary to alter the address determined by the assembler for branch instructions. This alteration is necessary so that the branch address that is determined can be consistent with the address space used during execution. In Example 5-21, this is accomplished by use of the .asect directive. The .asect directive simply indicates that the named section is to be assembled as if it was at the specified address. The addresses defined within this named section are absolute with respect to the specified address. The section may, then, be placed in any area of program memory by the linker and relocated at runtime to its fixed location for execution as is shown in this example.

Example 5-21. Program Execution from On-Chip Memory .title "ON-CHIP RAM PROGRAM EXECUTION EXAMPLE" .width 96 .option X .text RESET B TNTT \* \* BRANCHES FOR EXTERNAL OR INTERNAL INTERRUPTS FOLLOW HERE AT \* THE DESIGNATED LOCATIONS AS REQUIRED. .space (32-(\$-RESET))\*16 \* A BRANCH INSTRUCTION AT PROGRAM MEMORY LOCATION 0 DIRECTS \* PROCESSOR EXECUTION HERE. \* \* INITIALIZE THE PROCESSOR. INIT ROVM ; DISABLE OVERFLOW MODE. ; SET SIGN EXTENSION. SSXM LDPK ; POINT DP REGISTER TO DATA MEMORY PAGE 0. 0 ; NO SHIFT ON PRODUCT REGISTER OUTPUT. SPM 0 ; USE AUXILIARY REGISTER 4 (SET ARP = 4). LARP AR4 ; POINT AR4 TO PERIOD REGISTER. ; SET ACCUMULATOR TO 0000FFFFh. LARK AR4, PRD LALK OFFFFh \*+ ; LOAD PERIOD REGISTER WITH MAXIMUM VALUE. SACL ; ENABLE ALL INTERRUPTS VIA IMR. \*+ SACL ; CLEAR ACCUMULATOR. ZAC SACH ; CLEAR GREG TO MAKE ALL MEMORY LOCAL. LOAD TIME-CRITICAL CODE FROM EXTERNAL SLOW MEMORY TO INTERNAL RAM. ; USE AUXILIARY REGISTER 1 (SET ARP = 1). LARP AR1 ; POINT AR1 TO RECONFIGURABLE BLOCK BO. LRLK AR1, PROGR RPTK ; LOAD REPEAT COUNTER WITH BLOCK LENGTH. PROGL-1 BLKP P1\_START, \*+ ; MOVE CODE FROM PROG MEMORY TO ON-CHIP RAM. INITIALIZE PARAMETERS FOR EXECUTION. ; POINT DP REGISTER TO DATA MEMORY PAGE 6. LDPK 6 ; SET ACCUMULATOR TO 0001h. LACK 1 ONE ; STORE VALUE OF 1. SACL ; POINT AR1 TO INTERNAL MEMORY ADDRESS. LRLK AR1,COEFF RPTK COEFL-1 ; LOAD REPEAT COUNTER WITH BLOCK LENGTH. BLKP C1\_START,\*+ ; MOVE DATA FROM PROG MEMORY TO ON-CHIP RAM. CNFP ; CONFIGURE BLOCK BO AS PROGRAM MEMORY. LALK LPTS : LOAD ACC WITH PROG ADDR IN INTERNAL RAM. BACC ; BRANCH TO ON-CHIP EXECUTION ADDRESS. SIGNAL PROCESSING CODE TO BE EXECUTED FROM ON-CHIP RAM.

"on-chip", OFFOOh .asect PROG .label P1\_START LPTS BIOZ GET ; WAIT FOR INPUT SIGNAL. ; BRANCH IF NO SIGNAL. LPTS R OUT FILOUT, PA2 ; OUTPUT LAST FILTER OUTPUT. GET ; INPUT NEW SIGNAL SAMPLE. IN FILIN, PA2 ; POINT AR1 TO SIGNAL DATA TO PROCESS. L.RT.K AR1, SIGNAL ; CLEAR THE ACCUMULATOR. ZAC ; CLEAR THE P REGISTER. MPYK 0 RPTK 15 ; REPEAT MACD INSTRUCTION FOR 16 TAPS. MACD COEF.\*-; MULTIPLY, ACCUMULATE, SAMPLE DELAY. APAC ; ACCUMULATE THE LAST PRODUCT. SACH FILOUT,1 ; SAVE THE RESULT. в LPTS ; LOOP TO WAIT FOR NEXT SAMPLE. .label PROGE P1\_END PROGE-PROG ; PROGRAM CODE LENGTH. PROGL .equ \* COEFFICIENT DATA TO BE LOADED INTO ON-CHIP RAM. \* C1\_START COEF .label .word 385,-1196,1839,-2009 1390,407,-4403,19958 .word .word 19958,-4403,407,1390 .word -2009,1839,-1196,385 COEFE .label C1\_END COEFL .equ COEFE-COEF ; COEFFICIENT DATA LENGTH. \* DATA PAGE 0 (BLOCK B2) - DATA MEMORY LABELS. ; SERIAL PORT DATA RECEIVE REGISTER. .bss DRR,1 ; SERIAL PORT DATA TRANSMIT REGISTER. .bss DXR,1 .bss TIM,1 ; TIMER REGISTER. ; PERIOD REGISTER. .bss PRD,1 ; INTERRUPT MASK REGISTER. .bss IMR,1 ; GLOBAL MEMORY ALLOCATION REGISTER. .bss GREG,1 .bss RSVRD0,05Ah + .bss B2,020h \* RSVRD1,0180h .bss \* \* DATA PAGE 4 (BLOCK BO) - DATA MEMORY LABELS. \* в0 PROGR, PROGL ; LOCATIONS FOR INTERNAL PROGRAM CODE. .bss COEFF, COEFL ; LOCATIONS FOR COEFFICIENT MEMORY. .bss .bss FREEO,0100h-(PROGL+COEFL) + DATA PAGE 6 (BLOCK B1) - DATA MEMORY LABELS. \* \* Β1 ONE,1 ; RESERVED FOR DATA VALUE OF 1. .bss FILOUT,1 ; FILTER OUTPUT SIGNAL VALUE. .bss .bss FILIN,1 ; FILTER INPUT SIGNAL VALUE. .bss SIG,13 .bss SIGNAL,1 ; LAST SIGNAL DELAY VALUE. .end
## 5.5 Fundamental Logical and Arithmetic Operations

Although the TMS320C2x instruction set is oriented toward digital signal processing, the same fundamental operations of a general-purpose processor are included. This section explains basic operations of the TMS320C2x Central Arithmetic Logic Unit (CALU), particularly accumulator operations, the status register effect on data processing, and bit manipulation.

The TMS320C2x provides a complete set of logical operations, including AND, OR, XOR, and CMPL (complement) instructions. This enables the device to perform any logical function. These instructions may be used to perform sign magnitude to two's complement or the reverse conversions.

The contents of the accumulator may be stored in data memory using the SACH and SACL instructions or stored in the stack by using the PUSH instruction. The accumulator may be loaded from data memory using the ZALH and ZALS instructions, which zero the accumulator before loading the data value. The ZAC instruction zeroes the accumulator. POP can be used to restore the accumulator contents from the stack.

The accumulator is also affected by the ABS and NEG instructions. ABS replaces the contents of the accumulator with the absolute value of its contents. NEG generates the arithmetic complement of the accumulator in two'scomplement form.

### 5.5.1 Status Register Effect on Data Processing

Three data processing options allow the ALU to automatically suppress sign extension, manage overflow, or scale product accumulations. These options are enabled or disabled through bits in the status registers. These options function in parallel with normal execution of the instructions and cause no additional machine cycles, therefore no performance overhead.

The sign-extension mode option is used to determine whether or not the shifted data values fetched for ALU operations should be sign-extended. The SXM status bit controls this operation. This bit is set to '1' for enabling sign extension using the SSXM instruction, and set to '0' for suppressing sign extension using the RSXM instruction. This operation affects all the instructions that include a shift of the incoming data value, i.e., ADD, ADDT, ADLK, LAC, LACT, LALK, SBLK, SFR, SUB, and SUBT.

The overflow mode option is used to minimize the effects of an arithmetic overflow by forcing the accumulator to saturate at the largest positive value (or in the case of underflow, the largest negative value). The OVM status bit controls this operation. The overflow mode is enabled by setting the OVM bit to a '1' using the SOVM instruction, and reset using the ROVM instruction. This feature affects all arithmetic operations in the ALU.

The product register shift mode option forces all products to be shifted before they are accumulated. The products can be left-shifted one bit to delete the extra sign bit in the multiply of two 16-bit signed numbers. The products can be left-shifted four bits to delete the extra sign bits in multiplying a 16-bit data value by a 13-bit constant. The product shifter can also be used to shift all products six bits to the right to allow up to 128 product accumulations without the threat of an arithmetic overflow, thereby avoiding the overhead of overflow management. The shifter can be disabled to cause no shift in the product when working with integer or 32-bit precision operations. This also maintains compatibility with TMS320C1x code. These operations are controlled by the value contained in the PM bits of status register ST1. The PM bits are set using the SPM instruction. This feature affects all the instructions that use the product of the multiplier, i.e., APAC, LTA, LTD, LTP, LTS, MAC, MACD, MPYA, MPYS, PAC, SPAC, SPH, SPL, SQRA, and SQRS.

### 5.5.2 Bit Manipulation

The BIT instruction tests any of the 16 bits of the addressed data word. The specified bit is copied into the TC of the status register. The bit tested is specified by a bit code in the opcode of the instruction. Either the BBZ (branch on TC bit = 0) or BBNZ (branch on TC bit = 1) instructions check the bit and allow branching to a service routine.

Bit testing is useful in control applications where a number of states or conditions may be latched externally and read into the TMS320C2x via an IN instruction. At this point, individual bits can be tested and branches taken for appropriate processing.

Since the BIT instruction requires the bit code to be specified with the instruction, it cannot be placed in a loop to test several different bits of a data word or bits determined by prior processing for efficient use. The TMS320C2x also has a BITT instruction in which the bit code is specified in the T register. Since the T register can easily be modified, BITT may be used to test all bits of a data word if placed within a loop or to test a bit location determined by past processing.

### Example 5-22. Using BIT and BBZ

\* THIS ROUTINE USES THE BIT INSTRUCTION TO TEST THE CONDITION OF AN EXTERNAL MUX. BIT 4 DETERMINES THE UTILITY OF THE \* \* REMAINING DATA. IF ZERO, A COUNTER IS INCREMENTED. IF ONE, ADDITIONAL PROCESSING OCCURS AND THE COUNTER IS CLEARED. THE ROUTINE IS INVOKED WHENEVER A TIMER INTERRUPT OCCURS. TIME SST STO ; SAVE STATUS REGISTER STO. LDPK 0 LARP AR3 IN DAT, PA8 ; READ IN VALUE. ; TEST BIT 4. BIT DAT,OBh BBZ TNCR ; BRANCH AND INCREMENT IF POSITIVE. ; CLEAR THE COUNTER. LARK AR3,0 LST STO ; RELOAD THE STATUS REGISTER. EINT ; ENABLE INTERRUPTS. RET ; RETURN TO INTERRUPTED ROUTINE. ; INCREMENT THE COUNTER. INCR MAR \*+ ; RELOAD THE STATUS REGISTER. LST STO EINT ; ENABLE INTERRUPTS. RET ; RETURN TO INTERRUPTED ROUTINE.

# Example 5-23. Using BITT and BBNZ

* THIS * OF AN * WHEN * INDIV * OF TH * INTEN *	ROUTI N EXTE PRIOF VIDUAI HE TES RRUPT	NE USES THE I ERNAL MUX. A PROCESSING PROCESSING STED BIT. THE OCCURS.	BI BH W	TT INSTRUCTION TO TEST THE CONDITION IT IN THE MUX IS SIGNIFICANT ONLY AS DESIGNATED THE BIT TO BE ACTIVE. ILL TAKE PLACE BASED UPON THE STATE BITS ARE TESTED EACH TIME A TIMER
TIME	SST LDPK LARP LAR LRLK IN B	STO O AR3 AR3,BCNT AR4,BTBL DAT,PA8 LTEST,*-,4	;;;;;	SAVE STATUS REGISTER STO. LOAD COUNT OF ACTIVE BITS. LOAD THE BIT TABLE ADDRESS. READ IN VALUE.
TMLOOP	LT BITT BBNZ	*+,3 DAT LTEST	;;;	LOAD BIT CODE. TEST SPECIFIED BIT. BRANCH IF BIT IS ONE.
LTEST	BANZ LST EINT RET	TMLOOP,*-,4 STO	;;;	RELOAD THE STATUS REGISTER. ENABLE INTERRUPTS. RETURN TO INTERRUPTED ROUTINE.

## **5.6** Advanced Arithmetic Operations

The TMS320C2x provides special instructions that facilitate efficient execution of arithmetic-intensive DSP algorithms, such as MACD, SQRA, SUBC, and NORM. Explanations and examples of how to use these instructions with overflow management and for data move, multiplication-accumulation, division, floating-point arithmetic, indexed addressing, and extended-precision arithmetic are included in this section.

## 5.6.1 Overflow Management

The TMS320C25 has four features that can be used to handle overflow management. These include the branch on overflow conditions, accumulator saturation (overflow mode), product register right shift, and accumulator right shift. These features provide several options for overflow protection within an algorithm.

A program can branch to an error handler routine on an overflow of the accumulator by using the BV (branch on overflow) instruction or bypass an error handler by using the BNV (branch if no overflow) instruction. These instructions can be performed after any ALU operation that may cause an accumulator overflow.

The overflow mode is a useful feature for DSP applications. This mode simulates the saturation effect characteristic of analog systems. When enabled, any overflow in the accumulator results in the accumulator contents being replaced with the largest positive value (7FFFFFFh) if the overflowed number is positive, or the largest negative value (80000000h) if negative. The overflow mode is controlled by the OVM bit of status register ST0 and can be changed by the SOVM (set overflow mode), ROVM (reset overflow mode), or LST (load status register) instructions. Overflows can be detected in software by testing the OV (overflow) bit in status register ST0. When a branch is used to test the overflow bit, OV is automatically reset. Note that the OV bit does not function as a carry bit. It is set only when the absolute value of a number is too large to be represented in the accumulator, and it is not reset except by specific instructions.

Another method of overflow management, which applies to multiply-accumulate operations, is the use of the right shifter of the product register. The right shifter, which operates with no cycle overhead, allows up to 128 accumulations without the possibility of an overflow. The least-significant six bits of the product are lost, and the MSBs are filled with sign bits. This feature is initiated by setting the PM bits of status register ST1 to '11' using the SPM or LST1 instructions.

The TMS320C2x also has a right shift of the accumulator (using the SFR instruction) to scale down the accumulator when it nears overflow.

### 5.6.2 Scaling

Scaling the data coming into the accumulator or already in the accumulator is useful in signal processing algorithms. This is frequently necessary in adaptation or other algorithms that must compute and apply correction factors or normalize intermediate results. Scaling and normalizing are implemented on the TMS320C2x via right and left shifts in the accumulator and shifts of data on the incoming path to the accumulator.

Right and left shifts of the accumulator can be performed using the SFL and SFR instructions. SFL performs a logical left shift. SFR performs logical or arithmetic right shifts depending on the state of the SXM bit in the status register. A one in the SXM bit, corresponding to sign-extension enabled, causes an arithmetic shift to be performed.

In addition to the shift instructions, data can be left-shifted 0 to 15 bits when the accumulator is loaded using a LAC instruction, and left-shifted 0, 1, or 4 bits on the TMS32020 or 0 to 7 bits on the TMS320C25 when storing from the accumulator using SACH or SACL instructions. These shifts can be used for loading numbers into the high 16 bits of the accumulator and renormalizing the result of a multiply. The incoming left shift of 0 to 15 bits can be supplied in the instruction itself or can be taken from the lowest four bits of the T register. Left shifts of data fetched from data memory are available for loading the accumulator (LAC/LACT), adding to the accumulator (SUB/SUBT). The contents of the P register may also be shifted prior to accumulation.

### 5.6.3 Moving Data

Many DSP applications must perform convolution operations or other operations similar in form. These operations require data to be shifted or delayed. The DMOV, LTD, and MACD instructions can perform the needed data moves for convolution.

The data move function allows a word to be copied from the currently addressed data memory location in on-chip RAM to the next higher location while the data from the addressed location is being operated upon (e.g., by the CALU). The data move and the CALU operation are performed in the same cycle. In addition, an ARAU operation may also be performed in the same cycle when using the indirect addressing mode. The data move function is useful in implementing algorithms, such as convolutions and digital filtering, where data is being passed through a time window. It models the  $z^{-1}$  delay operation encountered in those applications. The data move function is continuous across the boundary of the on-chip data memory blocks B0, B1, and B2. However, the data move function cannot be used if off-chip memory is referenced.

In Example 5-24, the following equation is implemented:

$$Y(n) = \sum_{k=0}^{2} H(k) X(n-k)$$

where the H values stay the same, and the X values are shifted each time the microprocessor performs one of the following series of multiplications (similar to operations performed in FIR filters):

First Series:	Y(2) = (H0)(X2) + (H1)(X1) + (H2)(X0)
Second Series:	Y(3) = (H0)(X3) + (H1)(X2) + (H2)(X1)
Third Series:	Y(4) = (H0)(X4) + (H1)(X3) + (H2)(X2)

The MACD instruction, which combines accumulate and multiply operations with a data move, is tailored to the type of calculation shown in the summation equation above. In order to use MACD, the H values have been stored in block B0, configured as program RAM, and the X values have been read into block B1 of data RAM as shown in Figure 5-2.



Figure 5-2. MACD Operation

Also in Example 5-24, the summation in the above equation is performed in the reverse order, i.e., from K = 2 to 0, due to the operation of the data move function. This results in the oldest X value being used and discarded first.

If the MACD instruction is replaced with the following two instructions, then the MAC instruction can be utilized with the same results.

In cases where many more than three MACD instructions are required, the RPT or RPTK instructions may be used with MACD, yielding the same computational results but using less assembly code.

### Example 5-24. Using MACD for Moving Data

*	THIS	ROUT	INE IMPLEMEN	NTS A SINGLE PASS OF A THIRD-ORDER FIR
*	FILT	ER. IT	r is assume	D THAT THE H AND X VALUES HAVE ALREADY
*	BEEN	LOADE	ED INTO THE	IR RESPECTIVE MEMORY LOCATIONS, THAT
*	THE	ACCUM	JLATOR AND I	P REGISTER ARE BOTH RESET TO ZERO, AND
*	THAT	AR1	LS POINTING	AT XO. NOTE THAT THE MACD INSTRUCTION
*	MAY	BE USE	ED IN THE RI	EPEAT MODE, BUT IT IS NOT IMPLEMENTED
*	HERE			
*				
Fl	R	CNFP	;	CONFIGURE BLOCK BO AS PROGRAM MEMORY.
		LARP	1 ;	AR1 SHOULD POINT AT THE X VALUES.
		MAC	OFFOOh,*-;	P = (XO)(H2)
		MACD	OFFO1h,*-;	ACC = (XO)(H2)
		MACD	OFFO2h.*	ACC = (X0)(H2) + (X1)(H1)
		APAC	, ,	ACC = (X0)(H2) + (X1)(H1) + (X2)(H0)
		CNFD	;	CONFIGURE BLOCK BO AS DATA MEMORY.
		RET	;	RETURN TO MAIN PROGRAM.

#### 5.6.4 Multiplication

The TMS320C2x hardware multiplier normally performs two's-complement 16-bit by 16-bit multiplies and produces a 32-bit result in one processor cycle. A single TMS320C25 instruction, MPYU, can be used to multiply two 16-bit unsigned numbers. To multiply two operands, one operand must be loaded into the T register (TR). The second operand is moved by the multiply instruction to the multiplier, which then produces the product in the P register (PR). Before another multiply can be performed, the contents of the PR must be moved to the accumulator. A single-multiply program is shown in Example 5-25. By pipelining multiplies and PR moves, most multiply operations can be performed with a single instruction.

A common operation in DSP algorithms is the summation of products. The MAC instruction, normally performed in multiple cycles, adds the contents of the PR to the accumulator and then simultaneously reads two values and multiplies them. When using the MAC instruction, a data memory value is multiplied by a program memory value. One of the operands can come from block B1 or B2 in on-chip data memory while the other operand may come from block B0. Block B0 must be configured as program memory when it supplies the second operand. Pipelining of the MAC instruction with a repeat instruction results in an execution time for each succeeding multiply-and-accumulate operation of only one cycle.

#### Example 5-25. Multiply

* THIS * 200h *	ROUTI AND 2	NE MU 201h	ULTIP WITH	LIES THE	S TWO VALUES IN DATA MEMORY LOCATIONS RESULT STORED IN 202h AND 203h.
MUL	LRLK LARP	AR1, 1	200h	;	POINT AT BLOCK BO.
	LT	*+		;	GET FIRST VALUE AT 200h.
	MPY	*+		;	MULTIPLY BY VALUE AT 201h.
	PAC			;	PUT RESULT IN ACCUMULATOR.
	SACL	*+		;	STORE LOW WORD AT 202h.
	SACH	*		;	STORE HIGH WORD AT 203h.
	RET			;	RETURN TO MAIN PROGRAM.

The pipelining of the MAC and MACD instructions incurs a certain amount of overhead in execution. In those cases where speed is more critical than program memory, it may be beneficial to use LTA or LTD and MPY instructions rather than MAC or MACD. Example 5-26 and Example 5-27 show an implementation of multiply-accumulates using the MAC instruction. Example 5-28 shows an implementation of multiply-accumulates using the LTA-MPY instruction pair. Figure 5-3, Figure 5-4, and Figure 5-5 provide graphically the information necessary to determine the efficiency of use for each of the techniques.

### Example 5-26. Multiply-Accumulate Using the MAC Instruction (TMS32020)

* * *			CI CY	LOCK CLES	TOTAL CYC	CLOCK LES	PROGRAM MEMORY	TOTAL ME	PROGRAM MORY
	LARP LRLK CNFP ZAC MPYK RPTK MAC APAC	AR1 AR1,300h 0 N-1 OFF00h,*+	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1 2 1 1 1 + N 1	10	+ N	1 2 1 1 1 2 1		10

### Example 5-27. Multiply-Accumulate Using the MAC Instruction (TMS320C25)

* * *			CI CY	LOCK CLES	TOTAL CYC	CLOCK	PROGRAM MEMORY	TOTAL ME	PROGRAM MORY
	LARP LRLK CNFP ZAC MPYK RPTK MAC APAC	AR1 AR1,300h 0 N-1 OFFOOh,*+	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1 2 1 1 1 + N 1	11	+ N	1 2 1 1 1 2 1		10

#### Example 5-28. Multiply-Accumulate Using the LTA-MPY Instruction Pair

* * *			C: CY	LOCK	TOTAL CYC	CLOCK LES	PROGRAM MEMORY	I TOTAL ME	PROGRAM MORY
	ZAC LT MPY LTA MPY	D1 C1 D2 C2	;;;;;;	1 1 1 1 1			1 1 1 1 1		
	•		;		2	N			2N
	LTA MPY APAC	DN CN	;;;;	1 1 1	2 +	2N	1 1 1	2	+ 2N



Figure 5-3. Execution Time vs. Number of Multiply-Accumulates (TMS32020)



Figure 5-4. Execution Time vs. Number of Multiply-Accumulates (TMS320C25)



Figure 5-5. Program Memory vs. Number of Multiply-Accumulates

In numerical analysis, it is often necessary to square numbers along with adding or subtracting. The TMS320C2x has two instructions, SQRA and SQRS, that accomplish this in a single machine cycle. The result of the previous operation in the PR is first added to the accumulator if SQRA is used, or subtracted from the accumulator if SQRS is used. Then the data value addressed is squared, and the result is stored in the PR. Example 5-29 uses the SQRA instruction to perform the computation.

### Example 5-29. Using SQRA

\* THIS ROUTINE USES THE SORA INSTRUCTION TO COMPUTE THE SOUARE OF THE DISTANCE BETWEEN TWO POINTS WHERE D\*\*2 IS DEFINED AS FOLLOWS: \* \*  $D^{**2} = (XA - XB)^{**2} + (YA - YB)^{**2}$ DIST LAC XA SUB ΧВ SACL XT ; XT = XA - XBLAC YΑ SUB YB SACL YT ; YT = YA - YBSORA XT (P) = XT\*\*2; (ACC) = 0ZAC SORA YT ; (P) =  $YT^{*2}$ , (ACC) =  $XT^{*2}$ ; (ACC) =  $XT^{*2} + YT^{*2} = D^{*2}$ APAC RET ; RETURN TO MAIN PROGRAM.

When performing multiply-and-accumulate operations, it may be desirable to shift the product before adding it to the accumulator. This can be accomplished simultaneously with the MAC instruction by using the product shift mode on the TMS320C25. This mode, controlled by two bits in the PM field of status register ST1, shifts the value from the PR while it is transferred to the accumulator. The contents of the PR are not shifted.

### 5.6.5 Division

Division is implemented on the TMS320C2x by repeated subtractions using SUBC, a special conditional subtract instruction. Given a 16-bit positive dividend and divisor, the repetition of the SUBC command 16 times produces a 16-bit quotient in the low accumulator and a 16-bit remainder in the high accumulator.

SUBC implements binary division in the same manner as is commonly done in long division. The dividend is shifted until subtracting the divisor no longer produces a negative result. For each subtract that does not produce a negative answer, a one is put in the LSB of the quotient and then shifted. The shifting of the remainder and quotient after each subtract produces the separation of the quotient and remainder in the low and high halves of the accumulator.

There are similarities between long division and the SUBC method of division. Both methods are used to divide 33 by 5.

## **Software Applications - Advanced Arithmetic Operations**

LONG DIVISION:			
0000000000000101	00000000000000000000000000000000000000		Quotient
	-101 11		Remainder
SUBC METHOD:			
32 HIGH ACC	LOW ACC 0		COMMENT
00000000000000000000000000000000000000	00000000000000000000000000000000000000	(1)	Dividend is loaded into ACC. The divisor is left-shifted 15 and sub- tracted from ACC. The subtraction is negative, so discard the result and shift left the ACC one bit.
00000000000000000000000000000000000000	0000000001000010 1000000000000000 0111111	(2)	2nd subtract produces negative answer, so discard result and shift ACC (dividend) left.
1	•		•
00000000000000000000000000000000000000	00100000000000000 10000000000000000 101000000	(14)	14th SUBC command. The result is positive. Shift result left and replace LSB with '1'.
 000000000000000000000000000000000000	00100000000000000 10000000000000000 101000000	(14) (15)	the SUBC command. The result is positive. Shift result left and replace LSB with '1'. Result is again positive. Shift result left and replace LSB with '1'.
00000000000000000000000000000000000000	00100000000000000000000000000000000000	(14) (15)	14th SUBC command. The result is positive. Shift result left and replace LSB with '1'. Result is again positive. Shift result left and replace LSB with '1'.
00000000000000000000000000000000000000	0010000000000000 10000000000000000 101000000	(14) (15) (16)	the SUBC command. The result is positive. Shift result left and replace LSB with '1'. Result is again positive. Shift result left and replace LSB with '1'. Last subtract. Negative answer, so discard result and shift ACC left.
00000000000000000000000000000000000000	00100000000000000000000000000000000000	(14) (15) (16)	the SUBC command. The result is positive. Shift result left and replace LSB with '1'. Result is again positive. Shift result left and replace LSB with '1'. Last subtract. Negative answer, so discard result and shift ACC left. Answer reached after 16 SUBC instructions.

The condition of the divisor, less than the shifted dividend, is determined by the sign of the result, both the dividend and divisor must be positive when using the SUBC command. Thus, the sign of the quotient must be determined and the quotient computed using the absolute value of the dividend and divisor.

Integer and fractional division can be implemented with the SUBC instruction as shown in Example 5-30 and Example 5-31, respectively. When implementing a divide algorithm, it is important to know if the quotient can be represented as a fraction and the degree of accuracy to which the quotient is to be computed. For integer division, the absolute value of the numerator must be greater than the absolute value of the denominator. For fractional division, the absolute value of the numerator must be less than the absolute value of the denominator.

## Example 5-30. Using SUBC for Integer Division

* *	THIS	ROUTI	INE IMPLE	MENTS INTEGER DIVISION.
DN	11	LT MPY PAC	NUMERA DENOM	; GET SIGN OF QUOTIENT.
		SACH LAC ABS	TEMSGN DENOM	; SAVE SIGN OF QUOTIENT.
		SACL LAC ABS	DENOM NUMERA	; MAKE DENOMINATOR POSITIVE. ; ALIGN NUMERATOR.
*				
*	IF D	IVISOR	R AND DIV	IDEND ARE ALIGNED, DIVISION CAN START
*	HERE	•		
		RPTK SUBC SACL	15 DENOM QUOT	; 16-CYCLE DIVIDE LOOP.
		LAC BGEZ ZAC	TEMSGN DONE	; DONE IF SIGN IS POSITIVE.
DC	ONE	SUB SACL LAC	QUOT QUOT QUOT	; NEGATE QUOTIENT IF NEGATIVE.
		RET	~	; RETURN TO MAIN PROGRAM.

## Example 5-31. Using SUBC for Fractional Division

*	THIS	ROUT	INE IMPLE	EMENTS FRACTIONAL DIVISION.
Dì	11	LT MPY PAC	NUMERA DENOM	; GET SIGN OF QUOTIENT.
		SACH LAC ABS	TEMSGN DENOM	; SAVE SIGN OF QUOTIENT.
		SACL ZALH ABS	DENOM NUMERA	; MAKE DENOMINATOR POSITIVE. ; ALIGN NUMERATOR.
*				
* * *	IF DI HERE	IVISOI •	R AND DIV	VIDEND ARE ALIGNED, DIVISION CAN START
		RPTK SUBC SACL	14 DENOM QUOT	; 15-CYCLE DIVIDE LOOP.
		BGEZ ZAC	DONE	; DONE IF SIGN IS POSITIVE.
DC	ONE	SUB SACL LAC	QUOT QUOT QUOT	; NEGATE QUOTIENT IF NEGATIVE.
		RET	~	; RETURN TO MAIN PROGRAM.

### **5.6.6** Floating-Point Arithmetic

Floating-point numbers are often represented on microprocessors in a twoword format of mantissa and exponent. The mantissa is stored in one word. The exponent, the second word, indicates how many bit positions from the left the decimal point is located. If the mantissa is 16 bits, a 4-bit exponent is sufficient to express the location of the decimal point. Because of its 16-bit word size, the 16/4-bit floating-point format functions most efficiently on the TMS320C2x. The theory and implementation of floating-point arithmetic has been presented in an application report in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

Operations in the TMS320C2x central ALU are performed in two'scomplement fixed-point notation. To implement floating-point arithmetic, operands must be converted to fixed point for arithmetic operations, and then converted back to floating point.

Conversion to floating-point notation is performed by normalizing the input data, i.e., shifting the MSB of the data word into the MSB of the internal memory word. The exponent word then indicates how many shifts are required. To multiply two floating-point numbers, the mantissas are multiplied and the exponents added. The resulting mantissa must be renormalized; since the input operands are normalized, no more than one left shift is required to renormalize the result.

Floating-point addition or subtraction requires shifting the mantissa so that the exponents of the two operands match. The difference between the exponents is used to left-shift the lower power operand before adding. Then, the output of the add must be renormalized.

TMS320C2x instructions useful in floating-point operations are the NORM, LACT, ADDT, and SUBT instructions. NORM may be used to convert fixed-point numbers to floating-point. LACT may be used to convert back to fixed-point numbers. Addition and subtraction can be computed in floating point using ADDT and SUBT.

Example 5-32 and Example 5-33 perform a floating-point multiply on the TMS32020 and TMS320C25, respectively. The mantissas are assumed to be in Q15 format. Q15, one of the various types of Q format, is a number representation commonly used when performing operations on non-integer numbers. In Q format, the Q number (15 in Q15) denotes how many digits are located to the right of the binary point. A 16-bit number in Q15 format, therefore, has an assumed binary point immediately to the right of the most significant bit. Since the most significant bit constitutes the sign of the number, the numbers in Q15 may take on values from +1 (represented by +0.99997...) to -1.

### Example 5-32. Using NORM for Floating-Point Multiply (TMS32020)

```
THIS SUBROUTINE PERFORMS A FLOATING-POINT MULTIPLY USING
*
*
  THE NORM INSTRUCTION. THE INPUTS AND OUTPUTS ARE OF THE
*
  FORM:
*
         C = MC * 2**EC
*
\star SINCE THE MANTISSAS, MA AND MB, ARE NORMALIZED, MC CAN BE \star NORMALIZED WITH A LEFT SHIFT OF EITHER 0 OR 1 IN THE
* ACCUMULATOR. THE EXPONENT OF THE RESULT IS ADJUSTED
* APPROPRIATELY. FOR EXAMPLE, MULTIPLICATION OF THE TWO
* NUMBERS A AND B, WHERE A = 0.1 \times 2 \times 2 AND B = 0.1 \times 2 \times 4,
* PROCEEDS AS FOLLOWS:
*
        1) A * B = 0.01 * 2**6
        2) A * B = 0.1 * 2**5
*
                                   (NORMALIZED RESULT)
*
MULT
       LAC
             EΑ
       ADD
             EΒ
                       ; EC = EXPONENT OF RESULT BEFORE
        SACL EC
                       ; NORMALIZATION.
       LT
             MA
       MPY
             MB
        PAC
                       ; (ACC) = MA * MB
                       ; TAKES CARE OF REDUNDANT SIGN BIT.
        SFL
       LARP ARO
       LAR
             ARO,O
                       ; ARO IS INITIALIZED TO 0.
*
       NORM
                       ; FINDS MSB AND MODIFIES ARO.
*
       SACH MC
                       ; MC = MA * MB (NORMALIZED)
             ARO, TMP
        SAR
       LAC
             EC
        SUB
             TMP
        SACL EC
       RET
                       ; RETURN TO MAIN PROGRAM.
```

#### Example 5-33. Using NORM for Floating-Point Multiply (TMS320C25)

```
THIS SUBROUTINE PERFORMS A FLOATING-POINT MULTIPLY USING
*
  THE NORM INSTRUCTION. THE INPUTS AND OUTPUTS ARE OF THE
* FORM:
بد
         C = MC * 2**EC
*
*
* SINCE THE MANTISSAS, MA AND MB, ARE NORMALIZED, MC CAN BE
* NORMALIZED WITH A LEFT SHIFT OF EITHER 0 OR 1 IN THE
* ACCUMULATOR. THE EXPONENT OF THE RESULT IS ADJUSTED
* APPROPRIATELY. FOR EXAMPLE, MULTIPLICATION OF THE TWO 
* NUMBERS A AND B, WHERE A = 0.1 \times 2 \times 2 AND B = 0.1 \times 2 \times 4,
* PROCEEDS AS FOLLOWS:
        1) A * B = 0.01 * 2**6
*
        2) A * B = 0.1 * 2**5
*
                                    (NORMALIZED RESULT)
MULT
        LAC
             ΕA
                       ; EC = EXPONENT OF RESULT BEFORE
        ADD
             EΒ
        SACL EC
                       ; NORMALIZATION.
       LT
             MA
       MPY
             MB
        PAC
                       (ACC) = MA * MB
*
        SFL
                       ; TAKES CARE OF REDUNDANT SIGN BIT.
       LARP AR5
                       ; AR5 IS INITIALIZED WITH EC.
             AR5,EC
        LAR
       NORM *-
                       ; FINDS MSB AND MODIFIES AR5.
                       ; MC = MA * MB (NORMALIZED)
        SACH MC
             AR5,EC
        SAR
                       ; RETURN TO MAIN PROGRAM.
        RET
```

Floating-point implementation programs often require denormalization as well as normalization to return results in a 16-bit format. Example 5-34 and Example 5-35 are tailored for denormalizing numbers that were normalized using the NORM instruction. This program assumes that the mantissa is in the accumulator and the exponent is in an auxiliary register, which is the format of the NORM instruction after execution.

### Example 5-34. Using LACT for Denormalization (TMS32020)

THIS ROUTINE DENORMALIZES NUMBERS NORMALIZED BY THE NORM INSTRUCTION. THE DENORMALIZED NUMBER WILL BE IN THE ACCUMULATOR. ; USE AR1 TO POINT AT BLOCK BO. DENORM LARP 1 LRLK AR1,200h SAR ARO,\*+ ; STORE EXPONENT AT 200h. SACH \*-: STORE MANTISSA AT 201h. SUBTRACT EXPONENT FROM 16 TO DETERMINE THE NUMBER OF SHIFTS \* REQUIRED TO DENORMALIZE. LAC \* : LOAD ACCUMULATOR WITH EXPONENT. OUT ; CHECK FOR ZERO EXPONENT. ΒZ LACK 10h SUB \* \* SACL LT\*+ LACT \* ; DENORMALIZE NUMBER. ; RETURN TO MAIN PROGRAM. RET OUT ; POINT TO MANTISSA. MAR \*+ ZALH \* ; LOAD ACCUMULATOR WITH RESULT. RET ; RETURN TO MAIN PROGRAM.

### Example 5-35. Using LACT for Denormalization (TMS320C25)

\* THIS ROUTINE DENORMALIZES NUMBERS NORMALIZED BY THE NORM \* INSTRUCTION (NORM \*-). THE DENORMALIZED NUMBER WILL BE IN \* THE ACCUMULATOR. ; USE AR1 TO POINT AT BLOCK BO. DENORM LARP 1 LRLK AR1,200h SAR AR4,\*+ ; STORE EXPONENT AT 200h. SACH \*-; STORE MANTISSA AT 201h. \* LAC \* : LOAD ACCUMULATOR WITH EXPONENT. ΒZ OUT ; CHECK FOR ZERO EXPONENT. LT\*+ LACT \* ; DENORMALIZE NUMBER. ; RETURN TO MAIN PROGRAM. RET MAR \*+ ; POINT TO MANTISSA. OUT ZALH \* ; LOAD ACCUMULATOR WITH RESULT. RET ; RETURN TO MAIN PROGRAM.

### 5.6.7 Indexed Addressing

The Auxiliary Register Arithmetic Unit (ARAU) allows the next indirect address to be calculated using increment/decrement calculations or indexed addressing in parallel to the current arithmetic operation. For example, in the multiplication of two matrices, the operation requires addressing across the rows (incrementing the address by one) or down the columns (incrementing by n). Example 5-36 gives the code for multiplying a row times a column of two 10 x 10 matrices. The first matrix resides in data RAM block B1, and the second matrix resides in block B0.

### Example 5-36. Row Times Column

LARK 0,0Ah	;	SET INDEX TO 10.
LARP 1	;	USE AR1 FOR ADDRESSING THE COLUMN.
LRLK 1,300h	;	POINT AR1 TO THE START OF BLOCK B1.
CNFP	;	SET BO TO PROG ADDRESS FOR PIPELINE.
ZAC	;	INITIALIZE THE ACCUMULATOR.
МРҮК О	;	CLEAR THE PRODUCT REGISTER.
RPTK 9	;	REPEAT 10 TIMES AS MATRIX DIMENSION.
MAC OFFOOh,*0+	+;	MULTIPLY ROW TIMES COLUMN.
APAC	;	EXECUTE FINAL ACCUMULATION.
	;	ACCUMULATOR CONTAINS PRODUCT.

The algorithm in Example 5-36 executes in 22 machine cycles. The key to this performance is the parallel addressing of both multiplicands simultaneously. The operation is made possible by the use of the data bus to fetch one multiplicand and the program bus to fetch the other. The auxiliary register indexes down the column of one matrix while the PC generates incremental addressing of each row of the other matrix. Each cycle of the repeat loop performs the following operations:

- 1) Accumulates the previous product,
- Multiplies the row element times the column element,
- 3) Increments the row address, and
- 4) Indexes the column address.

### 5.6.8 Extended-Precision Arithmetic

Numerical analysis, floating-point computations, or other operations may require arithmetic to be executed with more than 32 bits of precision. Since the TMS320C2x are 16/32-bit fixed-point processors, software is required for the extended-precision of arithmetic operations. Subroutines that perform the extended-arithmetic functions for both the TMS32020 and TMS320C25 are provided in the examples of this section. The technique consists of performing the arithmetic by parts, similar to the way in which longhand arithmetic is done.

The TMS320C25 has two features that help to make extended-precision calculations more efficient. One of the features is the carry status bit. This bit is affected by all arithmetic operations of the accumulator (ABS, ADD, ADDC, ADDH, ADDK, ADDS, ADDT, ADLK, APAC, LTA, LTD, LTS, MAC, MACD, MPYA, MPYS, NEG, SBLK, SPAC, SQRA, SQRS, SUB, SUBB, SUBC, SUBH, SUBK, SUBS, and SUBT). The carry bit is also affected by the rotate and shift accumulator instructions (ROL, ROR, SFL, and SFR) or may be explicitly modified by the load status register ST1 (LST1), reset

(SC) instructions. For proper operation, the overflow mode bit should be reset (OVM = 0) so that the accumulator results will not be loaded with the saturation value. Note that this means that some additional code may be required if overflow of the most significant portion of the result is expected.

The carry bit is set whenever the addition of a value from the input scaling shifter or the P register to the accumulator contents generates a carry out of bit 31. Otherwise, the carry bit is reset since the carry out of bit 31 is a zero. One exception to this case is the ADDH instruction which can only set the carry bit. This allows the accumulation to generate the proper single carry when either the addition to the lower or upper half of the accumulator actually causes the carry. The following examples help to demonstrate the significance of the carry bit on the TMS320C25 for additions:

С	MSB	LSB		С	MSB	LSB	
× +	FFFF	F F F F <u>1</u>	ACC	× +	F F F F F F F F	F F F F F F F F	ACC
1	0000	0000		1	FFFF	FFFE	
× _	7 F F F	FFFF 1	ACC	× _	7 F F F F F F F	FFFF	ACC
0	8000	0000		1	7 F F F	FFFE	
× _	8000	0000	ACC	× <sub>+</sub>	8000 FFFF	0000	ACC
0	8000	0001		1	7 F F F	FFFF	
1	0000	0000	ACC	1	FFFF	FFFF	
0	0000	0001		1	0000	0000	(NDDC)
1	8000	FFFF	ACC	1	8000	FFFF	ACC
1	8000	FFFF	(ADDH)	1	FFFF	FFFF	(ADDH)

Example 5-37 shows an implementation of two 64-bit numbers added to each other to obtain a 64-bit result. This example, which adds 16-bit parts and generates a carry (C) bit in the accumulator, will run on the TMS32020.

#### Example 5-37. 64-Bit Addition (TMS32020)

\* TWO 64-BIT NUMBERS ARE ADDED TO EACH OTHER PRODUCING A 64-BIT RESULT. THE NUMBERS X (X3,X2,X1,X0) AND Y (Y3,Y2,Y1,Y0) ARE ADDED RESULTING IN W (W3,W2,W1,W0). X3 X2 X1 X0 \* + Y3 Y2 Y1 Y0 \* \* W3 W2 W1 WO ADD64 ZALS XO ; ACC =  $00 \times 10$ ADDS YO ; ACC = 00 X0 + 00 Y0 = C W0 SACL WO SACH CARRY LAC CARRY ; ACC = 00 C; ACC = 00 C + 00 X1ADDS X1 ADDS Y1 ; ACC = 00 C + 00 X1 + 00 Y1 = C W1 SACL W1 SACH CARRY LAC CARRY ; ACC = 00 CADDS X2 ; ACC = 00 C + 00 X2ADDS Y2 ; ACC = 00 C + 00 Y2 + 00 Y2 = C W2 SACH CARRY LAC CARRY ; ACC = 00 C ; ACC = 00 C + 00 X3ADDS X3 ; ACC = 00 C + 00 X3 + 00 Y3 = C W3 ADDS Y3 SACL W3 RET

Example 5-38 performs the same addition as Example 5-37 but is specific to both the TMS320C25 and TMS320E25. This implementation makes use of the carry (C) status bit, adding 32-bit parts.

### Example 5-38. 64-Bit Addition (TMS320C25)

\* TWO 64-BIT NUMBERS ARE ADDED TO EACH OTHER PRODUCING A \* 64-BIT RESULT. THE NUMBERS X (X3,X2,X1,X0) AND Y \* (Y3,Y2,Y1,Y0) ARE ADDED RESULTING IN W (W3,W2,W1,W0). \* X3 X2 X1 X0 \* + Y3 Y2 Y1 Y0 \* \_\_\_\_\_\_ W3 W2 W1 WO ; ACC = X1 00ADD64 ZALH X1 ADDS XO  $\therefore$  ACC = X1 X0 ADDS YO ; ACC = X1 X0 + 00 Y0 ADDH Y1 ; ACC = X1 X0 + Y1 Y0 = W1 W0 SACL WO SACH W1 ZALH X3 ; ACC = X3 00; ACC = X3 X2 + CADDC X2 ADDS Y2 ; ACC = X3 X2 + 00 Y2 + CADDH Y3 ; ACC = X3 X2 + Y3 Y2 + C = W3 W2SACL W2 SACH W3 RET

In a similar way to addition, the carry bit on the TMS320C25 is reset whenever the input scaling shifter or the P-register value subtracted from the accumulator contents generates a borrow into bit 31. Otherwise, the carry bit is set since no borrow into bit 31 is required. One exception to this case is the SUBH instruction which can only reset the carry bit. This allows the generation of the proper single carry when either the subtraction from the lower or upper half of the accumulator actually causes the borrow. The following examples help to demonstrate the significance of the carry bit for subtractions:

С	MSB	LSB		с	MSB	LSB	
×	0000	0000	ACC	× _	0 0 0 0 F F F F	0 0 0 0 F F F F	ACC
0	FFFF	FFFF		0	0000	0001	
× _	7 F F F	F F F F	ACC	× _	7 F F F F F F F	F F F F F F F F	ACC
1	7 F F F	FFFE		C	8000	0000	
× _	8000	0000	ACC	× _	8000 FFFF	0 0 0 0 F F F F	ACC
1	7 F F F	FFFF		0	8000	0001	
٥_	0000	0000	ACC (SUBB)	0_	FFFF	FFFF 0	ACC (SUBB)
0	FFFF	FFFF		1	FFFF	FFFE	
٥_	8000	F F F F 0 0 0 0	ACC (SUBH)	۰_	8000 FFFF	F F F F 0 0 0 0	ACC (SUBH)
0	7 F F F	FFFF		0	8001	FFFF	

Example 5-39 implements the subtraction of two 64-bit numbers on the TMS32020. A borrow (B) is generated within the accumulator for each of the 16-bit parts of the subtraction operation.

### Example 5-39. 64-Bit Subtraction (TMS32020)

\* TWO 64-BIT NUMBERS ARE SUBTRACTED, PRODUCING A 64-BIT \* RESULT. THE NUMBER Y (Y3,Y2,Y1,Y0) IS SUBTRACTED FROM \* X (X3,X2,X1,X0) RESULTING IN W (W3,W2,W1,W0). X3 X2 X1 X0 \* - Y3 Y2 Y1 Y0 \* W3 W2 W1 WO SUB64 ZALS XO ; ACC =  $00 \times 10$ SUBS YO ; ACC = 00 X0 - 00 Y0 = B W0SACL WO SACH BORROW LAC BORROW ; ACC = B; ACC = B + 00 X1ADDS X1 ; ACC = B + 00 X1 - 00 Y1 = B W1SUBS Y1 SACL W1 SACH BORROW LAC BORROW ; ACC = B ADDS X2 ; ACC = B + 00 X2; ACC = B + 00 X2 - 00 Y2 = B W2 SUBS Y2 SACL W2 SACH BORROW LAC BORROW ; ACC = B; ACC = B + 00 X3ADDS X3 SUBS Y3 : ACC = B + 00 X3 - 00 Y3 = B W3SACL W3 RET

The advantage of using the carry (C) status bit on the TMS320C25 in implementing the same subtraction as Example 5-39 is shown in the coding of Example 5-40.

#### Example 5-40. 64-Bit Subtraction (TMS320C25)

\* TWO 64-BIT NUMBERS ARE SUBTRACTED, PRODUCING A 64-BIT \* RESULT. THE NUMBER Y (Y3,Y2,Y1,Y0) IS SUBTRACTED FROM \* X (X3,X2,X1,X0) RESULTING IN W (W3,W2,W1,W0). X3 X2 X1 X0 \* - Y3 Y2 Y1 Y0 \* \_\_\_\_\_ \* W3 W2 W1 W0 ; ACC = X1 00SUB64 ZALH X1 ADDS X0 ; ACC = X1 X0; ACC = X1 X0 - 00 Y0SUBS YO SUBH Y1 ; ACC = X1 X0 - Y1 Y0 = W1 W0SACL WO SACH W1 ZALS X2 ; ACC = 00 X2SUBB Y2 ; ACC = 00 X2 - 00 Y2 - CADDH X3 ; ACC = X3 X2 - 00 Y2 - CSUBH Y3 ; ACC = X3 X2 - Y3 Y2 - C = W3 W2SACL W2 SACH W3 RET

The second feature of the TMS320C25 aiding in extended-precision calculations is the MPYU (unsigned multiply) instruction. The MPYU instruction allows two unsigned 16-bit numbers to be multiplied and the 32-bit result placed in the product register in a single cycle. Efficiency is gained by the ability to generate partial products from the 16-bit portions of a 32-bit or larger value instead of having to split the value into 15-bit or smaller parts.

Example 5-41 and Example 5-42 show implementations of multiplying two 32-bit numbers to obtain a 64-bit result. The coding of Example 5-41 will perform the 32-bit multiply on a TMS32020. The advantage in using the MPYU instruction can be observed in Example 5-42, which will execute on the TMS320C25.

### Example 5-41. 32 x 32-Bit Multiplication (TMS32020)

\* TWO 32-BIT NUMBERS ARE MULTIPLIED, PRODUCING A 64-BIT RESULT. \* THE NUMBERS X (X1,X0) AND Y (Y1,Y0) ARE MULTIPLIED RESULTING \* IN W (W3,W2,W1,WO). \* \* X1 X0 \* Y1 Y0 x \* \_\_\_\_\_\_ \* X0\*Y0 \* X1\*Y0 \* X0\*Y1 \* X1\*Y1 \* -----\* W3 W2 W1 WO \* \* THE PROCEDURE FOR MULTIPLICATION IS TO SEPARATE THE 32-BIT \* MAGNITUDE VALUES OF X AND Y INTO THREE PARTS OF 2, 15, AND 15 \* BITS EACH. THE MULTIPLICATION BY PARTS THEN PRODUCES A 5-PART \* RESULT OF 3, 15, 15, 15, AND 15 BITS, WHICH ARE RECOMBINED \* INTO FOUR DATA WORDS OF 16 BITS EACH. \* X2 X1 X0 \* Y2 Y1 Y0 x \* \_\_\_\_\_ \* X0\*Y0 \* X1\*Y0 \* X0\*Y1 \* x2\*Y0 \* X1\*Y1 \* X0\*Y2 \* X2\*Y1 \* X1\*Y2 \* X2\*Y2 \* -----\* W4 W3 W2 W1 WO \* DETERMINE THE SIGN OF THE PRODUCT. \* MPY32 ZALS X1 ; ACCL = SXXX XXXX XXXX XXXX ; ACCL = S--- ----XOR Y1 SACH SIGN,1 ; SAVE THE PRODUCT SIGN 0=+, 1=-. \* TAKE THE ABSOLUTE VALUE OF BOTH X AND Y AND REPARTITION. ; ACC = X1 00ABSX ZALH X1 ; ACC = X1 X0ADDS XO ABS SACH X1,1 ; SAVE |X2X1|. M7FFF AND SACL XO ; SAVE |XO|. ZALS X1 SACH X2,1 ; SAVE |X2|. AND M7FFF SACL X1 ; SAVE |X1|. ZALH Y1. ABSY ; ACC = Y1 00; ACC = Y1 YO ADDS YO ABS SACH Y1,1 ; SAVE |Y2Y1|.

AND M7FFF ; SAVE |YO|. SACL YO ZALS Y1 SACH Y2,1 ; SAVE |Y2|. AND M7FFF SACL Y1 ; SAVE |Y1|. \* MULTIPLY |X| AND |Y| TO PRODUCE |W|. ; 'AND' FUNCTION IS A 1-BIT BY MULT.T LAC X2 ; 1-BIT MULTIPLICATION. AND ¥2 ; SAVE PARTIAL |W4|. SACL W4T = X0LTX0 : ; T = X0, P = X0 \* Y0MPY Y0 ; T = XO, P = XO\*YO, ACC = XO\*YOPAC WO SACH W1,1 ; SAVE PARTIAL |W1|. M7FFF AND ; SAVE |WO|. SACL WO ;  $T = X\dot{O}$ ,  $\dot{P} = XO*YO$ ZALS W1 ; ACC = X0\*Y0\*2\*\*-16\* ; T = X0, P = X0\*Y1MPY Υ1 ; ACC = X0 \* Y0 \* 2 \* \* - 16\* ; T = X1, P = X0\*Y1LTA X1 ; ACC = X0\*Y1 + X0\*Y0\*2\*\*-16MPY ΥO ; T = X1, P = X1\*Y0; ACC = X0\*Y1 + X0\*Y0\*2\*\*-16LTA X0 ; T = XO, P = X1\*YO; ACC = X1\*Y0 + X0\*Y1 + X0\*Y0\*2\*\*-16SACH W2,1 : SAVE PARTIAL |W2|. M7FFF AND SACL ; SAVE |W1|. W1 ; T = XO, P = X1\*YOZALS ₩2 ; ACC = (X1\*Y0+X0\*Y1)\*2\*\*-164 ; T = X0, P = X0 \* Y2MPY Y2 ; ACC = (X1\*Y0+X0\*Y1)\*2\*\*-16\* ; T = X1, P = X0\*Y2LTA X1 ; ACC = X0\*Y2 + (X1\*Y0+X0\*Y1)\*2\*\*-16\* ; T = X1, P = X1\*Y1MPY Υ1 \* ; ACC = X0\*Y2 + (X1\*Y0+X0\*Y1)\*2\*\*-16; T = X2, P = X1\*Y1LTA X2 \* ; ACC = X1\*Y1 + X0\*Y2 + (X1\*Y0+X0\*Y1)\*2\*\*-16; T = X2, P = X2\*Y0MPV YΟ \* ; ACC = X1\*Y1 + X0\*Y2 + (X1\*Y0+X0\*Y1)\*2\*\*-16LTA X1 T = X1, P = X2\*Y0; \* ; ACC = X2\*Y0 + X1\*Y1 + X0\*Y2\* + (X1\*Y0+X0\*Y1)\*2\*\*-16 ; SACH W3,1 ; SAVE PARTIAL |W3|. AND M7FFF SACL ; SAVE |W2|. W2 ; T = X1,  $\dot{P} = X2*Y0$ ZALS W3 ; ACC = (X2\*Y0+X1\*Y1+X0\*Y2)\*2\*\*-16\* MPY Υ2 T = X1, P = X1\*Y2; ; ACC = (X2\*Y0+X1\*Y1+X0\*Y2)\*2\*\*-16\* LTA ; T = X2, P = X1\*Y2X2 ; ACC = X1\*Y2 + (X2\*Y0+X1\*Y1+X0\*Y2)\*2\*\*-16MPY ; T = X2, P = X2\*Y1Υ1 ; ACC = X1\*Y2 + (X2\*Y0+X1\*Y1+X0\*Y2)\*2\*\*-16; ACC = X2\*Y1 + X1\*Y2APAC + (X2\*Y0+X1\*Y1+X0\*Y2)\*2\*\*-16 \* ; ACC = X2\*Y2\*2\*\*15 + X2\*Y1 + X1\*Y2 ADD W4,15 + (X2\*Y0+X1\*Y1+X0\*Y2)\*2\*\*-16 ;

### Software Applications - Advanced Arithmetic Operations

SACH W4,1 ; SAVE |W4|. AND M7FFF SACL W3 ; SAVE |W3|. \* RECOMBINE W AND GENERATE TWO'S-COMPLEMENT RESULT. ZAC SIGN SUB SACL SIGN ; SIGN 0=+, -1=-. \* ; ACC = |W1 00| LAC W1,15 ; ACC = |W1 W0|ADD WO ADD SIGN ; COMPLEMENT WO WHEN SIGN = -1. XOR SIGN SACL WO ; SAVE WO. SACH W1 ; SAVE PARTIAL |W1|. LAC W2,14 ; ACC = |W2 00|; ACC = |W2 W1| ADD W1 ; COMPLEMENT W1 WHEN SIGN = -1. XOR SIGN SACL W1 ; SAVE W1. SACH W2 ; SAVE PARTIAL |W2|. LAC W3, 13; ACC = |W3 00|; ACC = |W3 W2|ADD W2 ; COMPLEMENT W2 WHEN SIGN = -1. XOR SIGN SACL W2 ; SAVE W2. ; SAVE PARTIAL |W3|. SACH W3 ; ACC = |W4 00| ; ACC = |W4 W3| W4,12 LAC ADD W3 ; COMPLEMENT W3 WHEN SIGN = -1. SIGN XOR SACL W3 ; SAVE W3. RET

### Example 5-42. 32 x 32-Bit Multiplication (TMS320C25)

TWO 32-BIT NUMBERS ARE MULTIPLIED, PRODUCING A 64-BIT RESULT. THE NUMBERS X (X1,X0) AND Y (Y1,Y0) ARE \* \* \* MULTIPLIED RESULTING IN W (W3,W2,W1,W0). \* \* X1 X0 \* х Y1 Y0 \* \_\_\_\_\_\_ \* X0\*Y0 \* X1\*Y0 \* X0\*Y1 \* X1\*Y1 \* \_\_\_\_\_ \* W3 W2 W1 WO \* \* DETERMINE THE SIGN OF THE PRODUCT. \* MPY32 ZALS X1 ; ACCL = SXXX XXXX XXXX XXXX ; ACCL = S--- ----XOR Y1 \_\_\_\_ SACH SIGN,1 ; SAVE THE PRODUCT SIGN 0=+, 1=-. \* \* TAKE THE ABSOLUTE VALUE OF BOTH X AND Y. ; ACC = X1 00ABSX ZALH X1 ADDS XO ; ACC = X1 X0ABS SACH X1 ; SAVE |X1|. SACL XO ; SAVE XO . ABSY ZALH Y1 ; ACC = Y1 00 ADDS YO ; ACC = Y1 X0 ABS SACH Y1 ; SAVE |Y1|. SACL YO ; SAVE YO . MULTIPLY |X| AND |Y| TO PRODUCE |W|. \* \* ; T = X0MULT LTXO ; T = X0, P = X0\*Y0MPYU YO SPL W1 ; SAVE |WO|. ; SAVE PARTIAL |W1|. SPH WO MPYU Y1 ; T = XO, P = XO\*Y1LTPX1 ; T = X1, P = X0\*Y1, ACC = X0\*Y1 ; T = X1, P = X1\*Y0, ACC = X0\*Y1MPYU YO ; T = X1, P = X1\*Y0, ADDS W1 ; ACC = X0\*Y1 + X0\*Y0\*2\*\*-16\* MPYA Y1 ; T = X1, P = X1\*Y1, \* ; ACC = X1\*Y0 + X0\*Y1 + X0\*Y0\*2\*\*-16SACL W1 ; SAVE |W1|. SACH W2 ; SAVE PARTIAL |W2|. ; P = X1\*Y1, ZALS W2 ; ACC = (X1\*Y0 + X0\*Y1)\*2\*\*-16 \* BNC ; TEST FOR CARRY FROM W2. SUM ADDH ONE ; ACC = X1\*Y1 + (X1\*Y0 + X0\*Y1)\*2\*\*-16 SUM APAC ; SAVE |W2|. SACL W2 SACH W3 ; SAVE |W3|.

```
*
* TEST THE SIGN OF THE PRODUCT; NEGATE IF NEGATIVE.
*
        LAC
              SIGN
        BZ
              DONE
                      ; RETURN IF POSITIVE.
                    ; ACC = |W1 00|
        ZALH W1
        ADDS WO
                      ; ACC = |W1 W0|
        CMPL
                      ; ACC = W1 WO AND CARRY GENERATION
        ADD
              ONE
                      ; SAVE WO.
        SACL WO
                   ; SAVE W1.
; ACC = |00 W2|
; ACC = |W3 W2|
        SACH W1
        ZALS W2
        ADDH W3
        CMPL
        ADDC ZERO ; ACC = W3 W2
SACL W2 ; SAVE W2.
SACH W3 ; SAVE W3.
DONE
        RET
```

# 5.7 Application-Oriented Operations

The TMS320C2x has been designed to provide efficient implementations of many common digital signal processing algorithms. The architecture supporting these design features was discussed in Section 3. In general, the features provide efficient solutions to numerically intensive problems usually characterized by multiply/accumulates. Some device-specific features that aid in the implementation of specific algorithms include companding, filtering, Fast Fourier Transforms (FFT), and PID control. These applications require I/O performed either in parallel or serial. Hardware requirements for I/O are discussed in Sections 3 and 6.

## 5.7.1 Companding

In the area of telecommunications, one of the primary concerns is the I/O bandwidth in the communications channel. One way to minimize this bandwidth is by companding (COMpress/exPAND). Companding is defined by two international standards, A-law and  $\mu$ -law, both based on the compression of the equivalent of 13 bits of dynamic range into an 8-bit code. The standard employed in the United States and Japan is  $\mu$ -law companding. The European standard is referred to as A-law companding. Detailed descriptions and code examples of  $\mu$ -law and A-law companding are presented in an application report on companding routines included in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

The technique of companding allows the digital sample information corresponding to a 13-bit dynamic range to be transmitted as 8-bit data. For processing in the TMS320C2x, it is necessary to convert the 8-bit (logarithmic) sign-magnitude data to a 16-bit two's-complement (linear) format. Prior to output, the linear result must be converted to the compressed or companded format. Table lookup or conversion subroutines may be used to implement these functions.

Software routines for  $\mu$ -law and A-law companding, flowcharts, companding algorithms, and detailed descriptions are provided in the application report on companding routines mentioned above. The algorithm space and time requirements for  $\mu$ -law and A-law companding on the TMS32020/C25 are given in Table 5-1.

FUNCTION	MEMORY Program	WORDS Data	PROGRAM ( Initialization	CYCLES Loop <sup>‡</sup>	TIME (µ ′20	s) REQD† ′C25
µ-Law: Compression Expansion	74 276	8 2	19 14	45 5	9 1	45 0.5
A-Law: Compression Expansion	100 276	8 2	19 14	50 5	10 1	5 0.5

Table 5-1. Program Space and Time Requirements for µ-/A-LawCompanding

<sup>†</sup>Assuming initialization

<sup>‡</sup>Worst case

In expanding from the 8-bit data to the 13-bit linear representation, table lookup is very effective since the table length is only 256 words. This is especially true for a microcomputer design since the TMS320C25 has 4K words of mask-programmable ROM and the TMS320E25 has 4K words of EPROM. The table lookup technique requires three instructions (four words of program memory), one data memory location, 256 words of table memory, and seven instruction cycles (program in on-chip ROM) to execute.

LAC	SAMPLE	;	LOAD 8	3-B	IT DATA.			
ADLK	MUTABL	;	ADD TH	HE (	CONVERSION	TABLE	BASE	ADDRESS.
TBLR	SAMPLE	;	READ 7	ΓHE	CORRESPOND	ING L	INEAR	VALUE.

The above conversion could be programmed as a subroutine. This would eliminate the need for a table, but would increase execution time and require additional data memory locations.

When the output data has been determined in a system transmitting companded data, a compression of the data must be performed. The compression reduces the data back to the 8-bit format. Unless memory for a table of length 16384 is acceptable, the table lookup approach must be abandoned for conversion routines. Details of these implementations may be found in the application report on companding.

Access to new companding code as it becomes available is provided via the TMS320 DSP Bulletin Board Service. The bulletin board contains TMS320 source code from application reports included in *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A). See the *TMS320 Family Development Support Reference Guide* (literature number SPRU011A) for information on how to access the bulletin board.

### 5.7.2 FIR/IIR Filtering

Digital filters are a common requirement for digital signal processing systems. The filters fall into two basic categories: Finite Impulse Response (FIR) and Infinite Impulse Response (IIR) filters. For either category of filter, the coefficients of the filter (weighting factors) may be fixed or adapted during the course of the signal processing. Presented in *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A), an application report discusses the theory and implementation of digital filters.

The TMS320C25 reduces the execution time of all filters by virtue of its 100-ns instruction cycle time. Since fewer multiply/accumulate routines are required, the IIR filters especially benefit from the 100-ns instruction cycle time of the TMS320C25. Correspondingly, the amount of data memory for samples and coefficients is not usually the limiting factor. Because of sensitivity to quantization of the coefficients themselves, IIR filters are usually implemented in cascaded second-order sections. This translates to instruction code consisting of LTD-MPY instruction pairs rather than MACDs. Example 5-43 provides an implementation of a second-order IIR filter.

### Example 5-43. Implementing an IIR Filter

\* THE FOLLOWING EQUATIONS ARE USED TO IMPLEMENT AN IIR FILTER: \* \* + d(n-1)a1 + d(n-2)a2d(n) = x(n)\* y(n) = d(n)b0 + d(n-1)b1 + d(n-2)b2\* START IN XN, PAO ; INPUT NEW VALUE XN LAC XN,15 ; LOAD ACCUMULATOR WITH XN \* LTDNM1 MPY A1 LTD DNM2 MPY Α2 \* APAC SACH DN,1 ; d(n) = x(n) + d(n-1)a1 + d(n-2)a2ZAC MPY в2 LTD DNM1 MPY B1 \* LTD DN MPY в0 APAC ; y(n) = d(n)b0 + d(n-1)b1 + d(n-2)b2SACH YN,1 OUT YN, PA1 ; YN IS THE OUTPUT OF THE FILTER

FIR filters also benefit from the faster instruction cycle time. In addition, an FIR filter requires many more multiply/accumulates than does the IIR filter with equivalent sharpness at the cutoff frequencies and distortion and attenuation in the passbands and stopbands. The TMS320C2x can help solve this problem by making longer filters feasible to implement. This is accomplished by allowing the coefficients to be fetched from program memory at the same time as a sample is being fetched from data memory. The simple implementation of this process uses the MACD instruction with the RPT/RPTK instruction.

RPTK 255 MACD COEFFP,\*-

The coefficients on the TMS32020 may be stored anywhere in on-chip RAM. Filters of up to 256 taps can be implemented at an execution speed of 200 ns per tap.

The coefficients on the TMS320C25 may be stored anywhere in program memory (reconfigurable on-chip RAM, on-chip ROM, or external memories). When the coefficients are stored in on-chip ROM or externally, the entire on-chip data RAM may be used to store the sample sequence. Ultimately, this allows filters of up to 512 taps to be implemented on the TMS320C25. The filter executes at full speed or 100 ns per tap as long as the memory supports full-speed execution.

### 5.7.3 Adaptive Filtering

With FIR/IIR filtering, the filter coefficients may be fixed or adapted. If the coefficients are adapted or updated with time, then another factor impacts the computational capacity. This factor is the requirement to adapt each of the coefficients, usually with each sample. The MPYA or MPYS and ZALR instructions on the TMS320C25 aid with this adaptation to reduce the execution time.

A means of adapting the coefficients on the TMS320C2x is the Least-Mean-Square (LMS) algorithm given by the following equation:

$$b_{k}(i+1) = b_{k}(i) + 2B e(i) x(i-k)$$
  
where e(i) = x(i) - y(i)  
and y(i) = 
$$\sum_{k=0}^{N-1} b_{k} x(i-k)$$

Quantization errors in the updated coefficients can be minimized if the result is obtained by rounding rather than truncating. For each coefficient in the filter at a given point in time, the factor  $2^*B^*e(i)$  is a constant. This factor can then be computed once and stored in the T register for each of the updates. Thus, the computational requirement has become one multiply/accumulate plus rounding. Without the new instructions, the adaptation of each coefficient is five instructions corresponding to five clock cycles. This is shown in the following instruction sequence:

```
LRLK AR2, COEFFD ; LOAD ADDRESS OF COEFFICIENTS.
LRLK AR3, LASTAP ; LOAD ADDRESS OF DATA SAMPLES.
LARP AR2
                  ; errf = 2*B*e(i)
LT
     ERRF
 .
 .
ZALH *,AR3
                  ; ACC = bk(i) * 2 * * 16
                  ; ACC = bk(i) * 2 * * 16 + 2 * * 15
ADD
     ONE,15
MPY
      *-,AR2
                  ; ACC = bk(i)*2**16 + errf*x(i-k) + 2**15
APAC
SACH *+
                  ; SAVE bk(i+1).
 .
```

When the MPYA and ZALR instructions on the TMS320C25 are used, the adaptation reduces to three instructions corresponding to three clock cycles, as shown in the following instruction sequence. Note that the processing order has been slightly changed to incorporate the use of the MPYA instruction. This is due to the fact that the accumulation performed by the MPYA is the accumulation of the previous product.

```
LRLK AR2, COEFFD ; LOAD ADDRESS OF COEFFICIENTS.
LRLK AR3, LASTAP ; LOAD ADDRESS OF DATA SAMPLES.
LARP AR2
LT
                 ; errf = 2*B*e(i)
     ERRF
 •
 •
ZALR *,AR3
                  ; ACC = bk(i) * 2 * * 16 + 2 * * 15
MPYA *-,AR2
                 ; ACC = bk(i) * 2 * 16 + errf * x(i-k) + 2 * 15
                 ; PREG = errf*x(i-k+1)
SACH *+
                 ; SAVE bk(i+1).
 .
 .
```

Example 5-44 shows a routine to filter a signal and update the coefficients. Example 5-45 and Example 5-46 provide the conclusion to the adaptive FIR filter routine for the TMS32020 and TMS320C25, respectively.

Adaptive filter length is restricted both by execution time and memory. There is obviously more processing to be completed per sample due to the adaptation, and the adaptation itself dictates that the coefficients be stored in the reconfigurable block of on-chip RAM. Thus, the practical limit of an adaptive filter with no external data memory is 256 taps.

#### Example 5-44. 256-Tap Adaptive FIR Filter

```
.title 'ADAPTIVE FILTER'
          .def ADPFIR
          .def
                X,Y
* THIS 256-TAP ADAPTIVE FIR FILTER USES ON-CHIP MEMORY BLOCK
* BO FOR COEFFICIENTS AND BLOCK B1 FOR DATA SAMPLES. THE
* NEWEST INPUT SHOULD BE IN MEMORY LOCATION X WHEN CALLED.
* THE OUTPUT WILL BE IN MEMORY LOCATION Y WHEN RETURNED.
* ASSUME THAT THE DATA PAGE IS O WHEN THE ROUTINE IS CALLED.
COEFFP .set OFFOOh ; BO PROGRAM MEMORY ADDRESS
COEFFD .set 0200h ; BO DATA MEMORY ADDRESS
*
ONE.set7Ah; CONSTANT ONE(DP=0)BETA.set7Bh; ADAPTATION CONSTANT (DP=0)ERR.set7Ch; SIGNAL ERROR(DP=0)ERRF.set7Dh; ERROR FUNCTION(DP=0)Y.set7Eh; FILTER OUTPUT(DP=0)X.set7Fh; NEWEST DATA SAMPLE(DP=0)FRSTAP.set0300h; NEXT NEWEST DATA SAMPLELASTAPLASTAP.set03FFh; OLDEST DATA SAMPLE
         .text
* FINITE IMPULSE RESPONSE (FIR) FILTER.
                            ; CONFIGURE BO AS PROGRAM:
ADPFIR CNFP
                 0
         MPYK
                              ; Clear the P register.
         LAC ONE,14 ; Load output rounding bit.
         LARP AR3
         LRLK AR3,LASTAP ; Point to the oldest sample.
          RPTK 255
FIR
                COEFFP,*- ; 256-tap FIR filter.
          MACD
                               ; CONFIGURE BO AS DATA:
         CNFD
          APAC
         SACH Y,1 ; Store the filter output.
          NEG
          ADD X,15 ; Add the newest input.
SACH ERR,1 ; err(i) = x(i) - y(i)
* LMS ADAPTATION OF FILTER COEFFICIENTS.
                 ERR
          LT
         MPY
                 BETA
                               ; errf(i) = beta * err(i)
          PAC
         ADD ONE,14
                              ; ROUND THE RESULT.
          SACH ERRF,1
*
          MAR
                 *+
          LAC
                 Х
                               ; INCLUDE NEWEST SAMPLE.
                 *
          SACL
*
         LRLK AR2,COEFFD ; POINT TO THE COEFFICIENTS.
LRLK AR3,LASTAP ; POINT TO THE DATA SAMPLES.
                 ERRF
          LT
                  *-,AR2 ; P = 2*beta*err(i)*x(i-255)
          MPY
```

Example	5-45.	Adaptive	Filter	Routine	Concluded	(TMS32020)

*			
ADAPT	ZALH ADD APAC MPY SACH	*,AR3 ONE,15 *-,AR2 *+	<pre>; LOAD ACCH WITH b255(i). ; ADD ROUNDING BIT. ; b255(i+1) = b255(i) + P ; P = 2*beta*err(i)*x(i-254) ; STORE b255(i+1).</pre>
*	ZALH ADD APAC MPY SACH	*,AR3 ONE,15 *-,AR2 *+	<pre>; LOAD ACCH WITH b254(i). ; ADD ROUNDING BIT. ; b254(i+1) = b254(i) + P ; P = 2*beta*err(i)*x(i-253) ; STORE b254(i+1).</pre>
	ZALH ADD APAC MPY SACH	*,AR3 ONE,15 *-,AR2 *+	<pre>; LOAD ACCH WITH b253(i). ; ADD ROUNDING BIT. ; b253(i+1) = b253(i) + P ; P = 2*beta*err(i)*x(i-252) ; STORE b253(i+1).</pre>
*	ZALH ADD APAC MPY SACH	*,AR3 ONE,15 *-,AR2 *+	<pre>; LOAD ACCH WITH bl(i). ; ADD ROUNDING BIT. ; bl(i+1) = bl(i) + P ; P = 2*beta*err(i)*x(i-0) ; STORE bl(i+1).</pre>
*	ZALH ADD APAC SACH	* ONE,15 *+	<pre>; LOAD ACCH WITH b0(i). ; ADD ROUNDING BIT. ; b0(i+1) = b0(i) + P ; STORE b0(i+1).</pre>
	RET		; RETURN TO CALLING ROUTINE.
## Example 5-46. Adaptive Filter Routine Concluded (TMS320C25)

ADAPT *	ZALR MPYA	*,AR3 *-,AR2	<pre>; LOAD ACCH WITH b255(i) &amp; ROUND. ; b255(i+1) = b255(i) + P ; P = 2*beta*err(i)*x(i-254)</pre>
*	SACH	*+	; STORE b255(i+1).
	ZALR MPYA	*,AR3 *- AR2	; LOAD ACCH WITH $b254(i) \& ROUND$ .
*		, mitz	; $P = 2*beta*err(i)*x(i-253)$
*	SACH	*+	; STORE 6254(1+1).
*	ZALR MPYA	*,AR3 *-,AR2	; LOAD ACCH WITH b253(i) & ROUND. ; b253(i+1) = b253(i) + P
	SACH	*+	; STORE b253(i+1).
	•		
X	•		
	ZALR MPYA	*,AR3 *AR2	; LOAD ACCH WITH $b1(i) \& ROUND$ . : $b1(i+1) = b1(i) + P$
*		,	; $P = 2*beta*err(i)*x(i-0)$
*	SACH	*+	; STORE b1(i+1).
	ZALR	*	; LOAD ACCH WITH b0(i) & ROUND.
	SACH	*+	; $DU(1+1) = DU(1) + P$ . STORE $DU(1+1)$
*	Onon		, BIONE BO(1.1).
	RET		; RETURN TO CALLING ROUTINE.

Table 5-2 provides a comparison of data memory, program memory, and CPU cycles for a 256-tap adaptive FIR filter implementation using the TMS32020 and TMS320C25. Note that n = 256 in the table.

Table 5-2.	256-Tap Adaptive	Filtering	Memory	Space	and	Time
	Req	uirements	6			

DEVICE	WORDS I Data	N MEMORY Program	CPU CYCLES		
TMS32020	5 + 2n	29 + 5n	30 + 6n		
TMS320C25	5 + 2n	30 + 3n	33 + 4n		

## 5.7.4 Fast Fourier Transforms (FFT)

Fourier transforms are an important tool often used in digital signal processing systems. The purpose of the transform is to convert information from the time domain to the frequency domain. The inverse Fourier transform converts information back to the time domain from the frequency domain. Implementations of Fourier transforms that are computationally efficient are known as Fast Fourier Transforms (FFTs). The theory and implementation of FFTs on the TMS32020 has been discussed in an application report in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

The TMS320C25 reduces the execution time of all FFTs by virtue of its 100-ns instruction cycle time. In addition to the shorter cycle time, an addressing feature has been added to the TMS320C25 which provides execution speed and program memory enhancements for radix-2 FFTs. As demonstrated in Figure 5-6 and Figure 5-7 the inputs or outputs of an FFT are not in sequential order, i.e., they are scrambled. The scrambling of the data addressing is a direct result of the radix-2 FFT derivation. Observation of the figures and the relationship of the input and output addressing in each case reveal that the address indexing is a bit-reversed order, as shown in Table 5-3. As a result, either the data input sequence or the data output sequence must be scrambled in association with the execution of the FFT.



LEGEND FOR TWIDDLE FACTOR:  $W_0 = W_8^0$   $W_1 = W_8^1$   $W_2 = W_8^2$   $W_3 = W_8^3$ 

Figure 5-6. An In-Place DIT FFT with In-Order Outputs and Bit-Reversed Inputs

# Software Applications - Application-Oriented Operations



LEGEND FOR TWIDDLE FACTOR:  $W_0 = W_8^0$   $W_1 = W_8^1$   $W_2 = W_8^2$   $W_3 = W_8^3$ 

Figure 5-7. An In-Place DIT FFT with In-Order Inputs but Bit-Reversed Outputs

INDEX	<b>BIT PATTERN</b>	<b>BIT-REVERSED PATTERN</b>	<b>BIT-REVERSED INDEX</b>
0	000	000	0
1	001	100	4
2	010	010	2
3	011	110	6
4	100	001	1
5	101	101	5
6	110	011	3
7	111	111	7

Table 5-3. Bit-Reversal Algorithm for an 8-Point Radix-2 DIT FFT

On the TMS32020, the bit reversal is handled by loading the accumulator with pairs of points that needed to be swapped and then storing them back in the swapped locations. An addressing feature that uses reverse carry-bit propagation allows the TMS320C25 to scramble the inputs or outputs while it is performing the I/O. The addressing mode is part of the indirect addressing implemented with the auxiliary registers and the associated arithmetic unit. In this mode (a derivative of indexed addressing), a value (index) contained in ARO is either added or subtracted from the auxiliary register being pointed to by the ARP. However, instead of propagating the carry bit in the forward direction, it is propagated in the reverse direction. The result is a scrambling in the address access.

The procedure for generating the bit-reversal address sequence is to load AR0 with a value corresponding to one-half the length of the FFT and to load another auxiliary register, e.g., AR1, with the base address of the data array. Implementations of FFTs involve complex arithmetic; as a result, there are two data memory locations (one real and one imaginary) associated with every data sample. Generally, the samples are stored in memory in pairs with the real part in the even address locations and the imaginary part in the odd address location. This means that the offset from the base address for any given sample is twice the sample index. Real input data is easily transferred into the data memory and stored in the scrambled order, with every other location in the data memory representing the imaginary part of the data.

The following list shows the contents of auxiliary register AR1 when AR0 is initialized with a value of 8 (8-point FFT) and when data is being transferred by the code that follows.

	MSB														L	SB	
AR0:	0 0	0	0	0	0	0	0	(	0	0	0	0	1	0	0	0	8-Point FFT
AR1:	0 0	0	0	0	0	1	0	(	C	0	0	0	0	0	0	0	Base Address
	RPTK IN		7 *BR(	)+,F	PAC	I											
AR1:	0 0	0	0	0	0	1	0	· (	0	0	0	0	0	0	0	0	XR(0)
AR1:	0 0	0	0	0	0	1	0	(	0	0	0	0	1	0	0	0	XR(4)
AR1:	0 0	0	0	0	0	1	0	(	0	0	0	0	0	1	0	0	XR(2)
AR1:	0 0	0	0	0	0	1	0	(	0	0	0	0	1	1	0	0	XR(6)
AR1:	0 0	0	0	0	0	1	0	(	0	0	0	0	0	0	1	0	XR(1)
AR1:	0 0	0	0	0	0	1	0	(	0	0	0	0	1	0	1	0	XR(5)
AR1:	0 0	0	0	0	0	1	0	(	0	0	0	0	0	1	1	0	XR(3)
AR1:	0 0	0	0	0	0	1	0	(	0	0	0	0	1	1	1	0	XR(7)

Example 5-47 consists of lists of macros used in the implementation of FFTs. The first macro implements the bit reversal in the way necessary for the TMS32020 and is not necessary for implementations on the TMS320C25.

#### Example 5-47. FFT Macros

```
BITREV
       $MACRO
                  PR, PI, OR, OI
*
 BIT REVERSAL CODE - SWAP PR AND OR, SWAP PI AND OI.
         ZALH : PR:
         ADDS :OR:
        SACL : PR:
         SACH :OR:
         ZALH :PI:
        ADDS :OI:
        SACL :PI:
        SACH :QI:
         $END
COMBO
         $MACRO R1, I1, R2, I2, R3, I3, R4, I4
* CALCULATE PARTIAL TERMS FOR R3, R4, I3, AND I4.
LAC :R3:,14 ;ACC := (1/4)(R3)
         ADD
               :R4:,14
                           ;ACC
                                := (1/4)(R3+R4)
                                 := (1/2)(R3+R4)
         SACH
              :R3:,1
                           ;R3
               :R4:,15
                           ;ACC := (1/4)(R3+R4) - (1/2)(R4)
         SUB
                                 := (1/2)(R3-R4)
                           ;R4
         SACH
              :R4:,1
                           ;ACC := (1/4)(I3)
        LAC
               :13:,14
               :14:,14
                                := (1/4)(I3+I4)
         ADD
                           ;ACC
                           ;13
                                 := (1/2)(I3+I4)
         SACH
              :13:,1
         SUB
               :14:,15
                           ;ACC := (1/4)(13+14) - (1/2)(14)
                                := (1/2)(I3-I4)
         SACH :14:,1
                           ;14
 CALCULATE PARTIAL TERMS FOR R2, R4, I2, AND I4.
               :R1:,14
                           ;ACC := (1/4)(R1)
        LAC
        ADD
               :R2:,14
                           ;ACC := (1/4)(R1+R2)
                           ;R1
         SACH
              :R1:,1
                                := (1/2)(R1+R2)
               :R2:,15
                           ;ACC := (1/4)(R1+R2)-(1/2)(R2)
         SUB
                                 := (1/4) [(R1-R2)+(I3-I4)] 
 := (1/4) [(R1-R2)+(I3-I4)] 
        ADD
               :14:,15
                           ;ACC
        SACH
              :R2:
                           ;R2
                           ;ACC := (1/4)[(R1-R2)-(I3-I4)]
        SUBH
              :14:
        DMOV
              :R4:
                                 := R4' = (1/2)(R3-R4)
                           ;I4
        SACH :R4:
                                 := (1/4) [(R1-R2) - (I3-I4)]
                           ;R4
                           ;ACC := (1/4)(I1)
        LAC
               :11:,14
               :12:,14
                           ;ACC := (1/4)(11+12)
        ADD
                           ;I1
                                 := (1/2)(I1+I2)
        SACH :11:,1
        SUB
               :12:,15
                           ;ACC := (1/4)(I1+I2)-(1/2)(I2)
         SUB
               :14:,15
                           ;ACC := (1/4)[(11-12)-(13-14)]
         SACH :12:
                           ;12
                                 := (1/4)[(11-12)-(13-14)]
        ADDH :14:
                           ;ACC := (1/4)[(11-12)+(13-14)]
        SACH :14:
                           ;I4
                                 := (1/4) [(11-12)+(13-14)]
* CALCULATE PARTIAL TERMS FOR R1, R3, I1, AND I3.
LAC :R1:,15 ;ACC := (1/4)(R1+R2)
                                := (1/4) [(R1+R2)+(R3+R4)]
:= (1/4) [(R1+R2)+(R3+R4)]
               :R3:,15
         ADD
                           ;ACC
         SACH
              :R1:
                           ;R1
                                := (1/4) [(R1+R2) - (R3+R4)]
         SUBH
              :R3:
                           ;ACC
                                 := (1/4) [(R1+R2) - (R3+R4)]
         SACH
              :R3:
                           ;R3
        LAC
               :I1:,15
                           ;ACC := (1/4)(I1+I2)
                           ;ACC
                                := (1/4) [(I1+I2)+(I3+I4)]
         ADD
               :13:,15
                           ;I1
                                 := (1/4) [(I1+I2)+(I3+I4)]
         SACH
              :I1:
                           ;ACC := (1/4)[(11+12)-(13+14)]
        SUBH :13:
                          ;I3
        SACH :I3:
                                := (1/4) [(I1+I2)-(I3+I4)]
         $END
```

\* ZERO \$MACRO PR, PI, OR, QI \* CALCULATE Re[P+Q] AND Re[P-Q] ;ACC := (1/2)(PR)LAC :PR:,15 ;ACC := (1/2)(PR+QR)ADD :QR:,15 SACH :PR: ; PR := (1/2)(PR+QR)SUBH :QR: ;ACC := (1/2)(PR+QR) - (QR)SACH : OR: ; QR := (1/2)(PR-QR)\* CALCULATE Im[P+Q] AND Im[P-Q] ;ACC := (1/2)(PI) LAC :PI:,15 ;ACC := (1/2)(PI+QI) ADD :QI:,15 SACH :PI: ;PI := (1/2)(PI+QI) ;ACC := (1/2)(PI+QI)-(QI) SUBH :QI: SACH :QI: ;QI := (1/2)(PI-QI)\$END PIBY4 \$MACRO PR, PI, QR, QI, W LT;T REGISTER := W=COS(PI/4)=SIN(PI/4) :W: LAC ;ACC := (1/4)(QI):QI:,14 ;ACC :=  $(1/4)(\tilde{Q}I-QR)$ SUB :OR:,14 SACH :QI:,1 ;QI := (1/2)(QI-QR);ACC := (1/4)(QI+QR)ADD :QR:,15 ; QR := (1/2)(QI+QR)SACH :QR:,1 LAC :PR:,14 ;ACC := (1/4)(PR)MPY :QR: ; P REGISTER := (1/4)(OI+OR)\*WAPAC ;ACC := (1/4) [PR+(OI+OR)\*W] SACH :PR:,1 ; PR := (1/2) [PR+(QI+QR)\*W] SPAC ;ACC := (1/4)(PR);ACC := (1/4) [PR-(QI+QR)\*W] SPAC ;QR :=  $(1/2) [PR - (\tilde{Q}I + \tilde{Q}R) * W]$ ;ACC := (1/4) (PI)SACH :QR:,1 LAC :PI:,14 MPY :QI: ; P REGISTER := (1/4)(QI-QR)\*WAPAC ;ACC := (1/4) [PI+(OI-OR)\*W] ;PI := (1/2)[PI+(QI-QR)\*W] SACH :PI:,1 ;ACC := (1/4)(PI)SPAC ;ACC := (1/4) [PI-(QI-QR)\*W] SPAC SACH :QI:,1 ;OI := (1/2) [PI-(OI-OR)\*W] \$END \* PIBY2 \$MACRO PR, PI, QR, QI \* CALCULATE Re[P+jQ] AND Re[P-jQ] LAC :PI:,15 ;ACC := (1/2)(PI)SUB :QR:,15 ;ACC := (1/2)(PI-OR)SACH :PI: ;PI := (1/2)(PI-QR);ACC := (1/2)(PI-QR)+(QR)ADDH :QR: SACH :QR: ;QR := (1/2)(PI+QR)CALCULATE Im[P+jQ] AND Im[P-jQ] ;ACC := (1/2)(PR)LAC :PR:,15 ADD :QI:,15 ;ACC := (1/2)(PR+QI)SACH :PR: ;PR := (1/2)(PR+QI);ACC := (1/2)(PR+QI)-(QI) SUBH :QI: DMOV :QR: ;QR -> QI ;QR := (1/2)(PR-QI)SACH :QR: \$END

\*

PI3BY4 *	\$MACH	RO PR,PI,Ç	QR,QI,W
	LT	:W:	;T REGISTER := W=COS(PI/4)=SIN(PI/4)
	LAC	:QI:,14	;ACC := $(1/4)(QI)$
	SUB	:QR:,14	;ACC := $(1/4)(QI-QR)$
	SACH	:QI:,1	;QI := (1/2)(QI - QR)
	ADD	:QR:,15	; $ACC := (1/4) (QI + QR)$
	SACH	:QR:,1	;QR := (1/2)(QI+QR)
	LAC	:PR:,14	$; ACC := (1/4) (PR)^{-1}$
	MPY	:QI:	;P REGISTER := (1/4)(QI-QR)*W
	APAC		;ACC := $(1/4) [PR+(QI-QR)*W]$
	SACH	:PR:,1	;PR := (1/2) [PR + (QI - QR) * W]
	SPAC		;ACC := $(1/4)(PR)$
	SPAC		;ACC := $(1/4)$ [PR-(QI-QR)*W]
	MPY	:QR:	; P REGISTER := $(1/4)(QI+QR)*W$
	SACH	:QR:,1	;QR := (1/2)[PR-(QI-QR)*W]
	LAC	:PI:,14	;ACC := $(1/4)(PI)$
	SPAC		;ACC := $(1/4)$ [PI-(QI+QR)*W]
	SACH	:PI:,1	;PI := (1/2)[PI-(QI+QR)*W]
	APAC		;ACC := $(1/4)(PI)$
	APAC		;ACC := $(1/4)$ [PI+(QI+QR)*W]
	SACH	:QI:,1	;QI := $(1/2)$ [PI+(QI+QR)*W]
	SEND		

Example 5-48 shows the bit-reversal addressing capability of the TMS320C25 for implementing an 8-point DIT FFT. On the TMS320C25 the following instructions input the data and store it in memory in the bit-reversed sequence:

RPTK	7
IN	*BRO+,PAO

This code combines the functions of input and bit-reversal addressing which were previously implemented separately on the TMS32020. The following implementation uses a separate bit-reverse macro:

RPTK	7
IN	*0+,PA0
BITREV	X1R,X1I,X4R,X4I
BITREV	X3R,X3I,X6R,X6I

#### Example 5-48. An 8-Point DIT FFT

```
XOR
      .set 00
      .set 01
XOT
X1R
      .set 02
X1T
      .set 03
X2R
      .set 04
X2I
      .set 05
      .set 06
X3R
      .set 07
X3I
      .set 08
X4R
      .set 09
X4I
      .set 10
X5R
      .set 11
X5I
      .set 12
X6R
X61
      .set 13
X7R
      .set 14
      .set 15
X7I
W
       .set 16
WVALUE .set 5A82h
                      ; VALUE FOR SIN(45) OR COS(45)
       .text
*
* INITIALIZE FFT PROCESSING.
*
FFT
       SPM
            0
                      : NO SHIFT OF PR OUTPUT
                     ; SET SIGN-EXTENSION MODE.
       SSXM
       ROVM
                     ; RESET OVERFLOW MODE.
                     ; SET DATA PAGE POINTER TO 4.
      LDPK 4
       LALK WVALUE
                      ; GET TWIDDLE FACTOR VALUE.
       SACL W
                      ; STORE SIN(45) OR COS(45).
*
  INPUT SAMPLES, STORING IN BIT-REVERSED ORDER.
       LARK ARO,8
                     ; LOAD LENGTH OF FFT IN ARO.
       LRLK AR1,200h ; LOAD AR1 WITH DATA PAGE 4 ADDRESS.
       LARP AR1
       RPTK 7
       IN
            *BRO+, PAO ; ONLY REAL-VALUED INPUT
*
* 1ST & 2ND STAGES COMBINED WITH DIVIDE-BY-4 INTERSTAGE
*
  SCALING.
       COMBO
              XOR, XOI, X1R, X1I, X2R, X2I, X3R, X3I,
       COMBO
             X4R,X4I,X5R,X5I,X6R,X6I,X7R,X7I.
+
*
  3RD STAGE WITH DIVIDE-BY-2 INTERSTAGE SCALING.
       ZERO
               XOR,XOI,X4R,X4I
       PIBY4
               X1R,X1I,X5R,X5I,W
       PIBY2
               X2R,X2I,X6R,X6I
       PI3BY4 X3R,X3I,X7R,X7I,W
*
 OUTPUT SAMPLES, SUPPLYING IN SEQUENTIAL ORDER.
       LRLK AR1,200h ; LOAD AR1 WITH DATA PAGE 4 ADDRESS.
       RPTK 15
       OUT
            *+,PAO
                      ; COMPLEX-VALUED OUTPUT
       RET
```

Table 5-4 provides a comparison of execution speed, program memory, and data memory for an 8-point DIT FFT implementation using the TMS32020 and TMS320C25.

DEVICE	WORDS Data	IN MEMORY Program	CPU CYCLES	TIME (μs)
TMS32020	17	169	216	43.2
TMS320C25	17	153	178	17.8

Table 5-4. FFT Memory Space and Time Requirements

## 5.7.5 PID Control

Control systems are concerned with regulating a process and achieving a desired behaviour or output from the process. A control system consists of three main components: sensors, actuators, and a controller. Sensors measure the behavior of the system. Actuators supply the driving force to ensure the desired behaviour. The controller generates actuator commands corresponding to the error conditions observed by the sensors and the control algorithms programmed in the controller. The controller typically consists of an analog or digital processor.

Analog control systems are usually based on fixed components and are not programmable. They are also limited to using single-purpose characteristics of the error signal, such as P (proportional), I (integral), and D (derivative), or their combination. These limitations, along with other disadvantages of analog systems such as component aging and temperature drift, are causing digital control systems to increasingly replace analog systems in most control applications.

Digital control systems that use a microprocessor/microcontroller are able to implement more sophisticated algorithms of modern control theory, such as state models, deadbeat control, state estimation, optimal control, and adaptive control. Digital control algorithms deal with the processing of digital signals and are similar to DSP algorithms. The TMS320C2x instruction set can therefore be used very effectively in digital control systems.

The most commonly used algorithm in both analog and digital control systems is the PID (Proportional, Integral, and Derivative) algorithm. The classical PID algorithm is given by

$$u(t) = K_p e(t) + K_i \int edt + K_d de/dt$$

The PID algorithm must be converted into a digital form for implementation on a microprocessor. Using a rectangular approximation for the integral, the PID algorithm can be approximated as

 $u(n) = u(n-1) + K_1 e(n) + K_2 e(n-1) + K_3 e(n-2)$ 

This algorithm is implemented in Example 5-49.

## Example 5-49. PID Control

*	.title .def	PID CON PID	ITROL'
* THIS *	ROUTIN	NE IMPLEM	ENTS A PID ALGORITHM.
UN EO E1 E2 K1 K2 K3	.set .set .set .set .set .set .set .text	0 ; 1 ; 2 ; 4 ; 5 ; 6 ;	OUTPUT OF CONTROLLER LATEST ERROR SAMPLE PREVIOUS ERROR SAMPLE OLDEST ERROR SAMPLE GAIN CONSTANT GAIN CONSTANT GAIN CONSTANT
* ASSUI *	ME DATA	A PAGE O	IS SELECTED.
PID	IN LAC LT MPY LTD MPY LTD MPY APAC	E0,PA0; UN ; E2 ; K2 ; E1 ; K1 ; E0 ; K0 ;	READ NEW ERROR SAMPLE ACC = $u(n-1)$ LOAD T REG WITH OLDEST SAMPLE P = $K2*e(n-2)$ ACC = $u(n-1)+K2*e(n-2)$ P = $K1*e(n-1)$ ACC = $u(n-1)+K1*e(n-1)+K2*e(n-2)$ P = $K0*e(n)$ ACC = $u(n-1)+K0*e(n)+K1*e(n-1)$ +K2*e(n-2)
	SACH OUT	UN,1 ; UN,PA1;	STORE OUTPUT SEND IT

The PID loop takes 13 cycles to execute (2.6  $\mu$ s at a 20-MHz clock rate or 1.3  $\mu$ s at a 40-MHz clock rate). The TMS320 can also be used to implement more sophisticated algorithms such as state modeling, adaptive control, state estimation, Kalman filtering, and optimal control. Other functions that can be implemented are noise filtering, stability analysis, and additional control loops.

# **Hardware Applications**

The TMS320C2x has the power and flexibility to satisfy a wide range of system requirements. The 128K-word address space for program and data memory can be used to interface external memories or to implement single-chip solutions. Peripheral devices can be interfaced to the TMS320C2x to perform analog signal acquisition at different levels of signal quality.

Information and examples on how to interface the TMS320C2x to external devices are presented in this section. The examples given are general enough to be easily adapted for a particular system requirement. For more detailed information, refer to the application reports, "Hardware Interfacing to the TMS32020" and "TMS32020 and MC68000 Interface," included in the book, *Digital Signal Processing Applications with the TMS320 Family, Volume I* (literature number SPRA012A). Refer also to the application report, *Hardware Interfacing to the TMS320C25* (literature number SPRA014A), published separately. Appendix F provides listings and brief information regarding TI memories, peripherals, and analog conversion devices that are used in many of the applications in this section.

The following buses, port, and control signals provide system interface to the TMS320C2x processor:

- 16-bit address bus (A15-A0)
- 16-bit data bus (D15-D0)
- Serial port
- PS, DS, IS (program, data, I/O space select)
- R/W (read/write) and STRB (strobe)
- **READY** and **MSC** (microstate complete)
- HOLD and HOLDA (hold acknowledge)
- INT(2-0) and IACK (interrupt acknowledge)
- BIO (branch control) and XF (external flag)
- SYNC (synchronization) and BR (bus request)

Major hardware applications discussed in this section are listed below and on the next page.

 System Control Circuitry (Section 6.1 on page 6-3) Powerup reset circuit Crystal oscillator circuit User target design considerations when using the XDS

- Interfacing Memories (Section 6.2 on page 6-10) Interfacing PROMs Wait-state generator Interfacing EPROMs Interfacing static RAMs Interface timing analysis
- Direct Memory Access (Section 6.3 on page 6-29)
- Global Memory (Section 6.4 on page 6-32)
- Interfacing Peripherals (Section 6.5 on page 6-34) Combo-codec interface AIC interface D/A interface A/D interface I/O ports
- System Applications (Section 6.6 on page 6-45) Echo cancellation High-speed modem Voice coding Graphics and image processing High-speed control Instrumentation and numeric processing

#### Note:

Throughout this document, "TMS320C25" refers to the TMS320C25, TMS320C25-50, and TMS320E25 unless stated otherwise. Where applicable, "ROM" includes the on-chip EPROM of the TMS320E25.

# 6.1 System Control Circuitry

The system control circuitry performs functions that are critical for proper system initialization and operation. A powerup reset circuit design and a crystal oscillator circuit design are presented in this section. The powerup reset circuit assures that a reset of the part occurs only after the oscillator is running and stabilized. This oscillator circuit allows the use of third-overtone crystals which are readily available at frequencies above 20 MHz. For a more detailed discussion of system control circuitry, refer to the application report, *Hardware Interfacing to the TMS320C25* (literature number SPRA014A).

#### 6.1.1 Powerup Reset Circuit

The reset circuit shown in Figure 6-1 performs a powerup reset, i.e., the TMS320C2x is reset when power is applied. Note that the switch circuit must include debounce circuitry. Driving the  $\overline{\text{RS}}$  signal low initializes the processor. Reset affects several registers and status bits (see Section 3.6.2 for a detailed description of the effect of reset on processor status).



Figure 6-1. Powerup Reset Circuit

For proper system initialization, the reset signal must be applied for at least three CLKOUT cycles, i.e., 300 ns for a TMS320C25 operating at 40 MHz. Upon powerup, it can take several to hundreds of milliseconds before the system oscillator reaches a stable operating state. Therefore, the powerup reset circuit should generate a low pulse on the reset line until the oscillator is stable (i.e., 100 to 200 ms).

The voltage on the reset pin ( $\overline{RS}$ ) is controlled by the R<sub>1</sub>C<sub>1</sub> network (see Figure 6-1). After a reset, this voltage rises exponentially according to the time constant R<sub>1</sub>C<sub>1</sub>, as shown in Figure 6-2.



Figure 6-2. Voltage on TMS320C25 Reset Pin

The duration of the low pulse on the reset pin is approximately  $t_1$ , which is the time it takes for the capacitor  $C_1$  to be charged to 1.5 V. This is approximately the voltage at which the reset input switches from a logic level 0 to a logic level 1. The capacitor voltage is given by

$$V = V_{CC} \left[ 1 - e^{-\frac{t}{\tau}} \right]$$
 (1)

where  $\tau = R_1C_1$  is the reset circuit time constant. Solving (1) for t gives

$$t = -R_1 C_1 \ln \left[ 1 - \frac{V}{V_{CC}} \right]$$
(2)

For example, setting the following:

$$\begin{array}{ll} R_1 = 1 \ M\Omega & V_{CC} = 5 \ V \\ C_1 = 0.47 \ \mu F & V = V_1 = 1.5 \ V \end{array}$$

gives  $t = t_1 = 167$  ms. In this case, the reset circuit of Figure 6-1 can generate a low pulse of long enough duration (167 ms) to ensure the stabilization of the oscillator upon powerup in most systems.

### 6.1.2 Crystal Oscillator Circuit

The crystal oscillator circuit shown in Figure 6-3 is designed to operate at 40.96 MHz. Since crystals with fundamental oscillation frequencies of 30 MHz and above are not readily available, a parallel-resonant third-overtone oscillator is used. If a packed clock oscillator is used, oscillator design is of no concern.



#### Figure 6-3. Crystal Oscillator Circuit

The 74AS04 inverter in Figure 6-3 provides the 180-degree phase shift that a parallel oscillator requires. The 4.7-k $\Omega$  resistor provides the negative feedback that keeps the oscillator in a stable state; i.e., the poles of the system are constrained in a narrow region about the j $\omega$  axis of the s-plane (analog domain). The 10-k $\Omega$  potentiometer is used to bias the 74AS04 in the linear region.

In a third-overtone oscillator, the crystal fundamental frequency must be attenuated so that oscillation is at the third harmonic. This is achieved with an LC circuit that filters out the fundamental, thus allowing oscillation at the third harmonic.

The impedance of the LC network must be inductive at the crystal fundamental frequency and capacitive at the third harmonic. The impedance of the LC circuit is given by

$$z(\omega) = \frac{\frac{L}{C}}{j \left[\omega L - \frac{1}{\omega C}\right]}$$

(3)

Therefore, the LC circuit has a pole at

$$\omega_{\rm p} = \frac{1}{\sqrt{\rm LC}} \tag{4}$$

At frequencies significantly lower than  $\omega_p$ , the  $1/(\omega C)$  term in (3) becomes the dominating term, while  $\omega L$  can be neglected. This gives

#### Hardware Applications - System Control Circuitry

$$z(\omega) = j\omega L$$
 for  $\omega \ll \omega_p$  (5)

In (5), the LC circuit appears inductive at frequencies lower than  $\omega_p$ . On the other hand, at frequencies much higher than  $\omega_p$ , the  $\omega$ L term is the dominant term in (3), and  $1/(\omega C)$  can be neglected. This gives

$$z(\omega) = \frac{1}{j\omega C}$$
 for  $\omega >> \omega_p$  (6)

The LC circuit in (6) appears increasingly capacitive as frequency increases above  $\omega p$ . This is shown in Figure 6-4, which is a plot of the magnitude of the impedance of the LC circuit of Figure 6-3 versus frequency.

Based on the discussion above, the design of the LC circuit proceeds as follows: Choose the pole frequency wp approximately halfway between the crystal fundamental and the third harmonic. The circuit now appears inductive at the fundamental frequency and capacitive at the third harmonic.

In the oscillator of Figure 6-3,  $\omega p = 26.5$  MHz, which is approximately half-way between the fundamental and the third harmonic; and C = 20 pF. Then, using (4), L = 1.8  $\mu$ H.



Figure 6-4. Magnitude of Impedance of Oscillator LC Network

## 6.1.3 User Target Design Considerations When Using the XDS

The architecture for the TMS320C2x emulator (XDS) maximizes speed and performance. No external serial logic levels have been added to any of the address, data, or control signals other than those added to the setup times of READY, RS, BIO, and HOLD, and the propagation delay of HOLDA (hold acknowledge). The additional loading on outputs induced by the XDS is comprehended in the XDS and TMS320C2x device design, thus allowing the user the full drive as specified in the TMS320C2x device data sheet. The DC loading characteristics of inputs is defined in Chapter 9 of the XDS/22 TMS320C2x Emulator User's Guide (literature number SPDU055).

The emulator architecture works closely with the user's system design to allow the user's memory to have maximum access times. Areas of close interaction between the emulator and target system are:

- Bus control
- READY timing and memory substitution
- Reset and hold
- Miscellaneous considerations.

#### **Bus Control**

When the emulator is halted from the keyboard or any of the breakpoint functions, the current state of the device being emulated is extracted by the control processor. This processor communicates with the emulated device over the emulated device's data bus. Additional communication is generated by commands entered from the keyboard.

Before communication between the control processor and the device being emulated begins, the control processor generates an interlock sequence on the emulated device's HOLD input in order to define data bus ownership. Once the target HOLD is deactivated, this interlock prevents the target system from receiving an active HOLDA until the emulator has completed accessing the processor resources. The emulator will not attempt to use the data bus until the interlock is successful, thus guaranteeing that it will not try to use the data bus when HOLDA is asserted to the target system.

When communication between the control processor and the device being emulated is complete, the hold interlock is released, and the target system can again receive hold acknowledge when  $\overline{HOLD}$  is asserted. At this point, the emulator is waiting for another command from the keyboard. Communication between the device being emulated and the control process occurs when  $\overline{DS}$ ,  $\overline{PS}$ ,  $\overline{IS}$ , and  $\overline{HOLDA}$  are all high.

The target system should drive the data bus only when the following conditions are met:

- HOLDA is active, or
- $\overline{\text{DS}}$ ,  $\overline{\text{PS}}$ , or  $\overline{\text{IS}}$  is active and  $R/\overline{W}$  is high.

The XDS hardware uses the data bus only while the above signals are inactive. When these rules are not followed, the XDS gives a 'PROCESSOR SYNC LOST' 1160 error. This error may also be caused by signal-to-signal shorts in the target system, misalignment of the target connector, poor grounding of the target connector, or wiring errors on the target system.

#### **READY and Memory Substitution**

Since the XDS adds one internal level of 7 ns in series with the READY input, the user's system is left with only 10 ns to generate READY. This can be accomplished by generating READY with a 10-ns TIBPAL16R4 device. READY should be generated off  $\overline{DS}$ ,  $\overline{PS}$ , or  $\overline{IS}$  and the decode of the address lines.

The target system must present a valid READY high on each external access, even when using the XDS substitution memory. Suggested implementation of READY logic on the target system should hold READY high until target memory requiring wait states is addressed.

The XDS provides two types of memory substitution: fast static RAM at a fixed address and slower dynamic RAM at mappable addresses. The user is responsible for deselecting target memory residing in the same address of the emulator's fast static memory if this emulator memory is mapped in. (Note that the target should not drive the data bus on a read.) This fast static emulator substitution memory consists of 8K words of fast static RAM, which can be individually mapped in as 4K words of program memory starting at address 0000 and 4K words of data memory starting at location 0000. In this case, the target system cannot drive the data bus even though  $\overline{\text{DS}}$  or  $\overline{\text{PS}}$  is active. Although this emulator static RAM can operate with zero wait states, target wait states can be modeled by the user using the target READY signal. However, this sensitivity requires that the target system eventually respond with a valid READY high or the emulator waits until it does.

The slower dynamic RAM controls bus access through the  $\overline{\text{DS}}$  or  $\overline{\text{PS}}$  control signals. The target system can drive the data bus when  $\overline{\text{PS}}$  or  $\overline{\text{IS}}$  is asserted. Emulator logic assures that  $\overline{\text{DS}}$ ,  $\overline{\text{PS}}$ , and  $\overline{\text{IS}}$  are returned to their inactive state when the dynamic RAM substitution memory uses the data bus on reads.

The dynamic RAM substitution memory always uses more than one clock to return data. An access to address space mapped to the dynamic substitution memory is accompanied by the assertion of  $\overline{\text{DS}}$  or  $\overline{\text{PS}}$ , and  $\overline{\text{STRB}}$ . When the target logic generates a READY high condition, the device appears to complete the memory cycle by driving  $\overline{\text{DS}}$ ,  $\overline{\text{PS}}$ ,  $\overline{\text{IS}}$ , or  $\overline{\text{STRB}}$  to their inactive states at their normal switching times. The device under emulation is held not ready for at least one extra clock cycle or until the memory substitution data is available. The memory substitution data is then driven onto the data bus on reads while all bus control signals at the target connector are high.

Note that additional wait states can be added with the use of the target READY line. In this case, the memory control lines model the target access timing. However, the program cycle count is affected by the additional cycles internal to the emulator's access of the dynamic RAM. Since the system responds to the READY line, the target must eventually return a valid READY high on each access.

#### **Miscellaneous Considerations**

When the XDS is powered-up, the device under emulation is placed in the run mode with all memory substitution turned off. The control processor does not attempt to communicate with the device under emulation until the user communicates with the emulator. If the target system is asserting  $\overline{RS}$ ,  $\overline{HOLD}$ , or not READY continuously to the device under emulation, the control processor cannot gain control of the device under emulation and reports a 'PROCESSOR SYNC LOST' 1160 error. This condition can be caused by a powered-up emulator plugged into a powered-down target system. Although the  $\overline{RS}$ ,  $\overline{HOLD}$ , and READY are pulled up with resistors on the emulator, the impedance of the powered-down target system can assert a control signal or load the data bus so that the XDS cannot function properly.

The conductive foam on the XDS target cable must be removed along with the foam on the logic show pod prior to XDS powerup. Failure to do so can also cause the 'PROCESSOR SYNC LOST' 1160 error.

**TMS320C25 Designs Using HOLD and HOLDA**. When the target system asserts HOLD active low while the emulator is processing user-envoked commands requiring access of the device-under-emulation resources, the target will not receive HOLDA until the command is complete.

When interfacing to dynamic RAM in the target system, the user should use READY rather than HOLD to insert refresh cycles. A user-invoked command could hold off HOLDA long enough to lose charge in the dynamic cells. Likewise, the refresh cycle in a 'RAS ONLY REFRESH' system could conflict with the emulator system controlling addressing during command processing if the address lines to the DRAMs are not buffered.

**Stack Usage.** An interrupt is used to halt the device being emulated, thereby using one of the emulated device stack locations. When an XDS is to be used, the applications programmer should reserve one level of the stack for code development.

**Transmission Line Phenomena.** Since the XDS target cable is approximately 20 inches, use of advanced CMOS or fast/advanced Schottky TTL may cause line reflections (ringing above input thresholds) on input lines to the XDS. Series termination resistors (22 to 68 ohms) can help to eliminate this problem. In some cases where significant additional signal length is added to XDS outputs, the series resistors on the XDS may not be sufficient to control reflections. In this case, additional corrective actions may be necessary.

**Clock Source**. The XDS does not support the use of a crystal in the target system. The emulator's clock source can be selected from three sources:

- 1) A clock (with TTL levels) driven up the target cable on pin F11 (PGA) or pin 35 (PLCC),
- 2) A socketed changeable crystal on the emulator board (Y1), or
- 3) A socketed changeable canned TTL oscillator on the EMU (U9).

**TMS32020/TMS320C25.** The XDS supports both the TMS32020 and TMS320C25. The operating frequencies are 20 MHz and 40 MHz, respectively. The unit is shipped configured as a TMS320C25 emulator, but it can easily be converted to a TMS32020 emulator by replacing the TMS320C25 device on the emulator with the TMS32020 device found in the spare parts kit. The crystal, TTL oscillator, and/or input clock frequency must be adjusted to correspond to TMS32020 specifications. See Section 9 in the *XDS/22 TMS320C2x Emulator User's Guide* (literature number SPDU055) for additional timing and loading information.

## 6.2 Interfacing Memories

The TMS320C2x can be interfaced with PROMs, EPROMs, and static RAMs. The speed, cost, and power limitations imposed by a particular application determine the selection of a specific memory device. If speed and maximum throughput are desired, the TMS320C2x can run with no wait states. In this case, memory accesses are performed in a single machine cycle. Alternatively, slower memories can be accessed by introducing an appropriate number of wait states or slowing down the system clock. The latter approach is more appropriate when interfacing to memories with access times slightly longer than those required by the TMS320C2x at full speed.

When wait states are required, the number of wait states depends on the memory access time (see Section 6.2.3). With no wait states, the READY input to the TMS320C2x can be pulled high. If one or more wait states are required, the READY input must be driven low during the cycles in which the TMS320C2x enters a wait state.

The TMS320C2x implements two separate and distinct memory spaces: program space (64K words) and data space (64K words). Distinction between the two spaces is made through the use of the  $\overline{PS}$  (program space) and  $\overline{DS}$ (data space) pins. A third space, the I/O space, is also available for interfacing with peripherals. This space is selected by the  $\overline{IS}$  (I/O space) pin, and is discussed in Section 6.5.

The following brief discussion describes the TMS320C2x read and write cycles. For the memory read and write timing diagrams, refer to the TMS320C2x Data Sheet of Appendix A. For further information about read and write operation, see Sections 3.7.3 and 3.7.4. Throughout this section, Q is used to indicate the duration of a quarter phase of the output clock (CLKOUT1 or CLKOUT2). Memory interfaces discussed in this section assume that the TMS320C2x is running at 40 MHz; i.e., Q = 25 ns.

In a read cycle, the following sequence occurs:

- Near the beginning of the machine cycle (CLKOUT1 goes low), the address bus and one of the memory select signals (PS, DS, or IS) becomes valid. R/W goes high to indicate a read cycle.
- 2) STRB goes low no less than  $t_{su(A)} = Q-12$  ns after the address bus is valid.
- 3) Early in the second half of the cycle, the READY input is sampled. READY must be stable (low or high) at the TMS320C25 no later than  $t_{d(SL-R)} = Q-20$  ns after STRB goes low.
- 4) With no wait states (READY is high), data must be available no later than t<sub>a(SL)</sub> = 2Q-23 ns after STRB goes low.

The sequence of events that occurs during an external write cycle is the same as the above, with the following differences:

- 1)  $R/\overline{W}$  goes low to indicate a write cycle.
- The data bus begins to be driven approximately concurrently with STRB going low.

 After STRB goes high, the data bus must enter a high-impedance state no later than t<sub>dis(D)</sub> = Q+15 ns.

## 6.2.1 Interfacing PROMs

Program memory in a TMS320C2x system can be implemented through the use of PROMs. Two different approaches for interfacing PROMs to the TMS320C2x can be taken depending on whether or not any of the memories in the system require wait states. When no wait states are required for any of the memories, READY can be tied high, and the interface to the PROMs becomes a direct connection. In this first approach, address decoding is not reguired since the system contains only a small amount of one type of memory. When some of the system memories require wait states, address decoding must be performed to distinguish between two or more memory types with different access times. In the second approach, a valid READY signal that meets the TMS320C2x timing requirements must be provided. An efficient method of accomplishing this is to use one section of circuitry to generate the address decode, and a second, independent section to generate the READY signal. These two approaches are discussed in this section. For more detailed information, see Hardware Interfacing to the TMS320C25 (literature number SPRA014A).

An example of a no-wait-state memory system is the direct PROM interface design shown in Figure 6-5. In this design, the TMS320C25 is interfaced with the Texas Instruments TBP38L165-35, a low-power 2K x 8-bit PROM. The interface timing for the design of Figure 6-5 is shown in Figure 6-6. The same techniques can be used with both of the TMS320C2x devices. The TMS320C25 has been chosen for the following examples because it has the most stringent timing requirements.

The TMS320C25 expects data to be valid no later than 2Q-23 ns after STRB goes low. (This is 27 ns for a TMS320C25 operating at 40 MHz.) The access times of the TBP38L165-35 are 35 ns maximum from address  $t_{a(A)}$ , and 20 ns maximum from chip enable  $t_{a(S)}$ . On the TMS320C25, address becomes valid a minimum of  $t_{su} = Q-12$  ns = 13 ns before STRB goes low. Therefore, the data appears on the data bus within 27 ns after STRB goes low, as required by the TMS320C25.

When a read cycle is followed by a write cycle, care must be taken to avoid bus conflict. Bus conflict also may occur when a TMS320C25 write cycle is followed by a memory read cycle. In this case, the TMS320C25 data lines must enter a high-impedance state before the memory starts driving the data bus.

# Hardware Applications - Interfacing Memories







Figure 6-6. Interface Timing of TBP38L165-35 to TMS320C25

The most critical timing parameters of the TBP38L165-35 direct interface to the TMS320C25 are summarized in Table 6-1.

# Table 6-1. Timing Parameters of TBP38L165-35 Direct Interface to TMS320C25

DESCRIPTION	SYMBOL USED IN FIGURE 6-6	VALUE
Address setup time	t <sub>su</sub>	13 ns (min)
TMP38L165-35 access time from chip enable	t <sub>a</sub> (S)	20 ns (max)
TMP38L165-35 disable time	t <sub>dis</sub>	15 ns (max)

The second design example considers the interface of PROMs to the TMS320C25 using address decoding. An approach that can be used to meet the READY timing requirements is shown in Figure 6-7. This design utilizes one address decoding scheme to generate READY, and a second address decoding scheme to enable the different memory banks. In this design, the memories with no wait states are mapped at the upper half (upper 32K) of the program space. The lower half is used for memories with one or more wait states. This decoding is implemented with the 74AS20 four-input NAND gate.

Address decoding is implemented by the 74AS138. This decoding separates the program space into eight segments of 8K words each. The first four of these segments (lower 32K of address space) are enabled by the  $\overline{Y0}$ ,  $\overline{Y1}$ ,  $\overline{Y2}$ , and  $\overline{Y3}$  outputs of the 74AS138. These segments are used for memories with one or more wait states. The other four segments are used for memories with no wait states (the TBP38L165s are mapped in segment 5, starting at address 8000h). Note that in Figure 6-7, R/W is used to enable the 74AS138. This prevents a bus conflict from occurring if an attempt is made to write to the PROMs. Figure 6-8 shows the timing for the circuit shown in Figure 6-7. READY goes high 10 ns (worst case) after the address has become valid.



Figure 6-7. Interface of TBP38L165-35 to TMS320C25



Figure 6-8. Interface Timing of TBP38L165-35 to TMS320C25 (Address Decoding)

The most critical timing parameters of the TBP38L165-35 interface with address decoding to the TMS320C25 are summarized in Table 6-2.

Table 6-2.	Timing Parameters of TBP38L165-35 to TMS320C25
	(Address Decoding)

DESCRIPTION	SYMBOL USED IN FIGURE 6-8	VALUE
Propagation delay through the 74AS04	t <sub>1</sub>	5 ns (max)
Propagation delay through the 74AS138	t <sub>2</sub>	10 ns (max)
Address valid to READY	t <sub>3</sub>	10 ns (max)
TBP38L165-35 disable time	<sup>t</sup> dis	15 ns (max)

#### 6.2.2 Wait-State Generator

The READY input of the TMS320C2x allows the capability to interface with memory and peripherals that cannot be accessed in a single cycle. The number of cycles in a memory or I/O access is determined by the state of the READY input. If READY is high when the TMS320C2x samples the READY input, the memory access ends at the next falling edge of CLKOUT1. If READY is low, the memory cycle is extended by one machine cycle, and all other signals remain valid. Figure 6-9 shows a one-wait state memory access. Note that for on-chip program and data memory accesses, the READY input is ignored. Refer to *Hardware Interfacing to the TMS320C25* (literature number SPRA014A) for detailed information regarding wait-state generation.

The automatic generation of one wait state can be accomplished by the use of the MicroState Complete ( $\overline{\text{MSC}}$ ) signal. The  $\overline{\text{MSC}}$  output is asserted low during CLKOUT1 low to indicate the beginning of an internal or external memory or I/O operation (see Figure 6-9). By gating  $\overline{\text{MSC}}$  with the address and  $\overline{\text{PS}}$ ,  $\overline{\text{DS}}$ , and/or  $\overline{\text{IS}}$ , a one-wait READY signal can be generated. Note that  $\overline{\text{MSC}}$  is a valid signal only when CLKOUT1 is low; see page A-31.

An alternative approach for the generation of wait states when interfacing with memories and peripherals consists of a wait-state generator. In this design, READY must be valid (low or high) no later than Q-20 ns = 5 ns after STRB goes low. If READY is high, then the memory/peripheral access is completed with the present machine cycle. If READY is low, the access is extended to the next machine cycle; i.e., a wait state is introduced. The number of wait states required depends on the access time  $t_a$  of the particular memory device or peripheral. If  $t_a < 40$  ns, no wait states are required. If 40 ns <  $t_a < 140$  ns, one wait state must be inserted. In general, N wait states are required for a particular access if

TMS32020:	$[200(N-1) + 85]$ ns < t <sub>a</sub> $\leq [200N + 3]$	85]ns
TMS320C25:	[100(N-1) + 40]ns < t <sub>a</sub> ≤ $[100N + 40]$	40]ns



Figure 6-9. One Wait-State Memory Access Timing

The information on the number of wait states required for a memory or peripheral access is summarized in Table 6-3.

Table 6-3. Wait States Required for Memory/Peripheral Access

NUMBER OF WAIT	TMS32020	TMS320C25
STATES REQUIRED	ACCESS TIME	ACCESS TIME
0 1 2 3 4	$\begin{array}{l} t_a < 85 \text{ ns} \\ 85 \text{ ns} < t_a < 285 \text{ ns} \\ 285 \text{ ns} < t_a < 485 \text{ ns} \\ 485 \text{ ns} < t_a < 485 \text{ ns} \\ 485 \text{ ns} < t_a < 685 \text{ ns} \\ 685 \text{ ns} < t_a < 885 \text{ ns} \end{array}$	$\begin{array}{l} t_a < 40 \text{ ns} \\ 40 \text{ ns} < t_a < 140 \text{ ns} \\ 140 \text{ ns} < t_a < 240 \text{ ns} \\ 240 \text{ ns} < t_a < 240 \text{ ns} \\ 340 \text{ ns} < t_a < 340 \text{ ns} \\ 340 \text{ ns} < t_a < 440 \text{ ns} \end{array}$

A wait-state generator design and timing are shown in Figure 6-10 and Figure 6-11, respectively. In the case of one wait state, time  $t_1$  in Figure 6-11 is the time from address valid to memory select of the particular device that requires the wait state. This corresponds to the propagation delay through the address decode logic. For a 74AS138 decoder,  $t_1 = 10$  ns (max).

Time t<sub>2</sub> is the time from memory select going low to CLKOUT2 going low.

 $t_2 = t_p + t_{su} = 11 \text{ ns} + 20 \text{ ns} = 31 \text{ ns}$ 

Time t<sub>3</sub> is the time from CLKOUT2 going low to READY going high.

 $t_3 = 19 \text{ ns} + 5 \text{ ns} = 24 \text{ ns}$ 

READY must remain high until it is sampled again, shortly after CLKOUT1 goes high. In Figure 6-10, READY remains high well after CLKOUT1 goes high. On the falling edge of CLKOUT2, J = 1 and K = Q = 1 are the inputs to the J-K flip-flop; this places the flip-flop in a toggle mode. When CLKOUT2 goes low,  $\overline{Q}$  goes back to logic 1. READY goes low and stays low until one of the inputs of the 74AS30 is pulled low.

To implement two wait states, a second J-K flip-flop is utilized as shown in Figure 6-10. This delays READY going high by an additional machine cycle (see Figure 6-11). If more wait states are required, additional J-K flip-flops must be included in the wait-state generator design.



<sup>†</sup> Connections to other devices in the system that require two wait states. (Inputs not used by other devices should be pulled up.)

<sup>+</sup> Connections to other devices in the system that require one wait state. (Inputs not used by other devices should be pulled up.)

 $\S$  Connections to other devices in the system that require zero wait states. (Inputs not used by other devices should be pulled up.)

#### Figure 6-10. Wait-State Generator Design

## Hardware Applications - Interfacing Memories



Figure 6-11. Wait-State Generator Timing

## 6.2.3 Interfacing EPROMs

EPROMs can be a valuable tool for debugging TMS320C2x algorithms during the prototyping stages of a design, and may even be desirable for production. Two different EPROM interfaces to the TMS320C2x are discussed: a direct interface of an EPROM that requires no wait states, and EPROM interfaces that require one and two wait states.

A direct interface similar to that used for PROMs may be implemented when EPROM access time meets the TMS320C2x timing specifications. A Texas Instruments TMS27C292-35 2K x 8-bit EPROM can interface directly to the TMS320C25 with no wait states. The TMS27C292-35 is a CMOS EPROM with access times of 35 ns from valid address and 25 ns from chip select.

When slower, less costly EPROMs are used, a simple flip-flop circuit (see Section 6.2.2 for wait-state generator design) can be used to generate one or more wait states. Figure 6-12 shows an EPROM interface with one wait state, where Wafer Scale WS57C64F-12 8K x 8-bit EPROMs are interfaced to the TMS320C25. The WS57C64F-12 is the slowest member of the WS57C64F EPROM series, but still meets the specifications for one wait state. With slower EPROMs, however, data output turnoff can be slow, and must be taken into consideration in the design. The WS57C64F-12 s are mapped at address 2000h. Figure 6-13 provides the interface timing diagram.

## Hardware Applications - Interfacing Memories







Figure 6-13. Interface Timing of WS57C65F-12 to TMS320C25

Table 6-4 summarizes the most critical timing parameters of the WS57C64F-12 interface to the TMS320C25.

DESCRIPTION	SYMBOL USED IN FIGURE 6-13	VALUE
Address valid to MEMSEL low STRB low to DTSTR low TMS320C25 address valid to WS57C64F-12 data valid	t <sub>1</sub> t <sub>2</sub> t <sub>3</sub>	10 ns (max) 5.8 ns (max) 130 ns (max)
STRB high to WS57C64F-12 output disable	t <sub>4</sub>	40.8 ns (max)

Table 6-4.	Timing Parameters of WS57C64F-12 Interface to
TMS320C25	

An EPROM interface with two wait states is shown in Figure 6-14, in which the TMS27C64-20 is interfaced to the TMS320C25. The TMS27C64-20 is a CMOS 8K x 8-bit EPROM with an access time of 200 ns. The timing diagram is shown in Figure 6-15.

## Hardware Applications - Interfacing Memories







Figure 6-15. Interface Timing of TMS27C64-20 to TMS320C25

STRB high to TMS27C64-20 output disable

Table 6-5 summarizes the most critical timing parameters of the TMS27C64-20 interface to the TMS320C25.

TMS320C25		
DESCRIPTION	SYMBOL USED IN FIGURE 6-15	VALUE
Address valid to MEMSEL low STRB low to DTSTR low TMS320C25 address valid to TMS27C64-20 data valid	t <sub>1</sub> t <sub>2</sub> t <sub>3</sub>	10 ns (max) 5.8 ns (max) 220 ns (max)

 
 Table 6-5. Timing Parameters of TMS27C64-20 Interface to TMS320C25

For detailed information regarding EPROM interfacing, see the application report, *Hardware Interfacing to the TMS320C25* (literature number SPRA014A).

t4

18.8 ns (max)

## 6.2.4 Interfacing Static RAMs

Interfacing external RAM to the TMS320C2x can be useful for expanding internal data memory or implementing additional RAM program memory. Static RAM can be used as data memory to extend the TMS320C2x 544-word internal RAM. When used as program memory, object code can be downloaded into the RAM and executed. In the first case, the static RAM is mapped into the data space, while in the second case it is mapped into the program space.

In cases where RAMs of different speeds are used, separate schemes for address decoding and READY generation can be used to meet READY timing requirements in a similar manner to that used for the PROM interface described in Section 6.2.1. RAMs with similar access times may then be grouped together in one segment of memory.

The static RAM for this interface is the Cypress Semiconductor CY7C169-25 4K x 4-bit static RAM. This RAM has a 25-ns access time from address  $t_{a(A)}$  and a 15-ns access time from chip enable  $t_{a(CE)}$ . Note that these access times are fast enough so that a wait-state generator is not required for this interface. If, however, RAMs that require wait states are used in the system, the wait-state generator described in Section 6.2.2 can be used.

The design shown in Figure 6-16 utilizes a similar approach to the one described in Sections 6.2.1 and 6.2.3; i.e., one address decoding scheme is used to generate READY, and a second address decoding scheme enables the static RAM. In this design, RAMs with no wait states are mapped at the lower half (lower 32K words) of the TMS320C25 data space. The upper half is used for memories with one or more wait states. Figure 6-17 shows the timing for memory read and write cycles.

Table 6-6 summarizes the most critical timing parameters of the CY7C169-25 interface to the TMS320C25.

DESCRIPTION	SYMBOL USED IN FIGURE 6-17	VALUE
Address valid to READY valid	t <sub>1</sub>	10.8 ns (max)
STRB low to MEMSEL low	t <sub>2</sub>	8.5 ns (max)
STRB high to MEMSEL high	t <sub>3</sub>	7.5 ns (max)
CLKOUT1 low to TMS320C25 data bus	t4	15 ns (max)
entering the high-impedance state		
MEMSEL low to CY7C169-25 driving the	t <sub>5</sub>	5 ns (min)
data bus	}	
MEMSEL low to CY7C169-25 data valid	t <sub>6</sub>	15 ns (max)
MEMSEL high to CY7C169-25 entering	t7	15 ns (max)
the high-impedance state		
Data setup time for a write	t <sub>8</sub>	32 ns (min)
Data hold time	tg	7.5 ns (min)

Table 6-6.	Timing Parameters of CY7C169-25 Interface to
TMS320C25	

## Hardware Applications - Interfacing Memories



Figure 6-16. Interface of CY7C169-25 to TMS320C25


Figure 6-17. Interface Timing of CY7C169-25 to TMS320C25

### 6.2.5 Interface Timing Analysis

When interpreting TMS320C25 timing specifications, particularly in the area of memory interface timing, it is necessary to understand clock input and clock timing relationships shown in timing diagrams as compared with the actual data sheet specifications. If interpreted incorrectly, the specifications may suggest that interfacing to the device is more constrained than necessary. Without exception, the TMS320C25 meets every specification given in the data sheet (Appendix A). Some timings are specified more conservatively than others, due to yield distributions, etc.; but, each TMS320C25 is guaranteed by Texas Instruments to conform explicitly with the minimum values as stated in the tables and shown in the timing diagrams of the data sheet.

Clock input and internal clock timing relationships must be considered in the interpretation of output timing characteristics and requirements. At the clock input to the device, only the rising edges of the clock are used to initiate transitions on internal clocks and output signals. Thus, with an input clock of a stable frequency (regardless of duty cycle variation within specifications), extremely symmetric timing is exhibited throughout the device. A significant consequence of this is that CLKOUT1, CLKOUT2, and STRB timing skews (with respect to each other) and high and low pulse widths are integer multiples of  $\Omega$  (the input clock period or one-fourth of the output clock period) to within a few nanoseconds. This occurs because transitions on the output signals are initiated directly from the internal clocks (Q1-Q4), and driven through identical output buffer circuits. Since the internal clocks are very symmetric, close tracking of these outputs results. The large skews in these timings, as shown in the data sheet, are a factor of temperature and process. Since there is no variation in process and negligible variation in temperature across a single device, the skew of the outputs relative to the inputs is consistent for all outputs. Regardless of the magnitude of such skews, interfaces to the TMS320C25 can be designed independent of these skews in most cases.

Interface timings to be considered include READY, memory read, and MSC timings. With regard to READY, there are two pairs of related timings in which one timing can be met without the other one being met, with the device still guaranteed to function properly. These pairs of timings are  $t_d(SL-R)$  and  $t_d(C2H-R)$ , and  $t_b(SL-R)$  and  $t_b(C2H-R)$ . These front-end and back-end READY timings are specified with respect to STRB and CLKOUT2. For zero wait-state accesses, READY is referenced to STRB, but for wait-state accesses, STRB remains low and another timing reference is required. Note that the actual timings for each of these parameter pairs are identical and the timings with respect to CLKOUT2 and STRB are equivalent. Therefore, if READY timing meets the requirements with respect to one of these references (but not necessarily the other), the timing requirements of the device are satisfied regardless of the actual skews between the two signals. For the purpose of interface timing,  $t_d(C2-S)$  can be assumed to be 0 ns with respect to other signals on the TMS320C25. The same is also true of  $t_d$ (C1-S) and  $t_w$ (SL); these timings can be assumed to be Q and 2Q, respectively. These relationships are accounted for in specifications and device testing.

In memory read operations, the two key timings, ta(A) and  $t_{su}(D)R$ , are related by  $ta(A) = t_{su}(A) + t_w(SL) - t_{su}(D)R$ . However, when the worst case  $t_w(SL)$ specifications are used in this equation to generate an expression for  $t_a(A)$ , the result differs from the specification for  $t_a(A)$  in the data sheet. Both the specification for  $t_a(A)$  and  $t_{su}(D)R$  are tested explicitly on the device and guaranteed. This again justifies the assumption that  $t_w(SL)$  can be assumed to be 2Q with respect to other signals on the device. This is confirmed by the fact that if  $t_w(SL) = 2Q$  is used to calculate  $t_a(A)$ , consistency results in all of these related timings. If an interface is designed where  $t_{su}(D)R$  is met but  $t_a(A)$  is not met due to actual signal skews, the interface is still guaranteed to function with the TMS320C25. The same is true (but not as likely in reality) if an interface is designed where  $t_a(A)$  or  $t_{su}(D)R$  is not. Thus, even if  $t_w(SL)$  is actually less than 2Q, meeting either  $t_a(A)$  or  $t_{su}(D)R$  is still sufficient to guarantee a valid memory cycle since both parameters are guaranteed independently.

Note that when considered in the absolute sense, timings such as  $t_w(SL)$  will have some finite tolerance, although considerably less than that specified. For example, if  $\overline{STRB}$  is used to generate a  $\overline{WE}$  pulse for a device that specifies a minimum  $\overline{WE}$  low pulse width, the data sheet specification for  $\overline{STRB}$  low pulse width must be used for a worst-case design.

With regard to  $\overline{\text{MSC}}$  timing, the t<sub>h</sub>(C2H-R) timing is a constraint that must be satisfied, and the t<sub>d</sub>(MSC) is a parameter more conservatively specified than many other timings. When considering these timing parameters and CLKOUT1/CLKOUT2 skews, the  $\overline{\text{MSC}}$  does not meet worst-case timings for generating READY, the purpose for which the  $\overline{\text{MSC}}$  signal was intended. The READY timing will be met by  $\overline{\text{MSC}}$ , however, regardless of when  $\overline{\text{MSC}}$  goes high. This timing is explicitly guaranteed by t<sub>h</sub>(M-R) = 0, even though  $\overline{\text{MSC}}$  exhibits some finite skew from CLKOUT1.

# 6.3 Direct Memory Access (DMA)

Some advanced hardware design concepts supported by the TMS320C2x include Direct Memory Access (DMA) and global memory (see Section 6.4). Direct memory access can be used for multiprocessing by temporarily halting the execution of one or more processors to allow another processor to read from or write to the halted processor's local off-chip memory. Direct memory access to external program/data memory is performed using the HOLD and HOLDA signals.

The multiprocessing is typically a master-slave configuration. The master may initialize a slave by downloading a program into its program memory space and/or provide the slave with the necessary data to complete a task. In a typical TMS320C2x direct memory access scheme, the master may be a general-purpose CPU, another TMS320C2x, or perhaps even an analog-to-digital converter. A simple TMS320C2x master-slave configuration is shown in Figure 6-18. The master TMS320C2x takes complete control of the slave's external memory by asserting HOLD low via its external flag (XF). This causes the slave to place its address, data, and control lines in a high-impedance state. By asserting RS in conjunction with HOLD, the master processor can load the slave's local program memory with the necessary initialization code on reset or powerup. The two processors can be synchronized using the SYNC pin to make the transfer over the memory bus faster and more efficient.

After control of the slave's buses is given up to the master processor, the slave alerts the master of this fact by asserting HOLDA. This signal may be tied to the master TMS320C2x's BIO pin. The slave's XF pin may be used to indicate to the master when it has finished performing its task and needs to be reprogrammed or requires additional data to continue processing. In a multiple slave configuration, priority of each slave's task may be determined by tying the slave's XF signals to the appropriate INT(2-0) pin on the master TMS320C2x.



Figure 6-18. Direct Memory Access Using a Master-Slave Configuration

A PC environment presents another example of a potential direct memory access scheme where a system bus (the PC-bus) is used for data transfer. In this configuration, either the master CPU or a disk controller may place data onto the system bus, which can be downloaded into the local memory of the TMS320C2x. Here the TMS320C2x acts more like a peripheral processor with multifunction capability. In a speech application, for example, the master can load the TMS320C2x's program memory with algorithms to perform such tasks as speech analysis, synthesis, or recognition, and fill the TMS320C2x's data memory with the required speech templates. In another application example, the TMS320C2x can serve as a dedicated graphics engine. Programs can be stored in TMS320C2x program ROM or downloaded via the system bus into program RAM. Data can come from PC disk storage or provided directly by the master CPU.

Figure 6-19 depicts a direct memory access using a PC environment. In this configuration, decode and arbitration logic is used to control the direct memory access. When the address on the system bus resides in the local memory of the peripheral TMS320C2x, this logic asserts the HOLD signal of the TMS320C2x while sending the master a not-ready indication to allow wait states. After the TMS320C2x acknowledges the direct memory access by asserting HOLDA, READY is asserted and the information transferred.



Figure 6-19. Direct Memory Access in a PC Environment

# 6.4 Global Memory

For multiprocessing applications, the external memory of the TMS320C2x can be divided into local and global sections. Special registers and pins included on the TMS320C2x allow multiple processors to share up to 32K words of global data memory space. This implementation facilitates efficient "shared data" multiprocessing where data is transferred between two or more processors. Unlike a direct memory access (DMA) scheme, reading or writing global memory does not require one of the processors to be halted.

Global memory can be used in various digital signal processing tasks such as filters or modems, where the algorithm being implemented may be divided into sections with a distinct processor dedicated to each section. In this multiprocessor scheme, the first and second processors may share global data memory, as well as the second and third, the third and fourth, etc. Arbitration logic is required to determine which section of the algorithm is executing and which processor has access to the global memory. With multiple processors dedicated to distinct sections of the algorithm, throughput may be increased via pipelined execution.

The size of the global memory is programmable between 256 and 32K locations in data memory by loading the global register (GREG). After global memory is defined in the GREG, the TMS320C2x asserts the BR (bus request) signal before each global memory access. The BR signal stays low on back-toback cycles in the TMS320C25, but does not do so for the TMS32020. The processor then inserts wait states until a bus grant is given by asserting the READY line. Figure 6-20 illustrates such a global memory interface. Since the processors can be synchronized by using the SYNC pin, the arbitration logic may be simplified and the address and data bus transfers more efficient (see Section 3.10.1 for information on synchronization).

The <u>SYNC</u> pin on the TMS320C2x may also be used to synchronize several processors to allow for execution of redundant fail-safe systems. <u>SYNC</u> permits instruction broadcasting between several processors and lock-step execution after initial synchronization.





# 6.5 Interfacing Peripherals

Most DSP systems implement some amount of I/O using peripherals in addition to any memory included in the system. This usually includes analog input and output, which can be performed through the parallel and serial I/O ports on the TMS320C2x.

When accessing the external parallel I/O ports, the access to the data bus is multiplexed over the same pins as for a program/data memory access. The I/O space is selected by the  $\overline{IS}$  signal going active low, and the address of the port is placed on address bits A3-A0. Address bits A15-A4 are held low.

This section describes hardware interfaces to a TCM29C16 combo-codec, a TLC32040 analog interface circuit (AIC), a digital-to-analog (D/A) converter, and an analog-to-digital (A/D).

### 6.5.1 Combo-Codec Interface

Some areas of speech, telecommunications, and many other applications require low-cost analog-to-digital (A/D) and digital-to-analog (D/A) converters. Combo-codecs are most effective in serving DSP system data-conversion requirements. Combo-codecs are single-chip pulse-code-modulated encoders and decoders (PCM codecs), designed to perform the encoding (A/D conversion) and decoding (D/A conversion), as well as the antialiasing and smoothing filtering functions. Since combo-codecs perform these functions in a single 300-mil DIP package at low cost, they are extremely economical for providing system data-conversion functions.

Combo-codecs interface directly to the TMS320C2x by means of the serial port and provide a companded, PCM-coded digital representation of analog input samples. This PCM code is easily translated into linear form by the TMS320C2x for use in processing. The design discussed here and shown in Figure 6-21 uses a Texas Instruments TCM29C16 codec, interfaced using the serial port of the TMS320C25.

The TMS320C2x serial port provides direct synchronous communication with serial devices. The interface signals are compatible with codecs and other serial components so that minimal external hardware is required. Externally, the serial port interface is implemented using the following pins on the TMS320C25:

- DX (transmitted serial data)
- CLKX (transmit clock)
- FSX (transmit framing synchronization signal)
- DR (received serial data)
- CLKR (receive clock)
- FSR (receive framing synchronization signal)

Data on DX and DR are clocked by CLKX and CLKR, respectively. These clocks are only required during serial transfers on the TMS320C25. On the TMS32020, the clocks must be present at all times if the serial port is being used. Note that the TMS320C25 is double-buffered.



🛓 = DIGITAL GROUND

## Figure 6-21. Interface of TMS320C25 to TCM29C16 Codec

Serial port transfers are initiated by framing pulses on the FSX and FSR pins for transmit and receive operations, respectively. For transmit operations, the FSX pin can be configured as an input or an output. This option is selected by the transmit mode (TXM) bit of status register ST1. In this design, FSX is assumed to be configured as an input; therefore, transmit operations are initiated by a framing pulse on the FSX pin. Upon completion of receive and transmit operations, an RINT (serial port receive interrupt) and an XINT (serial port transmit interrupt) are generated, respectively. Interface timing of the TMS320C25 to the TCM29C16 corresponds to the burst-mode serial port transmit and receive operations shown in Figure 3-28 and Figure 3-29, respectively. Continuous-mode operation using framing pulses or without framing pulses is also possible.

The format (FO) bit of status register ST1 is used to select the format (8-bit byte or 16-bit word) of the data to be received or transmitted. For interfacing the TMS320C25 to a codec, the format bit should be set to 1, formatting the data in 8-bit bytes.

The TMS320C25 interfaces directly to the codec, as shown in Figure 6-21, with no additional logic required. The PCM  $\mu$ -law data generated by the codec at the PCMOUT pin is read by the TMS320C25 from the data receive (DR) pin, which is internally connected to the receive serial register (RSR). The data transmitted from the data transmit (DX) pin of the TMS320C25 is received by the PCMIN input of the codec. During the digital-to-analog conversion, this  $\mu$ -law companded data must be converted back to a linear representation for use in the TMS320C25. The resulting analog waveform is lowpass-filtered by the codec's internal smoothing filter. Therefore, no additional filtering is required at the codec output (PWRO+). Software companding routines appropriate for use on the TMS320C25 are provided in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

The software required to initialize the TMS320C25-codec interface is provided in the Combo-Codec Interface section of the application report, *Hardware Interfacing to the TMS320C25* (literature number SPRA014A). This report also presents detailed information regarding codec interfacing.

A combo-codec configured in the fixed-data-rate mode requires the following external clock signals:

- A 2.048-MHz clock to be used as the master clock, and
- 8-kHz framing pulses to initialize the data transfers.

Both of these signals can be derived from the 40.96-MHz system clock with appropriate divider circuitry. This is the primary justification for selecting 40.96-MHz as the system clock frequency. The clock divider circuit consists of a 74AS74 D-type flip-flop, 74HC390 decade counter, and 74AS869 8-bit up/down counter. The hardware connections between these devices are shown in Figure 6-21.

To generate the 2.048-MHz master clock for the combo-codec, a division by 20 of the 40.96-MHz system clock is required. The 74HC390 contains on-chip two divide-by-2 and two divide-by-5 counters. Since the 74HC390 cannot be clocked with frequencies above approximately 27 MHz, a 74AS74 configured as a divide-by-2 of the 40.96-MHz clock is used.

The 74AS869 is configured to generate the 8-kHz clock pulse (the ripple carry output is 2.048 MHz/256 = 8 kHz). This pulse is used by the TMS320C25 and codec as a framing pulse to initiate data transfers.

The level of the analog input signal is controlled using the TL072 opamp connected in the inverting configuration (see Figure 6-21). Using the 500-k $\Omega$  potentiometer, the gain of this circuit can be varied from 0 to 5. The output of the 0.01- $\mu$ F coupling capacitor drives the TCM29C16's internal opamp. This opamp is connected in the inverting configuration with unity gain (feedback and input impedances having the same value of 100 k $\Omega$ ).

## 6.5.2 AIC Interface

For applications such as modems, speech, control, instrumentation, and analog interface for DSPs, a complete analog-to-digital (A/D) and digital-to-analog (D/A) input/output system on a single chip may be desired. The TLC32040 analog interface circuit (AIC) integrates on a single monolithic CMOS chip a bandpass, switched-capacitor, antialiasing-input filter, 14-bit resolution A/D and D/A converters, and a lowpass, switched-capacitor, output-reconstruction filter. The TLC32040 offers numerous combinations of master clock input frequencies and conversion/sampling rates, which can be changed via digital processor control.

Four serial port modes on the TLC32040 allow direct interface to TMS320C2x processors. When the transmit and receive sections of the AIC are operating synchronously, it can interface to two SN54299 or SN74299 serial-to-parallel shift registers. These shift registers can then interface in parallel to the TMS320C2x, other TMS320 digital signal processors, or to external FIFO circuitry. Output data pulses are emitted to inform the processor that data transmission is complete or to allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of the AIC can be selected and adjusted coincidentally with signal processing via software control. Refer to the TLC32040 data sheet for detailed information on timing and device functions.

The AIC is easily interfaced to the TMS320C2x serial ports, as shown in Figure 6-22. The TMS320C2x can communicate with the AIC either synchronously or asynchronously depending on the information in the control register. The operating sequence for synchronous communication with the TMS320C2x, shown in Figure 6-23, is as follows:

- 1) The FSX or FSR pin is brought low.
- 2) One 16-bit word is transmitted or one 16-bit byte is received.
- 3) The FSX or FSR pin is brought high.
- 4) The EODX or EODR pin emits a low-going pulse.

For asynchronous communication, the operating sequence is similar, but FSX and FSR do not occur at the same time (see Figure 6-24). For proper operation, the TXM bit in the TMS320C2x control register should be set to 0 so that the FSX pin of the TMS320C2x is configured as an input, the format (FO) status bit is set to 0, and the AIC WORD/BYTE pin is at logic high. After each receive and transmit operation, the TMS320C2x asserts an internal receive (RINT) and transmit (XINT) interrupt, which may be used to control program execution.

# Hardware Applications - Interfacing Peripherals



Figure 6-22. Interface of TLC32040 to TMS320C2x



Figure 6-23. Synchronous Timing of TLC32040 to TMS320C2x



Figure 6-24. Asynchronous Timing of TLC32040 to TMS320C2x

For further information regarding the AIC interface, see page 11-196 of *Linear* and *Interface Circuits Applications, Volume 3: Peripheral Drivers, Data Acquisition Systems, Hall-Effect Devices* (literature number SLYA003), published by Texas Instruments.

# 6.5.3 Digital-to-Analog (D/A) Interface

The high-speed operation of the internal logic circuitry of the TLC7524 8-bit digital-to-analog (D/A) converter allows an interface to the TMS32020 with a minimum of external circuitry required. Figure 6-25 shows the interface circuitry, which consists of one SN74ALS138 3-to-8-line decoder used to decode the address of the peripheral.



 $V_0 = -V_{ref} \frac{D}{256}$  where D = digital input

Figure 6-25. Interface of TLC7524 to TMS32020

When the TMS32020 executes an OUT instruction (see Figure 6-28), the peripheral address is placed on the address bus and the IS line goes low, indicating that the address on the bus corresponds to an I/O port and not external data or program memory. A low level at IS enables the 74ALS138 decoder, and the Y-output, corresponding to the address on the bus, is brought low. When the Y-output is brought low, the TLC7524 is enabled and the data appearing on the data bus is latched into the D/A converter by STRB. The controlling software for the D/A interface is given on page 11-204 of *Linear and Interface Circuits Applications, Volume 3: Peripheral Drivers, Data Acquisition Systems, Hall-Effect Devices* (literature number SLYA003), published by Texas Instruments.



Figure 6-26. Interface Timing of TLC7524 to TMS32020

# 6.5.4 Analog-to-Digital (A/D) Interface

The TMS320C2x can be interfaced to 8-bit A/D converters, such as the TLC0820. However, because the control circuitry of the TLC0820 operates much more slowly than the TMS320C2x, it cannot be directly interfaced. In the TLC0820 to TMS32020 interface design shown in Figure 6-27, the following logic devices are used in the interface circuit:

- A 3-line to 8-line decoder (SN74ALS138)
- A quad 2-input NAND gate (SN74LS00)
- A hex inverter (SN74LS04)
- A quad 2-input OR gate (SN74LS32)
- A quad D-type flip-flop (SN74LS175)



Figure 6-27. Interface of TLC0820 to TMS32020

The 74LS138 decodes the addresses assigned to the TLC0820. One of the addresses is used when performing a write operation; the other is used for a read operation. The two different addresses are necessary to ensure that the correct number of wait states is provided for the write and read operations. The controlling software for the A/D interface is given on page 11-206 of *Linear and Interface Circuits Applications, Volume 3: Peripheral Drivers, Data Acquisition Systems, Hall-Effect Devices* (literature number SLYA003), published by Texas Instruments.

With the TMS32020 running at 20 MHz and the TLC0820 configured as slow memory, three wait states are necessary to provide a write pulse of sufficient length. After conversion has begun (with the rising edge of the WR signal), the TMS32020 must wait at least 600 ns before the conversion result can be read. Sufficient delay should be provided in software. To read the conversion result, an adequate number of wait states must be provided to allow for the data access time (320 ns minimum) of the TLC0820. As shown in the IN instruction timing diagram of Figure 6-28, two wait states are provided when accessing port 1.

# Hardware Applications - Interfacing Peripherals



Figure 6-28. Interface Timing of TLC0820 to TMS32020

## 6.5.5 I/O Ports

I/O design on the TMS320C2x is treated the same way as memory. The I/O address space is distinguished from the local program/data memory space by the  $\overline{IS}$  signal.  $\overline{IS}$  goes low at the beginning of the memory cycle. All other control signals and timing parameters are the same as those for the program/data external memory interface.

The TMS320C2x software instructions can access 16 input and 16 output ports. The four least significant bits of the address bus specify the particular port being accessed. A pair of 74AS138s can be used to fully decode these address bits (see Figure 6-29).



Figure 6-29. I/O Port Addressing

A simple interface between two processors can be implemented using up to 16 bidirectional I/O ports connected to the TMS320C2x. An interprocessor communication path can be formed by memory-mapping peripherals to the I/O ports of the TMS320C2x. In this manner, the TMS320C2x can connect to parallel A/Ds, registers, FIFOs, two-port memories, or other peripheral devices. In a multiprocessing scheme, intelligent peripherals can be memory-mapped into the I/O ports. Here the TMS320C2x can communicate with UARTs, general-purpose microprocessors, disk controllers, video controllers, or other peripheral processors.

Using an 8-bit general-purpose microprocessor, such as TI's TMS70C42, for a keyboard interface is an example of a TMS320C2x I/O port multiprocessing scheme, as shown in Figure 6-30. The TMS70C42 may be mapped into the TMS320C2x I/O space using latches to store the transferred data. In a single or multiple I/O port multiprocessing configuration, the four LSBs of the address bus are decoded to determine which of the 16 I/O ports on the TMS320C2x is being accessed. The TMS320C2x selects the I/O space ( $\overline{IS}$ ) for its external bus and reads/writes data using the IN/OUT instructions.

Processor-controlled signals between the TMS320C2x and the peripheral device indicate when data is available to be read. This interprocessor communication is facilitated by using the input and output pins of the TMS70C42 (or

other peripheral processor). In an I/O multiprocessing configuration, the I/O port address space is limited, and data transfers are relatively slow compared to a direct memory access or global memory configuration.



Figure 6-30. I/O Port Processor-to-Processor Communication

# 6.6 System Applications

The TMS320C2x is used in a wide variety of systems. Several applications in the areas of telecommunications, graphics and image processing, high-speed control, instrumentation, and numeric processing are described in the following paragraphs to illustrate basic approaches to system design using the TMS320C2x.

## 6.6.1 Echo Cancellation

Digital signal processing is extensively used in telecommunications applications. In echo cancellation, an adaptive FIR filter performs the modelling routine and signal modifications required to adaptively cancel the echo caused by impedance mismatches in telephone transmission lines. The TMS320C25's large on-chip RAM of 544 words and on-chip ROM of 4K words allow it to execute a 256-tap adaptive filter (32-ms echo cancellation) without external data or program memory. Figure 6-31 shows a common configuration for an echo canceller that uses a TCM29C16 codec interface.



Figure 6-31. Echo Canceller

## 6.6.2 High-Speed Modem

In high-speed modems, a signal processor is used to perform functions such as modulation/demodulation, adaptive equalization, and echo cancellation. The TMS320C2x large memory space allows it to support multiple standards such as Bell 103, Bell 212A, V.22 bis, V.29, V.32, and V.33, as well as proprietary algorithms. The modem shown in Figure 6-32 consists of the host interface, controller, DSP, and analog front-end.





# 6.6.3 Voice Coding

Voice coding techniques, such as full-duplex 32-kbps adaptive differential pulse-code modulation (CCITT G.721), 16-kbps subband coding, and linear predictive coding, are frequently used in voice transmission and storage. The speed of the TMS320C2x in performing arithmetic computations, normalization, and bit manipulation enables it to implement these functions usually internally (i.e., with no external devices). Figure 6-33 shows a voice coding system consisting of a TMS320C2x DSP, TCM29C16 codec or TLC32040 AIC, and optional external memory.



Figure 6-33. Voice Coding System

### 6.6.4 Graphics and Image Processing

In graphics and image processing applications, a signal processor's ability to interface with a host processor is important. The TMS320C2x multiprocessor interface enables it to be used in a variety of host/coprocessor configurations (see Figure 6-34 for an example of a graphics system configuration). Graphics and image processing applications can use the large directly addressable external data memory space and global memory capability to allow graphical images in memory to be shared with a host processor, thus minimizing data transfers. Indexed indirect addressing modes on the TMS320C2x allow matrices to be processed row-by-row when matrix multiplication is performed for 3-D image rotation, translation, and scaling.



Figure 6-34. Graphics System

## 6.6.5 High-Speed Control

High-speed control applications, such as robotics, use the TMS320C2x general-purpose features for bit manipulation, logical operations, timing synchronization, and fast data transfers (10 million 16-bit words per second). In addition to the numeric-intensive control functions typical of robotic applications, the TMS320C2x provides a host interface whereby a robot can communicate to a central host processor (see Figure 6-35). The TMS320C2x is also used in the closed-loop systems of disk drives for signal conditioning, filtering, high-speed computing, and multichannel multiplexing.



Figure 6-35. Robot Axis Controller Subsystem

## 6.6.6 Instrumentation and Numeric Processing

Instrumentation, such as spectrum analyzers, require a large data memory space and a processor such as the TMS320C2x capable of performing long-length FFTs and generating high-precision functions with minimal external hardware. Figure 6-36 shows an example of an instrumentation system. Numeric processing applications benefit from the high throughput, multiprocessing, and data memory expansion capabilities of the TMS320C2x.





# TMS320 SECOND-GENERATION DIGITAL SIGNAL PROCESSORS

MAY 1987-REVISED MAY 1989

- 80-ns Instruction Cycle Time
- 544 Words of On-Chip Data RAM
- 4K Words of On-Chip Secure Program EPROM (TMS320E25)
- 4K Words of On-Chip Program ROM (TMS320C25)
- 128K Words of Data/Program Space
- 32-Bit ALU/Accumulator
- 16 × 16-Bit Multiplier with a 32-Bit Product
- Block Moves for Data/Program Management
- Repeat Instructions for Efficient Use of Program Space
- Serial Port for Direct Codec Interface
- Synchronization Input for Synchronous Multiprocessor Configurations
- Wait States for Communication to Slow Off-Chip Memories/Peripherals
- On-Chip Timer for Control Operations
- Single 5-V Supply
- Packaging: 68-Pin PGA, PLCC, and CER-QUAD
- 68-to-28 Pin Conversion Adaptor Socket for EPROM Programming
- Commercial and Military Versions Available
- NMOS Technology:
  TMS32020 .....200-ns cycle time
- CMOS Technology:
  - TMS320C25 ..... 100-ns cycle time
  - TMS320E25 ..... 100-ns cycle time
  - TMS320C25-50 .... 80-ns cycle time

This data sheet provides complete design documentation for the second-generation devices of the TMS320 family. This facilitates the selection of the devices best suited for user applications by providing all specifications and special features for each TMS320 member. This data sheet is divided into four major sections: architecture, electrical specifications (NMOS and CMOS), timing diagrams, and mechanical data. In each of these sections, generic information is presented first, followed by specific device information. An index is provided for quick reference to specific information about a device.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.











A-1

# TMS320 SECOND-GENERATION DEVICES

		I	FGA AI	D FLCC		LUAD PIN	A2210				
FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN
AO	K1/26	A12	K8/40	D2	E1/16	D14	A5/3	INT2	H1/22	Vcc	H2/23
A1	K2/28	A13	L9/41	D3	D2/15	D15	B6/2	ĩS	J11/46	Vcc	L6/35
A2	L3/29	A14	K9/42	D4	D1/14	DR	J1/24	MP/MC <sup>†</sup>	A6/1	VSS	B1/10
A3	K3/30	A15	L10/43	D5	C2/13	DS	K10/45	MSC	C10/59	VSS	К11/44
A4	L4/31	BIO	B7/68	D6	C1/12	DX	E11/54	PS	J10/47	VSS	L2/27
A5	K4/32	BR	G11/50	D7	B2/11	FSR	J2/25	READY	B8/66	XF	D11/56
A6	L5/33	CLKOUT1	C11/58	D8	A2/9	FSX	F10/53	RS	A8/65	X1	G10/51
A7	K5/34	CLKOUT2	D10/57	D9	B3/8	HOLD	A7/67	R/W	H11/48	X2/CLKIN	F11/52
A8	K6/36	CLKR	B9/∂4	D10	A3/7	HOLDA	E10/55	STRB	H10/49		
A9	L7/37	CLKX	A9/63	D11	B4/6	IACK	B11/60	SYNC	F2/19		
A10	K7/38	D0	F1/18	D12	A4/5	INTO	G1/20	Vcc	A10/61		
A11	L8/39	D1	E2/17	D13	B5/4	INT 1	G2/21	Vcc	B10/62		

# PGA AND PLCC/CER-QUAD PIN ASSIGNMENTS

<sup>†</sup>On the TMS32020, MP/ $\overline{\text{MC}}$  must be connected to V<sub>CC</sub>.

### PIN NOMENCLATURE

SIGNALS	1/0/Z‡	DEFINITION
Vcc	1	5-V supply pins
VSS	Į.	Ground pins
X1	0	Output from internal oscillator for crystal
X2/CLKIN	I	Input to internal oscillator from crystal or external clock
CLKOUT1	0	Master clock output (crystal or CLKIN frequency/4)
CLKOUT2	0	A second clock output signal
D15-D0	I/O/Z	16-bit data bus D15 (MSB) through D0 (LSB). Multiplexed between program, data, and I/O spaces.
A15-A0	0/Z	16-bit address bus A15 (MSB) through A0 (LSB)
PS, DS, IS	0/Z	Program, data, and I/O space select signals
R/W	0/Z	Read/write signal
STRB	O/Z	Strobe signal
RS	1	Reset input
INT2-INTO	1	External user interrupt inputs
MP/MC	1	Microprocessor/microcomputer mode select pin
MSC	0	Microstate complete signal
IACK	0	Interrupt acknowledge signal
READY	1	Data ready input. Asserted by external logic when using slower devices to indicate that the current bus
		transaction is complete.
BR	0	Bus request signal. Asserted when the TMS320C2x requires access to an external global data memory
	_	space.
XF	0	External flag output (latched software-programmable signal)
HOLD	1	Hold input. When asserted, TMS320C2x goes into an idle mode and places the data, address, and
		control lines in the high impedance state.
HOLDA	0	Hold acknowledge signal
SYNC	1	Synchronization input
BIO	1	Branch control input. Polled by BIOZ instruction.
DR	1	Serial data receive input
CLKR		Clock for receive input for serial port
FSR	L L	Frame synchronization pulse for receive input
DX	O/Z	Serial data transmit output
CLKX	L L	Clock for transmit output for serial port
FSX	1/0/Z	Frame synchronization pulse for transmit. Configurable as either an input or an output.

 $^{\ddagger}I/O/Z$  denotes input/output/high-impedance state.



#### description

The TMS320 family of 16/32-bit single-chip digital signal processors combines the flexibility of a highspeed controller with the numerical capability of an array processor, thereby offering an inexpensive alternative to multichip bit-slice processors. The highly paralleled architecture and efficient instruction set provide speed and flexibility to produce a MOS microprocessor family that is capable of executing more than 12.5 MIPS (million instructions per second). The TMS320 family optimizes speed by implementing functions in hardware that other processors implement through microcode or software. This hardwareintensive approach provides the design engineer with processing power previously unavailable on a single chip.

The TMS320 family consists of three generations of digital signal processors. The first generation contains the TMS32010 and its spinoffs. The second generation includes the TMS32020, TMS320C25, and TMS320E25, which are described in this data sheet. The TMS320C30 is a floating-point DSP device designed for even higher performance. Many features are common among the TMS320 processors. Specific features are added in each processor to provide different cost/performance tradeoffs. Software compatibility is maintained throughout the family to protect the user's investment in architecture. Each processor has software and hardware tools to facilitate rapid design.

#### introduction

The TMS32010, the first NMOS digital signal processor in the TMS320 family, was introduced in 1983. Its powerful instruction set, inherent flexibility, high-speed number-crunching capabilities, and innovative architecture have made this high-performance, cost-effective processor the ideal solution to many telecommunications, computer, commercial, industrial, and military applications. Since that time, the TMS320C10, a low-power CMOS version of the industry-standard TMS32010, and other spinoff devices have been added to the first generation of the TMS320 family.

The second generation of the TMS320 family (referred to as TMS320C2x) includes four members, the TMS32020, TMS320C25, TMS320C25-50, and TMS320E25. The architecture of these devices is based upon that of the TMS32010.

The **TMS32020**, processed in NMOS technology, is source-code compatible with the TMS32010 and in many applications is capable of two times the throughput of the first-generation devices. Its enhanced instruction set (109 instructions), large on-chip data memory (544 words), large memory spaces, c:-chip serial port, and hardware timer make the TMS32020 a powerful addition to the TMS320 family.

The **TMS320C25** is the second member of the TMS320 second generation. It is processed in CMOS technology, is capable of an instruction cycle time of 100 ns, and is pin-for-pin and object-code compatible with the TMS32020. The TMS320C25's enhanced feature set greatly increases the functionality of the device over the TMS32020. Enhancements include 24 additional instructions (133 total), eight auxiliary registers, an eight-level hardware stack, 4K words of on-chip program ROM, a bit-reversed indexed-addressing mode, and the low-power dissipation inherent to the CMOS process. An extended-temperature range version (TMS320C25GBA) for the device is also available.

The **TMS320C25-50** is a high-speed version of the TMS320C25. It is capable of an instruction cycle time of less than 80 ns. It is architecturally identical to the original 40-MHz version of the TMS320C25 and, thus, is pin-for-pin and object-code compatible with the TMS320C25.

The **TMS320E25** is identical to the TMS320C25, with the exception that the on-chip 4K-word program ROM is replaced with a 4K-word on-chip program EPROM. On-chip EPROM allows realtime code development and modification for immediate evaluation of system performance.



# TMS320 SECOND-GENERATION DEVICES

Key Features: TMS32020

- 200-ns Instruction Cycle Time
- 544 Words of On-Chip Data RAM
- 128K Words of Total Data/Program Memory Space
- Wait States for Communication to Slower Off-Chip Memories
- Source Code Compatible with the TMS320C1x
- Single-Cycle Multiply/Ancumulate Instructions
- Repeat Instructions
- Global Data Memory Interface
- Block Moves for Data/Program Management
- Five Auxiliary Registers with Dedicated Arithmetic Unit
- Serial Port for Multiprocessing or Interfacing to Codecs, Serial Analog-to-Digital Converters, etc.

Key Features: TMS320C25, TMS320C25-50, TMS320E25

- 80-ns Instruction Cycle Time (TMS320C25-50)
- 100-ns Instruction Cycle Time (TMS320C25)
- 4K Words of On-Chip Secure Program EPROM (TMS320E25)
- 4K Words of On-Chip Program ROM (TMS320C25)
- 544 Words of On-Chip RAM
- 128K Words of Total Program/Data Memory Space
- Wait States for Communications to Slower Off-Chip Memories
- Object-Code Compatible with the TMS32020
- Source-Code Compatible with TMS320C1x
- 24 Additional Instructions to Support Adaptive Filtering, FFTs, and Extended-Precision Arithmetic
- Block Moves for Data/Program Management
- Single-Cycle Multiply/Accumulate Instructions
- Eight Auxiliary Registers with Dedicated Arithmetic Unit
- Bit-Reversed Indexed-Addressing Mode for Radix-2 FFTs
- Double-Buffered Serial Port



- On-Chip Clock Generator
- Single 5-V Supply
- NMOS Technology
- 68-Pin Grid Array (PGA) Package



- On-Chip Clock Generator
- Single 5-V Supply
- Internal Security Mechanism (TMS320E25)
- 68-to-28 Pin Conversion Adaptor Socket
- CMOS Technology
- 68-Pin Grid Array (PGA) Package (TMS320C25)
- 68-Lead Plastic Leaded Chip Carrier (PLCC) Package (TMS320C25, TMS320C25-50)
- 68-Lead CER-QUAD Package (TMS320E25)

Table 1 provides an overview of the second-generation TMS320 processors with comparisons of memory, I/O, cycle timing, power, package type, technology, and military support. For specific availability, contact the nearest TI Field Sales Office.

DEVICE		MEMORY				uet				CYCLE	түр		PACK	AGE
		ON-CHIP		OFF-CHIP		1/0 ·		TIMER	TIME	POWER		TYP	PE	
		RAM	ROM/EPROM	PROG	DATA	SER	PAR	DMA		(ns)	(mW)	PGA	PLCC	CER-QUAD
TMS32020 <sup>‡</sup>	(NMOS)	544	-	64K	64K	YES	16 × 16	YES	YES	200	1250	68	-	-
TMS320C25‡	(CMOS)	544	4K	64K	64K	YES	16 × 16	CON	YES	100	500	68	68	-
TMS320C25-50	(CMOS)	544	4K	64K	64K	YES	16 × 16	CON	YES	80	500	-	68	
TMS320E25 <sup>§</sup>	(CMOS)	544	4K	64K	64K	YES	16 × 16	CON	YES	100	500	-	-	68

TABLE 1. TMS320 SECOND-GENERATION DEVICE OVI	ERVIEW
--	--------

<sup>†</sup>SER = serial; PAR = parallel; DMA = direct memory access; CON = concurrent DMA.

<sup>‡</sup>Military version available; contact nearest TI Field Sales Office for availability.

<sup>§</sup>Military version planned; contact nearest TI Field Sales Office for details.

#### architecture

The TMS320 family utilizes a modified Harvard architecture for speed and flexibility. In a strict Harvard architecture, program and data memory lie in two separate spaces, permitting a full overlap of instruction fetch and execution. The TMS320 family's modification of the Harvard architecture allows transfers between program and data spaces, thereby increasing the flexibility of the device. This modification permits coefficients stored in program memory to be read into the RAM, eliminating the need for a separate coefficient ROM. It also makes available immediate instructions and subroutines based on computed values.

Increased throughput on the TMS320C2x devices for many DSP applications is accomplished by means of single-cycle multiply/accumulate instructions with a data move option, up to eight auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data-intensive signal processing.

The architectural design of the TMS320C2x emphasizes overall speed, communication, and flexibility in processor configuration. Control signals and instructions provide floating-point support, block-memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

#### 32-bit ALU/accumulator

The 32-bit Arithmetic Logic Unit (ALU) and accumulator perform a wide range of arithmetic and logical instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- · Branch to an address specified by the accumulator
- Normalize fixed-point numbers contained in the accumulator
- Test a specified bit of a word in data memory.

One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.



## TMS320 SECOND-GENERATION DEVICES

#### functional block diagram (TMS320C2x)



AUXIIIary register pointer
Auxiliary register pointer
Data memory page pointer
Serial port data receive register
Serial port data transmit register

PR PRD

TIM

TR

ARP

DP

DBB

DXR

#### scaling shifter

The TMS320C2x scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST1.

#### 16 × 16-bit parallel multiplier

The 16  $\times$  16-bit hardware multiplier is capable of computing a signed or unsigned 32-bit product in a single machine cycle. The multiplier has the following two associated registers:

- A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

Incorporated into the instruction set are single-cycle multiply/accumulate instructions that allow both operands to be processed simultaneously. The data for these operations may reside anywhere in internal or external memory, and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the Product Register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

#### timer

The TMS320C2x provides a memory-mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by CLKOUT1 on the TMS320C25. The timer is clocked by CLKOUT1/4 on the TMS32020. A timer interrupt (TINT) is generated every time the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts may be programmed to occur at regular intervals of PRD + 1 cycles of CLKOUT1 on the TMS320C25 or  $4 \times PRD \times CLKOUT1$  cycles on the TMS32020.

#### memory control

The TMS320C2x provides a total of 544 16-bit words of on-chip data RAM, divided into three separate blocks (B0, B1, and B2). Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block B0) are programmable as either data or program memory. A data memory size of 544 words allows the TMS320C2x to handle a data array of 512 words (256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. When using block B0 as program memory, instructions can be downloaded from external program memory into on-chip RAM and then executed.

When using on-chip program RAM, ROM, EPROM, or high-speed external program memory, the TMS320C2x runs at full speed without wait states. However, the READY line can be used to interface the TMS320C2x to slower, less-expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing while cutting system costs.

The TMS320C2x provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the 64K-word data memory or program memory space, depending upon the memory configuration (see Figure 1). The CNFD (configure block BO as data memory) and CNFP (configure block BO as program memory) instructions allow dynamic configuration of the memory maps through software. Regardless of the configuration, the user may still execute from external program memory.

The TMS320C2x has six registers that are mapped into the data memory space: a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.



# TMS320 SECOND-GENERATION DEVICES



ON TMS320C25)

(b) MEMORY MAPS AFTER A CNFP INSTRUCTION

FIGURE 1. MEMORY MAPS



#### interrupts and subroutines

The TMS320C2x has three external maskable user interrupts  $\overline{INT2}$ - $\overline{INT0}$ , available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset ( $\overline{RS}$ ) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-word boundaries so that branch instructions can be accommodated in those locations if desired.

A built-in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies to instructions that are repeated and to instructions that become multicycle due to the READY signal.

#### external interface

The TMS320C2x supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thus maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same maner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transactions are made with slower devices, the TMS320C2x processor waits until the other device completes its function and signals the processor via the READY line. Then, the TMS320C2x continues execution.

A full-duplex serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory-mapped registers: the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, and may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode. The serial port on the TMS320C25 is double-buffered and fully static.

#### multiprocessing

The flexibility of the TMS320C2x allows configurations to satisfy a wide range of system requirements and can be used as follows:

- A standalone processor
- · A multiprocessor with devices in parallel
- · A slave/host multiprocessor with global memory space
- A peripheral processor interfaced via processor-controlled signals to another device.

For multiprocessing applications, the TMS320C2x has the capability of allocating global data memory space and communicating with that space via the BR (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory-mapped GREG (global memory allocation register) specifies part of the TMS320C2x's data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space, BR is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.

The TMS320C2x supports DMA (direct memory access) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the TMS320C2x's external memory by asserting HOLD low. This causes the TMS320C2x to place its address, data, and control lines in a high-impedance state, and assert HOLDA. On the TMS320C25, program execution from on-chip ROM may proceed concurrently when the device is in the hold mode.



# TMS320 SECOND-GENERATION DEVICES

#### instruction set

The TMS320C2x microprocessor implements a comprehensive instruction set that supports both numericintensive signal processing operations as well as general-purpose applications, such as multiprocessing and high-speed control. The TMS32020 source code is upward-compatible with TMS320C25 source code. TMS32020 object code runs directly on the TMS320C25.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast external program memory.

#### addressing modes .

The TMS320C2x instruction set provides three memory addressing modes: direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s).

In direct memory addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.

Up to eight auxiliary registers (AR0-AR7) provide flexible and powerful indirect addressing (five on the TMS32020, eight on the TMS320C25). To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 to 7 for AR0 through AR7, respectively.

There are seven types of indirect addressing: auto-increment or auto-decrement, post-indexing by either adding or subtracting the contents of ARO, single indirect addressing with no increment or decrement, and bit-reversal addressing (used in FFTs on the TMS320C25 only) with increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, following which the current auxiliary register and ARP may be modified.

#### repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be performed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.



#### instruction set summary

Table 2 lists the symbols and abbreviations used in Table 3, the TMS320C25 instruction set summary. Table 3 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I/O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping. The symbol (<sup>†</sup>) indicates those instructions that are not included in the TMS320C1x instruction set. The symbol (<sup>‡</sup>) indicates instructions that are not included in the TMS32020 instruction set.

SYMBOL	MEANING
В	4-bit field specifying a bit code
СМ	2-bit field specifying compare mode
D	Data memory address field
FO	Format status bit
I	Addressing mode bit
к	Immediate operand field
PA	Port address (PAO through PA15 are predefined
	assembler symbols equal to 0 through 15, respectively.)
PM	2-bit field specifying P register output shift code
AR	3-bit operand field specifying auxiliary register
S	4-bit left-shift code
x	3-bit accumulator left-shift field

T.	Δ	RI	E	2	INS.	TRUC	TIO	N S	ZMI	ROI	S
	-			<b>~</b> .	1113	Inuu				<b>JUL</b>	.0



		ERENCE I										
MNEMONIC	DESCRIPTION	NO.	INSTRUCTION BIT CODE									
		WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
ABS	Absolute value of accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 1 1									
ADD	Add to accumulator with shift	1	0 0 0 0 ◀S> I ◀D>									
ADDC <sup>‡</sup>	Add to accumulator with carry	1	0 1 0 0 0 0 1 1 i 🖛 D>									
ADDH	Add to high accumulator	1	0 1 0 0 1 0 0 0 I <b></b> D>									
ADDK <sup>‡</sup>	Add to accumulator short immediate	1	1 1 0 0 1 1 0 0 <b>∢−−−−−K</b> −−− <b>−</b> ►									
ADDS	Add to low accumulator with sign	1	0 1 0 0 1 0 0 1 I 🖛 D Þ									
	extension suppressed											
ADDT <sup>†</sup>	Add to accumulator with shift specified by	1	0 1 0 0 1 0 1 0 I <b></b> D									
	T register											
ADLK <sup>†</sup>	Add to accumulator long immediate with shift	2	1 1 0 1 <del>← S →</del> 0 0 0 0 0 0 1 0									
AND	AND with accumulator	1	0 1 0 0 1 1 1 0 I 🖛 D D									
ANDK <sup>†</sup>	AND immediate with accumulator with shift	2	1 1 0 1 <b>← S → 0 0 0 0 0 1 0 0</b>									
CMPL <sup>†</sup>	Complement accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 1 1									
LAC	Load accumulator with shift	1	0 0 1 0 <b>←</b> S> I <b>←</b>									
LACK	Load accumulator immediate short	1	1 1 0 0 1 0 1 0 🖛 K									
LACT <sup>†</sup>	Load accumulator with shift specified by T register	1	0 1 0 0 0 0 1 0 I <b></b> D									
LALKT	Load accumulator long immediate with shift	2	1 1 0 1 <b>← S</b> → 0 0 0 0 0 0 0 1									
NEG <sup>†</sup>	Negate accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 1 1									
NORM	Normalize contents of accumulator	1	1 1 0 0 1 1 1 0 1 X X X 0 0 1 0									
OB	OB with accumulator	1	0 1 0 0 1 1 0 1 l <b>4</b>									
OBK <sup>†</sup>	OR immediate with accumulator with shift	2	1 1 0 1 <b>←</b> S→> 0 0 0 0 0 1 0 1									
BOL <sup>‡</sup>	Botate accumulator left	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 0 0									
BOB‡	Botate accumulator right	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 0 1									
SACH	Store high accumulator with shift	1	0 1 1 0 1 <del>4</del> X → 1 <del>4</del> D									
SACI	Store low accumulator with shift	1										
SBIKT	Subtract from accumulator long immediate with shift	2										
SULK SUL	Subtract from accumulator long inmediate with shirt	1										
eret	Shift accumulator right	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 0 1									
SENT	Subtract from accumulator with shift	1										
	Subtract from accumulator with shift	1										
SUBB	Subtract from accumulator with borrow											
SUBL	Conditional subtract											
SUBH	Subtract from high accumulator											
SUBK	Subtract from accumulator short immediate	1										
SUBS	Subtract from low accumulator with sign											
ouptt	extension suppressed											
SOBL	Subtract from accumulator with shift specified by	1										
	l register											
XOR	Exclusive-OR with accumulator	1										
XORK	Exclusive-OR immediate with accumulator with shift	2	1 1 0 1 <b>←</b> S→ 0 0 0 0 0 1 1 0									
ZAC	Zero accumulator	1	1 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0									
ZALH	Zero low accumulator and load high accumulator	1	0 1 0 0 0 0 0 0 1 <b></b> D									
ZALR+	Zero low accumulator and load high accumulator with rounding	1	0 1 1 1 1 0 1 1 I <b>←</b> D									
ZALS	Zero accumulator and load low accumulator with	1	0 1 0 0 0 0 0 1 I <b>◄</b> D <b>&gt;</b>									
	sign extension suppressed											

# TABLE 3. TMS320C25 INSTRUCTION SET SUMMARY

 $^\dagger These instructions are not included in the TMS320C1x instruction set. <math display="inline">^\ddagger These instructions are not included in the TMS32020 instruction set.$ 

	AUXILIARY REGISTERS AND DATA PAGE POINTER INSTRUCTIONS										
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE								
			1514131211109876543210								
ADRK <sup>‡</sup>	Add to auxiliary register short immediate	1	0 1 1 1 1 1 1 0 <del>← K → K</del> →								
CMPR <sup>†</sup>	Compare auxiliary register with auxiliary register AR0	1	1 1 0 0 1 1 1 0 0 1 0 1 0 0 <b>⊲</b> CM►								
LAR	Load auxiliary register	1	0 0 1 1 0 <del>&lt; R</del> → I <del>&lt;</del> D>								
LARK	Load auxiliary register short immediate	1	1 1 0 0 0 <del>≪ R→</del> <del>≪ − − − K</del> −−−→								
LARP	Load auxiliary register pointer	1	0 1 0 1 0 1 0 1 1 0 0 0 1 <del>&lt; R &gt;</del>								
LDP	Load data memory page pointer	1	0 1 0 1 0 0 1 0 I ◀								
LDPK	Load data memory page pointer immediate	1	1 1 0 0 1 0 0 ← DP								
LRLK <sup>†</sup>	Load auxiliary register long immediate	2	1 1 0 1 0 <b>←</b> R→ 0 0 0 0 0 0 0 0								
MAR	Modify auxiliary register	1	0 1 0 1 0 1 0 1 I <b>←−−−D−−−</b> ►								
SAR	Store auxiliary register	1	0 1 1 1 0 ◀-R→ I ◀D>								
SBRK‡	Subtract from auxiliary register short immediate	1	0 1 1 1 1 1 1 1 <b>←</b> ───K───►								
	T REGISTER, P REGISTER, AND	MULTIPLY	INSTRUCTIONS								
	······································	NO.	INSTRUCTION BIT CODE								
MNEMONIC	DESCRIPTION	WORDS									
			1514131211109876543210								
APAC	Add P register to accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 0 1								
LPH <sup>†</sup>	Load high P register	1	0 1 0 1 0 0 1 1 I 🖛 D								
LT	Load T register	1	0 0 1 1 1 1 0 0 I <b>←−−−</b> D−−− <b>►</b>								
LTA	Load T register and accumulate previous product	1	0 0 1 1 1 1 0 1 I 🖛 D								
LTD	Load T register, accumulate previous product, and move data	1	0 0 1 1 1 1 1 1 I <b>↓</b> D								
LTP <sup>†</sup>	Load T register and store P register in accumulator	1	0 0 1 1 1 1 1 0 I <b>←</b> D>								
LTST	Load T register and subtract previous product	1	0 1 0 1 1 0 1 1 I <b>←</b> D								
MAC <sup>†</sup>	Multiply and accumulate	2	0 1 0 1 1 1 0 1 I 🖛 D D D								
MACD <sup>†</sup>	Multiply and accumulate with data move	2	0 1 0 1 1 1 0 0 I 🖛 D>								
MPY	Multiply (with T register, store product in P register)	1	0 0 1 1 1 0 0 0 I 🖛 D								
MPYA <sup>‡</sup>	Multiply and accumulate previous product	1	0 0 1 1 1 0 1 0 I 🗲								
МРҮК	Multiply immediate	1	1 0 1 <b>←−−−−</b> K−−−− <b>→</b>								
MPYS <sup>‡</sup>	Multiply and subtract previous product	1	0 0 1 1 1 0 1 1 I 🗲 D								
MPYU <sup>‡</sup>	Multiply unsigned	1	1 1 0 0 1 1 1 1 I <b>←</b> D								
PAC	Load accumulator with P register	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 0 0								
SPAC	Subtract P register from accumulator	1 1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 1 0								
SPH <sup>‡</sup>	Store high P register	1	0 1 1 1 1 1 0 1 I <b>← D</b>								
SPL <sup>‡</sup>	Store low P register	1	0 1 1 1 1 1 0 0 I <b></b> D								
SPM <sup>†</sup>	Set P register output shift mode	1	1 1 0 0 1 1 1 0 0 0 0 0 1 0 <b>⊲</b> PM►								
SQRA <sup>†</sup>	Square and accumulate	1	0 0 1 1 1 0 0 1 I <b>←−−−</b> D <b>−−−</b> ►								
SORS <sup>†</sup>	Square and subtract previous product	1	0 1 0 1 1 0 1 0 I 🖛 D>								

#### TABLE 3. TMS320C25 INSTRUCTION SET SUMMARY (CONTINUED)

<sup>†</sup>These instructions are not included in the TMS320C1x instruction set.

<sup>‡</sup>These instructions are not included in the TMS32020 instruction set.


	BRANCH/CALL IN	STRUCTIO	NS
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE
		WONDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
В	Branch unconditionally	2	1 1 1 1 1 1 1 1 1 <b>4</b> → D → →
BACCT	Branch to address specified by accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 1
BANZ	Branch on auxiliary register not zero	2	1 1 1 1 1 0 1 1 1 <b>←</b> D►
BBNZT	Branch if TC bit ≠ 0	2	1 1 1 1 1 0 0 1 1 <b>←</b> D
BBZ†	Branch if TC bit = $0$	2	1 1 1 1 1 0 0 0 1 <b></b>
BC‡	Branch on carry	2	0 1 0 1 1 1 1 0 1 <del>&lt;</del> D>
BGEZ	Branch if accumulator $\geq 0$	2	1 1 1 1 0 1 0 0 1 <b>←───</b> D───►
BGZ	Branch if accumulator $> 0$	2	1 1 1 1 0 0 0 1 1 <b>←−−−</b> D <b>−−−</b> →
BIOZ	Branch on I/O status = $0$	2	1 1 1 1 1 0 1 0 1 <b>←</b> D>
BLEZ	Branch if accumulator $\leq 0$	2	1 1 1 1 0 0 1 0 1 <b>◄</b> D►
BLZ	Branch if accumulator $< 0$	2	1 1 1 1 0 0 1 1 1 <b>←−−−−</b> D−−−−►
BNC <sup>‡</sup>	Branch on no carry	2	0 1 0 1 1 1 1 1 1 <b>4</b> D>
BNV <sup>†</sup>	Branch if no overflow	2	1 1 1 1 0 1 1 1 1 <b>◀</b> ────D───►
BNZ	Branch if accumulator ≠ 0	2	1 1 1 1 0 1 0 1 1 🖛 D>
BV	Branch on overflow	2	1 1 1 1 0 0 0 0 1 🖛 D>
BZ	Branch if accumulator = 0	2	1 1 1 1 0 1 1 0 1 <b>←</b> D>
CALA	Call subroutine indirect	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 0
CALL	Call subroutine	2	1 1 1 1 1 1 1 0 1 <b>←</b> D►
RET	Return from subroutine	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 1 0
	I/O AND DATA MEMO	RY OPERA	TIONS
		NO.	INSTRUCTION BIT CODE
MNEMONIC	DESCRIPTION	WORDS	
			1514131211109876543210
BLKD	Block move from data memory to data memory	2	
BLKP	Block move from program memory to data memory	. 2	
DMOV	Data move in data memory	1	
	Format serial port registers	1	
IN	Input data from port	1	1 0 0 0 <b>←</b> PA→ 1 <b>←</b>
	Output data to port	1	1 1 1 0 <b>←</b> PA→►   <b>←</b> →−D→→
RFSM+	Reset serial port frame synchronization mode	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 0
RTXM	Reset serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 0
RXFT	Reset external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 0
SFSM <sup>‡</sup>	Set serial port frame synchronization mode	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 1
STXMT	Set serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 1
SXFT	Set external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 1
TBLR	Table read	1	0 1 0 1 1 0 0 0 I <b></b> D
TBLW	Table write	1	0 1 0 1 1 0 0 1 I <b></b>

## TABLE 3. TMS320C25 INSTRUCTION SET SUMMARY (CONTINUED)

<sup>†</sup>These instructions are not included in the TMS320C1x instruction set.

<sup>‡</sup>These instructions are not included in the TMS32020 instruction set.



	CONTROL INST	RUCTIONS																
MNEMONIC	DESCRIPTION	NO.					IN	ST	RUC	стю	NC	віт	cc	DE	:			
		Wondo	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BIT <sup>†</sup>	Test bit	1	1	0	0	1	4		в—	-	I	4			-D			*
BITT <sup>†</sup>	Test bit specified by T register	1	0	1	0	1	0	1	1	1	T	-			-D			*
CNFD <sup>†</sup>	Configure block as data memory	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	0
CNFP <sup>†</sup>	Configure block as program memory	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	1
DINT	Disable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	1
EINT	Enable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0
IDLE <sup>†</sup>	Idle until interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	1
LST	Load status register STO	1	0	1	0	1	0	0	0	0	Т	•			-D			+
LST1 <sup>†</sup>	Load status register ST1	1	0	1	0	1	0	0	0	1	1	•			-D			+
NOP	No operation	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0
POP	Pop top of stack to low accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	1
POPD <sup>†</sup>	Pop top of stack to data memory	1	0	1	1	1	1	0	1	0	T	4			-D			+
PSHD <sup>†</sup>	Push data memory value onto stack	1	0	1	0	1	0	1	0	0	ł	-			-D			•
PUSH	Push low accumulator onto stack	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	0
RC <sup>‡</sup>	Reset carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	0
RHM <sup>‡</sup>	Reset hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	0
ROVM	Reset overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	0
RPT <sup>†</sup>	Repeat instruction as specified by data memory value	1	0	1	0	0	1	0	1	1	Т	-			-D-			•
RPTK <sup>†</sup>	Repeat instruction as specified by immediate value	1	1	1	0	0	1	0	1	1	•			ŀ	<b>‹</b> —			►
RSXM <sup>†</sup>	Reset sign-extension mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	0
RTC <sup>‡</sup>	Reset test/control flag	1	1	1	0	0	1	1	1	0	0	.0	1	1	0	0	1	0
sc‡	Set carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	1
SHM‡	Set hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	1
SOVM	Set overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	1
SST	Store status register STO	1	0	1	1	1	1	0	0	0	I	-			-D-			+
SST1 <sup>†</sup>	Store status register ST1	1	0	1	1	1	1	0	0	1	I.	-			-D			-
SSXM <sup>†</sup>	Set sign-extension mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	1
STC‡	Set test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	1
TRAP	Software interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	0

## TABLE 3. TMS320C25 INSTRUCTION SET SUMMARY (CONCLUDED)

<sup>†</sup>These instructions are not included in the TMS320C1x instruction set.

<sup>‡</sup>These instructions are not included in the TMS32020 instruction set.



## TMS32020 PRODUCT NOTIFICATION

Texas Instruments has identified an unusual set of circumstances that will cause the BIT (Test Bit) instruction on the TMS32020 to affect the contents of the accumulator; ideally, the BIT instruction should not affect the accumulator. This set of conditions is:

- 1. The overflow mode is set (the OVM status register bit is set to one).
- 2. And, the two LSBs of the BIT instruction opcode word are zero.
  - a) When direct memory addressing is used, every fourth data word is affected; all other locations are not affected.
  - b) When indirect addressing is used, the two LSBs will be zero if a new ARP is not selected or if a new ARP is selected and that ARP is 0 or 4.
- And, adding the contents of the accumulator with the contents of the addressed data memory location, shifted by 2 <sup>(bit code)</sup>, causes an overflow of the accumulator.

If all of these conditions are met, the contents of the accumulator will be replaced by the positive or negative saturation value, depending on the polarity of the overflow.

Various methods for avoiding this phenomenon are available:

- If the TMS32020 is not in the saturation mode when the BIT instruction is executed, the device
  operates properly and the accumulator is not affected.
- Execute the Reset Overflow Mode (ROVM) instruction immediately prior to the BIT instruction and the Set Overflow Mode (SOVM) instruction immediately following the BIT instruction.
- If direct memory addressing is being used during the BIT instructions, reorganize memory so that the page relative locations 0, 4, 8, C, 10.. are not used.
- If indirect addressing is being used during the BIT instruction, select a new ARP which is not AR0 or AR4. If necessary, follow the instruction with a LARP AR0 or LARP AR4 to restore the code.
- Use the Test Bit Specified by T Register (BITT) instruction instead of the BIT instruction. The BITT
  instruction operates correctly and will not affect the accumulator under any circumstances.
- Replace TMS32020 with TMS320C25 for ideal pin-to-pin and object-code compatibility. The BIT instruction on the TMS320C25 executes properly and will not affect the accumulator under any circumstances.



## development support

Together, Texas Instruments and its authorized third-party suppliers offer an extensive line of development support products to assist the user in all aspects of TMS320 second-generation-based design and development. These products range from development and application software to complete hardware development and evaluation systems. Table 4 lists the development support products for the second-generation TMS320 devices.

System development may begin with the use of the simulator, Software Development System (SWDS), or emulator (XDS) along with an assembler/linker. These tools give the TMS320 user various means of evaluation, from software simulation of the second-generation TMS320s (simulator) to full-speed in-circuit emulation with hardware and software breakpoint trace and timing capabilities (XDS).

Software and hardware can be developed simultaneously by using the macro assembler/linker, C compiler, and simulator for software development, the XDS for hardware development, and the Software Development System for both software development and limited hardware development.

Many third-party vendors offer additional development support for the second-generation TMS320s, including assembler/linkers, simulators, high-level languages, applications software, algorithm development tools, application boards, software development boards, and in-circuit emulators. Refer to the *TMS320 Family Development Support Reference Guide* (SPRU011A) for further information about TMS320 development support products offered by both Texas Instruments and its third-party suppliers.

Additional support for the TMS320 products consists of an extensive library of product and applications documentation. Three-day DSP design workshops are offered by the TI Regional Technology Centers (RTCs). These workshops provide insight into the architecture and the instruction set of the second-generation TMS320s as well as hands-on training with the TMS320 development tools. When technical questions arise regarding the TMS320 family, contact the Texas Instruments TMS320 Hotline at (713) 274-2320. Or, keep informed on the latest TI and third-party development support tools by accessing the DSP Bulletin Board Service (BBS) at (713) 274-2323. The BBS serves 2400-, 1200- and 300-bps modems. Also, TMS320 application source code may be downloaded from the BBS.



SOFTWARE TOOLS	PART NUMBER
Macro Assembler/Linker	
IBM MS/PC-DOS	TMDS3242850-02
VAX/VMS	TMDS3242250-08
VAX ULTRIX	TMDS3242260-08
SUN UNIX	TMDS3242550-08
Simulator	
IBM MS/PC-DOS	TMDS3242851-02
VAX/VMS	TMDS3242251-08
C Compiler	
IBM MS/PC-DOS	TMDX3242855-02
VAX/VMS	TMDX3242255-08
VAX ULTRIX	TMDX3242265-08
SUN UNIX	TMDX3242555-08
Digital Filter Design Package (DFDP)	
IBM PC-DOS	DFDP-IBM002
DSP Software Library	
IBM MS/PC-DOS	TMDC3240812-12
VAX/VMS	TMDC3240212-18
HARDWARE TOOLS	PART NUMBER
Analog Interface Board 2 (AIB2)	RTC/AIB320A-06
Analog Interface Board Adaptor	RTC/ADP320A-06
EPROM Programmer Adaptor Socket	,
(68 to 28-pin)	TMDX3270120
Software Development System (SWDS)	TMDX3268821
XDS/22 Emulator (see Note)	TMDS3262221
XDS/22 Upgrade	
(TMS32020 to TMS320C2x)	TMDX3282226

## TABLE 4. TMS320 SECOND-GENERATION SOFTWARE AND HARDWARE SUPPORT

NOTE: Emulation support for the TMS320C25-50 is available from Macrochip Research, Inc.; refer to the TMS320 Family Development Support Reference Guide (SPRU011A) for the mailing address.



#### documentation support

Extensive documentation supports the second-generation TMS320 devices from product announcement through applications development. The types of documentation include data sheets with design specifications, complete user's guides, and 750 pages of application reports published in the book, *Digital Signal Processing Applications with the TMS320 Family* (SPRA012A). An application report, *Hardware Interfacing to the TMS320C25* (SPRA014A), is available for that device.

A series of DSP textbooks is being published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320 newsletter, *Details on Signal Processing*, is published quarterly and distributed to update TMS320 customers on product information. The TMS320 DSP bulletin board service provides access to large amounts of information pertaining to the TMS320 family.

Refer to the *TMS320 Family Development Support Reference Guide* (SPRU011A) for further information about TMS320 documentation. To receive copies of second-generation TMS320 literature, call the Customer Response Center at 1-800-232-3200.

#### specification overview

The electrical specifications for the TMS32020, TMS320C25, TMS320E25, and TMS320C25-50 are given in the following pages. Note that the electrical specifications for the the TMS320E25 are identical to those for the TMS320C25, with the addition of EPROM-related specifications. A summary of differences between TMS320C25 and TMS320C25-50 specifications immediately follows the TMS320C25-50 specification.



## absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> <sup>‡</sup>	-0.3 V to	7 V
Input voltage range	-0.3 V to	7 V
Output voltage range	-0.3 V to	7 V
Continuous power dissipation	2	W 0.
Operating free-air temperature range	0°C to 7	′0°C
Storage temperature range	55°C to 15	30°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup>All voltage values are with respect to VSS.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	v
VSS	Supply voltage			0		V
V	High lovel input veltage	All inputs except CLKIN	2		V <sub>CC</sub> +0.3	V
VIH	nigh-level hiput voltage	CLKIN	2.4	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
V	Low lovel input veltage	All inputs except CLKIN	-0.3		0.8	v
L VIL	Low-level input voltage	CLKIN	-0.3		0.8	v
юн	High-level output current				300	μA
IOL	Low-level output current				2	mA
TA	Operating free-air temper	ature (see Notes 1 and 2)	0		70	°C

NOTES: 1. Case temperature (T<sub>C</sub>) must be maintained below 90 °C. 2. Point = 36 °C/Watt Point = 6 °C/Watt

2.  $R_{\theta JA} = 36 \text{ °C/Watt}, R_{\theta JC} = 6 \text{ °C/Watt}.$ 

#### electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
∨он	High-level output voltage	$V_{CC} = MIN, I_{OH} = MAX$	2.4	3		v
VOL	Low-level output voltage	$V_{CC} = MIN, I_{OL} = MAX$		0.3	0.6	V
١z	Three-state current	V <sub>CC</sub> = MAX	- 20		20	μA
4	Input current	$V_{I} = V_{SS}$ to $V_{CC}$	- 10		10	μA
		$T_A = 0$ °C, $V_{CC} = MAX$ , $f_X = MAX$			360	mA
ICC	Supply current	$T_A = 25 ^{\circ}C, V_{CC} = MAX, f_X = MAX$		250		mA
		$T_C = 90 °C$ , $V_{CC} = MAX$ , $f_X = MAX$			285	mA
CI	Input capacitance				15	pF
CO	Output capacitance				15	pF

<sup>†</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground. Specific guidelines for handling devices of this type are contained in the publication "Guidelines for Handling Electrostatic Discharge Sensitive (ESDS) Devices and Assemblies" available from Texas Instruments.

## **CLOCK CHARACTERISTICS AND TIMING**

The TMS32020 can use either its internal oscillator or an external frequency source for a clock.

## internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF.

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
f <sub>x</sub>	Input clock frequency	$T_A = 0 ^{\circ}C \text{ to } 70 ^{\circ}C$	6.7	20.5	MHz
f <sub>sx</sub>	Serial port frequency	$T_A = 0 ^{\circ}C \text{ to } 70 ^{\circ}C$	50 <sup>†</sup>	2563	kHz
C1, C	2	$T_A = 0$ °C to 70 °C		10	pF

<sup>†</sup>Value derived from characterization data; minimum  $f_{SX}$  at test = 825 kHz.



FIGURE 2. INTERNAL CLOCK OPTION

#### external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

## switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	ТҮР	MAX	UNIT
<sup>t</sup> c(C)	CLKOUT1/CLKOUT2 cycle time	195		597	ns
td(CIH-C)	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	25		60	ns
tf(C)	CLKOUT1/CLKOUT2/STRB fall time			10	ns
<sup>t</sup> r(C)	CLKOUT1/CLKOUT2/STRB rise time			10	ns
tw(CL)	CLKOUT1/CLKOUT2 low pulse duration	2Q - 15	2Q	2Q + 15	ns
tw(CH)	CLKOUT1/CLKOUT2 high pulse duration	20 - 15	2Q	2Q + 15	ns
td(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q - 10	۵	Q+10	ns

NOTE 3:  $Q = 1/4t_{c(C)}$ .



## timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
t <sub>c(CI)</sub>	CLKIN cycle time	48.8		150	ns
tf(CI)	CLKIN fall time			10 <sup>‡</sup>	ns
tr(CI)	CLKIN rise time			10 <sup>‡</sup>	ns
tw(CIL)	CLKIN low pulse duration, t <sub>c(CI)</sub> = 50 ns (see Note 4)	40			ns
<sup>t</sup> w(CIH)	CLKIN high pulse duration, $t_{C(CI)} = 50$ ns (see Note 4)	40			ns
t <sub>su</sub> (S)	SYNC setup time before CLKIN low	10		Q-10	ns
<sup>t</sup> h(S)	SYNC hold time from CLKIN low	15			ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

4. CLKIN duty cycle  $[t_r(CI) + t_w(CIH)]/t_c(CI)$  must be within 40-60%.











(b) OUTPUTS FIGURE 4. VOLTAGE REFERENCE LEVELS



## **MEMORY AND PERIPHERAL INTERFACE TIMING**

## switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	түр	MAX	UNIT
td(C1-S)	STRB from CLKOUT1 (if STRB is present)	Q - 15	٥	Q + 15	ns
td(C2-S)	CLKOUT2 to STRB (if STRB is present)	- 15	0	15	ns
t <sub>su</sub> (A)	Address setup time before STRB low (see Note 5)	Q - 30			ns
<sup>t</sup> h(A)	Address hold time after STRB high (see Note 5)	Q – 15			ns
tw(SL)	STRB low pulse duration (no wait states, see Note 6)		20		ns
<sup>t</sup> w(SH)	STRB high pulse duration (between consecutive cycles, see Note 6)		20		ns
<sup>t</sup> su(D)W	Data write setup time before STRB high (no wait states)	20 - 45			ns
<sup>t</sup> h(D)W	Data write hold time from STRB high	Q – 15	Q		ns
t <sub>en(D)</sub>	Data bus starts being driven after STRB low (write cycle)	0‡			ns
<sup>t</sup> dis(D)	Data bus three-state after STRB high (write cycle)		٥	Q + 30‡	ns
td(MSC)	MSC valid from CLKOUT1	- 25	0	25	ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."

Delays between CLKOUT1/CLKOUT2 edges and STRB edges track each other, resulting in t<sub>w(SL)</sub> and t<sub>w(SH)</sub> being 2Q with no wait states.

#### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
t <sub>a(A)</sub>	Read data access time from address time (read cycle, see Notes 5 and 7)			3Q - 70‡	ns
<sup>t</sup> su(D)R	Data read setup time before STRB high	40			ns
<sup>t</sup> h(D)R	Data read hold time from STRB high	0			ns
<sup>t</sup> d(SL-R)	READY valid after STRB low (no wait states)			Q-40	ns
td(C2H-R)	READY valid after CLKOUT2 high			Q-40	ns
<sup>t</sup> h(SL-R)	READY hold time after STRB low (no wait states)	Q-5			ns
th(C2H-R)	READY hold after CLKOUT2 high	Q – 5			ns
<sup>t</sup> d(M-R)	READY valid after MSC valid			2Q – 50	ns
<sup>t</sup> h(M-R)	READY hold time after MSC valid	0			ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."

7. Read data access time is defined as  $t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R}$ .



# RS. INT. BIO, AND XF TIMING

## switching characteristics over recommended operating conditions (see Notes 3 and 8)

	PARAMETER	MIN	түр	MAX	UNIT
td(RS)	CLKOUT1 low to reset state entered			45	ns
td(IACK)	CLKOUT1 to IACK valid	- 25	0	25	ns
<sup>t</sup> d(XF)	XF valid before falling edge of STRB	Q - 30			ns

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

8. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

#### timing requirements over recommended operating conditions (see Notes 3 and 8)

		MIN	NOM	MAX	UNIT
t <sub>su</sub> (IN)	INT/BIO/RS setup before CLKOUT1 high	50			ns
th(IN)	INT/BIO/RS hold after CLKOUT1 high	0			ns
tf(IN)	INT/BIO fall time			15 <sup>‡</sup>	ns
tw(IN)	INT/BIO low pulse duration	t <sub>c(C)</sub>			ns
<sup>t</sup> w(RS)	RS low pulse duration	3t <sub>c(C)</sub>			ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3. Q = 1/4t<sub>c(C)</sub>. 8. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

## HOLD TIMING

## switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	түр	MAX	UNIT
td(C1L-AL)	HOLDA low after CLKOUT1 low	-25 <sup>‡</sup>		25	ns
tdis(AL-A)	HOLDA low to address three-state		15 <sup>‡</sup>		ns
tdis(C1L-A)	Address three-state after CLKOUT1 low (HOLD mode, see Note 9)			30 <sup>‡</sup>	ns
td(HH-AH)	HOLD high to HOLDA high			50	ns
ten(A-C1L)	Address driven before CLKOUT1 low (HOLD mode, see Note 9)			10 <sup>‡</sup>	ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

9. A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address."

#### timing requirements over recommended operating conditions (see Note 3)

	MIN	NOM	MAX	UNIT
td(C2H-H) HOLD valid after CLKOUT2 high			Q-45	ns

NOTE 3:  $Q = 1/4t_{c(C)}$ .



## SERIAL PORT TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	түр	MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (see Note 10)			100	ns
td(FL-DX)	DX valid after FSX falling edge (TXM = 0, see Note 10)			50	ns
td(CH-FS)	FSX valid after CLKX rising edge (TXM = 1)			60	ns

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

10. The last occurrence of FSX falling and CLKX rising.

## timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM MAX	UNIT
t <sub>c</sub> (SCK)	Serial port clock (CLKX/CLKR) cycle time	390	20,000†	ns
tf(SCK)	Serial port clock (CLKX/CLKR) fall time		50 <sup>‡</sup>	ns
tr(SCK)	Serial port clock (CLKX/CLKR) rise time		50 <sup>‡</sup>	ns
tw(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)	150	12,000	ns
tw(SCK)	Serial port clock (CLKX/CLKR) high pulse duration (see Note 11)	150	12,000	ns
t <sub>su(FS)</sub>	FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	20		ns
th(FS)	FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	20		ns
t <sub>su</sub> (DR)	DR setup time before CLKR falling edge	20		ns
th(DR)	DR hold time after CLKR falling edge	20		ns

<sup>†</sup>Value derived from characterization data; minimum  $f_{SX}$  at test = 825 kHz.

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

11. The duty cycle of the serial port clock must be within 40-60%.



## absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> <sup>‡</sup>	0.3 V to 7 V
Input voltage range: TMS320E25 pins 24 and 25	-0.3 V to 15 V
All other inputs	. $-0.3\ V$ to 7 $V$
Output voltage range	. $-0.3\ V$ to 7 V
Continuous power dissipation	<b>1.5</b> W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	55°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup>All voltage values are with respect to V<sub>SS</sub>.

#### recommended operating conditions

				MIN	NOM	MAX	UNIT
Vcc	Supply voltage			4.75	5	5.25	v
VSS	Supply voltage				0		V
		All ir	puts except CLKIN/CLKX/CLKR/INT (0-2)	2.35		V <sub>CC</sub> +0.3	v
VIH	High-level input voltage	INT (	0-2)	2.5		V <sub>CC</sub> +0.3	v
			N/CLKX/CLKR	3.5		V <sub>CC</sub> +0.3	v
V.,	low-level input voltage	All ir	puts except MP/MC	-0.3		0.8	v
×1∟	Low-level input voitage	MP/	NC	-0.3		0.8	v
IOH	High-level output current					300	μA
IOL	Low-level output current					2	mA
τ.	Operating free air temper		TMS320C25, TMS320E25	0		70	°C
<b>'</b> A	Operating free-air tempera	ature	TMS320C25GBA	-40		85	°C

#### electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS	MIN	TYP§	мах	UNIT
∨он	High-level outp	ut voltage	$V_{CC} = MIN, I_{OH} = MAX$	2.4	3		v
VOL	Low-level output	ut voltage	$V_{CC} = MIN, I_{OL} = MAX$		0.3	0.6	V
Ιz	Three-state cur	rent	V <sub>CC</sub> = MAX	- 20		20	μA
4	Input current		$V_I = V_{SS}$ to $V_{CC}$	- 10		10	μA
		Normal			110	185	
lcc	Supply current	Idle/HOLD	$T_A = 0$ °C, $V_{CC} = MAX$ , $t_X = MAX$		50	100	mA
CI	Input capacitan	ice			15		pF
CO	Output capacit	ance			15		pF

<sup>§</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ .

Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground. Specific guidelines for handling devices of this type are contained in the publication "Guidelines for Handling Electrostatic Discharge (ESDS) Devices and Assemblies" available from Texas Instruments.

## **CLOCK CHARACTERISTICS AND TIMING**

The TMS320C25 can use either its internal oscillator or an external frequency source for a clock.

## internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit; see the application report, *Hardware Interfacing to the TMS320C25* (SPRA014A).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fx	Input clock frequency		6.7		40.96	MHz
f <sub>sx</sub>	Serial port frequency	$T_A = 0^{\circ}C$ to $70^{\circ}C$	0†		5,120	kHz
C1, C	2			10		pF

<sup>†</sup>The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to  $f_{SX} = 0$  Hz.



FIGURE 2. INTERNAL CLOCK OPTION

### external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

Switching characteristics over recommended operating conditions (see note	coning characteristics over recommended operating conditions (see in	NOTE	33
---	--	------	----

	PARAMETER	MIN	ТҮР	MAX	UNIT
<sup>t</sup> c(C)	CLKOUT1/CLKOUT2 cycle time	97.7		597	ns
td(CIH-C)	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	5		30	ns
t <sub>f(C)</sub>	CLKOUT1/CLKOUT2/STRB fall time			5	ns
tr(C)	CLKOUT1/CLKOUT2/STRB rise time			5	ns
tw(CL)	CLKOUT1/CLKOUT2 low pulse duration	20-8	20	2Q+8	ns
tw(CH)	CLKOUT1/CLKOUT2 high pulse duration	20-8	20	2Q+8	ns
td(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q-5	Q	Q+5	ns

NOTE 3:  $Q = 1/4t_{C(C)}$ .



# TMS320C25, TMS320E25

## timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM MAX	UNIT
t <sub>c(CI)</sub>	CLKIN cycle time	24.4	150	ns
tf(CI)	CLKIN fall time		5‡	ns
t <sub>r</sub> (Cl)	CLKIN rise time		5‡	ns
tw(CIL)	CLKIN low pulse duration, $t_{c(CI)} = 50$ ns (see Note 4)	20		ns
tw(CIH)	CLKIN high pulse duration, $t_{C(CI)} = 50$ ns (see Note 4)	20		ns
t <sub>su(S)</sub>	SYNC setup time before CKLIN low	5	Q – 5	ns
th(S)	SYNC hold time from CLKIN low	8		ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

4. CLKIN duty cycle  $[t_r(CI) + t_w(CIH)]/t_c(CI)$  must be within 40-60%.



	f <sub>crystal</sub> (MHz)	L (µH)
TMS320C25	40.96	1.8
TMS320C25-50	51.20	1.0
TMS320E25	40.96	1.8

## FIGURE 3. EXTERNAL CLOCK OPTION

Shown above is a crystal oscillator circuit suitable for providing the input clock signal to the TMS320C25, TMS320E25, and TMS320C25-50. Please refer to *Hardware Interfacing to the TMS320C25* (document number SPRA014A) for details on circuit operation.



FIGURE 4. TEST LOAD CIRCUIT





FIGURE 5. VOLTAGE REFERENCE LEVELS

## MEMORY AND PERIPHERAL INTERFACE TIMING

## switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	түр	MAX	UNIT
td(C1-S)	STRB from CLKOUT1 (if STRB is present)	Q-6	σ	Q+6	ns
td(C2-S)	CLKOUT2 to STRB (if STRB is present)	- 6	0	6	ns
t <sub>su(A)</sub>	Address setup time before STRB low (see Note 5)	Q – 12			ns
th(A)	Address hold time after STRB high (see Note 5)	Q-8			ns
tw(SL)	STRB low pulse duration (no wait states, see Note 6)	2Q – 5		2Q + 5	ns
tw(SH)	STRB high pulse duration (between consecutive cycles, see Note 6)	2Q - 5		2Q + 5	ns
t <sub>su</sub> (D)W	Data write setup time before STRB high (no wait states)	2Q – 20			ns
th(D)W	Data write hold time from STRB high	Q-10	Q		ns
t <sub>en(D)</sub>	Data bus starts being driven after STRB low (write cycle)	0‡			ns
<sup>t</sup> dis(D)	Data bus three-state after STRB high (write cycle)		Q	Q+15 <sup>‡</sup>	ns
td(MSC)	MSC valid from CLKOUT1	- 12	0	12	ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q \approx 1/4t_c(C)$ .

- 5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."
- Delays between CLKOUT1/CLKOUT2 edges and STRB edges track each other, resulting in t<sub>w(SL)</sub> and t<sub>w(SH)</sub> being 2Q with no wait states.

## timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM MAX	UNIT
t <sub>a(A)</sub>	Read data access time from address time (read cycle, see Notes 5 and 7)		3Q – 35	ns
t <sub>su</sub> (D)R	Data read setup time before STRB high	23		ns
<sup>t</sup> h(D)R	Data read hold time from STRB high	0		ns
td(SL-R)	READY valid after STRB low (no wait states)		Q – 20	ns
td(C2H-R)	READY valid after CLKOUT2 high		Q - 20	ns
th(SL-R)	READY hold time after STRB low (no wait states)	Q+3		ns
th(C2H-R)	READY hold after CLKOUT2 high	Q+3		ns
td(M-R)	READY valid after MSC valid		2Q – 25	ns
th(M-R)	READY hold time after MSC valid	0		ns

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."

7. Read data access time is defined as  $t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R}$ .



# RS, INT, BIO, and XF TIMING

#### switching characteristics over recommended operating conditions (see Notes 3 and 8)

PARAMETER		MIN	ТҮР	MAX	UNIT
td(RS)	CLKOUT1 low to reset state entered			22 <sup>‡</sup>	ns
td(IACK)	CLKOUT1 to IACK valid	- 6	0	12	ns
td(XF)	XF valid before falling edge of STRB	Q-15			ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C}(C)$ .

8. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

#### timing requirements over recommended operating conditions (see Notes 3 and 8)

		MIN	NOM	MAX	UNIT
t <sub>su(IN)</sub>	INT/BIO/RS setup before CLKOUT1 high	32			ns
<sup>t</sup> h(IN)	INT/BIO/RS hold after CLKOUT1 high	0			ns
<sup>t</sup> f(IN)	INT/BIO fall time			8‡	ns
<sup>t</sup> w(IN)	INT/BIO low pulse duration	tc(C)			ns
<sup>t</sup> w(RS)	RS low pulse duration	3t <sub>c(C)</sub>			ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C}(C)$ .

8. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

## HOLD TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

PARAMETER	MIN	түр	MAX	UNIT
td(C1L-AL) HOLDA low after CLKOUT1 low	0		10	ns
t <sub>dis(AL-A)</sub> HOLDA low to address three-state		0‡		ns
tdis(C1L-A) Address three-state after CLKOUT1 low (HOLD mode, see Note 9)			20 <sup>‡</sup>	ns
t <sub>d(HH-AH)</sub> HOLD high to HOLDA high			25	ns
ten(A-C1L) Address driven before CLKOUT1 low (HOLD mode, see Note 9)			8‡	ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C}(C)$ .

9. A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address."

#### timing requirements over recommended operating conditions (see Note 3)

	MIN	NOM	MAX	UNIT
td(C2H-H) HOLD valid after CLKOUT2 high			Q – 24	ns

NOTE 3:  $Q = 1/4t_{c(C)}$ .



## SERIAL PORT TIMING

## switching characteristics over recommended operating conditions (see Note 3)

PARAMETER		MIN	түр	MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (see Note 10)			75	ns
td(FL-DX)	DX valid after FSX falling edge (TXM = 0, see Note 10)			40	ns
td(CH-FS)	FSX valid after CLKX rising edge (TXM = 1)			40	ns

3.  $Q = 1/4t_{c(C)}$ . NOTES:

10. The last occurrence of FSX falling and CLKX rising.

## timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
t <sub>c</sub> (SCK)	Serial port clock (CLKX/CLKR) cycle time <sup>†</sup>	200			ns
t <sub>f</sub> (SCK)	Serial port clock (CLKX/CLKR) fall time			25 <sup>‡</sup>	ns
tr(SCK)	Serial port clock (CLKX/CLKR) rise time			25 <sup>‡</sup>	ns
tw(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)	80			ns
tw(SCK)	Serial port clock (CLKX/CLKR) high pulse duration (see Note 11)	80			ns
t <sub>su</sub> (FS)	FSX/FSR setup time before CLKX/CLKR falling edge (TXM = $0$ )	18			ns
<sup>t</sup> h(FS)	FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	20			ns
t <sub>su</sub> (DR)	DR setup time before CLKR falling edge	10			ns
th(DR)	DR hold time after CLKR falling edge	20			ns

<sup>†</sup>The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to  $f_{\text{SX}}=0$  Hz.  $^{\ddagger}Value$  derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

11. The duty cycle of the serial port clock must be within 40-60%.



## EPROM PROGRAMMING

#### absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, Vp	۳	0.6 V to	15 V
Input voltage range on pi	ns 24 and 25	0.3 V to	15 V

<sup>1</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup>All voltage values are with respect to GND.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Programming mode supply voltage (see Note 13)		6		V
Vcc	Read mode supply voltage	4.75	5	5.25	v
VPP	Programming mode supply voltage	12	12.5	13	V
VPP	Read mode supply voltage (see Note 12)		Vcc		v

NOTES: 12. Vpp can be connected to V<sub>CC</sub> directly (except in the program mode). V<sub>CC</sub> supply current in this case would be  $I_{CC}$  + Ipp. During programming, Vpp must be maintained at 12.5 V (±0.25 V).

13. V<sub>CC</sub> must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. This device must not be inserted into or removed from the board when Vpp or V<sub>CC</sub> is applied.

#### electrical characteristics over specified temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	түр§	МАХ	UNIT
IPP1	Vpp supply current	$V_{PP} = V_{CC} = 5.25 V$			100	μA
IPP2	Vpp supply current (during program pulse)	Vpp = 13 V		30	50	mA

<sup>§</sup>All typical values except for I<sub>CC</sub> are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C..

# recommended timing requirements for programming, TA = $25 \,^{\circ}$ C, V<sub>CC</sub> = 6 V, V<sub>PP</sub> = 12.5 V (see Notes 14 and 15)

		MIN	NOM	МАХ	UNIT
tw(IPGM)	Initial program pulse duration	0.95	1	1.05	ms
tw(FPGM)	Final pulse duration	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time	2			μs
t <sub>su(E)</sub>	Ē setup time	2			μs
t <sub>su</sub> (G)	G setup time	2			μs
<sup>t</sup> dis(G)	Output disable time from G	0		130¶	ns
t <sub>en(G)</sub>	Output enable time from G			150¶	ns
<sup>t</sup> su(D)	Data setup time	2			μs
t <sub>su</sub> (VPP)	Vpp setup time	2			μs
<sup>t</sup> su(VCC)	V <sub>CC</sub> setup time	2			μs
<sup>t</sup> h(A)	Address hold time	0			μs
<sup>t</sup> h(D)	Data hold time	2			μs

Value derived from characterization data and not tested.

NOTES: 14. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and Vpp = 12.5 V ± 0.5 V during programming.

15. Common test conditions apply for tdis(G) except during programming.



## absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> <sup>‡</sup> 0.3 V to 7 V
Input voltage range
Output voltage range
Continuous power dissipation
Operating free-air temperature range
Storage temperature range

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause damage to device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. \*All voltage values are with respect to VSS.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage	· · · · · · · · · · · · · · · · · · ·	4.75	5	5.25	V
Vss	Supply voltage			0		V
	High-level input voltage	ÎNTO-ÎNT2	2.5			v
VIH		CLKIN, CLKX, CLKR	3.5			v
		Other inputs	2.35			v
	Low-level input voltage	MP/MC			0.8	v
VIL		CLKIN			0.8	V
		Other inputs			0.8	V
юн	High-level output current				300	μA
10L	Low-level output current				2	mA
TA	Operating free-air temperature		0		70	°C

## electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP§	MAX	UNIT
∨он	High-level output voltage	je	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	2.4			. V
VOL	Low-level output voltage		V <sub>CC</sub> = MIN, I <sub>OL</sub> = MAX			0.6	V
١z	Three-state current		V <sub>CC</sub> = MAX	- 20		20	μA
4	Input current		$V_{I} = V_{SS}$ to $V_{CC}$	- 10		10	μA
1	Supply current	Normal	TI - ORC VICE - MAX & - MAX		110	185	-
'CC		Idle, HOLD		50	100	] "'^	
CI	Input capacitance				15		pF
CO	Output capacitance				15		pF

 $^{\$}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



## **CLOCK CHARACTERISTICS AND TIMING**

The TMS320C25-50 can use either its internal oscillator or an external frequency source for a clock.

## internal clock option

The internal oscillator is enabled by connecting a crystal accross X1 and X2, CLKIN. The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be in either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit.

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
fx	Input clock frequency	$T_A = 0$ °C to 70 °C	6.7		51.2	MHz
f <sub>sx</sub>	Serial port frequency	$T_A = 0$ °C to 70°C	0		6.4	MHz
C1,C2		$T_A = 0$ °C to 70 °C		10		рF

<sup>†</sup>The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to f<sub>SX</sub> = 0 Hz.



FIGURE 6. INTERNAL CLOCK OPTION

## external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN, with X1 left unconnected. The external frequency injected must conform to specifications listed in the following table.

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	NOM	MAX	UNIT
t <sub>c(C)</sub>	CLKOUT1, CLKOUT2 cycle time	78.13		597	ns
td(CIH-C)	CLKIN high to CLKOUT1, CLKOUT2, STRB high, low	12		27	ns
tf(C)	CLKOUT1, CLKOUT2, STRB fall time			3	ns
tr(C)	CLKOUT1, CLKOUT2, STRB rise time			3	ns
tw(CL)	CLKOUT1, CLKOUT2 low pulse duration	20-7		20	ns
tw(CH)	CLKOUT1, CLKOUT2 high pulse duration	20		20+3	ns
1	CLKOUT1 high to CLKOUT2 low,	0.6		012	
ud(C1-C2)	CLKOUT2 high to CLKOUT1 high, etc.	u-0		u+2	ins i

NOTE 3:  $Q = 1/4 t_{C(C)}$ .





	f <sub>crystal</sub> , MHz	L, μΗ
TMS320C25	40.96	1.8
TMS320E25	40.96	1.8
TMS320C25-50	51.20	1.0



## timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
<sup>t</sup> c(CI)	CLKIN cycle time	19.53		150	ns
tf(CI)	CLKIN fall time			5 <sup>‡</sup>	ns
tr(Cl)	CLKIN rise time			5‡	ns
tw(CIL)	CLKIN low pulse duration, $t_{c(CI)} = 50$ ns (see Note 4)	20			ns
tw(CIH)	CLKIN high pulse duration, $t_{C(CI)} = 50$ ns (see Note 4)	20			ns
t <sub>su</sub> (S)	SYNC setup time before CLKIN low	4		Q – 4	ns
<sup>t</sup> h(S)	SYNC hold time from CLKIN low	4			ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C(C)}$ . 4. CLKIN duty cycle [ $t_{r(CI)} + t_{w(CIH)}$ ]/ $t_{c(CI)}$  must be within 40-60%.



## MEMORY AND PERIPHERAL INTERFACE TIMING

## switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIŃ	ТҮР	МАХ	UNIT
td(C1-S)	STRB from CLKOUT (if STRB is present	Q-5		Q+3	ns
td(C2-S)	CLKOUT2 to STRB (if STRB is present)	- 2		5	ns
t <sub>su(A)</sub>	Address setup time before STRB low (see Note 5)	Q-11			ns
<sup>t</sup> n(A)	Address hold time after STRB high (see Note 5)	Q-4			ns
<sup>t</sup> w(SL)	STRB low pulse duration (no wait states, see Note 6)	2Q - 5		20	ns
<sup>t</sup> w(SH)	STRB high pulse duration (between consecutive cycles, see Note 6)	20		2Q + 3‡	ns
t <sub>su</sub> (D)W	Data write setup time before STRB high (no wait)	20-17			ns
<sup>t</sup> h(D)W	Data write hold time from STRB high	Q-5			ns
t <sub>en(D)</sub>	Data bus starts being driven after STRB low (write)	0‡			ns
<sup>t</sup> dis(D)	Data bus three-state after STRB high, (write)		۵	Q+15 <sup>‡</sup>	ns
td(MSC)	MSC valid from CLKOUT1	-1		9	ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

- 5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address".
- Delay between CLKOUT1, CLKOUT2, and STRB edges track each other, resulting in t<sub>w(SL)</sub> and t<sub>w(SH)</sub> being 2Q with no wait states.

## timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
t <sub>a(A)</sub>	Read data access time from address time (see Notes 5 and 7)			30 - 30	ns
t <sub>su</sub> (D)R	Data read setup time before STRB high	19			ns
<sup>t</sup> h(D)R	Data read hold time from STRB high	0			ns
td(SL-R)	READY valid after STRB low (no wait states)			Q-21	ns
td(C2H-R)	READY valid after CLKOUT2 high			Q-21	ns
th(SL-R)	READY hold time after STRB low (no wait states)	Q-1			ns
td(C2H-R)	READY valid after CLKOUT2 high	Q-1			ns
<sup>t</sup> d(M-R)	READY valid after MSC valid			2Q – 20	ns
th(M-R)	READY hold time after MSC valid	0			ns

NOTES: 3.  $Q = 1/4 t_{C(C)}$ .

5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address".

7. Read data access time is defined as  $t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R}$ .



**ADVANCE INFORMATION** 

# RS, INT, BIO, and XF TIMING

## switching characteristics over recommended operating conditions (see Notes 3 and 16)

	PARAMETER	MIN	түр	MAX	UNIT
td(RS)	CLKOUT1 low to reset state entered			22 <sup>‡</sup>	ns
td(IACK)	CLKOUT1 to IACK valid	- 5		7	ns
td(XF)	XF valid before falling edge of STRB	Q-8			ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

16. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle.

## timing requirements over recommended operating conditions (see Notes 3 and 16)

		MIN	NOM	мах	UNIT
t <sub>su</sub> (IN)	INT, BIO, RS setup before CLKOUT1 high	22			ns
th(IN)	IN, BIO, RS hold after CLKOUT1 high	0			ns
tf(IN)	ÎNT, BIO fall time			8‡	ns
tw(IN)	INT, BIO low pulse duration	t <sub>c(C)</sub>			ns
<sup>t</sup> w(RS)	RS low pulse duration	3t <sub>c(C)</sub>			ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

16. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle.

## HOLD TIMING

## switching characteristics over recommended operating conditions (see Note 3)

PARAMETER		MIN	ТҮР	MAX	UNIT
<sup>t</sup> d(CIL-AL)	HOLDA low after CLKOUT1 low	1‡		11	ns
<sup>t</sup> dis(AL-A)	HOLDA low to address three-state		0‡		ns
tdis(CIL-A)	Address three-state after CLKOUT1 low (HOLD mode, see Note 17)			20 <sup>‡</sup>	ns
td(HH-AH)	HOLD high to HOLDA high			19	ns
ten(A-CIL)	Address driven before CLKOUT1 low (HOLD mode, see Note 17)			8‡	ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

17. A15-A0, PS, DS, STRB, and R/W timings are all included in timings referenced as "address".

## timing requirements over recommended operating conditions (see Note 3)

	MIN	NOM	MAX	UNIT
td(C2H-H) HOLD valid after CLKOUT2 high			Q-19	ns

NOTE 3:  $Q = 1/4t_{c(C)}$ .



## SERIAL PORT TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	түр	MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (see Note 18)			75	ns
<sup>t</sup> d(FL-DX)	DX valid after falling edge (TXM = 0, see Note 18)			40	ns
td(CH-FS)	FSX valid after CLKX raising edge (TXM $= 1$ )			40	ns

NOTES: 3.  $Q = \frac{1}{4} t_{c(C)}$ .

18. The last occurrence of FSX falling and CLKX rising.

## timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
t <sub>c</sub> (SCK)	Serial port clock (CLKX/CLKR) cycle time <sup>†</sup>	160			ns
tf(SCK)	Serial port clock (CLKX/CLKR) fall time			25 <sup>‡</sup>	ns
tr(SCK)	Serial port clock (CLKX/CLKR) rise time			25 <sup>‡</sup>	ns
tw(SCK)	Serial port clock (CLKX/CLKR) low or high pulse duration (see Note 19)	64			ns
t <sub>su</sub> (FS)	FSX or FSR setup time before CLKX, CLKR falling edge (TXM = $(0)$ )	5			ns
<sup>t</sup> h(FS)	FSX or FSR hold time after CLKX, CLKR falling edge (TXM = 0)	10			ns
t <sub>su</sub> (DR)	DR setup time before CLKR falling edge	5			ns
th(DR)	DR hold time after CLKR falling edge	10			ns

<sup>†</sup>The serial port was tested at a minimum frequency of 1.25 kHz. However, the serial port was fully static but will properly function down to  $f_{SX} = 0$  Hz.

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

19. The cycle of the serial port must be within 40%-60%.

## CONTRAST SUMMARY OF ELECTRICAL SPECIFICATIONS

The following table presents electrical parameters which differ between TMS320C25 (40 MHz, 100 ns) and TMS320C25-50 (50 MHz, 80 ns).

## clock characteristics and timing

PARAMETER		TMS320C25			TMS320C25-50		
FARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t <sub>c</sub> (C)	97.7		597	78.13		597	ns
<sup>t</sup> d(CIH-C)	5		30	12		27	ns
<sup>t</sup> f(C)		-	5			3	ns
t <sub>r(C)</sub>			5			3	ns
tw(CL)	20-8	20	2Q+8	20-7		20	ns
<sup>t</sup> w(CH)	20-8	20	20+8	20		2Q + 3	ns
<sup>t</sup> d(C1-C2)	Q – 5	Q	Q + 5	Q-6		Q + 2	ns
t <sub>su(S)</sub>	5		Q – 5	4		Q-4	ns
<sup>t</sup> h(S)	8			4			ns



## memory and peripheral interface timing

PARAMETER		MS320C	25	TM	LINIT		
FANAMETEN	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
<sup>t</sup> d(C1-S)	Q-6	Q	Q+6	Q-5		2+3	ns
td(C2-S)	-6	0	6	- 2		5	ns
t <sub>su(A)</sub>	Q-12			Q-11			ns
th(A)	Q-8			Q-4			ns
<sup>t</sup> w(SL)		2Q		20 – 5		20	ns
tw(SH)		2Q		20	2	2+3	ns
<sup>t</sup> su(D)W	20-20			2Q-17			ns
<sup>t</sup> h(D)W	Q-10	Q		Q – 5			ns
<sup>t</sup> d(MSC)	- 12	0	12	- 1		9	ns
t <sub>a</sub> (A)			3Q - 35		30	- 30	ns
t <sub>su</sub> (D)R	23			19			ns
<sup>t</sup> h(D)R	0			0			ns
<sup>t</sup> d(SL-R)			Q – 20		Q	-21	ns
<sup>t</sup> d(C2H-R)			Q – 20		۵	-21	ns
th(SL-R)	Q+3			Q - 1			ns
th(C2H-R)	Q+3			Q-1			ns
<sup>t</sup> d(M-R)			2Q – 25		20	- 20	ns
<sup>t</sup> h(M-R)	0			0			ns

# RS, INT, BIO, and XF timing

PARAMETER	TMS320C25			TMS	LINUT		
	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
td(IACK)	- 6	0	12	- 5		7	ns
<sup>t</sup> d(XF)	Q-15			Q-8			ns
t <sub>su</sub> (IN)	32			22			ns
th(IN)	0			0			ns

# HOLD timing

PARAMETER	TN	AS320C2	5	TMS			
	MIN	TYP	MAX	MIN	TYP	MAX	
<sup>t</sup> d(C1L-AL)	0		10	1		11	ns
td(HH-AH)			25			19	ns
td(C2H-H)			Q-24			Q - 19	ns

## serial port timing

DADAMETED		TMS320C25			TMS320C25-50			
FARAMETER	MIN	TYP N	AA	MIN	түр	MAX		
<sup>t</sup> d(CH-DX)			75			70	ns	
<sup>t</sup> d(FL-DX)			40			40	ns	
td(CH-FS)			40			40	ns	
t <sub>su</sub> (FS)	18			5			ns	
th(FS)	20			10			ns	
t <sub>su</sub> (DR)	10			5			ns	
t <sub>h</sub> (DR)	20			10			ns	



# TMS320 SECOND-GENERATION DEVICES

## TIMING DIAGRAMS

This section contains all the timing diagrams for the TMS320 second-generation devices. Refer to the top corner for the specific device.

Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

## clock timing





# TMS320 SECOND-GENERATION DEVICES



TEXAS T INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

# TMS320 SECOND-GENERATION DEVICES

one wait-state memory access timing







<sup>†</sup>Control signals are  $\overline{DS}$ ,  $\overline{IS}$ ,  $R/\overline{W}$ , and XF. <sup>‡</sup>Serial port controls are DX and FSX.



# TMS320 SECOND-GENERATION DEVICES

interrupt timing (TMS32020)



# interrupt timing (TMS320C25)





## serial port receive timing



## serial port transmit timing





# TMS32020



external flag timing





TMS320C25



```
external flag timing
```





# TMS32020

HOLD timing (part A)



<sup>†</sup>HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.



A-48

## TMS32020



<sup>†</sup>HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.



A-49
# TMS320C25



<sup>†</sup>HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.



# TMS320C25



<sup>†</sup>HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.



A-51



## **TYPICAL SUPPLY CURRENT CHARACTERISTICS FOR TMS320C25**

## TMS320C25FNL (PLCC) reflow soldering precautions

Recent tests have identified an industry-wide problem experienced by surface mounted devices exposed to reflow soldering temperatures. This problem involves a package cracking phenomenon sometimes experienced by large (e.g., 68-lead) plastic leaded chip carrier (PLCC) packages during surface mount manufacturing. This phenomenon can occur if the TMS320C25FNL is exposed to uncontrolled levels of humidity prior to reflow solder. This moisture can flash to steam during solder reflow, causing sufficient stress to crack the package and compromise device integrity. If the TMS320C25FNL is being socketed, *no* special handling precautions are required. In addition, once the device is soldered into the board, *no* special handling precautions are required.

In order to minimize moisture absorption, TI ships the TMS320C25FNL in "dry pack" shipping bags with a RH indicator card and moisture-absorbing desiccant. These moisture-barrier shipping bags will adequately block moisture transmission to allow shelf storage for 12 months from date of seal when stored at less than 60% relative humidity (RH) and less than 30°C. Devices may be stored outside the sealed bags indefinitely if stored at less than 25% RH and 30°C.

Once the bag seal is broken, the devices should be stored at less than 60% RH and 30 °C as well as reflowsoldered within two days of removal. In the event that either of the above conditions is not met, TI recommends these devices be baked in a clean oven at 125 °C and 10% maximum RH for 24 hours. This restores the devices to their "dry packed" moisture level.

## NOTE

Shipping tubes will not withstand the 125 °C baking process. Devices should be transferred to a metal tray or tube before baking. Standard ESD precautions should be followed.

In addition, TI recommends that the reflow process not exceed two solder cycles and the temperature not exceed 220 °C.

If you have any additional questions or concerns, please contact your local TI representative.



# **MECHANICAL DATA**

## 68-pin GB grid array ceramic package (TMS32020, TMS320C25)



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES



# **MECHANICAL DATA**

68-lead plastic leaded chip carrier package (TMS320C25 and TMS320C25-50)



NOTES: A. Centerline of center pin, each side, is within 0,10 (0.004) of package centerline as determined by this dimension. B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

WARNING When reflow soldering is required, refer to page 52 for special handling instructions.



# **MECHANICAL DATA**

## 68-lead FZ CER-QUAD, ceramic leaded chip carrier package (TMS320E25 only)

This hermetically-sealed chip carrier package consists of a ceramic base, ceramic cap, and a 68-lead frame. Hermetic sealing is accomplished with glass. The FZ package is intended for both socket- or surface-mounting. Having a Sn/Pb ratio of 60/40, the tin/lead-coated leads do not require special cleaning or processing when being surface-mounted.



NOTES: 1. Glass is optional, and the diameter is dependent on device application.

2. Centerline of center pin, each side, is within 0,10 (0.004) of package centerline as determined by dimension B.

3. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

4. The lead contact points are within 0,15 (0.006) of being planar.



# programming the TMS320E25 EPROM cell

The TMS320E25 includes a 4K  $\times$  16-bit EPROM, implemented from an industry-standard EPROM cell, to perform prototyping and early field testing and to achieve low-volume production. When used with a 4K-word masked-ROM TMS320C25, the TMS320E25 yields a high-volume, low-cost production as a result of more migration paths for data. An EPROM adaptor socket (part # TMDX3270120), shown in Figure 8, is available to provide 68-pin to 28-pin conversion for programming the TMS320E25.



FIGURE 8. EPROM ADAPTOR SOCKET

Key features of the EPROM cell include standard programming and verification. For security against copyright violations, the EPROM cell features an internal protection mechanism to prevent proprietary code from being read. The protection feature can be used to protect reading the EPROM contents. This section describes erasure, fast programming and verification, and EPROM protection and verification.

## fast programming and verification

The TMS320E25 EPROM cell is programmed using the same family and device codes as the TMS27C64 8K  $\times$  8-bit EPROM. The TMS27C64 EPROM series are ultraviolet-light erasable, electrically programmable read-only memories, fabricated using HVCMOS technology. The TMS27C64 is pin-compatible with existing 28-pin ROMs and EPROMs. The TMS320E25, like the TMS27C64, operates from a single 5-V supply in the read mode; however, a 12.5-V supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random. When programmed in blocks, the data is loaded into the EPROM cell one byte at a time, the high byte first and the low byte second.

Figure 9 shows the wiring conversion to program the TMS320E25 using the 28-pin pinout of the TMS27C64. The pin nomenclature table provides a description of the TMS27C64 pins. The code to be programmed into the device should be serial mode. The TMS320E25 uses 13 address lines to address the 4K-word memory in byte format.





# PIN NOMENCLATURE (TMS320E25)

SIGNALS	٧O	DEFINITION
A12 (MSB)-A0 (LSB)	1	On-chip EPROM programming address lines
CLKIN	1	Clock oscillator input
Ē	1	EPROM chip select
EPT	1 I	EPROM test mode select
ច	I.	EPROM read/verify select
GND	1	Ground
PGM	1	EPROM write/program select
Q8(MSB)-Q1(LSB)	1/0	Data lines for byte-wide programming of on-chip 8K bytes of EPROM
RS	1	Reset for initializing the device
Vcc	I I	5-V power supply
Vpp	1	12.5-V power supply

# FIGURE 9. TMS320E25 EPROM CONVERSION TO TMS27C64 EPROM PINOUT



Table 5 shows the programming levels required for programming, verifying and reading the EPROM cell. The paragraphs following the table describe the function of each programming level.

SIGNAL NAME <sup>†</sup>	TMS320E25 PIN	TMS27C64 PIN	PROGRAM	PROGRAM VERIFY	PROGRAM INHIBIT	READ	OUTPUT DISABLE
Ē	22	20	VIL	VIL	VIH	VIL	VIL
G	42	22	VIH	PULSE	х	PULSE	VIH
PGM	41	27	PULSE	VIH	х	VIH	VIH
VPP	25	1	VPP	VPP	VPP	Vcc	Vcc
Vcc	61,35	28	V <sub>CC</sub> +1	V <sub>CC</sub> +1	V <sub>CC</sub> +1	VCC	Vcc
VSS	27,44,10	14	V <sub>SS</sub>	VSS	VSS	VSS	VSS
CLKIN	52	14	V <sub>SS</sub>	VSS	VSS	V <sub>SS</sub>	V <sub>SS</sub>
RS	65	14	VSS	V <sub>SS</sub>	VSS	V <sub>SS</sub>	VSS
EPT	24	26	VSS	VSS	VSS	VSS	VSS
Q1-Q8	18-11	11-13,15-19	DIN	QOUT	HI-Z	QOUT	HI-Z
A12-A10	40-38	2,23,21,	ADDR	ADDR	x	ADDR	x
A9-A7	37,36,34	24,25,3	ADDR	ADDR	X	ADDR	X
A6	33	4	ADDR	ADDR	X	ADDR	X
A5	32	5	ADDR	ADDR	×	ADDR	X
A4	31	6	ADDR	ADDR	X	ADDR	х
A3-A0	30-28,26	7-10	ADDR	ADDR	<u> </u>	ADDR	X

TABLE 5. TMS320E25 PROGRAMMING MODE LEVELS

<sup>†</sup>In accordance with TMS27C64.

#### LEGEND:

 $\begin{array}{l} V_{IH} = \mbox{TTL high level; } V_{IL} = \mbox{TTL low level; ADDR} = \mbox{byte address bit} \\ V_{PP} = \mbox{12.5 V} \pm \mbox{0.5 V}; \ V_{CC} = \mbox{5 t} \pm \mbox{0.25 V}; \ X = \mbox{don't care} \\ \hline PULSE = \mbox{low-going TTL level pulse; } \mbox{D}_{IN} = \mbox{byte to be programmed at ADDR} \\ \mbox{Q}_{OUT} = \mbox{byte stored at ADDR; } \mbox{RBIT} = \mbox{ROM protect bit.} \end{array}$ 

#### erasure

Before programming, the device is erased by exposing the chip through the transparent lid to high-intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose UV-intensity × exposure-time) is 15 watt-seconds per square centimeter. A typical 12 milliwatt-per-square-centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located approximately 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. Note that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS320E25, the window should be covered with an opaque label.

#### fast programming

After erasure (all memory bits in the cell are logic one), logic zeroes are programmed into the desired locations. The fast programming algorithm, shown in Figure 10, is normally used to program the entire EPROM contents, although individual locations may be programmed separately. A programmed logic zero can be erased only by ultraviolet light. Data is presented in parallel (eight bits) on pins Q8-Q1. Once addresses and data are stable,  $\overrightarrow{PGM}$  is pulsed. The programming mode is achieved when Vpp = 12.5 V,  $\overrightarrow{PGM} = V_{IL}$ ,  $V_{CC} = 6.0 \text{ V}$ ,  $\overrightarrow{G} = V_{IH}$ , and  $\overrightarrow{E} = V_{IL}$ . More than one TMS320E25 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: prime and final. The length of the prime pulse is 1 ms. After each prime pulse, the byte being programmed is verified. If correct data is read, the final programming pulse is applied; if correct data is not read, an additional 1-ms prime pulse is applied up to a maximum of 15 times. The final programming pulse is 4 ms times the number of prime programming pulses applied. This sequence of programming and verification is performed at  $V_{CC} = 6.0$  V, and  $V_{PP} = 12.5$  V. When the full fast programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5$  V.



#### program verify

Programmed bits may be verified with Vpp = 12.5 V when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ . Figure 11 shows the timing for the program and verify operation.



FIGURE 10. FAST PROGRAMMING FLOWCHART







#### program inhibit

Programming may be inhibited by maintaining a high level input on the E pin or PGM pin.

#### read

The EPROM contents may be read independent of the programming cycle, provided the RBIT (ROM protect bit) has not been programmed. The read is accomplished by setting  $\overline{E}$  to zero and pulsing  $\overline{G}$  low. The contents of the EPROM location selected by the value on the address inputs appear on Q8-Q1.

#### output disable

During the EPROM programming process, the EPROM data outputs may be disabled, if desired, by establishing the output disable state. This state is selected by setting the  $\overline{G}$  and  $\overline{PGM}$  pins high. While output disable is selected, Q8-Q1 are placed in the high-impedance state.

#### **ROM** protection and verification

This section describes the code protection feature included in the EPROM cell, which protects code against copyright violations. Table 6 shows the programming levels required for protecting and verifying the EPROM. The paragraphs following the table describe the protect and verify functions.



SIGNAL <sup>†</sup>	TMS320E25	TMS27C64 PIN	ROM PROTECT	PROTECT VERIFY
Ē	22	20	VIH	VIL
G	42	22	VIH	VIL
PGM	41	17	VIH	VIH
Vpp	25	1	Vpp	Vcc
Vcc	61,35	28	V <sub>CC</sub> +1	Vcc
VSS	10,27,44	14	V <sub>SS</sub>	V <sub>SS</sub>
CLKIN	52	14	V <sub>SS</sub>	V <sub>SS</sub>
RS	65	14	V <sub>SS</sub>	V <sub>SS</sub>
EPT	24	26	VPP	Vpp
Q8-Q1	18-11	11-13,15-19	Q8 ≈ PULSE	Q8 = RBIT
A12-A10	40-38	2,23,21	x	x
A9-A7	37,36,34	24,25,3	x	x
A6	33	4	X	VIL
A5	32	5	X	x
A4	31	6	VIH	x
A3-A0	30-28,26	7-10	X	X

TABLE 6. TMS320E25 PROTECT AND VERIFY EPROM MODE LEVELS

<sup>†</sup>In accordance with TMS27C64.

LEGEND:

 $\begin{array}{l} V_{IH} = \mbox{TTL high level; } V_{IL} = \mbox{TTL low level; } V_{CC} = 5.0 \ V \ \pm \ 0.25 \ V \\ \hline V_{PP} = 12.5 \ V \ \pm \ 0.5 \ V; \ X = \mbox{don't care} \\ \hline PULSE = \mbox{low-going TTL level pulse; } \ RBIT = \ ROM \ protect \ bit. \end{array}$ 

#### EPROM protect

The EPROM protect facility is used to completely disable reading of the EPROM contents to guarantee security of proprietary algorithms. This facility is implemented through a unique EPROM cell called the RBIT (EPROM protect bit) cell. Once the contents to be protected are programmed into the EPROM, the RBIT is programmed, disabling access to the EPROM contents and disabling the microprocessor mode on the device. Once programmed, the RBIT can be cleared only by erasing the entire EPROM array with ultraviolet light, thereby maintaining security of the proprietary algorithm. Programming the RBIT is accomplished using the EPROM protect cycle, which consists of setting the  $\overline{E}$ ,  $\overline{G}$ ,  $\overline{PGM}$ , and A4 pins high, Vpp and EPT to 2.5 V  $\pm$  0.5 V, and pulsing Q8 low. The complete sequence of operations involved in programming the RBIT is shown in the flowchart of Figure 12. The required setups in the figure are detailed in Table 6.





## FIGURE 12. EPROM PROTECT FLOWCHART

#### protect verify

Protect verify is used following the EPROM protect to verify correct programming of the RBIT (see Figure 12). When using protect verify, Q8 outputs the state of the RBIT. When RBIT = 1, the EPROM is unprotected; when RBIT = 0, the EPROM is protected. The EPROM protect and verify timings are shown in Figure 13.



A-62

# TMS320E25



FIGURE 13. EPROM PROTECT TIMING



# TMS320 SECOND-GENERATION DEVICES

# INDEX

accumulator
block diagram         6           Bulletin Board Service         16, 17
clock TMS32020
description       .3         development support       .17         direct addressing       .10, 16         DMA
electrical specificatons       20         TMS32020       20         TMS320C25       26         TMS320C25-50       33         TMS320E25       56-63         EPROM protection/verification       60-63         external interface       9
fast programming/verification
hotline
immediate addressing         10           indirect addressing         10, 16           instruction set         10-15           interrupts         9
key features TMS320 family1 TMS320204 TMS320C25/C25-50/E254
mechanical data TMS320C25
addressing modes

microcomputer/microprocessor mode multiplier	7 9
operating conditions TMS32020	20 26 13 2 6
TMS320	5 9
package types1- pin nomenclature TMS32020/C25/C25-50 TMS320E25	-5 2
pinouts TMS32020/C25/C25-50 TMS320E255 programming levels for EPROM5	1 57
repeat feature1 reflow soldering precaution5	0 2
serial port	97992 51
TMS320C25-50	86
timer	7 15 19 15 15 19 19 19 19 19 19 19 19 19 19 19 19 19
TMS320220 product notification	6



OCTOBER 1987

- S Temperature . . . 55 °C to 100 °C
- 200-ns Instruction Cycle Time
- 544 Words of Programmable On-Chip Data RAM
- 128K Words of Data/Program Space
- Sixteen Input and Sixteen Output Channels
- 16-Bit Parallel Interface
- Directly Accessible External Data Memory Space
- Global Data Memory Interface
- 16-Bit Instruction and Data Words
- 32-Bit ALU and Accumulator
- Single-Cycle Multiply/Accumulate Instructions
- 0 to 16-Bit Scaling Shifter
- Bit Manipulation and Logical Instructions
- Instruction Set Support for Floating-Point Operations
- Block Moves for Data/Program Management
- Repeat Instructions for Efficient Use of Program Space
- Five Auxiliary Registers and Dedicated Arithmetic Unit for Indirect Addressing
- Serial Port for Direct Codec Interface
- Synchronization Input for Synchronous Multiprocessor Configurations
- Wait States for Communication to Slow Off-Chip Memories/Peripherals
- On-Chip Timer for Control Operations
- Packaging:
  - 68 Pin Ceramic Leaded Chip Carrier
    68 Pin Grid Array
- Three External Maskable User Interrupts
- Input Pin Polled by Software Branch Instruction
- Programmable Output Pin for Signaling External Devices
- 2.4-Micron NMOS Technology
- Single 5-V Supply
- On-Chip Clock Generator
- Standard and Class B Processing SM Prefix – Standard SMJ Prefix – Class B



68-PIN FJ PACKAGE CERAMIC LEADED CHIP CARRIER





<sup>†</sup>See Pin Assignments Table (Page 2) and Pin Nomenclature Table (Page 3) for location and description of all pins.



## description

The SMJ32020 Digital Signal Processor is a second-generation member of the SMJ320 group of military VLSI digital signal processors and peripherals. The SMJ32020 supports a wide range of digital signal processing applications, such as tactical communications, guidance, military modems, sonar, signal processing/AI, image processing, speech processing, spectrum analysis, audio processing, digital filtering, high-speed control, graphics, and other computation-intensive applications.

With a 200-ns instruction cycle time and an innovative memory configuration, the SMJ32020 performs operations necessary for many realtime digital signal processing algorithms. Since most instructions require only one cycle, the SMJ32020 is capable of executing five million instructions per second. On-chip data RAM of 544 16-bit words, direct addressing of up to 64K words of external data memory space and 64K words of external program memory space, and multiprocessor interface features for sharing memory minimize unnecessary data transfers to take full advantage of the capabilities of the processor.

FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN
AO	K1/26	A12	K8/40	D2	E1/16	D14	A5/3	INT2	H1/22	VCC	H2/23
A1	K2/28	A13	L9/41	D3	D2/15	D15	B6/2	īS	J11/46	VCC	L6/35
A2	L3/29	A14	K9/42	D4	D1/14	DR	J1/24	Vcc	A6/1	VSS	B1/10
A3	K3/30	A15	L10/43	D5	C2/13	DS	K10/45	MSC	C10/59	Vss	K11/44
A4	L4/31	BIO	B7/68	D6	C1/12	DX	E11/54	PS	J10/47	Vss	L2/27
A5	K4/32	BR	G11/50	D7	B2/11	FSR	J2/25	READY	B8/66	XF	D11/56
A6	L5/33	CLKOUT1	C11/58	D8	A2/9	FSX	F10/53	RS	A8/65	X 1	G10/51
A7	K5/34	CLKOUT2	D10/57	D9	B3/8	HOLD	A7/67	R/W	H11/48	X2/CLKIN	F11/52
A8	K6/36	CLKR	B9/64	D10	A3/7	HOLDA	E10/55	STRB	H10/49		
A9	L7/37	CLKX	A9/63	D11	B4/6	IACK	B11/60	SYNC	F2/19		
A10	K7/38	DO	F1/18	D12	A4/5	INTO	G1/20	Vcc	A10/61		
A11	L8/39	D1	E2/17	D13	B5/4	ĪNT 1	G2/21	V <sub>CC</sub>	B10/62		

## PGA/CLCC PIN ASSIGNMENTS



#### SIGNALS I/O/Z† DEFINITION Vcc 5-V supply pins Ground pins Vss ł. X1 0 Output from internal oscillator for crystal X2/CLKIN 1 Input to internal oscillator from crystal or external clock CLKOUT1 Ο Master clock output (crystal or CLKIN frequency/4) CLKOUT2 0 A second clock output signal D15-D0 1/0/Z 16-bit data bus D15 (MSB) through D0 (LSB). Multiplexed between program, data, and I/O spaces. A15-A0 O/Z 16-bit address bus A15 (MSB) through A0 (LSB) PS, DS, IS O/Z Program, data, and I/O space select signals R/W $\Omega/Z$ Read/write signal STRB O/Z Strobe signal RS 1 Reset input INT 2-INTO 1 External user interrupt inputs MSC 0 Microstate complete signal IACK Ο Interrupt acknowledge signal READY Ł Data ready input. Asserted by external logic when using slower devices to indicate that the current bus transaction is complete. BR 0 Bus request signal. Asserted when the SMJ32020 requires access to an external global data memory space. XF 0 External flag output (latched software-programmable signal) HOLD Hold input. When asserted, SMJ32020 goes into an idle mode and places the data, address, and Ł control lines in the high impedance state. HOLDA 0 Hold acknowledge signal SYNC Synchronization input BIO ł Branch control input. Polled by BIOZ instruction. DR Ł Serial data receive input CLKR i. Clock for receive input for serial port FSR ł Frame synchronization pulse for receive input DX O/Z Serial data transmit output CLKX 1 Clock for transmit output for serial port FSX 1/0/Z Frame synchronization pulse for transmit. Configurable as either an input or an output.

# PIN NOMENCLATURE

<sup>†</sup>I/O/Z denotes input/output/high-impedance state.



## functional block diagram





B-4

#### architecture

The SMJ32020 architecture is based upon that of the TMS32010, a first-generation member of the TMS320 family. The SMJ32020 increases performance of DSP algorithms through innovative additions to the TMS architecture. SMJ32010 source code is upward-compatible with SMJ32020 source code and can be assembled using the TMS32020 Macro Assembler.

Increased throughput on the SMJ32020 for many DSP applications is accomplished by means of singlecycle multiply/accumulate instructions with a data move option, five auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data-intensive signal processing.

The architectural design of the SMJ32020 emphasizes overall speed, communication, and flexibility in processor configuration. Control signals and instructions provide floating-point support, block-memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

Two large on-chip RAM blocks, configurable either as separate program and data spaces or as two contiguous data blocks, provide increased flexibility in system design. Maintaining program memory offchip allows large address spaces from which large programs of up to 64K words can operate at full speed. Programs can also be downloaded from slow external memory to high-speed on-chip RAM. A 64K-word data memory address space is included to facilitate implementation of DSP algorithms. The VLSI implementation of the SMJ32020 incorporates all of these features as well as many others, such as a hardware timer, serial port, and block data transfer capabilities.

#### 32-bit ALU/accumulator

The 32-bit Arithmetic Logic Unit (ALU) and accumulator perform a wide range of arithmetic and logical instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- · Branch to an address specified by the accumulator
- · Normalize fixed-point numbers contained in the accumulator
- · Test a specified bit of a word in data memory.

One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.

#### scaled shifter

The SMJ32020 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST0.



#### 16 × 16-bit parallel multiplier

The SMJ32020 has a two's-complement  $16 \times 16$ -bit hardware multiplier, which is capable of computing a 32-bit product in a single machine cycle. The multiplier has the following two associated registers:

- A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

Incorporated in the instruction set are single-cycle multiply/accumulate instructions that allow both operands to be processed simultaneously. The data for these operations resides in the on-chip RAM blocks and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the Product Register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

#### timer

The SMJ32020 provides a memory-mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by an internal clock. This clock is derived by dividing the CLKOUT1 frequency by 4. A timer interrupt (TINT) is generated every time the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the same cycle that it reaches zero so that interrupts may be programmed to occur at regular intervals of 4 × (PRD) cycles of CLKOUT1.

#### memory control

The SMJ32020 provides a total of 544 16-bit words of on-chip data RAM, divided into three separate blocks (B0, B1, and B2). Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block B0) are programmable as either data or program memory. A data memory size of 544 words allows the SMJ32020 to handle a data array of 512 words (256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. When using block B0 as program memory, instructions can be downloaded from external program memory into on-chip RAM and then executed.

When using on-chip program RAM or high-speed external program memory, the SMJ32020 runs at full speed without wait states. However, the READY line can be used to interface the device to slower, less-expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing while cutting system costs.

The SMJ32020 provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the 64K-word data memory or program memory space, depending upon the memory configuration. The CNFD (configure block B0 as data memory) and CNFP (configure block B0 as program memory) instructions allow dynamic configuration of the memory maps through software. Regardless of the configuration, the user may still execute from external program memory.

Six registers are mapped into the data memory space: a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.





(b) ADDRESS MAPS AFTER A CNFP INSTRUCTION

FIGURE 1. MEMORY MAPS



#### interrupts and subroutines

The SMJ32020 has three external maskable user interrupts  $\overline{INT2}$ - $\overline{INT0}$ , available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset ( $\overline{RS}$ ) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-word boundaries so that branch instructions can be accommodated in those locations if desired.

A built-in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies both to instructions that are repeated or become multicycle due to the READY signal.

#### external interface

The SMJ32020 supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thus maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transitions are made with slower devices, the processor waits until the other device completes its function and signals the processor via the READY line. Then, the SMJ32020 continues execution.

A serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory-mapped registers: the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, any may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode.

#### multiprocessing

The flexibility of the SMJ32020 allows configurations to satisfy a wide range of system requirements and can be used as follows:

- · A standalone processor
- · A multiprocessor with devices in parallel
- · A slave/host multiprocessor with global memory space
- A peripheral processor interfaced via processor-controlled signals to another device.

For multiprocessing applications, the SMJ32020 has the capability of allocating global data memory space and communicating with that space via the  $\overline{BR}$  (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory-mapped GREG (global memory allocation register) specifies part of the SMJ32020's data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space,  $\overline{BR}$  is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.

The SMJ32020 supports DMA (direct memory access) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the SMJ32020's external memory by asserting HOLD low. This causes the SMJ32020 to place its address, data, and control lines in a high-impedance state, and assert HOLDA.



#### instruction set

The SMJ32020 microprocessor implements a comprehensive instruction set that supports both numericintensive signal processing operations as well as general-purpose applications, such as multiprocessing and high-speed control. The SMJ32010 source code is upward-compatible with SMJ32020 source code.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external program memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast external program memory.

#### addressing modes

The SMJ32020 instruction set provides three memory addressing modes: direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the five auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s).

In direct memory addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.

Five auxiliary registers (AR0-AR4) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with either 0, 1, 2, 3, or 4 for AR0 through AR4, respectively.

There are five types of indirect addressing: auto-increment or auto-decrement, post-indexing by either adding or subtracting the contents of ARO, or single indirect addressing with no increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, followed by a new ARP value being loaded.

#### repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be performed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.

#### instruction set summary

Table 1 lists the symbols and abbreviations used in Table 2, the instruction set summary. Table 2 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I/O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping. The symbol (<sup>†</sup>) indicates those instructions that are not included in the SMJ32010 instruction set.



SYMBOL	MEANING
В	4-bit field specifying a bit code
СМ	2-bit field specifying compare mode
D	<ul> <li>Data memory address field</li> </ul>
FO	Format status bit
1 · ·	Addressing mode bit
к	Immediate operand field
PA	Port address (PAO through PA15 are predefined
	assembler symbols equal to 0 through 15,
	respectively).
PM	2-bit field specifying P register output shift code
R	3-bit operand field specifying auxiliary register
S	4-bit left-shift code
х	3-bit accumulator left-shift field

# TABLE 1. INSTRUCTION SYMBOLS



ACCUMULATOR MEMORY REFERENCE INSTRUCTIONS							
MNEMONIC	DESCRIPTION		INSTRUCTION BIT CODE				
		Honeo	151413121110 9 8 7 6 5 4 3 2 1 0				
ABS	Absolute value of accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 1 1				
ADD	Add to accumulator with shift	1	0 0 0 0 <b>-</b> S-+ I <b>-</b> D+				
ADDH	Add to high accumulator	1	0 1 0 0 1 0 0 0 I <b></b> D				
ADDS	Add to low accumulator with	1	0 1 0 0 1 0 0 1 I <b>←</b> D				
	sign extension suppressed						
ADDT <sup>†</sup>	Add to accumulator with shift specified by T register	1	0 1 0 0 1 0 1 0 I 🖛 D>				
ADLK <sup>†</sup>	Add to accumulator long immediate with shift	2	1 1 0 1 ← S→ 0 0 0 0 0 0 1 0				
AND	AND with accumulator	1	0 1 0 0 1 1 1 0 I <b>←</b> D				
ANDK <sup>†</sup>	AND immediate with accumulator with shift	2	1 1 0 1 <b>←</b> S→> 0 0 0 0 0 1 0 0				
CMPL <sup>†</sup>	Complement accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 1 1				
LAC	Load accumulator with shift	1	0 0 1 0 <b>←</b> S→ I <b>←</b> D→→				
LACK	Load accumulator immediate short	1	1 1 0 0 1 0 1 0 <b>←</b> ───K────►				
LACT <sup>†</sup>	Load accumulator with shift specified by T register	1	0 1 0 0 0 0 1 0 I 🖛 D				
LALK <sup>†</sup>	Load accumulator long immediate with shift	2	1 1 0 1 ← S→ 0 0 0 0 0 0 0 1				
NEG <sup>†</sup>	Negate accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 1 1				
NORM	Normalize contents of accumulator	1	1 1 0 0 1 1 1 0 1 0 1 0 0 0 1 0				
OR ·	OR with accumulator	1	0 1 0 0 1 1 0 1 I 🖛 D>				
ORK <sup>†</sup>	OR immediate with accumulator with shift	2	1 1 0 1 ← S→ 0 0 0 0 0 1 0 1				
SACH	Store high accumulator with shift	1	0 1 1 0 1 <b>←</b> X→ I <b>←</b> ──D──→				
SACL	Store low accumulator with shift	1	0 1 1 0 0 <b>←</b> X→ I <b>←</b> ───D───→				
SBLK <sup>†</sup>	Subtract from accumulator long immediate with						
	shift	2	1 1 0 1 ← S→ 0 0 0 0 0 0 1 1				
SFL <sup>†</sup>	Shift accumulator left	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 0 0				
SFR <sup>†</sup>	Shift accumulator right	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 0 1				
SUB	Subtract from accumulator with shift	1	0 0 0 1 <b>←</b> S→ 1 <b>←</b> D→→				
SUBC	Conditional subtract	1	0 1 0 0 0 1 1 1 I 🖛 D				
SUBH	Subtract from high accumulator	1	0 1 0 0 0 1 0 0 I 🖛 D>				
SUBS	Subtract from low accumulator with sign	1	0 1 0 0 0 1 0 1 I <b></b> D				
SUBT <sup>†</sup>	Subtract from accumulator with shift specified by T register	1	0 1 0 0 0 1 1 0 I 🔶 D				
XOR	Exclusive-OR with accumulator	1	0 1 0 0 1 1 0 0 I <b>4</b> D				
XORK <sup>†</sup>	Exclusive-OR immediate with accumulator with shift	2	1 1 0 1 <b>←</b> S→→ 0 0 0 0 0 1 1 0				
ZAC	Zero accumulator	1	1 1 0 0 1 0 1 0 0 0 0 0 0 0 0				
ZALH	Zero low accumulator and load high accumulator	1	0 1 0 0 0 0 0 0 1 <b></b> D				
ZALS	Zero accumulator and load low accumulator with	1	0 1 0 0 0 0 0 1 I <b></b> D				
	sign extension suppressed						

# TABLE 2. INSTRUCTION SET SUMMARY

 $^{\dagger}\text{These}$  instructions not included in the SMJ32010 instruction set.



ALIVILLARY REGISTERS AND DATA PAGE POINTER INSTRUCTIONS									
MNEMONIC	DESCRIPTION	NO.	INSTRUCTION BIT CODE						
			15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	2					
CMPR <sup>†</sup>	Compare auxiliary register with auxiliary register ARO	1	1 1 0 0 1 1 1 0 0 1 0 1 0 <b>0 &lt;</b> CM	•					
LAR	Load auxiliary register	1	0 0 1 1 0 <b>-</b> R- <b>&gt;</b> I <b>-</b> D	•					
LARK	Load auxiliary register immediate short	1	1 1 0 0 0 <b>←</b> R→ <b>←</b> K→	•					
LARP -	Load auxiliary register pointer	1	0 1 0 1 0 1 0 1 1 0 0 0 1 <del>•</del> -R-	•					
LDP	Load data memory page pointer	1	0 1 0 1 0 0 1 0 I <b>4</b> D	•					
LDPK	Load data memory page pointer immediate	1	1 1 0 0 1 0 0 <b>←</b> K	•					
LRLK <sup>†</sup>	Load auxiliary register long immediate	2	1 1 0 1 0 <b>←</b> R→ 0 0 0 0 0 0 0	С					
MAR	Modify auxiliary register	1	0 1 0 1 0 1 0 1 I <b>4</b> D	•					
SAR	Store auxiliary register	1	0 1 1 1 0 <b>←</b> R→ I <b>←</b> D───	•					
	T REGISTER, P REGISTER, AND	MULTIPLY	NSTRUCTIONS						
	DESCRIPTION	NO	INSTRUCTION BIT CODE						
MNEMONIC		WORDS							
			15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	2					
APAC	Add P register to accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 0	1					
LPH <sup>†</sup>	Load high P register	1	0 1 0 1 0 0 1 1 I <b>4</b> D	•					
LT	Load T register	1	0 0 1 1 1 1 0 0 I <b></b> D	•					
LTA	Load T register and accumulate previous product	1	0 0 1 1 1 1 0 1 I <b>←</b> D	•					
LTD	Load T register, accumulate previous product,	1	0 0 1 1 1 1 1 1 I I I	•					
	and move data								
LTP <sup>†</sup>	Load T register and store P register in accumulator	1	0 0 1 1 1 1 1 0 I <b>←</b> D	•					
LTST	Load T register and subtract previous product	1	0 1 0 1 1 0 1 1 I <b>4</b> D	•					
MAC <sup>†</sup>	Multiply and accumulate	2	0 1 0 1 1 1 0 1 I <b>4</b>	•					
MACD <sup>†</sup>	Multiply and accumulate with data move	2	0 1 0 1 1 1 0 0 I 🗕 D	•					
MPY	Multiply (with T register, store product in P register)	1	0 0 1 1 1 0 0 0 I <b>4</b>	•					
MPYK	Multiply immediate	1	1 0 1 <b>4</b> KKKK	•					
PAC	Load accumulator with P register	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 0	0					
SPAC	Subtract P register from accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 1	0					
SPM <sup>†</sup>	Set P register output shift mode	1	1 1 0 0 1 1 1 0 0 0 0 0 1 0 <b>∢</b> PM	•					
SQRA <sup>†</sup>	Square and accumulate	1	0 0 1 1 1 0 0 1 I <b>4</b> D	•					
laanat	Course and subtract providuo product	1 1							

## TABLE 2. INSTRUCTION SET SUMMARY (CONTINUED)

<sup>†</sup>These instructions not included in the SMJ32010 instruction set.



BRANCH CALL INSTRUCTIONS							
MNEMONIC	DESCRIPTION	NO.	INSTRUCTION BIT CODE				
		Wonbo	1514131211109876543210				
В	Branch unconditionally	2	1 1 1 1 1 1 1 1 1 <b>↓</b> D				
BACC <sup>†</sup>	Branch to address specified by accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 1				
BANZ	Branch on auxiliary register not zero	2	1 1 1 1 1 0 1 1 1 <b>←</b> D <b></b> ►				
BBNZ <sup>†</sup>	Branch if TC bit $\neq$ 0	2	1 1 1 1 1 0 0 1 1 <b>← D</b> →				
BBZ†	Branch if TC bit = $0$	2	1 1 1 1 1 0 0 0 1 <b>←−−−</b> D <b>−−−</b> ►				
BGEZ	Branch if accumulator $\geq$ 0	2	1 1 1 1 0 1 0 0 1 <b>←</b> D				
BGZ	Branch if accumulator $> 0$	2	1 1 1 1 0 0 0 1 1 <b>←</b> D				
BIOZ	Branch on I/O status = $0$	2	1 1 1 1 1 0 1 0 1 <b>←</b> D				
BLEZ	Branch if accumulator $\leq 0$	2	1 1 1 1 0 0 1 0 1 🖛 D				
BLZ	Branch if accumulator $< 0$	2	1 1 1 1 0 0 1 1 1 <b>←−−−</b> D <b>−−−</b> →				
BNV <sup>†</sup>	Branch if no overflow	2	1 1 1 1 0 1 1 1 1 <b>← D</b> →				
BNZ	Branch if accumulator ≠ 0	2	1 1 1 1 0 1 0 1 1 <b>←−−−</b> D <b>−−−</b> ►				
в∨	Branch on overflow	2	1 1 1 1 0 0 0 0 1 <b>—</b> ——————————————————————————————————				
ВZ	Branch if accumulator $= 0$	2	1 1 1 1 0 1 1 0 1 <b>4</b> D				
CALA	Call subroutine indirect	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 0				
CALL	Call subroutine	2	1 1 1 1 1 1 1 0 1 <b>4</b> D				
RET	Return from subroutine	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 1 0				
	CONTROL INST	RUCTIONS					
MNEMONIC	DESCRIPTION	NU.	INSTRUCTION BIT CODE				
		WURDS	1514131211109876543210				
BIT <sup>†</sup>	Test bit	1	1 0 0 1 <b>←</b> -B► I <b>←</b> D►				
BITT <sup>†</sup>	Test bit specified by T register	1	0 1 0 1 0 1 1 1 I 🖛 D>				
CNFD <sup>†</sup>	Configure block as data memory	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 0 0				
CNFP <sup>†</sup>	Configure block as program memory	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 0 1				
DINT	Disable interrupt	1	1 1 0 0 1 1 1 0 0 0 0 0 0 0 1				
EINT	Enable interrupt	1	1 1 0 0 1 1 1 0 0 0 0 0 0 0 0				
IDLE	Idle until interrupt	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 1 1				
LST	Load status register STO	1	0 1 0 1 0 0 0 0 I <b></b> D				
LST1 <sup>†</sup>	Load status register ST1	1	0 1 0 1 0 0 0 1 I 🖛 D				
NOP	No operation	1	0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0				
POP	Pop top of stack to low accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 0 1				
POPD	Den den of stands to date mensen						
	POD top of stack to data memory	1	0 1 1 1 1 0 1 0   <b>4</b> D <b>D</b>				
PSHD <sup>1</sup>	Push data memory value onto stack	1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
PSHD <sup>T</sup> PUSH	Push data memory value onto stack Push low accumulator onto stack	1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
PSHD <sup>T</sup> PUSH BOVM	Pop top of stack to data memory Push data memory value onto stack Push low accumulator onto stack Reset overflow mode	1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
PSHD <sup>†</sup> PUSH ROVM BPT <sup>†</sup>	Push data memory value onto stack Push low accumulator onto stack Reset overflow mode Repeat instruction as specified by data memory value.	1 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
PSHD <sup>†</sup> PUSH ROVM RPT <sup>†</sup> RPTK <sup>†</sup>	Push data memory value onto stack Push low accumulator onto stack Reset overflow mode Repeat instruction as specified by data memory value Repeat instruction as specified by immediate value	1 1 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
PSHD <sup>†</sup> PUSH ROVM RPT <sup>†</sup> RPTK <sup>†</sup> RSXM <sup>†</sup>	Pop top of stack to data memory Push data memory value onto stack Push low accumulator onto stack Reset overflow mode Repeat instruction as specified by data memory value Repeat instruction as specified by immediate value Reset sign-extension mode	1 1 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
PSHD <sup>†</sup> PUSH ROVM RPT <sup>†</sup> RPTK <sup>†</sup> RSXM <sup>†</sup> SOVM	Pop top of stack to data memory Push data memory value onto stack Push low accumulator onto stack Reset overflow mode Repeat instruction as specified by data memory value Repeat instruction as specified by immediate value Reset sign-extension mode Set overflow mode	1 1 1 1 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
PSHD <sup>T</sup> PUSH ROVM RPT <sup>†</sup> RPTK <sup>†</sup> RSXM <sup>†</sup> SOVM SST	Push data memory value onto stack Push low accumulator onto stack Push low accumulator onto stack Reset overflow mode Repeat instruction as specified by data memory value Repeat instruction as specified by immediate value Reset sign-extension mode Set overflow mode Store status randizer STO	1 1 1 1 1 1 1 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
PSHD <sup>T</sup> PUSH ROVM RPT <sup>†</sup> RPTK <sup>†</sup> RSXM <sup>†</sup> SOVM SST SST1 <sup>†</sup>	Pop top of stack to data memory Push data memory value onto stack Push low accumulator onto stack Reset overflow mode Repeat instruction as specified by data memory value Repeat instruction as specified by immediate value Reset sign-extension mode Set overflow mode Store status register ST0 Store status register ST1	1 1 1 1 1 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
PSHD <sup>T</sup> PUSH ROVM RPT <sup>†</sup> RPTK <sup>†</sup> RSXM <sup>†</sup> SOVM SST SST1 <sup>†</sup> SSYM <sup>†</sup>	Pop top of stack to data memory Push data memory value onto stack Push low accumulator onto stack Reset overflow mode Repeat instruction as specified by data memory value Repeat instruction as specified by immediate value Reset sign-extension mode Set overflow mode Store status register ST0 Store status register ST1 Sot sign-extension mode	1 1 1 1 1 1 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
PSHD <sup>T</sup> PUSH ROVM RPT <sup>†</sup> RFTK <sup>†</sup> RSXM <sup>†</sup> SOVM SST SST1 <sup>†</sup> SSXM <sup>†</sup> TEAP <sup>†</sup>	Pop top of stack to data memory Push data memory value onto stack Push low accumulator onto stack Reset overflow mode Repeat instruction as specified by data memory value Repeat instruction as specified by immediate value Reset sign-extension mode Set overflow mode Store status register ST0 Store status register ST1 Set sign-extension mode Set user intervent		$\begin{array}{cccccccccccccccccccccccccccccccccccc$				

# TABLE 2. INSTRUCTION SET SUMMARY (CONTINUED)

<sup>†</sup>These instructions not included in the SMJ32010 instruction set.

# SMJ32020 Digital Signal Processor

I/O AND DATA MEMORY OPERATIONS											
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE								
			15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
BLKD <sup>†</sup>	Block move from data memory to data memory	2	1 1 1 1 1 1 0 1 I <b>←</b> D								
BLKP	Block move from program memory to data memory	2	1 1 1 1 1 1 0 0 I <b>←−−−</b> D <b>−−−−</b> ►								
DMOV	Data move in data memory	1	0 1 0 1 0 1 1 0 I 🖛 D>								
FORT	Format serial port registers	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 1 FO								
IN	Input data from port	1	1 0 0 0 ← PA> I ← D>								
OUT	Output data to port	1	1 1 1 0 ←PA→ I ←D								
RTXM <sup>†</sup>	Reset serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 0								
RXF <sup>†</sup>	Reset external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 0								
STXM <sup>†</sup>	Set serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 1								
SXF <sup>†</sup>	Set external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 1								
TBLR	Table read	1	0 1 0 1 1 0 0 0 I <b></b> D								
TBLW	Table write	1	0 1 0 1 1 0 0 1 I <b>←</b> D								

## TABLE 2. INSTRUCTION SET SUMMARY (CONCLUDED)

<sup>†</sup>These instructions not included in the SMJ32010 instruction set.



#### development support

Texas Instruments offers an extensive line of development support products to assist the user in all aspects of SMJ320 second-generation-based design and development. These products range from development and application software to complete hardware development and evaluation systems such as the XDS/22. Table 4 lists the development support products for the second-generation SMJ320 devices.

System development begins with the use of the SoftWare Development System (SWDS) or Emulator (XDS). These tools allow the designer to evaluate the processor's performance, benchmark time-critical code, and determine the feasibility of using a SMJ320 device to implement a specific algorithm.

Software and hardware can be developed in parallel by using the macro assembler/linker, simulator, and SoftWare Development System for software development and the XDS for hardware development. The assembler/linker translates the system's assembly source program into an object module that can be executed by the simulator, XDS, or SWDS. The XDS provides realtime in-circuit emulation and is a powerful tool for debugging and integrating software and hardware modules.

Additional support for the SMJ320 products consists of extensive documentation and three-day DSP design workshops offered by the TI Regional Technology Centers (RTCs). The workshops provide hands-on experience with the TMS320 development tools. Refer to the *TMS320 Family Development Support Reference Guide* for further information about TMS320 development support products and DSP workshops. When technical questions arise regarding the TMS320, contact the Texas Instruments TMS320 Hotline, (713) 274-2320.

SOFTWARE TOOLS	PART NUMBER
Macro Assembler/Linker	
VAX VMS	TMDS3242210-08
TI/IBM MS/PC-DOS	TMDS3242810-02
Simulator	
VAX VMS	TMDS3242211-08
TI/IBM MS/PC-DOS	TMDS3242811-02
SoftWare Development System (SWDS)	TMDS3268821
Digital Filter Design Package (DFDP)	
IBM PC-DOS	DFDP-IBM002
DSP Software Library	
VAX VMS	TMDC3240212-18
TI/IBM MS/PC-DOS	TMDC3240812-12
HARDWARE TOOLS	PART NUMBER
Analog Interface Board (AIB)	RTC/EVM320C-06
XDS/22 Emulator	TMDS3262221
XDS/22 Upgrade	
Customer Upgrade	TMDS3282226
TMS320 Design Kit	TMS320DDK

#### TABLE 4. TMS320 SECOND-GENERATION SOFTWARE AND HARDWARE SUPPORT



#### documentation support

Extensive documentation supports the second-generation TMS320 devices from product announcement through applications development. The types of documentation include data sheets with design specifications, complete user's guides, and 750 pages of application reports published in the book, *Digital Signal Processing Applications with the TMS320 Family.* An application report, *Hardware Interfacing to the TMS320C25*, is available for that device.

A series of DSP textbooks is being published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320 newsletter, *Details on Signal Processing*, is published quarterly and distributed to update SMJ320 customers on product information. The TMS320 DSP bulletin board service provides access to large amounts of information pertaining to the SMJ320 family.

Refer to the *TMS320 Family Development Support Reference Guide* for further information about SMJ320 documentation. To receive copies of second-generation TMS320 literature, call the Customer Response Center at 1-800-232-3200.



#### absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ <sup>‡</sup>	0.3	V to 7 V
Input voltage range	0.3	V to 7 V
Output voltage range	0.3	V to 7 V
Continuous power dissipation		2.0 W
Minimum operating free-air temperature		. – 55 °C
Maximum operating case temperature		100°C
Storage temperature range	55°C 1	to 150°C

<sup>1</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup>All voltage values are with respect to V<sub>SS</sub>.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	V
Vss	Supply voltage			0		V
	High lovel input veltage	All inputs except CLKIN	2.2			N
I VIH	mign-ievel input voltage	CLKIN	2.6			v
	Low-level input voltage	All inputs except CLKIN			0.8	V
I VIL		CLKIN			0.8	v
ЮН	High-level output current				300	μΑ
IOL	Low-level output current				2	mA
TC	Operating case temperatu	ire			100	°C
TA	Operating free-air temper	ature	- 55			°C

#### electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ <sup>§</sup>	МАХ	UNIT
Vон	High-level output voltage	$V_{CC} = MIN, I_{OH} \approx MAX$	2.4	3		V
VOL	Low-level output voltage	$V_{CC} = MIN, I_{OL} = MAX$		0.3	0.6	V
١z	Three-state current	V <sub>CC</sub> = MAX	- 20		20	μΑ
Ц	Input current	$V_{I} = V_{SS}$ to $V_{CC}$	- 10		10	μΑ
		$T_A = -55$ °C, $V_{CC} = MAX$ , $f_X = MAX$			400	
1cc	Supply current	$T_A = 25 ^{\circ}C$ , $V_{CC} = MAX$ , $f_X = MAX$		250		mA
		$T_C = 100 ^{\circ}C, V_{CC} = MAX, f_X = MAX$			285	]
CI	Input capacitance			15		рF
CO	Output capacitance			15		pF

 $^{\S}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.





# CLOCK CHARACTERISTICS AND TIMING

The SMJ32020 can use either its internal oscillator or an external frequency source for a clock.

## internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF.

	PARAMETER	TEST CONDITIONS	MIN	TYP M	١X	UNIT
f <sub>x</sub>	Input clock frequency	$- T_{A} = -55^{\circ}C MIN$	6.7		20	MHz
f <sub>sx</sub>	Serial port frequency		417.5	25	00	kHz
C1, C2		10 - 100 °C MAX		10		pF



FIGURE 2. INTERNAL CLOCK OPTION

#### external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

#### switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	ТҮР	MAX	UNIT
t <sub>c(C)</sub>	CLKOUT1/CLKOUT2 cycle time	200		600	ns
td(CIH-C)	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	15		50	ns
t <sub>f(C)</sub>	CLKOUT1/CLKOUT2/STRB fall time			10	ns
t <sub>r(C)</sub>	CLKOUT1/CLKOUT2/STRB rise time			10	ns
tw(CL)	CLKOUT1/CLKOUT2 low pulse duration	2Q – 15	20	2Q + 15	ns
tw(CH)	CLKOUT1/CLKOUT2 high pulse duration	2Q - 15	20	20+15	ns
td(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q – 10	Q	Q + 10	ns

NOTE 1: Q =  $1/4t_{c(C)}$ .



## timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM	MAX	UNIT
t <sub>c</sub> (CI)	CLKIN cycle time	50.0		150	ns
tw(CIL)	CLKIN low pulse duration, $t_{c(CI)} = 50$ ns (see Note 2)		20		ns
tw(CIH)	CLKIN high pulse duration, $t_{c(CI)} = 50$ ns (see Note 2)		20		ns
t <sub>su</sub> (S)	SYNC setup time before CLKIN low	10			ns
t <sub>h(S)</sub>	SYNC hold time from CLKIN low	20-10	)		ns

NOTES: 1.  $Q = 1/4t_{C(C)}$ .

2. CLKIN duty cycle  $[t_{r(CI)} + t_{w(CIH)}]/t_{c(CI)}$  must be within 40-60%. Rise and fall times must be less than 10 ns.



FIGURE 3. TEST LOAD CIRCUIT







(b) OUTPUTS

FIGURE 4. VOLTAGE REFERENCE LEVELS

# SMJ32020 Digital Signal Processor

clock timing





## MEMORY AND PERIPHERAL INTERFACE TIMING

## switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	ТҮР	MAX	UNIT
td(C1-S)	STRB from CLKOUT1 (if STRB is present)	Q - 25	Q	Q+25	ns
td(C2-S)	CLKOUT2 to STRB (if STRB is present)	- 15	0	15	ns
t <sub>su</sub> (A)	Address setup time before STRB low (see Note 3)	Q - 35			ns
th(A)	Address hold time after STRB high (see Note 3)	Q - 15			ns
tw(SL)	STRB low pulse duration (no wait states, see Note 4)		20		ns
tw(SH)	STRB high pulse duration (between consecutive cycles, see Note 4)		2Q		ns
t <sub>su</sub> (D)W	Data write setup time before STRB high (no wait states)	20 - 45			ns
th(D)W	Data write hold time from STRB high	Q - 15	Q		ns
ten(D)	Data bus starts being driven after STRB low (write cycle)	0†			ns
tdis(D)	Data bus three-state after STRB high (write cycle)		Q	Q + 30 †	ns
td(MSC)	MSC valid from CLKOUT1	- 25	0	25	ns

<sup>†</sup>These values were derived from characterization data and are not tested.

NOTES: 1.  $Q = 1/4t_{C}(C)$ .

3. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."

4. Delays between CLKOUT1/CLKOUT2 edges and  $\overline{STRB}$  edges track each other, resulting in  $t_{w(SL)}$  and  $t_{w(SH)}$  being 2Q with no wait states.

#### timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM	MAX	UNIT
t <sub>a(A)</sub>	Read data access time from address time (read cycle, see Notes 3 and 5)			3Q - 75	ns
<sup>t</sup> su(D)R	Data read setup time before STRB high	40			ns
<sup>t</sup> h(D)R	Data read hold time from STRB high	0			ns
td(SL-R)	READY valid after STRB low (no wait states)			Q 40	ns
td(C2H-R)	READY valid after CLKOUT2 high			Q 40 <sup>†</sup>	ns
th(SL-R)	READY hold time after STRB low (no wait states)	Q - 5			ns
th(C2H-R)	READY hold after CLKOUT2 high	Q 5†			ns
td(M-R)	READY valid after MSC valid			2Q 50†	ns
th(M-R)	READY hold time after MSC valid	0†			ns

<sup>†</sup>These values were derived from characterization data and are not tested.

NOTES: 1. Q =  $1/4t_{c(C)}$ .

3. A15-A0, PS, DS, TS, R/W, and BR timings are all included in timings referenced as "address."

5. Read data access time is defined as  $t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R}$ .


# SMJ32020 DIGITAL SIGNAL PROCESSOR

memory read timing



memory write timing





# one wait-state memory access timing





# RS, INT, BIO, AND XF TIMING

#### switching characteristics over recommended operating conditions (see Notes 1 and 6)

	PARAMETER	MIN	түр	MAX	UNIT
td(RS)	CLKOUT1 low to reset state entered			45 <sup>†</sup>	ns
td(IACK)	CLKOUT1 to IACK valid	- 25	0	25	ns
td(XF)	XF valid before falling edge of STRB	Q - 35			ns

<sup>†</sup>These values were derived from characterization data and are not tested.

NOTES: 1.  $Q = 1/4t_{C(C)}$ .

RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur. INT/BIO fall time must be less than 10 ns.

#### timing requirements over recommended operating conditions (see Notes 1 and 6)

		MIN	NOM	MAX	UNIT
t <sub>su</sub> (IN)	INT/BIO/RS setup before CLKOUT1 high	50			ns
th(IN)	INT/BIO/RS hold after CLKOUT1 high	0			ns
tw(IN)	INT/BIO low pulse duration	t <sub>c(C)</sub>			ns
<sup>t</sup> w(RS)	RS low pulse duration	3t <sub>c(C)</sub>			ns

NOTES: 1.  $Q = 1/4t_{c(C)}$ 

6. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur. INT/BIO fall time must be less than 10 ns.



<sup>†</sup>Control signals are  $\overline{DS}$ ,  $\overline{IS}$ ,  $R/\overline{W}$  and XF. <sup>‡</sup>Serial port controls are  $\overline{DX}$  and FSX.



# interrupt timing



**BIO** timing





external flag timing





# HOLD TIMING

#### switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	ТҮР	MAX	UNIT
td(C1L-AL)	HOLDA low after CLKOUT1 low	- 25		25	ns
<sup>t</sup> dis(AL-A)	HOLDA low to address three-state		15		ns
tdis(C1L-A)	Address three-state after CLKOUT1 low (HOLD mode, see Note 7)			30†	ns
td(HH-AH)	HOLD high to HOLDA high			50	ns
ten(A-C1L)	Address driven before CLKOUT1 low (HOLD mode, see Note 7)			10†	ns

# NOTES: 1. Q = $1/4t_{C(C)}$ .

7. A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address."

# timing requirements over recommended operating conditions (see Note 1)

	MIN	NOM	MAX	UNIT
td(C2H-H) HOLD valid after CLKOUT2 high			Q-40 <sup>†</sup>	ns

<sup>†</sup>These values were derived from characterization data and are not tested. NOTE 1:  $\Omega = 1/4t_{C}(C)$ .

# HOLD timing (part A)



<sup>†</sup>HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of on CLKOUT2 cycle will occur.



# SMJ32020 DIGITAL SIGNAL PROCESSOR

HOLD timing (part B)



<sup>†</sup>HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of on CLKOUT2 cycle will occur.



# SERIAL PORT TIMING

# switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	TYP	MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (see Note 8)			100	ns
td(FL-DX)	DX valid after FSX falling edge (TXM = 0, see Note 8)		50		ns
td(CH-FS)	FSX valid after CLKX rising edge (TXM = 1)			60	ns

NOTES: 1. Q =  $1/4t_{c(C)}$ .

8. The last occurrence of FSX falling and CLKX rising.

#### timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM	MAX	UNIT
t <sub>c</sub> (SCK)	Serial port clock (CLKX/CLKR) cycle time	400		24,000	ns
tw(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 9)		0.5tc(SCK)		ns
tw(SCK)	Serial port clock (CLKX/CLKR) high pulse duration (see Note 9)		0.5t <sub>c</sub> (SCK)		ns
t <sub>su</sub> (FS)	FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	20			ns
th(FS)	FSX/FSR hold time after CLKX/CLKR falling edge (TXM $=$ 0)	20			ns
tsu(DR)	DR setup time before CLKR falling edge	20			ns
th(DR)	DR hold time after CLKR falling edge	20			ns

NOTES: 1.  $Q = 1/4t_{C}(C)$ .

 The duty cycle of the serial port clock must be within 40-60%. Serial port clock (CLKX/CLKR) rise and fall times must be less than 50 ns.

# serial port receive timing



#### serial port transmit timing



# SMJ32020 DIGITAL SIGNAL PROCESSOR

# MECHANICAL DATA

#### 68-pin GB pin grid array ceramic package

PARAMETER

R<sub>0</sub>JA

 $R_{\theta JC}$ 

Junction-to-free-air

thermal resistance

Junction-to-case

thermal resistance



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES



# SMJ32020 DIGITAL SIGNAL PROCESSOR





# SMJ320C25 DIGITAL SIGNAL PROCESSOR

AUGUST 1988

- Military Temperature . . . 55 °C to 125 °C
- 100-ns Instruction Cycle Time
- 544 Words of Programmable On-Chip Data RAM
- 4K Words of On-Chip Program ROM
- 128K Words of Data/Program Space
- 16 Input and 16 Output Channels
- 16-Bit Parallel Interface
- Directly Accessible External Data Memory Space
- Global Data Memory Interface
- 16-Bit Instruction and Data Words
- 32-Bit ALU and Accumulator
- Single-Cycle Multiply/Accumulate Instructions
- 0 to 16-Bit Scaling Shifter
- Bit Manipulation and Logical Instructions
- Instruction Set Support for Floating-Point Operations, Adaptive Filtering, and Extended-Precision Arithmetic
- Block Moves for Data/Program Management
- Repeat Instructions for Efficient Use of Program Space
- Eight Auxiliary Registers and Dedicated Arithmetic Unit for Indirect Addressing
- Serial Port for Direct Codec Interface
- Synchronization Input for Synchronous Multiprocessor Configurations
- Wait States for Communication to Slow Off-Chip Memories/Peripherals
- On-Chip Timer for Control Operations
- Three External Maskable User Interrupts
- Input Pin Polled by Software Branch Instruction
- Programmable Output Pin for Signaling External Devices
- 1.8-μm CMOS Technology
- Single 5-V Supply
- On-Chip Clock Generator
- Packaging:
  - 68-Pin Leaded Ceramic Chip Carrier
  - 68-Pin Grid Array

LEADED CERAMIC CHIP CARRIER (TOP VIEW) MP/MC BIO HOLD READY READY RS CLKR CLKR VCC VCC D13 D14 ഹ D12 D10 11 5 68 67 66 65 64 63 62 61 VSS 10 D7 11 60 I TACK 59 🛛 MSC D6 12 58 CIKOUT1 D5 13 57 CLKOUT2 56 🛛 XF D4 14 55 HOLDA D3 115 54 🛛 DX D2 116 h17 53 FSX D1 DO 118 52 1 X2 CLKIN SYNC 19 51 🛿 X 1 INTO 20 50 ľ BB 49 STRB INT1 21 INT2 22 48 8 R/W VCC 23 47 PS 46 IS DR 24 FSR 25 45 DS A0 26 44 ľ Vss 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 /SS A1 A5 A5 A5 A5 A5 A3 A5 A5 A3 A3 A3 110

**68-PIN FJ PACKAGE** 



1



<sup>†</sup>See Pin Assignments Table (Page 2) and Pin Nomenclature Table (Page 3) for location and description of all pins.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SMJ320C25 DIGITAL SIGNAL PROCESSOR

# description

The SMJ320C25 Digital Signal Processor is a member of the SMJ320 family of VLSI digital signal processors and peripherals. The SMJ320 family supports a wide range of digital signal processing applications, such as tactical communications, guidance, military modems, sonar, signal processing/AI, image processing, speech processing, spectrum analysis, audio processing, digital filtering, high-speed control, graphics, and other computation-intensive applications.

With a 100-ns instruction cycle time and an innovative memory configuration, the SMJ320C25 performs operations necessary for many realtime digital signal processing algorithms. Since most instructions require only one cycle, the SMJ320C25 is capable of executing ten million instructions per second. On-chip data RAM of 544 16-bit words, on-chip program ROM of 4K words, direct addressing of up to 64K words of external data memory space and 64K words of external program memory space, and multiprocessor interface features for sharing global memory minimize unnecessary data transfers to take full advantage of the capabilities of the processor.

The SMJ320C25 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST1.

FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN
AO	K1/26	A12	K8/40	D2	E1/16	D14	A5/3	INT2	H1/22	Vcc	H2/23
A1	K2/28	A13	L9/41	D3	D2/15	D15	B6/2	īS	J11/46	Vcc	L6/35
A2	L3/29	A14	K9/42	D4	D1/14	DR	J1/24	MP/MC	A6/1	VSS	B1/10
A3	K3/30	A15	L10/43	D5	C2/13	DS	K10/45	MSC	C10/59	VSS	K11/44
A4	L4/31	BIO	B7/68	D6	C1/12	DX	E11/54	PS	J10/47	VSS	L2/27
A5	K4/32	BR	G11/50	D7	B2/11	FSR	J2/25	READY	B8/66	XF	D11/56
A6	L5/33	CLKOUT1	C11/58	D8	A2/9	FSX	F10/53	RS	A8/65	X1	G10/51
A7	K5/34	CLKOUT2	D10/57	D9	B3/8	HOLD	A7/67	R/W	H11/48	X2/CLKIN	F11/52
A8	K6/36	CLKR	B9/64	D10	A3/7	HOLDA	E10/55	STRB	H10/49		
A9	L7/37	CLKX	A9/63	D11	B4/6	IACK	B11/60	SYNC	F2/19		
A10	K7/38	DO	F1/18	_D12	A4/5	ĪNTO	G1/20	Vcc	A10/61		
A11	L8/39	D1	E2/17	D13	·B5/4	INT1	G2/21	Vcc	B10/62		

# PGA/CLCC PIN ASSIGNMENTS



PIN	NO	MENCL	ATURE
-----	----	-------	-------

SIGNALS	1/0/Z†	DEFINITION
Vcc	1	5-V supply pins
Vss	1	Ground pins
X1	0	Output from internal oscillator for crystal
X2/CLKIN		Input to internal oscillator from crystal or external clock
CLKOUT1	0	Master clock output (crystal or CLKIN frequency/4)
CLKOUT2	0	A second clock output signal
D15-D0	1/0/Z	16-bit data bus D15 (MSB) through D0 (LSB). Multiplexed between program, data, and I/O spaces.
A15-A0	O/Z	16-bit address bus A15 (MSB) through A0 (LSB)
PS, DS, IS	O/Z	Program, data, and I/O space select signals
R/₩	O/Z	Read/write signal
STRB	O/Z	Strobe signal
RS	1	Reset input
INT2-INTO	1	External user interrupt inputs
MP/MC	1	Microprocessor/microcomputer mode select pin
MSC	0	Microstate complete signal
IACK	0	Interrupt acknowledge signal
READY	1	Data ready input. Asserted by external logic when using slower devices to indicate that the current bus
		transaction is complete.
BR	0	Bus request signal. Asserted when the SMJ320C25 requires access to an external global data memory
		space.
XF	0	External flag output (latched software-programmable signal)
HOLD	1	Hold input. When asserted, SMJ320C25 goes into an idle mode and places the data, address, and
		control lines in the high impedance state.
HOLDA	0	Hold acknowledge signal
SYNC	1	Synchronization input
BIO	1	Branch control input. Polled by BIOZ instruction.
DR	1	Serial data receive input
CLKR		Clock for receive input for serial port
FSR	1	Frame synchronization pulse for receive input
DX	O/Z	Serial data transmit output
CLKX	1	Clock for transmit output for serial port
FSX	1/0/Z	Frame synchronization pulse for transmit. Configurable as either an input or an output.

 $^\dagger I/O/Z$  denotes input/output/high-impedance state.



# SMJ320C25 DIGITAL SIGNAL PROCESSOR

functional block diagram



ACCH IFR IMR PC PFC Prefetch counter Accumulator low - Interrupt mask register ALU Arithmetic logic unit Instruction register RPTC Repeat instruction counter IR ARAU Auxiliary register arithmetic unit Auxiliary register pointer buffer MCS Microcall stack GREG Global memory allocation register Serial port receive shift register ARB QIR RSR Queue instruction register ARP Auxiliary register pointer PR PRD Product register Period register for timer XSR Serial port transmit shift register Data memory page pointer Serial port data receive register Serial port data transmit register DP ARO-AR7 - Auxiliary registers DRR TIM STO.ST1 = Status registers C = Carry bit -Timer = Temporary register



# architecture

The SMJ320C25 architecture is based upon that of the SMJ32020, the second member of the SMJ320 family. The SMJ320C25 increases performance of DSP algorithms through innovative additions to the SMJ320 architecture. SMJ32020 source code is upward-compatible with SMJ320C25 source code and can be assembled using the TMS320C25 Macro Assembler. SMJ32020 object code will run directly on the SMJ320C25.

Increased throughput on the SMJ320C25 for many DSP applications is accomplished by means of singlecycle multiply/accumulate instructions with a data move option, eight auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data-intensive signal processing.

The architectural design of the SMJ320C25 emphasizes overall speed, communication, and flexibility in processor configuration. Control signals and instructions provide floating-point support, block-memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

Two large on-chip RAM blocks, configurable either as separate program and data spaces-or as two contiguous data blocks, provide increased flexibility in system design. Programs of up to 4K words can be masked into the internal program ROM. The remainder of the 64K-word program memory space is located externally. Large programs can execute at full speed from this memory space. Programs can also be downloaded from slow external memory to high-speed on-chip RAM. A total of 64K data memory address space is included to facilitate implementation of DSP algorithms. The VLSI implementation of the SMJ320C25 incorporates all of these features as well as many others, such as a hardware timer, serial port, and block data transfer capabilities.

#### 32-bit ALU/accumulator

The SMJ320C25 32-bit Arithmetic Logic Unit (ALU) and accumulator perform a wide range of arithmetic and logical instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- · Branch to an address specified by the accumulator
- Normalize fixed-point numbers contained in the accumulator
- · Test a specified bit of a word in data memory.

One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.

#### scaling shifter

The SMJ320C25 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST1.



#### 16 × 16-bit parallel multiplier

The SMJ320C25 has a 16  $\times$  16-bit hardware multiplier, which is capable of computing a signed or unsigned 32-bit product in a single machine cycle. The multiplier has the following two associated registers:

- A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

Incorporated into the SMJ320C25 instruction set are single-cycle multiply/accumulate instructions that allow both operands to be processed simultaneously. The data for these operations may reside anywhere in internal or external memory, and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the Product Register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

#### timer

The SMJ320C25 provides a memory-mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by CLKOUT1. A timer interrupt (TINT) is generated every time the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts may be programmed to occur at regular intervals of PRD + 1 cycles of CLKOUT1.

#### memory control

The SMJ320C25 provides a total of 544 16-bit words of on-chip data RAM, divided into three separate blocks (B0, B1, and B2). Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block B0) are programmable as either data or program memory. A data memory size of 544 words allows the SMJ320C25 to handle a data array of 512 words (256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. When using block B0 as program memory, instructions can be downloaded from external program memory into on-chip RAM and then executed.

When using on-chip program RAM, ROM, or high-speed external program memory, the SMJ320C25 runs at full speed without wait states. However, the READY line can be used to interface the SMJ320C25 to slower, less-expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing while cutting system costs.

The SMJ320C25 provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the 64K-word data memory or program memory space, depending upon the memory configuration. The CNFD (configure block BO as data memory) and CNFP (configure block BO as program memory) instructions allow dynamic configuration of the memory maps through software. Regardless of the configuration, the user may still execute from external program memory.

The SMJ320C25 has six registers are mapped into the data memory space: a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.





(b) MEMORY MAPS AFTER A CNFP INSTRUCTION

FIGURE 1. MEMORY MAPS



# SMJ320C25 DIGITAL SIGNAL PROCESSOR

#### interrupts and subroutines

The SMJ320C25 has three external maskable user interrupts INT2-INT0, available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset (RS) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-word boundaries so that branch instructions can be accommodated in those locations if desired.

A built-in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies both to instructions that are repeated or become multicycle due to the READY signal.

#### external interface

The SMJ320C25 supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thus maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transitions are made with slower devices, the SMJ320C25 processor waits until the other device completes its function and signals the processor via the READY line. Then, the SMJ320C25 continues execution.

A full-duplex serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory-mapped registers: the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, any may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode.

#### multiprocessing

The flexibility of the SMJ320C25 allows configurations to satisfy a wide range of system requirements. The SMJ320C25 can be used as follows:

- · A standalone processor
- · A multiprocessor with devices in parallel
- · A slave/host multiprocessor with global memory space
- A peripheral processor interfaced via processor-controlled signals to another device.

For multiprocessing applications, the SMJ320C25 has the capability of allocating global data memory space and communicating with that space via the  $\overline{BR}$  (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory-mapped GREG (global memory allocation register) specifies part of the SMJ320C25's data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space,  $\overline{BR}$  is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.

The SMJ320C25 supports DMA (direct memory access) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the SMJ320C25's external memory by asserting HOLD low. This causes the SMJ320C25 to place its address, data, and control lines in a high-impedance state, and assert HOLDA. Program execution from on-chip memory may proceed concurrently while the device is in the hold mode.



# instruction set

The SMJ320C25 microprocessor implements a comprehensive instruction set that supports both numericintensive signal processing operations as well as general-purpose applications, such as multiprocessing and high-speed control. The SMJ32020 source code is upward-compatible with SMJ320C25 source code. SMJ32020 object code runs directly on the SMJ320C25.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external program memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast external program memory.

#### addressing modes

The SMJ320C25 instruction set provides three memory addressing modes: direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the five auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s).

In direct memory addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.

Eight auxiliary registers (AR0-AR7) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 through 7 for AR0 through AR7, respectively.

There are seven types of indirect addressing: auto-increment or auto-decrement, post-indexing by either adding or subtracting the contents of ARO, or single indirect addressing with no increment or decrement and bit-reversal addressing (used in FFTs) with increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, followed by a new ARP value being loaded.

#### repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be performed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.

#### instruction set summary

Table 1 lists the symbols and abbreviations used in Table 2, the instruction set summary. Table 2 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I/O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping. The symbol (<sup>†</sup>) indicates those instructions that are not included in the SMJ32010 instruction set. The symbol (<sup>‡</sup>) indicates instructions that are not included in the SMJ32020 instruction set.



SYMBOL	MEANING
В	4-bit field specifying a bit code
СМ	2-bit field specifying compare mode
D	Data memory address field
FO	Format status bit
I	Addressing mode bit
к	Immediate operand field
ΡΑ	Port address (PA0 through PA15 are predefined assembler symbols equal to 0 through 15, respectively).
PM	2-bit field specifying P register output shift code
R	3-bit operand field specifying auxiliary register
S	4-bit left-shift code
x	3-bit accumulator left-shift field

# TABLE 1. INSTRUCTION SYMBOLS



ACCUMULATOR MEMORY REFERENCE INSTRUCTIONS									
MNEMONIC DESCRIPTION		NO. WORDS	INSTRUCTION BIT CODE						
			151413121110 9 8 7 6 5 4 3 2 1 0						
ABS	Absolute value of accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 1 1						
ADD	Add to accumulator with shift	1	0 0 0 0 <b>←</b> S→ I <b>←</b> →D→						
ADDC <sup>‡</sup>	Add to accumulator with carry	1	0 1 0 0 0 0 1 1 I <b></b> D						
ADDH	Add to high accumulator	1	0 1 0 0 1 0 0 0 I 🖛 D						
ADDK <sup>‡</sup>	Add to accumulator short immediate	1	1 1 0 0 1 1 0 0 <b>← K</b> − − − ►						
ADDS	Add to low accumulator with sign	1	0 1 0 0 1 0 0 1 I <b></b> D						
t	extension suppressed								
ADDI	Add to accumulator with shift specified by T register	1							
ADLK <sup>†</sup>	Add to accumulator long immediate with shift	2	1 1 0 1 <b>←</b> S→ 0 0 0 0 0 0 1 0						
AND	AND with accumulator	1	0 1 0 0 1 1 1 0 I <b>4</b>						
ANDK <sup>†</sup>	AND immediate with accumulator with shift	2	1 1 0 1 <b>←</b> S → 0 0 0 0 0 1 0 0						
CMPL <sup>†</sup>	Complement accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 1 1						
LAC	Load accumulator with shift	1	0 0 1 0 ← S→ I ← D→						
LACK	Load accumulator immediate short	1	1 1 0 0 1 0 1 0 <b>←</b> K						
LACT	Load accumulator with shift specified by T register	1	0 1 0 0 0 1 0 1 <b></b> D						
LALKT	Load accumulator long immediate with shift	2	$1 \ 1 \ 0 \ 1 $						
	Negate accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 1 1						
	Normalize contents of accumulator	1							
OR	OB with accumulator	1	0 1 0 0 1 1 0 1 L <b>4</b>						
	OR immediate with accumulator with shift	2	$1 1 0 1 - S \rightarrow 0 0 0 0 0 1 0 1$						
BOL <sup>‡</sup>	Botate accumulator left	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 0 0						
BOB‡	Botate accumulator right	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 0 1						
SACH	Store high accumulator with shift	1	0 1 1 0 1 ← X→ 1 ←						
SACI	Store low accumulator with shift	1	0 1 1 0 0 <b>4</b> X <b>1 4</b>						
SBLKT	Subtract from accumulator long immediate with shift	2	$1 1 0 1 - S \rightarrow 0 0 0 0 0 1 1$						
SEL <sup>†</sup>	Shift accumulator left	1							
SEB	Shift accumulator right	1							
SUB	Subtract from accumulator with shift	1	0 0 0 1 <del>• S • I</del> • • • • •						
SUBB <sup>‡</sup>	Subtract from accumulator with borrow	1	0 1 0 0 1 1 1 1 1 <del>• • • • • • • • • • • • • • </del>						
SUBC	Conditional subtract	1	0 1 0 0 0 1 1 1 1 <del>• • • • • •</del>						
SUBH	Subtract from high accumulator	1	0 1 0 0 0 1 0 0 l <b></b> D						
SUBK <sup>‡</sup>	Subtract from accumulator short immediate	1	1 1 0 0 1 1 0 1 <b>←</b> K►						
SUBS	Subtract from low accumulator with sign	1	0 1 0 0 0 1 0 1 I <b></b> D						
	extension suppressed								
SUBT <sup>†</sup>	Subtract from accumulator with shift specified by	1	0 1 0 0 0 1 1 0 I 🖛 D						
	T register								
XOR	Exclusive-OR with accumulator	1	0 1 0 0 1 1 0 0 I <b></b> D						
XORK <sup>†</sup>	Exclusive-OR immediate with accumulator with shift	2	1 1 0 1 ← S → 0 0 0 0 0 1 1 0						
ZAC	Zero accumulator	1	1 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0						
ZALH	Zero low accumulator and load high accumulator	1	0 1 0 0 0 0 0 0 I <b></b> D						
ZALR‡	Zero low accumulator and load high accumulator	1	0 1 1 1 1 0 1 1 I ◀D						
	with rounding								
ZALS	Zero accumulator and load low accumulator with	1	0 1 0 0 0 0 0 1 I 🖛 D						
	sign extension suppressed								

# TABLE 2. SMJ320C25 INSTRUCTION SET SUMMARY

<sup>†</sup>These instructions are not included in the SMJ32010 instruction set.

<sup>‡</sup>These instructions are not included in the SMJ32020 instruction set.

#### TABLE 2. SMJ320C25 INSTRUCTION SET SUMMARY (CONTINUED)

#### AUXILIARY REGISTERS AND DATA PAGE POINTER INSTRUCTIONS NO INSTRUCTION BIT CODE MNEMONIC DESCRIPTION WORDS 151413121110 9 8 7 6 5 4 3 2 1 0 ADRK<sup>‡</sup> Add to auxiliary register short immediate 1 n 1 1 1 1 1 10 -CMPR<sup>†</sup> 1 1 0 0 1 0 1 0 0 **<**CM Compare auxiliary register with auxiliary register ARO 0 0 1 1 1 1 LAR Load auxiliary register 1 0 0 1 1 0 4 -R-T. -D-I ARK Load auxiliary register short immediate 0 0 0 - B--. K . 1 1 -LARP Load auxiliary register pointer 0 1 1 0 0 0 1 <del><</del>-R→ 1 Ω 0 1 LDP Load data memory page pointer 1 n 0 1 0 0 101 4 -D-I DPK Load data memory page pointer immediate 1 1 0 0 1 0 0 -DP-1 LRLK<sup>†</sup> Load auxiliary register long immediate 2 0 1 0 -R-> 0 0 0 0 0 0 0 0 MAR Modify auxiliary register 0 0 1 0 1 0 1 1 -n-1 SAR Store auxiliary register 1 1 1 1 0 **← R**→ I **←** -D-SBRK<sup>‡</sup> Subtract from auxiliary register short immediate 0 1 1 1 1 1 1 1 🖛 1 -к-T REGISTER, P REGISTER, AND MULTIPLY INSTRUCTIONS NO. INSTRUCTION BIT CODE MNEMONIC DESCRIPTION WORDS 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 APAC Add P register to accumulator 1 1 1 0 0 1 1 1 0 0 0 0 1 0 1 0 1 LPH<sup>†</sup> Load high P register 1 0 101001 1 1 . -**D**-I T Load T register 1 Ω 0 1 1 1 1 0 0 1 --D-LTA Load T register and accumulate previous product 1 0 1 1 1 1 0 1 1 -LTD Load T register, accumulate previous product, o 0 1 1 1 1 1 1 1 1. and move data LTP<sup>†</sup> Load T register and store P register in accumulator 1 1 1 1 0 $1TS^{\dagger}$ Load T register and subtract previous product o 0 0 1 1 1 1 1 -n MAC<sup>†</sup> Multiply and accumulate 2 1 -n MACD<sup>†</sup> Multiply and accumulate with data move 2 Δ 0 n 1 1 Δ MPY Multiply (with T register, store product in P register) 1 0 0 0 n. $\cap$ 1 MPYA<sup>‡</sup> Multiply and accumulate previous product 1 o 0 1 0 MPYK Multiply immediate 1 1 MPYS<sup>‡</sup> Multiply and subtract previous product 1 0 Δ 1 1 0 1 1 -D-MPYU<sup>‡</sup> Multiply unsigned Λ Λ 1 -n-1 PAC Load accumulator with P register 1 Λ 0 0 0 0 1 0 1 0 0 SPAC Subtract P register from accumulator 1 0 1 1 1 0 0 0 0 1 0 1 1 0 SPH<sup>‡</sup> Store high P register 1 n 1 1 1 $\cap$ 1 1 -n-SPL<sup>‡</sup> Store low P register 1 1 1 0 ò I. -n-SPM<sup>†</sup> Set P register output shift mode 0 0 1 1 1 0 0 0 0 0 1 0 **<**PM 1 SORA<sup>†</sup> Square and accumulate 1 0 0 1 1 1 0 0 1 1 🖛 -D---SQRS<sup>†</sup> Square and subtract previous product 0 1 0 1 1 0 1 0 1 🗲 -n-

<sup>†</sup>These instructions are not included in the SMJ32010 instruction set. <sup>‡</sup>These instructions are not included in the SMJ32020 instruction set.



٦

	BRANCH/CALL INSTRUCTIONS								
MNEMONIC	DESCRIPTION	NO.	INSTRUCTION BIT CODE						
		Woneo	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
В	Branch unconditionally	2	1 1 1 1 1 1 1 1 1 <b>↓</b>						
BACCT	Branch to address specified by accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 1						
BANZ	Branch on auxiliary register not zero	2	1 1 1 1 1 0 1 1 1 <b>←</b> D						
BBNZ <sup>†</sup>	Branch if TC bit $\neq$ 0	2	1 1 1 1 1 0 0 1 1 <b>←</b> D						
BBZ†	Branch if TC bit = $0$	2	1 1 1 1 1 0 0 0 1 <b>←</b> D						
BC‡	Branch on carry	2	0 1 0 1 1 1 1 0 1 ←D						
BGEZ	Branch if accumulator $\geq 0$	2	1 1 1 1 0 1 0 0 1 <b>←</b> D						
BGZ	Branch if accumulator $> 0$	2	1 1 1 1 0 0 0 1 1 <b>←</b> D						
BIOZ	Branch on I/O status = 0	2	1 1 1 1 1 0 1 0 1 <b>←</b> D						
BLEZ	Branch if accumulator $\leq 0$	2	1 1 1 1 0 0 1 0 1 ←D						
BLZ	Branch if accumulator $< 0$	2	1 1 1 1 0 0 1 1 1 <b>←</b> D						
BNC <sup>‡</sup>	Branch on no carry	2	0 1 0 1 1 1 1 1 1 <b>↓</b> D►						
BNV <sup>†</sup>	Branch if no overflow	2	1 1 1 1 0 1 1 1 1 <b>←</b> D►						
BNZ	Branch if accumulator ≠ 0	2	1 1 1 1 0 1 0 1 1 <b>←</b> D						
ВV	Branch on overflow	2	1 1 1 1 0 0 0 0 1 🖛 D						
BZ	Branch if accumulator $= 0$	2	1 1 1 1 0 1 1 0 1 🔶 D						
CALA	Call subroutine indirect	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 0						
CALL	Call subroutine	2	1 1 1 1 1 1 1 0 1 <b>←</b> D						
RET	Return from subroutine	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 1 0						
	I/O AND DATA MEMO	RY OPERA	TIONS						
		NO	INSTRUCTION BIT CODE						
MNEMONIC	DESCRIPTION	WORDS							
		Wonds	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
BLKD	Block move from data memory to data memory	2	1 1 1 1 1 1 0 1 I <b>←</b> D						
BLKPT	Block move from program memory to data memory	2	1 1 1 1 1 1 0 0 I <b>←</b> D						
DMOV	Data move in data memory	1	0 1 0 1 0 1 1 0 I <b>←</b> D						
FORT	Format serial port registers	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 1 FO						
IN	Input data from port	1	1 0 0 0 <b>←</b> PA→ I <b>←</b> D						
OUT	Output data to port	1	1 1 1 0 ← PA→ I ← D→						
RFSM <sup>‡</sup>	Reset serial port frame synchronization mode	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 0						
RTXM <sup>†</sup>	Reset serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 0						
RXF <sup>†</sup>	Reset external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 0						
SFSM <sup>‡</sup>	Set serial port frame synchronization mode	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 1						
STXM <sup>†</sup>	Set serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 1						
SXF <sup>†</sup>	Set external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 1						
TBLR	Table read	1	0 1 0 1 1 0 0 0 I <b>←</b> D						
TBLW	Table write	1	0 1 0 1 1 0 0 1 I <b>← D</b> →						

# TABLE 2. SMJ320C25 INSTRUCTION SET SUMMARY (CONTINUED)

<sup>†</sup>These instructions are not included in the SMJ32010 instruction set.

Г

<sup>‡</sup>These instructions are not included in the SMJ32020 instruction set.



	CONTROL INSTRUCTIONS																	
MNEMONIC	DESCRIPTION	NO.	INSTRUCTION BIT CODE															
		WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BIT <sup>†</sup>	Test bit	1	1	0	0	1	4		3—	•	T.	4			-D-			*
BITT <sup>†</sup>	Test bit specified by T register	1	0	1	0	1	0	1	1	1	I	4			-D-			*
CNFD <sup>†</sup>	Configure block as data memory	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	0
CNFP <sup>†</sup>	Configure block as program memory	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	1
DINT	Disable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	1
EINT	Enable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0
IDLE <sup>†</sup>	Idle until interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	1
LST	Load status register STO	1	0	1	0	1	0	0	0	0	T	4			-D-			•
LST1 <sup>†</sup>	Load status register ST1	1	0	1	0	1	0	0	0	1	I	4			-D-			•
NOP	No operation	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0
POP	Pop top of stack to low accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	1
POPD <sup>†</sup>	Pop top of stack to data memory	1	0	1	1	1	1	0	1	0	1	4			-D-			•
PSHD <sup>†</sup>	Push data memory value onto stack	1	0	1	0	1	0	1	0	0	1	4	-		-D-			*
PUSH	Push low accumulator onto stack	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	0
RC <sup>‡</sup>	Reset carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	0
RHM <sup>‡</sup>	Reset hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	0
ROVM	Reset overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	0
RPT <sup>†</sup>	Repeat instruction as specified by data memory value	1	0	1	0	0	1	0	1	1	I.	4			-D-			•
RPTK <sup>†</sup>	Repeat instruction as specified by immediate value	1	1	1	0	0	1	0	1	1	•				<			•
RSXM <sup>†</sup>	Reset sign-extension mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	0
RTC <sup>‡</sup>	Reset test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	0
sc‡	Set carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	1
SHM‡	Set hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	1
SOVM	Set overflow mode	1	1	1	0	0	1	1	1	0	0.	0	0	0	0	0	1	1
SST	Store status register STO	1	0	1	1	1	1	0	0	0	1	4			-D-			•
SST1 <sup>†</sup>	Store status register ST1	1	0	1	1	1	1	0	0	1	1	-			-D-			•
SSXM <sup>†</sup>	Set sign-extension mode	1	1	1	ò	0	1	1	1	0	0	0	0	0	0	1	1	1
STC <sup>‡</sup>	Set test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	1
TRAP <sup>†</sup>	Software interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	0

# TABLE 2. SMJ320C25 INSTRUCTION SET SUMMARY (CONCLUDED)

<sup>†</sup>These instructions are not included in the SMJ32010 instruction set.

<sup>‡</sup>These instructions are not included in the SMJ32020 instruction set.



#### development systems and software support

Texas Instruments offers concentrated development support and complete documentation for designing an SMJ320C25-based microprocessor system. When developing an application, tools are provided to evaluate the performance of the processor, to develop the algorithm implementation, and to fully integrate the design's software and hardware modules. When questions arise, additional support can be obtained by calling the nearest Texas Instruments Regional Technology Center (RTC).

Sophisticated development operations are performed with the TMS320C25 Macro Assembler/Linker, Simulator, and Emulator (XDS). The macro assembler and linker are used to translate program modules into object code and link them together. This puts the program modules into a form which can be loaded into the TMS320C25 Simulator or Emulator. The simulator provides a quick means for initially debugging SMJ320C25 software while the emulator provides the real-time in-circuit emulation necessary to perform system level debug efficiently.

Table 3 gives a complete list of SMJ320C25 software and hardware development tools.

	MACRO ASSEMBLERS/LINKERS	
Host Computer	Operating System	Part Number
DECVAX	VMS	TMDS324210-08
TI/IBM PC	MS/PC-DOS	TMDS3242810-02
	SIMULATORS	
Host Computer	Operating System	Part Number
DEC VAX	VMS	TMDS3242211-08
TI/IBM PC	MS/PC-DOS	TMDS3242811-02
	EMULATORS	
Model	Power Supply	Part Number
XDS/22	Included	TMDS3262221

## TABLE 3. TMS320C25 SOFTWARE AND HARDWARE SUPPORT



absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> <sup>‡</sup>	 -0.3 V to 7 V
Input voltage range	 -0.3 V to 7 V
Output voltage range	 -0.3 V to 7 V
Continuous power dissipation	 <b>1.0 W</b>
Storage temperature range	 5°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup>All voltage values are with respect to V<sub>SS</sub>.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
VSS	Supply voltage			0		v
		DB15-DB0, FSX	2.20			
VIH	High-level input voltage	CLKIN, CLKR, CLKX	3.50			v
		All others	3.00			
V.,	Low level input veltage	DB15-DB0, FSX, CLKIN, CLKR, CLKX			0.8	v
VIL.	Low-level input voitage	All others			0.7	v
ЮН	High-level output current				300	μA
lol	Low-level output current				2	mA
TA	Minimum operating free-a	ir temperature	- 55			°C
тс	Maximum operating case	temperature			125	°C

#### electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	ΤΥΡ <sup>§</sup>	мах	UNIT
Vou	High-level output vol	High level output voltage		2.4	3		v
VUH	riigii ievei output voi	lage	$V_{CC} = MAX, I_{OH} = 20 \mu A$	V <sub>CC</sub> -0.		·	
VOL	Low-level output volt	tage	$V_{CC} = MIN, I_{OL} = MAX$		0.3	0.6	v
١z	Three-state current		V <sub>CC</sub> = MAX	- 20		20	μA
- II	Input current		$V_{I} = V_{SS}$ to $V_{CC}$	- 10		10	μA
100	Supply surront	Normal	Var - MAY E - MAY			185	~^^
	ICC Supply current Idle/		$V_{CC} = MAX, I_X = MAX$			100	10A
CI	Input capacitance				15		pF
Co	Output capacitance				15		pF

 $^{\$}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\$}$  This value is guaranteed but not tested.

Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either V<sub>CC</sub> or ground. Specific guidelines for handling devices of this type are contained in the publication "Guidelines for Handling Electrostatic-Discharge Sensitive (ESDS) Devices and Assemblies" available from Texas Instruments.



# **CLOCK CHARACTERISTICS AND TIMING**

The SMJ320C25 can use either its internal oscillator or an external frequency source for a clock.

#### internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit (see the application report, *Hardware Interfacing to the TMS320C25*).

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
f <sub>x</sub> Input clock frequency	$T_A = -55 ^{\circ}C MIN$	6.7†	40.0 <sup>†</sup>	MHz
C1, C2	$T_{C} = 125 ^{\circ}C MAX$		10	pF

<sup>†</sup>These values are derived from characterization data and are not tested.



FIGURE 2. INTERNAL CLOCK OPTION

#### external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

	PARAMETER	MIN	ТҮР	MAX	UNIT
<sup>t</sup> c(C)	CLKOUT1/CLKOUT2 cycle time	100		600	ns
td(CIH-C)	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	5		30	ns
<sup>t</sup> f(C)	CLKOUT1/CLKOUT2/STRB fall time			5	ns
tr(C)	CLKOUT1/CLKOUT2/STRB rise time			5	ns
tw(CL)	CLKOUT1/CLKOUT2 low pulse duration	20-8	20	20+8	ns
<sup>t</sup> w(CH)	CLKOUT1/CLKOUT2 high pulse duration	20-8	20	2Q+8	ns
td(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q-6	Q	Q+6	ns

NOTE 1:  $Q = 1/4t_{c(C)}$ .

# timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM	MAX	UNIT
t <sub>c(CI)</sub>	CLKIN cycle time	25		150	ns
tw(CIL)	CLKIN low pulse duration, $t_{C(CI)} = 25$ ns (see Note 2)	10		15	ns
tw(CIH)	CLKIN high pulse duration, $t_{c(CI)} = 25$ ns (see Note 2)	10		15	ns
t <sub>su</sub> (S)	SYNC setup time before CLKIN low	5		Q-5	ns
th(S)	SYNC hold time from CLKIN low	8			ns

NOTES: 1.  $Q = 1/4t_{C(C)}$ .

CLKIN duty cycle [t<sub>r(CI)</sub> + t<sub>w(CIH)</sub>]/t<sub>c(CI)</sub> must be within 40-60%. CLKIN rise and fall times must be less than 5 ns.











(b) OUTPUTS





# MEMORY AND PERIPHERAL INTERFACE TIMING

# switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	ТҮР	MAX	UNIT
td(C1-S)	STRB from CLKOUT1 (if STRB is present)	Q - 6	٥	Q+6	ns ·
td(C2-S)	CLKOUT2 to STRB (if STRB is present)	- 6	0	6	ns
t <sub>su</sub> (A)	Address setup time before STRB low (see Note 3)	Q-12			ns
<sup>t</sup> h(A)	Address hold time after STRB high (see Note 3)	Q – 8			ns
tw(SL)	STRB low pulse duration (no wait states, see Note 4)	2Q – 5	20	2Q + 5	ns
tw(SH)	STRB high pulse duration (between consecutive cycles, see Note 4)		20		ns
t <sub>su</sub> (D)W	Data write setup time before STRB high (no wait states)	20 - 20			ns
th(D)W	Data write hold time from STRB high	Q-10	٥		ns
t <sub>en(D)</sub>	Data bus starts being driven after STRB low (write cycle)	0†			ns
tdis(D)	Data bus three-state after STRB high (write cycle)	•	Q	Q+15 <sup>†</sup>	ns
td(MSC)	MSC valid from CLKOUT1	- 10 <sup>†</sup>	0	10	ns

# timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM	MAX .	UNIT
ta(A)	Read data access time from address time (read cycle, see Notes 3 and 5)			30-40	ns
<sup>t</sup> su(D)R	Data read setup time before STRB high	23			ns
<sup>t</sup> h(D)R	Data read hold time from STRB high	0			ns
td(SL-R)	READY valid after STRB low (no wait states)			Q – 20	ns
td(C2H-R)	READY valid after CLKOUT2 high			$Q - 20^{\dagger}$	ns
th(SL-R)	READY hold time after STRB low (no wait states)	Q + 3			ns
th(C2H-R)	READY hold after CLKOUT2 high	Q + 3 <sup>†</sup>			ns
td(M-R)	READY valid after MSC valid			20-25†	ns
th(M-R)	READY hold time after MSC valid	0†			ns

<sup>†</sup>These values were derived from characterization data and are not tested.

NOTES: 1.  $Q = 1/4t_{c(C)}$ .

- 3. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."
- Delays between CLKOUT1/CLKOUT2 edges and STRB edges track each other, resulting in t<sub>w(SL)</sub> and t<sub>w(SH)</sub> being 2Q with no wait states.
- 5. Read data access time is defined as  $t_{a(A)} = t_{su(A)} + t_{w(SL)} t_{su(D)R}$ .



# SMJ320C25 **DIGITAL SIGNAL PROCESSOR**

# RS, INT, BIO, AND XF TIMING

#### switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	TYP	MAX	UNIT
<sup>t</sup> d(RS)	CLKOUT1 low to reset state entered			22†	ns
td(IACK)	CLKOUT1 to IACK valid	-8†	0	8	ns
<sup>t</sup> d(XF)	XF valid before falling edge of STRB	Q-12			ns

<sup>†</sup>These values are derived from characterization data and are not tested.

# timing requirements over recommended operating conditions (see Note 1)

	1	MIN	NOM	MAX	UNIT
<sup>t</sup> su(IN)	INT/BIO/RS setup before CLKOUT1 high	32			ns
<sup>t</sup> h(IN)	INT/BIO/RS hold after CLKOUT1 high	0			ns
tw(IN)	INT/BIO low pulse duration	tc(C)			ns
<sup>t</sup> w(RS)	RS low pulse duration	3t <sub>c(C)</sub>			ns

# HOLD TIMING

# switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	түр	MAX	UNIT
td(C1L-AL)	HOLDA low after CLKOUT1 low	0†		10	ns
<sup>t</sup> dis(AL-A)	HOLDA low to address three-state		0		ns
<sup>t</sup> dis(C1L-A)	Address three-state after CLKOUT1 low (HOLD mode, see Note 7)			20†	ns
<sup>t</sup> d(HH-AH)	HOLD high to HOLDA high			25	ns
ten(A-C1L)	Address driven before CLKOUT1 low (HOLD mode, see Note 7)			8†	ns

# timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM	MAX	UNIT
<sup>t</sup> d(C2H-H)	HOLD valid after CLKOUT2 high			Q-24	ns

<sup>†</sup>These values are derived from characterization data and are not tested.

NOTES: 1.  $Q = 1/4t_{c(C)}$ .

6. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagram will occur. INT/BIO fall time must be less than 8 ns. 7. A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address."





# SERIAL PORT TIMING

# switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	түр	MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (see Note 8)			80	ns
td(FL-DX)	DX valid after FSX falling edge (TXM = 0, see Note 8)			45	ns
td(CH-FS)	FSX valid after CLKX rising edge (TXM = 1)			45	ns

# timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM	MAX	UNIT
f <sub>sx</sub>	Serial port frequency	1.25		5,000	kHz
t <sub>c(SCK)</sub>	Serial port clock (CLKX/CLKR) cycle time	200		800,000	ns
tw(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 9)	80			ns
tw(SCK)	Serial port clock (CLKX/CLKR) high pulse duration (see Note 9)	80			ns
t <sub>su</sub> (FS)	FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	18			ns
<sup>t</sup> h(FS)	FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	20			ns
t <sub>su</sub> (DR)	DR setup time before CLKR falling edge	10			ns
th(DR)	DR hold time after CLKR falling edge	20			ns

NOTES: 1.  $Q = 1/4t_{c(C)}$ .

8. The last occurrence of FSX falling and CLKX rising.

9. The duty cycle of the serial port clock must be within 40-60%. Serial port clock (CLKX/CLKR) rise and fall times must be less than 25 ns.



# TIMING DIAGRAMS

Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.2 volts, unless otherwise noted.

# clock timing















<sup>†</sup>Control signals are  $\overline{\text{DS}}$ ,  $\overline{\text{IS}}$ ,  $\text{R}/\overline{\text{W}}$ , and XF. <sup>‡</sup>Serial port controls are DX and FSX.

# interrupt timing




### SMJ320C25 Digital Signal Processor





external flag timing





<sup>1</sup> HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.



### SMJ320C25 Digital Signal Processor

HOLD timing (part B)



<sup>†</sup>HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.



#### serial port receive timing



#### serial port transmit timing





#### SMJ320C25 DIGITAL SIGNAL PROCESSOR





#### SMJ320C25 DIGITAL SIGNAL PROCESSOR



FJ ceramic leaded chip carrier package





# Appendix C

# **TMS320C2x System Migration**

This appendix contains information necessary to upgrade a first-generation TMS320 (TMS320C1x) program to a TMS32020-based system or a TMS32020 program to a TMS320C25-based system. The information consists of a detailed list of the programming differences and hardware and timing differences between the respective processors.

The two major sections are as follows:

- TMS320C1x to TMS32020 System Migration (Section C.1 on page C-2)
- TMS32020 to TMS320C25 System Migration (Section C.2 on page C-4)

## C.1 TMS320C1x to TMS32020 System Migration

This section lists the programming differences that should be considered in migrating from a TMS320C1x to a TMS32020 processor.

- Instructions are compatible only at the mnemonic level. TMS320C1x source programs should be reassembled using a TMS32020 assembler before execution.
- 2) The memory map on the TMS32020 is different from the memory map on the TMS320C1x. Page 0 of the TMS32020's data memory map contains only block B2 (32 words) and the memory-mapped registers. The primary on-chip RAM blocks B0 and B1 reside on pages 4-7 when all RAM is configured as data memory. It should be noted that there may be cases in TMS320C1x programs where the BANZ instruction has been used to implement both a loop counter and a memory address pointer for tables based at location 0 in memory. Since blocks B0, B1, and B2 in the TMS32020 are located at addresses other than 0, programs being migrated from the TMS320C1x to the TMS32020 should implement this type of BANZ loop using two separate auxiliary registers, one for loop count and one for memory address.
- 3) The SXM bit must be set to 1 and the PM bits must be set to 0 to ensure that TMS32020 CALU operations behave in the same manner as the TMS320C1x. The SXM and PM bits are unaffected by a reset and are in a random state after powerup.
- 4) The organization of status register ST0 is different on the two processors as shown below.

TMS320C1x Status Register ST0:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
٥٧	OVM	INTM	1	1	1	1	ARP	1	1	1	1	1	1	1	DP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARP		٥v	оум	1	INTM					DP				

TMS32020 Status Register ST0:

- 5) In the direct addressing mode, the SST (store status register ST0) instruction of the TMS32020 sets DP = 0, rather than 1 as on the TMS320C1x. The SST1 instruction also sets DP = 0 in the direct addressing mode. Note that in the direct addressing mode, data memory addressing values should be between 96 and 127 to store the status registers in block B2.
- 6) When modifying the contents of the current auxiliary register in the indirect addressing mode on the TMS32020, the SAR (store auxiliary register) instruction for ARn when n = ARP stores the value of the auxiliary register contents BEFORE it is incremented, decremented, or indexed by AR0. The TMS320C1x stores the incremented/decremented value.

- 7) All of the TMS32020 branch and call instructions, except for BACC (branch to address specified by accumulator) and CALA (call subroutine indirect), allow both auxiliary register and auxiliary register pointer (ARP) modification in the seven LSBs of the opcode.
- The SACL (store low accumulator with shift) instruction on the TMS32020 allows shift codes of 0, 1, and 4.
- A multiplication of 8000h x 8000h on the TMS32020 yields the correct result of 40000000h, not C0000000h as on the TMS320C1x.
- The multiply instructions, MPY and MPYK, are not interrupt-protected on the TMS32020 since the capability now exists to restore the P register directly.
- 11) The IN and OUT opcodes now have a 4-bit port address to allow for a total of 16 I/O ports on the TMS32020.
- 12) A TBLW (table write) instruction on the TMS32020 to program memory locations 0-7 can be distinguished externally from an OUT instruction to port addresses 0-7 via the PS and IS (program and I/O space select) strobes.
- 13) The SUBC (conditional subtract) instruction is a true single-cycle instruction on the TMS32020 and can be used with the repeat instructions, RPT or RPTK. On the TMS320C1x, SUBC cannot be followed immediately by another instruction that uses the accumulator.
- 14) When modifying the auxiliary registers in the indirect addressing mode on the TMS32020, the auxiliary registers act as 16-bit, rather than 8-bit, counters (i.e., 'wraparound' occurs modulo 2<sup>16</sup> instead of modulo 2<sup>8</sup> as on the TMS320C1x). When used with the BANZ (branch on auxiliary register not zero) instruction, the auxiliary registers on the TMS32020 act as 16-bit counters, rather than 9-bit counters as on the TMS320C1x.

### C.2 TMS32020 to TMS320C25 System Migration

This section lists the programming, hardware, and timing differences that should be considered in migrating from the TMS32020 to the TMS320C25.

- Instructions are fully compatible at the object code level. TMS32020 object (memory image) code can be used directly on the TMS320C25 processor.
- 2) Instructions are compatible at the source code level. The NORM instruction that previously had no operands now has an optional operand to define the auxiliary register modification. Any comments on the same line in the source code file will be interpreted as the operand if no other operand is specified. NORM instructions should be modified to specify the default operand, \*+.
- 3) When zero is loaded into the accumulator and the NORM instruction is executed, the auxiliary register (ARx) on the TMS320C25 is modified and the TC is set on the first execution. On the TMS32020, the auxiliary register (ARx) is incremented each execution cycle and the TC is not set.
- 4) Execution cycle timings of instructions have been modified. Most TMS320C25 instructions execute in a single machine cycle. The number of cycles for some multicycle instructions have been changed. Refer to Appendix D for detailed information on instruction cycle timings. By following the entries in this appendix, the key timing differences can be noted.
- 5) The IDLE instruction automatically sets the INTM bit in status register ST0 to a zero. This assures that an external interrupt will 'wake up' the processor. The instruction also requires three memory cycles to execute on the TMS320C25 rather than one as on the TMS32020.
- 6) In general, all branch, call, and return instructions that reload the program counter (PC) should be counted as three-cycle instructions when evaluating code execution timings on the TMS320C25.
- 7) When an interrupt occurs, one additional instruction cycle will be present on the TMS320C25 prior to interrupt acknowledge. When the device is released from the hold mode, there will be one additional cycle preceding the first valid memory fetch.
- The store instructions (SACH, SACL, etc.) execute in one less cycle on the TMS320C25 than on the TMS32020 when data is stored to external data memory.
- 9) The MAC and MACD instructions require one extra cycle, going from three to four cycles. The extra cycle is in the instruction read and setup overhead, and repeated execution will be one cycle per execution as on the TMS32020.

- 10) The delay for a new memory configuration to become effective when using the CNFD or CNFP instructions on the TMS320C25 is two instruction fetches (for single-cycle instructions) when executing from external memory or internal ROM, as compared to one instruction fetch for the TMS32020. Thus, on the TMS320C25, a CNFP instruction must be placed at location 65277 if execution is to continue from the first location in block B0. When execution is from internal RAM on the TMS320C25, however, this delay is one instruction fetch as on the TMS32020.
- 11) The timer on TMS320C25 counts PRD + 1 CLKOUT1 cycles when clocked by CLKOUT1 while the timer on TMS32020 counts 4 × PRD cycles when clocked by CLKOUT1/4. Therefore, to count an equivalent amount of time on the TMS320C25 using the same input clock frequency, PRD values from the TMS32020 must first be multiplied by four and then decremented by one. If different input clock frequencies are used, this must also be accounted for by multiplying the PRD value for the TMS320C25 obtained above by the ratio of the TMS320C25 input clock frequency.
- 12) To simplify device timing descriptions, the internal clock phase reference numbers have been redefined in the TMS320C25. The new clock phase definitions have quarter-phase 1 (Q1) beginning a bus cycle, as opposed to a cycle beginning with Q3 as in the TMS32020. Note that no changes have been made to any of the device logic; the clock phases have merely been renamed.
- 13) The effect of the SYNC input, although functionally the same on the TMS32020 and TMS320C25, is delayed by two cycles on the TMS320C25 from that of the TMS32020. Accordingly, the exact timings produced with the application of SYNC on the two devices may differ depending on the clock phase in which SYNC is applied. Due to the two-cycle offset between the clock phase definitions on the two devices (see the previous paragraph) and the two-cycle delay in the effect of SYNC on the TMS320C25, the clock timings produced when the two devices are running in synchronization are identical. That is, a TMS32020 and a TMS320C25 can be operated together in synchronization in a system using the same SYNC input.
- 14) On the TMS320C25, both the timer (TIM) and period (PRD) registers are initialized to 0FFFFh on reset, while on the TMS32020, only the TIM register is initialized.

 Several bits (C, HM, and FSM) have been added to status register ST1 on the TMS320C25, as shown below.

TMS32020 Status Register ST1:

10 14 10 12	11.	10 9	8	1	6	5	4	3	2	1 (	)
ARB CNF	TC S	SXM 1	1	1	1	1	XF	FO	тхм	PM	

TMS320C25 Status Register ST1:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARB		CNF	тс	SXM	С	1	1	нм	FSM	XF	FO	тхм	P	м

The FSM, HM, and C status register bits are initialized by reset and are all set to one when reset occurs. Note that the new bits are assigned polarities in such a way that the values of the corresponding bits on the TMS32020 invoke a TMS32020-like operation on the TMS320C25.

The SXM and PM status register bits that were previously uninitialized on the TMS32020 are now initialized by reset on the TMS320C25. When the TMS320C25 is reset, SXM is set to one, and the PM bits are set to zero.

- 16) Four differences between the serial ports on the TMS32020 and TMS320C25 that impact system migration are:
  - a) The double-buffering on the TMS320C25 serial port greatly increases the amount of time available for processing serial port interrupts and affects how the FSR and FSX pulse are used. As a result of the double-buffering, both edges of the FSR and FSX pulses are used on the TMS320C25 instead of only the falling edge, as is the case on the TMS32020.

On the TMS32020, the falling edge of the FSX pulse is used to start transmission of the data present in the DXR (transmit register). Likewise, the falling edge of the FSR pulse is used to start reception of data into the DRR (receive register). The limitations on the FSR and FSX pulses are a minimum setup time (20 ns) and a minimum hold time (20 ns). Once serial port operation begins, the receipt or transmission of the register's contents, either 8 or 16 bits, is completed even if the FSR or FSX signals change to a logic high level. A new transfer of data into the DRR or out of the DXR only begins when the next falling edge of the FSR or FSX pulses occurs.

On the TMS320C25, the double-buffering affects the use of the FSR and FSX pins and consequently the serial port operation itself. For the transmit operation, the TMS320C25 provides a separate XSR (transmit shift register), necessitating the use of the rising edge of the FSX pulse. Data is transferred from the DXR to the XSR on the first falling CLKX (serial transmit clock) following a rising FSX. At this point, the data is in the XSR and waiting to be shifted out or transmitted. Transmission begins on the first falling CLKX following the falling FSX, and continues with the subsequent bits

in the XSR as long as the FSX signal remains low. If the FSX signal goes high before the last transmission has completed, the contents of the DXR are transferred to the XSR and the previous transmission is aborted. Transmission of this new information begins after the FSX signal goes low again.

Similarly for the receive operation, the TMS320C25 has a separate RSR (receive shift register). In this case, the data is transferred from the RSR to the DRR when the last bit has been received. Therefore, if a new transfer is initiated by toggling the FSR pin, the previous reception is aborted and the contents of RSR are not transferred to DRR.

Consequently, there is one additional limitation on the FSR and FSX pulses on the TMS320C25. FSR and FSX must have a minimum low pulse duration to allow the complete transfer of all 8 or 16 bits of data into and out of RSR and XSR, respectively.

Unlike the TMS32020, loading the DXR does not interfere with transmission. There is no restriction on when the DXR can be loaded when using external FSX. Correspondingly, DRR may be read at any time during the reception of the current data, extending the time allowed to respond to the receive interrupt and to read the previous word of data.

- b) The fully static operation of the TMS320C25 effectively places no lower limit on serial port clock frequency.
- c) Serial port interrupts are generated half of a CLKR or CLKX cycle later on the TMS320C25 than they are on the TMS32020. Specifically, on the TMS32020, RINT and XINT are generated on the falling edge of CLKR and CLKX, respectively, during transfer of the last bit. On the TMS320C25, RINT and XINT are generated on the rising edge of CLKR or CLKX after the last bit has been transferred. This should not be critical for TMS32020 programs running on the TMS320C25 since double-buffering of the serial port on the TMS320C25 allows more time for processing of serial port interrupts. Some modification of TMS32020 programs may, however, be required to take advantage of the double-buffering, depending on how serial port interrupt servicing is implemented.
- d) The DRR behaves differently when operating the TMS320C25 serial port in byte mode than it does on the TMS32020. On the TMS32020, the contents of the most-significant byte of DRR remain unchanged once byte mode is initiated by executing a FORT instruction. On the TMS320C25, however, each time a new byte is received, the previous contents of the least-significant byte of DRR are transferred to the most significant byte of DRR.

Figure C-1 illustrates the behavior of DRR on both the TMS32020 and the TMS320C25 processors.

# Appendix C - TMS32020 to TMS320C25 System Migration



Figure C-1. Serial Port System Migration

# **Appendix D**

# **Instruction Cycle Timings**

This appendix details the instruction cycle timings for the TMS32020 and TMS320C25 processors. Instructions for each device are first listed in a table according to cycle classification. Then each class of instructions is listed in another table(s), showing the number of cycles required for a given TMS320C2x instruction to execute in a given memory configuration when executed as a single instruction or in the repeat mode. The column headings in the tables indicate the program source location (PI, PE, or PR) and data destination or source (DI or DE), defined as follows:

- **PI** The instruction executes from internal program memory (RAM).
- **PR** The instruction executes from internal program memory (ROM).
- **PE** The instruction executes from external program memory.
- **DI** The instruction executes using internal data memory.
- **DE** The instruction executes using external data memory.

The number of cycles required for each instruction is given in terms of the program/data memory and I/O access times as defined in the following listing:

p Program memory wait states. Represents the number of clock cycles the device waits for external program memory to respond to an access. T<sub>ac</sub> is the access time, in nanoseconds, (maximum) required by the TMS320C2x for an external memory access to be made with no wait states. T<sub>mem</sub> is the memory device access time, and T<sub>p</sub> is the clock period (4/crystal frequency).

 $\begin{array}{l} p = 0; \mbox{ If } T_{mem} \leq T_{ac} \\ p = 1; \mbox{ If } T_{ac} < T_{mem} \leq (T_p + T_{ac}) \\ p = 2; \mbox{ If } (T_p + T_{ac}) < T_{mem} \leq (T_p \times 2 + T_{ac}) \\ p = k; \mbox{ If } [T_p \times (k\text{-}1) + T_{ac}] < T_{mem} \leq (T_p \times k + T_{ac}) \end{array}$ 

- d Data memory wait states. Represents the number of cycles the device must wait for external data memory to respond to an access. This number is calculated in the same way as the p number.
- i I/O memory wait states. Represents the number of cycles the device must wait for external I/O memory to respond to an access. This number is calculated in the same way as the p number.

Other abbreviations used in the tables and their meanings are as follows:

br Branch from ...

int Internal program memory.

INT Interrupt.

- **ext** External program memory.
- n The number of times an instruction is executed when using the RPT or RPTK instruction.

# D.1 TMS32020 Instruction Cycle Timings

Table D-1 lists the TMS32020 instructions according to cycle classification. Table D-2 shows the number of cycles required for a given TMS32020 instruction to execute in a given memory configuration when executed as a single instruction or in the repeat mode, respectively.

CLASS	×				INSTRU	CTION	•			
1	ADD LAR MPY XOR	ADDH LDP OR ZALH	ADDS LPH RPT ZALS	ADDT LST SQRA (RPT no	AND LST1 SQRS ot repeata	BIT LT SUB ble)	BITT LTA SUBC	DMOV LTD SUBH	LAC LTP SUBS	LACT LTS SUBT
11	SACH	SACL	SAR	SST	SST1					
111	ABS LARK RPTK STXM (LACK,	APAC LARP RSXM SXF LARK, LI	CMPL LDPK RTXM ZAC DPK, MPY	CMPR MAR RXF K, RPTK,	CNFD MPYK SFL SPM, ZA	CNFP NEG SFR AC not rep	DINT NOP SOVM peatable)	EINT NORM SPAC	FORT PAC SPM	LACK ROVM SSXM
IV	ADLK	ANDK	LALK	LRLK	ORK	SBLK	XORK	(all not	repeatabl	e)
V	MAC	MACD						<u>`</u>		
VI	B BNZ	BANZ BV	BBNZ BZ	BBZ CALL	BGEZ (all not	BGZ repeatabl	BIOZ e)	BLEZ	BLZ	BNV
VII	BACC (BACC,	CALA CALA, R	POP ET, TRAP	PUSH not repe	RET atable)	TRAP				
VIII	IN	OUT								
IX	TBLR	TBLW								
Х	BLKD									×
XI	BLKP									
XII	POPD	PSHD								
XIII	IDLE (n	ot repeata	able)							

Table D-1. TMS32020 Instructions by Cycle Class

CLASS	WHE	NOT IN	REPEAT	MODE	W	HEN IN RE	PEAT MOD	E
	PI/DI	PI/DE	PE/DI	PE/DE	PI/DI	PI/DE	PE/DI	PE/DE
1	1	2+d	1+p	2+d+p	n	2n+nd	n+p	2n+nd+p
11	1	2+d	1+p	3+d+p	n	2n+nd	n+p	3n+nd+p
111	1	1	1+p	1+p	n	n	n+p .	n+p
IV	2	2	2+2p	2+2p		not repe	eatable	
V	3	N/A	3+2p	N/A	2+n	N/A	2+n+2p	N/A
VI	2 (br in	t-to-int)	2+p (in	t-to-ext)		not re	peatable	
	2+p (ex	t-to-int)	2+2p (e:	kt-to-ext)	1	not re	peatable	
VII	2	2	2+p	2+p	2n	2n	2n+p	2n+p
VIII	1+i	2+d+i	2+p+i	3+d+p+i	n+ni	2n+nd+ni	2n+p+ni	3n+nd+p +ni
IX	Table in	internal pro	ogram men	nory:	Table in ir	nternal progra	m memory:	0
	3	3+a	3+p	3+a+p	2+n	2+n+na	2+n+p	2+n+na+p
	3+p	4+d+p	ogram men 3+2p	nory: 4+d+20	2+n+np	xternal progra 2+2n+nd +np	am memory: 2+n+np+p	2+2n+nd +np+p
Х	Data sou	rce interna	1:†		Data sour	ce internal:†		
	3	3+d	3+2p	3+d+2p	2+n	2+n+nd	2+n+2p	2+n+nd +2p
	Data sou	irce externa	al:†		Data sour	ce external:†		
	3+d	4+2d	3+d+2p	4+2d+2p	2+n+nd	2+2n+2nd	2+n+nd +2p	2+2n+2nd +2p
XI	Program	source inte	ernal:†		Program s	ource interna	1:†	
	3	3+d	3+2p	3+d+2p	2+n	2+n+nd	2+n+2p	2+n+nd +2p
	Program	source ext	ernal:†		Program s	ource externa	al:†	
	3+p	4+d+p	3+3p	4+d+3p	2+n+np	2+2n+nd +np	2+n+np +2p	2+2n+nd +np+2p
XII	2	2+d	2+p	2+d+p	2n	2n+nd	2n+p	2n+nd+p
ХШ	1 (min waits f	iimum or INT)	1+p (m waits f	inimum or INT)		not i	repeatable	

Table D-2.	TMS32020	Instruction	Cycle	Timings
------------	----------	-------------	-------	---------

<sup>†</sup>Column headings 'DI/DE' refer to data destination.

# D.2 TMS320C25 Instruction Cycle Timings

Table D-3 lists the TMS320C25 instructions according to cycle classification. Table D-4 and Table D-5 show the number of cycles required for a given TMS320C25 instruction to execute in a given memory configuration when executed as a single instruction or in the repeat mode, respectively.

CLASS					INSTRU	CTION				
I	ADD LACT MPYU SUBS	ADDC LPH PSHD SUBT	ADDH LT OR XOR	ADDS LTA RPT ZALH	ADDT LTD SQRA ZALR	AND LTP SQRS ZALS	BIT LTS SUB (RPT no	BITT MPY SUBB t repeatal	DMOV MPYA SUBC ple)	LAC MPYS SUBH
11	LAR	LDP	LST	LST1						
111	POPD	SACH	SACL	SAR	SPH	SPL	SST	SST1		
IV	ABS FORT PAC RSXM SOVM (ADDK, not rep	ADDK LACK POP RTC SPAC ADRK, L eatable)	ADRK LARK PUSH RTXM SPM ACK, LAF	APAC LARP RC RXF SSXM RK, LDPK,	CMPL LDPK RFSM SBRK STC MPYK,	CMPR MAR RHM SC STXM RPTK, SB	CNFD MPYK ROL SFL SUBK RK, SPM	CNFP NEG ROR SFR SXF , SUBK, a	DINT NOP ROVM SFSM ZAC nd ZAC	EINT NORM RPTK SHM
V	ADLK	ANDK	LALK	LRLK	ORK	SBLK	XORK	(All not	repeatabl	e)
VI	MAC	MACD								
VII	B BNC	BANZ BNV	BBNZ BNZ	BBZ BV	BC BZ	BGEZ CALL	BGZ (All not	BIOZ repeatabl	BLEZ e)	BLZ
VIII	BACC	CALA	RET	TRAP	(All not	repeatabl	e)			
IX	IN									
Х	OUT									
XI	TBLR									
XII	TBLW (	Table in F	ROM not	applicable	e)					
XIII	BLKD			,						
XIV	BLKP									
XV	IDLE (n	ot repeata	able)							

Table D-3. TMS320C25 Instructions by Cycle Class

CLASS	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	1	2+d	1+p	2+d+p	1	2+d
11	1	2+d	1+p	2+d+p	1	2+d
ш	1	1+d	1+p	2+d+p	1	1+d
IV	1	1	1+p	1+p	1	1
V	2	2	2+2p	2+2p	2	2
VI	Table in on-c 3	hip RAM: 4+đ	4+2p	5+d+2p	4	5+d
	Table in on-o 4	5+d	4+2p	5+d+2p	4	5+d
	4+p	5+d+p	4+3p	5+d+3p	4+p	5+d+p
VII	True Conditio Destinatio 2	ons: on on-chip RAM 2	l: 2+2p	2+2p	2	2
	Destinatio 3	on on-chip RON 3	1: 3+2p	3+2p	3	3
	Destinatio 3+p	on external mem 3+p	ory: 3+3p	3+3p	3+p	3+p
	False Conditi Destinatio 2	on: on anywhere: 2	2+2p	2+2p	2	2
VIII	Destination o	on-chip RAM: 2	2+p	2+p	2	2
	Destination o	on-chip ROM: 3	3+p	3+p	3	3
	Destination e 3+p	xternal memory: 3+p	3+2p	3+2p	3+p	3+p
IX	2+i	2+d+i	2+p+i	3+d+p+i	2+i	2+d+i
x	1+i	2+d+i	2+p+i	3+d+p+i	1+i	2+d+i
хі	Table in on-c	hip RAM: 2+d	3+p	3+d+p	3	3+d
	Table in on-c	hip ROM: 3+d	4+p	4+d+p	4	4+d
	3+p	3+d+p	4+2p	4+d+2p	4+p	4+d+p
XII	Table in on-c 2	hip RAM: 3+d	3+p	4+d+p	3	4+d
	Table in on-c	nıp KOM:	not ap	oplicable		
	Table in exter 2+p	rnal memory: 3+d+p	3+2p	4+d+2p	3+p	4+d+p

Table D-4. Cycle Timings for Cycle Classes When Not in Repeat Mode

CLASS	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE			
XIII	Source data i	n on-chip RAM:			_				
	3	3+d	3+2p	3+d+2p	3	3+d			
	Source data i 4+d	n external memo 4+2d	ory: 4+d+2p	4+2d+2p	4+d	4+2d			
XIV	Table in on-o	hip RAM:							
	3	3+d	4+2p	4+d+2p	4	4+d			
	Table in on-o	hip ROM:							
	4	4+d	4+2p	4+d+2p	4	4+d			
	Table in exter 4+p	rnal memory: 4+d+p	4+3p	4+d+3p	4+p	4+d+p			
xv	(Interrupt) destination on-chip ROM 3 (minimum waits for INT)								
	(Interrupt) destination external memory 3+2p (minimum waits for INT)								

# Table D-4. Cycle Timings for Cycle Classes When Not in Repeat Mode (Concluded)

CLASS	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
1	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd
11	n	2n+nd	n+p	2n+nd+p	n	2n+nd
111	n	n+nd	n+p	1+n+nd+p	n	n+nd
IV	n	n	n+p	n+p	n	n
V			not re	epeatable		
VI	Table in on-c 2+n Table in on-c	hip RAM: 2+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
	3+n	3+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
х.	Table in exter 3+n+np	nal memory: 3+2n+nd+np	3+n+np+2p	3+2n+nd+np +2p	3+n+np	3+2n+nd+np
VII			not re	epeatable		
VIII			not re	epeatable		
IX	1+n+ni	2n+nd+ni	1+n+p+ni	1+2n+nd+p +ni	1+n+ni	2n+nd+ni
х	n+ni	2n+nd+ni	1+n+p+ni	1+2n+nd+p +ni	n+ni	2n+nd+ni
XI	Table in on-c 1+n	hip RAM: 1+n+nd	2+n+p	2+n+nd+p	2+n	2+n+nd
	Table in on-c 2+n	hip ROM: 2+n+nd	3+n+p	3+n+nd+p	3+n	3+n+nd
	Table in exter 2+n+np	nal memory: 1+2n+nd+np	3+n+np+p	2+2n+nd+np +p	3+n+np	2+2n+nd+np
ХП	Table in on-c 1+n	hip RAM: 2+n+nd	<b>2+n</b> +p	3+n+nd+p	2+n	3+n+nd
	Table in on-c	hip ROM:	not a	nnlicable		
	Table in exte	nal memory:		PP::00010		
	1+n+np	1+2n+nd+np	2+n+np+p	2+2n+nd+np+p	2+n+np	2+2n+nd+np
XIII	Source data i 2+n	n on-chip RAM: 2+n+nd	2+n+2p	2+n+nd+2p	2+n	2+n+nd
	Source data i 3+n+nd	n external memo 2+2n+2nd	ry: 3+n+nd+2p	2+2n+2nd+2p	3+n+nd	2+2n+2nd
XIV	Table in on-c 2+n	hip RAM: 2+n+nd	3+n+2p	3+n+nd+2p	3+n	3+n+nd
	Table in on-c 3+n	hip ROM: 3+n+nd	3+n+2p	3+n+nd+2p	3+n	3+n+nd
	Table in exter 3+n+np	nal memory: 2+2n+nd+np	3+n+np+2p	2+2n+nd+np +2p	3+n+np	2+2n+nd+np
xv			not re	epeatable		

### Table D-5. Cycle Timings for Cycle Classes When in Repeat Mode

D-8

# **Appendix E**

# TMS320E25 EPROM Programming

This appendix presents the TMS320E25 EPROM cell which is featured in the *TMS320 Second-Generation Digital Signal Processors* data sheet. The TMS320E25 incorporates a 4K x 16-bit EPROM which is implemented from a standard EPROM cell. This expands the capabilities of the TMS320E25 in the areas of prototyping, early field testing, and production. When used with a 4K-word masked-ROM TMS320C25, the TMS320E25 yields a high-volume, low-cost production as a result of more migration paths for data.

Key features of the EPROM cell include standard programming techniques with verification capability of all bits. The EPROM cell features an internal mechanism for security purposes. This prevents all proprietary data from being read and, thereby, protects privileged information against possible copyright violations. The mechanism, also, prevents the EPROM contents from being read. An adaptor socket (part number TMDX3270120) provides the necessary 68-pin to 28-pin conversion when programming the TMS320E25; refer to the data sheet in Appendix A.

This appendix describes erasure, programming and verification, and EPROM protection and verification. The major topics are as follows:

- Programming and Verification (Section E.1 on page E-2)
  - Erasure
  - FAST Programming
  - SNAP! Programming
  - Program Verify
  - Program Inhibit
  - Read
  - Output Disable
- EPROM Protection and Verification (Section E.2 on page E-11)
  - EPROM Protection
  - Protect Verify

#### E.1 Programming and Verification

The TMS320E25 EPROM cell is similar to the TMS27C64 8K x 8-bit EPROM. Their memories can be erased by using an ultraviolet light source and electrically programmed by using the same family and device codes. The TMS320E25, like the TMS27C64, requires a 5-V supply for reading and a 12.5-V supply for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be systematically or randomly programmed as a singular or blocked address. Unlike some EPROM cells which may require the high byte before the low byte, each byte of data must be separately loaded into the TMS320E25 EPROM cell with the low byte preceding the high byte when programming in a block format (see Figure E-1). To avoid memorization of the proper order, an inverter is placed in the circuit of Figure E-2 and performs the necessary byte reversal for the TMS320E25. The manufacturing process is largely responsible for their dissimilarity. Due to HVCMOS technology, the TMS27C64 has a read-only memory; the memory of the TMS320E25 has both reading and writing capabilities. The TMS27C64 is pin-to-pin compatible with all 28-pin ROMs and EPROMs.

The TMS320E25 uses thirteen address lines to address its 4K-word memory in a byte format (8K-byte memory). In word format, the most-significant byte of each word is assigned an odd address while the least-significant byte is assigned an even address in the byte format. When programming the TMS320E25, information is downloaded into the EPROM programmer memory in a high- to low-byte order (see Figure E-1) with the inverter providing the proper low- to high- byte input for the TMS320E25.

TMS320C: Program (Word	25 On-Chip Memory Format)	TMS320E25 Program M (Byte Fo	On-Chip Memory rmat)	EPRC Program Memo Byte Form Adaptor	)M nmer ory nat with Socket
0( 0000h) 1(0001h) 2(0002h) 3(0003h) 	1234h 5678h 9ABCh DEF0h	0(0000h) 1(0001h) 2(0002h) 3(0003h) 4(0004h) 5(0005h) 6(0006h) 7(0007h)	34h 12h 78h 56h BCh 9Ah F0h DEh	0(0000h) 1(0001h) 2(0002h) 3(0003h) 4(0004h) 5(0005h) 6(0006h) 7(0007h)	12h 34h 56h 78h 9Ah BCh DEh F0h
		• • •		8191(1FFFh)	

Figure E-1. EPROM Programming Data Format

Figure E-2 shows the wiring diagram when the TMS320E25 is programmed with the TMS27C64 in its 28-pin output form. The illustration furnishes a table for each pin nomenclature on the TMS27C64 with a description of that pin. Programming the code into the device should be done in the serial mode.

#### Caution:

Although acceptable by some EPROM programmers, the signature mode <u>cannot</u> be used on any TMS320E25 device. The signature mode will input a high-level voltage (12.5 Vdc) onto pin A9. Since the TMS320E25 EPROM cell is not designed for high voltage, the cell will be damaged. To prevent an accidental application of voltage, Texas Instruments has inserted a 3.9 k $\Omega$  resistor between pin A9 of the TI programmer socket and the programmer itself.



#### PIN NOMENCLATURE (TMS320E25)

SIGNALS	vo	DEFINITION		
A12 (MSB)-A0 (LSB)	I	On-chip EPROM programming address lines		
CLKIN	1	Clock oscillator input		
Ē	1	EPROM chip select		
EPT	I.	EPROM test mode select		
៤	1	EPROM read/verify select		
GND	I I	Ground		
PGM	1	EPROM write/program select		
Q8(MSB)-Q1(LSB)	1/0	Data lines for byte-wide programming of on-chip 8K bytes of EPROM		
RS	1	Reset for initializing the device		
Vcc	I I	5-V power supply		
VPP	1.1	12.5-V power supply		

# Figure E-2. TMS320E25 EPROM Conversion to TMS27C64 EPROM Pinout

Table E-1 shows the programming levels that are required when programming, verifying, and reading the EPROM cell. Following the table, individual paragraphs describe the function of each programming level.

SIGNAL NAME †	TMS320E25 PIN	TMS27C64 PIN	PROGRAM	PROGRAM VERIFY	READ	EPROM PROTECT	PROTECT VERIFY
Ē	22	20	VIL	VIL	VIL	V IH	VIL
G	42	22	VIH	PULSE	PULSE	V IH	VIL
PGM	41	27	PULSE	V <sub>IH</sub>	VIH	V <sub>IH</sub>	VIH
V <sub>PP</sub>	25	1	V <sub>PP</sub>	V <sub>PP</sub>	Vcc	V <sub>PP</sub>	V <sub>CC</sub> + 1
V <sub>CC</sub>	61,35	28	V <sub>CC</sub> + 1	V <sub>CC</sub> + 1	V <sub>cc</sub>	V <sub>CC</sub> + 1	V <sub>CC</sub> + 1
V <sub>SS</sub>	27,44,10	14	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
CLKIN	52	14	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
RS	65	14	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
EPT	24	26	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>PP</sub>	V <sub>PP</sub>
Q8-Q1	11-18	19-15,13-11	D <sub>IN</sub>	Ω <sub>ΟUT</sub>	Q OUT	$Q_8 = \overline{PULSE}$	Q <sub>8</sub> =RBIT
A12-A7	40-36,34	2,23,21, 24,25,3	ADDR	ADDR	ADDR	Х	х
A6	33	4	ADDR	ADDR	ADDR	Х	VIL
A5	32	5	ADDR	ADDR	ADDR	Х	Х
A4	31	6	ADDR	ADDR	ADDR	VIH	Х
A3-A0	30-28,26	7-10	ADDR	ADDR	ADDR	Х	Х

Table E-1. TMS320E25 Programming Mode Levels

LEGEND:

<sup>†</sup> -TMS320E25 EPROM programming mode produces these TMS27C64 signals.

V<sub>IH</sub> = TTL high level

VIL = TTL low level

ADDR = byte address bit

 $V_{PP} = 12.5 \pm 0.25 \text{ V} (FAST) \text{ or } 13 \pm 0.25 \text{ V} (SNAP!)$ 

 $V_{CC} = 5 \pm 0.25 V$ 

 $V_{CC} + 1 = 6 \pm 0.25 V (FAST) \text{ or } 6.5 V \pm 0.25 V (SNAP!)$ 

X = don't care

PULSE = low-going TTL pulse

 $D_{IN}$  = byte to be programmed at ADDR

 $Q_{OUT}$  = byte stored at ADDR

#### E.1.1 Erasure

Before programming, the memory must be erased by exposing high-intensity ultraviolet light (wavelength = 2537 angstroms) into the chip through its transparent lid. Note that normal ambient light contains the correct wavelength for erasure. Therefore, the window should be covered with an opaque label after programming the TMS320E25. The recommended minimum exposure dose (UV-intensity x exposure-time) is 15 watt-seconds per square centimeter. If located about 2.5 centimeters above the transparent lid, a typical filterless UV lamp with a 12 milliwatt per square centimeter output will erase the memory in 21 minutes. After erasing the memory, all bits are in a high state.

#### E.1.2 FAST Programming

After erasing, all memory bits in the cell are a logic one. Logic zeroes <u>must</u> now be programmed into their desired location. The FAST Programming algorithm, shown in Figure E-3, is normally used to program the entire EPROM contents, although individual locations may be programmed separately. A programmed logic zero can only be erased by the ultraviolet light. Data is presented in parallel (eight bits) from pins D7-D0 of TMS320E25 to pins Q8-Q1 of TMS27C64. Once addresses and data are stable, PGM is pulsed. The programming mode is achieved when  $V_{PP} = 12.5 \text{ V}$ ,  $\overline{PGM} = V_{IL}$ ,  $V_{CC} = 6.0 \text{ V}$ ,  $\overline{G} = V_{IH}$ , and  $\overline{E} = V_{IL}$ . More than one TMS320E25 can be programmed if these devices are connected in parallel with each other. Locations can be programmed in any order.

FAST Programming uses two types of programming pulses: prime and final. The length of the prime pulse is 1 ms. After each prime pulse, the byte being programmed is verified. If correct data is read, the final programming pulse is applied; if correct data is not read, an additional 1-ms prime pulse is applied up to a maximum of 25 times. The final programming pulse is 3X times the number of prime programming pulses applied. This sequence of programming and verifying is performed at  $V_{CC} = 6.0 \text{ V}$ , and  $V_{PP} = 12.5 \text{ V}$ . When the full FAST Programming routine has been completed, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V}$ .

#### E.1.3 SNAP! Pulse Programming

The EPROM can be programmed by using the TI SNAP! Pulse programming algorithm; as illustrated in the flowchart of Figure E-4, programming time is greatly reduced to a nominal duration of one second. Actual programming time varies as a function of the programmer which is being used. Data is presented in parallel (eight bits) on pins Q8 through Q1. Once addresses and data are stable, PGM is pulsed.

The SNAP! Pulse programming algorithm uses pulses of 100 microseconds, followed by a byte verification to determine if the addressed byte has been successfully programmed. Up to ten 100 microsecond pulses per byte are verified before a failure is recognized.

The programming mode is achieved when  $V_{PP} = 13.0 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ , V and  $\overline{G} = V_{IH}$ , and  $\overline{E} = V_{IL}$ . More than one TMS320E25 can be programmed by connecting the devices in parallel with each other. Locations may be programmed in any order. When the SNAP! Pulse programming routine has been completed, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V}$ .

#### E.1.4 Program Verify

Programmed bits may be verified with V<sub>PP</sub> = 12.5 V when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$ , and PGM = V<sub>IH</sub>. Figure E-5 shows the timing of the program and verification operations for both FAST and SNAP! Pulse Programming.



Figure E-3. FAST Programming Flowchart

# TMS320E25 EPROM Programming - Programming/Verification



Figure E-4. SNAP! Pulse Programming Flowchart



Figure E-5. Programming Timing

### E.1.5 Program Inhibit

Programming may be inhibited by maintaining a high-level input on the  $\overline{E}$  pin or  $\overline{\text{PGM}}$  pin.

#### E.1.6 Read

The EPROM contents may be read outside of the programming cycle if the RBIT (ROM protect bit) has not been programmed. The read mode is accomplished by setting  $\overline{E}$  to zero and pulsing  $\overline{G}$  low. The contents of the EP-ROM location, selected by the value on the address inputs, appear on D7-D0.

#### E.1.7 Output Disable

During the EPROM programming process, the EPROM data outputs may be disabled, if desired, by setting the output disable mode. Depending upon the application, the output disable mode can be selected by setting either the  $\overline{G}$  or the  $\overline{E}$  pin on the TMS320E25 high. The selection of these pins determines the time duration in which the outputs, pins Q8-Q1, of TMS27C64 will be placed in their high-impedance state. During this mode, pins D7-D0 on the TMS320E25 are placed in the high-impedance state.

### E.2 EPROM Protection and Verification

This section describes the code protection feature of the EPROM cell; an internal mechanism protects the customer's code from being illegally copyrighted by its competitors. Table E-2 shows the programming levels required for protecting the EPROM contents and verifying that protection. Following the table, individual paragraphs describe the function of the protect and verify modes

Table E-2. TMS	320E25 EPROM	Protect and	Protect Veri	v Mode	Levels
----------------	--------------	-------------	--------------	--------	--------

SIGNAL	TMS320E25 PIN	TMS27C64 PIN	EPROM PROTECT	PROTECT VERIFY
Ē	22	20	V <sub>IH</sub>	VIL
G	42	22	VIH	VIL
PGM	41	27	V <sub>IH</sub>	V <sub>IH</sub>
V <sub>PP</sub>	25	1	V <sub>PP</sub>	V <sub>CC</sub> + 1
V <sub>CC</sub>	61,35	28	V <sub>CC</sub> + 1	V <sub>CC</sub> + 1
V <sub>SS</sub>	27,44,10	14	V <sub>SS</sub>	V <sub>SS</sub>
CLKIN	52	14	V <sub>SS</sub>	V <sub>SS</sub>
RS	65	14	V <sub>SS</sub>	V <sub>SS</sub>
EPT	24	26	V <sub>PP</sub>	V <sub>PP</sub>
Q8-Q1	11-18	19-15,13-11	Q8=PULSE	Q8=RBIT
A12-A10	40-38	2,23,21	X	Х
A9-A7	37,36,34	24,25,3	Х	Х
A6	33	4	Х	VIL
A5	32	5	X	Х
A4	31	6	VIH	Х
A3-A0	30-28,26	7-10	Х	Х

LEGEND:

 $\dagger$  = Signal names are in accordance with TMS27C64.

 $\begin{array}{l} V_{IH} = \text{TTL high level;} \quad V_{IL} = \text{low-level TTL;} \quad V_{CC} = 5 \pm 0.25 \text{ V;} \quad V_{PP} = 12.5 \pm 0.25 \text{ V} \text{ (FAST)} \\ \text{or 13 } \pm 0.25 \text{ V} \text{ (SNAP!);} \quad V_{CC} + 1 = 6 \pm 0.25 \text{ V} \text{ (FAST)} \text{ or } 6.5 \pm 0.25 \text{ V} \text{ (SNAP!)} \end{array}$ 

X = don't care; PULSE = low-going TTL level pulse; RBIT = ROM protect bit

#### E.2.1 EPROM Protection

The EPROM protection mechanism is used to prevent an intentional or accidental reading of the memory contents whereby security of all proprietary algorithms is guaranteed. This special feature is implemented by a unique EPROM cell called the RBIT (ROM protect bit) cell. Once the contents are programmed into the EPROM, the RBIT can be programmed which prevents access to the EPROM contents and disables the microprocessor mode. Once programmed, the RBIT can only be disabled by erasing the entire EPROM array with ultraviolet light, thereby, maintaining security of all proprietary algorithms. Programming of the RBIT is accomplished by the EPROM protection cycle which consists of setting the  $\overline{E}$ ,  $\overline{G}$ ,  $\overline{PGM}$ , and A4 pins to a high-level, applying 12.5  $\pm$  0.25 V to both V<sub>PP</sub> and EPT, and pulsing the Q8 pin to a low-level. The complete sequence of operations for programming the RBIT

is shown in the flowchart of Figure E-6. The required setups in the figure are detailed in Table E-2.



#### Figure E-6. EPROM Protection Flowchart

## E.2.2 Protect Verify

Following the EPROM protect mode, the protect verify mode reviews and verifies the programming of the RBIT (see Figure E-6) for accuracy. When using this mode, D7 outputs the state of the RBIT. When RBIT = 1, the EP-ROM is unprotected; when RBIT = 0, the EPROM is protected. The EPROM protection and verification timings are shown in Figure E-7.


† 12.5 V = V\_{PP} and 6.0 V = V\_{CC} for FAST Programming; for SNAP! Programming, 13.0 V = V\_{PP} and 6.5 V = V\_{CC}.

Figure E-7. EPROM Protection Timing

# Appendix F

# Memories, Analog Converters, Sockets, and **Crystals**

This appendix provides product information regarding memories, analog converters, and sockets, which are manufactured by Texas Instruments and compatible with the TMS320C2x. Information is also given regarding crystal frequencies, specifications, and vendors.

The contents of the major areas in this appendix are listed below.

- TI Memories and Analog Converters (Section F.1 on page F-2)
  - EPROM memories
  - Codecs and filters
  - Analog interface circuits
  - A/D and D/A converters.
- TI Sockets for PGA and PLCC Packages (Section F.2 on page F-139) Production sockets

  - Burn-in/test sockets.
- Crystals (Section F.3 on page F-144)
  - Commonly used crystal frequencies
  - Crystal specification requirements
  - Vendors of suitable crystals.

# F.1 TI Memories and Analog Converters

This section provides pages of product information taken from data sheets for EPROM memories, codecs, analog interface circuits, and D/A and D/A converters.

All of these devices can be interfaced with TMS320C2x processors (see Section 6 for hardware interface designs). Refer to *Digital Signal Processing Applications with the TMS320 Family* for additional information on interfaces using memories and analog conversion devices.

The following paragraphs give the name of each device and where the data sheet for that device is located in order to obtain further specification information if desired.

Data sheets for EPROM memories are located in the *MOS Memory Data Book* (SMYD006). The name of the device and the page number in the book on which the device is introduced are listed.

TMS27C64	(page 6-55)
TMS27C128	(page 6-79)
TMS27C256	(page 6-91)
TMX27C512	(page 6-105)

Another EPROM memory, TMS27C291/292, is described in a data sheet (SMLS291A).

The TCM29C13/14/16/17 codecs and filters are described in the data sheet beginning on page 2-111 of the *Telecommunications Circuits Data Book* (SCT001). An analog interface for the DSP using a codec and filter is provided by the TCM29C18/19 (data sheet number SCT021).

The data sheet for the TLC32040 analog interface circuit is provided in the *Interface Circuits Data Book*, beginning on page 2-271.

In the same book are data sheets for A/D and D/A converters. The name of the device and the page on which it is introduced are as follows:

TLC0820	(page 2-113)
TLC1205/1225	(page 2-181)
TLC7524	(page 2-243)

## TMS27C64 65.536-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC64 65.536-BIT PROGRAMMABLE READ-ONLY MEMORY

NOVEMBER 1985-REVISED APRIL 1988

This Data Sheet is Applicable to All TMS27C64s and TMS27PC64s Symbolized with Code "A" as Described on Page 12.

- Organization . . . 8K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 64K MOS ROMs, PROMs, and EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Times

V <sub>CC</sub> ± 10%	
	100 ns
'27C/PC64-12	120 ns
'27C/PC64-15	150 ns
'27C/PC64-20	200 ns
'27C/PC64-25	250 ns
	<u>Vcc ±10%</u> '27C/PC64-12 '27C/PC64-15 '27C/PC64-20 '27C/PC64-25

- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming or Fast Programming Algorithms
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.25 V) - Active . . . 158 mW Worst Case - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- PEP4 Version Available with 168 Hour Burn-In, and also Extended Guaranteed **Operating Temperature Ranges**

### description

The TMS27C64 series are 65,536-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC64 series are 65,536-bit, one-time, electrically programmable read-only memories.

These devices are fabricated using power saving CMOS technology for high-speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C64 and the TMS27PC64 are pin compatible with 28-pin 64K MOS ROMs, PROMs, and EPROMs.



J &	J & N PACKAGE			
C	тор	VIEW	/)	
VPP 🗖	1	J28		Vcc
A12	2	27		PGM
A7 🗖	3	26		NC
A6 🗌	4	25		A8
A5 🗌	5	24	Ó	A9
A4 🗖	6	23		A11
A3 🗌	7	22		G
A2 🗖	8	21		A10
A1 🗖	9	20		Ē
A0 🗌	10	19		<b>Q</b> 8
Q1 🗖	11	18		Q7
Q2 🗌	12	17		Q6
Q3	13	16	Ē	Q5
GND 🗌	14	15		Q4

PIN NOMENCLATURE			
A0-A12	Address Inputs		
Ē	Chip Enable Power Down		
G	Output Enable		
GND	Ground		
NC	No Connection		
NU	Make No External Connection		
PGM	Program		
Q1-Q8	Outputs		
Vcc	5-V Power Supply		
Vpp	12-13 V Programming Power Supply		

## TMS27C128 131,072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC128 131,072-BIT PROGRAMMABLE READ-ONLY MEMORY

OCTOBER 1984 - REVISED FEBRUARY 1989

This Data Sheet is Applicable to All TMS27C128s and TMS27PC128s Symbolized with Code ''A'' as Described on Page 11.

- Organization . . . 16K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 128K MOS ROMs, PROMs, and EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Times

V <u>CC</u> ± 5%	V <sub>CC</sub> ± 10%	
27C128-100		100 ns
27C128-120	'27C128-12	120 ns
27C/PC128-1	'27C/PC128-15	150 ns
27C/PC128-2	'27C/PC128-20	200 ns
27C/PC128	'27C/PC128-25	250 ns

- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming or Fast Programming Algorithms
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.25 V)
  - Active . . . 158 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- PEP4 Version Available with 168 Hour Burnin, and also Guaranteed Operating Temperature Ranges
- 128K EPROM Available with MIL-STD-883C Class B High Reliability Processing (SMJ27C128)

### description

F-4

The TMS27C128 series are 131,072-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC128 series are 131, 072-bit, onetime, electrically programmable read-only memories.

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs

PRODUCTION DATA documents contain information current as of publication date. Products conform to, specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



J AND N PACKAGES (TOP VIEW)					
VPP A12 A7 A6 A5 A4 A3 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1	1 2 3 4 5 6 7 8 9 10 11 12 13 14	28 27 26 25 24 23 22 21 20 19 18 17 16 15		V <u>CC</u> PGM A13 A8 A9 A11 G A10 E Q8 Q7 Q6 Q5 Q4	
FN	EM BACKAGE				

(TOP VIEW)

		ŗ	A/	A12	Vpp	NN	VCC CC	PGM	A13		
	/	4	-	3	2	1	32	31	30		1
Α6	<b>)</b> 5	5				0			2	29	A8
Α5	þε	6							:	28	A9
Α4	<b>)</b> 7								2	27	A11
Α3	<b>8</b>	5							2	26	NC
A2	<b>]</b> 9	)							2	25	G
A 1	1	0							1	24	A10
A0	D 1	1							1	23	Ē
NC	1	2							:	22	<b>0</b> 8
Q1	1	3							1	21	07
		1.	4	15	16	17	18	19	20		
		ć	Ż	G	Vss	NN	04	Q5	06		

PIN NOMENCLATURE			
A0-A13	Address Inputs		
Ē	Chip Enable/Power Down		
G	Output Enable		
GND	Ground		
NC	No Connection		
NU	Make No External Connection		
PGM	Program		
Q1-Q8	Outputs		
Vcc	5-V Power Supply		
VPP	12-13 V Programming Power Supply		

## TMS27C256 262,144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC256 262,144-BIT PROGRAMMABLE READ-ONLY MEMORY

SEPTEMBER 1984 - REVISED FEBRUARY 1989

This Data Sheet is Applicable to All TMS27C256s and TMS27PC256s Symbolized with Code "A" as Described on Page 12.

- Organization . . . 32K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 256K MOS ROMs, PROMS, and EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Times

V <u>CC</u> ± 5%	V <sub>CC</sub> ± 10%	
′27C256-120	'27C256-12	120 ns
'27C/PC256-150	'27C/PC256-15	150 ns
'27C/PC256-1	'27C/PC256-17	170 ns
'27C/PC256-2	'27C/PC256-20	200 ns
'27C/PC256	'27C/PC256-25	250 ns

- Power Saving CMOS Technology
- Very High Speed SNAP! Pulse Programming or Fast Programming Algorithms
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.25 V) - Active . . . 158 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS-Input Levels)
- PEP4 Version Available with 168 Hour Burnin, and also Guaranteed Operating Temperature Ranges
- 256K EPROM Available with MIL-STD-883C Class B High Reliability Processing (SMJ27C256)

### description

The TMS27C256 series are 262,144-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC256 series are 262,144-bit, onetime, electrically programmable read-only memories.

These devices are fabricated using power saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



J AND N FACKAGES			
	(то	P VIEV	V)
Vpp[ A12[ A6[ A5[ A3[ A2[ A1[ A0[ 01]	(TO	P VIEV 28 27 26 25 24 23 22 21 20 0 19 18	V)
02[		2 17	<u> </u>
02	╡¦;	18 2 17	H <sub>a6</sub>
03[	13	3 16	
GND[	11	15	

AND N DAOKAOTO



	PIN NOMENCLATURE
A0-A14	Address Inputs
Ē	Chip Enable/Power Down
G	Output Enable
GND	Ground
NC	No Connection
NU	Make No External Connecction
Q1-Q8	Outputs
Vcc	5-V Power Supply
VPP	12-13 V Programming Power Supply

Copyright © 1984, Texas Instruments Incorporated

## TMS27C512 524,288-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC512 524,288-BIT PROGRAMMABLE READ-ONLY MEMORY

NOVEMBER 1985 - REVISED FEBRUARY 1989

This Data Sheet is Applicable to All TMS27C512s and TMS27PC512s Symbolized with Code "A" as Described on Page 12.

- Organization . . . 64K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 512K MOS ROMs, PROMs, and EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

Vcc ±5%	Vcc ±10%	
27C/PC512-150	'27C/PC512-15	150 ns
27C/PC512-1	'27C/PC512-17	170 ns
27C/PC512-2	'27C/PC512-20	200 ns
27C/PC512	'27C/PC512-25	250 ns
27C/PC512-3	'27C/PC512-30	300 ns

- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming or Fast Programming Algorithms
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.25 V)
   Active . . . 158 mW Worst Case
   Standby . . . 1.4 mW Worst Case
   (CMOS Input Levels)
- PEP4 Version Available with 168 Hour Burn-in, and also Guaranteed Operating Temperature Ranges
- 512K EPROM Available with MIL-STD-883C Class B High Reliability Processing (SMJ27C512)

### description

The TMS27C512 series are 524,288-bit, ultraviolet-light erasable, electrically programmable read-only memories.



A7 A12 A15 , e e 32 31 30 A6 🕇 5 29 🛚 A8 A5 16 28 Α9 A4 17 27 🛿 A11 26 🚺 NC A3 🛛 8 A2 19 25 G/VPP A1 110 24 🛚 A10 A0 111 Ē 23 Î 22 🛿 Q8 NC 12 01 13 21.07 4 15 16 17 18 19 20 z

PIN NOMENCLATURE					
A0-A15	Address Inputs				
Ē	Chip Enable/Power Down				
G/Vpp	12-13 V Programming Power Supply				
GND	Ground				
NC	No Connection				
NU	Make No External Connection				
Q1-Q8	Outputs				
Vcc	5-V Power Supply				

The TMS27PC512 series are 524, 288-bit, one-time, electrically programmable read-only memories.

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# TMS27C291, TMS27C292 16,384-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORIES TMS27PC291 16.384-BIT PROGRAMMABLE READ-ONLY MEMORY

SEPTEMBER 1986-REVISED APRIL 1988

<ul> <li>Organization 2K × 8</li> <li>Single 5-V Power Supply</li> </ul>		J AND N PACKAGE (TOP VIEW)
<ul> <li>Pin Compatible with Existing 2k Bipolar/High-Speed CMOS EPRC and PROMs</li> </ul>	(×8 )Ms	A7 [1 _24] VC A6 [2 23] A8 A5 [3 22] A9
All Inputs/Outputs TTL Compati	ible	
High Speed		A3[]5 20[]51 A2[]6 19[]S2
Max Access/Min Cycle Time		
V <sub>CC</sub> ± 5%		
27C/PC291-3 27C292-3 27C/PC291 27C292 27C/PC291-5 27C292-5	35 ns 45 ns 50 ns	Q2 10 15 Q6 Q3 11 14 Q6 GND 12 13 Q4
$V_{CC} \pm 10\%$		-L
<sup>27C/PC291-35</sup> <sup>27C292-35</sup> <sup>27C/PC291-45</sup> <sup>27C292-45</sup> <sup>27C/PC291-50</sup> <sup>27C292-50</sup>	35 ns 45 ns 50 ns	FN PACKAGE (TOP VIEW)
• Low-Power CMOS Technology		

- **3-State Output Buffers**
- Low Power Dissipation (Vcc = 5.25 V) - Active . . . 394 mW Max
- Erasable
- 100% Pretestable

### description

The TMS27C291 and TMS27C292 series are 16,384-bit, ultraviolet-light erasable, electrically programmable read-only memories. The TMS27PC291 series are 16,384-bit, one-time, electrically programmable read-only memories. These devices are fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external resistors. Each output can drive eight Series 74 TTL circuits without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The J and N dual-in-line packages are pin compatible with existing 24-pin bipolar PROMs and high speed EPROMs.

			.,				
A7 A6 A5 A4 A3 A2 A1 C C C C C C C C C C C C C C C C C C	1 2 3 4 5 5 6 6 7 3 3 9 10 11 12	24 23 22 21 20 19 18 17 16 15 14 13	VCC       A8       A9       A10       S1 <sup>†</sup> S2 <sup>†</sup> C33 <sup>†</sup> C36       C4				
FN PACKAGE							
(1	OP	VIE	<b>W</b> )				



<sup>†</sup>These pins have different pin assignments and functions in the program mode (see page 3).

### READ MODE

PIN NOMENCLATURE					
A0-A10	Address Inputs				
GND	Ground				
NC	No Connection				
Q1-Q8	Outputs				
<u>\$</u> 1, S2, S3	Chip Selects				
Vcc	5-V Power Supply				

The TMS27C291 and TMS27C292 are offered in dual-in-line ceramic packages (J suffix). The TMS27C291 ceramic package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers. The TMS27C292 ceramic package is designed for insertion in mounting-hole rows on 15,24-mm (600-mil) centers.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



## TMS27C291, TMS27C292 16,384-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORIES TMS27PC291 16,384-BIT PROGRAMMABLE READ-ONLY MEMORY

The TMS27PC291 PROM is offered in dual-in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers. This version of the device is still in development, and the ADVANCE INFORMATION notices in this data sheet pertain to the N package devices. The TMS27PC291 PROM is also offered in a 28-lead plastic-leaded chip carrier (FN suffix) for surface mounting applications on solder lands on 1,27-mm (50-mil) centers.

All devices are guaranteed for operation from 0°C to 70°C.

#### operation

There are eight modes of operation for the TMS27C291, TMS27C292 and the TMS27PC291 as listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL or CMOS levels except for Vpp during programming (13.5 V).

	MODE										
FUNCTION	Read	Output	Output	Output	Program	Program	Fast	Blank Check	Blank Check	Sign	ature
		Disable#	Disable#	Disable#	Verify	Inhibit	Program	Ones	Zeros		
51/V <sub>PP</sub> †	VIL	VIH	X‡	x	V <sub>PP</sub>	VPP	VPP	∨ <sub>IL(P)</sub> ¶	VIL(P)	v	IL
S2/VFY <sup>†</sup>	VIH	x	VIL	x	VIL(P)	VIH(P)	VIH(P)	VIL(P)	VIH(P)	v	н
S3/PGM <sup>†</sup>	VIH	x	×	VIL	VIH(P)	VIH(P)	VIL(P)	∨ <sub>H</sub> §	VH	v	'н
vcc	vcc	Vcc	vcc	Vcc	Vcc	vcc	vcc	vcc	Vcc	V	cc
A9	х	х	х	x	х	x	×	x	x	V <sub>PP</sub>	VPP
AO	x	х	x	x	х	x	x	×	×	VIL	VIH
										CC	DE
Q1-Q8	DOUT	HI-Z	HI-Z	HI-Z	DOUT	HI-Z	DIN	Ones	Zeros	MFG	DEV
										97	02

<sup>†</sup>Pin assignment for program mode.

<sup>‡</sup>X can be VIL or VIH.

 ${}^{\$}V_{H} = 12 V \pm 0.5 V.$ 

 $\P(P) = Programming mode.$ 

<sup>#</sup>Output can be disabled using any of these three methods.

#### read/output disable

When the outputs of two or more of these devices are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a '27C291, '27PC291, or '27C292, a low-level signal is applied to  $\overline{S1}$  and a high-level signal is applied to S2 and S3. Any other combination of logic states on these three inputs will disable the outputs. Output data is accessed at pins Q1 through Q8.

#### latchup immunity

Latchup immunity is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.



D2765, APRIL 1986 REVISED JUNE 1988

- Replaces Use of TCM2910A in Tandem with TCM2912C
- Reliable Silicon-Gate CMOS Technology
- Low Power Consumption: Operating Mode . . . 80 mW Typical Power-Down Mode . . . 5 mW Typical
- **Excellent Power Supply Rejection Ratio Over** Frequency Range of 0 to 50 kHz
- No External Components Needed for Sample, Hold, and Auto-Zero Functions
- Precision Internal Voltage References
- Direct Replacement for Intel 2913, 2914, 2916. and 2917
- TCM29C13N-3 is Primarily Used for Low-Cost DSP Applications with TMS320CXX

FEATURE TABLE							
FEATURE	129C13	129C14	129C16	129C17			
FEATURE	29C13	29C14	29C16	29C17			
Number of Pins:							
24		×					
20	x						
16			x	x			
µ-law/A-law Coding:							
μ-law	х	x	x				
A-law	x	X		x			
Data Timing Rates:							
Variable Mode							
64 kHz to 2.048 MHz	x	x	x	x			
Fixed Mode							
1.536 MHz	X	X					
1.544 MHz	X	x					
2.048 MHz	x	x	x	x			
Loopback Test Capability		×					
8th-Bit Signaling							

### description

The TCM129C13, TCM129C14, TCM129C16, TCM129C17, TCM29C13, TCM29C14, TCM29C16, and TCM29C17 are single-chip pulse-code-modulated encoders and decoders (PCM codecs) and PCM line filters. These devices provide all the functions required to interface a full-duplex (4-wire) voice telephone circuit with a time-division-multiplexed (TDM) system. These devices are intended to replace the TCM2910A in tandem with the TCM2912C. Primary applications of the devices include:

- Line Interface for Digital Transmission and Switching of T1 Carrier, PABX, and Central Office **Telephone Systems**
- Subscriber Line Concentrators
- Digital Encryption Systems
- Digital Voice Band Data Storage Systems
- Digital Signal Processing

### TCM129C13 . . . DW, DY, J, OR N PACKAGE TCM29C13 . . . DW, DY, J, OR N PACKAGE TCM29C13N-3 . . . N PACKAGE

#### (TOP VIEW)

	1 U 2	20	VCC GSX	
PDN	5	16	ANLG	GND
DCLKBEL	6 7	15U 14	ASEL TSX/D	CLKX
PCM IN	8	13	РСМ (	DUT
FSR/TSRE	9 10	12 11	FSX/T CLKB/	SXE
		-u	02111	02101

#### TCM129C16, TCM129C17 . . . J OR N PACKAGE TCM29C16, TCM29C17 . . . J OR N PACKAGE (TOP VIEW)

	TCM129C14 DV TCM29C14 DV	V OR JW PACKAGE / OR JW PACKAGE		
3 IN 3 IN 3 GND DCLKX OUT TSXE WCLKX	(TOP 1 VBB 1 PWR0 1 2 PWR0 13 GSR 4 PDN 5 CLKSEL 6 ANLG LOOP 7 SIGR 8 DCLKR 9 PCM IN 10 FSR TSRE 11 DGTL GND 12	VIEW) 724 VCC 23 GSX 22 ANLG IN 21 ANLG IN 20 ANLG GND 19 NC 18 SIGX/ASEL 17 TSX/DCLKX 16 PCM OUT 15 FSX/TSXE 14 CLKX 13 CLKR	PWR0 3 PDN 4 DCLKR 5 PCM IN 6 FSR/TSRE 7 DGTL GND 8	14 ANLG IN 13 ANLG IN 12 TSX:DCLKX 11 PCM OUT 10 FSX:TSXE 9 CLKR/CLKX



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



### description (continued)

These devices are designed to perform the transmit encoding (A/D conversion) and receive decoding (D/A conversion) as well as the transmit and receive filtering functions in a pulse-code-modulated system. They are intended to be used at the analog termination of a PCM line or trunk.

The TCM129C13, TCM129C14, TCM129C16, TCM129C17, TCM29C13, TCM29C14, TCM29C16, and TCM29C17 provide the bandpass filtering of the analog signals prior to encoding and after decoding. These combination devices perform the encoding and decoding of voice and call progress tones as well as the signaling and supervision information.

The TCM29C13N-3 is the same as the TCM29C13N except for certain parameters as indicated in the specification section.

The TCM129C13, TCM129C14, TCM129C16, and TCM129C17 are characterized for operation from -40 °C to 85 °C. The TCM29C13, TCM29C14, TCM29C16, and TCM29C17 are characterized for operation from 0 °C to 70 °C.



### functional block diagram

<sup>†</sup>TCM129C14 and TCM29C14 only <sup>‡</sup>TCM129C13, TCM129C16, TCM129C17, TCM29C13, TCM29C16, and TCM29C17 only.



	PIN			· · · · · · · · · · · · · · · · · · ·	
тсм129С13 тсм29С13	TCM129C14 TCM29C14	TCM129C16 TCM129C17 TCM29C16 TCM29C17	NAME	DESCRIPTION	
1	1	1	V <sub>BB</sub>	Most negative supply voltage; input is $-5 V \pm 5\%$ .	
2	2	2	PWRO +	Noninverting output of power amplifier. Can drive transformer hybrids or high-impedance loads directly in either a differential or a single-ended configuration.	
3	3	3	PWRO -	Inverting output of power amplifier; functionally identical with a complementary to PWRO+.	
4	4		GSR	Input to the gain-setting network on the output power amplifier. Transmission level can be adjusted over a 12-dB range depending upon the voltage at GSR.	
5	5	4 .	PDN	Power-down select. The device is inactive with a TTL low-level input to this pin and active with a TTL high-level input to the pin.	
6	6		CLKSEL	Clock frequency selection. Input must be connected to V <sub>BB</sub> , V <sub>CC</sub> , or ground to reflect the master clock frequency. When tied to V <sub>BB</sub> , CLK is 2.048 MHz. When tied to ground, CLK is 1.544 MHz. When tied to V <sub>CC</sub> , CLK is 1.536 MHz.	
	7		ANLG LOOP	Provides loopback test capability. When this input is high, PWRO + is internally connected to ANLG IN.	
	8		SIGR	Signaling bit output, receive channel; in a fixed-data-rate mode, outputs the logical state of the 8th bit (LSB) of the PCM word in the most recent signaling frame.	
7	9	5	DCLKR	Selects fixed or variable data-rate operation. When this pin is connected to $V_{BB}$ , the device operates in the fixed-data-rate mode. When DCLKR is not connected to $V_{BB}$ , the device operates in the variable-data-rate mode, and DCLKR becomes the receive data clock, which operates at frequencies from 64 kHz to 2.048 MHz	
8	10	6	PCM IN	Receive PCM input. PCM data is clocked in on this pin on eight consecutive negative transitions of the receive data clock, which is CLKR in fixed-data-rate timing and DCLKR in variable-data-rate timing.	
9	11	7	FSR/TSRE	Frame synchronization clock input/time slot enable for receive channel. In the fixed-data-rate mode, FSR distinguishes between signaling and non- signaling frames by a double- or single-length pulse, respectively. In the variable-data-rate mode, this signal must remain high for the duration of the timeslot. The receive channel enters the standby state when FSR is TTL low for 300 ms.	
10	12	8	DGTL GND	Digital ground for all internal logic circuits. Not internally connected to ANLG GND.	
11	13	9	CLKR	Receive master clock and data clock for the fixed-data-rate mode. Receive master clock only for variable-data-rate mode. CLKR and CLKX are internally connected together for TCM129C13, TCM129C16, TCM129C17, TCM29C13, TCM29C16, and TCM29C17.	



PIN						
ТСМ129С13 ТСМ29С13	TCM129C14 TCM29C14	TCM129C16 TCM129C17 TCM29C16 TCM29C17	NAME	DESCRIPTION		
11	14	9	CLKX	Transmit master clock and data clock for the fixed-data-rate mode. Transmit master clock only for variable data rate mode. CLKR and CLKX are internally connected for the TCM129C13, TCM129C16, TCM129C17, TCM29C13, TCM29C16, and TCM29C17.		
12	15	10	FSX/TSXE	Frame synchronization clock input/time-slot enable for transmit channel. Operates independently of, but in an analagous manner to, FSR/TSRE. The transmit channel enters the standby state when FSX is low for 300 ms.		
13	16	11	PCM OUT	Transmit PCM output. PCM data is clocked out on this output on eight consecutive positive transitions of the transmit data clock, which is CLKX in fixed-data-rate timing and DCLKX in variable-data-rate timing.		
14	17	12	TSX/DCLKX	Transmit channel time slot strobe (output) or data clock (input) for the transmit channel. In the fixed-data-rate mode, this pin is an open-drain output to be used as an enable signal for a three-state buffer. In the variable-data rate mode, DCLKX becomes the transmit data clock, which operates at TTL levels from 64 kHz to 2.048 MHz.		
15	18	, ,	SIGX/ASEL	Used to select between A-law and $\mu$ -law operation. When connected to V <sub>BB</sub> , A-law is selected. When connected to V <sub>CC</sub> or ground, u-law is selected. When not connected to V <sub>BB</sub> , it is a TTL-level input that is transmitted as the eighth bit (LSB) of the PCM word during signaling frames on the PCM OUT pin (TCM129C14 and TCM29C14 only). SIGX/ASEL is internally connected to provide $\mu$ -law operation for TCM129C16 and TCM29C16 and A-law operation for TCM129C17.		
16	20	13	ANLG GND	Analog ground return for all internal voice circuits. Not internally connected to DGTL GND.		
17	21		ANLG IN +	Noninverting analog input to uncommitted transmit operational amplifier. Internally connected to ANLG GND on TCM129C16, TCM29C16, TCM129C17, and TCM29C17.		
18	22	14	ANLG IN -	Inverting analog input to uncommitted transmit operational amplifier.		
19	23	15	GSX	Output terminal of internal uncommitted operational amplifier. Internally, this is the voice signal input to the transmit filter.		
20	24	16	Vcc	Most positive supply voltage, input is 5 V $\pm$ 5%.		



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)				0.3 V to 15 V
Output voltage, VO				0.3 V to 15 V
Input voltage, VI				0.3 V to 15 V
Digital ground voltage				0.3 V to 15 V
Continuous total dissipation at (or bel	ow) 25°C free-	air temperature .		1375 mW
Operating free-air temperature range:	TCM129C			40°C to 85°C
•	TCM29C			0°C to 70°C
Storage temperature range			6	5°C to 150°C
Lead temperature 1,6 mm (1/16 inch)	from case for	10 seconds: DW	, DY, or N packa	ge 260°C
Lead temperature 1,6 mm (1/16 inch)	) from case for	60 seconds: J or	r JW package	<b>300°C</b>

NOTES: 1. Voltage values for maximum ratings are with respect to VBB.

### recommended operating conditions (see Note 2)

			MIN	NOM MAX	UNIT
Vcc	Supply voltage (see Note 3)		4.75	5 5.25	V
VBB	Supply voltage		- 4.75	-5 -5.25	V
	DGTL GND voltage with respect	to ANLG GND		0	V
VIH	High-level input voltage, all inpu	ts except CLKSEL	2.2		V
VIL	Low-level input voltage, all input	s except CLKSEL		0.8	V
	Clock extent	For 2.048 MHz	VBB	V <sub>BB</sub> +0.5	
		For 1.544 MHz	0	0.5	V
	input voitage	For 1.536 MHz	V <sub>CC</sub> -0	.5 V <sub>CC</sub>	
в.	Lood registeres	At GSX	10		kΩ
<u>η</u>	Load resistance	At PWRO + and/or PWRO -	300		Ω
<b>C</b>		At GSX		50	
ЧĻ.	Load capacitance	AT PWRO + and/or PWRO -		100	
<b>T</b> .		TCM129C	- 40	85	
'A	Operating free-air temperature	TCM29C	0	70	1.0

NOTES: 2. To avoid any possible damage and reliability problems to these CMOS devices when applying power, the following sequence should be followed:

- (1) Connect ground
- (2) Connect the most negative voltage
- (3) Connect the most positive voltage
- (4) Connect the input signals

When powering down the device, follow the above steps in reverse order. If the above procedure cannot be followed, connect a diode between  $V_{BB}$  and digital ground, cathode to DGND, anode to  $V_{BB}$ .

Voltages at analog inputs and outputs, V<sub>CC</sub>, and V<sub>BB</sub> terminals are with respect to the ANLG GND terminal. All other voltages
are referenced to the DGTL GND terminal unless otherwise noted.



## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

## supply current, fDCLK = 2.048 MHz, outputs not loaded

	PARAMETER <sup>‡</sup>		TEAT CONDITIONS	TCM1	TCM129C		TCM29C		
			TEST CONDITIONS .	TYP	MAX	TYPT	MAX	UNIT	
	Currely surgest	Operating		8	13	7	9		
1cc	Supply current	Standby	FSX or FSR at VIL after 300 ms	0.7	1.5	0.5	1	mA	
from VCC	TOUL ACC	Power-down	PDN VIL after 10 µs	0.4	1	0.3	0.8		
	Supply surrent	Operating		- 8	- 13	- 7	- 9		
IBB	Supply current	Standby	FSX or FSR at VIL after 300 ms	-0.7	- 1.5	-0.5	- 1	mA	
	NOUL ABB	Power-down	PDN VIL after 10 µs	-0.4	- 1	-0.3	-0.8		
	Davias	Operating		80	130	70	90		
	dissingtion	Standby	FSX or FSR at VIL after 300 ms	7	15	5	10	mW	
	dissipation	Power down	PDN VIL after 10 µs	4	10	3	8		

### digital interface

	PARAMETER		TEST CONDITIONS	тсм	1290		TCM	A29C		LIAUT
			TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP	MAX	UNIT
Varia	High lovel output veltage	PCM out	I <sub>OH</sub> = -9.6 mA	2.4			2.4			V
⊻он	High-level output voltage	SIGR	I <sub>OH</sub> = -1.2 mA	2.4			2.4			v
VOL	Low-level output voltage at PCM	1 out, TSX, SIGR	I <sub>OL</sub> = 3.2 mA		4	0.5			0.4	V
Чн	High-level input current, any dig	ital input	$V_1 = 2.2 \text{ V to } V_{CC}$			12			10	μA
μL	Low-level input current, any digi	al input	$V_{I} = 0$ to 0.8 V			12			10	μA
Ci	Input capacitance				5	10		5	10	pF
Co	Output capacitance				5			5		рF

#### transmit amplifier input

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Input current at ANLG IN + , ANLG IN -	$V_{\rm I} = -2.17 \text{ V to } 2.17 \text{ V}$			± 100	nA
Input offset voltage at ANLG/IN+, ANLG IN-	$V_{I} = -2.17 \text{ V to } 2.17 \text{ V}$			± 25	mV
Common-mode rejection at ANLG IN + , ANLG IN -	$V_{\rm I} = -2.17 \text{ V to } 2.17 \text{ V}$	55			dB
Open-loop voltage amplification at GSX		5000			
Open-loop unity-gain bandwidth at GSX			1		MHz
Input resistance at ANLG IN + , ANLG IN -		10			MΩ

#### receive filter output

PARAMETER	TEST CONDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
Output offset voltage PWRO + , PWRO – (single-ended)	Relative to ANLG GND	80		mV
Output resistance at PWRO + , PWRO -		1		Ω

 $^\dagger All$  typical values are at V\_BB = -5 V, V\_CC = 5 V, and T\_A = 25 °C.



# gain and dynamic range, V<sub>CC</sub> = 5 V, V<sub>BB</sub> = -5 V, T<sub>A</sub> = 25 °C (unless otherwise noted) (see Notes 4, 5, and 6)

PARAMETER		TEST CONDITIONS		MIN TYP	MAX	UNIT
Encoder milliwatt respons	e	Signal input = 1.064 V rms for $\mu$ -law	Standard version	±0.04	±0.2	dBm0
(transmit gain tolerance)		Signal input = 1.068 V rms for A-law TCM29C13N-3		±0.2	±0.5	авто
Encoder milliwatt response	e	$T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C,$				ar
(nominal supplies and ten	nperature)	Supplies = $\pm 5\%$			±0.08	UD
Digital milliwatt response tolerance gain) relative to	(receive	Signal input per CCITT G.711,	Standard version	±0.04	±0.2	dBm0
transmission level point	2010	Output signal = 1 kHz TCM29C13N-3		±0.2	±0.5	ubino
Digital milliwatt response variation		$T_A = 0 ^{\circ}C$ to $70 ^{\circ}C$ ,			+0.08	dB
with temperature and sup	plies	Supplies = $\pm 5\%$			10.00	ub .
Zero transmission level	μ-law	P 600 0		2.76		
	A-law			2.79		d D-m
	μ-law	P 000 0		1.00		u bin
	A-law	$  R  = 900 \Omega$		1.03		
7	μ-law	D 600.0		5.76		
Zero-transmission-level	A-law	$RL = 600 \Omega$		5.79		1
point, receive channel	μ-law	P 000 0		4.00		aBm
	A-law	ן הן = 200 א		4.03		1

NOTES: 4. Unless otherwise noted, the analog input is a 0-dBm0, 1020-Hz sine wave, where 0 dBm0 is defined as the zero-reference point of the channel under test. This corresponds to an analog signal input of 1.064 V rms, or an output of 1.503 V rms.

5. The input amplifier is set for unity gain, noninverting. The digital input is a PCM bit stream generated by passing a 0-dBm0, 1020-Hz sine wave through an ideal encoder.

 Receive output is measured single-ended in the maximum-gain configuration. To set the output amplifier for maximum gain, GSR is connected to PWRO – and the output is taken at PWRO +. All output levels are (sin x)/x corrected.

# gain tracking over recommended ranges of supply voltage and operating free-air temperature, reference level = -10 dBm0

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
	3 to - 40 dBm0	± 0.25	
Transmit gain tracking error, sinusoidal input	40 to - 50 dBm0	± 0.5	dB
	50 to - 55 dBm0	± 1.2	1
	3 to 40 dBm0	+ 0.25	
Receive gain tracking error, sinusoidal input	40 to 50 dBm0	+ 0.5	dB
	50 to 55 dBm0	+ 1.2	



## noise over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Transmit poins. C massage weighted	ANLG IN $+ =$ ANLG GND,	15	dBroCO
Transmit holse, C-message weighted	ANLG IN $- = GSX$	15	ubineo
Transmit poins. C massage weighted with eighth hit	ANLG IN + = ANLG GND,		
rigading (TCM129C14 and TCM29C14 only)	ANLG IN $- = GSX$ ,	18	dBrnCO
	6th frame signaling .		
Transmit poine, peephemetrically, weighted	ANLG IN $+ =$ ANLG GND,	75	dBmOn
mansmit holse, psophometrically weighted	ANLG IN $- = GSX$	- 75	автюр
	PCM IN = 11111111 (µ-law)		
Receive noise, C-message weighted quiet code	PCM IN = 10101010 (A-law)	11	dBrnCO
	measured at PWRO +		
Receive noise, C-message weighted sign	Input to PCM IN is zero code with sign bit	12	dBmC0
bit toggled	toggled at 1-kHz rate	12	ubineu
Receive noise, psophometrically weighted	PCM = lowest positive decode level	- 79	dBm0p

# power supply rejection and crosstalk attenuation over recommended ranges of supply voltage and operating free-air temperature

PARA	METER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	МАХ	UNIT
V <sub>CC</sub> supply voltage rejection ratio,	f = 0 to 30 kHz	ldle channel, supply signal = 200 mV p-p,		- 30		dB
transmit channel	f = 30 to 50 kHz	f measured at PCM OUT		-45		
VBB supply voltage	f = 0 to 30 kHz	Idle channel,		- 30		
rejection ratio, transmit channel	f = 30 to 50 kHz	supply signal = 200 mV p-p, f measured at PCM OUT		- 55		dB
V <sub>CC</sub> supply voltage rejection ratio,	f = 0 to 30 kHz	Idle channel, supply signal = 200 mV p-p,		- 20		dB
receive channel (single-ended)	f = 30 to 50 kHz	narrow-band, f measured at PWRO +		- 45		
V <sub>BB</sub> supply voltage rejection ratio,	f = 0 to 30 kHz	ldle channel, supply signal = 200 mV p-p,		- 20		dB
receive channel (single-ended)	f = 30 to 50 kHz	narrow-band, f measured at PWRO +		- 45		
Crosstalk attenuation (single-ended)	, transmit-to-receive	ANLG IN + = 0 dBm0, f = 1.02 kHz, unity gain, PCM IN = lowest decode level, measured at PWR0 +	71			dB
Crosstalk attenuation (single-ended)	, receive-to-transmit	PCM IN = 0 dBm0, f = $1.02$ kHz, Measured at PCM OUT	71			dB

<sup>†</sup>All typical values are at  $V_{BB} = -5$  V,  $V_{CC} = 5$  V, and  $T_A = 25$  °C.



### distortion over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Transmit signal to distortion ratio sinussidal	ANLG IN + = 0 to $-30 \text{ dBm0}$	36			
input (CCITT G 712 Method 2)	ANLG IN + = $-30$ to $-40$ dBmO	30			dB
	ANLG IN + = $-40$ to $-45$ dBmO	25			
Receive signal to distortion ratio, sinusoidal	ANLG IN + = 0 to $-30 \text{ dBm0}$	36			
insut (CCITE C 712 Method 2)	ANLG IN + = $-30$ to $-40$ dBmO	30			dB
	ANLG IN + = $-40$ to $-45$ dBm0	25			
Transmit single-frequency distortion products	AT&T Advisory #64 (3.8), Input signal = 0 dBm0			- 46	dBm0
Receive single-frequency distortion products	AT&T Advisory #64 (3.8), Input signal = 0 dBm0			- 46	dBm0
	CCITT G.712 (7.1)			- 35	dBm0
Intermodulation distortion, end-to-end	CCITT G.712 (7.2)			- 49	UBINO
Spurious out-of-band signals, end-to-end	CCITT G.712 (6.1)			- 25	dBm0
	CCITT G.712 (9)			- 40	GBIIIO
Transmit shaelute delay time to PCM OUT	Fixed data rate, $f_{CLKX} = 2.048 \text{ MHz}$ ,		245		
	Input to ANLG IN + 1.02 kHz at 0 dBm0		245		μs
	f = 500  Hz to 600 Hz		170		
Transmit differential envelope delay time	f = 600 Hz to 1000 Hz		95		
relative to transmit absolute delay time	f = 1000 Hz to 2600 Hz		45		μ
	f = 2600 Hz to 2800 Hz		105		
Possive sheelinte delay time to DM/RO	Fixed data rate, f <sub>CLKR</sub> = 2.048 MHz,		100		
Receive absolute delay time to PWRO +	Digital input is DMW codes		190		μs
	f = 500 Hz to 600 Hz		45		
Receive differential envelope delay time	f = 600 Hz to 1000 Hz		35		
relative to transmit absolute delay time	f = 1000 Hz to 2600 Hz		85		μs
	f = 2600 Hz to 2800 Hz		110		

<sup>†</sup> All typical values are at V<sub>BB</sub> = -5 V, V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25 °C.

# transmit filter transfer over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

PARAMETER	TEST CC	ONDITIONS	MIN	MAX	UNIT
		16.67 Hz		- 30	
		50 Hz		- 25	
		60 Hz		- 23	
	Input amplifier set for unity	200 Hz	- 1.8	-0.125	
Gain relative to gain	gain, Noninverting maximum gain	300 Hz to 3 kHz	-0.15	0.15	dB
at 1.02 kHz	output, Input signal at ANLG IN +	3.3 kHz	-0.35	0.03	
	is 0 dBm0	3.4 kHz	-1	-0.1	
		4 kHz		- 14	
		4.6 kHz and above		- 32	
		3.4 kHz (TCM29C13N-3 only)	- 1.4	-0.1	



# receive filter transfer over recommended ranges of supply voltage and operating free-air temperature (see Figure 2)

PARAMETER	TES	ST CONDITIONS	MIN	MAX	UNIT
		Below 200 Hz		0.15	
		200 Hz	-0.5	0.15	
		300 Hz to 3 kHz	-0.15	0.15	
Gain relative to gain	Input signal at PCM IN	3.3 kHz	- 0.35	0.03	
at 1.02 kHz	is 0 dBm0	3.4 kHz	- 1	-0.1	
		4 kHz		- 14	
		4.6 kHz and above		- 30	]
		3.4 kHz (TCM29C13N-3 only)	- 1.4	- 0.1	

# clock timing requirements over recommended ranges of supply voltage and operating free-air temperature (see timing diagrams)

	PARAMETER				UNIT
t <sub>c(CLK)</sub>	Clock period for CLKX, CLKR (2.048-MHz systems)	488			ns
t <sub>r</sub> , t <sub>f</sub>	Rise and fall times for CLKX and CLKR	5		30	ns
tw(CLK)	Pulse duration for CLKX and CLKR (see Note 7)	220			ns
tw(DCLK)	Pulse duration for DCLK (f <sub>DCLK</sub> = 64 Hz to 2.048 MHz) (see Note 7)	220			ns
	Clock duty cycle (tw(CLK)/tc(CLK)) for CLKX and CLKR	45	50	55	%

<sup>†</sup>All typical values are at  $V_{BB} = -5 V$ ,  $V_{CC} = 5 V$ , and  $T_A = 25 °C$ .

# transmit timing requirements over recommended ranges of supply voltage and operating free-air temperature, fixed-data-rate mode (see timing diagrams)

PARAMETER			MAX	UNIT
td(FSX)	Frame sync delay time	100	t <sub>c(CLK)</sub> - 100	ns
t <sub>su</sub> (SIGX)	Setup time before Bit 7 falling edge (TCM129C14 and TCM29C14 only)	0		ns
th(SIGX)	Hold time after Bit 8 falling edge (TCM129C14 and TCM29C14 only)	0		ns

# propagation delay times over recommended ranges of operating conditions, fixed-data-rate mode (see timing diagrams)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>pd1</sub>	From rising edge of transmit clock to Bit 1 data valid at PCM OUT (data enable time on time slot entry) (see Note 8)	$C_L = 0$ to 100 pF	0	145	ns
tpd2	From rising edge of transmit clock Bit n to Bit n $+$ 1 data valid at PCM OUT (data valid time)	CL = 0 to 100 pF	0	145	ns
t <sub>pd3</sub>	From falling edge of transmit clock Bit 8 to Bit 8 Hi-Z at , PCM OUT (data float time on time slot exit) (see Note 8)	C <sub>L</sub> = 0	60	215	ns
<sup>t</sup> pd4	From rising edge of transmit clock Bit 1 to TSX active (low) (time slot enable time)	C <sub>L</sub> = 0 to 100 pF	0	145	ns
<sup>t</sup> pd5	From falling edge of transmit clock Bit 8 to TSX inactive (high) (timeslot disable time) (see Note 8)	C <sub>L</sub> = 0	60	190	ns
<sup>t</sup> pd6	From rising edge of channel time slot to SIGR update (TCM129C14 and TCM29C14 only)		0	2	μS

NOTES: 7. FSX CLK must be phase locked with the CLKX, FSR CLK must be phase locked with CLKR.

8. Timing parameters  $t_{pd1}$ ,  $t_{pd3}$ , and  $t_{pd5}$  are referenced to the high-impedance state.



# receive timing requirements over recommended ranges of supply voltage and operating free-air temperature, fixed-data-rate mode (see timing diagrams)

	PARAMETER	MIN	MAX	UNIT
td(FSR)	Frame sync delay time	100	t <sub>c(CLK)</sub> - 100	ns
tsu(PCM IN)	Setup time before Bit 7 falling edge (TCM129C14 and TCM29C14 only)	10		ns
th(PCM IN)	Hold time after Bit 8 falling edge (TCM129C14 and TCM29C14 only)	60		ns

# transmit timing requirements over recommended ranges of supply voltage and operating free-air temperature, variable-data-rate mode (see timing diagrams)

	PARAMETER	MIN	MAX	UNIT
td(TSDX)	Timeslot delay time from DCLKX (see Note 9)	140	td(DCLKX) - 140	ns
td(FSX)	Frame sync delay time	100	t <sub>c(CLK)</sub> - 100	ns
t <sub>c</sub> (DCLKX)	Clock period for DCLKX	488	15620	kHz

# propagation delay times over recommended ranges of operating conditions, variable-data-rate mode (see Note 10 and timing diagrams)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tpd7	Data delay time from DCLKX	$C_L = 0$ to 100 pF	0	100	ns
tpd8	Data delay from timeslot enable to PCM OUT	$C_L = 0$ to 100 pF	0	50	ns
tpd9	Data delay from time slot disable to PCM OUT	$C_L = 0$ to 100 pF	0	80	ns
tpd10	Data delay time from FSX	td(TSDX) = 80 ns	0	140	ns

# receive timing requirements over recommended ranges of supply voltage and operating free-air temperature, variable-data-rate mode (see timing diagrams)

	PARAMETER	MIN	MAX	UNIT
td(TSDR)	Timeslot delay time from DCLKR (see Note 11)	140	td(DCLKR) - 140	ns
td(FSR)	Frame sync delay time	100	t <sub>c(CLK)</sub> – 100	ns
tsu(PCM IN)	Setup time before Bit 7 falling edge	10		ns
th(PCM IN)	Hold time after Bit 8 falling edge	60		ns
tc(DCLKR)	Data clock frequency	488	15620	ns
t(SER)	Timeslot end receive time	0		ns

# 64-kilobit operation timing requirements over recommended ranges of supply voltage and operating free-air temperature, variable-data-rate mode

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
100.00	Transmit frame syna minimum down time	FSX = TTL high for	199		
FSLX	transmit name sync minimum down time	remainder of frame	400		115
troip	Receive frame sync minimum down time	FSR = TTL high for	1052		
4FSLR	Receive name sync minimum down time	remainder of frame	1952		ns
<sup>t</sup> DCLK	Pulse duration, data clock			10	μs

NOTES: 9. tFSLX minimum requirement overrides the td(TSDX) maximum requirement for 64-kHz operation.

10. Timing parameters  $t_{pd8}$  and  $t_{pd9}$  are referenced to a high-impedance state.

11. tFSLR minimum requirement overrides the td(TSDR) maximum requirement for 64-kHz operation.



### CLK, CLKR, and CLKX Selection Requirements for DSP Based Applications

CLK, CLKR, CLKX CLKSEL PIN DEVICE TYPE (BETWEEN 1.0 MHz to 3.0 MHz) TCM129C13/14/16/17 -5 v† =  $(256) \times (Frame Sync Frequency)$ TCM29C13/14/16/17 TCM129C13/14 0 V = (193) × (Frame Sync Frequency) TCM29C13/14 TCM129C13/14 +5 V = (192)  $\times$  (Frame Sync Frequency) TCM29C13/14

1) It should be noted that the CLKX, CLKR, CLK must be selected as follows:

E.G.: For Frame Sync Frequency = 9.6 kHz

CLKSEL PIN	CLK, CLKR, CLKX (BETWEEN 1.0 MHz to 3.0 MHz)	DEVICE TYPE
EVI	2 4576 MU-	TCM129C13/14/16/17
-5 V	= 2.4576 MHZ	TCM29C13/14/16/17
0.14	1.0520 MU-	TCM129C13/14
0.0	= 1.8528 MHZ	TCM29C13/14
. 5.1/	1.0422 MU-	TCM129C13/14
+5 V	= 1.8432 MHz	TCM29C13/14

<sup>†</sup>CLKSEL is internally set to -5 V for TCM129C16/17 and TCM29C16/17.

2) Corner frequency at 8 kHz Frame Sync Frequency = 3kHz

Therefore, the corner frequency =  $(3/8) \times$  (Frame Sync Frequency). (For nonstandard frame sync.)





FIGURE 1. TRANSFER CHARACTERISTICS OF THE TRANSMIT FILTER





NOTE: This is a typical transfer function of the receive filter component.









NOTE: Inputs and driven from 0.45 V to 2.4 V. Time intervals are referenced to 2 V if the high level is indicated and 0.8 V if the low level is indicated.

<sup>†</sup>Bit 1 = MSB = SIGN BIT and is clocked in first on the PCM-IN pin or clocked out first on the PCM-OUT pin. BIT 8 = LSB = LEAST SIGNIFICANT BIT and is clocked in last on the PCM-IN pin or is clocked out last on the PCM-OUT pin.





NOTE: All timing parameters referenced to VIH and VIL except tpd8 and tpd9, which reference a high impedance state

### FIGURE 6. RECEIVE TIMING (VARIABLE-DATA-RATE)

NOTE: All timing parameters, referenced to  $V_{IL}$  and  $V_{IL}$  except  $t_{pdg}$  and  $t_{pdg}$ , which reference a high-impedance state. <sup>†</sup>Bit 1 = MSB = SIGN BIT and is clocked in first on the PCM-IN pin or clocked out first on the PCM-OUT pin. BIT 8 = LSB = LEAST SIGNIFICANT BIT and is clocked in last on the PCM-IN pin or is clocked out last on the PCM-OUT pin.



### GENERAL OPERATION

### system reliability features

The TCM129C13, TCM129C14, TCM129C16, TCM129C17, TCM29C13, TCM29C14, TCM29C16, and TCM29C17 are powered up in four steps:

V<sub>CC</sub> and V<sub>BB</sub> supply voltages are applied.

All clocks are connected.

TTL high is applied to PDN.

FSX and/or FSR synchronization pulses are applied.

On the transmit channel, digital outputs PCM OUT and  $\overline{TSX}$  are held in high-impedance state for approximately four frames (500  $\mu$ s) after power up or application of VBB or V<sub>CC</sub>. After this delay, PCM OUT,  $\overline{TSX}$ , and signaling are functional and will occur in the proper timeslot. The analog circuits on the transmit side require approximately 60 ms to reach their equilibrium value due to the autozero circuit settling time. Thus valid digital information, such as for on/off hook detection, is available almost immediately, while analog information is available after some delay.

On the receive channel, the digital output SIGR is also held low for a maximum of four frames after power up or application of VBB or  $V_{CC}$ . SIGR will remain low until it is updated by a signalling frame.

To further enhance system reliability, PCM OUT and  $\overline{TSX}$  will be placed in a high-impedance state approximately 20  $\mu$ s after an interruption of CLKX. SIGR will be held low approximately 20  $\mu$ s after an interruption of CLKR. These interruptions' could possible occur with some kind of fault condition.

### power-down and standby operations

To minimize power consumption, a power-down mode and three standby modes are provided.

For power down, an external low signal is applied to the  $\overline{\text{PDN}}$  pin. It is not sufficient to remove the high voltage to  $\overline{\text{PDN}}$ . In the absence of a signal, the  $\overline{\text{PDN}}$  pin floats to high and the device remains active. In the power-down mode, the average power consumption is reduced to an average of 5 mW.

The standby modes give the user the option of putting the entire device on standby, putting only the transmit channel on standby, or putting only the receive channel on standby. To place the entire device on standby, both FSX and FSR are held at low. For transmit-only operation, FSX is high and FSR is held low. For receive-only operation, FSR is high and FSX is held low. See Table 1 for power down and standby procedures.

DEVICE STATUS	PROCEDURE	TYPICAL POWER CONSUMPTION	DIGITAL OUTPUT STATUS
Power down		2 mW	TSX and PCM OUT are in a high-impedance state;
rower down	FDINIOW	3 11100	SIGR goes to low within 10 $\mu$ s.
Entire device on standby	FSX and FSR	2 ~ \4/	TSX and PCM OUT are in a high-impedance state;
	are low	3 1100	SIGR goes to low within 300 ms.
Only transmit on standby FSX is low		TSX and PCM OUT are placed in a high-impedance	
	FSR is high	40 mw	state within 300 ms.
Only receive on standby	FSR is low	20 mW/	SIGR is placed in a high-impedance state
	FSX is high	30 mw	within 300 ms.

TABLE 1. POWER DOWN AND STANDBY PROC	CEDURES
--------------------------------------	---------



### fixed-data-rate timing (see Figure 7)

Fixed-data-rate timing is selected by connecting DCLKR to VgB. It uses master clocks CLKX and CLKR, frame synchronizer clocks FSX and FSR, and output  $\overline{TSX}$ . FSX and FSR are 8-kHz inputs that set the sampling frequency and distinguish between signaling and nonsignaling frames by their pulse durations. A frame synchronization pulse one master clock period long designates a nonsignaling frame, while a double-length sync pulse enables the signaling function (TCM129C14 and TCM29C14 only). Data is transmitted on the PCU OUT pin on the first eight positive transitions of CLKX following the rising edge of FSX. Data is received on the PCM IN pin on the first eight falling edges of CLKR following FSX. A digital-to-analog (D/A) conversion is performed on the received digital word and the resulting analog sample is held on an internal sample-and-hold capacitor until transferred to the receive filter.

The clock selection pin (CLKSEL) is used to select the frequency of CLKX and CLKR (TCM129C13, TCM129C14, TCM29C13, and TCM29C14 only). The TCM129C13, TCM129C14, TCM29C13, and TCM29C14 fixed-data-rate mode can operate with frequencies of 1.536 MHz, 1.544 MHz, or 2.048 MHz. The TCM129C16, TCM129C17, TCM29C16, and TCM29C17 fixed data rate mode operates at 2.048 MHz only.



FIGURE 7. SIGNALING TIMING (FIXED-DATA-RATE ONLY)



#### variable data rate timing

Variable-data-rate timing is selected by connecting DCLKR to the bit clock for the receive PCM highway rather than to VBB. It uses master clocks CLKX and CLKR, bit clocks DCLKX and DCLKR, and frame synchronization clocks FSX and FSR.

Variable-data-rate timing allows for a flexible data frequency. The frequency of the bit clocks can be varied from 64 kHz to 2.048 MHz. The bit clocks can be asynchronous in the TCM129C14 and TCM29C14, but must be synchronous in the TCM129C13, TCM129C13, TCM129C17, TCM29C13, TCM29C13, TCM29C16, and TCM29C17. Master clocks in types TCM129C13, TCM129C14, TCM29C13, and TCM29C14 are restricted to frequencies of operation of 1.536 MHz, 1.544 MHz, or 2.048 MHz as in the fixed-data-rate timing mode. The master clock for the TCM129C16, TCM129C17, TCM29C16, and TCM29C17 is restricted to 2.048 MHz.

While FSX/TSXE input is high, PCM data is transmitted from PCM OUT onto the highway on the next eight consecutive positive transitions of DCLKX. Similarly, while the FSR/TSRE input is high, the PCM word is received from the highway by PCM IN on the next eight consecutive negative transitions of DCLKR.

The transmitted PCM word will be repeated in all remaining timeslots in the  $125 \,\mu s$  frame as long as DCLKX is pulsed and FSX is held high. This feature, which allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, is available only with variable-data-rate timing. Signaling is allowed only in the fixed-data-rate mode because the variable-data-rate mode provides no means with which to specify a signaling frame.

### signaling

The TCM29C14 (only) provides 8th-bit signaling in the fixed-data-rate timing mode. Transmit and receive signaling frames are independent of each other and are selected by a double-width frame sync pulse on the appropriate channel. During a transmit signaling frame, the signal present on SIGX is substituted for the least significant bit (LSB) of the encoded PCM word. In a receive signaling frame, the codec will decode the seven most significant bits in accordance with CCITT G.733 recommendations, and output the logical state of the LSB on the SIGR pin until it is updated in the next signaling frame. Timing relationships for signaling operations are shown n Figure 9. The signaling path is used to transmit digital signaling information such as ring control, rotary dial pulses, and off-hook and disconnect supervision. The voice path is used to transmit prerecorded messages as well as the call progress tones; dial tone, ring-back tone, busy tone, and re-order tone.

#### asynchronous operation

The TCM129C14 and TCM29C14 can be operated with asynchronous clocks in either the fixed- or variabledata-rate modes. In order to avoid crosstalk problems associated with special interrupt circuits, the design of the TCM129C13, TCM129C14, TCM29C13, and TCM29C14 includes separate digital-to-analog converters and voltage references on the transmit and receive sides to allow completely independent operation of the two channels.

In either timing mode, the master clock, data clock, and timeslot strobe must be synchronized at the beginning of each frame. Specifically, in the variable-data-rate mode the rising edge of CLKX must occur within  $t_d(FSX)$  ns before the rise of FSX, while the leading edge of DCLKX must occur within  $t_TSDX$  ns of the rise of FSX. CLKX and DCLKX are synchronized once per frame but may be of different frequencies. The receive channel operates in a similar manner and is completely independent of the transmit timing (see variable data rate timing diagrams). This approach requires the provision of two separate master clocks but avoids the use of a synchronizer, which can cause intermittent data conversion errors.



#### analog loopback

A distinctive feature of the TCM129C14 and TCM29C14 is their analog loopback capability. With this feature, the user can test the line circuit remotely by comparing the signals sent into the receive channel (PCM IN) with those generated on the transmit channel (PCM OUT). The test is accomplished by sending a control signal that internally connects the analog input and output ports. WhenANLG LOOP is TTL high, the receive output (PWRO +) is internally connected to ANLG IN +, GSR is internally connected to GSX (see Figure 8).



FIGURE 8. TCM129C14 AND TCM29C14 ANALOG LOOPBACK CONFIGURATION

Due to the difference in the transmit and receive transmission levels, a 0 dBmO code into PCM IN will emerge from PCM OUT as a 3-dBmO code, an implicit gain of 3 dB. Because of this, the maximum signal that can be tested by analog loopback is 0 dBmO.

### precision voltage references

No external components are required with the devices to provide the voltage references. Voltage references that determine the gain and dynamic range characteristics of the device are generated internally. A difference in subsurface charge density between two suitably implanted MOS devices is used to derive a temperatureand bias-stable reference voltage. These references are calibrated during the manufacturing process.Separate references are supplied to the transmit and receive sections, and each is calibrated independently. Each reference value is then further trimmed in the gain setting operational amplifiers to a final precision value. Manufacturing tolerances can be achieved of typically  $\pm 0.04$  dB in absolute gain for each half channel, providing the user a significant margin to compensate for error in other board components.



## TCM129C13, TCM129C14, TCM129C16, TCM129C17 TCM29C13, TCM29C14, TCM29C16, TCM29C17 Combined Single-Chip PCM Codec and Filter

### conversion laws

The TCM129C13, TCM129C14, TCM29C13, and TCM29C14 provide pin-selectable  $\mu$ -law operation as specified by CCITT G.711 recommendation. A-law operation is selected when the ASEL pin is connected to VBB. Signaling is not allowed during A-law operation. The TCM129C16 and TCM29C16 are  $\mu$ -law only. The TCM129C17 and TCM29C17 are A-law only.

The  $\mu$ -law operation is effectively selected by not selecting A-law operation. If the ASEL pin is connected to v<sub>CC</sub> or GND, the device is in  $\mu$ -law operation. If  $\mu$ -law operation is selected, SIGX is a TTL-level input that can be used in the fixed data rate timing mode to modify the LSB of the PCM output is signaling frames.

### transmit operation

#### transmit filter

The input section provides gain adjustment in the passband by means of an on-chip uncommitted operational amplifier. the load impedance to ground (ANLG GND) at the amplifier output (GSX) must be greater than 10 k $\Omega$  in parallel with less than 50 pF. The input signal on the ANLG IN + pin can be either ac or dc coupled. The input operational amplifier can also be used in the inverting mode or differential amplifier mode.

A low-pass antialiasing section is included on the device. This section provides 35-dB attenuation at the sampling frequency. No external components are required to provide the necessary antialiasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stopband attenuation that fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.712. The device specifications meet or exceed digital class 5 central office switching systems requirements.

A high-pass section configuration was chosen to reject low-frequency noise from 50- and 60-Hz power lines, 17-Hz European electric railroads, ringing frequencies and their harmonics, and other low-frequency noise. Even with the high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.

### encoding

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample and hold capacitor. The encoder performs an analog-to-digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clocks bits of the next frame.

The autozero circuit corrects for dc offset on the input signal to the encoder. The autozero circuit uses the sign bit averaging technique. The sign bit from the encoder output is long-term averaged and subtracted from the input to the encoder. All dc offset is removed from the encoder input waveform.

### receive operation

#### decoding

The serial PCM word is received at the PCM IN pin on the first ight data clock bits of the frame. Digital-toanalog conversion is performed and the corresponding analog sample is held on an internal sample-andhold capacitor. This sample is transferred to the receive filter.

### receive filter

The receive section of the filter provides passband flatness and stopband rejection that fulfills both the AT&T D3/D4 specification and CCITT recommendation G.712. The filter contains the required compensation for the  $(\sin x)/x$  response of such decoders.



## TCM129C13, TCM129C14, TCM129C16, TCM129C17 TCM29C13, TCM29C14, TCM29C16, TCM29C17 Combined Single-Chip PCM Codec and Filter

### receive output power amplifiers

A balanced output amplifier is provided to allow maximum flexibility in output configuration. Either of the two outputs can be used single-ended (i.e., referenced to ANLG GND) to drive single-ended loads. Alternatively, the differential output will directly drive a bridged load. The output stage is capable of driving loads as low as 300 ohms single-ended to a level of 12 dBm or 600 ohms differentially to a level of 15 dBm.

The receive channel transmission level may be adjusted between specified limits by manipulation of the GSR input. GSR is internally connected to an analog gain-setting network. When GSR is connected to PWRO –, the receive level is at maximum. When GSR is connected to PWRO +, the level is minimum. The output transmission level is adjusted between 0 and -12 dB as GSR is adjusted (with an adjustable resistor) between PWRO + and PWRO –.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions (i.e., when the digital input at PCM IN is the eight-code sequence specified in CCITT recommendation G.711).

### TYPICAL APPLICATION DATA

### output gain set design considerations (see Figure 9)

PWRO + and PWRO - are low-impedance complementary outputs. The voltages at the nodes are:

 $V_{O+}$  at PWRO +  $V_{O-}$  at PWRO - $V_{OD} = V_{O+} - V_{O-}$  (total differential response)

R1 and R2 are a gain-setting resistor network with the center tap connected to the GSR input.

A value greater than 10 k $\Omega$  and less than 100 k $\Omega$  for R1 + R2 is recommended because of the following:

The parallel combination of R1 + R2 and R1 sets the total loading.

The total capacitance at the GSR input and the parallel combination of R1 and R2 define a time constant that has to be minimized to avoid inaccuracies.

V<sub>A</sub> represents the maximum available digital milliwatt output response (V<sub>A</sub> = 3.06 V rms).

 $V_{OD} = A \cdot V_A$ Where A =  $\frac{1 + (R1/R2)}{4 + (R1/R2)}$ 







D3036, AUGUST 1987-REVISED JUNE 1988

N DUAL-IN-LINE PACKAGE Reliable Silicon-Gate CMOS Technology (TOP VIEW) Low Power Consumption Operating Mode . . . 80 mW ∨<sub>BB</sub>[]י J16 VCC Power-Down Mode . . . 5 mW  $PWRO + \prod_{i=1}^{n} 2$ 15 GSX PWRO – 13 μ-Law Coding 14 ANLG IN PDN 14 13 ANLG GND **Excellent Power Supply Rejection Ratio Over** DCLKR 12 TSX/DCLKX 5 Frequency Range of 0 to 50 kHz 11 TPCM OUT No External Components Needed for FSR/TSRE 7 10 FSX/TSXE Sample, Hold, and Auto-Zero Functions DGTL GND 18 9ПСLК **Precision Internal Voltage References** Single Chip Contains A/D, D/A, and **Associated Filters** FEATURE TABLE



The TCM129C18, TCM129C19, TCM29C18, and TCM29C19 are low-cost single-chip pulse-codemodulated encoders and decoders (PCM codecs) and PCM line filters. These devices incorporate both the A/D and D/A functions, an anti-aliasing filter (A/D), and a smoothing filter (D/A). These devices are ideal for use with the TMS320 family members, particularly those featuring a serial port such as the TMS32020, TMS32011, and TMS320C25.

Primary applications of these devices include:

16 Pins μ-Law Coding Variable Mode: 64 kHz to 2.048 MHz Fixed Mode: 2.048 MHz (TCM129C18, TCM29C18), 1.536 MHz (TCM129C19, TCM29C19) 8-Bit Resolution 12-Bit Dynamic Range

Digital Encryption Systems Digital Voice-Band Data Storage Systems Digital Signal Processing

These devices are designed to perform encoding of analog input signals (A/D conversion) and decoding of digital PCM signals (D/A conversion). They are useful for implementation in the analog interface of a digital-signal processing system. Both devices also provide band-pass filtering of the analog signals prior to encoding and smoothing after decoding.

The analog input is encoded into an 8-bit digital representation by use of the  $\mu$ -law encoding scheme (CCITT G.711) which equates to 12 bits of resolution for low amplitude signals. Similarly, the decoding section converts 8-bit PCM data into an analog signal with 12 bits of dynamic range. The filter characteristics (bandpass) for the encoder and decoder are determined by a single clock input (CLK). The filter roll-off (-3 dB) is derived by:

 $f_{CO}$  = k  $\cdot$   $f_{CLK}/256$  for the TCM129C18 and TCM29C18 or  $f_{CO}$  = k  $\cdot$   $f_{CLK}/192$  for the TCM129C19 and TCM29C19

where k has a value of 0.44 for the high-frequency roll-off point, and a value of 0.019 for the low-frequency roll-off point.



Copyright © 1987, Texas Instruments Incorporated

### description (continued)

The sampling rate of the ADC is determined by the Frame Sync Clock, FSX; the sampling rate of the DAC is determined by the Frame Sync Clock, FSR. Once a conversion is initiated by FSX or FSR, data is clocked in or out on the next consecutive eight clock pulses in the fixed data rate mode. Likewise, data may also be transferred on the next eight consecutive clock pulses of the data clocks, DCLKX and DCLKR, in the variable data rate mode. In the variable data rate mode, DCLKX and DCLKR are independent, but must be in the range from  $f_{CLK}/32$  to  $f_{CLK}$ .

The TCM129C18 and TCM129C19 are characterized for operation over the temperature range of  $-40^{\circ}$ C to 85 °C. The TCM29C18 and TCM29C19 are characterized for operation over the temperature range of 0 °C to 70 °C.

### functional block diagram





NAME	PIN	DESCRIPTION
ANLG IN	14	Inverting analog input to uncommitted transmit operational amplifier
ANLG GND	13	Analog ground return for all voice circuits. Not internally connected to digital ground.
CLK	9	Master clock and data clock for the fixed data rate mode. Master (filter) clock only for variable data-rate mode.
		This clock is used for both the transmit and receive sections.
DCLKR	5	When this pin is connected to VBB, the device operates in the fixed-data-rate mode. When DCLKR is not connected
		to VBB, the device operates in the variable-data-rate mode and DCLKR becomes the receive data clock, which
		operates at frequencies from 64 kHz to 2.048 MHz.
DGTL GND	8	Digital ground for all internal logic circuits. Not internally connected to analog ground.
FSR/TSRE	7	Frame sync clock input/time-slot enable for the receive channel. In the variable-data-rate-mode, this signal must
		remain high for the duration of the time-slot. The receive channel enters the standby state when FSR is TTL low
		for 30 ms.
FSX/TSXE	10	Frame synchronization clock input/time-slot enable for transmit channel. Operates independently of, but in an
		analogous manner to FSR/TSRE. The transmit channel enters the standby state when FSX is low for 300 ms.
GSX	15	Output terminal of internal uncommitted operational amplifier. Internally, this is the voice signal input to the transmit
		filter.
PCM IN	6	Receive PCM input. PCM data is clocked in on this pin on eight consecutive negative transitions of the receive
		data clock, which is CLKR in fixed-data-rate timing and DCLKR in variable-data-rate timing.
PCM OUT	11	Transmit PCM output. PCM data is clocked out of this output on eight consecutive positive transitions of the
		transmit data clock, which is CLKX in fixed-data-rate timing and DCLKX in variable-data-rate timing.
PDN	4	Power-Down Select. On the TCM129C18 and the TCM29C18, the device is inactive with a TTL low-level input
		and active with a TTL high-level input to the pin. On the TCM129C19 and the TCM29C19, this pin must be
		connected to a TTL high level.
PWRO +	2	Noninverting output of power amplifier can drive transformer hybrids or high-impedance loads directly in either
		a differential or a single-ended configuration.
PWRO -	3	Inverting output of power amplifier, functionally identical to PWRO +
TSX/DCLKX	12	Transmit channel time slot strobe (output) or data clock (input). In the fixed-data-rate mode, this is an open-drain
		output to be used as an enable signal for a three-state-buffer. In the variable-data-rate mode, DCLKX becomes
		the transmit data clock, which operates at TTL levels from 64 kHz to 2.048 MHz.
VBB	1	Negative supply voltage, $-5 V \pm 5\%$ .
Vcc	16	Positive supply voltage, 5 V $\pm$ 5%.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	-0.3 to 15 V
Output voltage, VO	-0.3 to 15 V
Input voltage, digital inputs, VI	-0.3 to 15 V
Digital ground voltage	-0.3 to 15 V
Operating free-air temperature range –	10°C to 80°C
Storage temperature range	5°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: Voltage values for maximum ratings are with respect to  $\mathsf{V}_{\mbox{\scriptsize BB}}.$ 



### recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see Note 3)		4.75	5	5.25	V
VBB	Supply voltage		- 4.75	- 5 -	- 5.25	V
DGTL GND voltage with respect to ANLG GND				0		V
VIH High-level input voltage, all inputs except ANLG IN		2.2			V	
VIL	Low-level input voltage, all inputs except ANLG IN	·			0.8	V
VIPP	Peak-to-peak analog input voltage	· ·			4.2	V
_	1	GSX	10			kΩ
	Load resistance	PWRO + and/or PWRO -	300			Ω
С	Load capacitance	GSX			50	- [
		PWRO + and/or PWRO -			100	рг
TA	Operating free-air temperature	TCM129C18 or TCM129C19	- 40		85	00
		TCM29C18 or TCM29C19	0		70	÷۲

NOTES: 2. To avoid any possible damage and reliability problems to these CMOS devices when applying power, the following sequence should be followed:

- (1) Connect ground
- (2) Connect the most negative voltage
- (3) Connect the most positive voltage
- (4) Connect the input signals.

When powering down the device, follow the above steps in reverse order. If the above procedure cannot be followed, connect a diode between  $V_{BB}$  and DGTL GND, cathode to DGTL GND, anode to  $V_{BB}$ .

- Voltages at analog inputs and outputs, V<sub>CC</sub> and V<sub>BB</sub> terminals are with respect to the ANLG GND terminal. All other voltages are referenced to the DGTL GND terminal unless otherwise noted.
- Analog input signals that exceed 4.2 V peak-to-peak may contribute to clipping and preclude correct A/D conversion. The digital code representing values higher than 4.200 V is 10000000. For values more negative than 4.200 V, the code is 0000000.

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

### supply current, fdclk = 2.048 MHz, outputs not loaded

PARAMETER		D	TEST CONDITIONS	TCM129CXX		TCM29CXX		LINUT	
		n	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT	
lcc f	Supply current from V <sub>CC</sub>	operating			14		10		
		ICC from Vice	standby	FSX or FSR at VIL after 300 ms		1.5		1.2	mA
		power down	PDN at VIL after 10 µs		1.2		1		
₿В	Supply ourrent	operating			- 14		- 10		
	from V <sub>BB</sub>	standby	FSX or FSR at VIL after 300 ms		- 1.5		- 1.2	mA	
		power down	PDN at VIL after 10 µs		- 1.2		- 1		

#### digital interface

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage, PCM OUT	l <sub>OH</sub> = -9.6 mA	2.4			- v
		$I_{OH} = -0.1 \text{ mA}$	3.5			
VOL	Low-level output voltage, TSX	$I_{OL} = 3.2 \text{ mA}$			0.5	v
Чн	High-level input current, any digital input	$V_I = 2.2 V$ to $V_{CC}$			1,2	μA
μL	Low-level input current, any digital input	$V_{i} = 0 \text{ to } 0.8 \text{ V}$			12	μA
Ci	Input capacitance			5	10	pF
Co	Output capacitance			5	10	pF

<sup>†</sup>All typical values are at  $V_{BB} = -5 V$ ,  $V_{CC} = 5 V$ , and  $T_A = 25 °C$ .



### transmit side (A/D) characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Input offset current at ANLG IN	$V_{\rm I} = -2.17 \text{ V to } 2.17 \text{ V}$		1		pА
Input offset voltage at ANLG IN	$V_{I} = -2.17 \text{ V to } 2.17 \text{ V}$			±25	mV
Input bias current	$V_{1} = -2.17 \text{ V to } 2.17 \text{ V}$			± 100	nA
Open-loop voltage amplification at GSX	· ·	5000			
Unity-gain bandwidth at GSX			1		MHz
Input resistance at ANLG IN		10			Ω
Gain tracking error with sinusoidal input	3  dBmO to - 40  dBmO, REF level = $-10  dBmO$			±0.5	dB
(see Notes 5, 6, and 7)	-40  dBm0 to - 50  dBm0,  REF level = -10  dBm0			± 2.5	
Transmit gain tolerance	$V_i = 1.06 V$ , $f = 1.02 kHz$	0.95		1.19	Vrms
Noise	Ref max output level: 200 Hz to 3 kHz			- 70	dB
Supply voltage rejection ratio, V <sub>CC</sub> or V <sub>BB</sub>	f = 0 to 30 kHz, (measured at PCM OUT)	- 20			dB
Crosstalk attenuation, transmit-to-receive (single-ended)	PCM IN = lowest decode level, measured at PWRO +	62			dB
	ANLG IN = 0 to $-30 \text{ dBm0}$	33			
Signal-to-distortion ratio, with sinusoidal input (see Note 8)	ANLG IN = $-30$ to $-40$ dBm0	27			dB
	ANLG IN = $-40$ to $-45$ dBm0	22			
Absolute delay time to PCM OUT	Fixed data rate, FCLKX = $2.048$ MHz, input to ANLG IN = 1 kHz at 0 dB		245		μs

### receive side (D/A) characteristics (see Note 9)

PARAMETER	TEST CONDITIONS		TYP <sup>†</sup>	MAX	UNIT
Output offset voltage PWRO + and PWRO - (single-ended)	Relative to ANLG GND			± 200	mV
Output resistance at PWRO + and PWRO -			1	2	Ω
Gain tracking error with sinusoidal input (see Notes 5, 6, and 7)	3 dBm0 to - 40 dBm0, REF level = - 10 dBm0 - 40 dBm0 to - 50 dBm0, REF level = - 10 dBm0			±0.5 ±2.5	dB
Receive gain tolerance	$V_i = 1.06 V$ , $f = 1.02 kHz$	1.34		1.69	Vrms
Noise	Ref max output level: 200 Hz to 3 kHz			- 70	dB
Supply voltage rejection ratio, $V_{CC}$ or $V_{BB}$ (single-ended)	f = 0 to 30 kHz, idle channel, Supply signal = 200 mV P-P, narrow band, frequency at PWRO +	- 20			dB
Crosstalk attenuation, receive-to-transmit (single-ended)	PCM IN = 0 dB, Frequency = 1 kHz at PCM OUT	60			dB
	ANLG IN = 0 dBm0 to $-30$ dBm0	33			
	ANLG IN = $-30$ dBm0 to $-40$ dBm0	27			dB
(see Note 6)	ANLG IN = $-40$ dBm0 to $-45$ dBm0	22			
Absolute delay time to PWRO +	Fixed data rate, FCLKX = 2.048 MHz		190		μS

<sup>†</sup>All typical values are at V<sub>BB</sub> = -5 V, V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25 °C.

- NOTES: 5. Unless otherwise noted, the analog input is a 0.dBm0, 1020-Hz sine wave, where 0 dBm0 is defined as the zero-reference point of the channel under test. This corresponds to an analog signal input of 1.064 V rms, or an output of 1.503 V rms.
  6. The input amplifier is set for unity gain. The digital input is a PCM bit stream generated by passing a 0-dBm0, 1020-Hz sine
  - wave through an ideal encoder. 7. The TCM129C18, TCM129C19, TCM29C18, and TCM29C19 are internally connected to set PWRO + and PWRO – to 0dBm.
  - The TCM129C18, TCM129C19, TCM29C18, and TCM29C19 are internally connected to set PWR0 + and PWR0 to 0dBm. All output levels are (sin x)/x corrected.
  - 8. CCITT G.712 Method 2.
  - 9. The receive side (D/A) characteristics are referenced to a 600- $\!\Omega$  termination.
# propagation delay times over recommended ranges of operating conditions, fixed-data-rate mode (see timing diagrams)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
• •	From rising edge of transmit clock to bit 1 data valid at	$C_{1} = 0$ to 100 pE	0	145	ne
'pd1	PCM OUT (data enable time on time slot entry)		Ŭ	145	113
+ 10	From rising edge of transmit clock bit n to bit n + 1	$C_{1} = 0$ to 100 pE	0	145	ne
<sup>1</sup> pd2	data valid at PCM OUT (data valid time)			145	115
•	From falling edge of transmit clock bit 8 to bit 8 Hi-Z at	0 0	60	215	00
<sup>1</sup> pd3	PCM OUT (data float time on time slot exit)		00	215	115
•	From rising edge of transmit clock bit 1 to TSX active (low)	$C_{1} = 0 \pm 0.100 \text{ pc}$	0	145	
۲pd4	(time slot enable time)			145	113
•	From falling edge of transmit clock bit 8 to TSX inactive (high)	0	60	100	
<sup>t</sup> pd5	(timeslot disable time)		00	190	ns

### propagation delay times over recommended ranges of operating conditions, variable-data-rate mode

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tpd6	From DCLKX	$C_{L} = 0$ to 100 pF	0	100	ns
tpd7	From time slot enable to PCM OUT	$C_{L} = 0$ to 100 pF	0	50	ns
tpd8	From time slot disable to PCM OUT	$C_{L} = 0$ to 100 pF	0	80	ns
tpd9	From FSX	t <sub>d(TSDX)</sub> = 140 ns	0	140	ns

## clock timing requirements over recommended ranges of supply voltage and operating free-air temperature (see timing diagrams)

	PARAMETER	MIN	TYP <sup>†</sup>	MAX	UNIT
t <sub>c</sub> (CLK)	Clock period for CLK, (2.04b-MHz systems)	488			ns
t <sub>r</sub> , t <sub>f</sub>	Rise and fall times for CLK	5		30	ns
<sup>t</sup> w(CLK)	Pulse duration for CLK	220			ns
tw(DCLK)	Pulse duration for DCLK ( $f_{DCLK} = 64 \text{ Hz}$ to 2.048 MHz)	220			ns
	Clock duty cycle [t <sub>w(CLK)</sub> /t <sub>c(CLK)</sub> ] for CLK	45	50	55	%

## transmit timing requirements over recommended ranges of supply voltage and operating free-air temperature, fixed-data-rate mode (see timing diagrams)

	PARAMETER	MIN	MAX	UNIT
td(FSX)	Frame sync delay time	100	<sup>t</sup> c(CLK) – 100	ns

receive timing requirements over recommended ranges of supply voltage and operating free-air temperature, fixed-data-rate mode (see timing diagrams)

	PARAMETER	MIN	MAX	UNIT
td(FSR)	Frame sync delay time	100	t <sub>c</sub> (CLK) - 100	ns



## transmit timing requirements over recommended ranges of supply voltage and operating free-air temperature, variable-data-rate mode

	PARAMETER	MIN	MAX	UNIT
td(TSDX)	Delay time, timeslot from DCLKX (see Note 10)	140	tw(DCLKX) - 140	ns
td(FSX)	Delay time, frame sync	100	tc(CLK) - 100	ns
tw(DCLKX)	Pulse duration, DCLKX	488	15620	ns

## receive timing requirements over recommended ranges of supply voltage and operating free-air temperature, variable-data-rate mode

	PARAMETER	MIN	MAX	UNIT
td(TSDR)	Delay time, timeslot from DCLKR (see Note 11)	140	tw(DCLKR) - 140	ns
td(FSR)	Delay time, frame sync T <sub>C(CLK)</sub>	100	t <sub>c(CLK)</sub> – 100	ns
t <sub>su</sub> (PCM IN)	Setup time, before bit 7 falling edge	10		ns
th(PCM IN)	Hold time after bit 8 falling edge	60		ns
tw(DCLKR)	Pulse duration, DCLKR	488	15620	ns
t(SER)	Time slot end receive time	0		ns

## 64-kbit operation timing requirements over recommended ranges of supply voltage and operating free-air temperature, variable-data-rate mode

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
<sup>t</sup> FSLX	Transmit frame sync minimum down time	FSX = TTL high for remainder of frame	488		ns
<sup>t</sup> FSLR	Receive frame sync minimum down time	FSR = TTL high for remainder of frame	1952	· ·	ns
twCLK	Pulse duration, data clock			10	μs

NOTES: 10. tFSLX min requirement overrides the td(TSCDX) max requirement for 64-kHz operation.

11. t<sub>FSLR</sub> min requirement overrides the  $t_{c(TSDR)}$  max requirement for 64-kHz operation.





NOTE: This is a typical transfer function of the receiver filter component.







NOTE: This is a typical transfer function of the receiver filter component.







- NOTES: A. Inputs are driven from 0.45 V to 2.4 V. Time intervals are referenced to 2 V if the high level is indicated and 0.8 V if the low level is indicated.
  - B. Bit 1 is the most significant bit (MSB) and is clocked in first on the PCM IN input or is clocked out first on the PCM OUT output. Bit 8 is the least significant bit (LSB) and is clocked in last on the PCM IN input or is clocked out last on the PCM OUT output.





NOTE: All timing parameters referenced to  $V_{IH}$  and  $V_{IL}$  except  $t_{pd7}$  and  $t_{pd8}$ , which reference a high-impedance state.



FIGURE 6. RECEIVE TIMING (VARIABLE-DATA-RATE)

## TCM129C18, TCM129C19, TCM29C18, TCM29C19 Analog Interface for DSP

#### GENERAL OPERATION

#### system reliability features

The TCM129C18, TCM129C19, TCM29C18, and TCM29C19 are powered up in four steps:

VCC and VBB supply voltages are applied.

All clocks are connected.

TTL high is applied to PDN.

FSX and/or FSR synchronization pulses are applied.

On the transmit channel, digital outputs PCM OUT and  $\overline{\text{TSX}}$  are held in high-impedance state for approximately four frames (500  $\mu$ s) after power up or application of V<sub>BB</sub> or V<sub>CC</sub>. After this delay, PCM OUT,  $\overline{\text{TSX}}$ , and signaling are functional and will occur in the proper timeslot. The analog circuits on the transmit side require approximately 60 ms to reach their equilibrium value due to the autozero circuit settling time. Thus valid digital information, such as for on/off hook detection, is available almost immediately, while analog information is available after some delay.

To further enhance system reliability, PCM OUT and  $\overline{\text{TSX}}$  will be placed in a high-impedance state approximately 20  $\mu$ s after an interruption of CLKX. These interruptions could possibly occur with some kind of fault condition.

#### power-down and standby operations

To minimize power consumption, a power-down mode and three standby modes are provided.

For power down, an external TTL low signal is applied to the PDN pin. It is not sufficient to remove the TTL high voltage to PDN. In the absence of a signal, the PDN pin floats to TTL high and the device remains active. In the power-down mode, the average power consumption is reduced to an average of 5 mW.

The standby modes give the user the option of putting the entire device on standby, putting only the transmit channel on standby, or putting only the receive channel on standby. To place the entire device on standby, both FSX and FSR are held at TTL low. For transmit-only operation, FSX is high and FSR is held low. For receive-only operation, FSR is high and FSX is held low. See Table 1 for power down and standby procedures.

DEVICE STATUS	PROCEDURE	TYPICAL POWER CONSUMPTION	DIGITAL OUTPUT STATUS
Power down	$\overline{PDN} = TTL low$	5 mW	TSX and PCM OUT are in a high-impedance state
Entire device on standby	FSX and FSR are TTL low	1,2 mW	TSX and PCM OUT are in a high-impedance state
Only transmit on standby	FSX is TTL low FSR is TTL high	70 mW	TSX and PCM OUT are placed in a high-impedance state within 300 ms.
Only receive on standby	FSR is TTL low FSX is TTL high	110 mW	

TABLE 1.	POWER	DOWN	AND	STANDBY	PROCEDURES



#### fixed-data-rate timing (see Figure 3 and 4)

Fixed-data-rate timing is selected by connecting DCLKR to VBB. It uses master clock CLK, frame synchronizer clocks FSX and FSR, and output  $\overline{TSX}$ . FSX and FSR are 8-kHz inputs that set the sampling frequency. Data is transmitted on the PCM OUT pin on the first eight positive transitions of CLK following the rising edge of FSX. Data is received on the PCM IN pin on the first eight falling edges of CLK following FSX. A digital-to-analog (D/A) conversion is performed on the received digital word and the resulting analog sample is held on an internal sample-and-hold capacitor until transferred to the receive filter.

The TCM129C18 and TCM29C18 operate at 2.048 MHz only. The TCM129C19 and TCM29C19 operate at 1.536 MHz only.

#### variable data rate timing

Variable-data-rate timing is selected by connecting DCLKR to the bit clock for the receive PCM highway rather than to VBB. It uses master clock CLK, bit clocks DCLKX and DCLKR, and frame synchronization clocks FSX and FSR.

Variable-data-rate timing allows for a flexible data frequency. The frequency of the bit clocks can be varied from 64 kHz to 2.048 MHz. The bit clocks must be synchronous; however, the master clock is restricted to 2.048 MHz.

While FSX/TSXE input is high, PCM data is transmitted from PCM OUT onto the highway on the next eight consecutive positive transitions of DCLKX. Similarly, while the FSR/TSRE input is high, the PCM word is received from the highway by PCM IN on the next eight consecutive negative transitions of DCLKR.

The transmitted PCM word will be repeated in all remaining timeslots in the 125  $\mu$ s frame as long as DCLKX is pulsed and FSX is held high. This feature, which allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, is available only with variable-data-rate timing.

#### asynchronous operation

In either timing mode, the master clock, data clock, and timeslot strobe must be synchronized at the beginning of each frame. Specifically, in the variable-data-rate mode the rising edge of CLK must occur within  $t_{d}(FSX)$  ns before the rise of FSX, while the leading edge of DCLKX must occur within  $t_{TSDX}$  ns of the rise of FSX. CLK and DCLKX are synchronized once per frame but may be of different frequencies. The receive channel operates in a similar manner and is completely independent of the transmit timing (see variable data rate timing diagrams).

#### transmit operation

#### transmit filter

The input section provides gain adjustment in the passband by means of an on-chip uncommitted operational amplifier. The load impedance to ground (ANLG GND) at the amplifier output (GSX) must be greater than 10 k $\Omega$  in parallel with less than 50 pF. The input signal on the ANLG IN pin can be either ac or dc coupled.

A low-pass antialiasing section is included on the device. This section provides 35-dB attenuation at the sampling frequency. No external components are required to provide the necessary antialiasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stopband attenuation that fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.712. The device specifications meet or exceed digital class 5 central office switching systems requirements.

A high-pass section configuration was chosen to reject low-frequency noise from 50- and 60-Hz power lines, 17-Hz European electric railroads, ringing frequencies and their harmonics, and other low-frequency noise. Even with the high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.



#### encoding

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample and hold capacitor. The encoder performs an analog-to-digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clock bits of the next frame.

The autozero circuit corrects for dc offset on the input signal to the encoder. The autozero circuit uses the sign bit averaging technique. The sign bit from the encoder output is long-term averaged and subtracted from the input to the encoder. All dc offset is removed from the encoder input waveform.

#### receive operation

#### decoding

The serial PCM word is received at the PCM IN pin on the first eight data clock bits of the frame. Digital-to-analog conversion is performed and the corresponding analog sample is held on an internal sample-and-hold capacitor. This sample is transferred to the receive filter.

#### receive filter

The receive section of the filter provides passband flatness and stopband rejection that fulfills both the AT&T D3/D4 specification and CCITT recommendation G.712. The filter contains the required compensation for the (sin x)/x response of such decoders.

#### receive output power amplifiers

A balanced output amplifier is provided to allow maximum flexibility in output configuration. Either of the two outputs can be used single-ended (i.e., referenced to ANLG GND) to drive single-ended loads. Alternatively, the differential output will directly drive a bridged load. The output stage is capable of driving loads as low as 300 ohms single-ended to a level of 12 dBm or 600 ohms differentially to a level of 15 dBm.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions (i.e., when the digital input at PCM IN is the eight-code sequence specified in CCITT recommendation G.711).

#### output gain

The devices are internally connected to set the PWRO + and PWRO - to 0 dBm.



D2964, SEPTEMBER 1987-REVISED SEPTEMBER 1988

- Advanced LinCMOS<sup>™</sup> Silicon-Gate Process Technology
- 14-Bit Dynamic Range ADC and DAC
- Variable ADC and DAC Sampling Rate Up to 19,200 Samples per Second
- Switched-Capacitor Antialiasing Input Filter and Output-Reconstruction Filter
- Serial Port for Direct Interface to TMS32011, TMS320C17, TMS32020, and TMS320C25 Digital Processors
- Synchronous or Asynchronous ADC and DAC Conversion Rates with Programmable Incremental ADC and DAC Conversion Timing Adjustments
- Serial Port Interface to SN74299 Serial-to-Parallel Shift Register for Parallel Interface to TMS32010, TMS320C15, or Other Digital Processors

PART NUMBER	DESCRIPTION			
TLC32040	Analog Interface Circuit with internal			
	reference. Also a plug-in replacement			
	for TLC32041.			
TLC32041	Analog Interface Circuit without internal			
	reference.			
TLC32042	Identical to TLC32040, but has a			
	slightly wider bandpass filter bandwidth			

#### description

The TLC32040, TLC32041, and TLC32042 are complete analog-to-digital and digital-to-analog input/output systems, each on a single monolithic CMOS chip. This device integrates a bandpass switched-capacitor antialiasing input filter, a 14-bit-resolution A/D converter, four microprocessor-compatible serial port modes, a 14-bit-resolution D/A converter, and a low-pass



NU-Nonusable; no external connection should be made to these pins.

switched-capacitor output-reconstruction filter. The device offers numerous combinations of Master Clock input frequencies and conversion/sampling rates, which can be changed via digital processor control.

Typical applications for this IC include modems (7.2-, 8-, 9.6-, 14.4-, and 19.2-kHz sampling rate), analog interface for digital signal processors (DSPs), speech recognition/storage systems, industrial process control, biomedical instrumentation, acoustical signal processing, spectral analysis, data acquisition, and instrumentation recorders. Four serial modes, which allow direct interface to the TMS32011, TMS320C17, TMS32020, and TMS320C25 digital signal processors, are provided. Also, when the transmit and receive sections of the Analog Interface Circuit (AIC) are operating synchronously, it will interface to two SN74299

Advanced LinCMOS<sup>™</sup> is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication dats. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



#### description (continued)

serial-to-parallel shift registers. These serial-to-parallel shift registers can then interface in parallel to the TMS32010, TMS320C15, other digital signal processors, or external FIFO circuitry. Output data pulses are emitted to inform the processor that data transmission is complete or to allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of the IC can be selected and adjusted coincidentally with signal processing via software control.

The antialiasing input filter comprises seventh-order and fourth-order CC-type (Chebyshev/elliptic transitional) low-pass and high-pass filters, respectively, and a fourth-order equalizer. The input filter is implemented in switched-capacitor technology and is preceded by a continuous time filter to eliminate any possibility of aliasing caused by sampled data filtering. When no filtering is desired, the entire composite filter can be switched out of the signal path. A selectable, auxiliary, differential analog input is provided for applications where more than one analog input is required.

The A/D and D/A converters each have 14 bits of resolution. The A/D and D/A architectures ensure no missing codes and monotonic operation. An internal voltage reference is provided on the TLC32040 and TLC32042 to ease the design task and to provide complete control over the performance of the IC. The internal voltage reference is brought out to a pin and is available to the designer. Separate analog and digital voltage supplies and grounds are provided to minimize noise and ensure a wide dynamic range. Also, the analog circuit path contains only differential circuitry to keep noise to an absolute minimum. The only exception is the DAC sample-and-hold, which utilizes pseudo-differential circuitry.

The output-reconstruction filter is a seventh-order CC-type (Chebyshev/elliptic transitional low-pass filter with a fourth-order equalizer) and is implemented in switched-capacitor technology. This filter is followed by a continuous-time filter to eliminate images of the digitally encoded signal.

The TLC32040I, TLC32041I, and TLC32042I are characterized for operation from -40 °C to 85 °C, and the TLC32040C, TLC32041C, and TLC32042C are characterized for operation from 0 °C to 70 °C.



#### functional block diagram



#### PRINCIPLES OF OPERATION

#### analog input

Two sets of analog inputs are provided. Normally, the IN + and IN - input set is used; however, the auxiliary input set, AUX IN + and AUX IN -, can be used if a second input is required. Each input set can be operated in either differential or single-ended modes, since sufficient common-mode range and rejection are provided. The gain for the IN +, IN -, AUX IN +, and AUX IN - inputs can be programmed to be either 1, 2, or 4 (see Table 2). Either input circuit can be selected via software control. It is important to note that a wide dynamic range is assured by the differential internal analog architecture and by the separate analog and digital voltage supplies and grounds.

#### A/D bandpass filter, A/D bandpass filter clocking, and A/D conversion timing

The A/D bandpass filter can be selected or bypassed via software control. The frequency response of this filter is presented in the following pages. This response results when the switched-capacitor filter clock frequency is 288 kHz. Several possible options can be used to attain a 288-kHz switched-capacitor filter clock. When the filter clock frequency is not 288 kHz, the filter transfer function is frequency-scaled by the ratio of the actual clock frequency to 288 kHz. The low-frequency roll-off of the high-pass section is 300 Hz. However, the high-pass section low-frequency roll-off is less steep for the TLC32042 than for the TLC32040 and TLC32041.

The Internal Timing Configuration and AIC DX Data Word Format sections of this data sheet indicate the many options for attaining a 288-kHz bandpass switched-capacitor filter clock. These sections indicate that the RX Counter A can be programmed to give a 288-kHz bandpass switched-capacitor filter clock for several Master Clock input frequencies.

The A/D conversion rate is then attained by frequency-dividing the 288-kHz bandpass switched-capacitor filter clock with the RX Counter B. Thus, unwanted aliasing is prevented because the A/D conversion rate is an integral submultiple of the bandpass switched-capacitor filter sampling rate, and the two rates are synchronously locked.

#### A/D converter performance specifications

Fundamental performance specifications for the A/D converter circuitry are presented in the A/D converter operating characteristics section of this data sheet. The realization of the A/D converter circuitry with switched-capacitor techniques provides an inherent sample-and-hold.

#### analog output

The analog output circuitry is an analog output power amplifier. Both noninverting and inverting amplifier outputs are brought out of the IC. This amplifier can drive transformer hybrids or low-impedance loads directly in either a differential or single-ended configuration.

#### D/A low-pass filter, D/A low-pass filter clocking, and D/A conversion timing

The frequency response of this filter is presented in the following pages. This response results when the low-pass switched-capacitor filter clock frequency is 288 kHz. Like the A/D filter, the transfer function of this filter is frequency-scaled when the clock frequency is not 288 kHz. A continuous-time filter is provided on the output of the D/A low-pass filter to greatly attenuate any switched-capacitor clock feedthrough.

The D/A conversion rate is then attained by frequency-dividing the 288-kHz switched-capacitor filter clock with TX Counter B. Thus, unwanted aliasing is prevented because the D/A conversion rate is an integral submultiple of the switched-capacitor low-pass filter sampling rate, and the two rates are synchronously locked.



#### **PRINCIPLES OF OPERATION (continued)**

#### asynchronous versus synchronous operation

If the transmit section of the AIC (low-pass filter and DAC) and receive section (bandpass filter and ADC) are operated asynchronously, the low-pass and band-pass filter clocks are independently generated from the Master Clock signal. Also, the D/A and A/D conversion rates are independently determined. If the transmit and receive sections are operated synchronously, the low-pass filter clock drives both low-pass and bandpass filters. In synchronous operation, the A/D conversion timing is derived from, and is equal to, the D/A conversion timing. (See description of the WORD/BYTE pin in the Pin Functional Description Section.)

#### D/A converter performance specifications

Fundamental performance specifications for the D/A converter circuitry are presented in the D/A converter operating characteristics section of the data sheet. The D/A converter has a sample-and-hold that is realized with a switched-capacitor ladder.

#### system frequency response correction

Sin x/x correction circuitry is performed in digital signal processor software. The system frequency response can be corrected via DSP software to  $\pm 0.1$  dB accuracy to a band-edge of 3000 Hz for all sampling rates. This correction is accomplished with a first-order digital correction filter, which requires only seven TMS320 instruction cycles. With a 200-ns instruction cycle, seven instructions represent an overhead factor of only 1.1% and 1.3% for sampling rates of 8 and 9.6 kHz, respectively (see the sin x/x Correction Section for more details).

#### serial port

The serial port has four possible modes that are described in detail in the Functional Pin Description Section. These modes are briefly described below and in the Functional Description for Pin 13, WORD/BYTE.

- 1. The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS32011 and TMS320C17.
- 2. The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS32020 and the TMS320C25.
- 3. The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the TMS32011 and TMS320C17.
- 4. The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the TMS32020, TMS320C25, or two SN74299 serial-to-parallel shift registers, which can then interface in parallel to the TMS32010, TMS320C15, to any other digital signal processor, or to external FIFO circuitry.

#### testing

An addendum accompanying this data sheet fully describes the test capabilities of the IC, provided by the design.

### operation of TLC32040 or TLC32042 with internal voltage reference

The internal reference of the TLC32040 and TLC32042 eliminates the need for an external voltage reference and provides overall circuit cost reduction. Thus, the internal reference eases the design task and provides complete control over the performance of the IC. The internal reference is brought out to a pin and is available to the designer. To keep the amount of noise on the reference signal to a minimum, an external capacitor may be connected between REF and ANLG GND.



#### **PRINCIPLES OF OPERATION (continued)**

#### operation of TLC32040, TLC32041, or TLC32042 with external voltage reference

The REF pin may be driven from an external reference circuit if so desired. This external circuit must be capable of supplying 250  $\mu$ A and must be adequately protected from noise such as crosstalk from the analog input.

#### reset

A reset function is provided to initiate serial communications between the AIC and DSP and to allow fast, cost-effective testing during manufacturing. The reset function will initialize all AIC registers, including the control register. After a negative-going pulse on the RESET pin, the AIC will be initialized. This initialization allows normal serial port communications activity to occur between AIC and DSP (see AIC DX Data Word Format section).

#### loopback

This feature allows the user to test the circuit remotely. In loopback, the OUT + and OUT – pins are internally connected to the IN + and IN – pins. Thus, the DAC bits (d15 to d2), which are transmitted to the DX pin, can be compared with the ADC bits (d15 to d2), which are received from the DR pin. An ideal comparison would be that the bits on the DR pin equal the bits on the DX pin. However, in practice there will be some difference in these bits due to the ADC and DAC output offsets.

In loopback, if the IN + and IN – pins are enabled, the external signals on the IN + and IN – pins are ignored. If the AUX IN + and AUX IN – pins are enabled, the external signals on these pins are added to the OUT + and OUT – signals in loopback operation.

The loopback feature is implemented with digital signal processor control by transmitting the appropriate serial port bit to the control register (see AIC Data Word Format section).

PIN		10	DECODIDEION
NAME	NO.	1/0	DESCRIPTION
ANLG GND	17,18		Analog ground return for all internal analog circuits. Not internally connected to DGTL GND.
AUX IN+	24	T	Noninverting auxiliary analog input stage. This input can be switched into the bandpass filter and A/D converter
			path via software control. If the appropriate bit in the Control register is a 1, the auxiliary inputs will replace
			the IN + and IN - inputs. If the bit is a 0, the IN + and IN $-$ inputs will be used (see the AIC DX Data Word
			Format section).
AUX IN -	23	Ι	Inverting auxiliary analog input (see the above AUX IN + pin description).
DGTL GND	9		Digital ground for all internal logic circuits. Not internally connected to ANLG GND.
DR	5	0	This pin is used to transmit the ADC output bits from the AIC to the TMS320 serial port. This transmission
			of bits from the AIC to the TMS320 serial port is synchronized with the SHIFT CLK signal.
DX	12	Т	This pin is used to receive the DAC input bits and timing and control information from the TMS320. This serial
			transmission from the TMS320 serial port to the AIC is synchronized with the SHIFT CLK signal.
EODR	3	0	(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode
			timing, this signal is a low-going pulse that occurs immediately after the 16 bits of A/D information have been
			transmitted from the AIC to the TMS320 serial port. This signal can be used to interrupt a microprocessor
			upon completion of serial communications. Also, this signal can be used to strobe and enable external serial-
			to-parallel shift registers, latches, or external FIFO RAM, and to facilitate parallel data bus communications
		[	between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, this signal goes low
			after the first byte has been transmitted from the AIC to the TMS320 serial port and is kept low until the
			second byte has been transmitted. The TMS32011 or TMS320C17 can use this low-going signal to differentiate
			between the two bytes as to which is first and which is second.

PIN			DECODINE ION
NAME	NO.	1/0	DESCRIPTION
EODX	11	0	(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode
			timing, this signal is a low-going pulse that occurs immediately after the 16 bits of D/A converter and control
1. A. 1.			or register information have been transmitted from the TMS320 serial port to the AIC. This signal can be used
			to interrupt a microprocessor upon the completion of serial communications. Also, this signal can be used
			to strobe and enable external serial-to-parallel shift registers, latches, or an external FIFO RAM, and to facilitate
			parallel data-bus communications between the AIC and the serial-to-parallel shift registers. During the byte-
			mode timing, this signal goes low after the first byte has been transmitted from the TMS320 serial port to
			the AIC and is kept low until the second byte has been transmitted. The TMS32011 or TMS320C17 can use
			this low-going signal to differentiate between the two bytes as to which is first and which is second.
FSR	4	0	In the serial transmission modes, which are described in the WORD/BYTE pin description, the FSR pin is held
			low during bit transmission. When the FSR pin goes low, the TMS320 serial port will begin receiving bits from
			the AIC via the DR pin of the AIC. The most significant DR bit will be present on the DR pin before FSR goes
			low. (See Serial Port Timing and Internal Timing Configuration Diagrams.)
FSX	14	0	When this pin goes low, the TMS320 serial port will begin transmitting bits to the AIC via the
			DX pin of the AIC. In all serial transmission modes, which are described in the WORD/BYTE pin description,
			the FSX pin is held low during bit transmission (see Serial Port Timing and Internal Timing Configuration
			Diagrams).
IN +	26	1	Noninverting input to analog input amplifier stage
IN -	25	1	Inverting input to analog input amplifier stage
MSTR CLK	. 6		The Master Clock signal is used to derive all the key logic signals of the AIC, such as the Shift Clock, the
			switched-capacitor filter clocks, and the A/D and D/A timing signals. The Internal Timing Configuration diagram
			shows how these key signals are derived. The frequencies of these key signals are synchronous submultiples
			of the Master Clock frequency to eliminate unwanted aliasing when the sampled analog signals are transferred
	•		between the switched-capacitor filters and the A/D and D/A converters (see the Internal Timing Configuration).
OUT +	22	0	Noninverting output of analog output power amplifier. Can drive transformer hybrids or high-impedance loads
			directly in either a differential or a single-ended configuration.
001 -	21	0	Inverting output of analog output power amplifier. Functionally identical with and complementary to OUT + .
REF	8	1/0	For the TLC32040 and TLC32042, the internal voltage reference is brought out on this pin. For the TLC32040, I
DECET			A constant function of the second sec
RESET	2	'	A reset function is provided to initialize the IA, IA, IB, RA, RA, RB, and control registers. This
			Ale resisters including the control register. After a populity point and ber
			And registers including the control register. After a negative-going pulse on the RESET
			innut signal. The conversion rate adjust registers. TA' and RA', will be reset to 1. The CONTROL register bits
			will be reset as follows (see AIC DX Data Word Format section)
			d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1
			This initialization allows normal serial-port communication to occur between AIC and DSP
SHIFT CLK	10	0	The Shift Clock signal is obtained by dividing the Master Clock signal frequency by four. This signal is used
			to clock the serial data transfers of the AIC, described in the WORD/BYTE pin description
			below (see the Serial Port Timing and Internal Timing Configuration diagram).
VDD	7		Digital supply voltage, 5 V ±5%
V <sub>CC</sub> +	20		Positive analog supply voltage, 5 V $\pm$ 5%
Vcc –	19		Negative analog supply voltage $-5 \text{ V} \pm 5\%$



	NO	1/0	DESCRIPTION
WORD/BYTE	13	1	This pin, in conjunction with a bit in the CONTROL register, is used to establish one of four serial
			modes. These four serial modes are described below.
			AIC transmit and receive sections are operated asynchronously.
			The following description applies when the AIC is configured to have asynchronous transmit and receive sections.
			If the appropriate data bit in the Control register is a 0 (see the AIC DX Data Word Format), the transmit and
			receive sections will be asynchronous.
			L Serial port directly interfaces with the serial port of the TMS32011 or TMS320C17 and communicates
			in two 8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams).
			1. The FSX or FSR pin is brought low.
			2. One 8-bit byte is transmitted or one 8-bit byte is received.
			4. The ECDA or ECDA pin is brought low.
			4. The FSX or FSR pin emits a positive frame-sync pulse that is four Shift Clock cycles wide
			5. One 8-bit byte is transmitted or one 8-bit byte is received
			6. The FODX or FODB his is brought high
			7. The $\overline{FSX}$ or $\overline{FSR}$ pin is brought high.
			H Serial port directly interfaces with the serial port of the TMS32020_TMS320C25_or TMS320C30
			and communicates in one 16-bit word. The operation sequence is as follows (see Serial Port Timing
			diagrams):
			1. The FSX or FSR pin is brought low.
			2. One 16-bit word is transmitted or one 16-bit word is received.
			3. The FSX or FSR pin is brought high.
			4. The EODX or EODR pin emits a low-going pulse.
			AIC transmit and receive sections are operated synchronously.
			If the appropriate data bit in the Control register is a 1, the transmit and receive sections will be configured
	•		to be synchronous. In this case, the bandpass switched-capacitor filter and the A/D conversion timing will
			be derived from the TX Counter A, TX Counter B, and TA, TA', and TB registers, rather than the RX Counter
			A, RX Counter B, and RA, RA', and RB registers. In this case, the AIC FSX and FSR timing will be identical
			during primary data communication; however, FSR will not be asserted during secondary data communication
			since there is no new A/D conversion result. The synchronous operation sequences are as follows (see Serial
			Port Timing diagrams).
			in two 8 bit bytes. The operation converse is as follows (see Serial Port Timing diagrams):
			1 The FSX and FSR pins are brought low
			2. One 8-bit byte is transmitted and one 8-bit byte is received.
			3. The FODX and FODR pins are brought low.
			4. The FSX and FSR pins emit positive frame-sync pulses that are
			four Shift Clock cycles wide.
			5. One 8-bit byte is transmitted and one 8-bit byte is received.
			6. The EODX and EODR pins are brought high.
			7. The FSX and FSR pins are brought high.
			H Serial port directly interfaces with the serial port of the TMS32020, TMS320C25, or TMS320C30
			and communicates in one 16-bit word. The operation sequence is as follows (see Serial Port Timing
			diagrams):
			1. The FSX and FSR pins are brought low.
			2. One 16-bit word is transmitted and one 16-bit word is received.
			3. The FSX and FSR pins are brought high.
			4. The EUDX or EUDK pins emit low-going pulses.
			Since the transmit and receive sections of the AIC are now synchronous, the AIC serial port, with additional
1			INON and AND gates, will interface to two Six /4233 serial-to-parallel snift registers. Interfacing the AIC to
			the Six74233 Shift register allows the AIC and the digital signal processor. The operation sequences is the same
			bus communications between the Arc and the digital signal processor. The operation sequence is the same
		1	as the above sequence (see Senal Fort Timing diagrams).





INTERNAL TIMING CONFIGURATION

NOTE: Frequency 1, 20.736 MHz, is used to show how 153.6 kHz (for a commercially available modem split-band filter clock), popular speech and modem sampling signal frequencies, and an internal 288-kHz switched-capacitor filter clock can be derived synchronously and as submultiples of the crystal oscillator frequency. Since these derived frequencies are synchronous submultiples of the crystal frequency, aliasing does not occur as the sampled analog signal passes between the analog converter and switched-capacitor filter stages. Frequency 2, 41.472 MHz, is used to show that the AIC can work with high-frequency signals, which are used by high-speed digital signal processors.

<sup>†</sup>Split-band filtering can alternatively be performed after the analog input function via software in the TMS320.

<sup>‡</sup>These control bits are described in the AIC DX Data Word Format section.



#### explanation of internal timing configuration

All of the internal timing of the AIC is derived from the high-frequency clock signal that drives the Master Clock input pin. The Shift Clock signal, which strobes the serial port data between the AIC and DSP, is derived by dividing the Master Clock input signal frequency by four.

SCF Clock Frequency =	$\frac{Master Clock Frequency}{2 \times Contents of Counter A}$
Conversion Frequency =	SCF Clock Frequency Contents of Counter B
Shift Clock Frequency =	Master Clock Frequency 4

TX Counter A and TX Counter B, which are driven by the Master Clock signal, determine the D/A conversion timing. Similarly, RX Counter A and RX Counter B determine the A/D conversion timing. In order for the switched-capacitor low-pass and bandpass filters to meet their transfer function specifications, the frequency of the clock inputs of the switched-capacitor filters must be 288 kHz. If the frequencies of the clock inputs are not 288 kHz, the filter transfer function frequencies are scaled by the ratios of the clock frequencies to 288 kHz. Thus, to obtain the specified filter responses, the combination of Master Clock frequency and TX Counter A and RX Counter A values must yield 288-kHz switched-capacitor clock signals. These 288-kHz clock signals can then be divided by the TX Counter B and RX Counter B to establish the D/A and A/D conversion timings.

TX Counter A and TX Counter B are reloaded every D/A conversion period, while RX Counter A and RX Counter B are reloaded every A/D conversion period. The TX Counter B and RX Counter B are loaded with the values in the TB and RB Registers, respectively. Via software control, the TX Counter A can be loaded with either the TA Register, the TA Register less the TA' Register, or the TA Register plus the TA' Register. By selecting the TA Register less the TA' Register option, the upcoming conversion timing will occur earlier by an amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register option, the upcoming conversion timing will occur earlier be an amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register option, the upcoming conversion timing will occur later by an amount of time that equals TA' times the signal period of the Master Clock. Thus, the D/A conversion timing can be advanced or retarded. An identical ability to alter the A/D conversion timing is provided. In this case, however, the RX Counter A can be programmed via software control with the RA Register, the RA Register less the RA' Register, or the RA Register plus the RA' Register.

The ability to advance or retard conversion timing is particularly useful for modem applications. This feature allows controlled changes in the A/D and D/A conversion timing. This feature can be used to enhance signal-to-noise performance, to perform frequency-tracking functions, and to generate nonstandard modem frequencies.

If the transmit and receive sections are configured to be synchronous (see WORD/BYTE pin description), then both the low-pass and bandpass switched-capacitor filter clocks are derived from TX Counter A. Also, both the D/A and A/D conversion timing are derived from the TX Counter A and TX Counter B. When the transmit and receive sections are configured to be synchronous, the RX Counter A, RX Counter B, RA Register, RA' Register, and RB Registers are not used.



#### AIC DR or DX word bit pattern



#### AIC DX data word format section

d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4	d2	d1	d	0	COMMENTS	
primary DX serial communication protocol						
← d15 (MSB) through d2 go to the D/A	->	0	) (	0	The TX and RX Counter A's are loaded with the TA and RA register	
converter register					values. The TX and RX Counter B's are loaded with TB and RB	
	register values.					
← d15 (MSB) through d2 go to the D/A	-	0	)	1	The TX and RX Counter A's are loaded with the TA + TA' and	
converter register					RA + $RA$ ' register values. The TX and RX Counter B's are loaded	
					with the TB and RB register values. NOTE: $d1 = 0$ , $d0 = 1$ will cause	
					the next D/A and A/D conversion periods to be changed by the	
					addition of TA' and RA' Master Clock cycles, in which TA' and	
4					RA' can be positive or negative or zero. Please refer to	
· · · · · · · · · · · · · · · · · · ·					Table 1. AIC Responses to Improper Conditions.	
← d15 (MSB) through d2 go to the D/A	-	1	- (	0	The TX and RX Counter A's are loaded with the TA - TA' and	
converter register					RA-RA' register values. The TX and RX Counter B's are loaded	
					with the TB and RB register values. NOTE: $d1 = 1$ , $d0 = 0$ will cause	
the next D/A and A/D conversion periods to be changed by th						
					subtraction of TA' and RA' Master Clock cycles, in which TA' and	
-					RA' can be positive or negative or zero. Please refer to	
					Table 1. AIC Responses to Improper Conditions.	
← d15 (MSB) through d2 go to the D/A	->	1		1	The TX and RX Counter A's are loaded with the TA and RA register	
converter register					values. The TX and RX Counter B's are loaded with the TB and	
					RB register values. After a delay of four Shift Clock cycles, a	
					secondary transmission will immediately follow to program the AIC	
					to operate in the desired configuration.	

NOTE: Setting the two least significant bits to 1 in the normal transmission of DAC information (Primary Communications) to the AIC will initiate Secondary Communications upon completion of the Primary Communications.

Upon completion of the Primary Communication, FSX will remain high for four SHIFT CLOCK cycles and will then go low and initiate the Secondary Communication. The timing specifications for the Primary and Secondary Communications are identical. In this manner, the Secondary Communication, if initiated, is interleaved between successive Primary Communications. This interleaving prevents the Secondary Communication from interfering with the Primary Communications and DAC timing, thus preventing the AIC from skipping a DAC output. It is important to note that in the synchronous mode, FSR will not be asserted during Secondary Communications.



secondary DX serial comn	nunication protocol
--------------------------	---------------------

$ x   \leftarrow to TA register \rightarrow  x   \leftarrow to RA register \rightarrow  0 0$	d13 and d6 are MSBs (unsigned binary)			
$(+$ to TA' register $\rightarrow$   x   $\leftarrow$ to RA' register $\rightarrow$   0 1 d14 and d7 are 2's complement sign bits				
<   ← to TB register →   x   ← to RB register →   1 0 d14 and d7 are MSBs (unsigned binary)				
x x x x x x x x x x d7 d6 d5 d4 d3 d2 1 1   ← CONTROL REGISTER	<ul> <li>d2 = 0/1 deletes/inserts the bandpass filter</li> <li>d3 = 0/1 disables/enables the loopback function</li> <li>d4 = 0/1 disables/enables the AUX IN + and AUX IN - pins</li> <li>d5 = 0/1 asynchronous/synchronous transmit and receive sections</li> <li>d6 = 0/1 gain control bits (see Gain Control Section)</li> <li>d7 = 0/1 gain control bits (see Gain Control Section)</li> </ul>			

#### reset function

A reset function is provided to initiate serial communications between the AIC and DSP. The reset function will initialize all AIC registers, including the control register. After power has been applied to the AIC, a negative-going pulse on the RESET pin will initialize the AIC registers to provide an 8-kHz A/D and D/A conversion rate for a 5.184 MHz master clock input signal. The AIC, excepting the CONTROL register, will be initialized as follows (see AIC DX Data Word Format section):

REGISTER	INITIALIZED REGISTER VALUE (HEX)
TA	9
TA'	1
ТВ	24
RA	9
RA′	1
RB	24

The CONTROL register bits will be reset as follows (see AIC DX Data Word Format section):

d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1

This initialization allows normal serial port communications to occur between AIC and DSP. If the transmit and receive sections are configured to operate synchronously and the user wishes to program different conversion rates, only the TA, TA', and TB register need to be programmed, since both transmit and receive timing are synchronously derived from these registers (see the Pin Descriptions and AIC DX Word Format sections).

The circuit shown below will provide a reset on power-up when power is applied in the sequence given under Power-Up Sequence. The circuit depends on the power supplies' reaching their recommended values a minimum of 800 ns before the capacitor charges to 0.8 V above DGTL GND.



#### power-up sequence

To ensure proper operation of the AIC, and as a safeguard against latch-up, it is recommended that a Schottky diode with a forward voltage less than or equal to 0.4 V be connected from  $V_{CC}$  to ANLG GND (see Figure 17). In the absence of such a diode, power should be applied in the following sequence: ANLG GND and DGTL GND,  $V_{CC}$  -, then  $V_{CC}$  + and  $V_{DD}$ . Also, no input signal should be applied until after power-up.

#### AIC responses to improper conditions

The AIC has provisions for responding to improper conditions. These improper conditions and the response of the AIC to these conditions are presented in Table 1 below.

#### AIC register constraints

The following constraints are placed on the contents of the AIC registers:

- 1. TA register must be > 1.
- 2. TA' register can be either positive, negative, or zero.
- 3. RA register must be > 1.
- 4. RA' register can be either positive, negative, or zero.
- 5. (TA register  $\pm$  TA' register) must be > 1.
- 6. (RA register  $\pm$  RA' register) must be > 1.
- 7. TB register must be > 1.

#### TABLE 1. AIC RESPONSES TO IMPROPER CONDITIONS

IMPROPER CONDITION	AIC RESPONSE
TA register + TA' register = 0 or 1	Reprogram TX Counter A with TA register value
TA register - TA' register = 0 or 1	
TA register + TA' register < 0	MODULO 64 arithmetic is used to ensure that a positive value is loaded into the TX Counter A,
	i.e., TA register + TA' register + 40 HEX is loaded into TX Counter A
RA register + RA' register = 0 or 1	Reprogram RX Counter A with RA register value
RA register - RA' register = 0 or 1	
RA register + RA' register = 0 or 1	MODULO 64 arithmetic is used to ensure that a positive value is loaded into RX Counter A,
	i.e., RA register + RA' register + 40 HEX is loaded into RX Counter A
TA register = 0 or 1	AIC is shut down
RA register = 0 or 1	
TB register = 0 or 1	Reprogram TB register with 24 HEX
RB register = 0 or 1	Reprogram RB register with 24 HEX
AIC and DSP cannot communicate	Hold last DAC output

#### improper operation due to conversion times being too close together

If the difference between two successive D/A conversion frame syncs is less that 1/19.2 kHz, the AIC operates improperly. In this situation, the second D/A conversion frame sync occurs too quickly and there is not enough time for the ongoing conversion to be completed. This situation can occur if the A and B registers are improperly programmed or if the A + A' register or A - A' register result is too small. When incrementally adjusting the conversion period via the A + A' register options, the designer should be very careful not to violate this requirement (see diagram below).



## asynchronous operation - more than one receive frame sync occurring between two transmit frame syncs

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. The command to use the incremental conversion period adjust option is sent to the AIC during a FSX frame sync. The ongoing conversion period is then adjusted. However, either Receive Conversion Period A or B may be adjusted. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. Therefore, if there is sufficient time between t1 and t2, the receive conversion period adjustment will be performed during Receive Conversion Period A. Otherwise, the adjustment will be performed during Receive Conversion Period A. Otherwise, the adjustment will be performed during Receive Conversion period adjust another pair of transmit and receive conversion periods, another command must be issued during a subsequent FSX frame (see figure below).



## asynchronous operation — more than one transmit frame sync occurring between two receive frame syncs

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. The command to use the incremental conversion period is then adjust options is sent to the AIC during a FSX frame sync. The ongoing transmit conversion period is then adjusted. However, three possibilities exist for the receive conversion period adjustment in the diagram as shown in the figure below. If the adjustment command is issued during Transmit Conversion Period A, Receive Conversion Period A will be adjusted if there is sufficient time between t1 and t2. Or, if there is not sufficient time between t1 and t2, Receive Conversion Period B will be adjusted. Or, the receive portion of an adjustment command may be ignored if the adjustment command is sent during a receive conversion period, which is already being or will be adjusted due to a prior adjustment command. For example, if adjustment commands are issued during Transmit Conversion Periods A, B, and C, the first two commands may cause Receive Conversion Periods A and B to be adjusted, while the third receive adjustment command is ignored. The third adjustment command is ignored since it was issued during Receive Conversion Period B, which already will be adjusted via the Transmit Conversion Period B adjustment command.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

asynchronous operation — more than one set of primary and secondary DX serial communication occurring between two receive frame sync (see AIC DX Data Word Format section)

The TA, TA', TB, and control register information that is transmitted in the secondary communications is always accepted and is applied during the ongoing transmit conversion period. If there is sufficient time between t1 and t2, the TA, RA', and RB register information, which is sent during Transmit Conversion Period A, will be applied to Receive Conversion Period A. Otherwise, this information will be applied during Receive Conversion Period A. RA', and RB register information has already been received and is being applied during an ongoing conversion period, any subsequent RA, RA', or RB information that is received during this receive conversion period will be disregarded (see diagram below).



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC+</sub> (see Note 1)	-0.3 V to 15 V
Supply voltage, VDD	-0.3 V to 15 V
Output voltage, VO	-0.3 V to 15 V
Input voltage, VI	-0.3 V to 15 V
Digital ground voltage	-0.3 V to 15 V
Operating free-air temperature range: TLC32040I, TLC32041I, TLC32042I	-40°C to 85°C
TLC32040C, TLC32041C, TLC32042C	0°C to 70°C
Storage temperature range	-65°C to 150°C
Case temperature for 10 seconds: FN package	<b>260°C</b>
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	260°C

NOTE 1: Voltage values for maximum ratings are with respect to VCC - .



#### recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT		
Supply voltage, V <sub>CC +</sub> (see Note 2)	voltage, V <sub>CC+</sub> (see Note 2) 4.75 5 5.25				V	
Supply voltage, V <sub>CC</sub> (see Note 2)	-4.75	- 5	- 5.25	V		
Digital supply voltage, VDD (see Note 2)	4.75	5	5.25	V		
Digital ground voltage with respect to ANLG GNI		0		V		
Reference input voltage, Vref(ext) (see Note 2)		2		4	V	
High-level input voltage, VIH		2		V <sub>DD</sub> +0.3	v	
Low-level input voltage, VIL (see Note 3)	-0.3		0.8	V		
Load resistance at OUT + and/or OUT - , RL	300			Ω		
Load capacitance at OUT + and/or OUT - , CL			100	pF		
MSTR CLK frequency (see Note 4)		0.075	5	10.368	MHz	
Analog input amplifier common mode input volta	ge (see Note 5)			±1.5	V	
A/D or D/A conversion rate				19.2	kHz	
Conversion rate				20	kHz	
Operating free six topperature T	TLC32040I, TLC32041I, TLC32042I	- 40		85	°C	
operating nee-an temperature, 1 A	TLC32040C, TLC32041C, TLC32042C	0		70	1	

NOTES: 2. Voltages at analog inputs and outputs, REF, V<sub>CC+</sub>, and V<sub>CC-</sub>, are with respect to the ANLG GND terminal. Voltages at digital inputs and outputs and V<sub>DD</sub> are with respect to the DGTL GND terminal.

3. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

4. The bandpass and low-pass switched-capacitor filter response specifications apply only when the switched-capacitor clock frequency is 288 kHz. For switched-capacitor filter clocks at frequencies other than 288 kHz, the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.

5. This range applies when (IN + - IN -) or (AUX IN + - AUX IN -) equals ±6 V.



# electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 V$ , $V_{CC-} = -5 V$ , $V_{DD} = 5 V$ (unless otherwise noted)

#### total device, MSTR CLK frequency = 5.184 MHz, outputs not loaded

	PARAMETER		TEST CONDITIONS	MIN	TYPT	MAX	UNIT	
∨он	High-level output voltage	$V_{DD} = 4.75 V$ , $I_{OH} = -300 \mu A$	2.4			V		
VOL	Low-level output voltage		$V_{DD} = 4.75 V$ , $I_{OL} = 2 mA$			0.4	V	
100	Supply surrent from Vee	TLC3204-C				35		
'CC +	Supply current nom vCC+	TLC3204-1				40		
	Supply surrent from M++	TLC3204-C				- 35	<b>m</b> A	
·CC -	Supply content from vCC =	TLC3204-1				- 40	''' <b>^</b>	
IDD	IDD Supply current from VDD		<sup>f</sup> MSTR CLK = 5.184 MHz			. 7	mA	
V <sub>ref</sub>	Vref Internal reference output voltage			3		3.3	V	
	Temperature coefficient of inter	nal			100		nnm/90	
αVref	reference voltage				100		ppm/~C	
ro	Output resistance at REF				100		kΩ	

#### receive amplifier input

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	A/D converter offset error (filters bypassed)	· · · · · · · · · · · · · · · · · · ·		25	65	mV
	A/D converter offset error (filters in)			25	65	mV
CMRR	Common-mode rejection ratio at IN + , IN - ,	Can Nata 6				ар
	or AUX IN+, AUX IN-	See Note 6		55	1	uв
	Input resistance at IN + , IN -			100		<b>L</b> O
1	or AUX IN+, AUX IN-, REF			100		K17

#### transmit filter output

	PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
Vaa	Output offset voltage at OUT + or OUT -			15	75	m\/
•00	(single-ended relative to ANLG GND)		15		75	v
Varia	Maximum peak output voltage swing across	$R_L \geq 300 \Omega$ ,	. 3			v
VOM	R <sub>L</sub> at OUT + or OUT - (single-ended)	Offset voltage = 0	± 3		v	
Value	Maximum peak output voltage swing between	P. > 600.0	+6			v
VOM	OUT + and OUT - (differential output)	HL 2 000 1	ΞŪ			v

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTE 6: The test condition is a 0-dBm, 1-kHz input signal with an 8-kHz conversion rate.



#### electrical characteristics over recommended operating free-air temperature range, VCC + = 5 V, $V_{CC-} = -5 V$ , $V_{DD} = 5 V$ (unless otherwise noted)

#### system distortion specifications, SCF clock frequency = 288 kHz

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Attenuation of second harmonic of	single-ended	$V_{in} = -0.1 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		70		d٩
A/D input signal	differential	See Note 7	62	70		uв
Attenuation of third and higher	single-ended	$V_{in} = -0.1 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		65		96
harmonics of A/D input signal	differential	See Note 7	57	65		uв
Attenuation of second harmonic of	single-ended	$V_{in} = -0 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		70		aD
D/A input signal	differential	See Note 7	62	70		uв
Attenuation of third and higher	single-ended	$V_{in} = -0 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		65		dD
harmonics of D/A input signal	differential	See Note 7	57	65		uв

#### A/D channel signal-to-distortion ratio

DADAMETED	TEST CONDITIONS	$A_v = 1^{\ddagger}$	$A_v = 2^{\ddagger}$	$A_v = 4^{\ddagger}$	
PARAMETER	(see Note 7)	MIN MAX	MIN MAX	MIN MAX	UNIT
	$V_{in} = -6 \text{ dB to } -0.1 \text{ dB}$	58	> 58 §	> 58 §	
	$V_{in} = -12 \text{ dB to } -6 \text{ dB}$	58	58	> 58 §	]
	$V_{in} = -18  dB  to  -12  dB$	56	58	58	
	$V_{in} = -24 \text{ dB to} - 18 \text{ dB}$	50	56	58	
A/D channel signal-to-distortion ratio	$V_{in} = -30 \text{ dB to} -24 \text{ dB}$	44	50	56	dB
	$V_{in} = -36 \text{ dB to} - 30 \text{ dB}$	38	44	50	1
	$V_{in} = -42 \text{ dB to } -36 \text{ dB}$	32	38	44	
	$V_{in} = -48 \text{ dB to} -42 \text{ dB}$	26	32	38	]
	$V_{in} = -54 \text{ dB to} - 48 \text{ dB}$	20	26	32	]

#### D/A channel signal-to-distortion ratio

PARAMETER	TEST CONDITIONS (see Note 7)	MIN MAX	UNIT
	$V_{in} = -6 \text{ dB to } -0.1 \text{ dB}$	58	
	$V_{in} = -12 \text{ dB to } -6 \text{ dB}$	58	
	$V_{in} = -18  dB  to  -12  dB$	56	1
	$V_{in} = -24 \text{ dB to} - 18 \text{ dB}$	50	
D/A channel signal-to-distortion ratio	$V_{in} = -30 \text{ dB to } -24 \text{ dB}$	44	dB
	$V_{in} = -36 \text{ dB} \text{ to} -30 \text{ dB}$	38	
	$V_{in} = -42 \text{ dB to } -36 \text{ dB}$	32	
	$V_{in} = -48 \text{ dB} \text{ to} -42 \text{ dB}$	26	
	$V_{in} = -54 \text{ dB to } -48 \text{ dB}$	20	

#### gain and dynamic range

PARAMETER	TEST CONDITIONS	MIN TYP <sup>†</sup> MAX	UNIT
Absolute transmit gain tracking error while transmitting	-48 dB to 0 dB signal range,	+0.05 +0.15	dB
into 600 Ω	See Note 8	±0.05 ±0.15	uв
	- 48 dB to 0 dB signal range,	0.05 0.15	-dD
Absolute receive gain tracking error	See Note 8	±0.05 ±0.15	dB

8. Gain tracking is relative to the absolute gain at 1 kHz and 0 dB (0 db relative to  $V_{ref}$ ).



<sup>&</sup>lt;sup>†</sup>All typical values are at T<sub>A</sub> = 25 °C. <sup>‡</sup>A<sub>V</sub> is the programmable gain of the input amplifier. <sup>§</sup>A value > 58 is overrange and signal clipping occurs. NOTES: 7. The test condition is a 1-kHz input signal with an 8-kHz conversion rate (0 dB relative to V<sub>ref</sub>). The load impedance for the DAC is 600 Ω.

#### TYPT PARAMETER TEST CONDITIONS MIN MAX UNIT Idle channel, supply signal f = 0 to 30 kHz 30 V<sub>CC</sub> + or V<sub>CC</sub> - supply voltage dB at 200 mV p-p measured rejection ratio, receive channel f = 30 kHz to 50 kHz 45 at DR (ADC output) V<sub>CC</sub> + or V<sub>CC</sub> - supply voltage Idle channel, supply signal f = 0 to 30 kHz 30 at 200 mV p-p measured rejection ratio, transmit channel dB f = 30 kHz to 50 kHz 45 (single-ended) at OUT + Crosstalk attenuation, transmit-to-receive (single-ended) 80 dB

#### power supply rejection and crosstalk attenuation

#### delay distortion, SCF clock frequency = 288 kHz $\pm 2\%$ , input (IN + - IN -) is $\pm 3$ -V sinewave

Please refer to filter response graphs for delay distortion specifications.

# TLC32040 and TLC32041 bandpass filter transfer function (see curves), SCF clock frequency = 288 kHz $\pm 2\%$ , input (IN + - IN -) is a $\pm 3$ -V sinewave (see Note 9)

PARAMETER	TEST CON	TEST CONDITIONS			UNIT
		f = 100 Hz		- 42	
Filter Cain	Input signal reference is 0 dB	f = 170 Hz		- 25	
Filter Gain		$300 \text{ Hz} \le f \le 3.4 \text{ kHz}$	-0.5	0.5	dB
(see Note 10)		f = 4  kHz		- 16	
		f ≥ 4.6 kHz		<u>~</u> 58	

## TLC32042 bandpass filter transfer function (see curves), SCF clock frequency = 288 kHz $\pm 2\%$ , input (IN + - IN -) is a $\pm 3$ -V sinewave (see Note 9)

PARAMETER	TEST CON	DITIONS	MIN	MAX	UNIT
		f = 100 Hz		- 27	
Filter Cain	Input signal reference is 0 dB	f = 170 Hz		- 2	l l
Filter Gain		$300 \text{ Hz} \le f \le 3.4 \text{ kHz}$	-0.5	0.5	dB
(see Note TO)		f = 4 kHz		- 16	]
		f ≥ 4.6 kHz		- 58	

#### low-pass filter transfer function, SCF clock frequency = $288 \text{ kHz} \pm 2\%$ (see Note 9)

	.PARAMETER	TEST COND	ITIONS	MIN	MAX	UNIT
			f ≤ 3.4 kHz	- 0.5	0.5	
	Filter Gain (see Note 10)	Output signal reference is 0 dB	f = 3.6 kHz		- 4	
			f = 4  kHz		- 30	aв
			f ≥ 4.4 kHz		- 58	

#### serial port

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
∨он	High-level output voltage	l <sub>OH</sub> = -300 μA	2.4			V
VOL	Low-level output voltage	$l_{OL} = 2 \text{ mA}$			0.4	V
4	Input current	,			± 10	μA
CI	Input capacitance			15		pF
CO	Output capacitance			15		pF

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTES: 9. The above filter specifications are for a switched-capacitor filter clock range of 288 kHz ± 2%. For switched-capacitor filter clocks at frequencies other than 288 kHz ± 2%, the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.

10. The filter gain outside of the passband is measured with respect to the gain at 1 kHz. The filter gain within the passband is measured with respect to the average gain within the passband. The passbands are 300 to 3400 Hz and 0 to 3400 Hz for the bandpass and lowpass filters respectively.



operating characteristics over recommended operating free-air temperature range, V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, V<sub>DD</sub> = 5 V

#### noise (measurement includes low-pass and bandpass switched-capacitor filters)

PARAMETER		TEST CONDITIONS	TYP	MAX	UNIT
Transmit noise	single-ended		200		μV rms
	differential	DX input = 0000000000000, constant input code	300	500	μV rms
					dBrncO
Receive noise (see Note 11)		Inputs grounded, gain = 1		475	μV rms
					dBrncO

#### timing requirements

#### serial port recommended input signals

	PARAMETER	MIN	MAX	UNIT
t <sub>c</sub> (MCLK)	Master clock cycle time	95		ns
tr(MCLK)	Master clock rise time		10	ns
tf(MCLK)	Master clock fall time		10	ns
	Master clock duty cycle	42%	58%	
	RESET pulse duration (see Note 12)	800		ns
t <sub>su</sub> (DX)	DX setup time before SCLK1	20		ns
th(DX)	DX hold time after SCLK1	tc(SCLK)/4		ns

<sup>†</sup> All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTES: 11. This noise is referred to the input with a buffer gain of one. If the buffer gain is two or four, the noise figure will be correspondingly reduced. The noise is computed by statistically evaluating the digital output of the A/D converter.

12. RESET pulse duration is the amount of time that the reset pin is held below 0.8 V after the power supplies have reached their recommended values.



## operating characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 V$ , $V_{CC-} = -5 V$ , $V_{DD} = 5 V$ (continued)

#### serial port - AIC output signals

	PARAMETER	MIN	MAX	UNIT
t <sub>c(SCLK)</sub>	Shift clock (SCLK) cycle time	380		ns
tf(SCLK)	Shift clock (SCLK) fall time		50	ns
tr(SCLK)	Shift clock (SCLK) rise time		50	ns
	Shift clock (SCLK) duty cycle	45	55	%
td(CH-FL)	Delay from SCLK↑ to FSR/FSX↓		90	ns
td(CH-FH)	Delay from SCLK1 to FSR/FSX1		90	ns
td(CH-DR)	DR valid after SCLK1		90	ns
tdw(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in word mode		90	ns
tdw(CH-EH)	Delay from SCLK1 to EODX/EODR1 in word mode		90	ns
tf(EODX)	EODX fall time		15	ns
tf(EODR)	EODR fall time		15	ns
tdb(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in byte mode		100	ns
tdb(CH-EH)	Delay from SCLK1 to EODX/EODR1 in byte mode		100	ns

#### TABLE 2. GAIN CONTROL TABLE (ANALOG INPUT SIGNAL REQUIRED FOR FULL-SCALE A/D CONVERSION)

	CONTROL REGISTER BITS			A/D CONVERSION
INFOT CONFIGURATIONS	d6	d7	ANALUG INPUT	RESULT
Differential configuration	1	1	±6 V	full-scale
Analog input = IN + - IN -	0	0		
= AUX IN + - AUX IN -	1	0	±3 V	full-scale
	0	1	±1.5 V	full-scale
Single-ended configuration	1	1	±3 V	half-scale
Analog input = IN + - ANLG GND	0	0		
= AUX IN + - ANLG GND	1	0	± 3 V	full-scale
	0	1	± 1.5 V	full-scale

<sup>†</sup> In this example, V<sub>ref</sub> is assumed to be 3 V. In order to minimize distortion, it is recommended that the analog input not exceed 0.1 dB below full scale.





FIGURE 2. AUX IN + AND AUX IN -GAIN CONTROL CIRCUITRY



#### sin x/x correction section

The AIC does not have sin x/x correction circuitry after the digital-to-analog converter. Sin x/x correction can be accomplished easily and efficiently in digital signal processor (DSP) software. Excellent correction accuracy can be achieved to a band edge of 3000 Hz by using a first-order digital correction filter. The results, which are shown below, are typical of the numerical correction accuracy that can be achieved for sample rates of interest. The filter requires only seven instruction cycles per sample on the TMS320 DSPs. With a 200-ns instruction cycle, nine instructions per sample represents an overhead factor of 1.4% and 1.7% for sampling rates of 8000 Hz and 9600 Hz, respectively. This correction will add a slight amount of group delay at the upper edge of the 300–3000-Hz band.

#### sin x/x roll-off for a zero-order hold function

The sin x/x roll-off for the AIC DAC zero-order hold function at a band-edge frequency of 3000 Hz for the various sampling rates is shown in the table below.

f <sub>s</sub> (Hz)	$20 \log \frac{\sin \pi f/f_s}{\pi f/f_s}$ (f = 3000 Hz) (dB)
7200	- 2.64
8000	- 2.11
9600	- 1.44
14400	-0.63
19200	- 0.35

TABLE 3. sin x/x ROLL-OFF

Note that the actual AIC sin x/x roll-off will be slightly less than the above figures, because the AIC has less than a 100-% duty cycle hold interval.

#### correction filter

To compensate for the sin x/x roll-off of the AIC, a first-order correction filter shown below, is recommended.



The difference equation for this correction filter is:

 $y_{i+1} = p2(1-p1) (u_{i+1}) + p1 y_i$ 

where the constant p1 determines the pole locations.

The resulting squared magnitude transfer function is:

$$|H(f)|^2 = \frac{p2^2 (1-p1)^2}{1 - 2p1 \cos(2 \pi f/f_s) + p1^2}$$



#### correction results

Table 4 below shows the optimum p values and the corresponding correction results for 8000-Hz and 9600-Hz sampling rates.

f (Hz)	ERROR (dB) f <sub>s</sub> = 8000 Hz p1 = -0.14813 p2 = 0.9888	ERROR (dB) $f_s = 9600 \text{ Hz}$ p1 = -0.1307 p2 = 0.9951	
300	- 0.099	-0.043	
600	- 0.089	- 0.043	
900	- 0.054	0	
1200	~ 0.002	0	
1500	0.041	0	
1800	0.079	0.043	
2100	0.100	0.043	
2400	0.091	0.043	
2700	-0.043	0	
3000	- 0.102	- 0.043	



#### TMS320 software requirements

The digital correction filter equation can be written in state variable form as follows:

$$Y = k1Y + k2U$$

where k1 equals p1 (from the preceding page), k2 equals (1 - p1)p2 (from the preceding page), Y is the filter state, and U is the next I/O sample. The coefficients k1 and k2 must be represented as 16-bit integers. The SACH instruction (with the proper shift) will yield the correct result. With the assumption that the TMS320 processor page pointer and memory configuration are properly initialized, the equation can be executed in seven instructions or seven cycles with the following program:

ZAC LT K2 MPY U LTA K1 MPY Y APAC SACH (dma), (shift)













FIGURE 4. TMS32010-TLC32040/TLC32041/TLC32042 INTERFACE CIRCUIT









### **TYPICAL CHARACTERISTICS**

- NOTES: A. Maximum relative delay (0 Hz to 600 Hz) = 125  $\mu$ s.
  - B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm 50 \ \mu$ s.
  - C. Absolute delay (600 Hz to 3000 Hz) = 700  $\mu$ s.
  - D. Test conditions are V<sub>CC</sub> +, V<sub>CC</sub> -, and V<sub>DD</sub> within recommended operating conditions, SCF clock f = 288 kHz + 2%, input =  $\pm 3$ -V sinewave, and T<sub>A</sub> = 25 °C.

**FIGURE 6** 





- NOTES: A. Maximum relative delay (200 Hz to 600 Hz) = 3350  $\mu$ s.
  - B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm$  50  $\mu$ s.
  - C. Absolute delay (600 Hz to 3000 Hz) = 1230  $\mu$ s
  - D. Test conditions are V<sub>CC+</sub>, V<sub>CC-</sub>, and V<sub>DD</sub> within recommended operating conditions, SCF clock f = 288 kHz  $\pm 2\%$ , input =  $\pm 3$ -V sinewave, and T<sub>A</sub> = 25 °C.

**FIGURE 7** 





- NOTES: A. Maximum relative delay (200 Hz to 600 Hz) = 3350  $\mu$ s.
  - B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm 50 \ \mu$ s.
  - C. Absolute delay (600 Hz to 3000 Hz) =  $1080 \ \mu s$ .
  - D. Test conditions are V<sub>CC+</sub>, V<sub>CC-</sub>, and V<sub>DD</sub> within recommended operating conditions, SCF clock f = 288 kHz  $\pm 2\%$ , input =  $\pm 3$ -V sinewave, and T<sub>A</sub> = 25 °C.

#### FIGURE 8


## TLC32040I, TLC32040C, TLC32041I, TLC32041C, TLC32042I, TLC32042C ANALOG INTERFACE CIRCUITS



**TYPICAL CHARACTERISTICS** 

NOTE: Test conditions are V<sub>CC</sub> + , V<sub>CC</sub> - , and V<sub>DD</sub> within recommended operating conditions set clock f = 288 kHz ± 2%, and T<sub>A</sub> = 25°C.



## TLC32040I, TLC32040C, TLC32041I, TLC32041C, TLC32042I, TLC32042C ANALOG INTERFACE CIRCUITS



NOTE: Test conditions are V<sub>CC</sub> + , V<sub>CC</sub> - , and V<sub>DD</sub> within recommended operating conditions set clock f = 288 kHz ± 2%, and T<sub>A</sub> = 25 °C.



## TLC32040I, TLC32040C, TLC32041I, TLC32041C, TLC32042I, TLC32042C ANALOG INTERFACE CIRCUITS

#### **TYPICAL APPLICATION INFORMATION**



 $C = 0.2 \mu F$ , CERAMIC





## FIGURE 18. EXTERNAL REFERENCE CIRCUIT FOR TLC32041

<sup>†</sup>Thomson Semiconductors



D3098, MARCH 1988-REVISED DECEMBER 1988

- Advanced LinCMOS<sup>™</sup> Silicon-Gate Process Technology
- 14-Bit Dynamic Range ADC and DAC
- 16-Bit Dynamic Range Input with Programmable Gain
- Variable ADC and DAC Sampling Rate Up to 19,200 Samples per Second
- Switched-Capacitor Antialiasing Input Filter and Output-Reconstruction Filter
- Serial Port for Direct Interface to TMS320C17, TMS32020, TMS320C25, and TMS320C30 Digital Processors
- Synchronous or Asynchronous ADC and DAC Conversion Rates with Programmable Incremental ADC and DAC Conversion Timing Adjustments
- Serial Port Interface to SN74299 Serial-to-Parallel Shift Register for Parallel Interface to TMS32010, TMS320C15, or Other Digital Processors
- Internal Reference for Normal Operation and External Purposes, or Can Be Overridden by External Reference

#### description

The TLC32044 is a complete analog-to-digital and digital-to-analog input/output system on a single monolithic CMOS chip. This device integrates a bandpass switched-capacitor antialiasing input filter, a 14-bit-resolution A/D converter, four microprocessor-compatible serial port modes, a 14-bit-resolution D/A converter, and a low-pass switched-capacitor outputreconstruction filter. The device offers numerous combinations of Master Clock input frequencies and conversion/sampling rates, which can be changed via digital processor control.



NU – Nonusable; no external connection should be made to these pins. See Table 2.

Typical applications for this IC include speech encryption for digital transmission, speech recognition/storage systems, speech synthesis, modems (7.2-, 8-, 9.6-, 14.4-, and 19.2-kHz sampling rate), analog interface for digital signal processors (DSPs), industrial process control, biomedical instrumentation, acoustical signal processing, spectral analysis, data acquisition, and instrumentation recorders. Four serial modes, which allow direct interface to the TMS320C17, TMS32020, TMS320C25, and TMS320C30 digital signal

Advanced LinCMOS™ is a trademark of Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.

#### description (continued)

processors, are provided. Also, when the transmit and receive sections of the Analog Interface Circuit (AIC) are operating synchronously, it will interface to two SN74299 serial-to-parallel shift registers. These serial-to-parallel shift registers can then interface in parallel to the TMS32010, TMS320C15, other digital signal processors, or external FIFO circuitry. Output data pulses are emitted to inform the processor that data transmission is complete or to allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of the IC can be selected and adjusted coincidentally with signal processing via software control.

The antialiasing input filter comprises eighth-order and fourth-order CC-type (Chebyshev/elliptic transitional) low-pass and high-pass filters, respectively. The input filter is implemented in switched-capacitor technology and is preceded by a continuous time filter to eliminate any possibility of aliasing caused by sampled data filtering. When only low-pass filtering is desired, the high-pass filter can be switched out of the signal path. A selectable, auxiliary, differential analog input is provided for applications where more than one analog input is required.

The A/D and D/A architectures ensure no missing codes and monotonic operation. An internal voltage reference is provided to ease the design task and to provide complete control over the performance of the IC. The internal voltage reference is brought out to a pin and is available to the designer. Separate analog and digital voltage supplies and grounds are provided to minimize noise and ensure a wide dynamic range. Also, the analog circuit path contains only differential circuitry to keep noise to an absolute minimum. The only exception is the DAC sample-and-hold, which utilizes pseudo-differential circuitry.

The output-reconstruction filter is an eighth-order CC-type (Chebyshev/elliptic transitional low-pass filter) followed by a second-order (sin x)/x correction filter) and is implemented in switched-capacitor technology. This filter is followed by a continuous-time filter to eliminate images of the digitally encoded signal. The on-board (sin x)/x correction filter can be switched out of the signal path using digital signal processor control, if desired.

The TLC32044I is characterized for operation from -40 °C to 85 °C, and the TLC32044C is characterized for operation from 0 °C to 70 °C.





#### functional block diagram

PRINCIPLES OF OPERATION

#### analog input

Two sets of analog inputs are provided. Normally, the IN + and IN - input set is used; however, the auxiliary input set, AUX IN + and AUX IN -, can be used if a second input is required. Each input set can be operated in either differential or single-ended modes, since sufficient common-mode range and rejection are provided. The gain for the IN +, IN -, AUX IN +, and AUX IN - inputs can be programmed to be either 1, 2, or 4 (see Table 2). Either input circuit can be selected via software control. It is important to note that a wide dynamic range is assured by the differential internal analog architecture and by the separate analog and digital voltage supplies and grounds.

## A/D bandpass filter, A/D bandpass filter clocking, and A/D conversion timing

The A/D high-pass filter can be selected or bypassed via software control. The frequency response of this filter is presented in the following pages. This response results when the switched-capacitor filter clock frequency is 288 kHz and the A/D sample rate is 8 kHz. Several possible options can be used to attain a 288-kHz switched-capacitor filter clock. When the filter clock frequency is not 288 kHz, the low-pass filter transfer function is frequency-scaled by the ratio of the actual clock frequency to 288 kHz. The ripple bandwidth and 3-dB low-frequency roll-off points of the high-pass section are 150 and 100 Hz, respectively. However, the high-pass section low-frequency roll-off is frequency-scaled by the ratio of the A/D sample rate to 8 kHz.

The Internal Timing Configuration and AIC DX Data Word Format sections of this data sheet indicate the many options for attaining a 288-kHz bandpass switched-capacitor filter clock. These sections indicate that the RX Counter A can be programmed to give a 288-kHz bandpass switched-capacitor filter clock for several Master Clock input frequencies.



## PRINCIPLES OF OPERATION (continued)

The A/D conversion rate is then attained by frequency-dividing the 288-kHz bandpass switched-capacitor filter clock with the RX Counter B. Thus, unwanted aliasing is prevented because the A/D conversion rate is an integral submultiple of the bandpass switched-capacitor filter sampling rate, and the two rates are synchronously locked.

#### A/D converter performance specifications

Fundamental performance specifications for the A/D converter circuitry are presented in the A/D converter operating characteristics section of this data sheet. The realization of the A/D converter circuitry with switched-capacitor techniques provides an inherent sample-and-hold.

#### analog output

The analog output circuitry is an analog output power amplifier. Both noninverting and inverting amplifier outputs are brought out of the IC. This amplifier can drive transformer hybrids or low-impedance loads directly in either a differential or single-ended configuration.

#### D/A low-pass filter, D/A low-pass filter clocking, and D/A conversion timing

The frequency response of this filter is presented in the following pages. This response results when the low-pass switched-capacitor filter clock frequency is 288 kHz. Like the A/D filter, the transfer function of this filter is frequency-scaled when the clock frequency is not 288 kHz. A continuous-time filter is provided on the output of the (sin x)/x filter to eliminate the periodic sample data signal information, which occurs at multiples of the 288-kHz switched-capacitor filter clock. The continuous time filter also greatly attenuates any switched-capacitor clock feedthrough.

The D/A conversion rate is attained by frequency-dividing the 288-kHz switched-capacitor filter clock with TX Counter B. Thus, unwanted aliasing is prevented because the D/A conversion rate is an integral submultiple of the switched-capacitor low-pass filter sampling rate, and the two rates are synchronously locked.

#### asynchronous versus synchronous operation

If the transmit section of the AIC (low-pass filter and DAC) and receive section (bandpass filter and ADC) are operated asynchronously, the low-pass and bandpass filter clocks are independently generated from the Master Clock signal. Also, the D/A and A/D conversion rates are independently determined. If the transmit and receive sections are operated synchronously, the low-pass filter clock drives both low-pass and bandpass filters. In synchronous operation, the A/D conversion timing is derived from, and is equal to, the D/A conversion timing. (See description of the WORD/BYTE pin in the Pin Functional Description Section.)

#### D/A converter performance specifications

Fundamental performance specifications for the D/A converter circuitry are presented in the D/A converter operating characteristics section of the data sheet. The D/A converter has a sample-and-hold that is realized with a switched-capacitor ladder.

#### system frequency response correction

 $(\sin x)/x$  correction for the D/A converter's zero-order sample-and-hold output can be provided by an onboard second-order  $(\sin x)/x$  correction filter. This  $(\sin x)/x$  correction filter can be inserted into or deleted from the signal path by digital signal processor control. When inserted, the  $(\sin x)/x$  correction filter follows the switched-capacitor low-pass filter. When the TB register (see Internal Timing Configuration section) equals 36, the correction results of Figures 11 and 12 will be obtained.



## **PRINCIPLES OF OPERATION (continued)**

 $(\sin x)/x$  correction can also be accomplished by deleting the on-board second-order correction filter and performing the  $(\sin x)/x$  correction in digital signal processor software. The system frequency response can be corrected via DSP software to  $\pm 0.1$  dB accuracy to a band-edge of 3000 Hz for all sampling rates. This correction is accomplished with a first-order digital correction filter, which requires only seven TMS320 instruction cycles. With a 200-ns instruction cycle, seven instructions represent an overhead factor of only 1.1% and 1.3% for sampling rates of 8 and 9.6 kHz, respectively (see the  $(\sin x)/x$  Correction Section for more details).

### serial port

The serial port has four possible modes that are described in detail in the Functional Pin Description Section. These modes are briefly described below and in the Functional Description for Pin 13, WORD/BYTE.

- 1. The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS320C17.
- 2. The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS32020, TMS320C25, and the TMS320C30.
- 3. The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the TMS320C17.
- 4. The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the TMS32020, TMS320C25, TMS320C30, or two SN74299 serial-to-parallel shift registers, which can then interface in parallel to the TMS32010, TMS320C15, to any other digital signal processor, or to external FIFO circuitry.

#### operation of TLC32044 with internal voltage reference

The internal reference of the TLC32044 eliminates the need for an external voltage reference and provides overall circuit cost reduction. Thus, the internal reference eases the design task and provides complete control over the performance of the IC. The internal reference is brought out to a pin and is available to the designer. To keep the amount of noise on the reference signal to a minimum, an external capacitor may be connected between REF and ANLG GND.

#### operation of TLC32044 with external voltage reference

The REF pin may be driven from an external reference circuit if so desired. This external circuit must be capable of supplying 250  $\mu$ A and must be adequately protected from noise such as crosstalk from the analog input.

## reset

A reset function is provided to initiate serial communications between the AIC and DSP and to allow fast, cost-effective testing during manufacturing. The reset function will initialize all AIC registers, including the control register. After a negative-going pulse on the RESET pin, the AIC will be initialized. This initialization allows normal serial port communications activity to occur between AIC and DSP (see AIC DX Data Word Format section).



## **PRINCIPLES OF OPERATION (continued)**

## loopback

This feature allows the user to test the circuit remotely. In loopback, the OUT + and OUT – pins are internally connected to the IN + and IN – pins. Thus, the DAC bits (d15 to d2), which are transmitted to the DX pin, can be compared with the ADC bits (d15 to d2), which are received from the DR pin. An ideal comparison would be that the bits on the DR pin equal the bits on the DX pin. However, in practice there will be some difference in these bits due to the ADC and DAC output offsets.

The loopback feature is implemented with digital signal processor control by transmitting the appropriate serial port bit to the control register (see AIC Data Word Format section).

PIN			DECODIDECON								
NAME	NO.	1/0	DESCRIPTION								
ANLG GND	17,18		Analog ground return for all internal analog circuits. Not internally connected to DGTL GND.								
AUX IN +	24	1	Noninverting auxiliary analog input stage. This input can be switched into the bandpass filter and A/D converter								
			path via software control. If the appropriate bit in the Control register is a 1, the auxiliary inputs will								
			the IN + and IN - inputs. If the bit is a 0, the IN + and IN - inputs will be used (see the AIC DX Data Word								
			Format section).								
AUX IN -	23	11	Inverting auxiliary analog input (see the above AUX IN + pin description).								
DGTL GND	9		Digital ground for all internal logic circuits. Not internally connected to ANLG GND.								
DR	5	0	This pin is used to transmit the ADC output/bits from the AIC to the TMS320 serial port. This transmission								
			of bits from the AIC to the TMS320 serial port is synchronized with the SHIFT CLK signal.								
DX	12	1	This pin is used to receive the DAC input bits and timing and control information from the TMS320. This serial								
	-		transmission from the TMS320 serial port to the AIC is synchronized with the SHIFT CLK signal.								
EODR	3	0	(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode								
			timing, this signal is a low-going pulse that occurs immediately after the 16 bits of A/D information have been								
			transmitted from the AIC to the TMS320 serial port. This signal can be used to interrupt a microprocessor								
			upon completion of serial communications. Also, this signal can be used to strobe and enable external serial-								
			to-parallel shift registers, latches, or external FIFO RAM, and to facilitate parallel data bus communications								
			between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, this signal goes low								
			after the first byte has been transmitted from the AIC to the TMS320 serial port and is kept low until the								
			second byte has been transmitted. The TMS320C17 can use this low-going signal to differentiate between								
			the two bytes as to which is first and which is second.								



PIN	NO	I/O	DESCRIPTION
	11		
	11		(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode
			or register information have been transmitted from the TMS320 serial port to the AIC. This signal can be used
			to interrupt a microprocessor upon the completion of serial communications. Also, this signal can be used
			to strobe and enable external serial-to-parallel shift registers. Jatches, or an external FIFO RAM, and to facilitate
			parallel data-bus communications between the AIC and the serial-to-parallel shift registers. During the byte-
			mode timing, this signal goes low after the first byte has been transmitted from the TMS320 serial port to
			the AIC and is kept low until the second byte has been transmitted. The TMS320C17 can use this low-going
			signal to differentiate between the two bytes as to which is first and which is second.
FSR	4	0	In the serial transmission modes, which are described in the WORD/BYTE pin description, the FSR pin is held
			low during bit transmission. When the FSR pin goes low, the TMS320 serial port will begin receiving bits from
			the AIC via the DR pin of the AIC. The most significant DR bit will be present on the DR pin before FSR goes
			low. (See Serial Port Timing and Internal Timing Configuration Diagrams.)
FSX	14	0	When this pin goes low, the TMS320 serial port will begin transmitting bits to the AIC via the
			DX pin of the AIC. In all serial transmission modes, which are described in the WORD/BYTE pin description,
			the FSX pin is held low during bit transmission (see Serial Port Timing and Internal Timing Configuration
			Diagrams).
IN +	26		Noninverting input to analog input amplifier stage
IN -	25		Inverting input to analog input amplifier stage
MSTRCLK	ю	1'	The Master Clock signal is used to derive all the key logic signals of the AIC, such as the Shift Clock, the
			switched-capacitor filter clocks, and the A/D and D/A timing signals. The internal filming configuration diagram
			shows now these key signals are derived. The irequencies of these key signals are synchronous submultiples
			of the waster clock frequency to enfinite an wanted analy when the sampled analog signals are transferred hetween the switched canacitor filters and the $\Delta/D$ and $D/\Delta$ converters (see the Internal Timing Configuration)
OUT +	22	0	Noninverting output of analog output power amplifier. Can drive transformer hybrids or high-impedance loads
		-	directly in either a differential or a single-ended configuration.
OUT -	21	0	Inverting output of analog output power amplifier. Functionally identical with and complementary to OUT + .
REF	8	1/0	The internal voltage reference is brought out on this pin. An external voltage reference can also be applied
			to this pin.
RESET	2	1	A reset function is provided to initialize the TA, TA', TB, RA, RA', RB, and control registers. This
			reset function initiates serial communications between the AIC and DSP. The reset function will initialize all
			AIC registers including the control register. After a negative-going pulse on the $\overline{RESET}$
			pin, the AIC registers will be initialized to provide an 8-kHz data conversion rate for a 5.184-MHz master clock
			input signal. The conversion rate adjust registers, TA' and RA', will be reset to 1. The CONTROL register bits
			will be reset as follows (see AIC DX Data Word Format section).
			d9 = 1, d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1
			This initialization allows normal serial-port communication to occur between AIC and DSP.
SHIFT CLK	10	0	The Shift Clock signal is obtained by dividing the Master Clock signal frequency by four. This signal is used
			to clock the serial data transfers of the AIC, described in the WORD/BYTE pin description
			below (see the Serial Port Timing and Internal Timing Configuration diagram).
VDD	7	ļ	Digital supply voltage, 5 V ±5%
V <sub>CC</sub> +	20		Positive analog supply voltage, 5 V ±5%
Vcc –	19		Negative analog supply voltage $-5 V \pm 5\%$



	NAME	NO.	1/0	DESCRIPTION
ſ	WORD/BYTE	13	I.	This pin, in conjunction with a bit in the CONTROL register, is used to establish one of four serial
				modes. These four serial modes are described below.
				AIC transmit and receive sections are operated asynchronously.
				The following description applies when the AIC is configured to have asynchronous transmit and receive sections.
			1	If the appropriate data bit in the Control register is a 0 (see the AIC DX Data Word Format), the transmit and
				receive sections will be asynchronous.
				L Serial port directly interfaces with the serial port of the TMS320C17 and communicates in two
				8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams).
				1. The FSX or FSR pin is brought low.
				2. One 8-bit byte is transmitted or one 8-bit byte is received.
				3. The EODX or EODR pin is brought low.
				4. The $\overline{FSX}$ or $\overline{FSR}$ pin emits a positive frame-sync pulse that is
				four Shift Clock cycles wide.
				5. One 8-bit byte is transmitted or one 8-bit byte is received.
			1	6. The EODX or EODR pin is brought high.
				7. The FSX or FSR pin is brought high.
				H Serial port directly interfaces with the serial ports of the TMS32020, TMS320C25, and TMS320C30
				and communicates in one 16-bit word. The operation sequence is as follows (see Serial Port Timin diagrams):
				1. The FSX or FSR pin is brought low.
				2. One 16-bit word is transmitted or one 16-bit word is received.
				3. The FSX or FSR pin is brought high.
				4. The EODX or EODR pin emits a low-going pulse.
				AIC transmit and receive sections are operated synchronously.
				If the appropriate data bit in the Control register is a 1, the transmit and receive sections will be configure
				to be synchronous. In this case, the bandpass switched-capacitor filter and the A/D conversion timing wi
				be derived from the TX Counter A, TX Counter B, and TA, TA', and TB registers, rather than the RX Counter
			1	A, RX Counter B, and RA, RA', and RB registers. In this case, the AIC FSX and FSR timing will be identica
				during primary data communication; however, FSR will not be asserted during secondary data communication
			1	since there is no new A/D conversion result. The synchronous operation sequences are as follows (see Serie
				Port Timing diagrams).
			· ·	L Serial port directly interfaces with the serial port of the TMS320C17 and communicates in two
				8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams):
				1. The FSX and FSR pins are brought low.
				2. One 8-bit byte is transmitted and one 8-bit byte is received.
				3. The EODX and EODR pins are brought low.
				4. The FSX and FSR pins emit positive frame-sync pulses that are
				four Shift Clock cycles wide.
			1	5. One 8-bit byte is transmitted and one 8-bit byte is received.
				6. The EODX and EODR pins are brought high.
			1	7. The $\overline{FSX}$ and $\overline{FSR}$ pins are brought high.
			1	H Serial port directly interfaces with the serial ports of the TMS32020, TMS320C25, and TMS320C30
				and communicates in one 16-bit word. The operation sequence is as follows (see Serial Port Timin
				diagrams):
				1. The FSX and FSR pins are brought low.
			1	<ol> <li>One 16-bit word is transmitted and one 16-bit word is received.</li> </ol>
				3. The FSX and FSR pins are brought high.
			1	4. The EODX or EODR pins emit low going pulses.
			1	Since the transmit and receive sections of the AIC are now synchronous, the AIC serial port with additional
			1	NOR and AND gates, will interface to two SN74299 serial-to-parallel shift registers. Interfacing the AIC to
				the SN74299 shift register allows the AIC to interface to an external FIFO RAM and facilitates narallel dat.
			1	bus communications between the AIC and the digital signal processor. The operation sequence is the same
			1	bus commenced one between the Are and the digital aight processor. The operation sequence is the same





## INTERNAL TIMING CONFIGURATION

NOTE: Frequency 1, 20.736 MHz, is used to show how 153.6 kHz (for a commercially available modem split-band filter clock), popular speech and modem sampling signal frequencies, and an internal 288-kHz switched-capacitor filter clock can be derived synchronously and as submultiples of the crystal oscillator frequency. Since these derived frequencies are synchronous submultiples of the crystal frequency, aliasing does not occur as the sampled analog signal passes between the analog converter and switched-capacitor filter stages. Frequency 2, 41.472 MHz, is used to show that the AIC can work with high-frequency signals, which are used by highspeed digital signal processors.

<sup>†</sup>Split-band filtering can alternatively be performed after the analog input function via software in the TMS320.

<sup>‡</sup>These control bits are described in the AIC DX Data Word Format section.



## explanation of internal timing configuration

All of the internal timing of the AIC is derived from the high-frequency clock signal that drives the Master Clock input pin. The Shift Clock signal, which strobes the serial port data between the AIC and DSP, is derived by dividing the Master Clock input signal frequency by four.

Low-pass:

SCF Clock Frequency (D/A or A/D Path) =	Master Clock Frequency 2 × Contents of Counter A
Conversion Frequency =	SCF Clock Frequency (D/A or A/D Path) Contents of Counter B
High-pass:	
SCE Clock Frequency	

(A/D Path)	A/D Conversion Frequency
Shift Clock Frequency =	Master Clock Frequency 4

TX Counter A and TX Counter B, which are driven by the Master Clock signal, determine the D/A conversion timing. Similarly, RX Counter A and RX Counter B determine the A/D conversion timing. In order for the low-pass switched-capacitor filter in the D/A path to meet its transfer function specifications, the frequency of its clock input must be 288 kHz. If the clock frequency is not 288 kHz, the filter transfer function frequencies are frequency-scaled by the ratios of the clock frequency to 288 kHz. Thus, to obtain the specified filter response, the combination of Master Clock frequency and TX Counter A and RX Counter A values must yield a 288-kHz switched-capacitor clock signal. This 288-kHz clock signal can then be divided by the TX Counter B to establish the D/A conversion timing.

The transfer function of the bandpass switched-capacitor filter in the A/D path is a composite of its highpass and low-pass section transfer functions. The high-frequency roll-off of the low-pass section will meet the bandpass filter transfer function specification when the low-pass section SCF is 288 kHz. Otherwise, the high-frequency roll-off will be frequency-scaled by the ratio of the high-pass section's SCF clock to 288 kHz. The low-frequency roll-off of the high-pass section will meet the bandpass filter transfer function specification when the A/D conversion rate is 8 kHz. Otherwise, the low-frequency roll-off of the highpass section will be frequency-scaled by the ratio of the A/D conversion rate to 8 kHz.

TX Counter A and TX Counter B are reloaded every D/A conversion period, while RX Counter A and RX Counter B are reloaded every A/D conversion period. The TX Counter B and RX Counter B are loaded with the values in the TB and RB Registers, respectively. Via software control, the TX Counter A can be loaded with either the TA Register, the TA Register less the TA' Register, or the TA Register plus the TA' Register. By selecting the TA Register less the TA' Register option, the upcoming conversion timing will occur earlier by an amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register option, the upcoming conversion timing will occur earlier be an amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register plus the TA' Register option, the upcoming conversion timing will occur later by an amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register plus the TA' Register option, the upcoming conversion timing will occur later by an amount of time that equals TA' times the signal period of the Master Clock. Thus, the D/A conversion timing can be advanced or retarded. An identical ability to alter the A/D conversion timing is provided. In this case, however, the RX Counter A can be programmed via software control with the RA Register, the RA Register less the RA' Register, or the RA Register plus the RA' Register.

The ability to advance or retard conversion timing is particularly useful for modem applications. This feature allows controlled changes in the A/D and D/A conversion timing. This feature can be used to enhance signal-to-noise performance, to perform frequency-tracking functions, and to generate nonstandard modem frequencies.



If the transmit and receive sections are configured to be synchronous (see WORD/BYTE pin description), then both the low-pass and bandpass switched-capacitor filter clocks are derived from TX Counter A. Also, both the D/A and A/D conversion timing are derived from the TX Counter A and TX Counter B. When the transmit and receive sections are configured to be synchronous, the RX Counter A, RX Counter B, RA Register, RA' Register, and RB Registers are not used.

## AIC DR or DX word bit pattern

A/D or D/A MSB,

1st bit sent						1s1	1st bit sent of 2nd byte					A/D	A/D or D/A LSB			
								↓					+			
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	

## AIC DX data word format section

d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5	d4 d3 d2	d1	dO	COMMENTS
primary DX serial communication protocol				
← d15 (MSB) through d2 go to the D/A	-+	0	0	The TX and RX Counter A's are loaded with the TA and RA
converter register				register values. The TX and RX Counter B's are loaded with TB
				and RB register values.
$\leftarrow$ d15 (MSB) through d2 go to the D/A	-	0	1	The TX and RX Counter A's are loaded with the TA + TA' and
converter register				RA + RA ' register values. The TX and RX Counter B's are loaded
				with the TB and RB register values. NOTE: $d1 = 0$ , $d0 = 1$ will
				cause the next D/A and A/D conversion periods to be changed
				by the addition of TA' and RA' Master Clock cycles, in which
				TA' and RA' can be positive or negative or zero. Please refer to
				Table 1. AIC Responses to Improper Conditions.
← d15 (MSB) through d2 go to the D/A	->	1	0	The TX and RX Counter A's are loaded with the TA – TA' and
converter register				RA – RA ' register values. The TX and RX Counter B's are loaded
				with the TB and RB register values. NOTE: $d1 = 1$ , $d0 = 0$ will
				cause the next D/A and A/D conversion periods to be changed
				by the subtraction of TA' and RA' Master Clock cycles, in which
				TA' and RA' can be positive or negative or zero. Please refer to
				Table 1. AIC Responses to Improper Conditions.
← d15 (MSB) through d2 go to the D/A	<b>→</b>	1	1	The TX and RX Counter A's are loaded with the TA and RA
converter register				register converter register values. The TX and RX Counter B's
				are loaded with the TB and RB register values. After a delay of
·				four Shift Clock cycles, a secondary transmission will
				immediately follow to program the AIC to operate in the desired
				configuration.

NOTE: Setting the two least significant bits to 1 in the normal transmission of DAC information (Primary Communications) to the AIC will initiate Secondary Communications upon completion of the Primary Communications.

Upon completion of the Primary Communication, FSX will remain high for four SHIFT CLOCK cycles and will then go low and initiate the Secondary Communication. The timing specifications for the Primary and Secondary Communications are identical. In this manner, the Secondary Communication, if initiated, is interleaved between successive Primary Communications. This interleaving prevents the Secondary Communication from interfering with the Primary Communications and DAC timing, thus preventing the AIC from skipping a DAC output. It is important to note that in the synchronous mode, FSR will not be asserted during Secondary Communications.



#### secondary DX serial communication protocol

$ \mathbf{x} \mathbf{x}  \leftarrow \text{to TA register} \rightarrow  \mathbf{x} \mathbf{x}  \leftarrow \text{to RA register} \rightarrow  0 0 $	d13 and d6 are MSBs (unsigned binary)
$x \vdash to TA' register \rightarrow  x  \leftarrow to RA' register \rightarrow  0 $	d14 and d7 are 2's complement sign bits
$x \mid \leftarrow$ to TB register $\rightarrow \mid x \mid \leftarrow$ to RB register $\rightarrow \mid 1 = 0$	d14 and d7 are MSBs (unsigned binary)
x x x x x x d9 x d7 d6 d5 d4 d3 d2 1 1	
CONTROL	d2 = 0/1 deletes/inserts the A/D high-pass filter
REGISTER	d3 = 0/1 disables/enables the loopback function
	d4 = 0/1 disables/enables the AUX IN + and AUX IN - pins
	d5 = 0/1 asynchronous/synchronous transmit and receive
	sections
	d6 = 0/1 gain control bits (see Gain Control Section)
	d7 = 0/1 gain control bits (see Gain Control Section)
	d9 = 0/1 delete/insert on-board second-order (sin x)/x
	correction filter

#### reset function

A reset function is provided to initiate serial communications between the AIC and DSP. The reset function will initialize all AIC registers, including the control register. After power has been applied to the AIC, a negative-going pulse on the RESET pin will initialize the AIC registers to provide an 8-kHz A/D and D/A conversion rate for a 5.184 MHz master clock input signal. The AIC, excepting the CONTROL register, will be initialized as follows (see AIC DX Data Word Format section):

	INITIALIZED REGISTER
REGISTER	VALUE (HEX)
TA	9
TA'	1
тв	24
RA	9
RA′	1
RB	24

The CONTROL register bits will be reset as follows (see AIC DX Data Word Format section):

d9 = 1, d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1

This initialization allows normal serial port communications to occur between AIC and DSP. If the transmit and receive sections are configured to operate synchronously and the user wishes to program different conversion rates, only the TA, TA', and TB register need to be programmed, since both transmit and receive timing are synchronously derived from these registers (see the Pin Descriptions and AIC DX Word Format sections).

The circuit shown below will provide a reset on power-up when power is applied in the sequence given under Power-Up Sequence. The circuit depends on the power supplies' reaching their recommended values a minimum of 800 ns before the capacitor charges to 0.8 V above DGTL GND.





#### power-up sequence

To ensure proper operation of the AIC, and as a safeguard against latch-up, it is recommended that Schottky diodes with forward voltages less than or equal to 0.4 V be connected from  $V_{CC}$  to ANLG GND and from  $V_{CC}$  to DGTL GND (see Figure 21). In the absence of such diodes, power should be applied in the following sequence: ANLG GND and DGTL GND,  $V_{CC}$  -, then  $V_{CC}$  + and  $V_{DD}$ . Also, no input signal should be applied until after power-up.

#### AIC responses to improper conditions

The AIC has provisions for responding to improper conditions. These improper conditions and the response of the AIC to these conditions are presented in Table 1 below.

#### AIC register constraints

The following constraints are placed on the contents of the AIC registers:

1. TA register must be > 1.

- 2. TA' register can be either positive, negative, or zero.
- 3. RA register must be > 1.
- 4. RA' register can be either positive, negative, or zero.

5. (TA register  $\pm$  TA' register) must be > 1.

- 6. (RA register  $\pm$  RA' register) must be > 1.
- 7. TB register must be > 1.

IMPROPER CONDITION	AIC RESPONSE
TA register + TA' register = 0 or 1	Reprogram TX Counter A with TA register value
TA register - TA' register = 0 or 1	
TA register + TA' register < 0	MODULO 64 arithmetic is used to ensure that a positive value is loaded into the TX Counter A,
	i.e., TA register + TA' register + 40 HEX is loaded into TX Counter A
RA register + RA' register = 0 or 1	Reprogram RX Counter A with RA register value
RA register - RA' register = 0 or 1	
RA register + RA' register = 0 or 1	MODULO 64 arithmetic is used to ensure that a positive value is loaded into RX Counter A,
	i.e., RA register + RA' register + 40 HEX is loaded into RX Counter A
TA register = 0 or 1	AIC is shut down
RA register = 0 or 1	
TB register = 0 or 1	Reprogram TB register with 24 HEX
RB register = 0 or 1	Reprogram RB register with 24 HEX
AIC and DSP cannot communicate	Hold last DAC output

#### TABLE 1. AIC RESPONSES TO IMPROPER CONDITIONS

#### improper operation due to conversion times being too close together

If the difference between two successive D/A conversion frame syncs is less that 1/19.2 kHz, the AIC operates improperly. In this situation, the second D/A conversion frame sync occurs too quickly and there is not enough time for the ongoing conversion to be completed. This situation can occur if the A and B registers are improperly programmed or if the A + A' register or A - A' register result is too small. When incrementally adjusting the conversion period via the A + A' register options, the designer should be very careful not to violate this requirement (see diagram below).



# asynchronous operation - more than one receive frame sync occurring between two transmit frame syncs

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. The command to use the incremental conversion period adjust option is sent to the AIC during a FSX frame sync. The ongoing conversion period is then adjusted. However, either Receive Conversion Period A or B may be adjusted. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. Therefore, if there is sufficient time between t1 and t2, the receive conversion period adjustment will be performed during Receive Conversion Period A. Otherwise, the adjustment will be performed during Receive Conversion Period B. The adjustment command only adjusts one transmit conversion period and one receive conversion period. To adjust another pair of transmit and receive conversion periods, another command must be issued during a subsequent FSX frame (see figure below).



## asynchronous operation — more than one transmit frame sync occurring between two receive frame syncs

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. The command to use the incremental conversion period adjust options is sent to the AIC during a FSX frame sync. The ongoing transmit conversion period is then adjusted. However, three possibilities exist for the receive conversion period adjust options is sent to the AIC during a FSX frame sync. The ongoing transmit conversion period adjust options is sent to the AIC during a FSX frame sync. The ongoing transmit conversion period adjustment in the diagram as shown in the figure below. If the adjustment command is issued during Transmit Conversion Period A, Receive Conversion Period A will be adjusted if there is sufficient time between t1 and t2. Or, if there is not sufficient time between t1 and t2, Receive Conversion Period B will be adjusted. Or, the receive portion of an adjustment command may be ignored if the adjustment command is sent during a receive conversion period, which is already being or will be adjusted due to a prior adjustment command. For example, if adjustment commands are issued during Transmit Conversion Periods A, B, and C, the first two commands may cause Receive Conversion Periods A and B to be adjusted, while the third receive adjustment command is ignored. The third adjustment command is ignored since it was issued adjustment command.





# asynchronous operation — more than one set of primary and secondary DX serial communication occurring between two receive frame sync (see AIC DX Data Word Format section)

The TA, TA', TB, and control register information that is transmitted in the secondary communications is always accepted and is applied during the ongoing transmit conversion period. If there is sufficient time between t1 and t2, the TA, RA', and RB register information, which is sent during Transmit Conversion Period A, will be applied to Receive Conversion Period A. Otherwise, this information will be applied during Receive Conversion Period A. RA', and RB register information has already been received and is being applied during an ongoing conversion period, any subsequent RA, RA', or RB information that is received during this receive conversion period will be disregarded (see diagram below).





#### test modes<sup>†</sup>

The following paragraph provides information that allows the TLC32044 to be operated in special test modes. These test modes are used by Texas Instruments to facilitate testing of the device during manufacturing. They are not intended to be used in real applications, however, they allow the filters in the A/D and D/A paths to be used without using the A/D and D/A converters.

In normal operation, the nonusable (NU) pins are left unconnected. These NU pins are used by the factory to speed up testing of the TLC32044 Analog Interface Circuit (AIC). When the device is used in normal (non-test-mode) operation, the NU pin (pin 1) has an internal pull-down to -5 V. Externally connecting 0 V or 5 V to pin 1 puts the device in test-mode operation. Selecting one of the possible test modes is accomplished by placing a particular voltage on certain pins. A description of these modes is provided in Table 2 and Figures 1 and 2.

TEST	D/A PATH TEST (PIN 1 to 5 V)	A/D PATH TEST (PIN 1 to 0)		
PINS	TEST FUNCTION	TEST FUNCTION		
5	The low-pass switched-capacitor filter clock is brought	The bandpass switched-capacitor filter clock is brought		
	out to pin 5. This clock signal is normally internal.	out to pin 5. This clock signal is normally internal.		
11	No change from normal operation. The EODX signal is	The pulse that initiates the A/D conversion is brought		
	brought out to pin 11.	out here. This signal is normally internal.		
3	The pulse that initiates the D/A conversion is brought	No change from normal operation. The EODR signal is		
	out here.	brought out.		
27 and 28	There are no test output signals provided on these pins.	The outputs of the A/D path low-pass or bandpass filter		
		(depending upon control bit d2 - see AIC DX Data		
1		Word Format section) are brought out to these pins. If		
		the high-pass section is inserted, the output will have a		
		(sinx)/x droop. The slope of the droop will be determined		
		by the ADC sampling frequency, which is the high-pass		
		section clock frequency (see diagram of bandpass or		
		low-pass filter test for receive section). These outputs		
		will drive small (30-pF) loads.		
	D/A PATH LOW-PASS FILTER TE	EST; PIN 13 (WORD/BYTE) to -5 V		
	TEST F	UNCTION		
15 and 16	The inputs of the D/A path low-pass filter are brought ou	t to pins 15 and 16. The D/A input to this filter is removed.		
	If the (sin x)/x correction filter is inserted, the OUT + and	OUT - signals will have a flat response (see Figure 2). The		
[	common-mode range of these inputs must not exceed +1	0 5 V		

٢A	BLE	2.	LIST	OF	TEST	MODES
----	-----	----	------	----	------	-------

<sup>†</sup> In the test mode, the AIC responds to the setting of Pin 13 to -5 V, as if Pin 13 were set to 0 V. Thus, the byte mode is selected for communicating between DSP and AIC. Either of the path tests (D/A or A/D) can be performed simultaneously with the D/A low-pass filter test. In this situation, Pin 13 must be connected to -5 V, which initiates byte-mode communications.





FIGURE 1. BANDPASS OR LOW-PASS FILTER TEST FOR RECEIVER SECTION



## FIGURE 2. LOW-PASS FILTER TEST FOR TRANSMIT SECTION

<sup>†</sup>All analog signal paths have differential architecture and hence have positive and negative components.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> + (see Note	1)	-0.3 V to 15 V
Supply voltage, VDD		-0.3 V to 15 V
Output voltage, VO		-0.3 V to 15 V
Input voltage, Vj		~0.3 V to 15 V
Digital ground voltage	· · · · · · · · · · · · · · · · · · ·	-0.3 V to 15 V
Operating free-air temperature rar	nge: TLC320441	– 40 °C to 85 °C
	TLC32044C	0°C to 70°C
Storage temperature range		-40°C to 125°C
Case temperature for 10 seconds	: FN package	<b>260°C</b>
Lead temperature 1,6 mm (1/16 i	inch) from case for 10 seconds: N package	<b>260°C</b>

NOTE 1: Voltage values for maximum ratings are with respect to VCC - .

#### recommended operating conditions

PARAMETER		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC +</sub> (see Note 2)		4.75	5	5 5.25 V		
Supply voltage, V <sub>CC</sub> _ (see Note 2)		-4.75	- 5	- 5.25	V	
Digital supply voltage, V <sub>DD</sub> (see Note 2)		4.75	5	5.25	V	
Digital ground voltage with respect to ANLG GND, DGTL GND			0		v	
Reference input voltage, V <sub>ref(ext)</sub> (see Note 2)		2		4	V	
High-level input voltage, V <sub>IH</sub>	l input voltage, V <sub>IH</sub> 2 V <sub>DD</sub> +0.3			V		
Low-level input voltage, VIL (see Note 3)		- 0.3		0.8	V	
Load resistance at OUT + and/or OUT - , RL		300			Ω	
Load capacitance at OUT + and/or OUT - , CL				100	pF	
MSTR CLK frequency (see Note 4)		0.075	5	10.368	MHz	
Analog input amplifier common mode input voltage (see Note 5)				±1.5	V	
A/D or D/A conversion rate			5	19.2	kHz	
Conversion rate				20	kHz	
	TLC320441	- 40		85	°C	
Operating free-air temperature, T <sub>A</sub>	TLC32044C	0		70		

NOTES: 2. Voltages at analog inputs and outputs, REF, V<sub>CC+</sub>, and V<sub>CC-</sub>, are with respect to the ANLG GND terminal. Voltages at digital inputs and outputs and V<sub>DD</sub> are with respect to the DGTL GND terminal.

- 3. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.
- 4. The bandpass switched-capacitor filter (SCF) specifications apply only when the low-pass section SCF clock is 288 kHz and the high-pass section SCF clock is 8 kHz. If the low-pass SCF clock is shifted from 288 kHz, the low-pass roll-off frequency will shift by the ratio of the low-pass SCF clock to 288 kHz. If the high-pass SCF clock is shifted from 8 kHz, the high-pass roll-off frequency will shift by the ratio of the high-pass SCF clock to 288 kHz. If the high-pass SCF clock is shifted from 8 kHz, the high-pass roll-off frequency will shift by the ratio of the high-pass SCF clock to 8 kHz. If the high-pass sCF clock is shifted from 8 kHz, the high-pass roll-off frequency will shift by the ratio of the SCF clock is 288 kHz. If the SCF clock is shifted from 288 kHz, the low-pass roll-off frequency will shift by the ratio of the SCF clock to 288 kHz.

5. This range applies when (IN + - IN -) or (AUX IN + - AUX IN -) equals ±6 V.



electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 V$ ,  $V_{CC-} = -5 V$ ,  $V_{DD} = 5 V$  (unless otherwise noted)

## total device, MSTR CLK frequency = 5.184 MHz, outputs not loaded

	PARAMETER		TEST CONDITIONS	MIN	TYPT	MAX	UNIT
VOH High-level output voltage		$V_{DD} = 4.75 V$ , $I_{OH} = -300 \mu A$	2.4			V	
VOL	Low-level output voltage		$V_{DD} = 4.75 V$ , $I_{OL} = 2 mA$			0.4	V
100	Supply surrent from Vee	TLC32044I				40	
CC+ SL	Supply current from VCC +	TLC32044C				35	mA
	Supply ourrent from Var	TLC320441				- 40	
- CC	Subbly current noin ACC -	TLC32044C				- 35	mA
IDD	Supply current from VDD		fMSTR CLK = 5.184 MHz			7	mA
V <sub>ref</sub>	Internal reference output volta	age		3		3.3	V
	Temperature coefficient of				250		nnm/90
aVref	internal reference voltage				250		ppm/ -C
ro	Output resistance at REF				100		kΩ

## receive amplifier input

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	
	A/D converter offset error (filters in)			10	70	mV
CMRR	Common-mode rejection ratio at IN + , IN – , or AUX IN + , AUX IN –	See Note 6		55		dB
rl	Input resistance at IN + , IN - or AUX IN + , AUX IN - , REF			100		kΩ

#### transmit filter output

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vee	Output offset voltage at OUT + or OUT -			15	80	m\/
V00	(single-ended relative to ANLG GND)			15	80	ni <b>v</b>
Varia	Maximum peak output voltage swing across	$R_L \ge 300 \Omega$ ,				V
VOM	RL at OUT + or OUT - (single-ended)	Offset voltage = 0	тэ			v
Varia	Maximum peak output voltage swing between	P: > 600.0	+6			V
vом	OUT + and OUT - (differential output)	n_ ≥ 000 ¥	±0			ľ

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTE 6: The test condition is a 0-dBm, 1-kHz input signal with an 8-kHz conversion rate.



electrical characteristics over recommended operating free-air temperature range, VCC+ = 5 V,  $V_{CC-} = -5 V$ ,  $V_{DD} = 5 V$  (unless otherwise noted)

## system distortion specifications, SCF clock frequency = 288 kHz

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Attenuation of second harmonic of	single-ended	$V_{in} = -0.1 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		70		ЧР
A/D input signal	differential	See Note 7	62	70		uв
Attenuation of third and higher	single-ended	$V_{in} = -0.1 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		65		dB
harmonics of A/D input signal	differential	See Note 7	57	65		uв
Attenuation of second harmonic of	single-ended	$V_{in} = -0 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		70		ar
D/A input signal	differential	See Note 7	62	70		uв
Attenuation of third and higher	single-ended	$V_{in} = -0 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		65		96
harmonics of D/A input signal	differential	See Note 7	57	65		uВ

## A/D channel signal-to-distortion ratio

DADAMETED	TEST CONDITIONS	$A_v = 1^{\ddagger}$		$A_v = 2^{\ddagger}$		$A_v = 4^{\ddagger}$		UNIT
FARAMETER	(see Note 7)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	$V_{in} = -6 \text{ dB to } -0.1 \text{ dB}$	58		>58 §		>58 <sup>§</sup>		
	V <sub>in</sub> = -12 dB to -6 dB	58		58		>58 §		
	$V_{in} = -18 \text{ dB to} - 12 \text{ dB}$	56		58		58		
	$V_{in} = -24 \text{ dB to} - 18 \text{ dB}$	50		56		58		
A/D channel signal-to-distortion ratio	$V_{in} = -30 \text{ dB to} -24 \text{ dB}$	44		50		56		dB
	$V_{in} = -36 \text{ dB to} - 30 \text{ dB}$	38		44		50		
	$V_{in} = -42 \text{ dB to} - 36 \text{ dB}$	32		38		44		
	$V_{in} = -48 \text{ dB to} - 42 \text{ dB}$	26		32		38		
·	$V_{in} = -54 \text{ dB to} - 48 \text{ dB}$	20		26	, i	32		

<sup>†</sup> All typical values are at  $T_A = 25 \,^{\circ}$ C. <sup>‡</sup> A<sub>V</sub> is the programmable gain of the input amplifier.

<sup>§</sup> A value >60 is over range and signal clipping occurs.

#### D/A channel signal-to-distortion ratio

PARAMETER	TEST CONDITIONS (see Note 7)	MIN	мах	UNIT
	$V_{in} = -6 \text{ dB to } -0.1 \text{ dB}$	58		
	$V_{in} = -12 \text{ dB to } -6 \text{ dB}$	58		
	$V_{in} = -18 \text{ dB to} - 12 \text{ dB}$	56		
	$V_{in} = -24 \text{ dB to} - 18 \text{ dB}$	50		
D/A channel signal-to-distortion ratio	$V_{in} = -30 \text{ dB to} -24 \text{ dB}$	44		dB
	$V_{in} = -36 \text{ dB to} - 30 \text{ dB}$	38		
	$V_{in} = -42 \text{ dB to} - 36 \text{ dB}$	32		
	$V_{in} = -48 \text{ dB to } -42 \text{ dB}$	26		
	$V_{in} = -54 \text{ dB} - 48 \text{ dB}$	20		

NOTE 7: The test condition is a 1-kHz input signal with an 8-kHz conversion rate (0 dB relative to Vref). The load impedance for the DAC is 600 Ω.



# electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 V$ , $V_{CC-} = -5 V$ , $V_{DD} = 5 V$ (unless otherwise noted) (Continued)

## gain and dynamic range

PARAMETER	TEST CONDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
Absolute transmit gain tracking error while transmitting	-48 dB to 0 dB signal range,	1 0 OF	.0.15	ap
into 600 Ω	See Note 8	±0.05	10.15	UD .
Abashita reasing asia tracking area	- 48 dB to 0 dB signal range,	$\pm 0.05 \pm 0.$ $\pm 0.05 \pm 0.$	+0.15	dB
Absolute receive gain tracking error	See Note 8	±0.05	±0.15	uв

#### power supply rejection and crosstalk attenuation

PARAMETE	R	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
$V_{CC+}$ or $V_{CC-}$ supply voltage	f = 0 to 30 kHz	Idle channel, supply signal 30			dB	
rejection ratio, receive channel	supply voltage eceive channelf = 0 to 30 kHzIdle channel, supply signal at 200 mV p-p measured at DR (ADC output)30supply voltage ransmit channelf = 0 to 30 kHzIdle channel, supply signal at DR (ADC output)30f = 0 to 30 kHzIdle channel, supply signal at 200 mV p-p measured at 200 mV p-p measured30f = 30 kHz to 50 kHzIdle channel, supply signal at 200 mV p-p measured at 200 mV p-p measured30	uв				
$V_{CC+}$ or $V_{CC-}$ supply voltage	f = 0 to 30 kHz	Idle channel, supply signal	30			
rejection ratio, transmit channel (single-ended)	f = 30  kHz to  50  kHz	at OUT +		45		dB
Crosstalk attenuation, transmit-to-re			80		dB	

<sup>†</sup>All typical values are at T<sub>A</sub> = 25 °C. NOTE 8: Gain tracking is relative to the absolute gain at 1 kHz and 0 dB (0 dB relative to V<sub>ref</sub>).



## delay distortion

# bandpass filter transfer function, SCF $f_{clock} = 288 \text{ kHz}$ , input (IN + - IN -) is a $\pm 3$ -V sinewave<sup>†</sup> (see Note 9)

PARAMETER	TEST CONDITION	FREQUENCY RANGE	ADJUSTMENT ADDEND <sup>‡</sup>	MIN	түр§	мах	UNIT
	f ≤ 50 Hz	$K1 \times 0 dB$	- 33	- 29	- 25		
		f = 100 Hz	K1 × - 0.26 dB	- 4	- 2	- 1	
		f = 150 Hz to 3100 Hz	K1 × 0 dB	-0.25	0	0.25	
	Innut sizes!	f = 3100 Hz to 3300 Hz	K1 × 0 dB	-0.3	0	0.3	
Filter gain	input signal	f = 3300 Hz to 3650 Hz	K1 × 0 dB	-0.5	0	0.5	dB
	reference is 0 dB	f = 3800 Hz	K1 × 2.3 dB	- 5	- 3	- 1	
		f = 4000 Hz	K1 × 2.7 dB	- 20	- 17	- 16	
		f ≥ 4400 Hz	K1 × 3.2 dB			- 40	
		f ≥ 5000 Hz	K1 × 0 dB			- 65	

## low-pass filter transfer function, SCF fclock = 288 kHz (see Note 9)

PARAMETER	TEST CONDITION	FREQUENCY RANGE	ADJUSTMENT ADDEND <sup>‡</sup>	MIN	түр§	мах	UNIT
	f = 0 Hz to 3100 Hz	K1 × 0 dB	-0.25	0	0.25		
		f = 3100 Hz to 3300 Hz	K1 × 0 dB	-0.3	0	0.3	
		f = 3300 Hz to 3650 Hz	K1 × 0 dB	-0.5	0	0.5	
Filter gain	input signal	f = 3800 Hz	K1 × 2.3 dB	- 5	- 3	- 1	dB
	reference is 0 dB	f = 4000 Hz	K1 × 2.7 dB	- 20	- 17	- 16	
		f ≥ 4400 Hz	K1 × 3.2 dB			- 40	
	1	f ≥ 5000 Hz	K1 × 0 dB			-65	

#### serial port

	PARAMETER	TEST CONDITIONS	MIN	ТҮР§	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -300 μA	2.4			V
VOL	Low-level output voltage	$I_{OL} = 2 \text{ mA}$			0.4	V
4	Input current				± 10	μA
Ci	Input capacitance			15		pF
Co	Output capacitance			15		pF

<sup>†</sup>See filter curves in typical characteristics.

<sup>‡</sup> The MIN, TYP, and MAX specifications are given for a 288-kHz SCF clock frequency. A slight error in the 288-kHz SCF may result from inaccuracies in the MSTR CLK frequency, resulting from crystal frequency tolerances. If this frequency error is less than 0.25%, the ADJUSTMENT ADDEND should be added to the MIN, TYP, and MAX specifications, where K1 = 100 • [(SCF frequency - 288 kHz)/ 288 kHz]. For errors greater than 0.25%, see Note 10.

§ All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTES: 9. The filter gain outside of the passband is measured with respect to the gain at 1 kHz. The filter gain within the passband is measured with respect to the average gain within the passband. The passbands are 150 to 3600 Hz and 0 to 3600 Hz for the bandpass and low-pass filters respectively.

10. For switched-capacitor filter clocks at frequencies other than 288 kHz, the filter response is shifted by the ratio of switchedcapacitor filter clock frequency to 288 kHz.



# operating characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 V$ , $V_{CC-} = -5 V$ , $V_{DD} = 5 V$

## noise (measurement includes low-pass and bandpass switched-capacitor filters)

PARAMETER		TEST CONDITIONS		MAX	UNIT
	with (sin x)/x			550	μV rms
Transmit noise	without (sin x)/x DX	DX input = 0000000000000, constant input code	325	425	μV rms
			18		dBrnc0
Receive noise (see Note 11)		1	300	500	μV rms
		inputs grounded, gain = 1			dBrnc0

## timing requirements

#### serial port recommended input signals

	PARAMETER	MIN	MAX	UNIT
tc(MCLK)	Master clock cycle time	95		ns
tr(MCLK)	Master clock rise time		10	ns
tf(MCLK)	Master clock fall time		10	ns
	Master clock duty cycle	25%	75%	
	RESET pulse duration (see Note 12)	800		ns
t <sub>su</sub> (DX)	DX setup time before SCLK↓	20		ns
th(DX)	DX hold time after SCLK	tc(SCLK)/4		ns

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTES: 11. The noise is computed by statistically evaluating the digital output of the A/D converter.

12. RESET pulse duration is the amount of time that the reset pin is held below 0.8 V after the power supplies have reached their recommended values.



# operating characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 V$ , $V_{CC-} = -5 V$ , $V_{DD} = 5 V$ (continued)

#### serial port - AIC output signals

	PARAMETER	MIN	MAX	UNIT
t <sub>c</sub> (SCLK)	Shift clock (SCLK) cycle time	380		ns
tf(SCLK)	Shift clock (SCLK) fall time		50	ns
tr(SCLK)	Shift clock (SCLK) rise time		50	ns
	Shift clock (SCLK) duty cycle	45	55	%
td(CH-FL)	Delay from SCLK↑ to FSR/FSX↓		90	ns
td(CH-FH)	Delay from SCLK1 to FSR/FSX1		90	ns
td(CH-DR)	DR valid after SCLK1		90	ns
<sup>t</sup> dw(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in word mode		90	ns
tdw(CH-EH)	Delay from SCLK↑ to EODX/EODR↑ in word mode		90	ns
tf(EODX)	EODX fall time		15	ns
tf(EODR)	EODR fall time		15	ns
<sup>t</sup> db(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in byte mode		100	ns
tdb(CH-EH)	Delay from SCLK† to EODX/EODR† in byte mode		100	ns

TABLE 2. GAIN CONTROL TABLE (ANALOG INPUT SIGNAL REQUIRED FOR FULL-SCALE A/D CONVERSION)

	CONTROL REGISTER BITS			A/D CONVERSION	
INFOT CONFIGURATIONS	d6	d7	ANALOG INFOT	RESULT	
Differential configuration	1	1	±6 V	full-scale	
Analog input = IN + - IN -	0	0			
= AUX IN + - AUX IN -	1	0	±3 V	full-scale	
	0	1	± 1.5 V	full-scale	
Single-ended configuration	1	1	±3 V	half-scale	
Analog input = IN + - ANLG GND	0	0			
= AUX IN + - ANLG GND	1	0	± 3 V	full-scale	
	0	1	± 1.5 V	full-scale	

<sup>†</sup> In this example,  $V_{ref}$  is assumed to be 3 V. In order to minimize distortion, it is recommended that the analog input  $\cdot$  not exceed 0.1 dB below full scale.



FIGURE 3. IN + AND IN - GAIN CONTROL CIRCUITRY







#### (sin x)/x correction section

If the designer does not wish to use the on-board second-order  $(\sin x)/x$  correction filter, correction can be accomplished in digital signal processor (DSP) software. (Sin x)/x correction can be accomplished easily and efficiently in digital signal processor (DSP) software. Excellent correction accuracy can be achieved to a band edge of 3000 Hz by using a first-order digital correction filter. The results, which are shown below, are typical of the numerical correction accuracy that can be achieved for sample rates of interest. The filter requires only seven instruction cycles per sample on the TMS320 DSPs. With a 200-ns instruction cycle, nine instructions per sample represents an overhead factor of 1.4% and 1.7% for sampling rates of 8000 Hz and 9600 Hz, respectively. This correction will add a slight amount of group delay at the upper edge of the 300-3000-Hz band.

#### (sin x)/x roll-off for a zero-order hold function

The  $(\sin x)/x$  roll-off for the AIC DAC zero-order hold function at a band-edge frequency of 3000 Hz for the various sampling rates is shown in the table below.

f <sub>S</sub> (Hz)	$20 \log \frac{\sin \pi f/f_s}{\pi f/f_s}$ (f = 3000 Hz) (dB)
7200	- 2.64
8000	- 2.11
9600	- 1.44
14400	-0.63
19200	- 0.35

TABLE	3.	(sin	x)/x	ROLL	-OFF
TROLL	υ.	(300	~ // ~		

Note that the actual AIC (sin x)/x roll-off will be slightly less than the above figures, because the AIC has less than a 100% duty cycle hold interval.

## correction filter

To compensate for the  $(\sin x)/x$  roll-off of the AIC, a first-order correction filter shown below, is recommended.



The difference equation for this correction filter is:

 $y_{i+1} = p2(1-p1)(u_{i+1}) + p1y_i$ 

where the constant p1 determines the pole locations.

The resulting squared magnitude transfer function is:

$$|H(f)|^2 = \frac{p2^2 (1-p1)^2}{1 - 2p1 \cos(2 \pi f/f_s) + p1^2}$$



#### correction results

Table 4 below shows the optimum p values and the corresponding correction results for 8000 Hz and 9600 Hz sampling rates.

f (Hz)	ERROR (dB) f <sub>s</sub> = 8000 Hz p1 = -0.14813 p2 = 0.9888	ERROR (dB) f <sub>s</sub> = 9600 Hz p1 = -0.1307 p2 = 0.9951		
300	-0.099	- 0.043		
600	- 0.089	- 0.043		
900	-0.054	0		
1200	- 0.002	0		
1500	0.041	0		
1800	0.079	0.043		
2100	0.100	0.043		
2400	0.091	0.043		
2700	- 0.043	0		
3000	- 0.102	- 0.043		



#### TMS320 software requirements

The digital correction filter equation can be written in state variable form as follows:

$$Y = k1Y + k2U$$

where k1 equals p1 (from the preceding page), k2 equals (1-p1)p2 (from the preceding page), Y is the filter state, and U is the next I/O sample. The coefficients k1 and k2 must be represented as 16-bit integers. The SACH instruction (with the proper shift) will yield the correct result. With the assumption that the TMS320 processor page pointer and memory configuration are properly initialized, the equation can be executed in seven instructions or seven cycles with the following program:

ZAC LT K2 MPY U LTA K1 MPY Y APAC SACH (dma), (shift)





word-mode timing



#### FIGURE 5. SERIAL PORT TIMING







in instruction timing



FIGURE 7. TMS32010/TMS320C15-TLC32044 INTERFACE TIMING







TEXAS V INSTRUMENTS

## TYPICAL CHARACTERISTICS





## D/A CONVERTER SIGNAL-TO-DISTORTION RATIO













## **TYPICAL CHARACTERISTICS**


### TLC32044I, TLC32044C VOICE-BAND ANALOG INTERFACE CIRCUITS



 $C = 0.2 \mu F$ , CERAMIC







<sup>†</sup>Thomson Semiconductors



### TLC0820A, TLC0820B, ADC0820B, ADC0820C Advanced LinCMOS™ HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL CONVERTERS USING MODIFIED "FLASH" TECHNIQUES D2873, SEPTEMBER 1986-REVISED FEBRUARY 1989

- Advanced LinCMOS<sup>™</sup> Silicon-Gate Technology
- 8-Bit Resolution
- Differential Reference Inputs
- Parallel Microprocessor Interface
- Conversion and Access Time Over Temperature Range Write-Read Mode . . . 1.18 μs and 1.92 μs Read Mode . . . 2.5 μs Max
- No External Clock or Oscillator Components Required
- On-Chip Track-and-Hold
- Low Power Consumption . . . 50 mW Typ
- Single 5-V Supply
- TLC0820B is Direct Replacement for National Semiconductor ADC0820B/BC and Analog Devices AD7820L/C/U; TLC0820A is Direct Replacement for National Semiconductor ADC0820C/CC and Analog Devices AD7820K/B/T

### description

The TLC0820A, TLC0820B, ADC0820B, and ADC0820C are Advanced LinCMOS<sup>™</sup> 8-bit analog-to-digital converters each consisting of two 4-bit "flash" converters, a 4-bit digital-toanalog converter, a summing (error) amplifier. control logic, and a result latch circuit. The modified "flash" technique allows low-power integrated circuitry to complete an 8-bit conversion in 1.18 µs over temperature. The onchip track-and-hold circuit has a 100 ns sample window and allows these devices to convert continuous analog signals having slew rates of up to 100 mV/ $\mu$ s without external sampling components. TTL-compatible three-state output drivers and two modes of operation allow interfacing to a variety of microprocessors. Detailed information on interfacing to most popular microprocessors is readily available from the factory.







NC-No internal connection

The M-suffix devices are characterized for operation over the full military temperature range of -55 °C to 125 °C. The I-suffix devices are characterized for operation from -40 °C to 85 °C. The C-suffix devices are characterized for operation from 0 °C to 70 °C. See Available Options.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.



### TLC0820A, TLC0820B, ADC0820B, ADC0820C Advanced Lincmos™ High-speed 8-Bit Analog-to-digital Converters Using Modified "Flash" techniques

AVAILABLE OPTIONS						
SYMBO	LIZATION	OPERATING	TOTAL			
DEVICE	PACKAGE	TEMPERATURE	UNADJUSTED			
DEVICE	SUFFIX	RANGE	ERROR			
TLC0820AC	DW, FN, N	0°C to 70°C	±1 LSB			
TLC0820AI	DW, FN, N	– 40 °C to 85 °C	±1 LSB			
TLC0820AM	DW, FK, J, N	- 55°C to 125°C	±1 LSB			
TLC0820BC	DW, FN, N	0°C to 70°C	±0.5 LSB			
TLC0820BI	DW, FN, N	-40 °C to 85 °C	±0.5 LSB			
TLC0820BM	DW, FK, J, N	- 55 °C to 125 °C	±0.5 LSB			
ADC0820BC	DW, FN, N	0°C to 70°C	±0.5 LSB			
ADC0820BCI	DW, FN, N	– 40 °C to 85 °C	±0.5 LSB			
ADC0820CC	DW, FN, N	0°C to 70°C	±1 LSB			
ADC0820CCI	DW, FN, N	- 40 °C to 85 °C	±1 LSB			

<sup>†</sup>In many instances, these ICs may have both TLC0820 and ADC0820 labeling on the package.







PIN		
NAME	NUMBER	DESCRIPTION
ANLG IN	1	Analog input
CS	13	This input must be low in order for RD or WR to be recognized by the ADC.
DO	2	Three-state data output, bit 1 (LSB)
D1	3	Three-state data output, bit 2
D2	4	Three-state data output, bit 3
D3 .	5	Three-state data output, bit 4
D4	14	Three-state data output, bit 5
D5	15	Three-state data output, bit 6
D6	16	Three-state data output, bit 7
D7	17	Three-state data output, bit 8 (MSB)
GND	10	Ground
INT	9	In the WRITE-READ mode, the interrupt output, INT, going low indicates that the internal count-down delay time,
		td(int), is complete and the data result is in the output latch. td(int) is typically 800 ns starting after the rising
		edge of the WR input (see operating characteristics and Figure 3). If RD goes low prior to the end of td(int),
		INT goes low at the end of tdRIL and the conversion results are available sooner (see Figure 2). INT is reset by the
		rising edge of either RD or CS.
MODE	7	Mode-selection input. It is internally tied to GND through a 50-µA current source, which acts like a pull-down
		resistor.
		READ mode: Occurs when this input is low.
		WRITE-READ mode: Occurs when this input is high.
NC	19	No internal connection
OFLW	18	Normally the OFLW output is a logical high. However, if the analog input is higher than the VREF + , OFLW
		will be low at the end of conversion. It can be used to cascade 2 or more devices to improve resolution (9
		or 10-bits).
RD	8	In the WRITE-READ mode with $\overline{CS}$ low, the 3-state data outputs D0 through D7 are activated when $\overline{RD}$ goes
		low. RD can also be used to increase the conversion speed by reading data prior to the end of the internal
		count-down delay time. As a result, the data transferred to the output latch is latched after the falling edge of RD.
		In the READ mode with CS low, the conversion starts with RD going low. RD also enables the three-state
		data outputs upon completion of the conversion. The RDY output going into the high-impedance state and
		INT going low indicates completion of the conversion.
REF -	11	This input voltage is placed on the bottom of the resistor ladder.
REF +	12	This input voltage is placed on the top of the resistor ladder.
VCC	20	Power supply voltage
WR/RDY	6	In the WRITE-READ mode with $\overline{CS}$ low, the conversion is started on the falling edge of the $\overline{WR}$ input signal.
		The result of the conversion is strobed into the output latch after the internal count-down delay time, td(int),
		provided that the $\overline{\text{RD}}$ input does not go low prior to this time. $t_{d(int)}$ is approximately 800 ns.
		In the READ mode, RDY (an open-drain output) will go low after the falling edge of CS, and will go into the
		high-impedance state when the conversion is strobed into the output latch. It is used to simplify the interface
		to a microprocessor system.



### TLC0820A, TLC0820B, ADC0820B, ADC0820C Advanced Lincmos™ High-speed 8-Bit Analog-to-digital Converters Using Modified "Flash" techniques

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	TLC0820_M	TLC0820I ADC0820CI	TLC0820C ADC0820C	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)	10	1,0	10	V
Input voltage range, all inputs (see Note 1)	-0.2 to	-0.2 to	-0.2 to	V
	V <sub>CC</sub> +0.2	V <sub>CC</sub> + 0.2	V <sub>CC</sub> + 0.2	v
Output voltage range, all outputs (see Note 1)	-0.2 to	-0.2 to	-0.2 to	V
	V <sub>CC</sub> +0.2	V <sub>CC</sub> +0.2	V <sub>CC</sub> + 0.2	v
Operating free-air temperature range	- 55 to 125	-40 to 85	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	65 to 150	°C
Case temperature for 60 seconds: FK package	260			°C
Case temperature for 10 seconds: FN package		260	260	°C
Lead temperature 1,6 mm (1/16 inch) from case	200			°C
for 60 seconds: J package	300			-0
Lead temperature 1,6 mm (1/16 inch) from case	260	260	260	°C
for 10 seconds: DW or N package	200	200	200	Ů

NOTE 1: All voltages are with respect to network ground terminal, pin 10.

### recommended operating conditions

			TL	C0820	M	TLC0820I ADC0820CI		TLC0820_C ADC0820_C		UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage,	V <sub>CC</sub>		4.5	5	8	4.5	5	8	4.5	5	8	V
Analog input vo	oltage		-0.1		VCC+0.1	-0.1	١	/ <sub>CC</sub> +0.1	- 0.1	٧	CC + 0.1	V
Positive referen	ce voltage, VRE	+	VREF -		Vcc	VREF -		Vcc	VREF -		Vcc	V
Negative refere	nce voltage, VRE	F	GND		VREF +	GND		VREF +	GND		VREF +	V
High-level input	$V_{CC} = 4.75 V$	CS, WR/RDY, RD	2			2			2			
voltage, VIH	to 5.25 V	MODE	3.5			3.5			3.5			v
Low-level input	$V_{CC} = 4.75 V$	CS, WR/RDY, RD			0.8			0.8			0.8	v.
voltage, V <sub>IL</sub>	to 5.25 V	MODE			1.5			1.5			1.5	v
Delay to next c	onversion, t <sub>d(NC</sub>	:)	500			500			500			ns
(see Figures 1,	2, 3, and 4)					000			000			
Delay time from	WR to RD in w	rite-read mode,	0.4			0.4			0.4			
tdWR (see Figure 2)		0.4			0.4			0.4			μs	
Write-pulse duration in write-read mode, twW		0.5		50	0.5		50	0.5		50		
(see Figures 2,	3, and 4)		0.5		50	0.5		50	0.5		50	μ5
Operating free-a	air temperature,	ТА	- 55		125	- 40		85	0		70	°C



	PARAMETEI	R	TEST COND	MIN	TYP <sup>†</sup>	MAX	UNIT	
			$V_{CC} = 4.75 V,$	Full range	2.4			
∨он	High-level output voltage	Any D, INT, or OFLW	$V_{CC} = 4.75 V$	Full range	4.5			V
			$10\mu = -10 \mu A$	25°C	4.6			
		Any D. OFLW, INT.	$V_{CC} = 5.25 V_{c}$	Full range			0.4	
VOL	Low-level output voltage	or WR/RDY	$I_{OI} = 1.6 \text{ mA}$	25°C			0.34	V.,
		CS or RD		Full range		0.005	1	
				Full range			3	
Чн	High-level input current	WR/RDY	V <sub>IH</sub> = 5 V	25°C		0.1	0.3	μA
		MODE	1	Full range			200	
		MODE		25 °C		50	170	
կլ	Low-level input current	CS, WR/RDY, RD, or MODE	V <sub>IL</sub> = 0	Full range		- 0.005	- 1	μA
				Full range			3	
	Off-state (high-impedance State) output current		v0 = 5 v	25 °C		0.1	0.3	μΑ
'OZ		Any D or WR/RDY	$V_0 \approx 0$	Full range			- 3	
				25 °C		- 0.1	-0.3	
			CS at 5 V,	Full range			3	
1.	Appled input current		$V_1 = 5 V$	25 °C			0.3	
1	Analog input current		CS at 5 V,	Full range			- 3	μ <b>Α</b>
			$V_j = 0$	25°C			-0.3	
		Any D, OFLW, INT,	$V_{0} = 5 V$	Full range	7			
		or WR/RDY	v0 = 5 v	25°C	8.4	14		
	Short-circuit output current	Any D or OELW		Full range	- 6			mA
ios	Short-circuit output current		Vo = 0	25°C	- 7.2	- 12		
		INIT	V0 ~ 0	Full range	-4.5			
				25°C	- 5.3	- 9		
B.	Reference resistance			Full range	1.25		6	10
ret				25°C	1.4	2.3	5.3	
100	Supply current		CS, WR/RDY,	Full range			15	mΔ
		••••••	and RD at 0 V	25°C		7.5	13	
C	Input canacitance	Any digital		Full range		5		DE
	input capacitance	ANLG IN		i un range		45		
C	Output capacitance	Any digital		Full range	1		5	pF

electrical characteristics at specified operating free-air temperature, VCC = 5 V (unless otherwise noted)

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .



operating characteristics,  $V_{CC} = 5 V$ ,  $V_{REF+} = 5 V$ ,  $V_{REF-} = 0$ ,  $t_r = t_f = 20 \text{ ns}$ ,  $T_A = 25 \text{ °C}$  (unless otherwise noted)

					TLC0820	B	Т	LC0820/	۱ I	
	PARAMETER	TEST CONDITIONS			ADC0820	ОВ	4	DC0820	c	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
- ks∨s	Supply voltage sensitivity	$V_{CC} = 5 V \pm 5\%, 1$	A = MIN  to MAX		± 1/16	± 1/4		± 1/16	± 1/4	LSB
	Total unadjusted error <sup>†</sup>	MODE pin at 0 V, To	= MIN to MAX			1/2			1	LSB
t <sub>conv</sub> R	Read mode conversion time	MODE pin at 0 V, Se	e Figure 1		1.6	2.5		1.6	2.5	μs
<sup>t</sup> d(int)	Internal count- down delay time	MODE pin at 5 V, See Figures 3 and 4	$C_L = 50 \text{ pF},$		800	1300		800	1300	ns
<sup>t</sup> aR	Access time from RD↓	MODE pin at 0 V, Se	MODE pin at 0 V, See Figure 1			t <sub>conv</sub> R + 50		t <sub>conv</sub> R + 20	<sup>t</sup> convR + 50	ns
		MODE pin at 5 V,	$C_L = 15  pF$		190	280		190	280	
<sup>t</sup> aR1	Access time from RD↓	<sup>t</sup> dWR < <sup>t</sup> d(int), See Figure 2	C <sub>L</sub> = 100 pF		210	320		210	320	ns
		MODE pin at 5 V,	C <sub>L</sub> = 15 pF		70	120		70	120	
<sup>t</sup> aR2	Access time from RD↓	<sup>t</sup> dWR > <sup>t</sup> d(int) See Figure 3	C <sub>L</sub> = 100 pF		90	150		90	150	ns
taINT	Access time from $\overline{\text{INT}} \downarrow$	MODE pin at 5 V, Se	e Figure 4		20	50		20	50	ns
<sup>t</sup> dis	Disable time from $\overline{RD}$	$R_L = 1 k\Omega$ , See Figures 1, 2, 3,	$C_L = 10 \text{ pF},$ and 5		70	95		70	95	ns
tdRDY	Delay time from CS↓ to RDY↓	MODE pin at 0 V, See Figure 1	C <sub>L</sub> = 50 pF,		50	100		50	100	ns
tdRIH	Delaγ time from RD↑ to INT↑	C <sub>L</sub> = 50 pF, See Figures 1, 2, and	13		125	225		125	225	ns
<sup>t</sup> dRIL	Delay time from RD↓ to INT↓	MODE pin at 5 V, See Figure 2	t <sub>dWR</sub> < t <sub>d(int)</sub> ,		200	290		200	290	ns
tdWIH	Delay time from ₩R↑ to INT↑	MODE pin at 5 V, See Figure 4	C <sub>L</sub> = 50 pF,		175	270		175	270	ns
	Slew rate tracking				0.1			0.1		V/µs

<sup>†</sup> Total unadjusted error includes offset, full-scale, and linearity errors.



### PARAMETER MEASUREMENT INFORMATION

















### TLC0820A, TLC0820B, ADC0820B, ADC0820C Advanced Lincmos™ High-speed 8-Bit Analog-to-digital Converters Using Modified "Flash" techniques



PARAMETER MEASUREMENT INFORMATION

TEST CIRCUIT

VOLTAGE WAVEFORMS

FIGURE 5. TEST CIRCUIT AND VOLTAGE WAVEFORMS



### PRINCIPLES OF OPERATION

The TLC0820A, TLC0820B, ADC0820B and ADC0820C each employ a combination of "sampled-data" comparator techniques and "flash" techniques common to many high-speed converters. Two 4-bit "flash" analog-to-digital conversions are used to give a full 8-bit output.

The recommended analog input voltage range for conversion is -0.1 V to V<sub>CC</sub>+0.1 V. Analog input signals that are less than V<sub>REF</sub> +  $\frac{1}{2}$  LSB or greater than V<sub>REF</sub> +  $-\frac{1}{2}$  LSB convert to 00000000 or 11111111 respectively. The reference inputs are fully differential with common-mode limits defined by the supply rails. The reference input values define the full-scale range of the analog input. This allows the gain of the ADC to be varied for ratiometric conversion by changing the V<sub>REF</sub> + and V<sub>REF</sub> - voltages.

The device operates in two modes, read (only) and write-read, which are selected by the MODE pin (pin 7). The converter is set to the read (only) mode when pin 7 is low. In the read mode, the  $\overline{WR}/RDY$  pin is used as an output and is referred to as the "ready" pin. In this mode, a low on the "ready" pin while  $\overline{CS}$  is low indicates that the device is busy. Conversion starts on the falling edge of  $\overline{RD}$  and is completed no more than 2.5  $\mu$ s later when  $\overline{INT}$  falls and the "ready" pin returns to a high-impedance state. Data outputs also change from high-impedance to active states at this time. After the data is read,  $\overline{RD}$  is taken high,  $\overline{INT}$  returns high, and the data outputs return to their high-impedance states.

The converter is set to the write-read mode when pin 7 is high and  $\overline{WR}/RDY$  is referred to as the "write" pin. Taking  $\overline{CS}$  and the "write" pin low selects the converter and initiates measurement of the input signal. Approximately 600 ns after the "write" pin returns high, the conversion is completed. Conversion starts on the rising edge of  $\overline{WR}/RDY$  in the write-read mode.

The high-order 4-bit "flash" ADC measures the input by means of 16 comparators operating simultaneously. A high precision 4-bit DAC then generates a discrete analog voltage from the result of that conversion. After a time delay, a second bank of comparators does a low-order conversion on the analog difference between the input level and the high-order DAC output. The results from each of these conversions enter an 8-bit latch and are output to the three-state buffers on the falling edge of RD.





TYPICAL APPLICATION DATA

FIGURE 6. CONFIGURATION FOR 9-BIT RESOLUTION



ANLG VCC -

D2982, FEBRUARY 1987 - REVISED JANUARY 1989

J28 DGTL VCC

27D D12

26 D D 1 1

25 D D 10

24 D D9

23 0 08

22 D D7

21 D D6

20 05/015

19 D4/DI4

18 D3/DI3

17 D2/D12

16 D1/DI1

15 DO/DIO .

1/0

BUS

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)

SND 4 REF 15

 $IN - \square 2$  $IN + \square 3$ 

ANI G GND

ANLG VCC + 6

TIE HIGH

DGTL GND 112

READY OUT

INT C14

CLK IN 18

WR D9

RD 111

- Advanced LinCMOS<sup>™</sup> Technology
- Self-Calibration Eliminates Expensive Trimming at Factory and Offset Adjustment in the Field
- 12-Bit Plus Sign Bipolar or 12-Bit Unipolar
- ±1/2 and ±1 LSB Linearity Error in Unipolar Configuration
- 10 µs Conversion Time (clock = 2.6 MHz)
- Compatible with All Microprocessors
- True Differential Analog Voltage Inputs
- 0 to 5 V Analog Voltage Range with Single 5-V Supply (Unipolar Configuration)
- -5 V to 5 V Analog Voltage Range with ±5-V Supplies (Bipolar Configuration)
- Low Power . . . 25 mW Maximum

### description

The TLC1225A and TLC1225B converters are manufactured with Texas Instruments highly efficient Advanced LinCMOS<sup>™</sup> technology. Either of the TLC1225A or TLC1225B CMOS analog-to-digital converters can be operated as a unipolar or bipolar converter. A unipolar input(0 to 5 V) can be accommodated with a single 5-V supply; a bipolar input (-5 V to 5 V) requires the addition of a 5-V negative supply. Conversion is performed via the successive-approximation method. The TLC1225A and TLC1225B output the converted data in a parallel word and interfaces directly to a 16-bit data bus. Negative numbers are given in the two's complement data format. All digital signals are fully TTL and CMOS compatible.

These converters utilize a self-calibration technique by which seven of the internal capacitors in the capacitive ladder of the A/D conversion circuitry can be automatically calibrated. The internal capacitors are calibrated during a nonconversion, capacitor-calibrate cycle in which all seven of the internal capacitors are calibrated at the same time. A conversion requires only 10  $\mu$ s (2.6 MHz clock) after the nonconversion, capacitor-calibration or conversion cycle has been completed. The calibration or conversion cycle may be initiated at any time by issuing the proper command word to the data bus. The self-calibrating technique eliminates the need for expensive trimming of thin-film resistors at the factory and provide excellent performance at low cost.

The TLC1225AM and TLC1225BM are characterized for operation over the full military temperature range of -55°C to 125°C. The TLC1225AI and TLC1225BI are characterized for operation from -40°C to 85°C.

Advanced LinCMOS™ is a trademark of Texas Instruments Incorporated





### functional block diagram





### operation description calibration of comparator offset

The following actions are performed to calibrate the comparator offset:

1. The IN+ and IN- inputs are internally shorted together in order that the comparator input is zero. A course comparator offset calibration is performed by storing the offset voltages of the interconnecting comparator stages on the coupling capacitors that connect these stages. Refer to Figure 1. The storage of offset voltages is accomplished by closing all switches and then opening switches A and A', then switches B and B', and then C and C'. This process continues until all interconnecting stages of the comparator are calibrated. After this action, some of the comparator offset still remains uncalibrated.



FIGURE 1

2. An A/D conversion is done on the remaining offset with the 8-bit calibration DACs and 8-bit SAR and the result is stored in the RAM.

### capacitor calibration of the ADC's capacitive ladder

The following actions are performed to calibrate capacitors in the 13-bit DACs that comprise the ADC's capacitive ladder:

- 1. The IN+ and IN- inputs are internally disconnected from the 13-bit capacitive DACs.
- 2. The most significant bit (MSB) capacitor is tied to REF, while the rest of the ladder capacitors are tied to GND. The A/D conversion result for the remaining comparator offset, obtained in Step 2 above, is retrieved from the RAM and is input to the 8-bit DACs.
- Step 1 of the Calibration of Comparator Offset sequence is performed. The 8-bit DAC input is returned to zero and the remaining comparator offset is then subtracted. Thus, the comparator offset is completely corrected.
- 4. Now the MSB capacitor is tied to GND, while the rest of the ladder capacitors, C<sub>X</sub>, are tied to REF. An MSB capacitor voltage error (see Figure 2) on the comparator output will occur if the MSB capacitor does not equal the sum of the other capacitors in the capacitive ladder. This error voltage is converted to an 8-bit word from which a capacitor error is computed and stored in the RAM.
- 5. The capacitor voltage error for the next most significant capacitor is calibrated by keeping the MSB capacitor grounded and then performing the above Steps 1-4 while using the next most significant capacitor in lieu of the MSB capacitor. The seven most significant capacitors can be calibrated in this manner.





#### FIGURE 2

### analog-to-digital conversion

The following steps are performed in the analog-to-digital conversion process:

- 1. Step 1 of the Calibration of Comparator Offset Sequence is performed. The A/D conversion result for the remaining comparator offset, which was obtained in Step 2 of the Calibration of Comparator Offset, is retrieved from the RAM and is input to the 8-bit DACs. Thus the comparator offset is completely corrected.
- 2. IN+ and IN- are sampled onto the 13-bit capacitive ladders.
- 3. The 13-bit analog-to-digital conversion is performed. As the successive-approximation conversion proceeds successively through the seven most significant capacitors, the error for each of these capacitors is recovered from the RAM and accumulated in a register. This register controls the 8-bit DACs so the total accumulated error for these capacitors is subtracted out during the conversion process.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage (ANLG V <sub>CC+</sub> and DGTL V <sub>CC</sub> ) (see Note 1)
Supply voltage, ANLG V <sub>CC</sub>
Control and Clock input voltage range $-0.3$ V to $+15$ V
Analog input (IN+, IN-) voltage range,
$V_{1+}$ and $V_{1-}$ ANLG $V_{CC-}$ –0.3 V to ANLG $V_{CC+}$ +0.3 V
Reference voltage range, V <sub>ref</sub>
Pin 7 voltage range, VOS $-0.3$ V to ANLG VCC+ $+0.3$ V
Output voltage range
Input current (per pin)
Input current (per package)
Operating free-air temperature range:
TLC1225AM, TL1225BM
TLC1225AI, TLC1225BI
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J package
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: N package
NOTE 1: All analog voltages are referred to ANLG GND and all digital voltages are referred to DGTL GND.



### recommended operating conditions

		MIN	MAX	UNIT
	ANLG V <sub>CC+</sub>	4.5	6	
Supply voltage	ANLG VCC-	- 5.5	ANLG GND	v
	DGTL V <sub>CC</sub>	4.5	6	
High-level input voltage, V <sub>IH</sub> , all digital inputs exception ( $V_{CC} = 4.75$ V to 5.25 V)	2		v	
Low-level input voltage, V <sub>IL</sub> , all digital inputs exce ( $V_{CC} = 4.75$ V to 5.25 V)	pt CLK IN		0.8	v
	Bipolar range	ANLG V <sub>CC</sub> 0.05	ANLG V <sub>CC+</sub> + 0.05	V
	Unipolar range	ANLG GND - 0.05	ANLG V <sub>CC+</sub> + 0.05	v
Pin 7 (TIE HIGH)		2		V
Clock input frequency, fclock		0.3	2.6	MHz
Clock duty cycle		40%	60%	
Pulse duration, $\overline{CS}$ and $\overline{WR}$ both low, t <sub>W</sub> ( $\overline{CS} \cdot \overline{WR}$ )		50		ns
Setup time before WRt or CSt, t <sub>SU</sub>			50	ns
Hold time after WR† or CS†, th			50	ns
Operating free air temporature. T	TLC1225AM, TLC1225BM	- 55	125	÷
	TLC1225AI, TLC1225BI	-40	85	

electrical characteristics over recommended operating free-air temperature range, ANLG V<sub>CC</sub> + = DGTL V<sub>CC</sub> = V<sub>ref</sub> = 5 V, ANLG V<sub>CC</sub> - = -5 V (for bipolar input range), ANLG V<sub>CC</sub> - = ANLG GND (for unipolar input range) (unless otherwise noted) (see Note 2)

· · · · ·	PARAMETER	TEST CON	DITIONS	MIN	MAX	UNIT
VOH	High-level output voltage	DGTL VCC = 4.75 V	$I_{O} = -1.8 \text{ mA}$	2.4		v
·0H	ingi letel super tenage		$I_{O} = -50  \mu A$	4.5		
VOL	Low-level output voltage	DGTL $V_{CC} = 4.75 V$ ,	$I_0 = 8 \text{ mA}$		0.4	V
V <sub>T+</sub>	Clock positive-going threshold voltage			2.7	3.5	V
V <sub>T</sub> -	Clock negative-going threshold voltage			1.4	2.1	V
	Clock input hystoresis	V <sub>T+</sub> min - V <sub>T-</sub> max		0.6		V
*n <b>ys</b>	Clock input hysteresis	$V_{T+}$ max – $V_{T-}$ min			2.1	v
rref	Input resistance, REF terminal			1	10	MΩ
Чн	High-level input current	$V_{l} = 5 V$			1	μA
ΊL	Low-level input current	V <sub>I</sub> = 0			~1	μA
107	High-impedance-state	$V_0 = 0$			-3	uΔ
102	output leakage current	$V_0 = 5 V$			3	μΛ
le		$V_0 = 0$			-6	m۸
0	Oulput current	$V_0 = 5 V$			8	mA
DGTL ICC	Supply current from DGTL VCC	f <sub>clk</sub> = 2.6 MHz,	CS high		3	mA
ANLG ICC+	Supply current from ANLG VCC+	f <sub>clk</sub> = 2.6 MHz,	CS high		3	mA
ANLG ICC-	Supply current from ANLG VCC	$f_{clk} = 2.6 \text{ MHz},$	CS high		-3	mA

NOTE 2: Bipolar input range is defined as: V<sub>1+</sub> = −5.05 V to 5.05 V, V<sub>1-</sub> = −5.05 V to 5.05 V, and | V<sub>1+</sub> − V<sub>1-</sub> | ≤ 5.05 V. The unipolar input voltage range is defined as: V<sub>1+</sub> = −0.05 V to 5.05 V, V<sub>1-</sub> = −0.05 V to 5.05 V, and | V<sub>1+</sub> − V<sub>1-</sub> | ≤ 5.05 V.



operating characteristics over recommended operating free-air temperature range, ANLG V<sub>CC</sub> + = DGTL V<sub>CC</sub> = V<sub>ref</sub> = 5 V, ANLG V<sub>CC</sub> - = -5 V (for bipolar input range), ANLG V<sub>CC</sub> - = ANLG GND (for unipolar input range), f<sub>clock</sub> = 2.6 MHz (unless otherwise noted) (see Note 2)

PARAMETER		TEST C	TEST CONDITIONS				
				TLC1225A	±1		
E.	Lippority error		onipolar input range	TLC1225B	±0.5	1	
	Linearity error		Bipolar input rappo	TLC1225A	±2	LOD	
			bipolar input range	TLC1225B	±1.5	1	
	Zero error				±0.5	LSB	
	Adjusted positive and	negative	Linipolar input range		+1	ICD	
	full-scale error (see No	ote 3)	Unipolar input range		<u> </u>	130	
	Adjusted positive and	negative	Bipolar input range		+1	ISB	
	full-scale error (see No	ote 4)	Bipolar input range			1.00	
	Temperature coefficient of gain				15	ppm/°C	
	Temperature coefficie	nt of offset point			1.5	ppm/°C	
		Zero error		•	±0.75		
Kovo	Supply voltage	Positive and negative	ANLG $V_{CC+} = 5 V \pm$	5%,	+0.75	ISB	
^SVS	sensitivity	full-scale error	ANLG $V_{CC-} = -5 V$	± 5%,	±0.75	100	
		Linearity error		76	±0.25		
+-	Conversion time (1/f-	1.)			27	clock	
·C		к/				cycles	
+_	Access time (delay fro	m falling edge of	$C_{L} = 100 \text{ pF}$		110	ns	
۰a	CS-RD to data output)					115	
1-1-	Disable time, output (	delay from rising	$R_L = 10 k\Omega$ ,	CL = 10 pF	60	ns	
ais	edge of RD to high-im	pedance state	$R_L = 2 k\Omega$ ,	C <sub>L</sub> = 100 pF	60	113	
td(READY)	RD or WR to READY (	OUT delay			140	ns	
<sup>t</sup> d(INT)	RD or WR to reset of I	NT delay			400	ns '	

NOTES: 2. Bipolar input range is defined as:  $V_{1+} = -5.05 V$  to 5.05 V,  $V_{1-} = -5.05 V$  to 5.05 V, and  $|V_{1+} - V_{1-}| \le 5.05 V$ . The unipolar input voltage range is defined as:  $V_{1+} = -0.05 V$  to 5.05 V,  $V_{1-} = -0.05 V$  to 5.05 V, and  $|V_{1+} - V_{1-}| \le 5.05 V$ .

3. See the Positive and Negative Full-Scale Adjustment section, Unipolar Inputs.

4. See the Positive and Negative Full-Scale Adjustment section, Bipolar Inputs.











FIGURE 4. LOAD CIRCUITS AND WAVEFORMS

### PRINCIPLES OF OPERATION

### power-up calibration sequence

Power-Up calibration is not automatic and calibration is initiated by writing control words to the six least significant bits of the data bus. If addressed or initiated, conversion can begin after the first clock cycle. However, full A/D conversion accuracy is not established until after internal capacitor calibration.

### conversion start sequence

The writing of the conversion command word to the six least significant bits of the data bus, when either  $\overline{CS}$  or  $\overline{WR}$  goes high, initiates the conversion sequence.

#### analog sampling sequence

Sampling of the input signal occurs during clock cycles 3 thru 10 of the conversion sequence.

### completed A/D conversion

When INT goes low, conversion is complete and the A/D result can be read. A new conversion can begin immediately. The A/D conversion is complete at the end of clock cycle 27 of the conversion sequence.

### aborting a conversion in process and beginning a new conversion

If a conversion is initiated while a conversion sequence is in process, the ongoing conversion will be aborted and a new conversion sequence will begin.

### reading the conversion result

When both  $\overline{CS}$  and  $\overline{RD}$  go low, all 13 bits of conversion data are output to the I/O bus. The format of the output is extended sign with 2's complement, right justified data. For both unipolar and bipolar cases, the sign bit D12 is low if  $V_{I+} - V_{I-}$  is positive and high if  $V_{I+} - V_{I-}$  is negative.



#### general

### reset INT

When reading the conversion data, the falling edge of the first low-going combination of  $\overline{CS}$  and  $\overline{RD}$  will reset INT. The falling edge of the low-going combination of  $\overline{CS}$  and  $\overline{WR}$  will also reset INT.

#### ready out

For high-speed microprocessors, READY OUT allows the TLC1225 to insert a wait state in the microprocessor's read or write cycle.

### reference voltage (Vref)

This voltage defines the range for  $|V_{I+} - V_{I-}|$ . When  $|V_{I+} - V_{I-}|$  equals  $V_{ref}$ , the highest conversion data value results. When  $|V_{I+} - V_{I-}|$  equals 0, the conversion data value is zero. Thus, for a given input, the conversion data changes ratiometrically with changes in  $V_{ref}$ .

#### TIE HIGH

This pin is a digital input and should be tied high.

### calibration and conversion considerations

Calibration of the internal capacitor and A/D conversion are two separate actions. Each action is independently initiated. A calibration command that calibrates all seven internal capacitors is normally issued before conversion. A conversion command then initiates the A/D conversion. Subsequent conversions can be performed by issuing additional conversion commands. The calibration and conversion commands are totally independent from one another and can be initiated in any order. Calibration and conversion commands require 105 and 27 clock cycles, respectively.

The calibrate and conversion commands are initiated by writing control words on the six least significant bits of the data bus. These control words are written into the IC when either  $\overline{CS}$  or  $\overline{WR}$  goes high. The initiation of these commands is illustrated in the Timing Diagram. The bit patterns for the commands are shown in Table 1.

COMMAND				REQUIRED NUMBER				
COMMAND	C3 + WH	DI5	DI4 DI3 DI2 DI1 DI0 OF					OF CLOCK CYCLES
Conversion	t	н	L	Х	Х	Х	L	27
Calibrate <sup>†</sup>	t	L	Х	L	L	L	L	105

### TABLE 1. CONVERSION COMMANDS

<sup>†</sup>Calibration is lost when clock is stopped.

#### analog inputs

#### differential inputs provide common-mode rejection

The differential inputs reduce common-mode noise. Common-mode noise is noise common to both IN+ and IN- inputs, such as 60-Hz noise. There is no time interval between the sampling of the IN+ and IN- so these inputs are truly differential. Thus, no conversion errors result from a time interval between the sampling of the IN+ and IN- inputs.

#### input bypass capacitors

Input bypass capacitors may be used for noise filtering. However, the charge on these bypass capacitors will be depleted during the input sampling sequence when the internal sampling capacitors are charged. Note that the charging of the bypass capacitors through the differential source resistances must keep pace with the charge depletion of the bypass capacitors during the input sampling sequence. Higher source resistances reduce the amount of charging current for the bypass capacitors. Also, note that fast, successive conversion



will have the greatest charge depletion effect on the bypass capacitors. Therefore, the above phenomenon becomes more significant as source resistances and the conversion rate (i.e., higher clock frequency and conversion initiation rate) increase.

In addition, if the above phenomenon prevents the bypass capacitors from fully charging between conversions, voltage drops across the source resistances will result due to the ongoing bypass capacitor charging currents. The voltage drops will cause a conversion error. Also, the voltage drops increase with higher  $|V_{I+} - V_{I-}|$  values, higher source resistances, and lower charge on the bypass capacitors (i.e., faster conversion rate).

For low-source-resistance applications ( $R_{SOURCe} < 100 \Omega$ ), a 0.001- $\mu$ F bypass capacitor at the inputs will prevent pickup due to the series lead inductance of a long wire. A 100- $\Omega$  resistor can be placed between the capacitor and the output of an operational amplifier to isolate the capacitor from the operational amplifier.

### input leads

The input leads should be kept as short as possible, since the coupling of noise and digital clock signals to the inputs can cause errors.

#### power supply considerations

Noise spikes on the V<sub>CC</sub> lines can cause conversion error. Low-inductance tantalum capacitors (> 1  $\mu$ F) with short leads should be used to bypass ANLG V<sub>CC</sub> and DGTL V<sub>CC</sub>. A separate regulator for the TLC1225A or TLC1225B and other analog circuitry will greatly reduce digital noise on the supply line.

### positive and negative full-scale adjustment

#### unipolar inputs

Apply a differential input voltage that is 0.5 LSB below the desired analog full-scale voltage (VFS) and adjust the magnitude of the REF input so that the output code is just changing from 0 1111 1111 1110 to 0 1111 1111 1111. If this transition is desired for a different input voltage, the reference voltage can be adjusted accordingly.

#### bipolar inputs

First, follow the procedure for the unipolar case.

Second, apply a differential input voltage so that the digital output code is just changing from 1 0000 0000 0001 to 1 0000 0000. Call this actual differential voltage V<sub>X</sub>. The ideal differential voltage for this transition is:

$$-V_{FS} + \frac{V_{FS}}{8192}$$
(1)

The difference between the actual and ideal differential voltages is:

$$Delta = V_X - \left(-V_{FS} + \frac{V_{FS}}{8192}\right)$$

(2)

Then apply a differential input voltage of:

 $\sqrt{\chi} - \frac{\text{Delta}}{2}$  (3)

and adjust V<sub>ref</sub> so the digital output code is just changing from 1 0000 0000 0001 to 1 0000 0000 0000. This procedure produces positive and negative full-scale transitions with symmetrical minimum error.





B. Bypass capacitor leads must be as short as possible.









NOTES: A. V<sub>1</sub> = 0.15 × ANLG V<sub>CC+</sub>. B. 15% of ANALOG V<sub>CC</sub>  $\leq$  V<sub>XDR</sub>  $\leq$  85% of ANALOG V<sub>CC</sub>.

FIGURE 8. OPERATING WITH RATIOMETRIC TRANSDUCERS



D3008, SEPTEMBER 1986-REVISED OCTOBER 1988

- Advanced LinCMOS<sup>™</sup> Silicon-Gate Technology
- Easily Interfaced to Microprocessors
- On-Chip Data Latches
- Monotonic over the Entire A/D Conversion Range
- Segmented High-Order Bits Ensure Low-Glitch Output
- Designed to be Interchangeable with Analog Devices AD7524, PMI PM-7524, and Micro Power Systems MP7524
- Fast Control Signaling for Digital Signal Processor Applications Including Interface with TMS320

KEY PERFORMANCE SPECIFICATIONS							
Resolution	8 Bits						
Linearity error	1/2 LSB Max						
Power dissipation	E mW/ May						
at V <sub>DD</sub> = 5 V	5 mvv iviax						
Settling time	100 ns Max						
Propagation delay	80 ns Max						





NC-No internal connection

#### description

The TLC7524 is an Advanced LinCMOS<sup>™</sup> 8-bit digital-to-analog converter (DAC) designed for easy interface to most popular microprocessors.

The TLC7524 is an 8-bit multiplying DAC with input latches and with a load cycle similar to the "write" cycle of a random access memory. Segmenting the high-order bits minimizes glitches during changes in the most-significant bits, which produce the highest glitch impulse. The TLC7524 provides accuracy to ½ LSB without the need for thin-film resistors or laser trimming, while dissipating less than 5 milliwatts typically.

Featuring operation from a 5-V to 15-V single supply, the TLC7524 interfaces easily to most microprocessor buses or output ports. Excellent multiplying (2 or 4 quadrant) makes the TLC7524 an ideal choice for many microprocessor-controlled gain-setting and signal-control applications.

The TLC7524I is characterized for operation from -25 °C to 85 °C, and the TLC7524C is characterized for operation from 0 °C to 70 °C.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

**PRODUCTION DATA documents contain information** 

PRODUCTION DATA documents contain information specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



### functional block diagram



### operating sequence





F-132

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VDD	to 16.5 V DD+0.3 V + 25 V
neierence voltage, v <sub>ret</sub>	10.4
Peak digital input current, if	ΙΟμΑ
Operating free-air temperature range: TLC7524I	C to 85°C
TLC7524C 0°	C to 70°C
Storage temperature range	to 150°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package	260°C

### recommended operating conditions

		$V_{DD} = 5 V$		V <sub>DD</sub> = 15 V			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>		4.75	5	5.25	14.5	15	15.5	V
Reference voltage, V <sub>ref</sub>			± 10			± 10		V
High-level input voltage, VIH		2.4			13.5	<u></u>		V
Low-level input voltage, VIL				0.8			1.5	V
CS setup time, t <sub>su</sub> (CS)	CS setup time, t <sub>su(CS)</sub>				40			ns
CS hold time, th(CS)		0			0			ns
Data bus input setup time, t <sub>su(D)</sub>		25			25			ns
Data bus input hold time, t <sub>h(D)</sub>		10			10			ns
Pulse duration, WR low, tw(WR)		40			40			ns
Operating free-air temperature, T <sub>A</sub>	TLC75241	- 25		85	- 25		85	°C
	TLC7524C	0		70	0		70	

# electrical characteristics over recommended operating free-air temperature range, $V_{ref} = \pm 10 V$ , OUT1 and OUT2 at GND (unless otherwise noted)

DADAMETED			TEST CONDITIONS	V <sub>DD</sub> = 5 V		v	V <sub>DD</sub> = 15 V			LINUT	
	FANAMETEN		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
ЧН	High-level input c	urrent	$V_I = V_{DD}$			10			10	μA	
μL	Low-level input cu	urrent	V <sub>I</sub> = 0			- 10			- 10	μA	
			DBO-DB7 at 0 V, WR, CS at 0 V,			100			+ 200		
h.,	Output leakage	0011	$V_{ref} = \pm 10 V$			±400	± 200		± 200	- 1	
likg	current	0.1170	DBO-DB7 at V <sub>DD</sub> , WR, CS at 0 V,			. 400			1 200	nA	
C		0012	$V_{ref} = \pm 10 V$	± 400		± 200		± 200			
1	Supply surrent	Quiescent	DB0-DB7 at VIHmin or VILmax			1			2	mA	
טטין	DD Supply current Standby		DB0-DB7 at 0 V or VDD			500			500	μA	
Supply voltage sensitivity,		nsitivity,	AV/	0.01 0.16		0.005		0.04	0/ ECD/0/		
KSVS	KSVS Δgain/ΔVDD		$\Delta v DD = \pm 10\%$			0.16		0.005	0.04	70F3N/70	
C.	Input capacitance	,	N 0			F			F	-5	
	DBO-DB7, WR, C	5	VI = 0			5			5	pr	
6	0	OUT1	DBO-DB7 at 0 V,			30			30	- 5	
0	Co Output capacitance OUT2		WR and CS at 0 V			120			120	рн	
6	τυο		DBO-DB7 at V <sub>DD</sub> ,			120			120	- 6	
OUT2		OUT2	WR and CS at 0 V			30			30	рн	
	Reference input impedance					20	-		20	1.0	
	(Pin 15 to GND)			5		20	5		20	κΩ	



operating characteristics over recommended operating free-air temperature range,	V <sub>ref</sub> =	±10 V,
OUT1 and OUT2 at GND (unless otherwise noted)		

DADAMETED	TEGT CONDITIONS	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 15 V			LIAUT
PARAMETER	MIN		TYP	MAX	MIN	TYP <sup>†</sup>	MAX	
Linearity error				±0.5			±0.5	LSB
Gain error	See Note 1			± 2.5			±2.5	LSB
Settling time (to ½ LSB)	See Note 2			100			100	ns
Propagation delay from								
digital input to 90% of	See Note 2			80			80	ns
final analog output current								
Feedthrough at OUT1 or OUT2	$V_{ref} = \pm 10 \text{ V} (100\text{-kHz sinewave})$ $\overline{WR}$ and $\overline{CS}$ at 0 V, DB0-DB7 at 0 V			0.5			0.5	%FSR
Temperature coefficient of gain	$T_A = 25 ^{\circ}C$ to MAX		$\pm 0.004$			$\pm 0.001$		%FSR/°C

NOTES: 1. Gain error is measured using the internal feedback resistor. Nominal Full Scale Range (FSR) = V<sub>ref</sub> - 1 LSB.
 2. OUT1 load = 100 Ω, C<sub>ext</sub> = 13 pF, WR at 0 V, CS at 0 V, DB0-DB7 at 0 V to V<sub>DD</sub> or V<sub>DD</sub> to 0 V.

### principles of operation

The TLC7524 is an 8-bit multiplying D/A converter consisting of an inverted R-2R ladder, analog switches, and data input latches. Binary weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state. The high-order bits are decoded and these decoded bits, through a modification in the R-2R ladder, control three equally weighted current sources. Most applications only require the addition of an external operational amplifier and a voltage reference.

The equivalent circuit for all digital inputs low is seen in Figure 1. With all digital inputs low, the entire reference current,  $I_{ref}$ , is switched to OUT2. The current source I/256 represents the constant current flowing through the termination resistor of the R-2R ladder, while the current source  $I_{lkg}$  represents leakage currents to the substrate. The capacitances appearing at OUT1 and OUT2 are dependent upon the digital input code. With all digital inputs high, the off-state switch capacitance (30 pF maximum) appears at OUT2 and the on-state switch capacitance (120 pF maximum) appears at OUT1. With all digital inputs low, the situation is reversed as shown in Figure 1. Analysis of the circuit for all digital inputs high is similar to Figure 1; however, in this case,  $I_{ref}$  would be switched to OUT1.

Interfacing the TLC7524 D/A converter to a microprocessor is accomplished via the data bus and the  $\overline{CS}$  and  $\overline{WR}$  control signals. When  $\overline{CS}$  and  $\overline{WR}$  are both low, the TLC7524 analog output responds to the data activity on the DB0-DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the  $\overline{CS}$  signal or  $\overline{WR}$  signal goes high, the data on the DB0-DB7 inputs are latched until the  $\overline{CS}$  and  $\overline{WR}$  signals go low again. When  $\overline{CS}$  is high, the data inputs are disabled regardless of the state of the  $\overline{WR}$  signal.

The TLC7524 is capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant or 4-quadrant multiplication are shown in Figures 2 and 3. Input coding for unipolar and bipolar operation are summarized in Tables 1 and 2, respectively.



### principles of operation (continued)













NOTES: 3. RA and RB used only if gain adjustment is required.

4. C phase compensation (10-15 pF) is required when using high-speed amplifiers to prevent ringing or oscillation.



### principles of operation (continued)

### TABLE 1. UNIPOLAR BINARY CODE

DIGITAL INPUT (SEE NOTE 5)	ANALOG OUTPUT
MSB LSB	
11111111	-V <sub>ref</sub> (255/256)
10000001	– V <sub>ref</sub> (129/256)
1000000	$-V_{ref}$ (128/256) = $-V_{ref}/2$
01111111	-V <sub>ref</sub> (127/256)
00000001	~ V <sub>ref</sub> (1/256)
00000000	0

NOTES: 5. LSB = 1/256 (V<sub>ref</sub>). 6. LSB = 1/128 (V<sub>ref</sub>).

#### microprocessor interfaces

#### TABLE 2. BIPOLAR (OFFSET BINARY) CODE

DIGITAL INPUT (SEE NOTE 6)	ANALOG OUTPUT
MSB LSB	
11111111	V <sub>ref</sub> (127/128)
10000001	V <sub>ref</sub> (1/128)
1000000	0
01111111	– V <sub>ref</sub> (1/128)
00000001	– V <sub>ref</sub> (127/128)
0000000	-V <sub>ref</sub>



### FIGURE 4. TLC7524-Z-80A INTERFACE



### FIGURE 5. TLC7524-6800 INTERFACE

### microprocessor interfaces (continued)







### TYPICAL APPLICATION DATA

### voltage-mode operation

It is possible to operate the TLC7524 current multiplying D/A converter in a voltage mode. In the voltage mode, a fixed voltage is placed on the current output pin. The analog output voltage is then available at the reference voltage pin. Figure 7 is an example of a current multiplying D/A, which is operated in voltage mode.



FIGURE 7. VOLTAGE MODE OPERATION

The relationship between the fixed input voltage and the analog output voltage is given by the following equation:

 $V_0 = V_1 (D/256)$ 

where

Vo = analog output voltage

 $V_I$  = fixed input voltage

D = digital input code converted to decimal

In voltage-mode operation, the TLC7524 will meet the following specification:

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Linearity error at REF	$V_{DD}$ = 5 V, OUT1 = 2.5 V, OUT2 at GND, $T_A$ = 0 °C to 70 °C		1	LSB



### F.2 TI Sockets

The sockets produced by Texas Instruments are designed for high-density packaging needs. As described in the following pages, the production sockets and burn-in/test sockets for PGA, PLCC, and CER-QUAD packages are compatible with the TMS320C2x devices.

For additional information about TI sockets, contact the nearest TI sales office or:

Texas Instruments Incorporated Connector Systems Dept, MS 14-3 Attleboro, MA 02703 (617) 699-5242/5269 Telex: 92-7708

### **Appendix F - TI Sockets**

### IC SOCKETS PLASTIC LEADED CHIP CARRIER

### PERFORMANCE SPECIFICATIONS

#### Mechanical

Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Vibration: 15 G Shock: 100 G Solderability: Per MIL-STD 202, Method 208 Insertion force: 0.59 lbs per position Withdrawal force: 0.25 lbs per position Normal force: 200 g min, 450 g typ Wipe: 0.075 in min

Durability: 5 cycles min Contact retention: 1.5 lbs min

#### Electrical

Current carrying capacity: 1 A Insulation resistance:  $5000~M\Omega$  min Dielectric withstanding voltage: 1000~V ac rms min Capacitance: 1.0 pF max

#### Environmental

Operating temperature: Operating: -40 °C to 85 °C Storage: -40 °C to 95 °C Temperature cycling with humidity: will conform to final EIA specifications Shelf life: 1 year min

#### MATERIALS

Body — Ryton R-4 (40% glass) U/L 94-VO rating Contacts — CDA 510 spring temper Contact finish — 90/10 tin (200  $\mu$ in – 400  $\mu$ in) over 40  $\mu$ in copper

Contact factory for detailed information

#### PLASTIC LEADER CHIP CARRIER CPR SERIES



Device guide barriers not shown







Pos	A	В	С
44	21,43	17,78	12,70
	(0.844	(0.700)	(0.500)
52	23,98 (0.944)	20,32 (0.800)	15,24 (0.600)
68	29,06	25,40	20,32
	(1.144)	(1.000)	(0.800)
84	34,14	30,48	25,40
	(1.344)	(1.200)	(1.000)

Extraction tool available, consult factory.

### PRODUCT FEATURES

Can be loaded by top actuated insertion or press-in insertion, either manually or automatically High reliability due to high pressure contact point Open body and high stand-off design provide high efficiency in heat dissipation High durability up to 10,000 cycles Compact design

### PERFORMANCE SPECIFICATIONS

#### Mechanical

Durability: 10,000 cycles Operating Temperature:  $180 \,^{\circ}$ C max **Electrical** Contact rating: 1.0 A per contact Contact resistance:  $30 \,$ m $\Omega$  max Insulation resistance:  $1000 \,$ M $\Omega$  min Dielectric withstanding voltage:  $500 \,$ V ac rms min

#### MATERIALS

Body — ultem glass filled (U/L 94 VO) Contact — copper alloy Plating — overall gold plate

### PLCC BURN-IN/TEST SOCKETS CPJ SERIES



IC SOCKETS

### PART NUMBER SYSTEM









Dimensions in parentheses are inches Contact factory for detailed information

#### PERFORMANCE SPECIFICATIONS

#### Mechanical

- Accommodates IC leads 0.015 in to 0.021 in diameter Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Recommended hole grid pattern: 0.100 in  $\pm$  0.002 in each direction
- Vibration: 15 G, 10-2000 Hz per MIL-STD 1344A, Method 2005.1 Test Condition III
- Shock: 100 G, sawtooth waveform, 2 shocks each direction per MIL-STD 202, Method 213, Test Condition I
- Durability: 5 cycles, 10 m $\Omega$  max contact resistance change per MIL-STD 1344, Method 2016
- Solderability: per MIL-STD 202, Method 208
- Insertion force: 3.6 oz (102 g) per pin typ using 0.018 in diameter test pin
- Withdrawal force: 0.5 oz (14 g) per pin min using 0.018 in diameter test pin

#### Electrical

- Contact rating: 1.0 A per contact
- Contact resistance: 20 m
  max initial
- Insulation resistance: 1000 M $\Omega$  at 500 V dc per MIL-STD 1344, Method 3003.1
- Dielectric withstanding voltage: 1000 V ac rms per MIL-STD 1344, Method 3001.1
- Capacitance: 1.0 pF max per MIL-STD 202, Method 305 Environmental
- Operating temperature: -65 °C to 125 °C, gold; -40 °C to
- 100 °C, tin Corrosive atmosphere: 10 m $\Omega$  max contact resistance change when exposed to 22% ammonium sulfide for 4 hours
- Gas tight: 10 m $\Omega$  max contact resistance change when exposed to nitric acid vapor for 1 hour
- Temperature soak: 10 m $\Omega$  max contact resistance change when exposed to 105 °C temperature for 48 hours
- Shell life: 12 months min

#### MATERIALS

- Body PBT polyester U/L94-VO rating
- On request, G10/FR4 or Mylar film
- Outer sleeve Machined Brass (QQ-B-626)
- Inner contact Beryllium copper (QQ-C-530) heat treated Plating: (specified by part number)

#### **PIN GRID ARRAY**





HIGH DENSITY PIN GRID ARRAY

IC SOCKETS

Inner contact  $-30 \mu$ in gold over 50  $\mu$ in nickel or 100  $\mu$ in tin/lead over 50  $\mu$ in nickel

Outer sleeve – 10  $\mu$ in gold over 50  $\mu$ in nickel or 50  $\mu$ in tin/lead over 50  $\mu$ in nickel

### PART NUMBER SYSTEM





<sup>†</sup>Noncumulative

Dimensions in parentheses are inches

Consult factory for detailed information

### IC SOCKETS **BURN-IN/TEST PIN GRID ARRAY**

### PERFORMANCE SPECIFICATIONS

### Mechanical

Accommodates IC leads per specific IC device Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Durability: 5000 cycles, 10 m $\Omega$  max contact resistance change per MIL-STD 1344, Method 2016 Solderability: per MIL-STD 202, Method 208 Electrical Contact rating: 1.0 A per contact Contact resistance: 20 mg max initial Insulation resistance: 1.0 MΩ at 500 V dc per

MIL-STD 1344, Method 3003.1

Dielectric withstanding voltage: 700 V ac rms per MIL-STD 1344, Method 3001.1

Capacitance: 1.0 pF max per MIL-STD 202, Method 305 Environmental

Operating temperature: -65°C to 170°C

Humidity: 10 m $\Omega$  max contact resistance change when tested per MIL-STD 202, Method 103B

Temperature soak; 10 m $\Omega$  max contact resistance change when exposed to 105 °C temperature for 48 hours Shelf life: 12 months max

MATERIALS

Body - CZF Series: PPS (polyphenylen sufide) glass filled U/L 94 VO rating, -65°C to 170°C

Contact - Bervilium copper

Plating:<sup>†</sup> Overall gold plate min 4 µin over min 70 µin nickel plating

<sup>†</sup>For additional plating option consult the factory.

#### **BURN-IN TEST PIN GRID ARRAY**

1







Dimensions in parentheses are inches Contact factory for detailed information
#### **F.3 Crystals**

This section lists the commonly used crystal frequencies, crystal specification requirements, and the names of suitable vendors.

Table F-1 lists the commonly used crystal frequencies and the devices with which they can be used.

DEVICE	FREQUENCY
TMS32020	18.432 MHz 20 MHz 20.48 MHz
TMS320C25	40.96 MHz

Table F-1. Commonly Used Crystal Frequencies

When connected across X1 and X2/CLKIN of the TMS320 processor, a crystal enables the internal oscillator; see Figure F-1. The frequency of CLKOUT is one-fourth the crystal fundamental frequency. Crystal specification requirements are listed below.

Load capacitance = 20 pFSeries resistance = 30 ohmPower dissipation = 1 mW

Parallel resonant

Crystals of 20 MHz and below use fundamental mode. 40-MHz operation requires a third-overtone crystal.



Figure F-1. Crystal Connection

The TMS320C25 operating at 40.96 MHz requires a parallel-resonant thirdovertone oscillator (see Section 6.1.2 for a detailed description of this oscillator design). If a packed clock oscillator is used, oscillator design is of no concern. Vendors of crystals suitable for use with TMS320 devices are listed below.

RXD, Inc. Norfolk, NB (800) 228-8108 N.E.L. Frequency Controls, Inc. Burlington, WI (414) 763-3591

CTS Knight, Inc. Contact the local distributor.

# Appendix G ROM Codes

Size of a printed circuit board must be considered in many DSP applications. To fully utilize the board space, Texas Instruments offers two options which will reduce the chip count and provide a single-chip solution to its customers. These options incorporate 4K words of on-chip program from either a mask programmable ROM or an EPROM. This allows the customer to use a code-customized processor for a specific application while taking advantage of the following:

- Greater memory expansion
- Lower system cost
- Less hardware and wiring
- Smaller PCB

If used often, the routine or entire algorithm can be programmed into the onchip ROM of a TMS320 DSP. TMS320 programs can also be expanded by using external memory; this reduces chip count and allows for a more flexible program memory. Multiple functions are easily implemented by a single device, thus enhancing system capabilities.

TMS320 Development Tools are used to develop, test, refine, and finalize the algorithms. The microprocessor/microcomputer (MP/MC) mode is available on all ROM-coded TMS320 DSP devices when accessing either on-chip or off-chip memory is required. The microprocessor mode is used to develop, test, and refine a system application. In this mode of operation, the TMS320 acts as a standard microprocessor by using external program memory. When the algorithm has been finalized, the designer may submit the code to Texas Instruments for masking into the on-chip program ROM. At that time, the TMS320 becomes a microcomputer which executes customized programs out of the on-chip ROM. Should the code need changing or upgrading, the TMS320 may once again be use in the microprocessor mode. This shortens the field upgrade time and avoids the possibility of inventory obsolescence.

Figure G-1 illustrates the procedural flow for TMS320 masked parts. When ordering, there is a one-time/non-refundable charge for mask-tooling. A minimum production order per year is required for any masked-ROM device. ROM codes will be deleted from the TI system after one year from the last delivery.

A digital signal processor with the EPROM option is the solution for low-volume production orders. The EPROM option allows for form-factor emulation. Field upgrades and changes are possible with the EPROM option. Appendix G - ROM Codes



Figure G-1. TMS320 ROM Code Flowchart

A TMS320 ROM code may be submitted in one of the following formats (the preferred media is 5 1/4'' floppies):

5 1/4" FLOPPY: TI-tagged or COFF format from Cross-Assembler EPROM (TMS320):TMS320E14, TMS320E15, TMS320E17, TMS320E25 EPROM (others): TMS27C64 PROM: TBP28S166, TBP28S86 MODEM (BBS): TI-tagged or COFF format from Cross-Assembler

When a code is submitted to Texas Instruments for masking, the code is reformatted to accommodate the TI mask generation system. System level verification by the customer is therefore necessary. Although the code has been reformatted, it is important that the changes remain transparent to the user and do not affect the execution of the algorithm. The formatting changes involve the removal of address re-location information (the code address begins at the base address of the ROM in the TMS320 device and progresses without gaps to the last address of the ROM on the TMS320 device) and the addition of data in the reserved locations of the ROM for device ROM test. Note that because these changes have been made, a 'checksum' comparison is not a valid means of verification.

With each masked device order, the customer must sign a disclaimer stating:

"The units to be shipped against this order were assembled, for expediency purposes, on a prototype (i.e., non-production qualified) manufacturing line, the reliability of which is not fully characterized. Therefore, the anticipated inherent reliability of these prototype units cannot be expressly defined."

and a release stating:

"Any masked-ROM device may be resymbolized as TI standard product and resold as though it were an unprogrammed version of the device at the convenience of Texas Instruments."

Contact the nearest TI Field Sales Office for more information on procedures, leadtimes, and cost.

# **Appendix H**

# **Quality and Reliability**

The quality and reliability performance of Texas Instruments Microprocessor and Microcontroller Products, which includes the three generations of TMS320 digital signal processors, relies on feedback from:

- Our customers
- Our total manufacturing operation from front-end wafer fabrication to final shipping inspection
- Product quality and reliability monitoring.

Our customer's perception of quality must be the governing criterion for judging performance. This concept is the basis for Texas Instruments Corporate Quality Policy, which is as follows:

"For every product or service we offer, we shall define the requirements that solve the customer's problems, and we shall conform to those requirements without exception."

Texas Instruments offers a leadership reliability qualification system, based on years of experience with leading-edge memory technology as well as years of research into customer requirements. Quality and reliability programs at TI are therefore based on customer input and internal information to achieve constant improvement in quality and reliability.

#### Note:

Texas Instruments reserves the right to make changes in MOS Semiconductor test limits, procedures, or processing without notice. Unless prior arrangements for notification have been made, TI advises all customers to reverify current test and manufacturing conditions prior to relying on published data.

#### H.1 Reliability Stress Tests

Accelerated stress tests are performed on new semiconductor products and process changes to ensure product reliability excellence. The typical test environments used to qualify new products or major changes in processing are:

- High-temperature operating life
- Storage life
- Temperature cycling
- Biased humidity
- Autoclave
- Electrostatic discharge
- Package integrity
- Electromigration
- Channel-hot electrons (performed on geometries less than 2.0 μm).

Typical events or changes that require internal requalification of product include:

- New die design, shrink, or layout
- Wafer process (baseline/control systems, flow, mask, chemicals, gases, dopants, passivation, or metal systems)
- Packaging assembly (baseline control systems or critical assembly equipment)
- Piece parts (such as lead frame, mold compound, mount material, bond wire, or lead finish)
- Manufacturing site.

TI reliability control systems extend beyond qualification. Total reliability controls and management include a product reliability monitor and final product release controls. MOS memories, utilizing high-density active elements, serve as leading indicators in wafer-process integrity at TI MOS fabrication sites, enhancing all MOS logic device yields and reliability. Thousands of logic devices per month are randomly tested to ensure product reliability and excellence.

Table H-1 lists the microprocessor and microcontroller reliability tests, the duration of the test, and sample size. The following terms define or describe these tests:

AOQ (Average Outgoing Quality) Amount of defective product in a population, usually expressed in terms of parts per million (PPM).

FIT (Failure In Time)

Estimated field failure rate in number of failures per billion power-on device hours; 1000 FIT = 0.1% failure per 1000 device hours.

Operating lifetest	Device dynamically exercised at a high ambient temperature (usually 125°C) to simulate field usage that would ex- pose the device to a much lower am- bient temperature (such as 55°C). Using a derived high temperature, a 55°C ambient failure rate can be cal- culated.
High-temperature storage	Device exposed to 150°C unbiased condition. Bond integrity is stressed in this environment.
Biased humidity	Moisture and bias used to accelerate corrosion-type failures in plastic packages. Conditions must include 85°C ambient temperature with an 85% relative humidity (RH). Typical bias voltage is +5 V and ground on alternating pins.
Autoclave (pressure cooker)	Plastic-packaged devices exposed to moisture at 121°C using a pressure of one atmosphere above normal pres- sure. The pressure forces moisture permeation of the package and accel- erates corrosion mechanisms (if pres- ent) on the device. External package contaminates can also be activated and caused to generate inter-pin cur- rent leakage paths.
Temperature cycle	Device exposed to severe temperature extremes in an alternating fashion (-65°C for 15 minutes and 150°C for 15 minutes per cycle) for at least 1000 cycles. Package strength, bond qual- ity, and consistency of assembly pro- cess are stressed in this environment.
Thermal shock	Test similar to the temperature cycle test, but involving a liquid-to-liquid transfer, per MIL-STD-883C, Method 1011.
PIND	Particle Impact Noise Detection test. A non-destructive test to detect loose particles inside a device cavity.

#### **Mechanical Sequence:**

Fine and gross leak Mechanical shock

PIND (optional) Vibration, variable frequency

Constant acceleration

Fine and gross leak Electrical test

#### **Thermal Sequence:**

Fine and gross leak Solder heat (optional) Temperature cycle (10 cycles minimum) Thermal shock (10 cycles minimum) Moisture resistance Fine and gross leak Electrical test

#### Thermal/Mechanical Sequence:

Fine and gross leak Temperature cycle (10 cycles minimum) Constant acceleration

Fine and gross leak Electrical test Electrostatic discharge Solderability Solder heat

Salt atmosphere

Lead pull

Lead integrity

Electromigration

Resistance to solvents

Per MIL-STD-883C, Method 1014.5 Per MIL-STD-883C, Method 2002.3, 1500 g, 0.5 ms, Condition B Per MIL-STD-883C, Method 2020.4 Per MIL-STD-883C, Method 2007.1, 20 g, Condition A Per MIL-STD-883C, Method 2001.2, 20 kg, Condition D, Y1 Plane min Per MIL-STD-883C, Method 1014.5 To data sheet limits

Per MIL-STD-883C, Method 1014.5 Per MIL-STD-750C, Method 1014.5 Per MIL-STD-883C, Method 1010.5, -65 to +150°C, Condition C Per MIL-STD-883C, Method 1011.4, -55 to +125°C, Condition B Per MIL-STD-883C, Method 1004.4 Per MIL-STD-883C, Method 1014.5 To data sheet limits

Per MIL-STD-883C, Method 1014.5 Per MIL-STD-883C, Method 1010.5, -65 to +150°C, Condition C Per MIL-STD-883C, Method 2001.2, 30 kg, Y1 Plane Per MIL-STD-883C, Method 1014.5 To data sheet limits Per MIL-STD-883C, Method 3015 Per MIL-STD-883C, Method 2003.3 Per MIL-STD-750C, Method 2031, 10 sec Per MIL-STD-883C, Method 1009.4, Condition A, 24 hrs min Per MIL-STD-883C, Method 2004.4, Condition A Per MIL-STD-883C, Method 2004.4, Condition B1 Accelerated stress testing of conductor patterns to ensure acceptable lifetime of power-on operation Per MIL-STD-883C, Method 2015.4

TEST			
	Domanion	PLASTIC	CERAMIC
Operating life, 125°C, 5.0 V	1000 hrs	129	129
Storage life, 150°C	1000 hrs	77	77
Biased 85°C/85 percent RH, 5.0 V	1000 hrs	129	-
Autoclave, 121°C, 1 ATM	240 hrs	77	-
Temperature cycle, -65 to 150°C	1000 cyc	129	129
Thermal shock, -65 to 150°C	500 cyc	77	77
Electrostatic discharge, ±2 kV		15	15
Latch-up (CMOS devices only)		5	5
Mechanical sequence		-	38
Thermal sequence		-	38
Thermal/mechanical sequence		-	38
PIND		-	45
Internal water vapor		-	3
Solderability		22	22
Solder heat		22	22
Resistance to solvents		. 15	15
Lead integrity		15	15
Lead pull		22	-
Lead finish adhesion		15	. 15
Salt atmosphere		15	15
Flammability (UL94-V0)		3	-
Thermal impedance		5	5

Table H-1. Microprocessor and Microcontroller Tests

\*If junction temperature does not exceed plasticity of package.

Table H-2 provides a list of the TMS320C2x devices, the approximate number of transistors, and the equivalent gates. The numbers have been determined from design verification runs.

Table H-2.	TMS320C2x	Transistors
------------	-----------	-------------

DEVICE	# TRANSISTORS	# GATES
NMOS: TMS32020	80K	27K
CMOS: TMS320C25 TMS320C25-50 TMS320E25	160K 160K 160K	40K 40K 40K

TI Qualification test updates are available upon request at no charge. TI will consider performing any additional reliability test(s), if requested. For more information on TI quality and reliability programs, contact the nearest TI Field Sales Office.

,

# **Appendix I**

# **Development Support/Part Order Information**

This section provides development support information, device part numbers, and support tool ordering information for all TMS320C2x (second-generation TMS320) products. Figure I-1 shows the software and hardware development tools available for the TMS320C2x, including the development environment when using the C compiler (see Section I.1.4).



Figure I-1. TMS320C2x Development Tools

Extensive documentation, including application reports, user's guides, and textbooks, is available to support DSP design, research, and education. To order TMS320 literature, contact the TI Customer Response Center (CRC) hotline number via 1-800-232-3200. For more information about support products and documentation, refer to the *TMS320 Family Development Support Reference Guide* (literature number SPRU011A).

The nearest TI Field Sales Office can be contacted for support tool availability or further details (see list of offices and distributors at end of book). For technical support, contact the TMS320 DSP hotline via (713) 274-2320. To obtain current information on the TMS320 family or to download DSP application code, contact the Bulletin Board Service (BBS) at (713) 274-2323 via a modem (300-, 1200-, or 2400-bps).

The major topics discussed in this section are listed below.

- Development Support (Section I.1 on page I-3)
  - TMS320 Macro Assembler/Linker
  - TMS320C2x Simulator
  - SoftWare Development System (SWDS)
  - TMS320C25 C Compiler
  - TMS320C2x Emulator (XDS/22)
  - TMS320C2x XDS/22 Upgrade
  - TMS320 Analog Interface Board 2
  - Digital Filter Design Package (DFDP)
  - DSP Software Library
  - TMS320 DSP Hotline/Bulletin Board Service
- Part Order Information (Section I.2 on page I-13)
  - Device part numbers
  - Software and hardware support tools part numbers
  - Device and support tool prefix designators
  - Device and support tool nomenclature

### I.1 Second-Generation TMS320 Development Support

Texas Instruments offers extensive development support and complete documentation for the second-generation TMS320 digital signal processors. Tools are provided to evaluate the performance of the processors, develop algorithm implementations, and fully integrate the design's software and hardware modules. Development is performed by using a Macro Assembler/Linker, Simulator, C Compiler, SoftWare Development System (SWDS), Emulator (XDS), and other support products.

Description and key features for each TMS320C2x development support tool are provided in the following subsections. For more information on Texas Instruments' and authorized third-party vendors' support products, refer to the *TMS320 Family Development Support Reference Guide* (literature number SPRU011A). For ordering information, see Section I.2.

#### I.1.1 TMS320 Macro Assembler/Linker

The TMS320 Macro Assembler translates TMS320 assembly language source code into executable object code. The source code can be either an instruction, macro directive, or assembler directive. The assembler directive controls various aspects of the assembly process, such as source listing format, sectional placement of source code, and symbol definition. The macro assembler supports macro calls and definitions as well as conditional blocks. It permits many files (programs) to be designed and implemented in separate modules which will later be linked together to form a complete file (program). An archiver collects and stores these files. Upon command from the assembler, the archiver transmits the selected files to the linker.

The TMS320 Linker combines the object files into one executable object module. It relocates and resolves all external definitions and references. The linker accepts COFF (Common Object File Format) object files, created by the assembler, as inputs. COFF provides a more flexible means of configuring and allocating memory resources. It accepts either files from an archiver or modules from a previous linker run. The linker directive controls the combining process of file sections with each other, the binding process of sections or symbols to specific addresses, and the defining process of global symbols. Before loading into XDS, SWDS, or applicable PROM programmers, the COFF object file must first be converted to TI-tagged, Intel hex, or Tektronix hex object format by an Object Format Converter. Upon conversion, the file is downloaded into the receiving system.

The following key features distinguish the TMS320 Macro Assembler/Linker:

- Macro capabilities and library functions
- Conditional assembly
- Relocatable modules
- Complete error diagnostics
- Symbol table and cross reference.

The macro assembler/linker is currently available for these operating systems: MS/PC-DOS, VAX/VMS, VAX ULTRIX, and SUN-3 UNIX.

#### I.1.2 TMS320C2x Simulator

The TMS320C2x Simulator is a software program that simulates the microprocessor/microcomputer mode (MP/MC) for the second-generation family. The program provides a cost-effective, non-realtime method for software development and program verification. Using TMS320 object code from the assembler/linker, files are associated with I/O ports so that specific I/O values may be used when testing or debugging the system.

Before testing the program, traces are defined and enabled. Based on READ and WRITE instructions and executions, breakpoints are established within the program and data memories. When randomly set at desired intervals in the program, the interrupt flag simulates the INTERRUPT signal.

During program execution, the host computer interprets each instruction and accordingly modifies the internal registers and memories of the simulated TMS320 member. Individual portions of the program can be tested. For testing time-critical codes, a clock counter tracks the execution time of loops for optimum performance.

The program can be suspended by encountering a breakpoint or error, entering a breakpoint via the keyboard, or branching to SELF. Once suspended, the internal registers and memories are inspected and accordingly modified. A record of the simulation session can be obtained from a journal file. This record allows the simulation session to be re-executed while retaining the same machine state in the next session. The trace memory can be displayed, too.

Before debugging, the TMS320 source code must be written and assembled. Multiple modules must be linked. Finally, the code is loaded into the simulatorand will be executed during the simulation procedure. In the debug mode, the state of the simulated TMS320C2x member can be monitored while the program is being executed. Usage of the simulator allows the elimination of costly hardware during debugging procedures.

The following features highlight simulator capability for effective TMS320 software development:

- Program verification and debug
- Single-step option
- Trace, breakpoint, and interrupt capabilities
- Time analysis
- Full access to simulated registers and memories
- I/O device simulation.

The simulator is currently available for the VAX/VMS and MS/PC-DOS operating systems.

#### I.1.3 TMS320C25 C Compiler

The TMS320C25 uses a fully implemented 'Kernighan and Ritchie' C compiler for converting a C language program into a TMS320 assembly language program. This is accomplished in a 3-step operation by its preprocessor, parser, and code generator. The preprocessor accepts and modifies the source file which contains the C language program module. The parser produces an intermediate file for the modified C language code. The code generator converts the intermediate file into an assembly language source file; upon conversion, the file is sent to the assembler for further processing. Or, the output of the compiler can be edited prior to assembly/link for further optimization of system performance.

This high-level language compiler allows time-critical routines written in assembly language to be called from within the C program. The converse is also available; assembly routines may call C functions. Also, the compiler accepts assembly statements which are introduced along with the C source. Refer back to Figure I-1 for a diagram of the development environment when using the C compiler.

Included with the shipment of the TMS320C25 C compiler is an assembler/linker; see Section I.1.1. The output of this assembler/linker can be downloaded and used with any of the existing tools (simulator, XDS, SWDS, or applicable PROM programmer).

The compiler is currently available for these operating systems: MS/PC-DOS, VAX/VMS, VAX ULTRIX, and SUN-3 UNIX.

#### I.1.4 Software Development System (SWDS)

The SoftWare Development System (SWDS) is a PC-resident tool that provides two functions. First, it simulates the software for any TMS320C2x member; second, it provides access to target I/O.

As a software tool, the SWDS allows the user to write, assemble/link, load, and debug the TMS320C2x code on a PC workstation in realtime. The SWDS is capable of single-stepping through code or setting software breakpoints for monitoring register or memory contents during execution. During test and debug operations, it permits the user to associate files on the PC with I/O ports so that specific I/O values can be used.

As a hardware tool, the SWDS provides access to target I/O via a connector cable and 68-pin PGA adaptor socket. The SWDS provides single-step and software breakpoint capabilities for viewing the registers and the memory contents. Target I/O can be implemented through one of sixteen parallel portsin conjunction with control signals and interrupts or through the serial ports. Unlike the XDS emulator, the SWDS does not address the target memory or possess any hardware breakpoint, trace, or timing (BTT) capabilities. The SWDS offers low-cost, effective evaluation and software development through its specialized hardware design.

The SWDS consists of three parts:

1) A plug-in circuit board for the PC which contains the TMS320C2x, program, and data memory.

- Two cable adaptor boards which reside outside the PC and connect to the SWDS via two 40-conductor ribbon cables. These cable adaptor boards, included with the system, are:
  - a) The PGA Adaptor Connector that connects the SWDS to a TMS320C2x target system via a 68-pin grid array footprint.
  - b) The Analog Interface Board 2 (AIB2) Adaptor Connector that connects the SWDS directly to the TMS320 AIB2.
- Software which includes the TMS320C2x Assembler/Linker (see Section I.1.1), the DSP Software Library (see Section I.1.10), and SWDS monitor software.

The SWDS is designed to function in the IBM-PC/AT or compatible environment. This requires a MS-DOS version 2.0 or later.

The development system software occupies 64K bytes of PC memory. It is equipped with 24K words (48 kbytes) of static RAM which can be mapped in 4K-word blocks into the program and data memory spaces of the TMS320C2x. This allows development and execution of TMS320C2x programs at full speed.

The SWDS is configured for TMS320C25 development upon shipment; i.e., a TMS320C25 and a 40-MHz oscillator are on-board. A TMS32020 and a 20-MHz crystal are included with the system to accommodate TMS32020 development. The target system may supply a TTL clock source; in which case, the upper limit on the clock speed is dictated by the speed of the processor on the PC board. If the user's target system provides a clock source, the use of the external clock is specified in the debug monitor initialization command and the target system's clock is, then, connected to the SWDS.

#### I.1.5 TMS320C2x Emulator (XDS)

The TMS320C2x Emulator (XDS/22) is a self-contained system which supports the hardware development for the second-generation DSP members: TMS32020, TMS320C25, and TMS320E25. The emulator features realtime in-circuit emulation for integration of hardware and software modules in the debug mode. By setting breakpoints based on internal conditions or external events, execution of the program can be suspended and control given to the debug mode. In the debug mode, all registers and memory locations can be inspected and modified. Single-step execution is available. Full-trace capabilities at full speed and a reverse assembler that translates machine code back into assembly instructions also increase debugging productivity. The object file, produced by the TMS320C2x Macro Assembler/Linker, can be downloaded into the emulator by way of three RS-232-C ports. Once in the emulator, the process can be controlled through the terminal of a host computer. Figure I-2 shows a block diagram of a typical system configuration using the TMS320C2x XDS/22 Emulator.

Two 4K x 16-word banks of high-speed static RAM can be mapped into a fixed address space starting at 0 for both program and data memory. Also, 64K words of dynamic RAM are available for mapping into the user's program and data address spaces. Using the 4K-word static RAM and the 64K-word dynamic RAM independently allows the computer to run the program at full speed by eliminating all wait modes. Additionally, the XDS is capable of executing out of target memory to fully utilize the TMS320C2x program/data

address range. For multiprocessing configurations, a maximum of nine emulators can be daisy-chained together.

The key features of the TMS320C2x XDS/22 Emulator are as follows:

- 40-MHz full-speed in-circuit emulation
- Supports all second-generation TMS320 family members
- PLCC target connector with pin grid array (PGA) adaptor
- 4K words each of program and data memory (zero wait states)
- 64K-word PROM memory expansion board (wait states)
- Breakpoint, trace, and timing (BTT) capabilities
- Single-step execution
- Line-by-line assembler/reverse assembler
- Enhanced decimal parameter entry and display
- Use of target system CLKIN signal or internal crystal
- Host-independent upload/download capabilities to/from program or data memory
- Ability to inspect and modify registers and program/data memory
- Supports multiprocessor configurations
- Logic tracing with extended data/address logic analyzer interface.

Four modes of operation are possible with the XDS/22 emulator: stand-alone, host computer, PC (single-user system), and multiprocessor. The stand-alone mode requires only the XDS/22 and the user terminal. When optimum usage is required, the emulator is operated in the host computer mode. In the PC mode, the emulator allows the single-user system to operate both as a host and a terminal. The multiprocessor mode connects a maximum of nine XDS/22 emulators into a daisy-chain fashion, whereby all can controlled by one terminal; one host computer can be attached, too.

#### Note:

Support for emulation of the TMS320C25-50 is provided by Macrochip Research, Inc., (214) 242-0450. Refer to Section 9 of the *TMS320 Fa-mily Development Support Reference Guide* (literature number SPRU011A) for more information.





#### I.1.6 TMS320 Analog Interface Board 2

The TMS320 Analog Interface Board 2 (AIB2) is capable of converting both analog-to-digital (A/D) and digital-to-analog (D/A) signals for algorithmic development applications. In conjunction with either the SWDS or XDS development tool, this conversion board is used as a preliminary target system; see Figure I-3.

The AIB2 provides a simple, inexpensive way to become familiar with digital signal processing (DSP) techniques. This tool permits testing of application programs with analog I/O by providing an interface to the TMS320C2x. The board allows external A/D and D/A converters to be added to the on-board 16-bit A/D and D/A converters via the expansion ports. A Function Generator Daughter Board (FGB) comes with the AIB2 and performs the necessary on-board generation of square, triangular, and sine waves.

The AIB2 runs at full speed up to 20 MHz for TMS320 family members. The on-board sample rate clock, derived from the TMS320 CLKOUT signal, may be programmed to provide periodic analog input, output, or both. There are two analog lowpass filters on the AIB2. One filter on the A/D input band-limits the input to minimize aliasing effects. The other filter smooths the output of the D/A. Filter frequency response is controlled by varying the external components in the filter stages. Filter cutoff is set to 4.7 kHz, but may be (plug) programmed. An audio amplifier that drives an 8-ohm speaker is provided for applications with audio output.

Sockets which accommodate the TMS320C1x DIP packages and the TMS320C2x PGA packages are already installed on the AIB2. Adaptor sockets are required when using PLCC or CER-QUAD packages with this board.

The AIB2 will operate with the TMS320C1x XDS or EVM as well as with the TMS320C2x XDS or SWDS.

Key features of the AIB2 are as follows:

- 16-bit analog-to-digital converter with sample/hold and anti-aliasing low-pass filter
- 16-bit digital-to-analog converter with smoothing low-pass filter
- TLC32040 Analog Interface Chip (AIC) with 5.184-MHz crystal
- TCM2916 CODEC with 2.048-MHz crystal
- Differential input amplifier
- Audio input amplifier
- Programmable sample rate clock
- Programmable memory sockets and oscillator for stand-alone mode of operation
- (+/-)15Vdc-to-5Vdc converter
- 16-bit I/O port



Figure I-3. TMS320 AIB2 System Configuration

#### I.1.7 TMS320C2x XDS/22 Upgrade

For a minimal cost, Texas Instruments offers a TMS320C2x XDS upgrade kit which can enhance a customer's development system by modifying its current equipment. Upgrading can only occur between members within the same generation, not between members of different generations. For example, an upgrade kit for the TMS32020 XDS/22 allows the emulator to imitate the operation of either the TMS320C20 or TMS320C25.

The TMS320C2x XDS upgrade kit consists of the following contents:

- Firmware (2 PALs, 2 EPROMs)
- TMS320C25 and crystal
- 4K x 16 high-speed static RAM (2 sets)
- 40-MHz breakpoint, trace, and timing board
- PGA and PLCC target connectors.

#### **I.1.8 Digital Filter Design Package (DFDP)**

Available through Atlanta Signal Processors, Inc. (ASPI), the Digital Filter Design Package (DFDP) is a user-friendly, menu-driven software package. This software package shortens the design time of various filter structures which use digital filters with floating-point accuracy or fixed-point economy. The package consists of four interactive filter design modules capable of performing the following functions:

- 1) Designing FIR filters (Kaiser window)
- 2) Designing FIR filters (Parks-McClellan)
- 3) Designing IIR filters (Butterworth, Chebychev I and II, and elliptic)
- Generating TMS320 assembly code for all TMS320C2x members by converting the ASCII file that contains the filter coefficients into a fully commented assembly language code.

Cascade and parallel structures as well as higher-performance lattice, normalized lattice, and orthogonal forms are included in the modules.

The DFDP can design filters to meet any piecewise linear response specification, evaluate filter characteristics before and after coefficient quantization, and design special-purpose FIR filters, such as multiband filters, differentiators, Hilbert transformers, and raised-cosine filters. The DFDP can also generate coefficients for filter implementations on any general-purpose processor or signal processing chip, as well as fully commented assembly language code for a variety of DSP chips. Magnitude, log magnitude, and impulse responses can be plotted for printer or screen display; in addition, the phase, group delay, and pole-zero map can be plotted for IIR filters. After the filter is designed, the user can generate code associated with the filter using the CGEN design module.

The DFDP runs on the IBM PS/2, IBM PC/XT/AT, and compatible systems. Operating systems must have 192K bytes of memory available. For more information, refer to Section 9 in the *TMS320 Family Development Support Reference Guide* (literature number SPRU011A). To obtain details, contact the nearest TI Field Sales Office or Atlanta Signal Processors, Inc. via (404) 892-7265.

#### I.1.9 DSP Software Library

The Digital Signal Processing Software Library contains the major DSP routines (FFT, FIR/IIR filtering, and floating-point operations) and application algorithms (echo cancellation, ADPCM, and DTMF coding/decoding) as presented in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A). These routines and algorithms are written in TMS320C2x source code as well as TMS320C1x source code. Additionally, macros for the TMS320C1x are included in the library.

The software package consists of four diskettes for use with the IBM MS/PC-DOS (version 1.1 or later) or a 1600 BPI magnetic tape for the VAX/VMS version. All the directories on the MS/PC-DOS version are contained on the magnetic tape for the VMS version. Each directory contains a README.LIS file which briefly describes the contents of all files in that directory and the reference to its code. The book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A), serves as the major reference to the theory and application of algorithms; each appendix provides the printed code as pertained to that application report.

Texas Instruments holds copyrights on all software in this library. The library is continually being updated; obtain current information by contacting the TMS320 DSP Bulletin Board via (713) 274-2323.

#### I.1.10 TMS320 DSP Hotline/Bulletin Board Service

The TMS320 group at Texas Instruments provides a DSP Hotline to answer TMS320 technical questions regarding device problems, development tools, documentation, upgrades, and new TMS320 products. The hotline operates five days a week from 8:00 AM to 6:00 PM Central Time. The commercial telephone number is (713) 274-2320. A facsimile number, (713) 274-2324, is available and provides additional communication capabilities in either code or schematic format. For details on the TMS320 devices and development tools, contact the nearest TI Field Sales Office. To order literature, call the Customer Response Center (CRC) via 1-800-232-3200.

The TMS320 DSP Bulletin Board Service is a telephone-line computer bulletin board that provides access to information pertaining to TMS320 devices. Specification updates for current or new TMS320 devices and development tools are communicated via the bulletin board as the information becomes available. The Bulletin Board Service can be accessed by dialing (713) 274-2323 with a 2400-, 1200-, or 300-bps modem.

The bulletin board contains TMS320 source code from the application reports included in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A). The bulletin board also provides new DSP application software as it becomes available. See the *TMS320 Family Development Support Reference Guide* (literature number SPRU011A) for information on how to access the bulletin board.

#### **I.2 Part Order Information**

This section provides the device and support tool part numbers. Table I-1 lists the part numbers for all the second-generation members of the TMS320 family. Table I-2 gives ordering information for TMS320C2x hardware and software support tools. Table I-3 provides a list and description of the development tool connections to a target system. A discussion of the TMS320 family device and development support tool prefix and suffix designators is included to assist in understanding the TMS320 product numbering system.

DEVICE	TECHNOLOGY	OPERATING FREQUENCY	PACKAGE TYPE	TYPICAL DISSIPATION
TMS32020GBL	NMOS	20 MHz†	Ceramic 68-pin PGA	1250 mW
TMS320C25GBL	CMOS	40 MHz <sup>†</sup>	Ceramic 68-pin PGA	500 mW
TMS320C25FNL	CMOS	40 MHz <sup>†</sup>	Plastic 68-lead PLCC	500 mW
TMS320C25GBA	CMOS	40 MHz	Ceramic 68-pin PGA	500 mW
TMS320C25FNL50	CMOS	50 MHz <sup>‡</sup>	Plastic 68-lead PLCC	500 mW
TMS320E25FZL	CMOS	40 MHZ‡	Ceramic 68-lead CER-QUAD	500 mW

Table I-1. TMS320C2x Digital Signal Processor Part Numbers

<sup>†</sup>Military version available.

<sup>‡</sup>Military version planned; contact nearest TI Field Sales Office for availability.

TOOL DESCRIPTION	OPERATING SYSTEM	PART NUMBER			
SOFTWARE TOOLS					
Macro Assembler/Linker	IBM MS/PC-DOS VAX/VMS VAX ULTRIX SUN-3 UNIX	TMDS3242850-02 TMDS3242250-08 TMDS3242260-08 TMDS3242550-08			
Simulator	IBM MS/PC-DOS VAX/VMS	TMDS3242851-02 TMDS3242251-08			
C Compiler (TMS320C25)	IBM MS/PC-DOS VAX/VMS VAX ULTRIX SUN-3 UNIX	TMDX3242855-02 TMDX3242255-08 TMDX3242265-08 TMDX3242555-08			
Digital Filter Design Package (DFDP)	IBM PC-DOS	DFDP-IBM002			
DSP Software Library	IBM MS/PC-DOS VAX/VMS	TMDC3240812-12 TMDC3240212-18			
HARDWARE TOOLS					
Analog Interface Board 2 (AIB2)		RTC/AIB320A-06			
Analog Interface Board Adaptor		RTC/ADP320A-06			
EPROM Programmer Adaptor Socket for 68- to 28-pin conversion		TMDX3270120			
Software Development System (SWDS)	1	TMDX3268821			
XDS/22 Emulator <sup>†</sup>		TMDS3262221			
XDS/22 Upgrade (TMS32020 to TMS320C2x)		TMDS3282226			

#### Table I-2. TMS320C2x Support Tool Part Numbers

<sup>†</sup>Emulation for the TMS320C25-50 is available from Macrochip Research, Inc.,

1301 North Denton Drive, Suite 204, Carrollton, TX 75006; or, call (214)242-0450.

TOOL	TARGET CONN.	INCL.	OPT.	PART NUMBER
TMS320C25 XDS/22	68-pin PGA 68-pin PGA 68-pin PGA 68-lead PLCC 68-lead PLCC	x x	x x x	TMDX3288825 TMDX3288826 TMDX3288825
TMS32020 XDS/22	68-pin PGA 68-pin PGA 68-lead PLCC	X	x x	TMDX3288820 TMDX3288825 TMDX3288825

#### Table I-3. Development Tool Connections to a Target System

#### **I.2.1** Device and Development Support Tool Prefix Designators

To assist the user in understanding the stages in the product development cycle, Texas Instruments assigns prefix designators to the part numbers of all TMS320 devices and support tools. Each TMS320 member will have one of three prefix designators: TMX, TMP, and TMS. Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent one of the evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS). This development flow is defined below.

#### **Device Development Evolutionary Flow:**

- **TMX** Experimental device that is not necessarily representative of the final device's electrical specifications.
- **TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification.
- **TMS** Fully qualified production device.

#### Support Tool Development Evolutionary Flow:

- **TMDX** Development support product that has not yet completed Texas Instruments internal qualification testing.
- **TMDS** Fully qualified development support product.

TMX and TMP devices and TMDX development support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development support tools have been fully characterized and the quality and reliability of the device has been fully demonstrated. Texas Instruments standard warranty applies.

#### Note:

Predictions show that prototype devices (TMX or TMP) will have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices <u>not</u> be used in any production system since their expected end-use failure rate is still undefined. Only <u>qualified</u> production devices are to be used.

#### **I.2.2 Device and Development Support Tool Nomenclature**

In addition to the prefix, the device nomenclature includes a suffix that follows the device family name. This suffix indicates the package type (e.g., N, FN, or GB) and temperature range (e.g., L). Figure I-4 provides a legend for reading the complete device name for any TMS320 family member.



Figure I-4. TMS320 Device Nomenclature

Figure I-5 provides a legend for reading the part number for any TMS320 hardware or software development tool.



† Software only.‡ Hardware only.



### Α

A/D converters (TI) F-2 A/D interface 6-40 accumulator 3-9, 3-24 adaptive filtering 5-64 ADD 3-33 ADDC Add to Accumulator with Carry (TMS320C25) 4-23 addition 3-25, 5-36, 5-51 ADDK Add to Accumulator Short Immediate (TMS320C25) 4-26 address bus (A15-A0) 2-4 addressing modes 4-2 ADDS Add to Accumulator with Sign-Extension Suppressed 4-27 ADDT 3-24 Add to Accumulator with Shift Specified by T Register 4-28 ADI K Add to Accumulator Long Immediate with Shift 4-30 ADRK Add to Auxiliary Register Short Immediate (TMS320C25) 4-31 AIC interface 6-37 A-law/µ-law companding 5-61 analog converters (TI) F-2 analog interface board 2 (AIB2) I-8 analog interface circuits (TI) F-2 ANDK AND Immediate with Accumulator with Shift 4-33 applications 1-6 architectural overview 3-3 architecture 3-1 arithmetic logic unit (ALU) 3-9, 3-24 arithmetic operations 5-32, 5-35 assembler C-2, I-3

assembly language instructions 4-1 auxiliary register arithmetic unit (ARAU) 3-9, 3-17, 3-20, 5-50 auxiliary register file bus (AFB) 3-9, 3-19 auxiliary register pointer (ARP) 3-9, 3-16, 3-20, 3-43 auxiliary register pointer buffer (ARB) 3-9, 3-19, 3-43 auxiliary registers 3-9, 3-16, 4-4, C-2

# В

BBNZ 5-33 BBZ 5-33 BGEZ Branch if Accumulator Greater Than or Equal to Zero 4-42 BIO 2-5, 3-49 3-25, 5-33 BIT bit manipulation 5-33 bit-reversed (BR) addressing 3-19, 4-5, 4-7, 5-69 BITT 3-25, 5-33 BLEZ Branch if Accumulator Less Than or Equal to Zero 4-49 BLKD 3-20, 5-24 Block Move from Data Memory to Data Memory 4-50 3-20, 5-24 BLKP Block Move from Program Memory to Data Memory 4-53 block diagram 3-6 block moves 3-20, 5-24 blocks B0-B2 3-10, 3-12, 3-14, C-2 BNV 5-35 BR 2-5, 3-70 branches 3-25, 3-37, 5-29, C-4 bulletin board I-11 burst-mode operation 3-61 BV 5-35

С

C compiler I-5 CALA 5-8 CALL 5-8 calls 5-29, C-4 carry bit (C) 3-25, 3-43, 5-51, C-6 central arithmetic logic unit (CALU) 3-9, 3-22 CLKOUT1 2-6, 3-44, 3-48 2-6.3-48 CLKOUT2 CLKR 2-6, 3-56, C-7 CLKX 2-6, 3-56, C-7 clock phases 3-48, C-5 clock timing 3-44, 3-48 CMPR Compare Auxiliary Register with Auxiliary Register AR0 4-67 CNF 3-43 CNFD 3-14, 5-26, C-5 CNFP 3-14, 5-26, C-5 codec interface 6-34 codecs (TI) F-2 companding 5-61 A-law/µ-law 5-61 sign-magnitude data 5-61 two's-complement data 5-61 computed GOTO 5-15 context switching 5-17 continuous-mode operation 3-62, 3-64. 3-66control system 6-47 convolution 5-36 crystal oscillator circuit 6-5 crystals F-144 cycle timings (instructions) C-4, D-1

# D

D/A converters (TI) F-2 D/A interface 6-39 data address bus (DAB) 3-9, 3-19 data bus (D15-D0) 2-4, 3-9 data memory 3-12 data memory addressing 3-19 data memory expansion 3-12 data memory page pointer (DP) 3-9, 3-20, 3-43 data moves 3-20, 5-36

data receive register (DRR) 3-10, 3-16, 3-56. C-7 data transmit register (DXR) 3-10, 3-16, 3-56 decode (pipeline) 3-29 denormalization 5-49 development support I-1 analog interface board 2 (AIB2) I-8 C compiler I-5 DFDP (digital filter design package) I-10 DSP Software Library I-11 emulator (XDS) I-6 macro assembler/linker I-3 simulator 1-4 SoftWare Development System (SWDS) 1-5 TMS320 DSP bulletin board service I-11 TMS320 DSP hotline I-11 XDS/22 upgrade I-10 digital filter design package (DFDP) I-10 digital filters 5-62 direct address bus (DRB) 3-9, 3-19 direct addressing mode 3-19, 4-2, C-2 direct memory access (DMA) 3-71, 6-29 disk drives 6-47 division 5-43 DMOV 3-20, 5-36 2-6, 3-56 DR DS 2-4, 3-14 DSP Software Library I-11 DX 2-6, 3-56

### Е

echo cancellation 6-45 FINT 3-53, 3-54 electrical specifications A-1 emulator (XDS) I-6 EPROM E-1 EPROM interfacing 6-19 EPROM memories (TI) F-2 EPROM Programming E-1 execute (pipeline) 3-29 extended-precision arithmetic 5-50 external clock (CLKX) 3-56 external flag (XF) 3-44, 3-50 external memory interface 3-47 external program/data access 3-40

### F

Fast Fourier Transforms (FFT) 5-69fetch (pipeline) 3 - 29filterina 5-62 FIR filters 5-62 fixed-point conversion 4-116 floating-point arithmetic 3-24, 5-46 floating-point conversion 3-27, 4-79. 5 - 46format bit (FO) 3-43, 3-56 FORT C-7 frame sync pulses 3-56, 3-60, 3-62 frame synchronization mode bit (FSM) 3-43, 3-56, C-6 framing control 3-60 FSR 2-6, 3-56 FSX 2-6, 3-56

# G

gates H-5 global memory 3-69, 6-32 global memory allocation register (GREG) 3-9, 3-16, 3-69, 3-70, 6-32 graphics 6-46

# Η

hardware applications 6-1 direct memory access (DMA) 6 - 29disk drives 6-47 echo cancellation 6-45 alobal memory 6-32 graphics 6-46 high-speed control 6-47 high-speed modem 6-45 image processing 6-46 instrumentation 6-48 interfacing memories 6-10 interfacing peripherals 6-34 numeric processing 6-48 robotics 6-47 system applications 6-45 system control circuitry 6-3 user target design using XDS 6-7 voice coding 6-46 hardware stack 3-11, 3-28, 5-10, 5-11, 5-17

Harvard architecture 1-3 HOLD 2-5, 3-39, 3-53, 3-71 hold mode (HM) 3-43, C-6 HOLDA 2-5, 3-39, 3-71 hotline I-11

### I

I/O interface 3-47, 6-42 I/O port addressing 3-47, 6-42 TACK 2-5, 3-52, 3-53 IDLE 3-71, C-4 IIR filters 5-62 image processing 6-46 immediate addressing mode 3-19, 4-9 3-47.5-24 IN indexed addressing 5-50 indirect addressing mode 3-19, 4-4, 5-36 initialization 5-3 instruction cycle timings D-1 instruction pipeline 3-29 instruction register (IR) 3-9, 3-30 instruction set summary 4-12 instructions (assembly language) 4-1 instrumentation 6-48 interface timing analysis 6-27 interfacing memories 6-10 interfacing peripherals 6-34 internal hardware summary 3-8 interrupt acknowledge (IACK) 3-52, 3-53 interrupt flag register (IFR) 3-9, 3-52, 5 - 17interrupt mask register (IMR) 3-9, 3-16, 3-52, 5-17 interrupt mode (INTM) 3-43, 3-52, 3-53 interrupts 2-5, 3-39, 3-52, 3-54, 3-71, 5-17, C-4 external interrupt interface 3-53 operation 3-52 priorities 3-52, 5-23 service routine 5-17 vector locations 3-52, 5-17 IS 2-4, 3-14

### Κ

key features 1-5

### L

LACT 3-24, 5-46 Load Accumulator with Shift Specified by T Register 4-79 left shifts 3-27, 5-32 linker 1-3 logical operations 5-32 loop control 5-14 LTA 5-39 LTD 5-39 Load T Register, Accumulate Previous Product, and Move Data 4-97 LTP Load T Register and Store P Register in Accumulator 4-99

# M

MAC 5-38, 5-39, C-4 MACD 5-36, 5-39, C-4 macro assembler I-3 mask options 3-12, G-1 memory 3-12, 5-24, C-2 addressing modes 3-19, 4-2 auxiliary registers 3-16 block moves 5-24 data memory 3-12 global memory 3-69, 6-32 memory expansion 3-12 memory maps 3-14 memory-mapped registers 3-16 program memory 3-12 memory addressing modes 3-19, 4-2 direct addressing 3-19, 4-2, C-2 immediate addressing 3-19, 4-9 indirect addressing 3-19, 4-4 indirect addressing memory combinations 3-47 memory interface 6-10 5-24 memory management memory maps 3-14 memory products (TI) F-2 memory-mapped registers 3-14, 3-16 microcall stack (MCS) register 3-10, 3-30 microcomputer mode 2-5, 3-12, 3-15 microprocessor mode 2-5, 3-12, 3-15 modem 6-45 MP/MC 2-5 2-5, 3-15 MPY 5-39, C-3 MPYA

Multiply and Accumulate Previous Product (TMS320C25) 4-110 MPYK C-3 MPYS Multiply and Subtract Previous Product (TMS320C25) 4-112 MPYU 3-26 MS/PC-DOS I-11 MSC 2-5, 6-16 multiplexed external data bus 3-35 multiplication 5-38, 5-55, C-3 multiplier 3-10, 3-26, 5-38 multiprocessing 3-68

### Ν

nomenclature I-15 NORM 3-24, 5-46, C-4 normalization 5-46, 5-49 numeric processing 6-48

# 0

on-chip program RAM execution 5-29 on-chip program ROM 3-14 on-chip RAM 3-10, 3-14, 5-26 on-chip RAM configuration control bit (CNF) 3-43 ordering information 1-12, 1-13 oscillator circuit 6-5 OUT 3-47, 5-24 overflow flag (OV) 3-43, 5-35 overflow management 5-35 c verflow mode (OVM) 3-44, 5-32, 5-35 overflow saturation mode 3-24

### Ρ

P register (PR) 3-25, 3-26, 5-38 part numbers I-12, I-13 PC stack 5-8 PC/MS-DOS I-11 period register (PRD) 3-10, 3-16, 3-44, 5-12, C-5 peripheral interface 6-34 PID control 5-76 pinouts 2-2 pipeline operation 3-29

decode 3-29 execute 3-29 fetch 3-29 prefetch 3-29 three-level pipeline 3-29 two-level pipeline 3-29 wait states 3-29 PM bits 3-44, 5-43, C-2 POP 3-29 3-29, 5-11 POPD powerdown modes 3-46 powerup reset circuit 6-3 prefetch (pipeline) 3-29 prefetch counter (PFC) 3-10, 3-30 product quality/reliability H-1 product register (PR) 3-10, 3-26, 5-38 product shift mode (PM) bits 3-27, 3-44, 5-33, 5-43, C-6 program access (on-chip) / 3-40 program address bus (PAB) 3-10 program bus 3-10 program counter (PC) 3-10, 3-28, 3-37 program memory 3-12 program memory expansion 3-12 PROM interfacing 6-11 prototype devices G-1 PS 2-4, 3-14 PSHD 3-29, 5-11 PUSH 3-29

# 0

quality/reliability H-1 queue instruction register (QIR) 3-10, 3-30 Q15 format 3-27, 5-46

# R

 $R/\overline{W}$ 2-4 RAM interfacing 6-24 READY 2-4, 3-70 receive framing synchronization signal (FSR) 3-56 receive shift register (RSR) 3-10, 3-56 received serial data (DR) 3-56 reliability tests H-2 repeat counter (RPTC) 3-10, 3-29, 3-46, 3-53, 5-14 reset (RS) 2-5, 3-39, 3-41, 3-52, C-5 reset circuit 6-3

RET 3-37, 3-53, 5-8 reverse-carry (rc) propagation 3-19, 4-5, 4-7.5-69 RFSM Reset Serial Port Frame Synchronization Mode (TMS320C25) 4-131 right shift 3-27, 5-32 RINT 3-52, C-7 robotics 6-47 ROM codes G-1 ROVM 3-24, 5-32, 5-35 RPT 3-46, 3-53, 5-14 Repeat Instruction as Specified by Data Memory Value 4-136 RPTC 3 - 293-46, 3-53, 5-14 RPTK Repeat Instruction as Specified by Immediate Value 4-138 **RSXM 5-32** RXF 3-50

# S

SACH C-4 SACL 3-33. C-4 SBLK Subtract from Accumulator Long Immediate with Shift 4-147 SBRK Subtract from Auxiliary Register Short Immediate (TMS320C25) 4-148 scaling 5-36 scaling shifter 3-23 serial port 3-56, C-6 burst-mode operation 3-61 continuous-mode operation 3-62. 3-64, 3-66 timing and framing control 3-60 transmit/receive operations 3-58 serial-port clock (CLKR) 3-56 SFL 3-26, 5-36 SFR 3-26, 5-35 SFSM Set Serial Port Frame Synchronization Mode (TMS320C25) 4-153 shift modes 3-27, 3-44, 5-32, 5-43 shifters 3-11, 5-35 accumulator 3-23 accumulator output 3-23, 5-35 product register output 3-23, 5-35 scaling shifter 3-23 signal descriptions 2-1 sign-extension mode 5-32

sign-extension mode bit (SXM) 3-26, 3-44, 5-32, C-6 sign-magnitude data 5-32, 5-61 simulator I-4 single-instruction loops 5-14 sockets (TI) F-139 software applications 5-1 SoftWare Development System (SWDS) 1-5 software library I-11 software stack 5-11 software stack expansion 5-11 SOVM 3-24, 5-32, 5-35 specifications A-1 SPM 5-33, 5-35 3-26, 5-42 SORA 3-26, 5-42 SORS square-root routine 5-8 SSXM 5-32 stack 3-28, 5-8, 5-10 static RAM interfacing 6-24 status registers 3-11, 3-42, 5-32, C-2, C-6 STRB 2-4 SUBB Subtract from Accumulator with Borrow (TMS320C25) 4-170 SUBC 5-43, C-3 SUBK Subtract from Accumulator Short Immediate (TMS320C25) 4-174 subroutines 5-8 SUBS Subtract from Low Accumulator with Sign-Extension Suppressed 4-175 SUBT 3-24 Subtract from Accumulator with Shift Specified by T Register 4-176 subtraction 3-25, 5-36, 5-53 SXF 3-50 SXM 5-32, C-2 SYNC 2-5, 3-68 synchronization 3-68, C-5 system applications 6-45 system control 3-28 system control circuitry 6-3 system migration C-1

### Т

T register (TR) 3-26, 5-38 3-21, 5-24 TBLR TBLW 3-21, 5-24 temporary register (TR) 3-11, 3-26, 5-38 test control flag bit (TC) 3-44 3-11, 3-44, 5-12, C-5 timer timer interrupt (TINT) 3-45, 3-52, 5-12 timer register (TIM) 3-16, 3-44, 5-12 timer register (TIM) timing analysis for interfacing 6-27 timing control 3-60, 5-12 TMS320 development tool nomenclature I-16 TMS320 device nomenclature I-15 TMS320 DSP bulletin board service I-11 TMS320 DSP hotline I-11 TMS320C1x to TMS32020 system miaration C-2 TMS320C25 1-3 TMS320C25-50 1-3 TMS320E25 1-4 TMS32020 1-3 TMS32020 to TMS320C25 system miaration C-4 transistors H-5 transmit framing synchronization signal (FSX) 3-56 transmit mode bit (TXM) 3-44, 3-56 transmit shift register (XSR) 3-11, 3-56 transmitted serial data (DX) 3-56 TRAP 3-52 two's-complement data 5-32, 5-38, 5-46.5-61 two-word instructions 3-36

# U

user target design using XDS 6-7

### V

VAX/VMS I-11 VCC 2-6 voice coding 6-46 VSS 2-6

### W

wait states 3-34, 6-16 wait-state generator 6-16

# Х

XDS design considerations 6-7 XDS emulator I-6 XDS/22 upgrade I-10 XF 2-5, 3-44, 3-50 XINT 3-52, C-7 XSR 3-56 X1 2-6 X2/CLKIN 2-6

### Ζ

ZALH Zero Low Accumulator and Load High Accumulator 4-187 ZALR Zero Low Accumulator, Load High Accumulator with Rounding (TMS320C25) 4-188 ZALS Zero Accumulator, Load Low Accumulator with Sign-Extension Suppressed 4-189
