The Connection Machine System

·

CM.5

VU Programmer's Handbook

CMOST Version 7.2

ýš - 6 - 6 - 7 - 7 - 7 - 7

Thinking Machines Corporation

Č

Alternation Alternation	
Interface Registers Interface Registers Interface Registers 0x500 Interface Registers 0x500 Interface Registers 0x400 Interface Registers 0x400 Interface Registers 0x400 Interface Registers 0x400 Interface Registers 0x10 InterfaceRegisters 0x10 <	
NI Virtual Memory Area (user or supervisor) In the offset (user or supervisor) In the offset (user or supervisor) (user or send first (user or send firs	
Node Virtual Memory Map (with or without VUs installed) hex address hex address Acreation on the stack begions OS Kernel 0xF800 0000 OS Kernel 0xF800 0000 OS Kernel 0xF800 0000 UU Heap and Stack Regions 0x4000 0000 VU Heap and Stack Regions 0x2000 0000 VU Heap and Stack Regions 0x2000 0000 Orden heap 0x2000 0000 User area 0x2000 0000 User area 0x2000 0000 User area 0x2000 0000 User variables 0x2000 0000 User area 0x2000 0000 User area 0x2000 0000 Dr 0 0 In Interface Send Ifr Interface Send Ifr In I I I I Interface Send Ifr In I I I I I Interface Send Ifr Interface Send Ifr I	

Image: Second state and space Image: Second state and space 6 5 4 3 0 1 Cause/clast_internal_fault SBC COM ni_cause/clast_me_error ni_cause/clast_me_error ni_cau	
	66: DR L/ and to be reaction to be

The Connection Machine System

VU Programmer's Handbook

CMOST Version 7.2, August 1993

Thinking Machines Corporation

First printing, August 1993

The information in this document is subject to change without notice and should not be construed as a commitment by Thinking Machines Corporation. Thinking Machines reserves the right to make changes to any product described herein.

Although the information in this document has been reviewed and is believed to be reliable, Thinking Machines Corporation assumes no liability for errors in this document. Thinking Machines does not assume any liability arising from the application or use of any information or product described herein.

Connection Machine[®] is a registered trademark of Thinking Machines Corporation. CM, CM-2, CM-200, CM-5, CM-5 Scale 3, and DataVault are trademarks of Thinking Machines Corporation. CMOST, CMAX, and Prism are trademarks of Thinking Machines Corporation. C*[®] is a registered trademark of Thinking Machines Corporation. Paris, *Lisp, and CM Fortran are trademarks of Thinking Machines Corporation. CMMD, CMSSL, and CMX11 are trademarks of Thinking Machines Corporation. Thinking Machines[®] is a registered trademark of Thinking Machines Corporation. SPARC and SPARCstation are trademarks of SPARC International, Inc. UNIX is a registered trademark of UNIX System Laboratories, Inc.

Copyright © 1993 by Thinking Machines Corporation. All rights reserved.

Thinking Machines Corporation 245 First Street Cambridge, Massachusetts 02142-1264 (617) 234-1000

Contents

	anual	ix ciii
Chapter 1	Introduction	1
1.1	Programming the CM-5 Vector Units (VUs)	1
1.2	The CM-5 Hardware	2
1.3	The DPEAC and CDPEAC Instruction Sets 1.3.1 The CM-5 Assembly Code Level 1.3.2 DPEAC — Vector Unit Assembly Code 1.3.3 CDPEAC — DPEAC Written in C	4 4 5 6
1.4	Using DPEAC and CDPEAC 1.4.1 The DPEAC Header File 1.4.2 The CDPEAC Header File	7 7 7
1.5	Using This Handbook	8
Chapter 2	The CM-5 Vector Units	9
-	CM-5 Vector Unit Accelerators	9 9 10 10
2.1	CM-5 Vector Unit Accelerators	9 10
2.1	CM-5 Vector Unit Accelerators 2.1.1 Vector Unit Hardware 2.1.2 VU Virtual Memory Layout VU Registers 2.2.1 VU Data Registers 2.2.2 VU Control Registers 2.2.2 VU Control Registers 2.3.1 Vector Mask and Conditionalization 2.3.2 ALU Status and Contextualization 2.3.3 Status Register Flags	9 10 10 12 12
2.1 2.2 2.3	 CM-5 Vector Unit Accelerators . 2.1.1 Vector Unit Hardware . 2.1.2 VU Virtual Memory Layout . VU Registers . 2.2.1 VU Data Registers . 2.2.2 VU Control Registers . Effects of VU Control Registers . 2.3.1 Vector Mask and Conditionalization . 2.3.2 ALU Status and Contextualization . 2.3.3 Status Register Flags . 2.3.4 The Vector Mask Buffer . Other VU Features . 2.4.1 Accumulated Context Count . 	9 10 10 12 12 13 14 15 15 16

3.1 DPEAC Code 19 3.1.1 Chain Loading 20 3.1.2 DPEAC Accessor Instructions 20 3.2 DPEAC Syntax 21 3.2.1 General Syntax 21 3.2.2 SPARC CPU Registers 22 3.2.3 Vector Unit Data Registers 23 3.2.4 Vector Unit Control Registers 24 3.2.5 VU Register and Memory Stride Markers 24 Xu Memory Stride Markers 24 Xu Memory Stride Markers 24 Xu Memory Stride Markers 25 3.2.6 VU Selection in DPEAC Statements 25 3.2.7 VU Selection in DPEAC Accessor Instructions 26 3.3 DPEAC Instructions 27 3.3.1 Scalar and Vector Instructions 27 3.3.2 Register Operands 27 3.3.3 Data Types 28	Chapter 3	The DPEAC Instruction Set	19
3.1.1Chain Loading203.1.2DPEAC Accessor Instructions203.2DPEAC Syntax213.2.1General Syntax213.2.2SPARC CPU Registers223.2.3Vector Unit Data Registers233.2.4Vector Unit Control Registers243.2.5VU Register and Memory Stride Markers24VU Memory Stride Markers24VU Memory Stride Markers253.2.6VU Selection in DPEAC Statements253.2.7VU Selection in DPEAC Accessor Instructions263.3DPEAC Instructions273.3.1Scalar and Vector Instructions273.3.3Data Types28	-		
3.1.2 DPEAC Accessor Instructions203.2 DPEAC Syntax213.2.1 General Syntax213.2.2 SPARC CPU Registers223.2.3 Vector Unit Data Registers233.2.4 Vector Unit Control Registers243.2.5 VU Register and Memory Stride Markers24VU Memory Stride Markers24VU Memory Stride Markers253.2.6 VU Selection in DPEAC Statements253.2.7 VU Selection in DPEAC Accessor Instructions263.3 DPEAC Instructions273.3.1 Scalar and Vector Instructions273.3.2 Register Operands273.3.3 Data Types28	5.1		
3.2 DPEAC Syntax213.2.1 General Syntax213.2.2 SPARC CPU Registers223.2.3 Vector Unit Data Registers233.2.4 Vector Unit Control Registers243.2.5 VU Register and Memory Stride Markers24VU Memory Stride Markers24VU Memory Stride Markers253.2.6 VU Selection in DPEAC Statements253.2.7 VU Selection in DPEAC Accessor Instructions263.3 DPEAC Instructions273.3.1 Scalar and Vector Instructions273.3.2 Register Operands273.3.3 Data Types28		-	
3.2.1General Syntax213.2.2SPARC CPU Registers223.2.3Vector Unit Data Registers233.2.4Vector Unit Control Registers243.2.5VU Register and Memory Stride Markers24Register Stride Markers24VU Memory Stride Markers253.2.6VU Selection in DPEAC Statements253.2.7VU Selection in DPEAC Accessor Instructions263.3DPEAC Instructions273.3.1Scalar and Vector Instructions273.3.2Register Operands273.3.3Data Types28			
3.2.2SPARC CPU Registers223.2.3Vector Unit Data Registers233.2.4Vector Unit Control Registers243.2.5VU Register and Memory Stride Markers24Register Stride Markers24VU Memory Stride Markers253.2.6VU Selection in DPEAC Statements253.2.7VU Selection in DPEAC Accessor Instructions263.3DPEAC Instructions273.3.1Scalar and Vector Instructions273.3.2Register Operands273.3.3Data Types28	3.2		
3.2.3Vector Unit Data Registers233.2.4Vector Unit Control Registers243.2.5VU Register and Memory Stride Markers24Register Stride Markers24VU Memory Stride Markers253.2.6VU Selection in DPEAC Statements253.2.7VU Selection in DPEAC Accessor Instructions263.3DPEAC Instructions273.3.1Scalar and Vector Instructions273.3.2Register Operands273.3.3Data Types28		-	
3.2.4Vector Unit Control Registers243.2.5VU Register and Memory Stride Markers24Register Stride Markers24VU Memory Stride Markers253.2.6VU Selection in DPEAC Statements253.2.7VU Selection in DPEAC Accessor Instructions263.3DPEAC Instructions273.3.1Scalar and Vector Instructions273.3.2Register Operands273.3.3Data Types28		-	
3.2.5VU Register and Memory Stride Markers24Register Stride Markers24VU Memory Stride Markers253.2.6VU Selection in DPEAC Statements253.2.7VU Selection in DPEAC Accessor Instructions263.3DPEAC Instructions273.3.1Scalar and Vector Instructions273.3.2Register Operands273.3.3Data Types28	•		
Register Stride Markers24VU Memory Stride Markers253.2.6VU Selection in DPEAC Statements253.2.7VU Selection in DPEAC Accessor Instructions263.3DPEAC Instructions273.3.1Scalar and Vector Instructions273.3.2Register Operands273.3.3Data Types28			
VU Memory Stride Markers253.2.6VU Selection in DPEAC Statements253.2.7VU Selection in DPEAC Accessor Instructions263.3DPEAC Instructions273.3.1Scalar and Vector Instructions273.3.2Register Operands273.3.3Data Types28		- ·	
3.2.6VU Selection in DPEAC Statements253.2.7VU Selection in DPEAC Accessor Instructions263.3DPEAC Instructions273.3.1Scalar and Vector Instructions273.3.2Register Operands273.3.3Data Types28			-
3.2.7VU Selection in DPEAC Accessor Instructions263.3DPEAC Instructions273.3.1Scalar and Vector Instructions273.3.2Register Operands273.3.3Data Types28		-	
3.3 DPEAC Instructions 27 3.3.1 Scalar and Vector Instructions 27 3.3.2 Register Operands 27 3.3.3 Data Types 28			
3.3.1 Scalar and Vector Instructions 27 3.3.2 Register Operands 27 3.3.3 Data Types 28			
3.3.2 Register Operands 27 3.3.3 Data Types 28	3.3		
3.3.3 Data Types			
3.3.4 Arithmetic Instructions		3.3.4 Arithmetic Instructions	
3.3.5 Memory Instructions			
3.3.6 Modifiers		•	
3.4 DPEAC Statement Formats	34		
3.5 The Short Format			
3.7 Register Stride (Long) Format	3.7	Register Stride (Long) Format	
3.8 Memory Stride (Long) Format 36	3.8	Memory Stride (Long) Format	
3.9 Mode Set (Long) Format	3.9	-	37
3.9.1 Mode Set Format Variants			38
Vector Length Variant			38
rS1 Stride Variant			
Register Stride Indirection Variant		-	
Memory Stride Indirection Variant		·	40
Population Count Variant		-	
Special Modifier Variant			
Scalar Instruction Variant			. –
3.9.2 Vector Length Modifier			
3.9.3 Register Stride Indirection423.9.4 Memory Indirection43		-	
3.9.5 Mode Set Format Modifiers			

CMost Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation

iv

Chapter 4	DPEAC	Instruction Set Reference	45
4.1	DPEAC A	Arithmetic Instructions	45
	4.1.1	Monadic (One-Source) Arithmetic Instructions	45
	4.1.2	Dyadic (Two-Source) Instructions	46
	4.1.3	Arithmetic Comparisons	47
	4.1.4	Compare (Dyadic with rD constant)	48
	4.1.5	Dyadic Mult-Op Operators	48
	4.1.6	Convert Operation (Dyadic with rS2 constant)	49
	4.1.7	True Triadic (Three-Source) Operators	50
	4.1.8	No-Op Operator	51
4.2	DPEAC N	Memory Instructions	51
	4.2.1	No-Op Operator	51
4.3	DPEAC I	nstruction Modifiers	52
	4.3.1	Modifiers That Can Be Used in All (or Most) Formats	52
	4.3.2	Conditionalization Modifiers	53
	4.3.3	Special Modifiers (Mode Set Format Only)	54
4.4	DPEAC A	Accessor Instructions	56
	4.4.1	VU Register Accessor Instructions	56
	4.4.2	VU Trap Instructions	57
	4.4.3	Vector Mask Instructions	58
	4.4.4	SPARC Accessor Instructions	58
Chapter 5	The CD	PEAC Instruction Set	61
5.1	CDPFAC	Code	62
5.1	5.1.1	VU Instructions	62
	5.1.2	VU Accessor Instructions	63
	5.1.2	VU Special Instructions	63
	5.1.4	The Join Macro	63
		Instruction Suffixes	
		Argument Macros	65
5.2		Syntax	65
	5.2.1	-	65
	5.2.2	Vector Unit Data Registers	66
	5.2.3	Vector Unit Control Registers	66
	5.2.4	Register Offset Macro	67
	5.2.5	VU Register Stride Macros	67
	5.2.6	VU Memory Striding	68
	5.2.7	VU Selection in CDPEAC Statements	68
	5.2.8	VU Selection in CDPEAC Accessor Instructions	69

5.3	CDPEAC Instructions	70
	5.3.1 Scalar and Vector Instructions	70
	5.3.2 Register Arguments	70
	5.3.3 Data Type Argument	71
	5.3.4 Arithmetic Instructions	71
	5.3.5 Memory Instructions	72
	5.3.6 Modifiers	73
5.4	CDPEAC Statement Formats	74
5.5	The Short Format	75
5.6	Immediate (Long) Format	77
5.7	Register Stride (Long) Format	78
5.8	Memory Stride (Long) Format	79
5.9	Mode Set (Long) Format	80
	5.9.1 Mode Set Format Variants	81
	Vector Length Variant	81
	rS1 Stride Variant	82
	Register Stride Indirection Variant	82
	Memory Stride Indirection Variant	83
	Population Count Variant	83
	Special Modifier Variant	84
	Scalar Instruction Variant	84
	5.9.2 Vector Length Instruction Suffixes	85
	5.9.3 Register Stride Indirection	86
	5.9.4 Memory Indirection	86
	5.9.5 Mode Set Format Modifier	87
Chapter 6	CDPEAC Instruction Set Reference	89
6.1	The CDPEAC Join Macro	89
6.2	CDPEAC Type Abbreviations	89
6.3	CDPEAC Argument Macros	90
6.4	Instruction Suffixes	9 0
6.5	CDPEAC Arithmetic Instructions	91
	6.5.1 Monadic (One-Source) Arithmetic Instructions	91
	6.5.2 Dyadic (Two-Source) Instructions	92
	6.5.3 Arithmetic Comparisons	93
	6.5.4 Compare (Dyadic with rD constant)	93
	6.5.5 Dyadic Mult-Op Operators	9 4
	6.5.6 Convert Operation (Dyadic with Rs2 Constant)	95

vi

	6.5.7 True Triadic (Three-Source) Operators
	6.5.8 No-Op Operator
6.6	CDPEAC Memory Instructions
6.7	CDPEAC Statement Modifiers
	6.7.1 Modifiers That Can Be Used in All (or Most) Formats
	6.7.2 Conditionalization Modifiers 99
	6.7.3 Special Modifiers (Mode Set Format Only) 100
6.8	CDPEAC Accessor Instructions
	6.8.1 VU Register Accessor Instructions 102
6.9	CDPEAC Special Instructions
Chapter 7	Using DPEAC/CDPEAC in Programs 105
7.1	Example: An Arithmetic Subroutine
7.2	Low-Level Program Structure
7.2	Low-Level Program Structure
7.2	
7.2	7.2.1 Program Files
7.2	7.2.1 Program Files 107 Source File Naming Conventions 107
	7.2.1 Program Files 107 Source File Naming Conventions 107 7.2.2 Host/Node Interface Naming Conventions 108
7.3	7.2.1 Program Files 107 Source File Naming Conventions 107 7.2.2 Host/Node Interface Naming Conventions 108 Passing Arrays into DPEAC and CDPEAC Routines 109
7.3 7.4	7.2.1 Program Files 107 Source File Naming Conventions 107 7.2.2 Host/Node Interface Naming Conventions 108 Passing Arrays into DPEAC and CDPEAC Routines 109 Sample Program Source Files 110
7.3 7.4 7.5	7.2.1 Program Files 107 Source File Naming Conventions 107 7.2.2 Host/Node Interface Naming Conventions 108 Passing Arrays into DPEAC and CDPEAC Routines 109 Sample Program Source Files 110 The Main CM Fortran Program (main.fcm) 110
7.3 7.4 7.5 7.6	7.2.1 Program Files 107 Source File Naming Conventions 107 7.2.2 Host/Node Interface Naming Conventions 108 Passing Arrays into DPEAC and CDPEAC Routines 109 Sample Program Source Files 110 The Main CM Fortran Program (main.fcm) 110 The Host Interface File (host.c) 111
7.3 7.4 7.5 7.6 7.7	7.2.1 Program Files 107 Source File Naming Conventions 107 7.2.2 Host/Node Interface Naming Conventions 108 Passing Arrays into DPEAC and CDPEAC Routines 109 Sample Program Source Files 110 The Main CM Fortran Program (main.fcm) 110 The Host Interface File (host.c) 111 The Node Interface File (interface.pe) 112
7.3 7.4 7.5 7.6 7.7 7.8	7.2.1 Program Files 107 Source File Naming Conventions 107 7.2.2 Host/Node Interface Naming Conventions 108 Passing Arrays into DPEAC and CDPEAC Routines 109 Sample Program Source Files 110 The Main CM Fortran Program (main.fcm) 110 The Host Interface File (host.c) 111 The Node Interface File (interface.pe) 112 The DPEAC Subroutine File (dpeac_code.dp) 113

Appendixes

Appendix A	VU Memory Mapping	125
Appendix B	VU Memory Maps	133

Appendix C	VU Pipeline 139
C .1	VU Instruction Pipeline
	C.1.1 Pipeline Hazards 140
	C.1.2 Avoiding Pipeline Hazards 143
Appendix D	VU Arithmetic Operations 145
D.1	Arithmetic Status Results
D.2	VU Arithmetic Operations 149
Appendix E	The dpas Assembler 169
Appendix F	The dpcc Compiler 171
Appendix G	How CDPEAC Works
G.1	GNU CC's ASM Statement 173
G.2	Using GCC Macros to Produce ASM Statements 175
Appendix H	CMRTS and CM Memory Allocation 177
H.1	The CM Run-Time System (CMRTS) 177
	H.1.1 Arrays in the CMRTS 178
	H.1.2 An Example of A CMRTS Array
	H.1.3 CMRTS Data Structures
	CMRT_desc_t
	CMRT_array_geometry_t 185 CMRT_machine_geometry_t 188
	CMCOM_axis_descriptor
H.2	CMRTS Parallel Memory Allocation
	H.2.1 Standard CMRTS Memory Allocation Functions
	H.2.2 Node-Level Stack Operations 195
H.3	Non-RTS (CMMD) Parallel Memory Allocation 196
	-

Index 199

About This Manual

Objectives

This manual provides a concise collection of the information required for writing programs that directly access the CM-5 vector unit (VU) accelerators. There are two low-level instruction sets available on the CM-5: DPEAC and CDPEAC. A program that directly manipulates the VU accelerators will typically include subroutines written in either DPEAC or CDPEAC. Both methods of programming the vector unit accelerators are described in this manual.

IMPORTANT

You do *not* have to use the methods described in this book to write programs that access the CM-5 VUs. The compilers for high-level CM languages (such as CM Fortran and C*) automatically take advantage of the VUs where possible, without the need for explicit instructions. The information presented here is intended for knowledgeable users who want to hand-code specific low-level subroutines for execution on the VUs.

Intended Audience

This is a programmer's handbook, not a tutorial. This document describes the DPEAC and CDPEAC instruction sets in detail, and provides some examples of their use, but is intended to be used by knowledgeable CM programmers in writing low-level code. For the most part, this handbook contains concise summaries of information that these low-level programmers will find helpful.

CMost Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation ix

Revision Information

This is a new manual.

Organization of This Manual

Chapter 1 Introduction Presents an overview of the CM-5 and the two low-level instruction sets DPEAC and CDPEAC. Chapter 2 The CM-5 Vector Units Describes the design and features of the CM-5's vector unit accelerators. **Chapter 3** The DPEAC Instruction Set Explains the syntax and structure of the DPEAC instruction set. **Chapter 4 DPEAC Instruction Set Reference** Lists the arithmetic, memory, modifier, and accessor instructions of the DPEAC instruction set. **Chapter 5** The CDPEAC Instruction Set Explains syntax and structure of the CDPEAC instruction set. Chapter 6 CDPEAC Instruction Set Reference Lists the arithmetic, memory, modifier, and accessor instructions of the CDPEAC instruction set. Chapter 7 Using DPEAC/CDPEAC in Programs

Presents an example of using a DPEAC (or CDPEAC) subroutine in a CM Fortran program.

Appendixes:

Appendix A	VU Memory Mapping Explains the layout of VU parallel memory.
Appendix B	VU Memory Maps A three-page VU memory map and register quick-reference.
Appendix C	VU Pipeline Describes of the operation of the VU instruction pipeline, and its effects on execution of VU vector instructions.
Appendix D	VU Arithmetic Operations Describes the arithmetic instruction set of the VUs, with special emphasis on the status bits that are modified by each instruction.
Appendix E	The dpas Assembler Describes dpas, the DPEAC assembler.
Appendix F	The dpcc Compiler Describes dpcc, the CDPEAC compiler.
Appendix G	How CDPEAC Works Describes the implementation of CDPEAC via the GCC compil- er's asm statement and macro facility.
Appendix H	CMRTS and CM Memory Allocation Describes the CM Run-Time system, CM parallel array data structures, and methods for allocating parallel memory either through the CMRTS or by other means.

Related Documents

These documents are part of the Connection Machine documentation set.

- Programming the NI, Version 7.1.
- DPEAC Reference Manual, CMOST Version 7.1.

CMost Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation

•

Notation Conventions

The table below displays the notation conventions observed in this manual.

Convention	Meaning
bold typewriter	UNIX and CM System Software commands, com- mand options, and filenames, when they appear embedded in text. Also programming language elements, such as keywords, operators, and func- tion names, when they appear embedded in text.
italics	Argument names and placeholders in function and command formats.
typewriter	Code examples and code fragments.
<pre>% bold typewriter regular typewriter</pre>	In interactive examples, user input is shown in bold typewriter and system output is shown in regular typewriter font.

Customer Support

Thinking Machines Customer Support encourages customers to report errors in Connection Machine operation and to suggest improvements in our products.

When reporting an error, please provide as much information as possible to help us identify and correct the problem. A code example that failed to execute, a session transcript, the record of a backtrace, or other such information can greatly reduce the time it takes Thinking Machines to respond to the report.

If your site has an applications engineer or a local site coordinator, please contact that person directly for support. Otherwise, please contact Thinking Machines' home office customer support staff:

Internet Electronic Mail:	customer-support@think.com
uucp Electronic Mail:	ames!think!customer-support
U.S. Mail:	Thinking Machines Corporation Customer Support 245 First Street Cambridge, Massachusetts 02142-1264
Telephone:	(617) 234-4000

xiii

Chapter 1

Introduction

1.1 Programming the CM-5 Vector Units (VUs)

Writing a program that takes explicit control of the vector unit (VU) accelerators of the Connection Machine CM-5 system requires an understanding of the CM-5's hardware design (in particular, the design and function of the VUs themselves), and how to construct programs that contain assembly-level CM-5 code.

This chapter presents a brief overview of the CM-5's hardware design, along with a description of the assembly-level instruction sets (DPEAC and CDPEAC) that are available on the CM-5.

IMPORTANT

You do *not* have to use the methods described in this book to write programs that access the CM-5 VUs. The compilers for high-level CM languages (such as CM Fortran and C*) automatically take advantage of the VUs where possible, without the need for explicit instructions. The information presented here is intended for knowledgeable users who want to hand-code specific low-level subroutines for execution on the VUs.

1.2 The CM-5 Hardware

The CM-5 computing environment consists of a *partition* of processing nodes (each of which has its own memory) together with a *partition manager* (PM). These components are linked together by the CM-5's internal communication networks: the *Data Network* and *Control Network* (see Figure 1).

Depending on how the CM-5's processing nodes have been configured by the system administrator, there may be one or several partitions active in a CM-5 at any one time. A partition of processing nodes is treated as a single computing system for the purpose of assigning and swapping processes.




Figure 1. The CM-5 computing environment.

The partition manager (PM) contains a RISC CPU and connecting hardware that allows the PM to interact with other computers and with users on terminals. Thus, the PM is the "gateway" by which a programmer gains access to the processing nodes of the CM-5 and instructs the CM-5 to execute a program.

1.2.1 The CM-5 Networks

The CM-5's processors can exchange information with each other through the machine's internal networks.

The *Data Network* is a high-speed, high-bandwith network for data transmission. It is the primary means for sending large blocks of information between the nodes and/or the PM.

The *Control Network* is a high-speed internal network for control functions, such as broadcasting a value to the nodes, parallel-prefix computations, and node synchronization.

1.2.2 The CM-5 Processing Nodes

A CM-5 processing node consists of a RISC processor, a Network Interface chip, 4 memory units, 4 vector unit arithmetic accelerators, and a 64-bit MBUS that links the various components together.




Figure 2. A typical CM-5 processing node.

The RISC processor (CPU) is a SPARC chip in the current implementation, and will hereafter be referred to as the "SPARC" or the "SPARC CPU".

The Network Interface (NI) is the node's link to the CM-5 networks, and is used by the SPARC IU to send messages to other nodes and to the PM.

1.2.3 The CM-5 Vector Units

The vector unit (VU) accelerators are located between the SPARC CPU and node memory, and typically act as memory controllers, handling memory store and fetch operations as required by the SPARC.

However, some memory operations are interpreted as instructions by the VUs: the value written is interpreted as a VU arithmetic and/or memory instruction, and the address to which it is written determines which of the four VUs on the node will execute the instruction. Thus, VU computations are invoked by (and look like) SPARC memory operations.

Chapter 2 provides more detail on the vector units, and describes features of their internal design that are important for DPEAC and CDPEAC programmers.

3

1.3 The DPEAC and CDPEAC Instruction Sets

The Connection Machine system provides a number of layers of software that are used to write CM-5 programs. The basic structure is shown below. Typically, a user-written CM-5 program depends on high-level software for the majority of its data structures and control flow, and only directly calls low-level code for hand-crafted subroutines that must execute as efficiently as possible.




Figure 3. Structure of software layers on the CM-5.

Note: There is nothing inherently inefficient about a program written in a highlevel CM-5 programming language. The CM-5 language compilers themselves make use of efficient low-level routines wherever possible.

1.3.1 The CM-5 Assembly Code Level

Because the instruction units of the CM-5 processing nodes are SPARC chips, the SPARC assembler instruction set is the CM-5's "native" machine language instruction set. However, there is an entirely different instruction set used to compose instructions for the CM-5's vector units. This instruction set is called *DPEAC*. There is also a C interface to DPEAC, called *CDPEAC*. Which instruction set you use depends on your experience and programming needs.

1.3.2 DPEAC — Vector Unit Assembly Code

The DPEAC instruction set is the "assembly code" of the CM-5 vector unit accelerators. DPEAC looks much like standard assembly code, in that it consists of instructions that perform arithmetic and memory operations:

Start: floadv [%i0]:4, V2
fmulv V2, 0r3.69, V3
fmadav V2, 0r25.0, V4
floadv [%i1]:4, V5; fmadav V3,V4,V5
fstorev [%i2]:4, V5


However, DPEAC instructions are not executed directly by the SPARC. Instead, they are assembled into singleword or doubleword values that can be written to the VUs to cause them to execute the appropriate arithmetic and/or memory operations.

DPEAC code and SPARC assembly code can be intermixed freely; the SPARC code is executed by the SPARC processor, and the DPEAC code is sent to the VUs for execution.

Coding in DPEAC is best for a programmer with some experience in coding at the assembly-code level. It requires skill in managing the SPARC registers and a firm knowledge of the SPARC ABI calling conventions, which describe how subroutines pass values to each other at the SPARC assembly code level.

dpas — The DPEAC Assembler

The dpas assembler is used to assemble a DPEAC program. dpas is an extension of the SPARC as assembler; it translates DPEAC instructions into SPARC instructions, and then passes the translated instructions to as for final assembly.



For a more detailed description of the dpas assembler, see Appendix E.

1.3.3 CDPEAC — DPEAC Written in C

For those programmers who would rather not code at the DPEAC level, there is an alternative: the CDPEAC instruction set. CDPEAC is a set of macros written in the C programming language, which can be used to insert DPEAC instructions into the body of a standard C function or subroutine.

A CDPEAC routine generally consists of both C and CDPEAC code:


```
CDPEAC_routine(aloc,bloc,size)
unsigned aloc,bloc,size;
{ dpsetup();
  for ( ; size ; size -= 8 ); {
    loadv_u(f,aloc,4,V2);
    join2( loadv_u(f,bloc,4,V3), madav(f,V2,V2,V3) );
    storev_u(f,bloc,4,V3);
    aloc += (4*8); bloc += (4*8);
  }
}
```

CDPEAC instructions expand directly into corresponding DPEAC instructions; the two instruction sets are best seen as two ways of accomplishing the same thing. Both produce assembly-level code, but CDPEAC lets this code be written in a form that is familiar to, and readily understandable by, C programmers.

Coding in CDPEAC is best for C programmers who want to use DPEAC instructions without having to write a DPEAC assembly code routine. CDPEAC still requires an understanding of the basic vector unit operations being performed, but does not require as much attention to assembly-level details as does direct DPEAC coding.

dpcc — The CDPEAC Compiler

The dpcc compiler is used to compile a CDPEAC program. dpcc is an extension of the GNU C compiler gcc; it translates a CDPEAC procedure into the corresponding DPEAC code, then calls dpas to assemble the code.



For a more detailed description of dpcc, see Appendix F.

1.4 Using DPEAC and CDPEAC

The most common use of DPEAC or CDPEAC in a CM-5 program is for writing highly efficient subroutines to be called from programs written in a high-level language (such as CM Fortran). The high-level program uses its own operators to define parallel CM arrays, and then calls DPEAC (or CDPEAC) routines to perform efficient arithmetic operations on those arrays.

This is the best way to make use of DPEAC: let the high-level language compiler manage the details of memory management and data layout, so that the DPEAC or CDPEAC subroutines can be focused on exactly those parts of the program that require large amounts of efficient computation.

1.4.1 The DPEAC Header File

To have access to the DPEAC instruction set, including the symbolic constants defined for the locations of registers, etc., as described later in this book, your DPEAC source file should include the DPEAC header file:

#include <cmsys/dpeac.h>

This header file is only required in the DPEAC source code file; the other source files in your program (see Chapter 7) should include whatever other header files are needed.

1.4.2 The CDPEAC Header File

Similarly, to have access to the CDPEAC instruction set, including the symbolic constants defined for the locations of registers, etc., as described later in this book, your CDPEAC source file should include the CDPEAC header file:

#include <cm/cdpeac.h>

This header file is only required in the CDPEAC source code file; the other source files in your program (see Chapter 7) should include whatever other header files are needed.

1.5 Using This Handbook

All programmers should read through Chapter 2, which describes the design and features of the CM-5 vector units.

Programmers who feel comfortable working with SPARC assembly code should read through Chapters 3 and 4, which describe the DPEAC instruction set. Programmers who prefer working in C should read Chapters 5 and 6, which describe CDPEAC. The DPEAC and CDPEAC chapters present basically the same information, but describe it in terms of the appropriate instruction set. (The CDPEAC chapter includes occasional notes describing DPEAC features that are not currently implemented in CDPEAC.)

Both DPEAC and CDPEAC programmers should read through Chapter 7, which presents an example of a CM Fortran program that calls a DPEAC (or CDPEAC) subroutine.

The appendixes contain useful information about the vector units and about the dpas assembler and dpcc compiler, which are used to assemble/compile DPEAC and CDPEAC source code. Appendix D, in particular, provides detailed descriptions of the VU arithmetic operations and their effects on the flags in the VU status register.

Chapter 2

The CM-5 Vector Units

2.1 CM-5 Vector Unit Accelerators

The vector unit (VU) accelerators are located between the SPARC CPU and the memory banks of the processing node (see Figure 4).




Figure 4. A typical CM-5 processing node, showing the location of the 4 VUs.

The VUs act as memory controllers, handling memory store and fetch operations as required by the SPARC. However, some memory operations are interpreted as instructions by the VUs: the value written is interpreted as a VU arithmetic and/or memory instruction, and the address to which it is written determines which of the four VUs on the node will execute the instruction.

VU instructions can be *strided*, or made to operate step-wise across many memory or VU register locations; hence the term "vector unit" for the accelerator hardware. (This striding is specified either by explicit instructions, or by a default value stored in a VU control register.)

2.1.1 Vector Unit Hardware

There are actually only two VU chips in each processing node; each chip contains the hardware necessary to simulate the operations of a pair of VUs. Thus, VU instructions that select groups of VUs can only select them as follows: one VU alone, all VUs at once, or fixed pairs (0/1 or 2/3).




Figure 5. Internal arrangement of VU chips in CM-5 processing node.

For the Curious: The VU chips operate at approximately 32 MHz, while the memory chips operate at 16MHz. Thus, each VU chip performs two memory operations per cycle, one for each of the two attached memory chips.

2.1.2 VU Virtual Memory Layout

Each vector unit instruction can be performed either by a single VU, or by two or four of the VUs operating in parallel (this parallel operation typically provides the best performance).

The vector units that perform a given VU instruction are selected by the VU memory address to which the instruction is written. There is a set of virtual addresses for each VU and permitted combination of VUs (see Figure 6).

These VU memory regions all correspond to the same physical memory region, but each VU region selects a different VU or set of VUs to execute a DPEAC statement. (There are also memory regions devoted to ordinary SPARC serial memory references, which don't trigger VU operations.)




Figure 6. VU virtual memory regions.

Each of the VU regions includes two separate address spaces, called *data space* and *instruction space*, that refer to the same physical VU memory, but have different effects on the VUs (see Figure 7). Data space addresses allow the SPARC to perform normal load/store operations on VU parallel memory. Instruction space addresses cause the VU(s) to perform an operation using the instruction space address as the memory operand.




Figure 7. Contents of a single VU memory region.

The instruction and data spaces of each VU virtual memory region refer to a single physical memory region that includes a *parallel stack* and a *parallel heap*. The stack and heap are "striped" across the VU memory banks in such a way that they occupy the same locations in each VU memory region.

Note: The diagrams above are a simplification. Refer to Appendix A for a more detailed description of the way the vector units are mapped into the physical and virtual memory of the SPARC CPU.

2.2 VU Registers

Each VU has an internal set of registers, along with hardware for both memory accessing and register arithmetic. Thus, a single VU operation can involve a memory operation, a register arithmetic operation, or both at once.




Figure 8. VU internal components.

2.2.1 VU Data Registers

Each VU has a *register file* containing 128 *data registers*, each 32 bits long, which are used as operands for arithmetic and memory operations. These registers are typically addressed as *vectors*, that is, blocks of registers that are either adjacent to each other or are located a constant distance (or *stride*) apart.

Depending on the data type in use, the data registers may be accessed individually as singleword (32-bit) values, or in pairs as doubleword (64-bit) values. The typical way to view these data registers is as 16 vectors of 8 elements:

VO	<u>V1</u>	V2	V3	V4	V5	V6	<u>V7</u>	
<u>R0</u>	<u>R8</u>	R16	R24	R32	R40	R48	R56	
B1	R9	R17	R25	R33	R41	R49	R57	R113 R12
R2	R10	R18	R26	R34	R42	R50	R58	R114 R12
R3	R11	R19	R27	R35	R43	R51	R59	R115 R12
B4	R12	R20	R28	R36	R44	R52	R60	R116 R12
R5	R13	R21	R29	R37	R45	R53	R61	B117 B12
R6	R14	R22	R30	R38	R46	R54	R62	R118 R12
R7	R15	R23	R31	R39	R47	R55	R63	R119 R12

Figure 9. VU data registers: 16 vectors of 8 registers.

12

2.2.2 VU Control Registers

Each VU also has internal *control registers* that affect VU instruction execution.

VU Vector Mask Registers:

dp_vector_mask — Vector mask register: Source of context bits (see below) and storage for arithmetic status bits.

dp_vector_mask_direction — Vector mask shift direction: One-bit register, 0 means shift right (towards LSB), 1 means shift left

dp_vector_mask_buffer — Vector mask copy buffer: Copy of vector mask register loaded or stored prior to each operation.

dp_vector_mask_mode — Default vector mask conditionalization mode: Indicates which of ALU and memory instructions are conditionalized.

VU Arithmetic Status Registers:

dp_status — Status register: Holds status bits produced by arithmetic operations.

dp_status_enable — Status enable register: Selects status bits that are ORed and stored in vector mask register.

C/DPEAC Instruction Default Registers:

- dp_vector_length Vector length register: Default length of vectors (number of steps) for vector operations.
- dp_stride_rs1 Rsl register operand stride: Default stride for Rsl operand in arithmetic operations.
- dp_stride_memory Memory operand stride: Default stride for memory operations.
- dp_alu_mode Arithmetic mode register: Selects Fast or IEEE mode for arithmetic operations.

Important: The pair of VUs on a single chip (that is, VUs 0/1 and 2/3) actually share all control registers except for the two registers dp_vector_mask and dp_vector_mask_buffer. This means that any change to a shared register affects *both* VUs that share it.

2.3 Effects of VU Control Registers

The VU control registers are used for a number of purposes:

- Conditionalization of VU instructions (described in Section 2.3.1).
- Contextualization, or collection of status bits (described in Section 2.3.2).
- Default registers for DPEAC and CDPEAC operators. (These are are described in the chapters on DPEAC and CDPEAC, along with the instructions that use and modify these registers.)

Figure 10 summarizes the effects of the control registers (and some instruction modifiers) on the ALU and memory components of VU instructions:




Figure 10. Effects of VU control registers on ALU and memory instructions.

2.3.1 Vector Mask and Conditionalization

The VUs have the ability to *conditionalize* vector operations. The vector mask register (dp_vector_mask) is used to mask individual ALU and memory instructions in a vector operation. At each step of a vector operation, a *context bit* is shifted out of the mask register (see Figure 11). This bit can be used to mask out (prevent) the ALU operation, the memory operation, both operations, or neither of them. (Note: In the current implementation, dp_vector_mask is a 32-bit register, but only the least significant 15 bits are used.)

By default, the vector mask mode register (dp_vector_mask_mode) determines which, if any, of the ALU and/or memory operations are conditionalized. Initially, the mode register is set so that no conditionalization is done. A 0 context bit masks the corresponding ALU and/or memory operation, preventing the results from being stored in the destination register. A 1 context bit allows the results to be written. (Note: Scalar operations are *never* conditionalized.)

C/DPEAC instruction modifiers let you override the mode register and/or change its value while executing an instruction. There is also a C/DPEAC instruction modifier that allows you to *invert* the sense of the context bit, so that a 1 bit masks the operation, and a 0 bit allows the operation to proceed.




Figure 11. Bit-shifting modes of vector mask register.

2.3.2 ALU Status and Contextualization

Every ALU operation sets the flags in the status register (dp_status) to indicate the results of the operation. There is a similar set of flags in the status enable register (dp_status_enable), indicating which of the dp_status flags are ORed together to make the status bit of a vector operation.

CMost Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation At each step of a vector operation, the ALU sets the flags in dp_status, and then the flags selected by 1 bits in dp_status_enable are ORed together into a single *status bit*, indicating whether or not the ALU operation completed successfully. This status bit is shifted into the vector mask register.

Status bits are typically rotated into the vector mask register at the end opposite to that from which condition bits are drawn (this is known as *rotate* mode.) However, a C/DPEAC instruction modifier can cause the context bits to be inserted into the vector mask register in numerical order at the same end from which they are drawn (*current* mode). See Figure 11 above.

The vector mask shift direction register, dp_vector_mask_direction, determines which way the vector mask bits are shifted. If it is 0, the default, the bits are shifted right (toward the low end of the register, as shown in Figure 11). If the mask direction is 1, bits are shifted left (toward the high end).

2.3.3 Status Register Flags

The current flags in the dp_status and dp_status_enable registers, together with their symbolic names as defined by the C/DPEAC header files, are shown in the table below. (Starred status flags are the IEEE-defined exceptions.)

Bit	Flag Mask Symbol	Status
0	DP_STATUS_ENABLE_MASK_INEXACT	Float result is inexact (*)
1	DP_STATUS_ENABLE_MASK_DIVIDE_BY_ZERO	Division by zero (*)
2	DP_STATUS_ENABLE_MASK_UNDERFLOW	Float underflow (*)
3	DP_STATUS_ENABLE_MASK_OVERFLOW	Float overflow (*)
4	DP_STATUS_ENABLE_MASK_INVALID_OPERATION	Invalid operation (*)
5	DP_STATUS_ENABLE_MASK_INT_OVERFLOW	Integer overflow
6	DP_STATUS_ENABLE_MASK_NEGATIVE_UNSIGNED	Negative integer result
7	DP_STATUS_ENABLE_MASK_DENORM_INPUT	Float input denormalized
8	DP_STATUS_ENABLE_MASK_ZERO	Float/integer result of zero
9	DP_STATUS_ENABLE_MASK_POSITIVE	Float/integer result positive
10	DP_STATUS_ENABLE_MASK_NEGATIVE	Float/integer result negative
11	DP_STATUS_ENABLE_MASK_INTEGER_CARRY	Integer carry
12	DP_STATUS_ENABLE_MASK_INFINITY	Float result is +/- infinity
13	DP_STATUS_ENABLE_MASK_NAN	Float result is a NaN
14	DP_STATUS_ENABLE_MASK_DENORM	Float result is denormal
15	DP_STATUS_ENABLE_MASK_UNORDERED	(Internal, do not use)
16	DP_STATUS_ENABLE_MASK_UNDER	(Internal, do not use)
17	DP_STATUS_ENABLE_MASK_DENO	(Internal, do not use)

See Appendix D for a more detailed description of the meanings of the status flags, and for descriptions of the VU arithmetic operations that modify them.

2.3.4 The Vector Mask Buffer

Prior to each DPEAC operation, the contents of the vector mask register may be stored to, or copied from, the vector mask buffer register (dp_vector_mask_buffer). By default, no such copying is done. The vector mask buffer can be useful, for example, for keeping a fixed vector mask handy so that it can be copied into the mask register before each DPEAC operation.

A C/DPEAC instruction modifier allows you to override the value of this register for a given instruction, or modify its value to affect future instructions.

2.4 Other VU Features

2.4.1 Accumulated Context Count

The C/DPEAC format modifier vmcount causes the individual context bits shifted out of the vector mask register to be stored in a series of VU data registers. This accumulated context count feature can be useful for determining which instructions in a VU operation were masked out. For more information, see the discussion of the vmcount modifier (Section 4.3 for DPEAC, and Section 6.7 for CDPEAC).

2.4.2 Population Count

The C/DPEAC format modifier [d]epc causes the vector units to do a *population* count, or count of the number of 1 bits, on a register. This is a strided operation, and acts like a memory instruction in a VU operation. (Section 4.3 for DPEAC, and Section 6.7 for CDPEAC).

2.5 VU Control Register Constants

The following constants are defined by the C/DPEAC header files, giving the offsets of the VU control registers.

Register	Register Constant	Current Value
dp_stride_rs1	DP_STRIDE_RS1	0x10C
dp_stride_memory	DP_STRIDE_MEMORY	0x108
dp_vector_length	DP_VECTOR_LENGTH	0x104
dp_alu_mode	DP_ALU_MODE	0x100
dp_status	DP_STATUS	0x124
dp_status_enable	DP_STATUS_ENABLE	0x120
dp_vector_mask	DP_VECTOR_MASK	0x110
dp_vector_mask_direction	ox11C	
dp_vector_mask_buffe:	r DP_VECTOR_MASK_BUFFER	0x114
dp_vector_mask_mode	DP_VECTOR_MASK_MODE	0x118

Note: These offsets are for use only with accessor instructions such as dpset and dpget. C/DPEAC statement formats also allow you to implicitly use and/or set the value of one or more control registers while executing a VU operation. See the mode set format in particular (Section 3.9 for DPEAC, Section 5.9 for CDPEAC) for examples.

Chapter 3 The DPEAC Instruction Set

The DPEAC instruction set is an extension of SPARC assembly code, providing extra instructions that are used to manipulate the vector units. When a routine containing DPEAC code is assembled, each DPEAC instruction is translated into one or more SPARC memory operations that send appropriately assembled instruction word(s) to the VU hardware.

3.1 DPEAC Code

A DPEAC routine consists of a series of *statements*. Each statement is either a SPARC instruction, a *DPEAC statement*, or a *DPEAC accessor instruction*. A DPEAC statement can occupy either a single text line or several text lines, with a "\" character immediately preceding each linebreak but the last.

A DPEAC statement consists of one or more DPEAC instructions, separated by semicolons. (An optional extra semicolon can follow the last instruction.) DPEAC instructions are grouped in three categories:

arithmetic instructions, which cause the VUs to perform register arithmetic

dfaddv V0, V2, V4

memory instructions, which move data between VU registers and memory

floadv [%i0]:4,V0
fstorev [%i1]:8,R16

modifiers, which alter the assembly or execution of the DPEAC statement

vmcurrent ; noalign ; vmnew

A single DPEAC statement represents a single VU operation, and thus can contain both a memory instruction and an arithmetic instruction (but no more than one of each type). At least one memory or arithmetic instruction must be present. When a DPEAC statement includes both memory and arithmetic instructions, the memory instruction executes first, and any value it obtains from memory can be used by the arithmetic instruction.

A DPEAC statement may also include any number (including zero) of modifiers, as permitted by the statement's format.

The components of a DPEAC statement may be arranged in any order, but for readability you should adopt a consistent form. A good "canonical" DPEAC statement order, used by many DPEAC programmers, is:

```
arithmetic-op ; memory-op ; modifier-1 ; modifier-2 ...
```

This order is recommended because although the memory operation and modifiers are usually executed and/or applied before the arithmetic operation, it is the arithmetic part of the instruction that is typically of the greatest interest.

3.1.1 Chain Loading

When a DPEAC statement refers to the same register in both the memory and arithmetic operations, and when the memory operation is a load, the loaded value from the memory operation is used in the arithmetic operation. This is called *chain loading*. In a vector operation, this can happen for each step in the vector operation.

There are some modifier operations (such as population counting), that can also chain load, and some modifier operations that *cannot* chain load. Section 4.3 lists the DPEAC modifiers and indicates any that can or cannot chain load.

3.1.2 DPEAC Accessor Instructions

A DPEAC accessor instruction is a DPEAC instruction that doesn't correspond to a VU arithmetic/memory operation. DPEAC accessor instructions are typically utility operations such as reading and writing VU registers from the SPARC, directly reading and writing parallel memory locations, etc. Accessor instructions can be recognized by their "dp" prefix: dpset, dpget, etc.

3.2 DPEAC Syntax

3.2.1 General Syntax

Numbers are 64-bit constants, parsed as in C. Numbers starting with 0 are octal by default, and numbers starting with a non-zero digit are decimal. The 0x (hex), 0b (binary), 0o (octal), and 0n (decimal) integer forms are provided, as well as 0f (32-bit), 0r (32-bit) and 0d (64-bit) IEEE float forms.

ASCII constants appear in single quotes ('ABC'), and represent the integer obtained by concatenating the character bytes (the first byte is most significant). Comments are denoted by a "1", and extend to the end of the line (as in as). C-like /*comment*/ and #comment forms are provided by dpas itself.

Expressions in DPEAC evaluate to a constant when assembled. There are three classes: *constant-expressions*, *as-expressions*, and *general-expressions*.

A constant-expression is evaluated at dpas assembly time, using 64-bit integer arithmetic (signed for products/divisions, else unsigned). The following operators are supported, and are evaluated in the order shown (first across, then down):

+	Unary plus (no-op)	-	Negate (2's complement)
!	Logical not	~	Invert (1's complement)
%lo	Low 10 bits	%hi	High 22 bits
&	Bitwise AND	* 	Bitwise OR
•	Bitwise XOR		
*	Signed multiply	1	Signed divide
<<	Logical Left shift	>>	Logical Right shift
+	Addition	-	Subtraction
<	Less than	<=	Less than or equal
97 M	Equal to	!=	Not equal to (<> also allowed)
>	Greater than	>=	Greater than or equal
&&	Logical AND	ł	Logical OR

A constant-expression can include symbols only if they can be translated into constants by the dpas preprocessor. Floating-point constants are allowed, but are "cast" as integers. (Note that floating-point constants and the operators <= and && are dpas extensions to as expression syntax.)


An as-expression is passed directly to the as assembler, and must follow as syntax. It is evaluated as a 32-bit integer. It can contain any symbols processed by as, but cannot contain either float constants or the operators \leq and &&.

A general-expression can be either a constant-expression or an as-expression. If **dpas** cannot parse a general-expression as a constant-expression, it assumes it is an as-expression, and passes it directly to **as**.

3.2.2 SPARC CPU Registers

DPEAC memory instructions refer to SPARC registers by these symbols:

%r0 -	%r31	IU registers	%0 - %31	IU registers (alternate form)
% i0 -	% 17	in registers	%00 - %07	out registers	
%f0-	%£31	FP registers	%g0 - %g7	global registers	
%psr	Proce	ssor state register	%fs:	r FP state register	
%wim	Wind	ow invalid register	%tbi	r Trap base register	
% y	Multi	ply-step (Y) registe	r %fq	FP queue register	






Figure 12. SPARC CPU registers accessible from DPEAC.

Register Restrictions: The following SPARC registers are used by DPEAC operations to store default values, so these registers should be avoided:

Register	Usage	
%16	(Reserved)	Default memory operand (Selects all VU's)
%17	(Reserved)	dp_instruction_ext register pointer
%g2, %g3	(Temporaries)	Used as temporaries in VU instructions

%16 and %17 are initialized by dpas, which expects them to be preserved. dpas assumes that these registers are no longer correct if a .seg directive or a dpunset accessor instruction is included. %g2 and %g3 are overwritten by dpas code execution, but are not expected to be preserved. Thus, these registers can be used as temporaries in code that has no VU instructions.

3.2.3 Vector Unit Data Registers

DPEAC arithmetic and memory instructions refer to the 128 VU data registers by the following names:

R0 - R127	All 128 registers in sequential order
V0 - V15	Vector regs (first in each vector, same as R0, R8 R120)
S0 - S15	Scalar regs (single precision), same as R0 - R15
S0 - S30 (even)	Scalar regs (double precision), same as R0 - R30 (even)

Restrictions: DPEAC statements in immediate format use the R0 and R1 registers to store immediate operands, so these registers should be avoided.

The VU data registers are grouped in banks of 8, called *vector* registers. The special register names $v_0 - v_{15}$ are used to refer to the first data register in each vector. When a vector instruction requires an "aligned vector" operand, the operand must be one of the v_{nn} registers (or the equivalent Rnn).

VO	V1	V2	V3	V4	V5	V6	V7	V14 V15
R0	R8	R16	R24	R32	R40	R48	R56	R112 R120
R1	R9	R17	R25	R33	R41	R49	R57	R113 R121
R2	R10	R18	R26	R34	R42	R50	R58	R114 R122
R3	R11	R19	R27	R35	R43	R51	R59	R115 R123
R4	R12	R20	R28	R36	R44	R52	R60	R116 R124
R 5	R13	R21	R29	R37	R45	R53	R61	R117 R125
R6	B14	R22	R30	R38	R46	R54	R62	R118 R126
R7	R15	R23	R31	R39	R47	R55	R63	R119 R127

Figure 13. VU data registers: 16 vectors of 8 registers.

A subset of these registers is designated as the scalar registers. These are SO - S15 (singleword), or the even registers from SO - S3O (doubleword). (The Snn names are equivalent to Rnn, and explicitly show use of scalar registers.) Scalar operations that use scalar registers assemble into efficient instructions.

You can apply a *register offset* to a data register to access one of the registers succeeding it in Rnn order (this is mainly useful for accessing the elements of vnn vectors):

Regn [k] Refers to register Regn + k. (Ex: v2[5] = R16+5 = R21)

3.2.4 Vector Unit Control Registers

There are symbols for all the VU control registers, as described in Section 2.5. However, these symbols are typically only used for accessor instructions such as dpset and dpget. DPEAC statement formats allow you to implicitly use and/or set the value of one or more control registers while executing a VU operation. See the mode set format in particular (Section 3.9) for examples.

3.2.5 VU Register and Memory Stride Markers

Some VU arithmetic and memory operations can stride through a group of registers or memory addresses. The stride length is indicated by a *stride marker* attached to the appropriate register or memory operand. The generic syntax of these markers is shown below.

Important: The stride markers shown here are not valid for all statement formats; most statement formats restrict the types of stride markers that are allowed.

Register Stride Markers

The general syntax of register stride markers is shown below, where *register* is any valid VU register, and *stride* and *set-stride* are constant expressions in the range -128 to +128. Register striding is always in terms of the *Rnn* ordering, even when a *Vnn* register name is specified. A stride of zero causes the same register to be used at each step.

Syntax	Effect
register	Use unit stride (1 for words, 2 for doublewords).
register:stride	Temporarily use specified stride.
register:mode	Use stride value stored in dp_stride_rs1.
register : =stride	Set dp_stride_rs1 to stride and use it.
register:stride=set-stride	Set dp_stride_rs1 to set-stride, but use stride.
register=stride	Set dp_stride_rs1 to stride (scalar ops only).

Note: The last four stride marker forms shown above are valid only for the rSI register argument of an arithmetic instruction.

rS1 Stride Restriction: When you apply a stride of 0 to the rS1 argument of an arithmetic operation (for example, R0:0), the rS1 register must be one of the scalar registers s0 through S15, or S30 for double-precision.

VU Memory Stride Markers

The general syntax of memory stride markers is shown below, where n and set-n is a general expression or *as-register* giving the stride in bytes. Note that the *stride* value is limited to a 24-bit signed integer. A stride of zero causes the same address to be used at each step.

Syntax	Effect
memory-operand	Use default stride in dp_stride_memory.
memory-operand:n	Temporarily stride by n bytes.
memory-operand:=n	Set dp_stride_memory to n and use it.
memory-operand:n=set-n	Set dp_stride_memory to set-n, but use n.
memory-operand=n	Set dp_stride_memory to n (scalar ops only).

In the above formats, n and set-n are either 4 or 8 for singleword data types, or 8 or 16 for doubleword data types.

When you write DPEAC code by hand, you should make sure the default memory stride register dp_stride_memory is set to the stride you require (for example, 4 bytes for single-precision or 8 bytes for double-precision). You can use the DPEAC accessor instruction dpset for this purpose; for example:

dpset ALL_DPS, 8, DP STRIDE MEMORY

3.2.6 VU Selection in DPEAC Statements

The VUs that execute a DPEAC statement are selected by the memory address specified in the statement. (Deselected VUs are effectively idle.) A DPEAC statement's memory address is:

- the value of the memory-operand in the memory instruction
- the value specified by the maddr modifier, if any
- If neither of these is supplied, a default address that selects all the VUs. The default address used is DPV_STACK_INST_PORT_ALL.

Typically, you won't construct these memory addresses yourself; your compiler and/or the dpas assembler generate these addresses for you.

3.2.7 VU Selection in DPEAC Accessor Instructions

The VU(s) referenced by a DPEAC accessor instruction are determined by the "VU selector" argument. This argument must be a valid VU selector as described below.

A VU selector is an integer or symbolic constant that specifies one or more VUs to perform a given accessor instruction. The syntax is:

Syntax	Immediate Value
constant-expression	Use the specified selector constant (see table below).
as-register	Use value from a SPARC register (all bits).
as-register<	Use value from SPARC register (bits 12:15).
*	Select all VUs.
*n	Use both VUs on chip n (0=VU's 0&1, 1=VU's 2&3).

The modifier "<" makes *as-register* references faster (fewer SPARC operations) because only 4 bits (12 through 15) of the register are used. The *constant-expression* form can be either an integer VU selector value, a physical VU selector (an integer preceded by a "\$"), or one of the symbols defined in the header file dp.h for these values. (Use of predefined symbols is recommended.)

The legal VU selector values, and their corresponding symbols, are:

VU	VU	Selector	Physical VU Selector		
Number(s)	Value	Symbol	Selector	Symbol	
VU n	2*n	DP_n	\$n	DP_PHYS_NUM_n	
ALL VUs	. 8	ALL_DPS	\$8	ALL_PHYS_NUM_DPS	
VUs 0 and 1	10	DPS_0_AND_1	\$9	DP_PHYS_NUM_0_AND_1	
VUs 2 and 3	12	DPS_2_AND_3	\$11	DP_PHYS_NUM_2_AND_3	

3.3 DPEAC Instructions

3.3.1 Scalar and Vector Instructions

DPEAC memory and arithmetic instructions come in two forms: *scalar* and *vector*.

Scalar instructions execute just once for the supplied operands, and are distinguished by an "s" suffix on the opcode.

Vector instructions execute repeatedly for each of a series of operands, and are distinguished by a "v" suffix on the opcode. Vector operations start with the specified register or memory address operand(s) and then step through succeeding locations determined by the vector stride and vector length:

- The vector stride determines the number of registers or memory addresses a vector operation advances at each step. The default vector stride depends on the type of operation (memory or arithmetic).
- The vector length determines the number of registers or memory addresses affected by a vector instruction. The vector length defaults to the value of the VU register dp_vector_length, unless a different vector length is specified explicitly.

Note: If a DPEAC statement includes both a memory instruction and an arithmetic instruction, the two must agree in form: they must be either both scalar instructions or both vector instructions.

3.3.2 Register Operands

The register operands of arithmetic and memory instructions are indicated by the following symbols, indicating arbitrary VU registers:

rS1, rS2	First and	second	source	registers.	
----------	-----------	--------	--------	------------	--

rLS Load/store (or third source) register.

- *rD* Destination register.
- *rIA* Indirect addressing (used in Register Indirect format).

When an instruction format requires vector (vnn) register arguments, the symbols vS1, vS2, vLS, vD, and vIA are used instead. Similarly, when scalar (snn) register arguments are required, the symbols sS1, sS2, sLS, sD, and sIA are used.

3.3.3 Data Types

đi

£

The data type of a DPEAC instruction is typically indicated by one of the following prefixes on the instruction opcode:

1	Signed	32-bit	integer
---	--------	--------	---------

- Signed 64-bit integer
- u Unsigned 32-bit integer Unsigned 64-bit integer đu
- Single (32-bit) float
- Double (64-bit) float df

3.3.4 Arithmetic Instructions

An arithmetic instruction causes the VUs to perform a register arithmetic operation. Arithmetic instructions have the following general forms, where opcode is: {i,di,u,du,f,df} operation{v,s}

Monadic (one source argument):	opcode	rS1, rD
Dyadic (two source arguments):	opcode	rS1, rS2, rD
Triadic (three source arguments):	opcode	rS1, rLS, rS2, rD

Note: In the statement format descriptions in Section 3.4, the arithmetic operation is always shown in triadic form. Dyadic and monadic forms are obtained simply by omitting the appropriate operand symbols (rLS and rS2).

(Appendix D describes the VU arithmetic instructions in detail, and describes the VU status bits that are affected by each instruction.)

Vector instructions have a default stride of 1 (singleword) or 2 (doubleword) for register operands, unless the instruction explicitly specifies a different stride.

rS2 Operand Restrictions: The rS2 operand of an arithmetic instruction has the following restrictions:

- For vector operations, rS2 cannot be any of R0 through R7, by any name (S0, V0, etc.).
- In scalar operations, rS2 cannot be any of Rnn, where nn is any multiple of 16 (for single-precision) or 32 (for double-precision).

This restriction is imposed by the internal representation of DPEAC operations.

Triadic/Memory Register Restriction Note: When a triadic arithmetic operation and a memory operation are joined, the rLS operand of the arithmetic operation must be identical to the rLS operand of the memory operation.

3.3.5 Memory Instructions

A memory instruction causes the VUs to move data between memory and VU registers. The operands of a memory instruction are a memory address and a VU register. Memory instructions have the following general form:

{i,di,u,du,f,df}memory-operation{v,s} memory-operand, rLS

The rLS operand can be any VU register, but if a triadic arithmetic operation and a memory operation are combined, the rLS operand of both must be the same, and the memory operation can only be a load, not a store. The default stride for the rLS register is determined by the arithmetic operation, and the stride required by the memory operation must agree.

The *memory-operand* can be any memory address that selects one or more VUs, and it is specified by SPARC register indirection, using Sun-4 Assembler syntax:

Syntax		Memory Address	
	[as-register]	Contents of as-register	
[as-register1 + as-register2]		Sum of as-register1 and as-register2	
	[as-register + offset]	Contents of as-register + offset	

where *offset* is limited to the range -4096 to +4095. Note that double precision memory references must be doubleword (8-byte) -aligned.

The stride of vector instructions is either specified explicitly in the instruction, or else defaults to the dp_stride_memory register value.

Singleword / Doubleword Performance Note: Doublewords are the natural word size for the VUs. Singleword operations require a read-modify-write step. Thus, singleword operations are less efficient than doubleword operations.

1

3.3.6 Modifiers

Modifiers: Modifiers are keywords, such as pad, maddr, vmcurrent, etc., that modify the assembly or execution of a DPEAC statement. The modifiers permitted in a DPEAC statement are determined by the statement's format. The available modifiers are listed below, and described in more detail in Section 4.3.

Modifiers That Can Be Used in All (or Most) Formats:

[no]pad[: <i>pad-size</i>]	Pad vector length
maddr=memory-operand	Default memory address
{vmrotate, vmcurrent}	Packing mode for vector mask bits
[no]align	Doubleword alignment declaration
vmmode:[=]mode-keyword	Conditionalization mode selector

Conditionalization Modifiers (Mode Set Format Only):

{vminvert, vmtrue}	Conditionalization bit sense selector
{vmold, vmnew, vmnop}	Vector mask copying mode

Special Modifiers (Mode Set Format Only):

[d]epc{v,s} (vLS)=rIA:stride	Population count
vmcount[s]=reg:stride	Accumulated context count
[no]exchange	On-chip VU data exchange

30

3.4 DPEAC Statement Formats

There are two main classes of statement formats, *short format* and *long format*. The distinction comes from the way the two formats are assembled into SPARC operations.

A short format statement assembles into a singleword (32-bit) operation. Short format instructions execute faster than those in long format, but lack some of the features provided by the long format.

A *long format statement* assembles into a doubleword (64-bit) operation. Long format instructions are slower to issue, but use the extra word to provide additional operand types and modifiers that are not permitted by the short format. Specifically, the long instruction format comes in three varieties:

Immediate format allows an immediate operand in the arithmetic operation.

Register stride format allows register striding in the arithmetic operation.

Memory stride format allows address striding in the memory operation.

Mode set format provides access to a number of VU features, including register/memory indirection and overriding of many VU instruction defaults.

Each of the varieties of long format represents a modification of the short format. In terms of DPEAC source code, you can think of the short format as the backbone of features that all DPEAC source lines share, with each of the long formats representing some modification of or addition to those features.

Important! Because of the way that DPEAC code is assembled, the modifications provided by each of the long formats cannot be combined. You can use only one of the long formats, or none of them (that is, use the short format) in a single statement.

For the Curious: Each DPEAC statement is assembled into a word (or doubleword) containing fields for each of the opcodes and operands in the statement. Each of the long formats is assembled as a doubleword, and uses the extra word for a different purpose; thus the extensions provided by the long formats are physically incompatible within a single DPEAC statement.

Note: In the syntax descriptions below, escaped linebreaks (indicated by "\") are sometimes inserted for clarity when a statement's syntax is long and/or complex. These linebreaks are *not* a syntax requirement — all statement formats occupy one line in a DPEAC program.

3.5 The Short Format

The short statement format is:

Vector Instuctions:

arith-opcode rS1, vLS, vS2, vD; mem-opcode mem-operand, vLS; modifier; ... Scalar Instuctions:

arith-opcode rS1, sLS, sS2, sD; mem-opcode mem-operand, sLS; modifier; ...

With one exception (the mode set statement format, see Section 3.9), the rSI operand can only have one of the following explicit stride forms:

rS1	Use register rS1, with unit stride for vector ops.
<i>rS1</i> :mode	Use register rS1, with dp_stride_rs1 stride.
<i>sS1</i> :0	Use scalar register sS1 with 0 stride.

The remaining register operand(s) must be aligned vector (vnn) registers for a vector operation, or scalar (snn) registers for a scalar operation. Vector instructions always use unit striding, so stride markers are not allowed in short format (see register stride format, Section 3.7).

The *mem-operand* must have one of the following forms:

mem-operand	Use dp_stride_memory stride.
mem-operand[:tempstride]	Use restricted tempstride.

The optional *tempstride* is restricted to 4 or 8 for single word operations, 8 or 16 for doubleword operations (see memory stride format, Section 3.8). If *temps-tride* is specified, the rSI operand must be an aligned vector (∇nn) register or a scalar (Snn) register with a stride of 0.

The vector length is taken from dp_vector_length. This cannot be overridden in the short format (see mode set format, Section 3.9)

Only the following modifiers are permitted by the short format:

[no]pad[:pad-size]	Vector length padding (default is 4).
maddr=mem-operand	Memory operand specifier.
[no]align	Doubleword alignment guarantee.
{vmrotate, vmcurrent}	Status bit rotation mode.
vmmode :[=]mode-keyword	Conditionalization mode selector

Note: {vmcurrent, vmrotate} are useful only for comparison operations, where the result of the comparison produces status bits that can be rotated.

Examples:

imovev	V0,V1	! Integer monadic
imovev	V0,V1; iloadv [%i0],V0	! same, chain-loaded
imovev	V0,V1; iloadv [%i0]:8,V0	! same, temp stride
imovev	V0:mode,V1	! Default reg. stride
imovev	S0:0,V1	! Scalar reg, 0 stride
imoves	S0:0,S1	! Scalar operation
iloadv	[%i0],V1	! memory operation
iloadv	[%i0],V1; noalign	! same, non-aligned
floadv	[%i0]:4,V0	! unit stride
floadv	[%i0]:8,V0	! double stride
dfloadv	[%i0]:8,V0	! unit stride
dfloadv	[%i0]:16,V0	! double stride
itestv	V0,V1; maddr=[%i0]	! maddr modifier
dfgtv	V0,V1	! Conditional
dfgtv	V0,V1; vmcurrent	! same, with modifier
faddv	V0,V1,V2	! Float dyadic
faddv	V0,V1,V2; nopad	! No vlen padding
fmadav	V0,V1,V2	! Mult-add
fmadiv	V0,V1,V2	! Mult-add, inverted
fmadtv	V0,V1,V2,V3; floadv [%i0),V1
	! True	e triadic, chain-loaded

CMost Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation

3.6 Immediate (Long) Format

The *immediate format* modifies the short format by replacing one source operand in the arithmetic instruction with an immediate value. (The operand replaced depends on the arithmetic instruction in use — see the instruction listings in Chapter 4.) The immediate value is loaded into R0 (singleword operations) or R0 and R1 (doubleword operations) prior to use.

Vector Instuctions: (*rS2* replaced with immediate value)

arith-opcode rS1, vLS, imm, vD; mem-opcode mem-operand, vLS; modifier; ... Scalar Instuctions: (rS2 replaced with immediate value)

arith-opcode rS1, sLS, imm, sD; mem-opcode mem-operand, sLS; modifier; ...

The *imm* operand is a 32-bit immediate value, either an *as-register* or a general expression. Immediate values are sign-extended in double integer arithmetic (zero-extended for double unsigned operations). For double-precision constants, only the upper 32 bits are included in the instruction. Thus, only floating-point numbers with 0s in the 32 least significant bits of their mantissas are allowed.

Older syntax required an immediate value expression to be preceded by a dollar sign (\$). This syntax is still supported, but is discouraged in new code.

Restrictions: With the exception of the immediate operand, all register and memory operands have the same restrictions as in the short format. Vector length comes from dp_vector_length, and the permitted modifiers are the same.

Examples:

imovev 29,V1 ! Monadic immed. imovev %i0,V1 ! SPARC register 29,V1; iloadv [%i0],V2 imovev ! with memory op. imovev 29,V1; iloadv [%i0]:8,V0 ! with temp stride imoves 29,S1 ! Scalar operation faddv R0:0,29,V1 ! Immed arithmetic fmadtv R0:0,V1,29,V3; dfloadv [%i0],V1 ! Triadic immediate

34

たかしていていた。

3.7 Register Stride (Long) Format

The register stride format modifies the short format by allowing arbitrary stride markers on the rS2, rLS, and rD register operands. (rS1 format doesn't change.)

Vector Instuctions:

```
arith-op rS1, vLS[:stride2], vS2[:stride3], vD[:stride4]; \
mem-op mem-operand, vLS[:stride2]; \
modifier; ...
Scalar Instuctions:
```

```
arith-op rS1, sLS[:stride2], sS2[:stride3], sD [:stride4]; 
mem-op mem-operand, sLS[:stride2]; 
modifier ; ...
```

The stride markers can be any of the register stride markers in Section 3.2.5, except those that apply to rS1 only. If a triadic arithmetic operation is used, the rLS stride must be the same for both the arithmetic and memory operations.

The register operands do not have to be vector-aligned, and thus can be any of the 128 data registers.

The short format's operand, vector length, and modifier restrictions apply.

imovev	V0,R4:4	! Integer monadic
imovev	V0,R4:4; iloadv	[%i0],V0 ! same, chain-loaded
imovev	V0,R4:4; iloadv	[%i0]:8,V0 ! same, temp stride
iloadv	[%i0],R4:4;	! memory operation
imovev	V0:mode, R4:4	! Default reg. stride
imovev	S0:0,R4:4	! Scalar reg, 0 stride
imoves	S0:0,S3:2	! Scalar operation
dfgtv	V0,R12:10	! Conditional
faddv	V0,R20:4,R6:3	! Float dyadic
fmadtv	R0:0,V1:2,R20:4,	R60:7; dfloadv [%i0],V1:2
	!	True triadic, chain-loaded

3.8 Memory Stride (Long) Format

The *memory stride format* modifies the short format by allowing an arbitrary stride marker on the memory operand.

Vector Instuctions:

arith-op rS1, vLS, vS2, vD ; mem-op mem-operand[:stride], vLS ; modifier ; ... Scalar Instuctions:

arith-op rS1, sLS, sS2, sD; mem-op mem-operand[:stride], sLS; modifier; ...

The stride marker can be any of the memory stride markers in Section 3.2.5.

The short format's operand, vector length, and modifier restrictions apply.

iloadv	[%i0]:=8,V1;	! use	and set 8
iloadv	[%i0]:8=4,V1;	! use	8, set 4
iloads	[%i0]=4,S0;	! set	4 (scalar op)
imovev	V0,V1; iloadv	[%i0]:=8,V0	! Chain-loaded

3.9 Mode Set (Long) Format

The *mode set format* is the most complex of the long formats. It allows you to do any or all of the following:

- Override and/or set the default vector length in dp_vector_length.
- Override the default conditionalization mode (vmmode).
- Override the default conditionalization sense (vminvert, vmtrue).
- Override the default vector mask copy mode (vmold, vmnew, vmnop).
- Use any of the modifiers permitted by the short format.

Mode set format also allows you to use one (and only one) of the following mutually incompatible extensions to the short format:

- Register stride markers on the *rS1* operand.
- Register indirection on the rS1 operand.
- Memory indirection on the *memory-operand*.
- Exchange of data between the two VUs on a single chip ([no]exchange).
- Accumulated count of conditionalization bits (vmcount[s]).
- Population counts ([d]epc{v,s}).

The mode set "format" is actually a family of distinct but related variants, determined by the appearance of one of the incompatible features listed above. These variants are presented, with examples, in the sections below.

3.9.1 Mode Set Format Variants

The legal mode set variants are:

Vector Length Variant

arith-op[vec-len] rS1, vLS, vS2, vD; \ mem-op[vec-len] mem-operand, vLS; \ modifier; ...

(The syntax for the vec-len specifier is described in Section 3.9.2.)

This is the basic mode set variant, in which the only features used are those that are allowed in all mode set variants. In other words, this variant lets you specify an arbitrary vector length for a vector operation, and use general mode set modifiers like vmnew, vminvert, and vmcurrent.

	V0,V2 ! Integer monadic V0,V2; iloadv [%i0],V0
TWOVEVALO	
	! same, chain-loaded
iloadv*16	[%i0],V1; ! memory operation
iloadv*16	[%i0],V1; noalign
	! same, non-aligned
faddv*16 V0,V	2,V4 ! Float dyadic
fmadtv*16	V0,V2,V4,V6; dfloadv [%i0],V2
	! True triadic, chain-loaded
imovev*=16	V0,V2 ! Use and set len.
imovev*%i2	V0,V2 ! SPARC register
imovev*=%i2	V0,V2 ! Use and set
imovev*%i2<	V0,V2 ! 4 bit length
imovev*=%i2<	V0,V2 ! 4 bit use/set
imoves=16	S0,S8 ! Scalar set
faddv V0,V	1,V2; vmcurrent; ! Current mode
faddv V0,V	1,V2; vmnew; ! New mask copy
faddv V0,V	1,V2; vmnop; ! No mask copy
	1,V2; iloadv [%i0],V0; vminvert;
	! Inverted conditional

rS1 Stride Variant

arith-op[vec-len] rS1[:stride], vLS, vS2, vD; \ mem-op[vec-len] mem-operand, vLS; \ modifier; ...

This variant lets you specify an arbitrary stride marker for the rSI operand. This stride marker can be any of the register stride markers in Section 3.2.5.

Examples:

imovev*16	V0:2,V2	!	Use stride 2
imovev	V0:1=4,V2	!	Use 1, set 4
imoves	R0 = 4, R6	!	Set 4 (scalar)
faddv*16	V0:2,V2,V4	!	Float dyadic
fmadtv	V0:1=0,V2,V4,	V6 ;	\
	dfloadv [%i0]	, V2	! Triadic

Register Stride Indirection Variant

```
arith-op[vec-len] rS1[(rIA:stride)], vLS, vS2, vD; 
mem-op[vec-len] mem-operand, vLS; 
modifier;...
```

This variant allows the use of an arbitrary VU register to specify the rS1 stride. Register indirection format is described in Section 3.9.3.

imovev	V0(V2),V4 ! Reg. indirection
imovev*16	V0(V2),V4; iloadv [%i0],V0 \
	! same, chain-loaded
imovev	V0(V2:2),V4 ! Indirect. with stride

00000000000000

Memory Stride Indirection Variant

arith-op[vec-len] rS1, vLS, vS2, vD; \ mem-op[vec-len] mem-operand[(rIA:stride)], vLS; \ modifier;...

This variant allows the use of a VU register to specify the *mem-operand* stride. Memory indirection format is described in Section 3.9.4.

Examples:

iloadv*16	[%i0](V2),V0;	! Mem. Indirect
iloadv*16	[%i0](V2:4),V0;	! with stride
imovev*16	V0,V4; iloadv [%i0]	(V2),V0
·		! Chain-loading

Population Count Variant

arith-op[vec-len] rS1, vLS, vS2, vD ; \
[d]epc{v,s} (vLS[:unit]) =rIA[:stride] ; \
other-modifier; ...

This variant allows you to specify the $[d]epc\{v,s\}$ modifier, which cannot be combined with a memory operation, or with any other mode set variant. (See Section 4.3.3.)

epcv	(V0)=V1	! Unit s	stride
epcv	(V0)=V1:2	! Explic	cit stride
depcv	(V0)=V1:2	! Double	e op
faddv*16	V0,V1,V2; epcv	(V0)=V1;	! Chain-loading
dfaddv*16	V0,V1,V2; dep	cv (V0)=V4;	! Double op

Special Modifier Variant

```
arith-op[vec-len] rS1, vLS, vS2, vD ; \
mem-op[vec-len] mem-operand, vLS; \
{[no]exchange, vmcount[s]=reg[:stride]};
other-modifier; ...
```

This variant allows you to specify one (and only one) of the [no]exchange or vmcount[s] modifiers, which cannot be combined with any other mode set variant. (See Section 4.3.3.)

Examples:

faddv	<pre>V0,V1,V2; exchange;</pre>	!	exchange values
faddv	V0,V1,V2; \		
floa	adv [%i0],V0; exchange;	!	chain-load
vmcount	=V0; ! Context count		
vmcount	=V0:2; ! with stride		
faddv	V0,V1,V2; vmcount=V0;	!	chain-loaded
faddv	V0,V1,V2; \		
floa	adv [%i0],V0; vmcount=V0;	!	chain-loaded
faddv	V0,V1,V2; vmcount=V0:2;	!	strided

Scalar Instruction Variant

```
arith-op[vec-len] rS1[:stride], sLS, sS2, sD; \
mem-op[vec-len] mem-operand, vLS; \
modifier;...
```

This variant lets you use a scalar DPEAC operation to set the default vector length for future instructions (and specify an arbitrary rS1 stride marker). This mode set variant is much more efficient than using the dpset accessor instruction to modify the dp_vector_length register.

```
fadds V0,V1,V2; exchange; ! exchange values
fadds V0,V1,V2; \
   floads [%i0],V0; exchange; ! chain-load
```

3.9.2 Vector Length Modifier

In all mode set format variants, the *vec-len* modifier specifies the vector length for the operation, and can also be used to modify the default vector length stored in the register dp_vector_length. The syntax of the *vec-len* modifier is:

Syntax	Effect
opcode*vlen	Use constant length vlen.
opcode*=vlen	Use/set dp_vector_length to vlen.
opcode*as-register	Use length from as-register (all bits, + 1).
opcode *= as-register	Use/set dp_vector_length from as-register.
opcode*as-register<	Use length from as-register (bits 19:22, + 1).
opcode *= as-register<	Use/set dp_vector_length from as-register.
opcode=vlen	Set dp_vector_length to vlen (scalar ops.)

where vlen is a constant-expression. The length specified must always be an integer from 1 to 16. Any unused bits of a referenced as-register must be 0. The modifier "<" makes as-register references faster (fewer SPARC operations) because only 4 bits (19 through 22) of the register are used.

The vec-len modifier can be attached to either the arithmetic opcode or memory opcode, or both, and it applies to both. (If a vec-len modifier is specified on both the arithmetic and memory opcodes, the two modifiers must be identical.)

Note: All forms that obtain a length value from a register implicitly add 1 to the value before use. All forms that store a value into dp_vector_length store the value in decremented form, so that this implicit incrementing will work properly.

3.9.3 Register Stride Indirection

For register stride indirection, the rS1 operand format is:

Syntax	Effect
rS1 (rIA)	Indirect addressing, unit stride.
rS1 (rIA:stride)	Indirect addressing, constant stride.

The *rIA* register operand contains offsets that are separately added to the rS1 base register to obtain the actual *Rnn* register containing the rS1 stride. (Note: This offset addition is *not* cumulative.)

The register offsets are packed *four to a register* in the specified *rIA* register and in subsequent registers at the specified *stride*. Since offsets cannot exceed 127 (7 bits), the eighth bit of each offset byte must be zero:

0	offset	1	0	_	offset	2	0	off	set	3		0		offset 4	
31 30		2	4 23 :	22		1	6 15 14	•			8	7	6		0

Note: If a *stride* is not specified, then the "unit" stride is always 1 register for both single- and doubleword operations; one doubleword "register" corresponds to two singleword registers.

3.9.4 Memory Indirection

For memory stride indirection, the *mem-operand* format is:

Syntax	Effect
mem-operand (register)	Memory indirection, unit stride.
mem-operand (register:stride)	Memory indirection, constant stride.

The indirection modifier replaces the [:tempstride] modifier of the short format.

The specified single-precision VU *register* contains offsets that are separately added to the memory address to obtain each operand location. The addition is done in two's-complement, so negative offsets will work correctly. (Note: This offset addition is *not* cumulative.) The memory offsets are stored *one byte per register*, taken from the specified single-precision *register* and subsequent registers at the specified *stride*.

Note: If a *stride* is not specified, then the "unit" stride is 1 single-precision register for single-precision memory operations, and 2 single-precision registers (1 double-precision register) for double-precision memory operations.

3.9.5 Mode Set Format Modifiers

The following modifiers are permitted by the mode set format:

These modifiers are permitted by the short format:

[no]pad[:pad-size]	Vector length padding (default is 4).
maddr=mem-operand	Memory operand specifier.
[no]align	Doubleword alignment guarantee.
{vmrotate, vmcurrent}	Status bit rotation mode.
vmmode:[=]mode-keyword	Conditionalization mode selection.

These are the mutually-compatible modifiers added by the mode set format:

{vminvert, vmtrue};	Conditionalization bit sense selection.
{vmold, vmnew, vmnop};	Vector mask copy mode.

These are only allowed in the pop. count and special modifier variants:

[d]epc{v,s} (vLS[:unit]) =rIA:stride	Population count.
vmcount[s]=reg:stride	Accumulated context count.
[no]exchange	VU on-chip data swapping.

These modifiers are all described in more detail in Section 4.3.

Chapter 4

DPEAC Instruction Set Reference

This chapter presents a quick-reference list of the DPEAC instruction set, including DPEAC instructions, instruction modifiers, and accessor instructions.

4.1 DPEAC Arithmetic Instructions

4.1.1 Monadic (One-Source) Arithmetic Instructions

These operators perform an arithmetic operation on rS1, storing the result in rD. (Note: In immediate format, the rS1 source argument is the immediate value.)

Formats:

opcode rS1, rD

Monadic Opcodes	Function
$\{i,di,u,du,f,df\}$ move $\{v,s\}$	Move rS1 to rD, no status generated.
<pre>{i,di,u,du,f,df} test{v,s}</pre>	Move rS1 to rD and test.
$\{u,du\}$ not $\{v,s\}$	Bitwise invert ($rD = \sim rSI$).
{f,df} clas{v,s}	Classify operand $(rD = class of rS1)$.
$\{f,df\}\exp\{v,s\}$	Extract exponent from float.
$\{f,df\}$ mant $\{v,s\}$	Extract mantissa with hidden bit.
$\{u,du\} ffb\{v,s\}$	Find first "1" bit.
<pre>{i,di,f,df} neg{v,s}</pre>	Negate $(rD = 0 - rSI)$.
{i,di,f,df} abs{v,s}	Absolute value $(rD = rS1)$.
<pre>{f,df} inv{v,s}</pre>	Invert $(rD = 1/rSI)$.
{f,df} sqrt{v,s}	Square root $(rD = SQRT(rS1))$.
$\{f,df\}$ isqt $\{v,s\}$	Inverse root $(rD = 1/SQRT(rSI))$.

The to operator converts between data types: rSI is of the first type in the opcode, and rD is of the second type. (In immediate format, rSI is an immediate value.)

Formats:

```
opcode rS1, rD
```

Monadic Opcodes	Function	
{i,di,u,du} to{f,df} {v,s}	Convert integer to float.	
f,df to f,df v,s	Convert to another precision.	
{f,df} to{i,di,u,du}r{v,s}	Convert to integer (round).	
f,df to i,di,u,du v,s	Convert to integer (truncate).	

4.1.2 Dyadic (Two-Source) Instructions

These operators perform an arithmetic operation on the rS1 and rS2 arguments, and store the result in the rD argument. (In immediate format, rS2 is an immediate value.)

Formats:

opcode rS1, rS2, rD

Dyadic Opcodes	Function
{i,di,u,du,f,df} add{v,s}	$\overline{\text{Add} (rD = rS1 + rS2)}.$
{i,di,u,du} addc{v,s}	Integer add with carry bit from shift of vector mask register.
{i,di,u,du,f,df} sub{v,s}	Subtract $(rD = rS1 - rS2)$.
{i,di,u,du} subc{v,s}	Integer subtract with carry bit from shift of vector mask register.
{i,di,u,du,f,df} subr{v,s}	Subtract reversed $(rD = rS2 - rS1)$.
{i,di,u,du} sbrc{v,s}	Integer subtract reversed with carry bit from shift of vector mask register.
{i,di,u,du,f,df}mul{v,s}	Multiplication (low 32/64 bits for ints).
di,du mulh v,s	Integer multiply (high 64 bits).
f,df div v,s	Divide $(rD = rS1 / rS2)$.
$\{u,du\}$ enc $\{v,s\}$	Make float from exp and mant (rS1, rS2).

Dyadic (Two-Source) Instructions (continued)

Formats:

opcode rS1, rS2, rD

Dyadic Opcodes	Function
u,du shl v,s	Shift left $(rD = rS1 \ll rS2)$.
{u,du} shlr{v,s}	Shift left, reversed $(rD = rS2 \ll rS1)$.
{i,di,u,du} shr{v,s}	Shift right $(rD = rS1 >> rS2)$.
$\{1,d1,u,du\}$ shrr $\{v,s\}$	Shift right, reversed $(rD = rS2 >> rS1)$.
$\{u, du\}$ and $\{v, s\}$	Bitwise logical AND.
$\{u, du\}$ nand $\{v, s\}$	Bitwise logical NAND.
$\{u, du\}$ and $\{v, s\}$	Bitwise logical NOT($rS1$) AND $rS2$.
$\{u, du\} or \{v, s\}$	Bitwise logical OR.
$\{u, du\} nor \{v, s\}$	Bitwise logical NOR.
$\{u, du\} xor \{v, s\}$	Bitwise logical xor.
{i,di,u,du,f,df}mrg{v,s}	If vector mask bit = 1 then $rS1$ else $rS2$.

4.1.3 Arithmetic Comparisons

These operators perform an arithmetic comparison between the rSI and rD arguments, and set status flags accordingly. (In immediate format, rD is an immediate value.)

Formats:

opcode rS1, rD

Opcodes	Function
{1,d1,u,du,f,df} gt{v,s}	Greater than.
$\{1,d1,u,du,f,df\}ge\{v,s\}$	Greater than or equal.
$\{1,d1,u,du,f,df\}$ $lt\{v,s\}$	Less than.
{i,di,u,du,f,df} le{v,s}	Less than or equal.
{i,di,u,du,f,df} eq{v,s}	Equal.
{i,di,u,du,f,df} ne{v,s}	Not equal or unordered.
{i,di,u,du,f,df} lg{v,s}	Ordered and not equal.
{i,di,u,du,f,df} un{v,s}	Unordered.

4.1.4 Compare (Dyadic with rD constant)

The compare operation tests for a numeric relationship between the rS1 and rS2 arguments, as indicated by the supplied constant *code*. (In immediate format, rS1 is an immediate value.)

Format:

 $\{i,di,u,du,f,df\}$ cmp $\{v,s\}$ rS1, rS2, code

Code	Purpose
0	Test for greater than.
1	Test for equal.
2	Test for less than.
3	Test for greater than or equal.
4	Test for unordered (NaN present).
5	Test for ordered and not equal.
6	Test for not equal or unordered.
7	Test for less than or equal.

4.1.5 Dyadic Mult-Op Operators

opcode rS1, rS2, rD

These operations perform a muliplication and an arithmetic (or logical) operation on the rS1, rS2, and rD arguments, and store the result in rD. Note: The optional [h] suffix indicates that the high 64 bits of the multiplication are to be used in the logical operation, rather than the low 64 bits (the default). (In immediate format, rS2 is an immediate value.)

Format:

Accumulative Opcodes	Function	
$\{i,di,u,du,f,df\}$ mada $\{v,s\}$	rD = (rS1 * rS2) + rD	
{i,di,u,du,f,df}msba{v,s}	rD = (rS1 * rS2) - rD	
{i,di,u,du,f,df}msra{v,s}	rD = rD - (rS1 * rS2)	
{i,di,u,du,f,df}nmaa{v,s}	rD = -rD - (rS1 * rS2)	
$dum[h]sa\{v,s\}$	rD = (rS1 * rS2) AND rD	
$dum[h]ma\{v,s\}$	rD = (rS1 * rS2) AND NOT rD	
$dum[h]oa\{v,s\}$	rD = (rS1 * rS2) OR rD	
$dum[h]xa\{v,s\}$	rD = (rS1 * rS2) XOR rD	

Dyadic Mult-Op Operators (continued)

Format:

opcode rS1, rS2, rD

Inverted Opcodes	Func
{i,di,u,du,f,df}madi{v,s}	\overline{rD} =
{i,di,u,du,f,df}msbi{v,s}	rD =
{i,di,u,du,f,df}msri{v,s}	rD =
{i,di,u,du,f,df}nmai{v,s}	rD =
dum[h]si{v,s}	rD =
dum[h]mi{v,s}	rD =
$dum[h]oi\{v,s\}$	rD =
dum[b]xi{ve}	rD =

 Function

 rD = (rS2 * rD) + rS1

 rD = (rS2 * rD) - rS1

 rD = rS1 - (rS2 * rD)

 rD = -rS1 - (rS2 * rD)

 rD = (rS2 * rD) AND rS1

 rD = (rS2 * rD) AND NOT rS1

 rD = (rS2 * rD) OR rS1

 rD = (rS2 * rD) XOR rS1

4.1.6 Convert Operation (Dyadic with rS2 constant)

These operations convert the rS1 argument to the type indicated by the constant *code* argument, and store the result in the rD argument. The symbolic code constants listed below are defined by the dp.h header file. (In immediate format, rS1 is an immediate value.)

Format:

 $cvt{f,fi,i,ir}{v,s} rSl, code, rD$

Opcode/Type		Code	Purpose	
cvt	i[r]	CVTICD_F_I (4)	Single float to single signed integer.	
cvt	i[r]	CVTICD_F_U (5)	Same, to unsigned integer.	
cvt	i[r]	CVTICD_F_DI (6)	Single float to double signed integer.	
cvt	i[r]	CVTICD_F_DU (7)	Same, to unsigned integer.	
cvt	i[r]	CVTICD_DF_I (12)	Double float to single signed integer.	
cvt	i[r]	CVTICD_DF_U (13)	Same, to unsigned integer.	
cvt	i[r]	CVTICD_DF_DI (14)	Double float to double signed integer.	
cvt	i[r]	CVTICD_DF_DU (14)	Same, to unsigned integer.	
cvt	f	cvtfcd_f_df (3)	Single float to double float.	
cvt	f	cvtfcd_df_f (9)	Double float to single float.	

Convert Operation, Continued

Format:

 $cvt{f,fi,i,ir}{v,s}$ rSl, code, rD

Opcod	e/Type	Code	Purpose
cvt	fi	CVTFICD_I_F (1)	Single signed integer to single float.
cvt	fi	$CVTFICD_U_F(5)$	Same, but from unsigned integer.
cvt	fi	CVTFICD_I_DF (3)	Single signed integer to double float.
cvt	fi	CVTFICD_U_DF (7)	Same, but from unsigned integer.
cvt	fi	CVTFICD_DI_F (9)	Double signed integer to single float.
cvt	fi	CVTFICD_DU_F (13)	Same, but from unsigned integer.
cvt	fi	CVTFICD_DI_DF (11)	Double signed integer to double float.
cvt	fi	CVTFICD_DU_DF (15)	Same, but from unsigned integer.

4.1.7 True Triadic (Three-Source) Operators

These operations perform a muliplication and an arithmetic (or logical) operation on the rS1, rS2, and rLS arguments, and store the result in rD. (In immediate format, rS2 is an immediate value.)

Format:

opcode rS1, rLS, rS2, rD

True Triadic Opcodes	Function
{i,di,u,du,f,df}madt{v,s}	rD = (rS1 * rLS) + rS2
{i,di,u,du,f,df}msbt{v,s}	rD = (rS1 * rLS) - rS2
{i,di,u,du,f,df}msrt{v,s}	rD = rS2 - (rS1 * rLS)
{i,di,u,du,f,df}nmat{v,s}	rD = -rS2 - (rS1 * rLS)
$dum[h]st{v,s}$	rD = (rS1 * rLS) and $rS2$
$dum[h]mt\{v,s\}$	rD = (rS1 * rLS) and not $rS2$
$dum[h]ot\{v,s\}$	rD = (rS1 * rLS) or rS2
$dum[h]xt{v,s}$	rD = (rS1 * rLS) xor rS2

Note: In the opcode descriptions above, the optional [h] indicates that the high 64 bits of the multiplication are to be used in the logical operation, rather than the low 64 bits (the default).

Triadic/Memory Register Restriction Note: When a triadic arithmetic operation and a memory operation are joined, the rLS operand of the arithmetic operation must be identical to the rLS operand of the memory operation.

4.1.8 No-Op Operator

The untyped arithmetic no-op allows modifier side effects without specifying an operation. The no-op takes no arguments.

Formats:

fnop{v,s}

(No arithmetic operation.)

4.2 DPEAC Memory Instructions

The following opcodes are supported for memory operations.

Format:

opcode memory-address, rD

Opcodes

Function

{i,di,u,du,f,df}load{v,s} Load Vls from memory. {i,di,u,du,f,df}store{v,s} Store Vls to memory.

4.2.1 No-Op Operator

The following opcodes are supported for memory operations.

Format:

memnop memory-address, rD

Opcodes		
memnop		

Function No memory operation.

The memory operation allows the side effects of memory syntax (setting of stride defaults by stride markers, etc.) to happen without an actual memory operation.

4.3 DPEAC Instruction Modifiers

This section describes the statement modifiers that can be combined with arithmetic and memory operations to affect their assembly and/or execution. Note: Some of these modifiers (such as the last three) can be used on their own.

4.3.1 Modifiers That Can Be Used in All (or Most) Formats

[no]pad[:pad-size]

Default: pad:4

Vector Length Padding: Pads vector length of instruction to at least *padsize*. Has no effect if vector length is already that size. Used to avoid instruction pipeline hazards. If not supplied, defaults to **pad:4**. The nopad variant is the same as **pad:0**. Pads between 0 and 4 are allowed, but have the same effect as **pad:4**.

maddr=memory-operand

Default: None

Memory Operand Specifier: Used to supply a default memory operand for DPEAC statements that omit the memory instruction — this memory operand is used solely to determine VU selection.

{vmrotate, vmcurrent}

Default: vmrotate

Status Bit Rotation Mode: Determines how status bits from vector operations are stored in the register dp_vector_mask. vmrotate "rotates" them in, vmcurrent inserts them in bit order. (See Figure 14.) Note: this modifier is allowed by the short format for conditional operations only. Otherwise, it can only be used in the mode set format.




Figure 14. Bit-shifting modes of vector mask register.

CMost Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation [no]align

Default: noalign

Doubleword Alignment Guarantee: Declares whether or not the memory operand is doubleword-aligned (even for singleword operations). If alignment is guaranteed, dpas can generate more efficient code. (Note: The default setting of this modifier can be reversed by providing the -a command line switch to dpas.)

4.3.2 Conditionalization Modifiers

These modifiers are used to control the conditionalization mechanism. For more information, see Section 2.3.1.

vmmode:[=]mode-keyword

Default: vmmode : vmmode

Conditionalization Mode: The vmmode modifier overrides the value of the dp_vector_mask_mode register, which affects whether arithmetic operations and/or memory operations are to be conditionalized. The permitted *mode-keyword* operands are:

Mode	Effect
vmmode : vmmode	Use current value of dp_vector_mask_mode.
vmmode:always	Do not use conditionalization in this instruction.
vmmode:=always	Set dp_vector_mask_mode for no conditionalization.
vmmode:condmem	Conditionalize loads and stores in this instruction.
vmmode:=condmem	Set dp_vector_mask_mode for conditionalization.
vmmode:condalu	Conditionalize arithmetic in this instruction.
vmmode:=condalu	Set dp_vector_mask_mode for conditional arithmetic.
vmmode:=cond	Set dp_vector_mask_mode for full conditionalization.

It is not legal to override dp_vector_mask_mode for full conditionalization. Thus, "vmmode:cond" is not allowed.

Usage Note: Scalar instructions are executed without conditionalization, so you may add vmmode:always to any scalar instruction in any format with no effect. Similarly, you may add vmmode:vmmode to any vector instuction in any format since it represents the default action taken by the hardware.

{vminvert, vmtrue}

Default: vmtrue

Conditionalization Bit Sense: The vminvert and vmtrue modifiers control whether the conditionalization bits shifted out of the dp_vector_mask are inverted. If inverted, the sense of these bits is reversed; i.e., 0 selects a vector element, and 1 deselects it.

Modifier	Effect	
vminvert	Invert sense of vector mask bits for conditionalization.	
vmtrue	Do not invert sense of vector mask bits.	

Note: This modifier is only allowed in the mode set statement format.

```
{vmold, vmnew, vmnop}
```

Default: vmold

Vector Mask Copy Mode: The vmold, vmnew, and vmnop modifiers control the copying of the vector mask and vector mask buffer registers prior to instruction execution:

Modifier	Effect
vmold	Copy dp_vector_mask_buffer to dp_vector_mask.
vmnew	Copy dp_vector_mask to dp_vector_mask_buffer.
vmnop	No copy.

Note: This modifier is only allowed in the mode set statement format.

4.3.3 Special Modifiers (Mode Set Format Only)

[d]epc{v,s} (vLS[:unit]) =rIA[:stride] Default: None

Population Count: The $[d]epc\{v,s\}$ modifier enables the population count feature. Specifically, the single- or double-precision register vLS (and subsequent registers at a unit stride) are read and the "1" bits in each are counted. The results, each a single-precision unsigned integer between 0 and either 32 (single-precision) or 64 (double-precision), are written to the register *Ria* (and subsequent single-precision registers at the specified *stride*, a *constant-expression* that defaults to the unit stride for the data type).

The $[d]epc\{v,s\}$ modifier effectively replaces the normal memory operation in a DPEAC statement. The Vls register operand is used, so population counting cannot be combined with any memory operation. Population counting also cannot be used in conjunction with register or memory indirection or the **vmcount[s]** or [no]exchange modifiers. The population count result is written before the operands are read for the arithmetic operation, so the $[d]epc\{v,s\}$ modifier chain loads. The *vLS* operand is always strided with a unit (1 or 2 register) stride, so the :unit keyword is optional and has no effect other than to emphasize the unit striding.

Implementation Note: Currently, the [d]epc{v,s} modifier cannot be used in conjunction with a long-latency arithmetic operation, i.e., [f,df]div, [f,df]sqrt, [f,df]inv, or [f,df]isqt.

vncount[s]=*reg*:*stride*

Default: None

Accumulated Context Count: The vmcount modifier enables the VU chip's accumulated context count feature. The single-precision VU register reg (and subsequent registers at the given stride, a constant-expression) is loaded with the accumulated count of "1" bits in the vector mask at each step in the vector operation. This accumulation is inclusive; the count includes the bit that is shifted out of the vector mask register for each element. The scalar version, vmcounts, is intended for use with scalar operations. It is an error to use vmcounts with any vector operation.

For each element in the vector, the vmcount result is written before the operands are read for the arithmetic operation, so this modifier chain loads. This modifier cannot be used in conjunction with either register or memory indirection, nor with the $[d]epc\{v,s\}$, or [no]exchange modifiers.

[no]exchange

Default: noexchange

VU On-Chip Data Swapping: Controls exchange of data between two VUs on the same chip. Specifying exchange causes arithmetic results on each VU to be written to the destination register(s) of the other VU. In conditionalized ALU operations, deselected elements are not written to the opposite VU. Selected elements *are* written, even if the corresponding element in the opposite VU is deselected.

The $[no]exchange modifier is only used in the mode set format. However, it is incompatible with register stride indirection, memory stride indirection, and with the <math>[d]epc\{v,s\}$, and vmcount[s] modifiers.

Implementation Note: This modifier is implementation-dependent, and may not be available in the future. Also, the current implementation of exchanging does not allow chain loading into the arithmetic destination register.

4.4 DPEAC Accessor Instructions

These accessor instructions are always used as single statements, execute on the node microprocessor (the SPARC), and generally move data between the SPARC and the VU, or affect values stored in SPARC registers.

4.4.1 VU Register Accessor Instructions

Instruction(s)	Function(s)
dpwrt[d], dprd[d]	Write and read VU data registers.
dpset[d], dpget[d]	Write and read VU control registers.
dpchgbk	Convert address from one VU region to another.
dpchgsp	Convert between VU data and instruction spaces.
dpld[d], dpst[d]	Read and write VU parallel memory.
dpsync	Synchronize instruction pipelines of VUs.

These instructions move data between VU data registers and SPARC registers:

dpwrt[d]	VU-selector, as-src-reg, VU-dest-reg [, {sync, nosync}]
dpwrt[d]	VU-selector, value, VU-dest-reg [, {sync, nosync}]
dprd[d]	VU-selector, VU-src-reg, as-dest-reg [, {sync, nosync}]
dpwrt	ALL_DPS,%i1,V0,sync
dpwrt	DPS_0_AND_1,29,V0,nosync
dprd	DP_3,V0,%i0

These instructions move data between VU control registers and SPARC registers. (See Section 2.5 for a list of predefined control register constants.)

dpset[d] dpset[d] dpget[d][s]		VU-selector, as-src-reg, ctl-reg-offset [, SUPERVISOR] VU-selector, value, ctl-reg-offset [, SUPERVISOR] VU-selector, ctl-reg-offset, as-dest-reg [, SUPERVISOR]	
	dpset 1	DP_3,%i0,DP_VECTOR_MASK	
	dpset A	ALL_DPS,0,DP_VECTOR_MASK	
•	dpget 1	DPS 0 AND 1, DP VECTOR MASK, %i0	

This instruction converts a VU memory address between the data and instruction virtual memory spaces:

dpchgsp srcreg, destreg dpchgsp R5, R6

This instruction modifies a VU memory address to refer to a different VU memory region:

dpchgbk srcreg, VU-selector, destreg

dpchgbk R5, DPS 0, R6

These instructions move data between VU parallel memory and a SPARC IU register:

dpld[d] as-mem-operand, as-dest-register dpst[d] as-src-register, as-mem-operand

dpld [%i0], %i1 dpst %i1, [%i0]

This instruction generates code to prevent the preceding and following instructions from overlapping in the instruction pipeline of the VUs (see Appendix C):

dpsync

faddv V0,V1,V2 dpsync fmulv V1,V2,V3

4.4.2 VU Trap Instructions

These instructions generate traps and provide direct SPARC access to the dp_vector_mask register:

Opcode	Function		
trap	Generate trap unconditionally.		
etrap	Generate trap if set_enb bit in the		
	dp_interrupt_cause_green register is set.		

57

4.4.3 Vector Mask Instructions

Opcode	Function				
ldvm rS1	Move rS1 to dp_vector_mask.				
stvm rS1	Move dp_vector_mask to rS1.				
ldvm V1					
stvm V1					

4.4.4 SPARC Accessor Instructions

These instructions assemble into SPARC-only code, and do not affect the VUs:

Instruction	Function	
dpentry	Creates a callable DPEAC routine.	
dpretn	Returns from DPEAC routine.	
load[d]	Loads an IU register with a constant value.	
dpunset	Signals that one or both reserved registers may have been overwritten.	
dpregs	Overrides SPARC default register usage.	

dpentry name, argwords, localbytes

ROUTINENAME, 0, 0

The dpentry instruction creates a callable DPEAC routine. *name* is an *assymbol*, the name of the routine. (Don't forget the leading underscore when naming routines to be called from C.)

argwords is the number of stack words reserved for arguments (in excess of 6) to subroutines. (Doubleword arguments count as two words.) If there are no subroutine calls (or none with more than 6 arguments), *argwords* is 0.

localbytes is the number of bytes beyond the standard frame size (MINFRAME, i.e., 92) to be allocated on the stack frame for local temporaries. (These are located at the top of the frame and referenced by negative offsets from %fp.)

The dpentry instruction implies a "dpregs =, =, " — that is, the Default Maddr Base and Instruction Extension Pointer registers are initialized.

dpretn

dpretn

This instruction generates a return from the DPEAC routine. It takes no arguments, and generates the following code:

ret restore

To return values from a routine, place them in %10 and %11, as per the C convention. Floats are returned as a double in the floating-point register %f0.

load[d] general-expression, as-register

load 1066, %i0

This instruction loads a SPARC IU register with a constant value, automatically generating the SPARC instructions needed to load the value. loadd loads an aligned pair of registers with a doubleword value.

dpunset

dpunset

The dpunset "instruction" informs the dpas assembler that one or both of the reserved registers (%16 and %17) may have been overwritten. If succeeding code requires the original values of these registers, dpas inserts instructions to reinitialize them.

dpregs

```
dpregs %16,%17,%g2
dpregs %16=,-,%g2+
```

The dpregs "instruction" modifies the default SPARC registers used by dpas for code construction. The syntax is:

dpregs MaddrReg, InstExtPtrReg, TempRegs

Argument	Register Usage
MaddrReg	Default Maddr Base Register, used for executing DPEAC statements lacking a memory address. Default value is DPV_STACK_INSTR_PORT_ALL.
InstExtPtrReg	Instruction Extension Pointer Register, used in non-doubleword-aligned memory references; contains 0xC0000176, a value used to compute a pointer to the dp_instruction_ext register.
TempRegs	An even-numbered SPARC register; declares that both the specified register and its immediate successor can be used as temporaries to execute VU instructions.

Each of these arguments can have any one of the following forms:

Argument	Meaning
as-register	Use this register and mark it as uninitialized.
as-register=	Use this register and generate code to initialize it.
=	Generate code to initialize the current register.
-	Tell dpas to not use any register for this feature.
{as-register}+	Tell dpas to use the register, but not alter its value.
(blank)	Do not change the current setting (NOP).

The default setting at the beginning of dpas assembly is:

dpregs %16,%17,%g2 ! declare regs, but don't initialize

If "-"-syntax is used to turn off Maddr Register usage, subsequent VU instructions that don't specify a memory address will signal an error. If the Instruction Extension Pointer Register is turned off, dpas will generate code two cycles slower wherever a long format instruction performs a memory operation on a possibly non-doubleword-aligned memory address (one for which neither the the align modifier nor the -a switch to dpas were given).

The "-" (disable) and "=" (initialize) markers can only be applied to the *Maddr-Reg* and *InstExtPtrReg* operands.

Declaring a register but not immediately setting it up (i.e., specifying a register name, but not using the "=" syntax), causes dpas to mark that register as uninitialized. This causes initialization code to be inserted later in assembly when the value of the register is needed again. This can be used when a register may have been overwritten to declare that dpas should not assume its contents are valid.

Chapter 5

The CDPEAC Instruction Set

The CDPEAC instruction set is a set of preprocessor macros implemented in the C programming language. These macros are based on the C asm statement, which allows a programmer to directly insert a line of assembly code as a statement in a C procedure. (See Appendix G for more information.)

When a C program containing CDPEAC statements is compiled, each CDPEAC statement is translated into an **asm** statement that inserts a line of DPEAC code. This DPEAC code is further compiled into SPARC assembly code, which sends appropriately assembled instruction word(s) to the VU hardware.




Figure 15. Process of translation used for CDPEAC code.

The most common use of CDPEAC is for efficient arithmetic functions: a main program written in a high-level CM language (such as C* or CM Fortran) defines parallel CM arrays using its own operators, and then calls a CDPEAC subroutine to perform a specific arithmetic operation on the contents of the arrays.

Note: CDPEAC is C interface for DPEAC programmers. There are a few lesserused features of DPEAC syntax that have no analogues in CDPEAC syntax these are noted in the appropriate sections of this chapter.

Also, because CDPEAC statements expand into DPEAC code with little internal translation, some familiarity with DPEAC is very helpful for effective CDPEAC programming. In particular, the syntax of CDPEAC arguments is virtually the same as that for DPEAC (see Section 5.2).

5.1 CDPEAC Code

A CDPEAC procedure is just a C procedure that includes CDPEAC statements. A CDPEAC statement is one of the following:

- a VU instruction
- a VU accessor instruction
- a special instruction

5.1.1 VU Instructions

A CDPEAC VU instruction corresponds to a scalar or vector operation executed on the vector units. (In other words, a CDPEAC instruction corresponds to a single DPEAC statement.)

A VU instruction is either:

• an *arithmetic instruction*, which causes the VUs to perform a register arithmetic operation:

addv(i, V0, V1, V2) /* vector add (V2=V0+V1) */

a memory instruction, which moves data between VU registers and parallel memory:

loadv(i, address , V0) /* load values into V0 */

a statement modifier, which affects the compilation and/or execution of a CDPEAC statement:

vmmode(cond) /* Vector mask conditionalization */

 or some combination of the above instruction types, made with the CDPEAC joinn operator:

5.1.2 VU Accessor Instructions

A CDPEAC VU accessor instruction is a CDPEAC instruction that doesn't correspond to a VU arithmetic or memory operation (that is, an instruction executed by the SPARC). Accessor instructions are typically utility operations such as reading and writing VU registers from the SPARC, directly reading and writing parallel memory locations, etc. Accessor instructions can be recognized by their "dp" prefix, i.e., dpset, dpget, etc.:

```
/* Get memory argument stride */
dpget( i, DP_1, dp_stride_memory, sp_dest )
/* Read VU data register into SPARC register */
dprd( i, ALL_DPS, R0, sp_dest )
```

5.1.3 VU Special Instructions

A CDPEAC *special instruction* is an instruction not belonging in either of the other classes but that peforms some useful operation on the SPARC and/or VUs:

```
set_vector_length(8) /* Set default vector length */
ldvm(R0) /* Set contents of dp_vector_mask register */
```

5.1.4 The Join Macro

CDPEAC includes a macro named (joinn) that *joins* two or more CDPEAC VU instructions into a more efficient single instruction:

join[1-9](instruction1,...,instructionn) — n-way join

This joining is not arbitrary, however; it is based on the underlying statement syntax of DPEAC.

A single CDPEAC VU instruction represents a single VU operation, so a joinn statement can include no more than one memory instruction and one arithmetic instruction. Either or both can be omitted (in which case appropriate no-ops are generated). A joinn statement may also include any number (including zero) of modifiers, as permitted by the statement format in use (see Section 5.4).

The component instructions of a join statement may be arranged in virtually any order, but for readability you should adopt a consistent form. A good "canonical" join statement order, used by many CDPEAC programmers, is:

joinn (arithmetic-inst, memory-inst, modifier-1, modifier-2 ...)

This order is recommended because while the memory operation and modifiers are usually executed and/or applied before the arithmetic operation, it is the arithmetic part of the instruction that is typically of greatest interest.

Note: The n in the join n macro name must match the number of arguments. It can range from 1 to 9. If there are only two arguments, the n can be omitted. Also, join statements cannot be used as arguments to other join statements (for example, you can't apply join 2 to two other join statements).

Chain Loading

When a join statement includes both memory and arithmetic instructions, the memory instruction executes first, and any value it obtains from memory can be used by the arithmetic instruction.

When a join statement refers to the same register in both the memory and arithmetic operations, and when the memory operation is a load, the loaded value from the memory operation is used in the arithmetic operation. This is called *chain loading*. In a vector operation, this can happen for each step in the vector operation.

There are some modifier operations (such as population counting), that can also chain load, and some modifier operations that *cannot* chain load. Section 6.7 lists the CDPEAC statement modifiers and indicates which can and can't chain load.

5.1.5 Instruction Suffixes

CDPEAC instructions often use special suffixes, such as "_1", "_v", etc., to indicate alternate forms of a single arithmetic or memory instruction:

```
loadv_i(i,source,V2,V0) /* memory indirection */
movev_v(i,16,V0,V2) /* explicit vector length */
```

These suffixes are introduced in the syntax and statement format sections below.

5.1.6 Argument Macros

There are also *argument macros* that apply to a single argument of a CDPEAC instruction, and provide some modification of the instruction's effects on that argument:

These macros are described in more detail in the syntax sections below.

5.2 CDPEAC Syntax

5.2.1 General Syntax

Since CDPEAC procedures are written in C, standard C syntax is followed for the overall structure of a CDPEAC procedure and declaration of its arguments. However, the arguments to a CDPEAC macro have their own syntax, which is derived from the underlying DPEAC syntax. CDPEAC expression syntax is the same as the DPEAC syntax described in Section 3.2, with one exception: the SPARC register syntax of DPEAC is replaced by references to C variables, as described below.

CDPEAC operations that need to refer to parallel memory addresses or SPARC registers, in particular the memory instruction operations load and store, take C variables as the parallel memory address or SPARC register argument. (These variables are converted internally into appropriate references for DPEAC.) Thus, for example, in the CDPEAC fragment:

```
unsigned source, dest;
loadv( f, source , V0 );
storev( f, dest , V0 );
```

the variables source and dest must be pointers to arrays in parallel memory of values (floating-point values, in this example). The length of these arrays must be as least as large as the current value of dp_vector_length. The contents of the source array are copied into the vector register vo of the VUs, and then read back out and stored in the dest array.

Note: Typically, the C variables used in this fashion will be addresses supplied by a C* or CM Fortran program, representing a subgrid of an array argument.

5.2.2 Vector Unit Data Registers

CDPEAC code refers to the 128 VU data registers by the following names:

R0 - R127	All 128 registers in sequential order.
V0 - V15	Vector regs (first in each vector, same as R0, R8 R120).
S0 - S15	Scalar regs (single-precision), same as R0 - R15.
S0 - S30 (even)	Scalar regs (double-precision), same as R0 - R30 (even).

Restrictions: CDPEAC statements in immediate format use the R0 and R1 registers to store immediate arguments, so these registers should be avoided.

The VU data registers are grouped in banks of 8, called *vector* registers. The special register names V0 - V15 are used to refer to the first data register in each vector. When a vector instruction requires an "aligned vector" argument, the argument must be one of the Vnn registers (or the equivalent Rnn).

VO	V1	V2	V3	V4	V5	V6	V7	V14 V15
RO	R8	R16	R24	R32	R40	R48	R56	R112 R120
R1.	R9	R17	R25	R33	R41	R49	R57	R113 R121
R2	R10	R18	R26	R34	R42	R50	R58	R114 R122
R3	R11	R19	R27	R35	R43	R51	R59	R115 R123
R4	R12	R20	R28	R36	R44	R52	R60	R116 R124
R5	R13	R21	R29	R37	R45	R53	R61	R117 R125
R6	R14	R22	R30	R38	R46	R54	R62	R118 R126
R7	R15	R23	R31	R39	R47	R55	R63	R119 R127

Figure 16. VU data registers: 16 vectors of 8 registers.

A subset of these registers is designated as the *scalar registers*. These are 30 - 315 (singleword), or the even registers from 30 - 330 (doubleword). (The *Snn* names are equivalent to *Rnn*, and explicitly show use of scalar registers.) Scalar operations that use scalar registers assemble into efficient instructions.

5.2.3 Vector Unit Control Registers

There are symbols for all the VU control registers, as described in Section 2.5. However, these symbols are typically only used for accessor instructions such as dpset and dpget. CDPEAC joinn statement formats allow you to implicitly use and/or set the value of one or more control registers while executing a VU operation. See the mode set format in particular (Section 5.9) for examples.

5.2.4 Register Offset Macro

You can apply a *register offset* to a data register, and thereby access one of the registers succeeding it in Rnn order (this is mainly useful for accessing the elements of Vnn vectors):

```
dreg_x( dreg, index )
```

For example, dreg_x (V2, 5) refers to R21, that is, V2 (=R16) + 5 = R21

5.2.5 VU Register Stride Macros

VU arithmetic operations can stride, or step through, a group of data registers. The stride increment is indicated by a *stride macro* applied to the appropriate register argument. The general syntax is shown below:

Macro Syntax	Effect
register	Unit stride (1 for singlewords, 2 for double).
dreg_u(register, stride)	Temporarily use specified stride.
scalar (register, stride)	Scalar striding, same as dreg (register, 0).
dreg_u(<i>register</i> , mode)	Use stride value stored in dp_stride_rs1.
dreg_s (register, stride)	Set dp_stride_rs1 to stride and use it.
dreg_u_s (register, stride,	set-stride)
	Set dp_stride_rs1 to set-stride, use stride.

In the above, *register* is any valid VU data register, and *stride* and *set-stride* are constant expressions in the range -128 to +128. Register striding is always in terms of the *Rnn* ordering, even when a *Vnn* register name is specified. A stride of zero causes the same register to be used at each step.

Important: The stride marker forms shown here are not valid for all statement formats — most statement formats restrict the types of stride markers that are allowed. In particular, the latter four forms are valid only for the rS1 register argument of an arithmetic instruction.

rS1 Stride Restriction: When you apply a stride of 0 to the rS1 argument of an arithmetic operation (for example, dreg_u(R0,0)), the rS1 register must be one of the scalar registers s0 through s15, or s30 for double-precision.

Note for DPEAC Programmers: There is no CDPEAC macro equivalent to the DPEAC register=stride stride marker format.

5.2.6 VU Memory Striding

VU memory operations can also stride through memory locations. The stride of vector instructions is either specified explicitly in the instruction, or else defaults to the value of the dp_stride_memory control register. Typically, the default memory stride (dp_stride_memory) is used, but CDPEAC memory instructions also allow you to specify the memory stride as part of the instruction.

For each memory instruction, there are a number of suffixes you can add that change the striding of the memory address argument. (Note: These memory stride instruction forms are mainly of use for CDPEAC instructions written in memory stride format; see Section 5.8.)

Instruction Suffix	Effect	
mem-inst (type, memop, reg)	Use default stride on memop.	
mem-inst_u(type, memop, stride, reg)	Use stride stride on memop.	
mem-inst_s (type, memop, stride, reg)	Set default stride to stride and use it.	
mem-inst_u_s(type, memop, stride, se	t-stride, reg)	
	Set default to set-stride, but use	
	stride for this instruction.	

For all the above suffix formats, the *stride* values that can be specified are restricted to 4 or 8 for singleword operations, and 8 or 16 for doubleword operations. When you write CDPEAC code by hand, you should make sure the default memory stride register dp_stride_memory is set to the stride you require (for example, 4 bytes for single-precision or 8 bytes for double-precision). You can use the CDPEAC accessor instruction dpset for this purpose; for example:

dpset (i, ALL DPS, 8, DP STRIDE MEMORY)

5.2.7 VU Selection in CDPEAC Statements

The VUs that execute a CDPEAC statement are selected by the memory address specified in the statement. (Deselected VUs are effectively idle.) A CDPEAC statement's memory address is:

- the value of the memory-argument in the memory instruction.
- the value specified by the maddr modifier, if any.
- If neither of these is supplied, a default address that selects all the VUs. The default address used is DPV_STACK_INST_PORT_ALL.

Typically, you won't construct these memory addresses yourself; your high-level language compiler and/or the dpcc compiler generate these addresses for you.

5.2.8 VU Selection in CDPEAC Accessor Instructions

The VU(s) referenced by a CDPEAC accessor instruction are determined by the "VU selector" argument. This argument must be a valid VU selector, as described below.

A *VU selector* is an integer or symbolic constant that specifies one or more VUs to perform a given accessor instruction. The syntax is:

Syntax	Immediate Value
constant-expression	Use the specified selector constant (see table below).
C variable	Use value of specified variable.
* ,	Select all VUs.
*n	Use both VUs on chip n (0=VU's 0&1, 1=VU's 2&3).

The constant-expression form can be either an integer VU selector value, a physical VU selector (an integer preceded by a "\$"), or one of the symbols defined by the header file cdpeac.h for these values. (Use of predefined symbols is recommended.)

The legal VU selector values, and their corresponding symbols, are:

\mathbf{VU}	VU Selector		Physical VU Selector		
Number(s)	Value	Symbol	Selector	Symbol	
VU n	2*n	DP_n	\$n	DP_PHYS_NUM_n	
ALL VUs	8	ALL_DPS	\$8	ALL_PHYS_NUM_DPS	
VUs 0 and 1	· 10	DPS_0_AND_1	\$9	DP_PHYS_NUM_0_AND_1	
VUs 2 and 3	12	DPS_2_AND_3	\$11	DP_PHYS_NUM_2_AND_3	

DPEAC Usage Note: There is no CDPEAC equivalent of the modifier "<" for VU selectors in DPEAC, which selects bits 12:15 of the value.

5.3 CDPEAC Instructions

5.3.1 Scalar and Vector Instructions

CDPEAC memory and arithmetic instructions come in two forms: *scalar* and *vector*.

Scalar instructions execute just once, for the supplied arguments, and are distinguished by an "s" suffix on the instruction name.

Vector instructions execute repeatedly for each of a series of arguments, and are distinguished by a "v" suffix on the instruction name. Vector instructions start with the specified register or memory address argument(s) and then step through succeeding locations determined by the vector stride and vector length:

- The vector stride determines the number of registers or memory addresses a vector instruction advances at each step. The default vector stride depends on the type of operation (memory or arithmetic).
- The vector length determines the number of registers or memory addresses affected by a vector instruction. The vector length defaults to the value of the VU register dp_vector_length, unless a different vector length is specified explicitly.

Note: If a CDPEAC join statement includes both a memory instruction and an arithmetic instruction, the two must agree in form: they must be either both scalar instructions or both vector instructions.

5.3.2 Register Arguments

The register arguments of CDPEAC arithmetic and memory instructions are indicated by the following symbols, indicating arbitrary VU registers:

- rS1, rS2 First and second source registers.
- *rLS* Load/store (or third source) register.
- *rD* Destination register.
- *rIA* Indirect addressing (used in register indirect format).

When an instruction format requires vector (Vnn) register arguments, the symbols vS1, vS2, vLS, vD, and vIA are used instead. Similarly, when scalar (Snn) register arguments are required, the symbols sS1, sS2, sLS, sD, and sIA are used.

5.3.3 Data Type Argument

Virtually every CDPEAC instruction has an initial *type* argument, which specifies the data type of the instruction. This argument must be one of the following data-type symbols:

u

- 1 Signed 32-bit integer
- Unsigned 32-bit integer
- di Signed 64-bit integer
- du Unsigned 64-bit integer
- f Single (32-bit) float
- df Double (64-bit) float

5.3.4 Arithmetic Instructions

An arithmetic instruction causes the VUs to perform a register arithmetic operation. Arithmetic instructions have the following general forms:

Monadic (one source):	$instruction{v,s} (type, rS1, rD)$
Dyadic (two sources):	$instruction{v,s} (type, rS1, rS2, rD)$
Triadic (three sources):	instruction $\{v, s\}$ (type, rS1, rLS, rS2, rD)

Note: In the statement format descriptions in Section 5.4, the arithmetic operation is always shown in triadic form. Dyadic and monadic forms are obtained simply by omitting the appropriate arguments (rLS and rS2).

(Appendix D describes the VU arithmetic instructions in detail, and describes the VU status bits that are affected by each instruction.)

Vector instructions have a default stride of 1 (singleword) or 2 (doubleword) for register arguments, unless the argument explicitly specifies a different stride (see Section 5.2.5.)

rS2 Argument Restrictions: The *rS2* argument of an arithmetic instruction has these restrictions, imposed by the internal representation of the instruction:

- For vector operations, rS2 cannot be any of R0 through R7, by any name (\$0, V0, etc.).
- In scalar operations, rS2 cannot be any of Rnn, where nn is any multiple of 16 (for single-precision) or 32 (for double-precision).

Triadic/Memory Register Restriction Note: When a triadic arithmetic operation and a memory operation are joined, the rLS operand of the arithmetic operation must be identical to the rLS operand of the memory operation.

5.3.5 Memory Instructions

A memory instruction causes the VUs to move data between memory and VU registers. The arguments of a memory instruction are a memory address and a VU register. Memory instructions have the following general form:

memory-operation $\{v, s\}$ (type, memory-argument, rLS)

The *rLS* argument can be any VU register, but if a triadic arithmetic operation and a memory operation are combined, the *rLS* argument of both must be the same, and the memory operation can only be a load, not a store. The default stride for the *rLS* register is determined by the arithmetic operation, and the stride required by the memory operation must agree.

The *memory-argument* can be any memory address that selects one or more VUs, and it is specified by a C variable containing the address as an unsigned integer.

The stride of vector instructions is always the default value given by the dp_stride_memory register.

Singleword / Doubleword Performance Note: Doublewords are the natural word size for the VUs. Singleword operations require a read-modify-write step. Thus, singleword operations are less efficient than doubleword operations.

5.3.6 Modifiers

Modifiers: Modifiers are keywords, such as pad, maddr, vmcurrent, etc., that modify the assembly or execution of a CDPEAC statement. The modifiers permitted in a CDPEAC statement are determined by the statement's format. The available modifiers are listed below, and described in more detail in Section 6.7.

Modifiers That Can Be Used in All (or Most) Formats:

<pre>nopad, pad[(pad-size)]</pre>	Vector length padding (default is 4).
maddr (memory-argument)	Default memory address.
{vmrotate, vmcurrent}	Packing mode for vector mask bits.
[no]align	Doubleword alignment declaration.
vmmode[_s](mode-keyword)	Conditionalization mode selector.

Conditionalization Modifiers (Mode Set Format Only):

{vminvert, vmtrue}	Conditionalization bit sense selector.
{vmold, vmnew, vmnop}	Vector mask copying mode.

Special Modifiers (Mode Set Format Only):

<pre>epc{v,s} (type, sreg, dreg)</pre>	Population count.
vmcount[s](dreg)	Accumulated context count.
[no]exchange	On-chip VU data exchange.

5.4 CDPEAC Statement Formats

As noted in Section 5.1.4, the permissible arguments to a join statement are constrained by the DPEAC code that the join statement turns into. Thus, there are two main classes of join statement formats, *short format* and *long format*.

A short format statement assembles into a single word (32-bit) operation. Short format statements execute faster than those in long format, but lack some of the features provided by the long format.

A *long format statement* assembles into a doubleword (64-bit) operation. Long format statements are slower is issue, but use the extra word to provide additional argument types and modifiers that are not permitted by the short format. Specifically, the long format comes in four varieties:

Immediate format allows an immediate argument in the arithmetic operation.

Register stride format allows register striding in the arithmetic operation.

Memory stride format allows address striding in the memory operation.

Mode set format provides access to a number of VU features, including register/memory indirection and overriding of many VU instruction defaults.

Each of the varieties of long format represents a modification of the short format. You can think of the short format as the backbone of features that all CDPEAC join statements are allowed to have, with each of the long formats representing some modification of or addition to those features.

Important! Because of the way that CDPEAC code is compiled and assembled, the modifications provided by each of the long formats cannot be combined. You can use only one of the long formats, or none of them (that is, use the short format) in a single join statement.

Note: You do not have to use the join macro to make use of the statement formats described below. It is perfectly legal to write a CDPEAC statement consisting of a single arithmetic or memory instruction using a modifier or macro allowed by any of the statement formats. Just be sure that you don't try to use more than one statement format in the same instruction.

5.5 The Short Format

The short statement format is:

Vector Instuctions:

Scalar Instuctions:

```
joinn( arith-inst( type, rS1, sLS, sS2, sD ),
    mem-inst[_u]( type, mem-argument, [stride,] sLS ),
    modifier ... )
```

With one exception (the mode set statement format, see Section 5.9), the rS1 argument can only have one of the following explicit stride forms:

rS1	Use register $rS1$, with unit stride for vector ops.
dreg_u(<i>rS1</i> , mode)	Use register rS1, with dp_stride_rs1 stride.
<pre>dreg_u(sS1, 0)</pre>	Use scalar register sS1 with 0 stride.

The remaining register argument(s) must be aligned vector (vnn) registers for a vector operation, or scalar (snn) registers for a scalar operation. Vector instructions always use unit striding, so stride markers are not allowed in short format (see register stride format, Section 5.7).

The *mem-inst* instruction can be in the "_u" (explicit memory stride) form, but if a memory stride is specified then the rSl argument must be either an aligned vector (∇nn) register, or a scalar (Snn) register with an explicit stride of 0. The *mem-argument* must be a C variable (unsigned integer) giving a valid memory address.

The vector length for a vector operation is taken from dp_vector_length. This cannot be overridden in the short format (see mode set format, Section 5.9).

Only the following modifiers are permitted by the short format.

<pre>nopad, pad[(pad-size)]</pre>	Vector length padding (default is 4).
maddr (memory-argument)	Default memory address.
{vmrotate, vmcurrent}	Packing mode of vector mask bits.
[no]align	Doubleword alignment declaration.
vmmode[_s] (mode-keyword)	Conditionalization mode selector.

Note: {vmcurrent, vmrotate} are useful only for comparison operations, where the result of the comparison produces status bits that can be rotated.

```
movev(i,V0,V1)
                              /* Integer monadic */
join2(movev(i,V0,V1),loadv(i,source,V0))
                              /* Same, chain-loaded */
movev(i,dreg_u(V0,mode),V1)
                              /* Default reg. stride */
movev(i,dreg u(S0,0),V1)
                              /* Scalar reg, 0 stride */
moves(i,dreg_u(S0,0),S1)
                              /* Scalar operation */
                              /* memory operation */
loadv(i,source,V1)
join2(loadv(i,source,V1), noalign)
                              /* same, non-aligned */
                              /* unit stride, singleword */
loadv u(f,source,4,V0)
                              /* unit stride, singleword */
loadv u(f,source,8,V0)
                              /* unit stride, doubleword */
loadv u(df,source,8,V0)
loadv_u(df,source,16,V0)
                              /* unit stride, doubleword */
join2(testv(i,V0,V1), maddr(source))
                              /* maddr modifier */
gtv(df,V0,V1)
                              /* Conditional */
join2(gtv(df,V0,V1), vmcurrent)
                              /* Conditional, with modifier */
addv(f, V0, V1, V2)
                              /* Float dyadic */
join2(addv(f,V0,V1,V2),nopad) /* No vlen padding */
madav(f, V0, V1, V2)
                              /* Mult-add */
madiv(f, V0, V1, V2)
                              /* Mult-add, inverted */
join2 (madtv(f, V0, V1, V2, V3), loadv(f, source, V1))
                              /* True triadic, chain-loaded */
join2 (addv(f, V0, V1, V2), load(i, source, V0), vmmode(condmem))
                              /* Conditional mem. op. */
join2(addv(f, V0, V1, V2), load(i, source, V0), vmmode(condalu))
                              /* Conditional arith. op. */
```

5.6 Immediate (Long) Format

The *immediate format* (indicated by an "1" suffix on the arithmetic operator) modifies the short format by replacing one source argument in the arithmetic instruction with an immediate value. (The operand replaced depends on the arithmetic instruction in use — see the instruction listings in Chapter 6.) The immediate value is loaded into R0 (singleword operations) or R0 and R1 (double-word operations) prior to use.

Vector Instuctions:

Scalar Instuctions:

The *imm* argument is a 32-bit immediate value, either a C variable or a general expression. Immediate values are sign-extended in double integer arithmetic (zero-extended for double unsigned operations). For double-precision constants, only the upper 32 bits are included in the instruction. Thus, only floating-point numbers with 0's in the 32 least significant bits of their mantissas are allowed.

Restrictions: With the exception of the *imm* argument, the register and memory arguments have the same restrictions as in the short format. Vector length comes from dp_vector_length, and the permitted modifiers are the same.

5.7 Register Stride (Long) Format

The register stride format modifies the short format by allowing any of the register stride macros (dreg_u, dreg_s, dreg_u_s, etc.) on the rS2, rLS, and rD register arguments. (The rS1 format does not change.)

Vector Instuctions:

Scalar Instuctions:

joinn(arith-inst(type, rS1, {stride sLS}, {stride sS2}, {stride sD}),
 mem-inst[_u](type, mem-argument, [stride,] {stride sLS}),
 modifier ...)

The register arguments do not have to be vector-aligned, and thus can be any of the 128 data registers.

The stride macros on the rS2, rLS, and rD can be any of the register stride macros described in Section 5.2.5, except those that apply to rS1 only. If a triadic arithmetic operation is used, the rLS stride must be the same for both the arithmetic and memory operations.

The short format's argument, vector length, and modifier restrictions apply.

5.8 Memory Stride (Long) Format

The *memory stride format* modifies the short format by allowing any of the memory stride variants (_u,_s,_u_s), of the memory instructions to be used. (See Section 5.2.6.)

Vector Instuctions:

Scalar Instuctions:

The short format's argument, vector length, and modifier restrictions apply.

```
loadv_s(i,source,8,V1) /* use and set 8 */
loadv_u_s(i,source,8,4,V1) /* use 8, set 4 */
join2(movev(i,V0,V1),loadv_s(i,source,8,V0)) /* Chain-loaded */
```

5.9 Mode Set (Long) Format

The *mode set format* is the most complex of the long formats. It allows you to do any or all of the following:

- Override and/or set the default vector length in dp_vector_length.
- Override the default conditionalization mode (vmmode).
- Override the default conditionalization sense (vminvert, vmtrue).
- Override the default vector mask copy mode (vmold, vmnew, vmnop).
- Use any of the modifiers permitted by the short format.

Mode set format also allows you to use one (and only one) of the following mutually incompatible extensions to the short format:

- Register stride markers on the *rS1* argument.
- Register indirection on the rS1 argument.
- Memory indirection on the memory-argument.
- Exchange of data between the two VUs on a single chip ([no]exchange).
- Accumulated count of conditionalization bits (vmcount).
- Population counts (epc{v,s}).

The mode set "format" is actually a family of distinct but related variants, each determined by the appearance of one of the incompatible features listed above.

Note for DPEAC Users: There is no CDPEAC counterpart to the "scalar modifier variant" of the mode set format in DPEAC (described in Section 3.9.1).

5.9.1 Mode Set Format Variants

The legal mode set variants are:

Vector Length Variant

```
joinn( arith-inst_{v,vs,vh,vhs}
                ( type, vlen, rS1, vLS, vS2, vD ) ,
                mem-inst_{v,vs,vh,vhs}[_u]
                ( type, vlen, mem-argument, [stride,] vLS ) ,
                modifier ... )
```

This is the basic mode set variant, in which the only features used are those that are allowed in all mode set variants. In other words, this variant lets you specify an arbitrary vector length for a vector operation, and use general mode set modifiers like vmnew, vminvert, and vmcurrent. (The syntax for the vec-len specifier is described in Section 5.9.2.)

```
movev v(i, 16, V0, V2)
                          /* Integer monadic */
join2(movev v(i,16,V0,V2),loadv(i,source,V0))
                          /* same, chain-loaded */
                          /* memory operation */
loadv v(i,16,source,V1)
join2(loadv v(i,16,source,V1), noalign)
                          /* same, non-aligned */
addv v(f, 16, V0, V2, V4)
                          /* Float dyadic */
join2(madtv_v(f,16,V0,V2,V4,V6),loadv(f,source,V2))
                          /* True triadic, chain-loaded */
                          /* C variable */
movev_v(i,vlen,V0,V2)
                          /* Use and set len. */
movev_vs(i,16,V0,V2)
movev vs(i,vlen,V0,V2)
                          /* Use and set */
moves vs(i,16,S0,S8)
                          /* Scalar set */
movev_vh(i,vlen,V0,V2)
                         /* 4 bit length */
                          /* 4 bit use/set */
movev_vhs(i,vlen,V0,V2)
join2(addv(f,V0,V1,V2), vmcurrent) /* Current mode */
join2(addv(f,V0,V1,V2), vmnew) /* New mask copy */
                                 /* No mask copy */
join2(addv(f,V0,V1,V2), vmnop)
join3(addv(f,V0,V1,V2), loadv(i,source,V0), vminvert)
                           /* Inverted conditional */
```

rS1 Stride Variant

```
joinn( arith-inst[{v,vs,vh,vhs}]
                ( type, [vlen,] {stride rS1}, vLS, vS2, vD ),
                mem-inst[{v,vs,vh,vhs}][_u]
                ( type, [vlen,] mem-argument, [stride,] vLS ),
                modifier ... )
```

This variant lets you apply an arbitrary register stride macro to the rS1 argument. This macro can be any of the stride macros described in Section 5.2.5.

Examples:

Register Stride Indirection Variant

This variant allows the use of an arbitrary VU register to specify the rSI stride. The macros used to specify the indirection register are described in Section 5.9.3.

Memory Stride Indirection Variant

```
joinn( arith-inst[{v,vs,vh,vhs}]
                ( type, [vlen,] rS1, vLS, vS2, vD ) ,
                mem-inst[{v,vs,vh,vhs}][1]
                ( type, [vlen,] mem-argument, rIA, vLS ) ,
                modifier ... )
```

This variant allows the use of memory stride indirection (indicated by an "_1" suffix on the memory instruction). Memory indirection format is described in Section 5.9.4.

Examples:

Population Count Variant

```
joinn( arith-inst[_{v,vs,vh,vhs}]( type, [vlen,] rS1, vLS, vS2, vD ),
    epc{v,s} ( type, vLS, rIA ),
    modifier ... )
```

This variant allows you to specify the $epc\{v,s\}$ modifier, which cannot be combined with a memory operation, or with any other mode set variant. (See Section 4.3.3.)

Special Modifier Variant

This variant allows you to specify one (and only one) of the [no]exchange or vmcount[s] modifiers, which cannot be combined with any other mode set variant. (See Section 4.3.3.)

Examples:

Scalar Instruction Variant

Note for DPEAC Users: There is no CDPEAC counterpart to the "scalar modifier variant" of the mode set format in DPEAC. However, you can use the special instructions described in Section 6.9 to accomplish the same effect.

5.9.2 Vector Length Instruction Suffixes

In all mode set format variants, either (or both) of the arithmetic and memory instructions can explicitly specify a vector length. This is indicated by a special suffix attached to the instruction, and by an extra *vlen* argument. These suffixes can also be used to modify the default vector length stored in the register dp_vector_length. The defined vector length suffixes are:

Syntax	Effect
operator_v	Use constant vector length vlen.
operator_vs	Use/set dp_vector_length to vlen.
operator_vh	Use length from bits 19:22 of vlen.
operator_vhs	Use/set dp_vector_length from bits 19:22 of vlen.

Note: The vector length suffixes listed above are, in some mode set variants, combined with the _1 (indirection) and _u (explicit stride suffixes), as in the form operator_vhs_u.

The *vlen* argument is either a constant-expression or a C variable. The length specified must always be an integer from 1 to 16.

Either or both of the arithmetic and memory instructions in a join statement may be given a vector length suffix; the specified vector length applies to both instructions. If a vector length is specified in both instructions, both the suffix and vector length for both instructions must be the same.

Implementation Note: If you specify the vector length with a C variable (which is translated into a SPARC register reference at the DPEAC level) or by defaulting to the value of dp_vector_length, then 1 is added to the length before it is used. Whenever a value is stored into dp_vector_length by one of the suffix forms above, it is stored in decremented form, so that this implicit incrementing by 1 will work properly.

5.9.3 Register Stride Indirection

For register stride indirection, the rS1 argument format is:

Syntax	Effect
dreg_i (rS1,rIA)	Indirect addressing, unit stride.
dreg_i(rS1,dreg_u(rIA, stride))	Indirect addressing, constant stride.

The *rIA* register argument contains offsets that are separately added to the rSI base register to obtain the actual *Rnn* register containing the rSI stride. (Note: This offset addition is *not* cumulative.)

The register offsets are packed *four to a register* in the specified rIA register and in subsequent registers at the specified stride. Since offsets cannot exceed 127 (7 bits), the eighth bit of each offset byte must be zero:

0	offset	1	0	offset	2	0	offset	3.	0		offset 4	
31 30		24	23 22		10	5 15 14		8	7	6	0	

Note: If a *stride* is not specified, then the "unit" stride is always 1 register for both single- and doubleword operations; one doubleword "register" corresponds to two singleword registers.

5.9.4 Memory Indirection

For the memory stride indirection (<u>i</u> suffix) form of CDPEAC memory operations, the *rIA* argument format is one of:

Syntax	Effect
register	Memory indirection, unit stride.
dreg_u(register, stride)	Memory indirection, constant stride.

The specified single-precision VU register contains offsets that are separately added to the memory address to obtain each argument location. The addition is done in two's-complement, so negative offsets will work correctly. (Note: This offset addition is not cumulative.) The memory offsets are stored one byte per register in the specified register and subsequent registers at the specified stride.

Note: If a *stride* is not specified, then the "unit" stride is 1 single-precision register for single-precision memory operations, and 2 single-precision registers (1 double-precision register) for double-precision memory operations.

5.9.5 Mode Set Format Modifier

The following modifiers are permitted by the mode set format:

These modifiers are permitted by the short format:

<pre>nopad, pad[(pad-size)]</pre>	Vector length padding (default is 4).
maddr (memory-argument)	Default memory address.
{vmrotate, vmcurrent}	Packing mode for vector mask bits.
[no]align	Doubleword alignment declaration.
vmmode[_s](mode-keyword)	Conditionalization mode selector.

These are the mutually compatible modifiers added by the mode set format:


{vminvert, vmtrue}	Conditionalization bit sense selector.
{vmold, vmnew, vmnop}	Vector mask copying mode.

These are only allowed in the pop. count and special modifier variants:

<pre>epc{v,s} (type, sreg, dreg)</pre>	Population count.
vmcount[s](dreg)	Accumulated context count.
[no]exchange	On-chip VU data exchange.

These modifiers are all described in more detail in Section 6.7.

CMost Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation



Chapter 6

CDPEAC Instruction Set Reference

This chapter presents a quick-reference list of the CDPEAC instruction set, including CDPEAC instructions, argument macros, and accessor instructions.

6.1 The CDPEAC Join Macro

The join operator connects arithmetic operations, memory operations, and statement modifiers to form compound CDPEAC statements:

join(instruction1, instruction2) — default join, same as join2
joinN(instruction1, ..., instructionN) — N-way join
N = {1,2,3,4,5,6,7,8,9}

A join can have at most one arithmetic and one memory operation, but any number of modifiers from 0 to 7. The N of a joinN must match the total number of instructons (operations and modifiers) supplied to the joinN.

6.2 CDPEAC Type Abbreviations

These symbols can be used as the *type* argument of a CDPEAC instruction:

Туре	Meaning
u, du	Unsigned integer, singleword (32-bit) and doubleword (64-bit).
i, di	Signed integer, singleword and doubleword.
c 10	Flast makes and a manifold (20 bit) and double provision (64 bit)

f, df Float value, single-precision (32-bit) and double-precision (64-bit).

6.3 CDPEAC Argument Macros

Data Register Offsets:

dreg_x(dreg,index)	Data register offset (index must be a constant).	
	If dreg is Rnn, this form refers to R(nn+index).	

Note: The dreg_x form can be the dreg argument in any modifier below.

Data Register Striding:

dreg	With no modifier, use unit striding.
	(Unit stride is 1 for singles, 2 for doubles.)
dreg_u(dreg, stride)	Use given stride once.
scalar (dreg)	Scalar striding, same as dreg_u(dreg, 0).
dreg_u(<i>dreg</i> ,mode)	Use default stride (dp_stride_rs1).
dreg_s(dreg,stride)	Store stride as the rS1 default and use it.
dreg_u_s (dreg, stride, s	et_stride)
	The stride and store set stride as default

Use *stride*, and store *set_stride* as default.

Data Register Indirection:

dreg_1(dreg,ireg)	Simple register indirection.
dreg_i (dreg, dreg_u (ireg, stride))	Register indirection, <i>ireg</i> striding.

6.4 Instruction Suffixes

These suffixes appear at the end of long format CDPEAC instructions, and indicate an alternate instruction form and/or argument list:

Туре	Meaning	
1	Immediate value argument.	(arithmetic operations only)
_ 1	Memory stride indirection.	(memory operations only)
_u	Use explicit memory stride.	(memory operations only)
	Use and set memory stride.	(memory operations only)
_u_s	Use stride and set set_stride as	default. (mem. operations only)
_v	Use explicit vector length.	(unsticky)
_vs	Use and set vector length.	(sticky)
vh	Vector length from variable.	(unsticky, 1+(bits 19:22))
	Vector length from variable.	(sticky, 1+(bits 19:22))

6.5 CDPEAC Arithmetic Instructions

6.5.1 Monadic (One-Source) Arithmetic Instructions

These operators perform an arithmetic operation on the single rS1 argument, and store the result in the rD argument. (Note: In immediate format, indicated by the 1 suffix, the first source argument, rS1, is the immediate value.)

Formats:

```
opcode {s, v} [i] (type, rS1, rD)
opcode {s, v}_{v,vs,vh,vhs} (type, vlen, rS1, rD)
type = {u, du, i, di, f, df}
```

Opcodes	Types	Purpose
move	{u, du, 1, d1, f, df}	Move rS1 to rD, no status generated.
test	{u, du, i, di, f, df}	Move rS1 to rD and test.
not	{u, du}	Bitwise invert $(rD = -rSI)$.
clas	{f, df}	Classify operand $(rD = class of rS1)$.
exp	{f, df}	Extract exponent from float.
mant	{f, df}	Extract mantissa with hidden bit.
ffb	{u, du}	Find first "1" bit.
neg	{i, di, f, df}	Negate $(rD = 0 - rSI)$.
abs	{ i , di , f , df }	Absolute value $(rD = rSI)$.
inv	{f, df}	Invert $(rD = 1/rSl)$.
sqrt	{f, df}	Square root $(rD = sqrt(rS1))$.
isqt	{f, df}	Inverse root $(rD = 1/sqrt(rSI))$.

The to operators have an extra type argument, and convert between the two types: rS1 is of type1, rD of type2. (In immediate, 1, format, rS1 is immediate.)

Format:

opcode {s, v} [1] (type1, type2[r], rS1, rD)
opcode {s, v}_{v, vs, vh, vhs} (type1, type2[r], vlen, rS1, rD)
type1, type2 = {u, du, i, di, f, df}

Opcode	Type1	Type2	Purpose
to	{u, du, 1, d1}	$\overline{\{f, df\}}$	Convert integer to float.
to	{f, df}	{f, df}	Convert to another precision.
to	{f, df}	{u, du, i, di}r	Convert to integer (round).
to	$\{f, df\}$	{u, du, i, di}	Convert to integer (truncate).

CMost Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation

6.5.2 Dyadic (Two-Source) Instructions

These operators perform an arithmetic operation on the rS1 and rS2 arguments, and store the result in the rD argument. (In immediate, i, format, the rS2 argument is the immediate value.)

Formats:

```
opcode \{ s, v \} [i] (type, rS1, rS2, rD)

opcode \{ s, v \} _ \{ v, vs, vh, vhs \} (type, vlen, rS1, rS2, rD)

type = \{ u, du, i, di, f, df \}
```

Opcodes	Types	Purpose
add	{u, du, 1, d1, f, df}	$\overline{\text{Add } (rD = rS1 + rS2)}.$
addc	{u, du, i, di}	Integer add with carry bit from shift of vector mask register.
sub	{u, du, i, di, f, df}	Subtract $(rD = rS1 - rS2)$.
subc	{u, du, i, di}	Integer subtract with carry bit from shift of vector mask register.
subr	{u, du, i, di, f, df}	Subtract reversed $(rD = rS2 - rS1)$.
sbrc	{u, du, i, di}	Integer subtract reversed with carry
		bit from shift of vector mask register.
mul	$\{u, du, i, di, f, df\}$	Multiplication (low 32/64 bits for ints).
mulh	{du, di}	Integer multiply (high 64 bits).
div	{f, df}	Divide $(rD = rS1 / rS2)$.
enc	{u, du}	Make float from exp and mant (rS1, rS2).
shl	{u, du}	Shift left ($rD = rS1 \ll rS2$).
shlr	{u, du}	Shift left, reversed ($rD = rS2 \ll rS1$).
shr	{u, du, i , di}	Shift right ($rD = rS1 >> rS2$).
shrr	{u, du, i, di}	Shift right, reversed $(rD = rS2 >> rS1)$.
and	{u, du}	Bitwise logical AND.
nand	{u, du}	Bitwise logical NAND.
andc	{u, du}	Bitwise logical NOT(rS1) AND rS2.
or	{u, du}	Bitwise logical IOR.
nor	{u, du}	Bitwise logical NOR.
xor	{u, du}	Bitwise logical xor.
mrg	{u, du, i, di, f, df}	If vector mask bit = 1 then $rS1$ else $rS2$.

e.5.3 Arithmetic Comparisons

These operators perform an arithmetic comparison between the rSI and rD arguments, and set status flags accordingly. rD is not modified. (In immediate, 1, format, the rD argument is the immediate value.)

Format:

 $type = \{u, du, 1, dI, f, dI\} \{type, rSI, rD\}$ $type = \{u, du, 1, dI, f, dI\}$

Equal. Not equal or unordered. Ordered and not equal. Unordered.	<pre>{u, du, 1, d1, f, df} {u, du, 1, d1, f, df}</pre>	un 57 əu bə
Greater than. Greater than or equal. Less than or equal. Less than or equal.	<pre>up and the second second</pre>	ןפ ור מפ מר
Purpose	səqvT	səpoədO

(fination of the compare (Dyadic with rD constant)

The cmp compare operation tests for a numeric relationship between the rSl and rSl arguments, as indicated by the supplied constant code. (In immediate, 1, format, the rSl argument is the immediate value.)

Format:

 $type = \{u, du, 1, dt, tS1, rS2, code\}$ $type = \{u, du, 1, dt, t, va, vh, vha\} (type, vlen, rS1, rS2, code)$

Test for less than or equal.	L	{1, du, 1, d1, f, d1} {	ດັພວ
Test for not equal or unordered.	9	{ 1 b, 1 t, 1 t, 1 t, 1 t, 1 t}	cwb
Test for ordered and not equal.	Ş	{1, du, 1, d1, f, d1, f, d1}	Guio
Test for unordered (NaN present).	4	{1, du, 1, d1, f, d1, f, df}	curp
Test for greater than or equal.	ε	{1, du, 1, d1, f, d1, f, df}	QMD
Test for less than.	7	{1, du, 1, d1, f, d1, f, df}	ດັໜວ
Test for equal.	I	{ 1 , du, 1, d1, f, d1, {	Qmo
Test for greater than.	0	{1, du, 1, d1, f, d1, f, df}	ດັໝວ
Purpose	<u>Sode</u>	sədAL	opcode

6.5.5 Dyadic Mult-Op Operators

These operations perform a muliplication and an arithmetic (or logical) operation on the rS1, rS2, and rD arguments, and store the result in rD. (In immediate, 1, format, the rS2 argument is the immediate value.)

Format:

```
opcode \{ s, v \} [1] (type, rS1, rS2, rD)

opcode \{ s, v \} _ \{ v, vs, vh, vhs \} (type, vlen, rS1, rS2, rD)

type = \{ u, du, i, di, f, df \}
```

Note: In the opcode descriptions below, the optional [h] indicates that the high 64 bits of the multiplication are to be used in the logical operation, rather than the low 64 bits (the default).

Accumulative Operators

Opcodes	Types	Purpose
mada	{u, du, i, di, f, df}	rD = (rS1 * rS2) + rD
msba	{u, du, i, di, f, df}	rD = (rS1 * rS2) - rD
msra	{u, du, i, di, f, df}	rD = rD - (rS1 * rS2)
nmaa	{u, du, i, di, f, df}	rD = -rD - (rS1 * rS2)
m[h]sa	{du}	rD = (rS1 * rS2) and rD
m[h]ma	{du}	rD = (rS1 * rS2) and not rD
m[h]oa	{du}	rD = (rS1 * rS2) IOR rD
m[h] xa	{du}	rD = (rS1 * rS2) xor rD

Inverted Operators

Opcodes	Types	Purpose
madi	{u, du, i, di, f, df}	rD = (rS2 * rD) + rS1
msbi	{u, du, i, di, f, df}	rD = (rS2 * rD) - rS1
msri	{u, du, i, di, f, df}	rD = rS1 - (rS2 * rD)
nmai	$\{u, du, i, di, f, df\}$	rD = -rS1 - (rS2 * rD)
m[h]si	{du}	rD = (rS2 * rD) and $rS1$
m[h]mi	{du}	rD = (rS2 * rD) and not $rS1$
m[h]oi	{ du }	rD = (rS2 * rD) IOR $rS1$
m[h]xi	{ du }	rD = (rS2 * rD) xor rS1

94

6.5.6 Convert Operation (Dyadic with Rs2 Constant)

These operations convert the src argument to the type indicated by the constant *code* argument, and store the result in the *rD* argument. The symbolic code constants listed below are defined by the cdpeac.h header file. (In immediate, 1, format, the *rS1* argument is the immediate value.)

Format:

```
opcode \{ \mathbf{s}, \mathbf{v} \} [\mathbf{i}] (type, rSl, code, rD)

opcode \{ \mathbf{s}, \mathbf{v} \}_{\{\mathbf{v}, \mathbf{vs}, \mathbf{vh}, \mathbf{vhs}\}} (type, vlen, rSl, code, rD)

type = \{ \mathbf{i}[\mathbf{r}], \mathbf{f}, \mathbf{fi} \}

code = a C \text{ constant from the list below}
```

Opcode	e/Type	Code	Purpose
cvt	i[r]	CVTICD_F_I (4)	Single float to single signed integer.
cvt	i[r]	CVTICD_F_U (5)	Same, to unsigned integer.
cvt	i[r]	CVTICD_F_DI (6)	Single float to double signed integer.
cvt	i[r]	CVTICD_F_DU (7)	Same, to unsigned integer.
cvt	i[r]	CVTICD_DF_I (12)	Double float to single signed integer.
cvt	1[r]	CVTICD_DF_U (13)	Same, to unsigned integer.
cvt	i[r]	CVTICD_DF_DI (14)	Double float to double signed integer.
cvt	1[r]	CVTICD_DF_DU (14)	Same, to unsigned integer.
cvt	£	CVTFCD_F_DF (3)	Single float to double float.
cvt	f	CVTFCD_DF_F (9)	Double float to single float.
cvt	fi	CVTFICD I F (1)	Single signed integer to single float.
cvt	fi	CVTFICD_U_F (5)	Same, but from unsigned integer.
cvt	fi	CVTFICD I DF (3)	Single signed integer to double float.
cvt	fi	CVTFICD_U_DF (7)	Same, but from unsigned integer.
cvt	fi	CVTFICD DI F (9)	Double signed integer to single float.
cvt	fi	CVTFICD_DU_F (13)	Same, but from unsigned integer.
cvt	fi	CVTFICD DI_DF (11)	Double signed integer to double float.
cvt	fi	CVTFICD_DU_DF (11) CVTFICD_DU_DF (15)	Same, but from unsigned integer.

6.5.7 True Triadic (Three-Source) Operators

These operations perform a muliplication and an arithmetic (or logical) operation on the rS1, rS2, and rLS arguments, and store the result in rD. (In immediate, 1, format, the rS2 argument is the immediate value.)

Format:

```
opcode \{s, v\} [i] (type, rS1, rLS, rS2, rD)
opcode \{s, v\} _ \{v, vs, vh, vhs\} (type, vlen, rS1, rLS, rS2, rD)
type = \{u, du, i, di, f, df\}
```

Note: In the opcode descriptions below, the optional [h] indicates that the high 64 bits of the multiplication are to be used in the logical operation, rather than the low 64 bits (the default).

Opcodes	Types	Purpose
madt	{u, du, i, di, f, df}	rD = (rS1 * rLS) + rS2
msbt	{u, du, i, di, f, df}	rD = (rS1 * rLS) - rS2
msrt	{u, du, i, di, f, df}	rD = rS2 - (rS1 * rLS)
nmat	{u, du, 1, d1, f, df}	rD = -rS2 - (rS1 * rLS)
m[h]st	{du}	rD = (rS1 * rLS) and $rS2$
m[h]mt	{ du }	rD = (rS1 * rLS) and not $rS2$
m[h]ot	{ đu }	rD = (rS1 * rLS) ior $rS2$
m[h]xt	{du}	rD = (rS1 * rLS) xor rS2

Triadic/Memory Register Restriction Note: When a triadic arithmetic operation and a memory operation are joined, the rLS operand of the arithmetic operation must be identical to the rLS operand of the memory operation.

6.5.8 No-Op Operator

The untyped arithmetic no-op allows modifier side effects without specifying an operation. The no-op takes no arguments (except for the *vlen* argument in the vector-length cases). The suffixes are as described above.

Format:

fnop{s,v}() fnop{s,v} {v,vs,vh,vhs}(vlen)

6.6 CDPEAC Memory Instructions

These operations move data between VU memory and data registers. Note: The default memory stride is stored in dp_stride_memory.

- -

Formats:

opcode { s , v } (type, address, dreg)
— use default memory stride.
opcode { s , v }_u (type, address, stride, dreg)
— use stride once.
$opcode \{ \mathbf{s}, \mathbf{v} \}_{\mathbf{s}} (type, address, stride, dreg)$
— use stride and store it as default.
opcode { s , v}_u_s (type, address, stride, set_stride, dreg)
use stride, and store set_stride as default.
opcode {s,v}_i (type, address, ireg, dreg)
- memory stride indirection.
<pre>opcode {s,v}_i (type, address, dreg_u(ireg, stride), dreg)</pre>
— memory indirection with <i>stride</i> on <i>ireg</i> .
$opcode \{s, v\}_{v, vs, vh, vhs} (type, vlen, address, dreg)$
 — explicit vector length for CDPEAC statement.
$opcode \{s, v\}_{v, vs, vh, vhs}_i (type, vlen, address, ireg, dreg)$
 vector length and memory stride indirection.
opcode {s,v}_{v,vs,vh,vhs}_u(type, vlen, address, cstride, dreg)
- vector length and use-once cstride.
$type = \{u, du, i, di, f, df\}$

Opcode	Types	Purpose
load	{u, du, i, di, f, df}	Load from memory to VU data register.
store	{u, du, 1, d1, f, df}	Store from VU data register to memory.

No-Op Instruction: Untyped memory no-op allows modifier side effects without a load or store. Suffixes and arguments are as in the load/store formats above.

```
memnop(address)
memnop_u(address, ustride)
memnop_s(address, stride)
memnop_u_s(address, stride, set_stride)
memnop_i(address, idreg)
memnop_{v,vs,vh,vhs}(vlen, address)
memnop_{v,vs,vh,vhs}_i(vlen, address, idreg)
memnop_{v,vs,vh,vhs}_u(vlen, address, ustride)
```

6.7 CDPEAC Statement Modifiers

This section describes the statement modifiers that can be joined with arithmetic and memory operations to affect their assembly and/or execution. Note: Some of these modifiers (such as the last three) can be used on their own.

6.7.1 Modifiers That Can Be Used in All (or Most) Formats

nopad, pad(pad-size)

Default: pad(4)

Vector Length Padding: Pads vector length of instruction to at least *padsize*. Has no effect if vector length is already that size. Used to avoid instruction pipeline hazards. If not supplied, defaults to **pad:4**. The **nopad** variant is the same as **pad:0**. Pads between 0 and 4 are allowed, but have the same effect as **pad:4**.

maddr (memory-address)

Default: None

Memory Operand Specifier: Used to supply a default memory operand for DPEAC statements that omit the memory instruction — this memory operand is used solely to determine VU selection.

{vmrotate, vmcurrent}

Default: vmrotate

Status Bit Rotation Mode: Determines how status bits from vector operations are stored in the register dp_vector_mask. vmrotate "rotates" them in, vmcurrent inserts them in bit order. (See Figure 17.) Note: this modifier is allowed by the short format for conditional operations only. Otherwise, it can only be used in the mode set format.




Figure 17. Bit-shifting modes of vector mask register.

[no]align

Default: noalign

Doubleword Alignment Guarantee: Declares whether or not the memory operand is doubleword-aligned (even for singleword operations). If alignment is guaranteed, dpas can generate more efficient code. (Note: The default setting of this modifier can be reversed by providing the -a command line switch to dpas.)

6.7.2 Conditionalization Modifiers

These modifiers are used to control the vector mask conditionalization mechanism. For more information, see Section 2.3.1.

vmmode[_s] (mode-keyword)

Default: vmmode (vmmode)

Conditionalization Mode: The vmmode modifier overrides the value of the dp_vector_mask_mode register, which affects whether arithmetic operations and/or memory operations are to be conditionalized. The permitted *mode-keyword* operands are:

Mode	Effect
vmmode (vmmode)	Use current value of dp_vector_mask_mode.
vmmode(always)	Do not use conditionalization in this instruction.
vmmode_s(always)	Set dp_vector_mask_mode for no conditionalization.
vmmode (condmem)	Conditionalize loads and stores in this instruction.
vmmode_s (condmen) Set dp_vector_mask_mode for conditionalization.
vmmode (condalu)	Conditionalize arithmetic in this instruction.
vmmode_s(condalu) Set dp_vector_mask_mode for condit. arithmetic.
vmmode_s (cond)	Set dp_vector_mask_mode for full conditionalization.

It is not legal to override dp_vector_mask_mode for full conditionalization. Thus, "vmmode (cond)" is not allowed.

Usage Note: Scalar instructions are executed without conditionalization, so you may add vmmode (always) to any scalar instruction in any format with no effect. Similarly, you may add vmmode (vmmode) to any vector instuction in any format since it represents the default action taken by the hardware.

{vminvert, vmtrue}

Default: vmtrue

Conditionalization Bit Sense: The vminvert and vmtrue modifiers control whether the conditionalization bits shifted out of the dp_vector_mask are inverted. If inverted, the sense of these bits is reversed; i.e., 0 selects a vector element, and 1 deselects it.

Modifier	Effect
vminvert	Invert sense of vector mask bits for conditionalization.
vmtrue	Do not invert sense of vector mask bits.

Note: This modifier is only allowed in the mode set statement format.

{vmold, vmnew, vmnop}

Default: vmold

Vector Mask Copy Mode: The vmold, vmnew, and vmnop modifiers control the copying of the vector mask and vector mask buffer registers prior to instruction execution:

Modifier	Effect
vmold	Copy dp_vector_mask_buffer to dp_vector_mask.
vinnew	Copy dp_vector_mask to dp_vector_mask_buffer.
vmnop	No copy.

Note: This modifier is allowed only in the mode set statement format.

6.7.3 Special Modifiers (Mode Set Format Only)

 $epc{v,s}(type, vLS, rIA)$ Default: None

Population Count: The epc{v,s} modifier enables the population count feature. Specifically, the single- or double-precision register vLS (and subsequent registers at a unit stride) are read and the "1" bits in each are counted. The results, each a single-precision unsigned integer between 0 and either 32 (single-precision) or 64 (double-precision), are written to the register *rIA* (and subsequent single-precision registers at the specified *stride*, a *constant-expression* that defaults to the unit stride for the data type).

The $epc\{v,s\}$ modifier effectively replaces the normal memory operation in a DPEAC statement. The Vls register operand is used, so population counting cannot be combined with any memory operation. Population counting also cannot be used in conjunction with register or memory indirection or the **vmcount**[s] or [no]**exchange** modifiers. The population count result is written before the operands are read for the arithmetic operation, so the **epc{v,s}** modifier chain loads. The *vLS* operand is always strided with a unit (1 or 2 register) stride, so the :unit keyword is optional and has no effect other than to emphasize the unit striding.

Implementation Note: Currently, the epc{v,s} modifier cannot be used in conjunction with a long-latency arithmetic operation, i.e., [f,df]div, [f,df]sqrt, [f,df]inv, or [f,df]isqt.

vmcount[s](reg)

Default: None

Accumulated Context Count: The vmcount modifier enables the VU chip's accumulated context count feature. The single-precision VU register reg (and subsequent registers at the given stride, a constant-expression) is loaded with the accumulated count of "1" bits in the vector mask at each step in the vector operation. This accumulation is inclusive; the count includes the bit that is shifted out of the vector mask register for each element. The scalar version, vmcounts, is intended for use with scalar operations. It is an error to use vmcounts with any vector operation.

For each element in the vector, the vmcount result is written before the operands are read for the arithmetic operation, so this modifier chain loads. This modifier cannot be used in conjunction with either register or memory indirection, nor with the $epc\{v,s\}$, or [no]exchange modifiers.

[no]exchange

Default: noexchange

VU On-Chip Data Swapping: Controls exchange of data between two VUs on the same chip. Specifying exchange causes arithmetic results on each VU to be written to the destination register(s) of the other VU. In conditionalized ALU operations, deselected elements are not written to the opposite VU. Selected elements *are* written, even if the corresponding element in the opposite VU is deselected.

The [no]exchange modifier is used only in the mode set format. However, it is incompatible with register stride indirection, memory stride indirection, and with the $epc\{v,s\}$, and vmcount[s] modifiers.

Implementation Note: This modifier is implementation-dependent, and may not be available in the future. Also, the current implementation of exchanging does not allow chain loading into the arithmetic destination register.

6.8 CDPEAC Accessor Instructions

These accessor instructions are always used as single statements, execute on the node microprocessor (the SPARC), and generally move data between the SPARC and the VU, or affect values stored in SPARC registers.

6.8.1 VU Register Accessor Instructions

Instruction(s)	Function(s)
dpwrt[d], dprd[d]	Write and read VU data registers.
dpset[d], dpget[d]	Write and read VU control registers.
dpchgbk	Convert address from one VU region to another.
dpchgsp	Convert between VU data and instruction spaces.
dpld[d], dpst[d]	Read and write VU parallel memory.
dpsync	Synchronize instruction pipelines of VUs.

These instructions move data between VU data registers and SPARC registers:

dpwrt[_sync,_nosync] (type, selector, sp_src, vu_dreg)
dpwrt[_sync,_nosync] (type, selector, value, vu_dreg)
dprd[_sync,_nosync] (type, selector, vu_dreg, sp_dest)
 type = {u, du, i, di, f, df}
 sync/nosync = whether to sync VU pipeline (default is sync)

```
dpwrt_sync(i,ALL_DPS,%i1,V0)
dpwrt_nosync(i,DPS_0_AND_1,29,V0)
dprd(i,DP_3,V0,%i0)
```

These instructions move data between VU control registers and SPARC registers. (See Section 2.5 for a list of predefined control register constants.)

```
dpset[_supervisor] (type, selector, sp_src, vu_creg)
dpset[_supervisor] (type, selector, sp_src, vu_creg)
dpget[_supervisor] (type, selector, vu_creg, sp_dest)
    type = {u, du, i, di, f, df}
    supervisor = get/set in supervisor region
    dpset(i, DP_3, %i0, DP_VECTOR_MASK)
```

```
dpset(i,ALL_DPS,0,DP_VECTOR_MASK)
dpget(i,DPS_0_AND_1,DP_VECTOR_MASK,%i0)
```

This instruction converts a VU memory address between the data and instruction virtual memory spaces:

dpchgsp (src,dest)	Toggle between data/instruction spaces.
dpchgsp(R5,R6)	

This instruction modifies a VU memory address to refer to a different VU memory region:

dpchgbk(src,selector,dest) Change referenced VU region.
dpchgbk(R5,DPS_0,R6)

These instructions move data between VU parallel memory and a SPARC IU register:

```
dpld(type,address,sp_dest)
dpst(type,sp_src,address)
   type = {u, du, i, di, f, df}
   dpld(i, [%i0], %i1)
   dpst(i, %i1, [%i0])
```

This instruction generates code to prevent the preceding and following instructions from overlapping in the instruction pipeline of the VUs. (See Appendix C.)

dpsync()

addv(f,V0,V1,V2)
dpsync()
mulv(f,V1,V2,V3)

6.9 CDPEAC Special Instructions

These control operations are always used as single statements, and typically perform some useful operation on VU or SPARC registers and/or memory locations.

VU Internal Register Modifiers: These operations expand into CDPEAC instructions with special modifier flags that set the values of one or more of the following VU internal registers:

dp_vector_mask_mode	Default vector mask mode
dp_stride_memory	Default memory stride
dp_stride_rs1	Default rS1 register stride
dp_vector_length	Default vector length
	Sets dp_vector_mask_mode to vmmode Sets dp_stride_memory to stride Sets dp_stride_rs1 to rts_stride
<pre>set_vector_length(vlen)</pre>	Sets dp_vector_length to vlen
<pre>set_vector_length_and_vmmd</pre>	de (vlen,vmmode)
<pre>set_vector_length_and_rs1_</pre>	stride (vlen, rs1_stride)
<pre>set_vector_length_and_rs1_</pre>	stride_and_vmmode
	(vlen,rs1_stride,vmmode)

Vector Mask Load/Store: These operators move the value of the vector mask register to or from the specified VU data register (dreg).

```
ldvm (dreg)
stvm (dreg)
ldvm V1
stvm V1
```

CDPEAC Function Setup/Cleanup: These functions set up (and clean up) the VU registers before and after a user-written CDPEAC routine. (Usage Note: These operators are not always necessary, depending on the use of a CDPEAC routine, but it is not harmful to include them. Their use is recommended.)

dpsetup()	Initializes the SPARC registers for use with CDPEAC code; must appear at start of block of CDPEAC code.
dpcleanup()	Restores state of VU control registers for CM Run-Time System code. Must appear at end of a block of CDPEAC code that can be called by the CMRTS.

Chapter 7

Using DPEAC/CDPEAC in Programs

The most common use of DPEAC and/or CDPEAC in a CM-5 program is for writing highly efficient subroutines that are called from a program written in a high-level language. This chapter presents a simple example of just such a subroutine, shows how it can be written in either DPEAC or CDPEAC, and demonstrates how to call it from a CM Fortran program.

7.1 Example: An Arithmetic Subroutine

The subroutine described in this chapter calculates a specific arithmetic formula,

$$d = \frac{b^2 + c}{\sqrt{3.69a + 25.0b}}$$

elementwise across a set of four array arguments, a, b, c, and d. Each of these variables represents an element of a high-level array that is passed into the DPEAC or CDPEAC subroutine. The high-level program that calls this subroutine handles allocation of the arrays and subsequent processing of the results produced by the subroutine.


Note: You do *not* have to structure your programs as shown in this chapter to make use of the CM-5's vector units. The CM Fortran and C* compilers automatically define DPEAC routines in the process of compiling standard CM programs, and thus implicitly use the vector units whenever they are needed. The methods shown in this chapter allow you to duplicate the compiler's work for specific routines that you choose to write by hand.

7.2 Low-Level Program Structure

A CM-5 program that includes user-written DPEAC or CDPEAC routines has four main parts, each of which is contained in a separate source code file:

- The DPEAC or CDPEAC subroutines, which execute in identical copies on each of the processing nodes.
- The *node interface* functions, one for each DPEAC or CDPEAC routine, which define which node routines can be called from the PM.
- The *host interface* functions, on the PM, which broadcast a call to the node interface functions on all the nodes.
- The main program, written in a high-level language (such as CM Fortran), which calls the host interface functions to invoke the node subroutines.

The overall program structure is as shown below:



Partition Manager (PM)

The host and node interface files describe the relationship between a specific set of function calls made on the PM, and a specific set of functions that are defined on the nodes. The interface files provide the "glue" that allows these function calls and definitions to compile and link correctly.

7.2.1 Program Files

Thus, a program with DPEAC or CDPEAC subroutines has four component source code files:

- A main program file, written in a high-level language.
- A *host interface* file, containing the definitions of all host interface functions called in the main program.
- A node interface file, containing the definitions for all node interface functions called in the host interface file.
- A subroutine code file, containing the definitions of all DPEAC/CDPEAC routines called from the node interface functions.

In addition, there is typically a *makefile* that is used to build the program via the UNIX make utility.

Source File Naming Conventions

The tools used to compile and link a program with DPEAC/CDPEAC routines impose the following restrictions on the program files:

- The host interface file must be written in C, and its name must end with the suffix ".c".
- The node interface file must also be written in C, but its name must end with the suffix ".pe". When the program is compiled, this file is run through a filter that produces a ".c" file for compilation.
- The subroutine code file must be written in DPEAC or CDPEAC, and must have the suffix ".pe.dp" (for a DPEAC routine file) or ".pe.cdp" (for a CDPEAC routine file).

It is a convention of the compilers and linkers used on the CM-5 that all object files containing code to be executed on the nodes must have the suffix ".pe.o". The suffix restrictions described above ensure that all object files produced in the compilation process will have the correct object file suffixes for the linker.

7.2.2 Host/Node Interface Naming Conventions

The tools used to compile and link a program with DPEAC/CDPEAC routines also impose the following restrictions on function names used in the program:

The host interface function for each routine can have any legal name in the main program, but it must be defined in the host interface file with the same name, in all lower case, and with a trailing underscore "_" added.

(For example, in the sample program below, the host interface function is called NODECALC in the CM Fortran source file, and nodecalc_ in the host interface file.)

The node interface function for each routine can have any legal function name in the host interface file, but its definition in the node interface file must have the same name with the prefix "CMPE_" attached.

(In the sample program, the node interface function is called nodecalc in the host interface file, and CMPE_nodecalc in the node interface file.)

The DPEAC (or CDPEAC) subroutine can have any legal function name in the node interface file, but its definition in the subroutine file must have the same name (and, in a DPEAC subroutine file, must have a leading underscore "_" character added).

(In the sample program, the subroutine name used is nodecalc in the node interface file, nodecalc in the CDPEAC subroutine file, and _nodecalc in the DPEAC subroutine file.)

For the Curious: These special prefix and case requirements make it easy for the compiler and linker to determine which host and node interface functions correspond to which routines in the main program and the DPEAC code file.

The "CMPE_" prefix for the names of node functions callable from the host has the additional purpose of making it unlikely that a random function name used in the main program would happen to match a function name defined in the host/ node interface.

7.3 Passing Arrays into DPEAC and CDPEAC Routines

The arguments of a DPEAC or CDPEAC subroutine depend on the manner in which the entire program is executing on the CM. For example, in programs that manipulate parallel arrays (such as the sample program in this chapter), the DPEAC or CDPEAC routine on each node handles the array subgrid that is stored in that node's memory.

In this case, the arguments to the DPEAC or CDPEAC subroutine are typically the memory addresses of the array subgrids located in the node's memory. The subroutines on each node handle the subgrids stored on that node, in such a way that every element of each array argument is handled by some node in the CM.

(There are other ways to pass data into DPEAC or CDPEAC routines. For example, you can use OS routines to allocate parallel memory yourself — Appendix H describes how to do this. You can then pass the addresses of these parallel memory regions into DPEAC or CDPEAC subroutines. However, this method of argument passing is not discussed further in this chapter.)

In CM Fortran, arrays are not referenced by the address of the array data itself, but instead by a pointer to a data structure known as an *array descriptor*. This descriptor contains, among other things, the address of the start of the array and the number of elements in the array.

Array descriptors are stored on the *partition manager*. The array location in the descriptor is a memory address in *node* memory. Thus, part of the job of the host interface function is to get the array location from the descriptors of any array arguments, and pass these memory addresses on to the node interface function.

The contents of an array descriptor can be extracted by calls to special accessor functions that are part of the CM Run-Time System (CMRTS). For example:

```
CMCOM_cm_address_t CMRT_desc_get_cm_location
(arr_desc);
int CMRT_desc_get_subgrid_size(arr_desc);
        CMRT_desc_t arr_desc;
```

CMRT_desc_get_cm_location returns the starting address (in node memory) of the array described by **arr_desc**.

CMRT_desc_get_subgrid_size returns the number of elements of the array that are stored in the memory of each VU (the "subgrid size" of the array). This value is required by the DPEAC routine, which must determine how many memory locations to operate on.

7.4 Sample Program Source Files

The sample program described below consists of five files:

main.fcm
host.c
interface.pe
dpeac_code.pe.dp
cdpeac_code.pe.cdp

The DPEAC and CDPEAC subroutine files contain the same routine, written appropriately for each of the two instruction sets.

The program is designed so that it can be compiled with either the DPEAC or the CDPEAC subroutine file; the main program and host/node interface files are identical in both cases. A sample makefile is also provided; this makefile can be used to compile the program with either (or both) of the subroutine files.

7.5 The Main CM Fortran Program (main.fcm)

The CM Fortran program main.fcm does three things:

- It initializes its arrays by assigning
 - a = 3.0
 - b = random numbers between 0.0 and 1.0
 - c = 19.0
 - d = 0.0
- It evaluates the formula d = (b*b+c)/sqrt(3.69*a+25.0*b) twice: first, by a ordinary CM Fortran expression (which is internally compiled into DPEAC code by the CM Fortran compiler); second, by a call to the host interface function NODECALC.
- The program then prints out the argument arrays and the computed results, for each of the two methods, to demonstrate that the two methods do in fact return the same values.

The main.fcm program is as follows:

```
program main
      parameter (length=32)
      real a(length), b(length), c(length)
      real dh(length), dn(length)
      a=3.0
      b=0.0
      call CMF_RANDOM(b)
      c=19.0
c Host calculation
      dh=0.0
      dh=(b*b+c)/sgrt(3.69*a + 25.0*b)
c Node calculation
      dn=0.0
      call NODECALC(a,b,c,dn)
c Display results for comparison
      print *,''
      print *, 'Computing d=(b*b+c)/sqrt(3.69*a + 25.0*b):'
      print *,' Item ',' A= ',' B= ',' C= ',' Host ','
Node '
      do 10 i=1, length
          print 900, i, a(i),b(i),c(i),dh(i),dn(i)
 10
      continue
      print *,''
      stop
 900 format (i6,f6.2,f6.2,f6.2,f6.2,f6.2)
       end
```

7.6 The Host Interface File (host.c)

The host interface file contains a single function, nodecalc_, which does three things:

- It calls CMRT_desc_get_cm_location once for each of the array arguments to get the actual node memory locations of the arrays.
- Because all the array arguments must have the same size and shape, the host interface function calls CMRT_desc_get_subgrid_size just once to get the subgrid size of the array arguments.
- Finally, the host interface function makes a call to the corresponding nodecalc function to execute the DPEAC routine.

The host.c host interface file is as follows:

```
#include<cm/cmrt.h>
void nodecalc_ (a,b,c,d)
     CMRT desc_t a,b,c,d;
{
  CMCOM cm address_t aloc,bloc,cloc,dloc;
  int size;
  /* get memory location for each array */
  aloc=CMRT desc get cm location(a);
  bloc=CMRT desc get cm location(b);
  cloc=CMRT desc get cm location(c);
  dloc=CMRT desc get cm location(d);
  /* subgrid size is same for all arrays */
  size=CMRT desc get subgrid size(a);
  /* call node interface function */
  nodecalc(aloc,bloc,cloc,dloc,size);
}
```

7.7 The Node Interface File (interface.pe)

The node interface file contains one node interface function, CMPE_node. CMPE_node takes the array addresses and subgrid size provided by the host function and passes them directly to the DPEAC (or CDPEAC) subroutine.

The interface.pe node interface file is as follows:

```
void CMPE_nodecalc(aloc,bloc,cloc,dloc,size)
        unsigned aloc,bloc,cloc,dloc,size;
{
        CMPE_nodecalc(aloc,bloc,cloc,dloc,size);
}
```

Note: This file is passed through a filter, **mkpestubs**, which converts it into an appropriate C code file. (This filtering step is handled internally by the makefile.)

7.8 The DPEAC Subroutine File (dpeac_code.dp)

This file contains the DPEAC version of the arithmetic subroutine:

#include <cmsys/dpeac.h> dpentry _CMPE_nodecalc,0,0 ! Entry point ! By convention, function args are in SPARC "input" ! registers, %i0, %i1, etc. ! Symbolic names for registers: ! Note that "%" prefix is used explicitly in code ! to make SPARC/VU register distinction clear. # define A i0 # define B i1 # define C i2 # define D i3 # define Size i4 ! By default, CM Fortran sets vector length to 8, ! and vector mask mode to "always". The following ! is insurance; when it is not needed, it is simply redundant set_vector_length_and_vmmode 8, always #define VECTOR LENGTH 8 ! Formula being evaluated is: ! d=(b*b+c)/sqrt(3.69*a + 25.0*b) Loop: floadv [%B]:4, V2 ! (Short format, memory stride) ! Load subgrid slice of B into V2, striding by 4 bytes for each of ! the 8 vector elements. add %B, (4*8), %B ! (SPARC instruction) ! Bump array pointer B to next slice 1 in subgrid (4 bytes * 8 elements) floadv [%C]:4, V3; \ fmadav V2,V2,V3! (Short format, chain-loading) ! Load subgrid slice of C into V3, ! striding by 4 for 8 elements, ! and mult-add V3=(B*B)+C in same 1 operation. add %C,(4*8),%C ! (SPARC instruction) ! Bump array pointer B to next slice

! in subgrid (4 bytes * 8 elements)

CMOST Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation

floadv [%A]:4, V4; \
fmulv V4, 0r3.69, V5 \
! (Immediate format, chain-loading)
! Load subgrid slice of A into V4,
! striding by 4 for 8 elements,
! and multiply V5=(3.69*V4) in same
! operation.
add %A, (4*8), %A ! (SPARC instruction)
! Bump array pointer A to next slice
! in subgrid (4 bytes * 8 elements)
fmadav V2, 0r25.0, V5 ! (Immediate format)
! Mult-add V5=(25.0*B)
fisqtv V5, V5 ! (Short format)
<pre>Calculate V5=1/SQRT(V5)</pre>
fmulv V5, V3, V5 ! (Short format)
! Multiply V5=(V3*V5) .
<pre>fstorev [%D]:4, V5 ! (Short format, memory stride)</pre>
! Store result in D subgrid slice
! striding 4 bytes for 8 elements.
addcc %Size,-VECTOR_LENGTH,%Size \
! (SPARC instruction)
! Subtract vector length (8) from
! subgrid size argument to see if
! there are subgrid slices left
bne Loop ! (SPARC instruction)
! If result is non-zero,
! go back and do next subgrid slice.
add %D,(4*8),%D ! (SPARC instruction, DELAY SLOT)
! Bump array pointer D to next slice
! in subgrid (4 bytes * 8 elements)
dpretn ! (DPEAC Accessor Instruction)
1 Return from DPEAC subroutine

A few notes on the structure of this program:

- Note that the floadv and fstorev instructions explicitly specify the memory stride as 4. An alternative to this would be to set the value of the dp_stride_memory register to 4.
- CM Fortran sets the following VU control registers to these defaults:

dp_vector_length8dp_stride_rs10dp_stride_memory0dp_vector_mask_modealways

dp_vector_mask_direction right
dp_alu_mode_fast fast, not IEEE

Nevertheless, it is always a good precaution to set these registers to the values you require within your DPEAC code routines, to avoid unnecessary surprises should these defaults change.

Note that the array size is assumed to be a multiple of 8. Since the vector length is set to 8, there is no remainder, or "tail" of leftover elements. To handle a more general case, any "tail" of remaining values would need to be processed in a separate section of code, by resetting the vector length to the tail length, and repeating the calculation just once for the tail values.

7.9 The CDPEAC Subroutine File (cdpeac_code.cdp)

This file contains the CDPEAC version of the arithmetic subroutine:

```
#include <cm/cdpeac.h>
/* CDPEAC sample program.
   Formula being evaluated is:
   d=(b*b+c)/sqrt(3.69*a + 25.0*b) */
CMPE nodecalc(aloc,bloc,cloc,dloc,size)
     unsigned aloc, bloc, cloc, dloc, size;
ł
  /* Initialize SPARC registers for CDPEAC */
  dpsetup();
  /* By default, CM Fortran sets vector length to 8,
     and vector mask mode to "always". The following
     is insurance; when it is not needed, it is simply
     redundant */
  set_vector_length_and_vmmode(8,ALWAYS);
  /* Loop over each 8-element subgrid slice */
  for ( ; size ; size -= 8 );
  {
    loadv u(f,bloc,4,V2); /* (Short format, memory stride)
                             Load subgrid slice of B into V2,
                              striding by 4 bytes for each of
                              the 8 vector elements. */
     bloc += (4*8);
                          /* Bump array pointer of B to new slice
                            in subgrid (4 bytes * 8 elements) */
```

```
join2(
                   /* (Join of memory and ALU operations) */
      loadv_u(f,cloc,4,V3), /* (Short format, chain-loading)
                            Load subgrid slice of C into V3,
                            striding by 4 bytes for each of
                            the 8 vector elements. */
    madav(f, V2, V2, V3)
                        /* Mult-add V3=(B*B)+C
                           in same operation. */
               /* (End of join2 macro) */
    );
  cloc += (4*8); /* Bump array pointer of C to next slice
                       in subgrid (4 bytes * 8 elements) */
  join2(
                   /* (Join of memory and ALU operations) */
      loadv_u(f,aloc,4,V4),
                        /* (Immediate format, chain-loading)
                          Load subgrid slice of A into V4,
                           striding by 4 for 8 elements. */
    mulvi(f,V4,3.69,V5)
                           /* multiply V5=(3.69*V4)
                           in same operation. */
               /* (End of join2 macro) */
    );
   aloc += (4*8);
                       /* Bump array pointer of A to new slice
                           in subgrid (4 bytes * 8 elements)*/
  madavi(f,V2,25.0,V5); /* (Immediate format)
                          Mult-add V5=(25.0*B) */
   isqtv(f,V5,V5);
                       /* (Short format)
                          Calculate V5=1/SQRT(V5) */
   mulv(f,V5,V3,V5);
                           /* (Short format)
                          Multiply V5=(V3*V5) */
  storev_u(f,dloc,4,V5);
                          /* (Short format, memory stride)
                          Store result in D subgrid slice
                           striding 4 bytes for 8 elements. */
   dloc += (4*8);
                       /* Bump array pointer of D to new slice
                           in subgrid (4 bytes * 8 elements)*/
ł
/* Clean up VU control registers -- NOTE: not always needed */
dpcleanup()
```

}

7.10 Makefile for the Sample Program (Makefile)

Below is a sample Makefile that can be used with the UNIX utility program make to compile and link the sample program described above.

For those who have not used make before, all you have to do is place the five code files plus this Makefile into the same directory, set that directory as the current one (i.e., cd to it in UNIX), and then type make to build the program. (You will want to be logged on to a CM-5 partition manager when you do this, so that you will have access to the appropriate compilers and libraries.)

Note: When compiling this program with make, you can select either of the two subroutine code files by providing an appropriate argument. For example:

make dpeac builds the DPEAC version of the program (run_dp). make cpdeac builds the CDPEAC version (run_cdp).

By default, this Makefile builds both executable versions of the program.

Once you have used make to build the executable files (run_dp and/or run_cdp), you can run the program by typing the appropriate executable file name. (Again, you'll want to be logged on to a CM-5 partition manager.)

The Makefile shown here performs a number of different operations to bring the pieces of the sample program together:

- The main CM Fortran program is compiled by cmf to produce two object files, one for the PM (main.o) and one for the nodes (main.pe.o).
- The host interface program is compiled by cc, producing an object code file (host.o) for the PM.
- The node interface program is compiled by dpcc and then passed through a stubs filter (mkpestubs) to produce a PM object file (pe-call.o).
- The appropriate subroutine file(s) are assembled by dpas, producing node object files (dpeac_code.o and/or cdpeac_code.o).
- Finally, the various object code files are linked together (again by cmf) to produce the executable file(s) (run_dp and/or run_cdp).

The Makefile also includes a number of "suffix rule" definitions, which describe how the various code source files are compiled.

The Makefile is as follows:

```
# Makefile to assemble C/DPEAC example programs
# By William R. Swanson, 5/5/93
# _____
# === Setup Definitions ===
# Don't display commands while building program
.SILENT:
# Alias macros that are used to clarify Make syntax
SOURCE FILE = $<
OBJECT_FILE = $@
# debugging: set to -g to compile for debuggers
DEBUG
         - 100
# === Target File Names ===
# Names of final executable files
DPEAC EXECUTABLE = run dp
CDPEAC_EXECUTABLE = run_cdp
# Names of source and object files
MAIN
        = main
HOST_INTF = host
NODE INTF = interface
DPEAC_CODE= dpeac_code
CDPEAC_CODE = cdpeac_code
# Object file sets
HOST_OBJS = $ (MAIN) .o $ (HOST_INTF) .o $ (NODE_INTF) .o
DPEAC_NODE_OBJS = $(MAIN).pe.o $(DPEAC_CODE).pe.o
CDPEAC_NODE_OBJS = $(MAIN).pe.o $(CDPEAC_CODE).pe.o
DPEAC_OBJS = $ (HOST_OBJS) $ (DPEAC_NODE_OBJS)
CDPEAC_OBJS
            = $(HOST_OBJS) $(CDPEAC_NODE_OBJS)
# === Top-level Rules ===
# By default, trigger build of both executables
default: dpeac cdpeac
# To rebuild, do a clean and then trigger both builds
scratch: clean default
# Trigger build of just dpeac executable
dpeac: $ (DPEAC_EXECUTABLE)
# Trigger build of just cdpeac executable
cdpeac: $(CDPEAC_EXECUTABLE)
```

```
# === Cleanup Rules ===
cleanobj:
     echo "Removing old objects, stub files, etc."
     rm -f *.o *.s $(NODE INTF).c
     rm -f *# *#[0-9]* *% *~
clean: cleanobj
     echo "Removing old executable files"
     rm -f $(DPEAC EXECUTABLE) $(CDPEAC EXECUTABLE)
# === Program-specific Build Rules ===
# CMF driver is used to handle linking:
LINKER
         = $(CMF)
LINKFLAGS = $ (CMFFLAGS)
# Main linking step that builds the executable program:
$ (DPEAC EXECUTABLE) : $ (DPEAC OBJS)
      echo "Linking ($(LINKER)) $(DPEAC_OBJS)"
      echo "to make executable file \"$(DPEAC_EXECUTABLE)\""
      $(LINKER) $(LINKFLAGS) $(DPEAC_OBJS) -0 $(DPEAC_EXECUTABLE)
# Main linking step that builds the executable program:
$ (CDPEAC EXECUTABLE) : $ (CDPEAC OBJS)
      echo "Linking ($(LINKER)) $(CDPEAC_OBJS)"
      echo "to make executable file \"$(CDPEAC_EXECUTABLE)\""
      $(LINKER) $(LINKFLAGS) $(CDPEAC OBJS) -o
$ (CDPEAC EXECUTABLE)
# Host stubs obj file is produced from node interface file
interface.o: interface.c
# All other compilation steps are handled by suffix rules
# === Suffix Rules ===
# Add CMF and DPEAC suffixes to SUFFIX variable:
SUFFIXES += .fcm .dp .cdp .pe
# Clear out default suffix-list and install new list:
.SUFFIXES:
.SUFFIXES: $ (SUFFIXES)
# To compile a C file, run it through $(CC)
CC
          = cc
          = -DCM5_DASH -O $ (DEBUG)
CFLAGS
.c.o:
      echo "Compiling ($(CC)) $(SOURCE_FILE) into $(OBJECT_FILE)"
      $(CC) $(CFLAGS) -c $(OBJECT_FILE) $(SOURCE_FILE)
```

CMost Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation

```
# To compile a CMF file, run it through $(CMF)
# Note: This step produces _two_ object files: .o and .pe.o
CMF
          = cmf2.0
CMFFLAGS = -cm5 -vu -O -Zcmld -Bstatic $(DEBUG)
NOLINK
          = -C
LINK
.fcm.o:
      echo "Compiling ($(CMF)) $(SOURCE FILE) into
$(OBJECT_FILE) and $(OBJECT_FILE:.o=.pe.o)"
      $(CMF) $(CMFFLAGS) $(NOLINK) $(SOURCE_FILE)
# To assemble a DPEAC file, run it through $(DPAS)
          - /usr/bin/dpas
DPAS
DPFLAGS
             = -t
.dp.o:
      echo "Assembling ($(DPAS)) $(SOURCE_FILE) into
$(OBJECT FILE)"
      $(DPAS) $(DPFLAGS) -o $(OBJECT_FILE) $(SOURCE_FILE)
# To assemble a CDPEAC file, run it through $(DPCC)
# This produces one object file: .o
          - /usr/bin/dpcc
DPCC
DPCCFLAGS =
.cdp.o:
      echo "Assembling ($(DPCC)) $(SOURCE FILE) into
$(OBJECT FILE)"
      $(DPCC) $(DPCCFLAGS) -o $(OBJECT FILE) $(SOURCE FILE)
# To process a DPEAC node interface file, run it through
$ (MKSTUB)
          - /usr/bin/mkpestubs
MKSTUB
MKSTUBFLAGS
              = -n
.pe.c:
      echo "Processing ($(MKSTUB)) $(SOURCE FILE) into
$ (OBJECT FILE)"
      echo '#include <cm/cmcom_types.h>' > $(OBJECT_FILE)
      $(MKSTUB) $(SOURCE FILE) $(MKSTUBFLAGS) >> $(OBJECT FILE)
```

7.11 Sample Run of the Program

Here is a UNIX session in which the sample program is built and run. (The following assumes that you have logged on to the partition manager of a CM-5, and are currently in a directory containing the five code files and the makefile.)

```
%: make clean
Removing old objects, stub files, etc.
Removing old executable files
8: 1s
Makefile
                     host.c
                                          out
cdpeac_code.pe.cdp
                     interface.pe
dpeac code.pe.dp
                     main.fcm
8: make
Compiling (cmf2.0) main.fcm into main.o and main.pe.o
cmf [CM5 VecUnit 2.0 Beta 2]
Compiling main.fcm
Compiling (cc) host.c into host.o
Processing (/usr/bin/mkpestubs) interface.pe into \
      interface.c
Compiling (cc) interface.c into interface.o
Assembling (/usr/bin/dpas) dpeac code.pe.dp into \
     dpeac_code.pe.o
Linking (cmf2.0) main.o host.o interface.o \
     main.pe.o dpeac_code.pe.o \
     to make executable file "run dp"
cmf [CM5 VecUnit 2.0 Beta 2]
Linking...done.
Assembling (/usr/bin/dpcc) cdpeac_code.pe.cdp into \
     cdpeac_code.pe.o
Linking (cmf2.0) main.o host.o interface.o \
     main.pe.o cdpeac code.pe.o \
     to make executable file "run cdp"
cmf [CM5 VecUnit 2.0 Beta 2]
Linking...done.
```

24.1u 16.5s 2:22 28% 0+676k 21+652io 177pf+0w

VU Programmer's Handbook

%: run_dp

Computin	ng d=(]	b*b+c)	/sqrt(3	3.69*a ·	+ 25.0*b):
Item	A=	B=	C=	Host	Node
1	3.00	0.77	19.00	3.56	3.56
2	3.00	0.77	19.00	3.55	3.55
3	3.00	0.67	19.00	3.68	3.68
4	3.00	0.59	19.00	3.81	3.81
5	3.00	0.19	19.00	4.78	4.78
6	3.00	0.44	19.00	4.09	4.09
7	3.00	0.20	19.00	4.73	4.73
•	• •	< other	values o	mitted >	
30	3.00	0.88	19.00	3.44	3.44
31	3.00	0.99	19.00	3.34	3.34
32	3.00	0.39	19.00	4.21	4.21

FORTRAN STOP

%: run_cdp

Computin	ng d=(b*b+c)	/sqrt(3	8.69*a	+ 25.0*b):
Item	A=	B=	C=	Host	Node
1	3.00	0.06	19.00	5.34	5.34
2	3.00	0.88	19.00	3.43	3.43
3	3.00	0.24	19.00	4.60	4.60
4	3.00	0.25	19.00	4.60	4.60
5	3.00	0.54	19.00	3.90	3.90
6	3.00	0.04	19.00	5.48	5.48
7	3.00	0.91	19.00	3.41	3.41
•		< other	values of	mitted >	
30	3.00	0.50	19.00	3.97	3.97
31	3.00	0.41	19.00	4.16	4.16
32	3.00	0.06	19.00	5.38	5.38

FORTRAN STOP

Appendixes

.

Appendix A VU Memory Mapping

This appendix describes in more detail the relationship between the physical and virtual memory mappings of the CM-5 vector units. Note: The diagrams shown here are a simplification of the detailed memory maps provided in Appendix B.

A.1 VU Physical Memory Mapping

The SPARC IU's physical memory is divided up into memory regions, one for each possible VU grouping. The memory regions are located at physical address N0000000 hex, where N is one of:

Memory Region (N)	Purpose
0-3	VU 0-3 memory and data regs (read/write).
8	All VUs (write only).
9	VUs 0 and 1 (write only).
В	VUs 2 and 3 (write only).
F	VU control registers and ROM.

Within each of the VU memory regions (with the exception of the control register region, described separately below) there are three subdivisions, indicated by the second hex digit of the physical address:

Physical Address (hex)	Purpose
N80mmmmmm	Instruction memory space.
Noommmmmm	Data memory space.
N40000 <i>mmm</i>	VU data registers.

In each case, the *mmmmmm* indicates the range of addresses permitted within the corresponding memory space.

A.1.1 VU Memory Spaces


The data space and instruction space of a VU memory region in fact refer to the same piece of VU memory. A single memory location can thus be accessed in two ways: by an *instruction space* address, which triggers a VU operation, or by a *data space* address, which does not.

VU instruction space memory addresses trigger VU operations. A VU operation begins when a singleword or doubleword DPEAC instruction is written to an address in instruction space memory. The address written to provides the memory operand for the DPEAC instruction. The VU space in which the address is located selects the VUs that execute the instruction.

VU data space memory provides access to the parallel memory of the VUs without an accompanying VU operation. Data space memory operations are treated as normal memory accesses.

A.1.2 VU Parallel Stack and Heap


The memory region referred to by the data and instruction areas includes two regions: *parallel stack* and *parallel heap*. These occupy "stripes" of memory across the memory regions of all possible VU groupings:



A.1.3 VU Register Spaces

The VU data register region occupies 128 words of space, from physical address N40000000 to N400001FF hex. This memory region corresponds to the 128 registers (R0 - R127) accessible through DPEAC.

The VU *control register region* of VU physical memory is itself subdivided into regions for each possible VU combination.



Again, N represents the seven possible combinations of VUs, as listed above. Remember that the pair of VUs on a single chip share all control registers except for dp_vector_mask and dp_vector_mask_buffer. Any change to a shared register affects both VUs that share it.

A.2 VU Virtual Memory Mapping

The virtual memory mapping for each CM node is established by CMOST, the CM-5 operating system. The VU memory and register regions are mapped into virtual memory by function, rather than by VU:


Virtual Address (hex)	Purpose
4000000	Instruction space stack regions.
6000000	Instruction space heap regions.
80000000	Data space stack regions.
A000000	Data space heap regions.
C000000	VU register (control and data) regions.

CMost Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation


Address Offset (hex)	Purpose
00000000	VU 0 region.
0400000	VU 1 region.
0800000	VU 2 region.
0000000	VU 3 region.
1000000	All VUs region.
14000000	VU 0/1 region.
18000000	VU 2/3 region.

Each of the five virtual memory regions is divided into VU regions, with offsets as follows:

Pictorially, the virtual memory mapping is as follows:



The VU control and data registers for each VU combination are mapped together into a single region:



A.3 VU Virtual Memory Symbolic Constants

For each virtual memory region and VU combination, there is a corresponding symbolic constant that specifies the starting address of the corresponding memory region. These constants are defined in the header file <cmsys/dp.h>. The names and current values of these constants are shown in the tables below:

Instruction Space Stack:

VU Region	Programming Constant Name	Address (hex)
VU 0	DPV_STACK_INST_PORT_0	0x40000000
VU 1	DPV_STACK_INST_PORT_1	0x44000000
VU 2	DPV_STACK_INST_PORT_2	0x48000000
VU 3	DPV_STACK_INST_PORT_3	0x4c000000
All VUs	DPV_STACK_INST_PORT_ALL	0x50000000
VU 0/1	DPV_STACK_INST_PORT_0_AND_1	0x54000000
VU 2/3	DPV_STACK_INST_PORT_2_AND_3	0x58000000

Instruction Space Heap:

VU Region	Programming Constant Name	Address (hex)
VU 0	DPV_HEAP_INST_PORT_0	0x60000000
VU 0	DPV_HEAP_INST_PORT_1	0x64000000
VU 0	DPV_HEAP_INST_PORT_2	0x68000000
VU 0	DPV_HEAP_INST_PORT_3	0x6c000000
All VUs	DPV_HEAP_INST_PORT_ALL	0x70000000
VU 0/ 1	DPV_HEAP_INST_PORT_0_AND_1	0x74000000
VU 2/3	DPV_HEAP_INST_PORT_2_AND_3	0x78000000

Data Space Stack:

VU Region	Programming Constant Name	Address (hex)
VU 0	DPV_STACK_DATA_0	0x80000000
VU 1	DPV_STACK_DATA_1	0x84000000
VU 2	DPV_STACK_DATA_2	0x88000000
VU 3	DPV_STACK_DATA_3	0x8c000000
All VUs	DPV_STACK_DATA_ALL	0x90000000
VUs 0/1	DPV_STACK_DATA_0_AND_1	0x94000000
VUs 2/3	DPV_STACK_DATA_2_AND_3	0x98000000

Data Space Heap:

VU Region	Programming Constant Name	Address (hex)
VU 0	DPV_HEAP_DATA_0	0xa0000000
VU 1	DPV_HEAP_DATA_1	0xa4000000
VU 2	DPV_HEAP_DATA_2	0xa8000000
VU 3	DPV_HEAP_DATA_3	0xac000000
All VUs	DPV_HEAP_DATA_ALL	0xb0000000
VU 0/1	DPV_HEAP_DATA_0_AND_1	0xb4000000
VU 2/3	DPV_HEAP_DATA_2_AND_3	0xb800000

VU Data Registers:


VU Region	Programming Constant Name	Address (hex)
VU 0	DPV_DATA_REGS_0	0xc0800000
VU 1	DPV_DATA_REGS_1	0xc4800000
VU 2	DPV_DATA_REGS_2	0xc8800000
VU 3	DPV_DATA_REGS_3	0xcc800000
All VUs	DPV_DATA_REGS_ALL	0xd0800000
VU 0/1	DPV_DATA_REGS_0_AND_1	0xd4800000
VU 2/3	DPV_DATA_REGS_2_AND_3	0xd8800000

VU Control Registers (user area):

VU Region	Programming Constant Name	Address (hex)
VU 0	DPV_CTL_REGS_0	0xc0000000
VU 1	DPV_CTL_REGS_1	0xc4000000
VU 2	DPV_CTL_REGS_2	0xc8000000
VU 3	DPV_CTL_REGS_3	0xcc000000
All VUs	DPV_CTL_REGS_ALL	0xd0000000
VU 0/1	DPV_CTL_REGS_0_AND_1	0xd4000000
VU 2/3	DPV_CTL_REGS_2_AND_3	0xd8000000

A.4 VU Physical/Virtual Memory Correspondence

The diagram below summarizes the above description of the relationship between physical and virtual VU memory regions:



Appendix B VU Memory Maps


On the following pages are a two-sided memory and register map showing the overall layout of VU virtual memory and of the VU data and control registers, a one-page diagram showing the relationship between VU physical and virtual memory, and a quick-reference sheet showing the starting memory addresses of the various VU stack and heap regions.

. .

Control Registers hex (user and supervisor) otter 0x1FF	ert Sf ert Sf is SfW	ent Sf <u>10v</u> Sf 10v Sf 10v Sf 10s Sf 11gh Sf Green	 4 dp_interrupt_enable_green 4 dp_interrupt_enable_green 5 fW 6 0x133 6 dp_interrupt_cause_green 8 fW 6 0x134 6 0x136 7 0x136 7 0x137 6 dp_interrupt_cause_green 8 dp_inter	dp_mettor_mank_direction 0x120 dp_wector_mank_direction 0x1116 dp_wector_mank_direction 0x1118 dp_wector_mank_buffer 0x114 dp_wector_mank_buffer 0x114 dp_wector_mank_buffer 0x110 dp_wector_mank_buffer 0x110 dp_wector_mank_buffer 0x100 dp_wector_mank_buffer 0x100 dp_wector_mank_buffer 0x100 dp_atrida_manery 0x076 dp_atrida_manery 0x076 dp_ata_reduant 0x06 dp_mer_refreah 0x076	dp_ltag_backdoor SfW 0x048 dp_forceed_error SfW 0x040 dp_mory_accesd_error SfW 0x038 dp_mory_access_model SfW 0x038 dp_proc_bad_gradrees SfW 0x038 dp_proc_bad_gradrees SfW 0x038 dp_proc_bad_gradrees SfW 0x030 dp_proc_bad_gradrees SfW 0x030 dp_proc_bad_gradrees SfW 0x028 dp_proc_street SfW 0x018 dp_proc_street SfW 0x010 dp_proc_street SfW 0x010 dp_proc_street SfW 0x010 dp_proc_street SfW 0x010 dp_proc_street SfW 0x010
	Sample VU Region hex offset	Control Registers (Supervisor Area) Data Registers (128 Words)	Control Registers (User Area) 0x0000 0000	Thinking Machines Corporation Confidential and Proprietary	Key: Boxes indicate related registers * Indicates register with subfields (See listings on reverse side) sr sw Indicates supervisor read/write sw permission only
VU Regions hex offset	RESERVED 0x1FFF FFFF RESERVED 0x1E00 0000 NU<67 0x1A00 0000	800 600 400	ALL VU'S vu 7 vu 3 0x1000 0000 0x1000 0000 0x0E00 0000	VLB 0x0A00 0000 VU2 0x0800 0000 VU5 0x0600 0000 VU4 0x010 0000 VU0 0x0200 0000 VU0 0x0000 0000 VU0 0x0000 0000 VU0 0x0000 0000 VU0 0x0000 0000	lal Address Decoding: (binary) ciololololololololololololololololololol
Node Virtual Memory Map hex address	R ⁷ Bocal stack	ground statk oxeono oreo R 6 Control and Data Regs a oxeono ooro R 5 heap a oxeono ooro ooro	VU Data	R2 stack - 0x5000 0000 global heap 0x4000 0000 global heap 0x2010 0000 n n n nocal heap 0x2000 0000 nord n n nser n n	Virtual Address Decoding: (binary) RIRIDDDCCCCC000000000000000000000 31 28 24 20 16 12 8 4 RRR = Region select bits DDDD = VU Region select bits C C C = Control register area select bits 0 0 0 0 = Offset into selected region

:

Field Name: Pos: Size: dp_mc_mode_correct 0 1		do stride memory	Registers: (same bit)	(same bit positions, all flags)	Registers: (same bit	(same bit positions, all flags)
tect 0	Field Name:		dp_interrupt_{op}	(d)	dp_interrupt_{op}_green	green
		C	Field Name:	Pos:	Field Name:	Pos:
do me mode timina	dp_stride_memory_value	7	dp debug trap	0	dp_alu_inexact	0
dp mc mode size	Register: dp_	dp_vector_mask_mode	dp_invalid_register_address	-	dp_alu_divide_by_zero	
dp mc mode psize 6 2	ġ	Doe: Cita:	dp_invalid_memory_address	2	dp_alu_underflow	2
dp mc mode pnum 8 2		L 08. 0140.	dp_invalid_local_access	ŝ	dp_alu_overflow	
dp mc mode reserved 10 1	dp_vector_mask_mode_mem_cond	0	dp_register_write_collision	4	dp_slu_invalid	4
dp_mc_mode_refresh	dp_vector_mask_mode_alu_cond	e_alu_cond 8 1	dp_invalid_opcode	S	dp_alu_integer_overflow	i)
dp_mc_mode_preset 12 13	Development	(same hit meltione all flame)	dp_memory_sco	G	dp_alu_negative_unsigned	6
	E T		dp_memory_single	2	dp_alu_denorm_input	1
Register: dp_transaction_timer		dp_status, dp_status_enable	dp_internal_fault	œ	dp_set_enb	8
Field Name: Pos: Size:	Eleid Name:	Pos:	dp_memory_error	6		
du transaction timer preset 0 16	dp_status_inexact	0	dp_jtag_interrupt			
16	dp_status_divide_by_zero		dp_invalid_remote_access (no enable)			
	dp_status_underflow		ni_cause/clear_dr_count_negative	ه ۲۲		
Register: dp_mc_status	dp_status_overflow					
Field Name: Pos: Size:		-			Recister: dp_stack_limits	Lmits
			MBUS Transaction Fields	Fields		Pos: Size:
dp_mc_status_reserved 0 3	dp_status_negative_unsigned		Register: dp_bad_ado	dp_bad_address_high		
	dp_status_denorm_input				dp_stack_limits_lower	
Destated in forced error	dp_status_zero_result		Field Name: dp. bad_address_high	do high	dp_stack_limits_upper	16 15
			4 m.s. bits of physical address	dress		
Field Name: Pos: Size:					Register: dp_heap_limits	nits
dp_forced_error_ecc 0 8	dp_status_int_carry	11	Field Name: dp_bad_address_type	as_type	Field Name:	Pos: Size:
dp_forced_error_mode 8 1	dp_scatus_iniinice_result		value: transaction type:	type:	dp heap limits lower	0 15
1	do status denorm result		0 write		dp heap limits upper	16 15
Register: dp_mc_refresh	do status unordered	5	1 read			
Field Name: Pos: Size:			-	ralidate		1
de me refreek timer 16 13	dp_status_deno	17	3 coherent read	ad te and		
				ite and		
Register: dp_mbus_port	Register: dp.	dp_bad_address_high	5 coherent read and invalidate	ad and ite		
Field Name: Pos: Size:	Eleid Name:	Pos: Size:	6-15 reserved			
dp mbus mvend 0 4	dp_bad_address_high	0 4	Field Name: dp_bad_address_type	iss_type		
4	dp_bad_address_transaction_type 4	Isaction_type 4 4	value: transaction type:	type:		
dp_mbus_mdev 8 8	dp_bad_address_transaction_size 8	nsaction_size 8 3				
dp_mbus_tmc 16 16			u byte 1 halfword		Sublidia	
			-			
	Hegister:		3 doubleword			ļ ;
Field Name: Pos: Size:	Field Name:	102: SIZE:			Thinking Machines Corporation	loration Letery
dp_alu_mode_round 0 2	dp_id_1sb	-	6 64 bytes			
dp_alu_mode_fast 2 1	dp_element	4	7 128 bytes	i		



VU Heap

VU Stack

	2/3	OxA800 0000 DPV_HEAP_DATA_2_AND_3	B5	Data Space	2	Ox8800 0000 DPV_STACK_DATA_2_AND_3
Thinking Machines Corporation Confidential and Proprietary 미나그 ⓒ 1993 (write only regions)	nn 2/3	0x6800 0000 dpv_heap_inst_port_2_and_3	R3	Instruction Space	R2	0x4800 0000 DFV_STACK_INST_PORT_2_AND_6
	۲/o	0xA400 0000 DPV_HEAP_DATA_0_AND_1	R5	Data Space	F ⁴	Ox8400 0000 DPV_STACK_DATA_0_AND_1
	40 n	0x6400 0000 dpv_heap_inet_port_0_and+_1	R3	Instruction Space	B2	0x4400 0000 DFV_STACK_INST_FORT_0_AND_1
hinking Machli Confidential al [미규크] (Wr	SUV	0xB000 0000 dfv_heap_data_all	R5	Data Space	R 4	0x9000 0000 DPV_STACK_DATA_ALL
Parallel Memory Addressing	ALL	0x7000 0000 dfv_heap_inst_port_all	R3	Instruction Space	BS	Ox5000 0000 DPV_STACK_INST_PORT_ALL
	e l	OxACOO 0000 dpv_heap_data_3	R5	Data Space	R4	Ox8C00 0000 DPV_STACK_DATA_3
	N –	Ox6C00 0000 DFV_HEAP_INST_PORT_3	R3	Instruction Space	R2	0x4C00 0000 dpv_stack_inst_port_3
	- 7	0xA800 0000 dpv_heap_data_2	R5	Data Space	R4	Ox8800 0000 dpv_stack_data_2
		0x6800 0000 dfv_heap_inst_port_2	R3	Instruction Space	R2	0x4800 0000 dpv_stack_inst_port_2
	-	0xA400 0000 dpv_heap_data_1	R5	Data Space	R4	0x8400 0000 dpv_stack_data_1
	1 U 1	0x6400 0000 DPV_HEAP_INST_PORT_1	R3	Instruction Space	R2	Ox4400 0000 DPV_STACK_INST_PORT_1
	0	0xA000 0000 dpv_heap_data_0	R 5	Data Space	R4	0x8000 0000 dpv_stack_data_0
	0 N -	0x6000 0000 dpv_heap_inst_port_0	R3	Instruction Space	R2	0x4 000 0000 dpv_stack_inst_port_0


Appendix C

VU Pipeline


C.1 VU Instruction Pipeline

The VU accelerator chips execute vector instructions in a pipelined fashion, so that the operations on successive elements of vector operands can begin on successive clock cycles.

There are 9 stages to the VU pipeline, each two SPARC cycles long, through which a VU operation must pass for each element of a vector operand.



A new vector element is started at each VU pipeline stage. Thus, the result of the operation for element 0 is not generally available until four operations later.



For example, assuming a four-element vector length, the pipeline pattern is:

Generally, a destination register (rD) is readable four vector element operations later. For example, the upper marked box in the diagram above shows a register written in the second half of the eighth VU pipeline stage for element 0. The lower marked box shows the same register being read as an operand in the first half of the fourth stage for element 0 of the next vector operation. The read takes place in the succeeding SPARC cycle to the register write, so the value read will be the value written to the register. Any attempt to read the register earlier than shown above will return the prior contents of the register instead.

C.1.1 Pipeline Hazards

When two or more vector operations are executed in sequence, the VU chips attempt to execute them without breaking the pipeline, so that their execution can overlap. This creates the potential for *pipeline hazards*, conditions in which otherwise correctly written instructions can execute improperly when overlapped in the VU pipeline. These pipeline hazards can be corrected in one of two ways:

- by inserting a dpsynch instruction (see Section 4.4.1) between the offending instructions to prevent pipeline overlap
- by using the [no]pad modifier to insert padding between instructions
- by rewriting the instructions so the hazard condition no longer exists

There are seven possible pipeline hazards:

Hazard 1: Reading from a register written fewer than 4 VU operations ago.

The results of an operation typically cannot be used until 4 operations later. By default, the VUs pad all operations to a vector length of 4 (including scalar operations). Thus, an operation of vector length 2 is executed as: *operation0*, *operation1*, NOP, NOP. This avoids hazards as long as vectored data is always accessed from ascending registers, since the result from the first vector element of one vectored instruction will not be needed until the beginning of the next vectored instruction, which is guaranteed (by the padding) to be 4 operations later. There are three exceptions to this rule, described under Hazards 2, 3, and 4 below.

Hazard 2: Storing a register value to memory after fewer than 7 SPARC cycles.

If an instruction stores data to memory from a vector of registers, and the data in the registers is the result of an arithmetic operation, the data must be written to the registers 7 pipeline stages before it is stored in memory (for doubleprecision), or 5 pipeline stages (for single-precision data). This implies that a vector length of 7 or more is required for the data to be stored correctly, assuming registers are computed in the order in which they are stored on the subsequent instruction (for example, in ascending Rnn order).

Performance Note: The dpas assembler, by default, avoids this hazard by inserting an fnops operation before all instructions that perform stores. Such operations are padded to 8 cycles. This is effectively the same as assembling the instruction with a pad modifier of pad: 8.

Hazard 3: Memory indirection after fewer than 8 SPARC cycles.

If an instruction uses indirect addressing of memory, and the vector of indirection offsets (*Ria*) is calculated by an arithmetic operation, each offset must be written to its register at last 8 pipeline stages before it is used. Thus, assuming the offsets are used in the order in which they were computed (for example, in ascending *Rnn* order), a vector length of 8 is required for this instruction sequence to work correctly. This does not apply to indirect regster accessing, which has the normal latency of 4 operations.

Performance Note: The dpas assembler, by default, avoids this hazard by inserting an fnops operation before each instruction that uses memory indirection, effectively padding it out to 8 cycles. (This is effectively the same as assembling the instruction with a pad modifier of pad:8.)

Hazard 4: Loading from second ALU operand after fewer than 3 cycles.

A relaxation of the 4-cycle latency rule is that a number of arithmetic operations (specifically, those that use the ALU circuitry of the accelerator chip) only require their second ALU operand (the first operand for shift operations) to have been written at least 2 operations previously rather than 4. This is because the second operand is read 2 cycles later in the pipeline than operands are normally read. The operations for which this exception applies are:

- neg and not
- enc, clas, exp, and mant
- type conversion operations: cvtf, dftof, ftodu, etc.
- shifts: sh1, shr, etc. (first operand, value to be shifted)
- add, sub
- sub
- 2-operand bitwise logicals: and, nand, xor, etc.
- comparisons: cmp, le, gt, etc.
- triadics: dum, mad, msb, etc. (the operand that is not in the multiply)

An additional hazard occurs with this 2-cycle latency operand because it is read 2 cycles later in the pipeline. In a vector operation of these instructions, in the last two element calculations, the second operand register (as it is being strided) is vulnerable to loads (from memory, or from ACC or EPC operations) of that register done in the first two cycles of the next instruction.

Hazard 5: Accessing a VU register from the SPARC while the reg is in use.

Another hazard occurs when the SPARC reads or writes registers (via the dprd and dpwrt instruction) that are being read or written by a currently active instruction. The dprd and dpwrt operations are not synchronized to the pipelined instruction stream by the accelerator chip, and therefore can interact unpredictably. When the SPARC reads a register, as many as three of the previous instructions can be actively writing the register. When the SPARC writes a register, only the immediately preceding instruction can be active.

Performance Note: dpas automatically inserts synchronization code before dprd and dpwrt instructions to avoid this hazard, though this can be disabled.

Hazard 6: Generating status bits in a VU that is subsequently disabled.

The current implementation of the accelerator architecture has hazard potential when collecting status. Two VUs are housed on each accelerator chip. If an instruction is issued that collects meaningful status into vector_mask for one VU of a pair, and the next instruction is issued only to the other VU on the same chip, the vector_mask register will be corrupted in the disabled VU, effectively losing the status collected by the first instruction. To correct for this, rather than disabling the VU, you can operate it with conditionalization enabled and a vector mask of 0's.

Hazard 7: Chain loading into destination register of a VU exchange.

The current implementation of the assembler architecture disallows chain loading into a register that is also used as the destination register when the **exchange** modifier is used. In particular, the following is illegal:

dumovev V2,V2; duloadv [%i1],V2; exchange

This must be recoded to use different source and destination registers in the arithmetic operations. For example,

dumovev V2,V6; duloadv [%i1],V2; exchange

C.1.2 Avoiding Pipeline Hazards

You can avoid hazards by applying the following usage guidelines in writing your code:

- 1. Always use aligned vectors: start operations on vector register boundaries (that is, refer to vector registers by name, V0, V1, etc.) and process vectors in ascending order (always use a positive stride).
- 2. Do not use scalar registers (S0 through S31) simultaneously as scalar and as vector operands.
- 3. Don't override the sync default in dprd and dpwrt instructions, and don't override the pad:8 default in DPEAC instructions.
- 4. When executing an operation that generates status bits, don't execute a subsequent instruction that deselects some of the VUs.
- 5. Don't chain load into the rD operand in an exchange operation.

CMost Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation

Appendix D VU Arithmetic Operations

This appendix presents a description of each of the arithmetic operations provided by the CM-5 vector units, including information about the VU status bits that are modified by each operation.

D.1 Arithmetic Status Results

The computation of each element in a scalar or vector arithmetic operation generates status information. Arithmetic status is written to the dp_status mode register as an 18-bit value after each individual computation. Each bit of this status word indicates a particular item of status.

The dp_status mode register is overwritten after each individual computation. Therefore, one cannot retrieve the status bits for each vector element in a vector operation. Instead, bits can be chosen to contribute to (be logically OR-ed into) a single status bit that is shifted into the vector mask.

The table below lists the bits in the dp_status control register, along with their programming mask symbols, as defined by the DPEAC and CDPEAC header files. The symbols shown are defined as integer masks for the indicated bit.

The first five status bits, marked with (*), are the exceptions defined by the IEEE754 Floating-Point Arithmetic Standard.

Note: The opcode descriptions in Section D.2 include a list of status bits for each opcode, indicating which of the status bits *may* be set to 1 by the opcode. Any status bits not included in an opcode's list are always set to zero by the operation.

Bit	Mask Symbol	Status
0	DP_STATUS_ENABLE_MASK_INEXACT	Float result is inexact(*)
1	DP_STATUS_ENABLE_MASK_DIVIDE_BY_ZERO	Division by zero(*)
2	DP_STATUS_ENABLE_MASK_UNDERFLOW	Float underflow(*)
3	DP_STATUS_ENABLE_MASK_OVERFLOW	Float overflow(*)
4	DP_STATUS_ENABLE_MASK_INVALID_OPERATION	Invalid operation(*)
5	DP_STATUS_ENABLE_MASK_INT_OVERFLOW	Integer overflow
6	DP_STATUS_ENABLE_MASK_NEGATIVE_UNSIGNED	Negative integer result
7	DP_STATUS_ENABLE_MASK_DENORM_INPUT	Float input denormalized
8	DP_STATUS_ENABLE_MASK_ZERO	Float/integer result of zero
9	DP_STATUS_ENABLE_MASK_POSITIVE	Float/integer result positive
10	DP_STATUS_ENABLE_MASK_NEGATIVE	Float/integer result negative
11	DP_STATUS_ENABLE_MASK_INTEGER_CARRY	Integer carry
12	DP_STATUS_ENABLE_MASK_INFINITY	Float result is +/- infinity
13	DP_STATUS_ENABLE_MASK_NAN	Float result is a NaN
14	DP_STATUS_ENABLE_MASK_DENORM	Float result is denormal
15	DP_STATUS_ENABLE_MASK_UNORDERED	(Internal, do not use)
16	DP_STATUS_ENABLE_MASK_UNDER	(Internal, do not use)
17	DP_STATUS_ENABLE_MASK_DENO	(Internal, do not use)

The status bits are defined as follows:

- inexact is asserted when the delivered result after rounding differs from what would have been computed were both the exponent range and precision unbounded. inexact is never asserted when invalid is active.
- divide_by_zero is active when a division by zero is attempted, and the operands are not invalid.
- underflow is active when an IEEE floating-point underflow is detected after rounding. This flag is also active when an IEEE denormalized number is clipped to zero in fast mode. underflow is never active when an integer result is produced.

Implementation Note: Currently, the underflow signal is generated by the logical OR of the under status with the logical AND of the deno and zero status bits.

• overflow is active when a floating-point result exceeds in magnitude, after rounding, the largest finite number in the destination format, were the exponent range unbounded. It is never active when the result of a computation is an integer.

- invalid_operation becomes active when any of the following occur:
 - 1. A floating-point operation that generates status has a signaling NaN as an operand.
 - 2. Two infinities with opposite signs are added.
 - 3. An infinite floating-point number is an operand in a floating-pointto-integer conversion. In this case, the result is saturated to the maximum integer of the proper sign, and int_overflow is set.
 - 4. An attempt is made to convert to an integer a floating-point number that is out of the range of the integer. In this case, the result is saturated to the maximum integer of the proper sign, and the int_overflow bit is set.
 - 5. A NaN is an operand in a floating-point-to-integer conversion. The result will be a zero, and the zero flag will be raised.
 - 6. An attempt is made to multiply 0 times infinity.
 - 7. An attempt is made to divide 0 by 0 or infinity by infinity.
 - 8. A square root of a non-zero number less than zero is attempted.
- The int_overflow flag is raised when an integer result is to be produced from an arithmetic operation or conversion, and an overflow occurs. This occurs in the following situations:
 - 1. For two's complement addition, this is the XOR of the *msb* and the *msb*+1 bits.
 - 2. For unsigned results, this is the value of the *msb*+1 bit, if the operands are both positive.
 - 3. For conversions, this occurs when a floating-point number outside the range of a destination integer is converted to integer. (This is similar to the "v" overflow bit that one would see on a microprocessor.)
 - 4. For integer multiplication, this occurs when a 1 is found in the upper half of the result.
- negative_unsigned is active when a negative result is generated for an unsigned integer during arithmetic and conversions. The result is forced to zero, and the zero flag is set.

- denorm_input is active when a denormal operand is detected. This flag
 can be active regardless of the underflow handling mode.
- **zero** is active when the integer or floating-point result is zero. Negative floating-point zero is also indicated with this flag.
- positive is active when the integer result is not zero or positive, or the floating-point result is not zero, positive, or a NaN. In the current implementation, the pos-result signal is generated by the logical NOR of the zero, negative, and nan-result bits (i.e., positive is set when these are all clear).
- negative is used during comparison operations, to indicate that the second operand is larger than the first operand. (For integer arithmetic operations, this flag is similar to the "S" or "N" flag found on microprocessors.) When an answer is in two's complement format, the negative flag will be the value of the msb of the result. When an unsigned result is produced, the negative flag will always be zero. In floating-point operations that produce status other than comparisons, the negative flag will be equal to the sign bit in the result. During conversions, negative will be equal to the sign of the result.
- Integer_carry indicates that a carry has been generated from the msb of the result in the ALU's adder during an integer arithmetic instruction. For shift instructions, integer_carry is equal to the bit to the left of the msb or the bit to the right of the lsb, depending on the direction of the shift.
- infinity indicates the floating-point result is an infinity of either sign.
- nan indicates that the result is a quiet NaN. It is valid for instructions that produce floating-point results in the ALU, with the exception of the enc and move instructions. The enc instruction will not set this status bit, even if a quiet or signaling NaN is created.
- denorm is active when the result after rounding and after fast mode clipping is an IEEE denormal number. It is not active when a result after rounding is an inexact zero. denorm indicates the class of the result and not necessarily the occurrence of the IEEE *tiny* condition.

In the current implementation, the denorm signal is generated by the logical AND of deno and the logical NOT of zero.

Implementation Note

The following signals are only used in the current accelerator implementation, and are included merely to facilitate testing.

- unordered is active for the comparison operation when at least one of the operands is a signaling or quiet NaN.
- under is active when an IEEE floating-point underflow is detected after rounding. It is never active when an integer result is produced.
- deno is active when the result after rounding and before fast mode clipping is an IEEE denormal number. It is not active when a result after rounding is an inexact zero. deno indicates the class of the result and not necessarily the occurrence of the IEEE tiny condition.

D.2 VU Arithmetic Operations

D.2.1 {i,di,f,df}abs

Takes the absolute value of its operand.

Possible status outputs:

invalid	Invalid operand; operand was a signaling NaN.
int-overflow	Result overflows the destination integer format.
zero	Result is zero.
positive	Result is not zero, negative, or a quiet NaN.
integer-carry	Integer carry out was generated during negation
	of a two's complement integer.
infinity	Result is an infinity.
nan	Result is a quiet NaN.
denorm	Result is a denormal number.
(deno)	Result is a denormal number before fast mode clipping.

D.2.2 {i,di,u,du,f,df}add, sub, subr

The add operation adds its first two operands. The sub operation subtracts the second operand from the first. The subr operation subtracts the first operand from the second.

Integer overflows during addition are signaled, but the result is not saturated. Negative results for unsigned integers are saturated to zero, and the negative-unsigned flag is asserted.

Note: The accelerator chip handles unsigned subtraction in a nonstandard way. Whenever a larger number is subtracted from a smaller number, the result is zero, rather than wrapping. This can occur in the unsigned variants of the subtract instructions and the triadics with negated operands.

Possible status outputs:

inexact	Result cannot be represented exactly.
underflow	Result underflows the destination format.
overflow	Result overflows the destination floating-point format.
invalid	Invalid operand; operand was a signaling NaN or
	operands are oppositely signed infinities.
int-overflow	Result overflows the destination integer format.
negative-unsign	ed
	A negative result was generated for an unsigned integer.
zero	Result is zero.
positive	Result is not zero, negative, or a quiet NaN.
negative	Result has a negative sign.
integer-carry	Integer carry out was generated.
infinity	Result is an infinity.
nan	Result is a quiet NaN.
denorm	Result is a denormal number.
(deno)	Result is a denormal number before fast mode clipping.

D.2.3 {i,di,u,du}addc, subc, sbrc

These three functions are similar to the add, sub, and subr operations, except that the addc, subc, and sbrc operations include a carry bit in the computation. The bits being shifted off of the vector mask (normally used for conditionalization) are used here as the carry input.

As a result, these operations always operate unconditionally, regardless of the setting of the vector_mask_mode control register and ignoring any use of the modifiers affectiong conditionalization (always, condmem, and condalu). If the vminvert modifier is used, the bit shifted from the vector mask is complemented before being used in the computation. If a memory operation accompanies these arithmetic operations, it is conditionalized normally by the vector mask bits.

Note: The accelerator chip handles unsigned subtraction in a nonstandard way. Whenever a larger number is subtracted from a smaller number, the result is zero, rather than wrapping. This can occur in the unsigned variants of the subtract instructions and the triadics with negated operands.

Possible status outputs:

int-overflow	Result overflows the destination integer format.	
negative-unsigned	A negative result was generated for an unsigned integer.	
zero	Result is zero.	
positive	Result is not zero or negative.	
negative	Result has a negative sign.	
integer-carry	Integer carry out was generated.	

Note: In the current implementation, for subc and sbrc, if the operands and carry are zero, then integer-carry is set to 1.

D.2.4 {u,du}and, andc, nand, or, nor, xor

These operations perform, respectively, a bitwise logical AND, a bitwise AND with the first operand complemented, a bitwise NAND, a bitwise OR, a bitwise NOR, and a bitwise XOR of the two operands.

Possible status outputs:

zero	Result is zero.
positive	Result is not zero.

D.2.5 {f,df}clas

Floating-point number class function. Produces an integer indicating the number class of the operand. (The size of the integer will be the size of the operand.) Does not flag signaling NaNs as an exception. Encodes the integer result as:

Integer Result	Interpretation
Hex 0001	Signaling NaN.
Hex 0002	Quiet NaN.
Hex 0004	Negative infinity.
Hex 0008	Negative normalized finite non-zero.
Hex 0010	Negative denormalized.
Hex 0020	Negative zero.
Hex 0040	Positive zero.
Hex 0080	Positive denormalized.
Hex 0100	Positive normalized finite non-zero.
Hex 0200	Positive infinity.

Possible status outputs:

positive

Always asserted.

D.2.6 {i,di,u,du,f,df}cmp

The generic cmp operation is supported only for completeness. More specific compares (such as fgtv) are preferred. For cmp, a third argument is given that specifies the compare code (0-7).

Possible status outputs:

invalid	Invalid operand; at least one operand is NaN.
zero	Operands are equal.
positive	Result is not zero, negative, or a quiet NaN.
negative	Second operand is greater than the first.
unordered	At least one operand is a NaN.

D.2.7 cvtf, cvtfi, cvti, cvtir

The general conversion opcodes (cvtf, cvtfi, cvti, and cvtir) are supported only for completeness. The specific conversion opcodes, such as ftoiv, are preferred. The specific opcodes expect two operands, a source and a destination. The general opcodes take three operands: a source, a convert code, and a destination. The convert code specifies the conversion done.

The cvtir opcode performs the same float-to-integer conversions as the cvti opcode, except that cvti truncates its result and cvtir rounds the result to the nearest integer.

Possible status outputs:

inexact	Result cannot be represented exactly.
underflow	Result underflows the destination format.
overflow	Result overflows the destination format.
invalid	Invalid operand; operand could be a NaN, infinite, or outside the range of the destination integer.
int-overflow	Integer overflow; operand is outside the range of the destination integer.
negative-unsigned	Attempt to convert negative value to unsigned.
zero	Result is zero.
positive	Result is not zero, negative, or a quiet NaN.
negative	Result has a negative sign.
infinity	Result is an infinity.
nan	Result is a quiet NaN.
denorm	Result is a denormal number.
(deno)	Result is a denormal number before fast mode clipping.

D.2.8 {f,df}div

This instruction divides the first operand by the second operand. When an operand is NaN, infinity, or zero, the division timing will be the same as for normalized operands and results. Note: In the current accelerator chip, the div function cannot be used in conjuunction with a memory operation. These operations do not execute one-per-cycle as do the other operations. Specifically, for a vector length of N, these instructions will take $2N^*k$ Mbus (SPARC) cycles to execute, rather than the usual 2N, where k is taken from the following table:

Operation	k Value
fdiv{v,s}	4
dfdiv{v,s}	5

Possible status outputs:

inexact	Result cannot be represented exactly.
divide-by-zero	Division of zero into a non-zero finite number.
overflow	Result too large to be represented in destination format.
underflow	Result too small to be represented in destination format.
invalid	Result cannot be represented exactly; may be caused by
	a signaling NaN, 0/0, or infinity / infinity.
denorm-input	Denormal input.
zero	Result is zero.
positive	Result is not zero, negative or a quiet NaN.
negative	Result has a negative sign.
infinity	Result is an infinity.
nan	Result is a quiet NaN.
(deno)	Result is a denormal number before fast mode clipping.

D.2.9 dum[h]{s,m,o,x}{a,i,t}

These multiply-logical operations combine a 64-bit multiply and a 64-bit bitwise logical operation. These can be used to implement "shift-and-mask" type constructions. The use of multiply rather than a true shift allows more complicated shifting patterns. Either the least significant or the most significant 64 bits of the multiply result can be used.

These operations all work on 64-bit unsigned values (type du). The logical function is based on the "s,m,o,x" choice:

s (select)	gives the AND function
m (mask)	gives the AND-NOT function
0	gives the OR function
x	gives the XOR function

The last letter of the opcode indicates the triadic form:

a	accumulative
i	inverted
t	triadic

The optional "h" causes the most significant 64 bits of the multiply result to be used as the first operand to the logical operation, rather than the least significant 64 bits. The high half can simulate a right shift. For example, multiplying by 2^{64-N} and using the high half of the result is effectively a right shift by N.

The result status is reported for the ALU boolean only. The other status is derived entirely from the multiplication.

Possible status outputs:

int-overflow	A 1 was found in the upper half of the result (MULT).
zero	Result is zero (ALU).
positive	Result is not zero (ALU).

D.2.10 {u,du}enc

This operation generates a floating-point number by placing the first operand in the exponent field and the second operand in the mantissa field. For both operands, the values are given as unsigned integers in least significant bits. The exponent is given in biased form. The output is a floating-point value.

For floating-point values in the normalized range, the mantissa operand must contain the hidden bit. Denormal numbers are constructed from an exponent equal to 1 and a mantissa with the hidden bit cleared. The resulting denormal value will have a zero in its exponent field. No checking is performed on the resulting floating-point number.

Possible status outputs:

positive Always asserted.

D.2.11 etrap

This operation is not a vector operation. It forces a trap to occur if the result of logically ANDing the value of dp_status with the bits in the register dp_interrupt_enable_green is non-zero. Since the dp_status register contains the status from the last element computed, this is really only useful for diagnostic purposes. This operation sets no status flags.

D.2.12 {f,df}exp

This operation extracts the biased exponent of its operand, a floating-point value. The lsb of the exponent becomes the lsb of the resulting integer. The precision of the floating point operand becomes the precision of the resulting integer. The format of the result is the same as that required for the **enc** instruction.

The result of NaN and infinity operands is a left-justified string of ones equal to the width of the exponent field of the operand. Denormal numbers produce an integer with a value of 1.

Possible status outputs:

invalid Invalid operand; first operand was a signaling NaN. positive Always asserted.

D.2.13 {u,du}ffb

The ffb (find first bit) instruction returns the number of leading (most significant) zeroes above the most significant 1 bit in the operand. For example, duffb of binary 0001... returns 3. If no 1s are present in the operand, a zero is returned. The single-precision version, duffb, views its operand as a 64-bit unsigned number constructed by padding the 32-bit argument with zeroes. As a result, uffb(0xFFFFFFF) gives 32. The result of the ffb instruction on an operand equal to zero is zero.

Possible status outputs:

zeroResult is zero.positiveResult is not zero.

D.2.14 ftodf, dftof

These operations convert a floating-point operand to a floating point result of another precision.

Possible status outputs:

inexact	Result cannot be represented exactly.
underflow	Result underflows the destination format.
overflow	Result overflows the destination floating-point format.
invalid	Invalid operand; operand was a signaling NaN.
zero	Result is zero.
positive	Result is not zero, negative, or a quiet NaN.
negative	Result has a negative sign.
infinity	Result is an infinity.
nan	Result is a quiet NaN.
denorm	Result is a denormal number.
(under)	Result underflows dest format before fast mode clipping.
(deno)	Result is a denormal number before fast mode clipping.

D.2.15 {f,df}inv

This operation takes the reciprocal of its operand. When the operand is NaN, infinity, or zero, the reciprocal timing will be the same as for normalized operands and results.

Note: In the current accelerator chip, the inv function cannot be used in conjunction with a memory operation.

These operations do not execute one-per-cycle as do the other operations. Specifically, for a vector length of N, these instructions will take $2N^*k$ Mbus (SPARC) cycles to execute, rather than the usual 2N, where k is taken from the following table:

Operation	k Value
fdiv{v,s}	4
dfdiv{v,s}	5

Possible status outputs:

inexact	Result is inexact.
divide-by-zero	1/0 was attempted.
overflow	Result too large to be represented in destination format.
underflow	Result too small to be represented in destination format.
invalid	Invalid operand; operand is a signaling NaN.
denorm-input	Denormal input.
zero	Result is zero.
positive	Result is not zero, negative, or a quiet NaN.
negative	Result has a negative sign.
infinity	Result is an infinity.
nan	Result is a quiet NaN.
(deno)	Result is a denormal number before fast mode clipping.

D.2.16 {f,df}isqt

This operation divides the first operand by the square root of the second operand. No status is generated by this instruction.

This operation does not obey the IEEE standard with respect to rounding or exception detection. First, **isqt** always rounds the result toward zero. The error in the result will be at most one *lsb* in the mantissa when compared to an infinitely precise answer, and the result will be equal to or smaller than the infinitely precise answer. Second, the only exception detected is when the operand is negative and non-zero or a NaN, in which cases a NaN result is generated and the dp_status_nan_result bit in the dp_status register is set. Notably, no divide-by-zero detection is done for the case when the argument is zero, nor is underflow signaled when the result is too small. The positive status bit is always set.

Note: In the current accelerator chip, the 1sqt function cannot be used in conjunction with a memory operation.

These operations do not execute one-per-cycle as do the other operations. Specifically, for a vector length of N, these instructions will take $2N^*k$ Mbus (SPARC) cycles to execute, rather than the usual 2N, where k is taken from the following table:

Operation	k Value
fisqt{v,s}	5
dfisqt{v,s}	7

When an operand is NaN, infinity, or zero, the **AINVSQRTB** timing will be the same as for normalized operands and results.

Possible status outputs:

positive Always asserted.

D.2.17 lvdm

Required syntax: 1dvm VU-register

This operation moves the low order 16 bits of a specified register into both the vector mask (dp_vector_mask) and the vector mask buffer (dp_vector_mask_buffer). This operation has a fairly significant cost both in execution speed and in pipeline delay, and should be used sparingly.

This instruction may not be combined with a memory operation (load, store), and is not affected by conditionalization. Possible status outputs: None.

D.2.18 $\{i,di,u,du,f,df\}$ It, le, gt, ge, eq, ne, un, lg

These operations compare the two operands. No result is written to the register file. The result of the compare (a 1 bit if true, otherwise a 0 bit) is shifted into the vector mask. The rotate mode (vmrotate) is used by default, but the vmcurrent modifier can be added to change to the current mode. (See Section 4.3.1 for DPEAC, Section 6.7.1 for CDPEAC.)

In addition, the status bits are set as if the two values were subtracted (operand 1 minus operand 2), as shown below. At most one of zero, negative, and unordered will be set.

Possible status outputs:

invalid	At least one operand is a signaling NaN.
zero	Operands are equal.
positive	Result is not zero, negative, or a quiet NaN.
negative	The second operand is greater than the first operand.
unordered	At least one operand is a NaN.

D.2.19 {i,di,u,du,f,df}mad, msb, msr, nma

These operations perform a multiply followed by some other operation (for example, an add). There are three forms, the accumulative, the inverted, and the triadic. These differ in the way in which they apply the operands in the computation. The form is signaled by the suffix on the instruction: $\mathbf{a} = \text{accumulative}$, $\mathbf{1} = \text{inverted}$, $\mathbf{t} = \text{true triadic}$.

Integer overflows during addition are signaled, but the result is not saturated. Negative results for unsigned integers are saturated to zero, and the negativeunsigned flag is asserted. The result status (zero, negative-result, etc.) reflects the final result only. Exception status (e.g., overflow) is derived by ORing the status from both operations.

Possible status outputs:

inexact	Result cannot be represented exactly.
invalid	Invalid operand.
overflow	Result overflows the destination floating-point format.
underflow	Result underflows the destination format.
int-overflow	MULT: a '1' was found in the upper half of the result.
	ALU: result overflows the destination integer format.
negative-unsigned	A negative result was generated for an unsigned integer.
denorm-input	Denormal input.
zero	Result is zero.
positive	Result is not zero, negative, or a quiet NaN.
negative	Result has a negative sign.
integer-carry	Integer carry out was generated.
infinity	Result is an infinity.
nan	Result is a quiet NaN.
denorm	Result is a denormal number.
(under)	Result underflows dest format before fast mode clipping.
(deno)	Result is a denormal number before fast mode clipping.

D.2.20 {f,df}mant

The operation extracts the mantissa of its operand, a floating-point number. If the operand is normalized, the hidden bit is present in the result. The *lsb* of the mantissa becomes the *lsb* of the resulting integer. A double-precision floatingpoint operand produces a double-precision integer result, and a single-precision floating-point operand produces a single-precision result. The format of the result is the same as that required for the enc instruction. A NaN input returns the value of the mantissa, with the hidden bit set to 1, and sets the invalid status.

Possible status outputs:

invalid	Invalid operand; first operand was a signaling NaN.
positive	Always asserted.

D.2.21 {i,di,u,du,f,df}move

The first operand is passed through the ALU. Invalid operands are not converted into a quiet NaN. Possible status outputs:

positive Always asserted.

D.2.22 {u,du}mrg

The merge instruction merges two vectors under control of the vector mask. Bits shifted off of the vector mask, normally used for conditionalization, are used in a different way. Specifically, for each element, the bits control which operand is moved to the destination. If the bit shifted from the vector mask is a '1', the result is taken from the first operand; otherwise, it is taken from the second operand. If you use the **vminvert** modifier, which inverts the sense of the vector mask, the merge is done in the opposed fashion. As a result, this operation always operates unconditionally, regardless of the setting of the **vector_mask_mode** control register, and it ignores the modifiers affecting conditionalization (**always**, **condmem**, and **condalu**). Any memory operation that accompanies these arithmetic operations is conditionalized normally by the vector mask bits.

Possible status outputs:

positive Always asserted.

CMost Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation

D.2.23 {i,u,f,df}mul

This operation multiplies its two operands. Multiplication with the double integer format can be accomplished with the {di,du}mul and {di,du}mulh instructions. Multiplication of 32-bit integers will produce a 64-bit result. When an operand is NaN, infinity, or zero, the multiplication timing will be the same as for normalized operands and results.

Possible status outputs:

inexact	Result cannot be represented exactly.
overflow	Result overflows the destination floating-point format.
underflow	Result underflows the destination format.
invalid	Invalid operand; caused by 0 times infinity or by a signaling NaN operand.
int-overflow	A '1' was found in the upper half of the result.
denorm-input	Denormal input.
zero	Result is zero.
positive	Result is not zero, negative, or a quiet NaN.
negative	Result has a negative sign.
infinity	Result is an infinity.
nan	Result is a quiet NaN.
(under)	Result underflows dest format before fast mode clipping.
(deno)	Result is a denormal number before fast mode clipping.

D.2.24 {di,du}mul, mulh

These operations generate the low (mul) and high (mulh) 64 bits of the multiplication of the two integer operands.

Possible status outputs:

int-overflow	A '1' was found in the upper half of the result.
zero	Result is zero.
positive	Result is not zero, negative, or a quiet NaN.
negative	Result has a negative sign.

D.2.25 {i,di,f,df}neg

This operation subtracts the first operand from zero. Integer overflows are signaled, but the result is not saturated. Negative results for unsigned integers are saturated to zero, and the negative-unsigned flag is asserted.

Possible status outputs:

invalid	Invalid operand; operand was a signaling NaN.
int-overflow	Result overflows the destination integer format.
zero	Result is zero.
positive	Result is not zero, negative, or a quiet NaN.
negative	Result has a negative sign.
negative-unsigned	Attempt to convert negative value to unsigned.
integer-carry	Integer carry out was generated during negation
	of a two's complement integer.
infinity	Result is an infinity.
nan]	Result is a quiet NaN.
denorm]	Result is a denormal number.
(deno)	Result is a denormal number before fast mode clipping.

D.2.26 fnop{v,s}

This operation is, as its name suggests, a NOP. It does nothing.

Possible status outputs: None.

D.2.27 {u,du}not

This operation performs a bitwise logical NOT of its first operand.

Possible status outputs:

zero	Result is zero.
positive	Result is not zero, negative, or a quiet NaN.

D.2.28 {u,du}shl, shlr

This operation performs an integer logical left shift.

For shl, the first operand is the value to be shifted, and the unsigned value of the low 6 bits of the second operand is the shift distance. The bits in the second operand above the sixth bit are ignored. The reversed shift, shlr, shifts the second operand by the value in the low 6 bits of the first operand. These alternatives are provided so that the *Rs1* operand, which has improved accessibility and striding capability, can be used as either operand.

Zeros are shifted into the low end of the result. The status integer-carry will be the value of the bit to the left of the *msb*. A negative two's complement integer is sign-extended beyond the *msb*, so a zero shift on a negative two's complement number will produce integer-carry. As a result of the 6-bit shift value, it is not possible to shift a double-precision value by a full 64 bits. (It is, however, possible to shift a 32-bit integer by 32).

Possible status outputs:

integer-carry	Value of the <i>msb</i> +1 bit.
zero	Result is zero.
positive	Result is not zero, negative, or a quiet NaN.

D.2.29 {u,du,i,di}shr, shrr

This operation performs an integer shift right (logical or artihmetic). For shr, the first operand is the value to be shifted and the unsigned value of the low 6 bits of the second operand is the shift distance. The bits in the second operand above the sixth bit are ignored. For shrr, the reverse shift is performed: the second operand provide the shift distance.

For the unsigned data types (u and du), the shift is a logical shift; thus, zeros are shifted into the high end of the result. For the signed data types (i and di), an arithmetic shift is performed: i.e., the bits shifted into the upper end of the result are a copy of the original sign bit of the operand. For example, shifting the 32-bit hexidecimal value 80000008 right one bit by an arithmetic shift yields C0000004, while a logical shift of the same value yields 40000004. The integer-carry status is the value of the bit to the right of the *lsb*.

Possible status outputs:

integer-carry	Value of the LSB-1 bit.
zero	Result is zero.
positive	Result is not zero, negative, or a quiet NaN.
negative	Result has a negative sign.

D.2.30 stvm

Required syntax: stvm VU-register

This operation moves the 16-bit value in the vector mask (dp_vector_mask) into the specified *VU-register*. This instruction may not be combined with a memory operation and is not affected by conditionalization. This operation has a significant cost in speed and pipeline delay, and, should be used sparingly.

Possible status outputs: None.

D.2.31 {d,df}sqrt

The operation takes the IEEE square root of the first operand.

Note: In the current accelerator chip, the sqrt function cannot be used in conjunction with a memory operation.

These operations do not execute one-per-cycle as do the other operations. Specifically, for a vector length of N, these instructions will take 2N k Mbus (SPARC) cycles to execute, rather than the usual 2N, where k is taken from the following table:

Operation	k Value
fsqrt{v,s}	6
dfsqrt{v,s}	8

When the operand is a NaN, infinity, zero, or negative, the square root timing will be the same as for normalized operands and results.

Possible status outputs:

inexact	Result cannot be represented exactly.
underflow	Result underflows the destination format.
invalid	Invalid operand; operand is a negative non-zero number or a signaling NaN.
denorm-input	Denormal input.
zero	Result is zero.
positive	Result is not zero, negative, or a quiet NaN.
negative	Result has a negative sign.
infinity	Result is an infinity.
nan	Result is a quiet NaN.
(under)	Result underflows dest format before fast mode clipping.
(deno)	Result is a denormal number before fast mode clipping.

D.2.32 {i,di,u,du,f,df}test

This operation adds the first operand to zero. Unlike move, the test instructions do assert status outputs to reflect the value moved. Specifically, test is exactly like adding zero to the operand, as far as the setting of status flags is concerned.

Possible status outputs:

invalid	Invalid operand; operand was a signaling NaN.
zero	Result is zero.
positive	Result is not zero, negative, or a quiet NaN.
negative	Result has a negative sign.
infinity	Result is an infinity.
nan	Result is a quiet NaN.
denorm	Result is a denormal number.
(deno)	Result is a denormal number before fast mode clipping.

D.2.33 {f,df}to{i,di,u,du}{[r]}

These operations convert a floating-point operand to integer format. Overflows are saturated to the maximum integer value in the output format, and underflows are forced to zero. Converting a negative floating-point number to unsigned causes the negative-unsigned status and saturates the result to zero. Conversions from NaN formats to integers create a zero result, and set the invalid status. Conversions from infinities are saturated like overflows; they, too, cause the invalid status. The "r" forms round by the current rounding mode (set by default to "nearest"); the non-"r" forms simply truncate toward zero.

Possible status outputs:

inexact	Result cannot be represented exactly.
invalid	Invalid operand; operand could be a NaN, infinity, or outside the range of the destination integer.
int-overflow	Result overflows the destination integer format.
negative-unsigned	Attempt to convert negative value to unsigned.
zero	Result is zero.
positive	Result is not zero, negative, or a quiet NaN.
negative	Result has a negative sign.
nan	The first operand is a NaN.

D.2.34 {i,di,u,du}to{f,df}

These operations convert an integer operand to floating-point format.

Possible status outputs:

inexact	Result cannot be represented exactly.
negative	Result has a negative sign.
positive	Result is not zero, negative, or a quiet NaN.
zero	Result is zero.

D.2.35 trap


This operation, which is not a vector operation, forces a trap to occur. This trap will be a green interrupt identical to the trap caused by a masked status trap. Possible status outputs: None.

Appendix E

The dpas Assembler

E.1 The dpas Assembler

The dpas assembler is used to assemble a DPEAC source file. dpas is an extension of the SPARC as assembler; it translates DPEAC instructions into SPARC instructions, then passes the translated instructions to as for assembly.



The dpas command line format is

dpas [switches...] [source-file] [switches...]

where source-file is a text file containing a DPEAC program, and having a filename extension of ".dp" (if omitted, stdin is used). Assembled object code is written to a file with the same name but with an extension of ".o".

Optional switches can precede and follow the source-file argument. Typing "dpas -h" gives a list of the current switches.

Typing "dpas -Fw" puts dpas in "filter" mode; you can type in a DPEAC statement to see if its syntax is correct, and to see what SPARC code it produces.

dpas also includes its own preprocessor that provides C-like lexical directives (#define, #ifdef, etc.) and macro definitions.

170

#comment	comment-text	- Comment line.	
#define	symbol text	- Preprocessor symbol.	
#undef	symbol	 Undefine preprocessor symbol. 	
#set	symbol expression	- Sets symbol to value of expression.	
#define	name(params) boo	dy — Preprocessor macro.	
#macro	name parameter[=	default] — Multi-line macro.	
#endmacr	0	- End of macro body.	
#include	filename	— Include named file (as in C code).	
#if	expression	- Assemble if <i>expression</i> is non-zero.	
#1fz	expression	- Assemble if <i>expression</i> is zero.	
#ifdef	symbol	— Assemble if symbol is #defined.	
#ifndef	symbol	— Assemble if symbol is not #defined.	
#ifsame	string1, string2	- Assemble if strings are exactly identical	l.
#ifnsame	string1, string2	 Assemble if strings are different. 	
#ifblank	[text]	 Assemble if rest of line is blank. 	
#ifnblan	k [text]	- Assemble if rest of line is not blank.	
#ifz	expression	— Assemble if <i>expression</i> is zero.	
#else	expression	- Else case for #1f directive.	
#elif	expression	— Else-if case.	
#else if	xxx expression	— Else case, starts new #1fxxx directive.	
#else		- Final else clause for #1fxxx directive.	
#endif		— End of #1f directive.	
#repeat	count	— Repeat block.	
#endrepe	at count	- End of repeat block.	
#print it	em, item,	- Print items (strings or expressions).	
#warning	item, item,	- Print items, signal assembler warning.	
#e rror <i>it</i>	em, item,	- Print items, signal assembler error.	
#ident te	ext	Entire line passed to output unchanged.	


The dpas assembler provides the following lexical directives:

dpas pre-defines the symbol "dpas" to the string "1" before preprocessing a file; this symbol can be used to conditionally assemble code depending on whether or not dpas is being used as the assembler.

Appendix F The dpcc Compiler

F.1 The dpcc Compiler

The dpcc compiler is used to compile a CDPEAC program. dpcc is an extension of the GNU C compiler gcc; it translates a CDPEAC procedure into the corresponding DPEAC code, then calls dpas to assemble the code.



The dpcc command line format is

dpcc [switches...] [source-file] [switches...]

where *source-file* is a text file containing a CDPEAC program, and having a filename extension of ".cdp". Assembled object code is written to a file with the same name but with an extension of ".o".

Optional switches can precede and follow the source-file argument. Typing "dpcc -h" gives a list of the current switches.

.

Appendix G How CDPEAC Works

This appendix describes the way that GNU CC's **asm** statement and macro facilities are used to define the CDPEAC instruction set.

Note: This information is provided for those readers interested in how CDPEAC operates — this is not essential knowledge for simply using CDPEAC, however.

G.1 GNU CC's ASM Statement

GNU CC (or "GCC", as it is often abbreviated) is a C compiler provided with the GNU operating system. The full description of GNU CC's **asm** statement is best left to the GCC user's manual. The description below concentrates on how GCC is currently used to permit DPEAC programming from C.

GCC's ASM statement has the basic form:

asm(pattern : outputs : inputs : clobbered);

where

- pattern is a string containing an assembly-language instruction.
- inputs and outputs are descriptions of C variables that represent the operands passed into the instruction and the values (if any) that are returned.
- clobbered is a series of strings naming any internal chip registers that are modified (or "clobbered") by the instruction.

Note: For the purposes of CDPEAC, the outputs argument can be ignored.

For example:

asm("dfloadv %0, V5" : : "m" (*source) : "%g2", "%g3")

In this example, the DPEAC instruction dfloadv directs each VU to load into vector register v5 a vector's worth of data from the memory location specified by the C variable source. (The "m" indicates that the source variable is a pointer into memory.) As with most DPEAC operations, this instruction clobbers the SPARC registers %g2 and %g3.

When a C program containing this **asm** statement is compiled by GCC, the **asm** statement might translate into the following actual DPEAC code:

```
dfloadv [%i1], V5
```

where the [%11] indicates that the pointer contained in the source variable has been moved into the SPARC register %11 for use by DPEAC.

G.1.1 The Pattern and Input Arguments

In an asm statement, the *pattern* argument is a string (or a series of strings) containing a "template" for an instruction. This template can contain pattern variables %0, %1, %2, etc., indicating where the *input* and *output* arguments of the asm statement should appear in the final assembled instruction.

The pattern variables %0, %1, %2, etc., enumerate in order the arguments appearing in the *output* and *input* fields of the **asm** statement. (Since the *output* field is not used by CDPEAC, these variables effectively enumerate the *input* arguments.)

Each input argument consists of two parts:

- a constraint string, which indicates the type of the input argument
- a C expression defining the argument's value

The constraint typically contains a single letter giving the argument's type. For example, "m" indicates a memory operand, "r" a general register operand, "1" an immediate integer value, etc. (The GCC documentation includes a list of these constraint strings and their specific meanings.)

Note: If the *pattern* argument consists of multiple strings, these strings are concatenated in order when the **asm** statement is compiled.

G.2 Using GCC Macros to Produce ASM Statements

The preprocessor macro facility of GCC makes it easy to construct **asm** statements for DPEAC instructions. For example, the **asm** statement presented above could be rewritten as:

Since the pattern argument of this statement is now separated into parts, these parts can be provided by macro arguments. For example, a general C macro for defining loadv instructions might be defined as follows:

```
#define loadv(type, source, data_register) \
    asm(#type "loadv %0, " data_register : : \
    "m" (*source) : "%g2", "%g3")
```

The loadv macro expects type to be a literal symbol representing the data type of the load operation (the # in front of type converts it into a string). The source and data_register arguments are assumed to be strings representing the source variable and the VU data register, respectively.

The loady macro can be called from a C program like this:

loadv(df, source, "V5")

Note: To reduce the number of quotation marks, CDPEAC defines macro symbols for all the VU data registers. For example, the "V5" string in the example above could be replaced by CDPEAC's literal V5 symbol, which is defined as:

#define V5 "V5"

G.2.1 Going Generic with Macros

Because many DPEAC instructions have similar formats, one can define a generic macro in which the instruction opcode is also provided as an argument. For example:

```
#define mem(mnemonic, source, data_register) \
    asm(mnemonic " %0, " data_register : : \
    "m" (*source) : "%g2", "%g3")
```

CDPEAC defines a number of these internal, generic macros, and uses them to define the macros for the CDPEAC instruction set. The definitions of the loadv and storev instructions, for example, might be:

```
#define loadv(type, source, data_register) \
    mem(#type "loadv", source, data_register)
#define storev(type, source, data_register) \
    mem(#type "storev", source, data_register)
```

G.2.2 Handling Argument Syntax with Macros

DPEAC instructions often indicate special strides or modes by attaching markers to instruction operands. In CDPEAC, this is handled by macros that construct the appropriate DPEAC syntac. For example:

```
/* Data register offset syntax */
#define dreg_x(dreg, index) \
    dreg ## [ ## index ## ]
/* Data register indirection */
#define dreg_i(dreg, ireg) \
    dreg ## ( ## ireg ## )
/* Stride marker macros */
#define dreg_u(dreg, stride) \
    dreg ## : ## stride
#define dreg_s(dreg, setstride) \
    dreg ## := ## setstride
#define dreg_u_s(dreg, stride, setstride) \
    dreg ## : ## stride ## = ## setstride
```

(In these examples, the "##" operator is an ANSI C convention that concatenates the surrounding arguments together into a single C symbol, eliminating any space in between.)

G.2.3 CDPEAC: Macros on Macros

Similar definitions are used for the other elements of the CDPEAC instruction set, making it, in essence, a very large macro package.

Appendix H CMRTS and CM Memory Allocation

This appendix describes the features of the CM Run-Time System (CMRTS) that you are likely to use in DPEAC and CDPEAC programming. It also discusses methods for allocating parallel CM memory, both through the CMRTS and by other means.

Note: To make direct use of the CMRTS functions and data structures described in this chapter, you must include the CMRTS header file in your program:

#include <cm/rts.h>

H.1 The CM Run-Time System (CMRTS)

The CMRTS is a set of low-level CM code libraries that define and manipulate array data structures in CM parallel memory. CMRTS functions allocate blocks of CM memory and manipulate their contents "at run time" (that is, during execution of CM programs), hence the name of the library. The CMRTS is divided into three main libraries of functions:

- CMRT The CM Run-Time Library.
- CMCOM The CM Communications Library.
- CMIP The CM In-Processor Library.

The CMRT layer is the topmost layer of the RTS software, and represents an "external," machine-independent interface for the RTS. CMRT functions and data types provide access to all CM operations defined in the RTS. The CMCOM and CMIP layers are "internal" support software for the CMRT layer. CMCOM functions perform CM communication operations (sends, scans, etc.). CMIP

functions perform in-processor operations (arithmetic and logical computations, etc., that don't require communication between CM processors). If your program makes any direct calls to the CMRTS, it is typically through the CMRT functions. However, references to data structures defined at the CMCOM level (in particular, CMCOM machine geometries) are common.

H.1.1 Arrays in the CMRTS

A high-level CM array, as defined in a parallel programming language such as CM Fortran or C^{*}, is represented in the RTS by an *array descriptor*, of type **CMRT_desc_t**. This array descriptor is the topmost level of a hierarchy of data structures (see Figure 18) that form a bridge between high-level arrays and the physical memory of the CM hardware.




Figure 18. Internal Structure of a CM Array.

A high-level parallel array can have any reasonable shape and size, as permitted by the syntax of the programming language in use, and by the memory space available on the CM. However, the number of processing nodes available on the CM and the amount of memory available within each node typically remains fixed, placing a physical constraint on the sizes and shapes of arrays that can be conveniently stored in parallel memory.

The RTS allocates array memory in bands across the individual memory banks of the nodes, so that the starting memory address and size of the array region is the same for each node. (If the CM has vector units, these bands are across the individual memory banks of the VUs, as shown in the above figure.)

Implementation Note: The RTS memory allocation routines ensure that each allocated region of memory is double-word aligned (that is, starts at an address that is a multiple of 8 bytes).

An array with a number of elements that is an exact multiple of the number of processing nodes (or VUs) can be stored very neatly in such a memory stripe. But if the array is not an exact multiple of the machine size (or if the program that uses the array is run on a CM of a different size), then the array cannot be stored in CM memory without wasting some space on one or more of the nodes. This *garbage space* must be kept track of, so that the invalid values it contains are not confused with the actual data of the array.

The many-layered structure of RTS arrays deals with these hardware constraints by using data structures known as *geometries* to define the arrangement of array data in CM memory. Two types of geometry are used to define the layout of a high-level array:

- A machine geometry, of type CMCOM_machine_geometry_t, which describes the structure of an arbitrary array that is sized and shaped to fit exactly into a stripe of CM memory.
- An array geometry, of type CMRT_array_geometry_t, which refers to a specific machine geometry and selects a region of it to represent the actual data of a high-level array. (The unused space defined by the machine geometry is considered garbage data, and is ignored.)

A CM array descriptor (a CMRT_desc_t data structure) includes:

- An array geometry, which defines the layout of the array.
- A parallel memory location, of type CMRT_cm_location_t, which defines the start of the band of parallel memory that holds the array data.

For the Curious: This multi-layer array data structure saves storage space, since a single machine geometry data structure can be shared between the descriptors of many array geometries. It also makes it possible to use a simple pointer comparison to determine whether two arrays have the same machine geometry.

H.1.2 An Example of A CMRTS Array

Let's take a specific example. Suppose that we have a CM-5 with a very small number of processing nodes — four, to be exact (see Figure 19). This CM-5 has vector units, so that the number of *processing elements* in the machine is 16: four nodes with four VUs per node. (If this CM-5 did not have vector units, then there would be only four processing elements — the four processing nodes themselves.)




Figure 19. A hypothetical 4-node CM-5 system (with VUs).

Suppose further that we compile and run a CM Fortran program on this machine, defining a floating-point array as follows:

DOUBLE PRECISION LUCKY (7,11)

How is this array stored in the memory of the CM? First, look at the array itself:

1

	1	2	3	4	5	6	7	8	9	10	11
1											
2											
3											
4											
5											
6											
7											


It's a two-dimensional array of 77 elements, each of which is a double-precision floating-point number. This is not evenly divisible across 16 VUs, so a small number of garbage elements will need to be added. In general, the garbage space of an array is added by extending the axes of the array, adding garbage elements at the high ends of one or more axes.

The amount of garbage space to add is determined as follows:

- Enough garbage space must be added so that the array can be divided into pieces of equal size and shape for each CM node.
- The part of the array assigned to each node must furthermore be divisible into 4 parts of equal size and shape, one for each of the node's VUs.
- Each node's portion of the array should be of the same rank as the entire array, and should have the same basic shape.
- The amount of added garbage space should be as small as possible.

In addition, there is an implementation-dependent restriction: the number of array elements assigned to each VU must be a multiple of 8. (In a forthcoming version of CM Fortran, you will be able to supply a compiler switch, -nopadding, which removes this restriction.)

Following these guidelines, a 7-by-11 array is padded out into an 8-by-16 array,



CMOST Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation

	12	34	56	78	9	10	11	12	13	14	15	16
1 2 3 4	VU 0	Not VU 1	le 0 VU 2	VU 3		U		U U	le V		V	U
5 6 7 8	VU 0	No VU	ie 2 vu 2	VU 3	V	_		loc U	le V	U	v	U }

and is divided among the nodes and VUs as follows:

Note that this assigns a 4-by-2 portion of the array to each vector unit.

The portion of the array assigned to each vector unit is called the array's *subgrid*. This subgrid is the same size and shape for each VU, and basically represents the part of the array that is stored in the memory of each VU. The size of the subgrid determines the total amount of parallel memory allocated for the array. Exactly enough memory for one subgrid is allocated in the memory bank of each VU.

The subgrid of our sample array contains 8 double-precision floating-point values. A double-precision float in Fortran occupies two words of memory, so 16 words of parallel memory must be allocated on each CM node to contain the array. The *n*-dimensional subgrid stored on each VU is "unwrapped" and stored as a one-dimensional series of VU memory words.

As you might expect, this is done systematically by defining a single memory storage order for all subgrids. In the case of the sample (7,11) array, the memory storage order is as shown below (remember that each double-precision subgrid element is stored as 2 words in memory):

		s 1	ubgric	l axis	
s 0	1	1	2	3	4
subgrid axis 0	2	5	6	7	8
ogrid	3	9	10	11	12
sub	4	13	14	15	16

Node 0				No	de	1		Node 2				Node 3			
VL 0		VU 2	VU 3	VU 0	VU 1	VU 2	VU 3		VU 1	VU 2	VU 3		VU 1	VU 2	VU 3
												ini pisto Anna di			
1,1	1,3	1,5	1,7	1,9	1,11			5,1	5,3	5,5	5,7	5,9	5,11		
1,2	1,4	1,6	1,8	1,10				5,2	5,4	5,6	5,8	5,10			
2,1	2,3	2,5	2,7	2,9	2,11			6,1	6,3	6,5	6,7	6,9	6,11		
2,2	2,4	2,6	2,8	2,10				6,2	6,4	6,6	6,8	6,10			
3,1	3,3	3,5	3,7	3,9	3,11			7,1	7,3	7,5	7,7	7,9	7,11		
3,2	3,4	3,6	3,8	3,10				7,2	7,4	7,6	7,8	7,10			
4,1	4,3	4,5	4,7	4,9	4,11										
4,2	4,4	4,6	4,8	4,10											
														1233	18

The resulting actual memory distribution of the array is shown below:

Figure 20. The actual memory distribution of a 7-by-11 CM Fortran array.

As you can see, this arrangement of array data values in CM memory bears almost no relation to the shape of the original high-level array. It is the array's geometry alone that determines how the array data in CM memory is interpreted. With a different array geometry, the values of this two-dimensional array could just as readily be accessed as a one-dimensional array or a three-dimensional array, by suitably adjusting the axis lengths.

A complete discussion of the algorithms used to determine the layout of a CM array in memory is beyond the scope of this appendix, but the above example should help you understand the information found in CMRTS array descriptors and geometry objects, as described in the following sections.

H.1.3 CMRTS Data Structures

CMRT_desc_t

This is the top-level array descriptor data structure. (See Figure 18.) It contains references to all component data structures that define a single high-level array.

The user-accessible structure slots are:

CMRT_cm_location_t cm_location

This is the parallel memory location (the same address on each VU) at which the array's allocated memory region begins. The amount of memory allocated is determined by the array size and shape specified in the array geometry structure.

CMRT array_geometry_t array_geometry

This is the array geometry, which specifies the size, shape, and garbage region of the array. See the description of the CMRT_array_geometry_t data structure below.

int4 element_size

This is the size, in words of memory, of a single array element.

The CMRTS functions used to access these structure slots are:

CMRT_cm_location_t CMRT_desc_get_cm_location(descriptor)
 CMRT desc t descriptor;

CMRT_array_geometry_t CMRT_desc_get_geometry(descriptor) CMRT desc_t descriptor;

int4 CMRT_desc_get_element_size(descriptor)
 CMRT desc_t descriptor;

CMRT_array_geometry_t

This is the array geometry, which specifies an array's extents, garbage space, and machine geometry (only the first two are directly specified by the array geometry; the machine geometry is specified by referring to a CMCOM data structure).




Figure 21. The CMRT_array_geometry data structure.

CMost Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation The user-accessible structure slots are:

int4 rank

This is the rank (number of dimensions) of the array. This is typically the same as the rank specified by the machine_geometry.

int8 number_of_elements

This is the total number of actual (non-garbage) data elements in the array (basically the product of the array's axis extents, defined below).

int8 *extents, *lower_bounds, *upper_bounds

These are integer arrays specifying the lengths and lower and upper axis indices for each array axis. Note that these values are completely independent of the array extents specified by the machine_geometry — the bounds arrays specify what part of the array is used for actual data.

Note: The lower and upper bound values in these arrays are *zero*-based, unlike Fortran array indices which are one-based. The CMRTS is coded in C, and thus follows the C conventions for array indexing.

CMCOM machine geometry t machine_geometry

This is the machine geometry, which specifies the parallel memory layout for the array. See the description of the CMCOM_machine_geometry_t data structure below.

CMRT_cm_location_t garbage_mask

This is the *garbage mask* array, a region of parallel memory that defines the garbage space of the array. The garbage mask contains boolean values, with a **TRUE** value representing garbage elements. Essentially, the garbage mask provides the same information as the extents and bounds arrays described above, but in an array format that is more convenient for some CMRTS operations. The garbage mask is typically stored in a compressed format to save space, so extracting the appropriate boolean value for a given array element is non-trivial. To access these slots, you can use the following accessor functions. (Note that these functions are applied to the *array descriptor*, not to the geometry object.)

```
int4 CMRT_desc_get_rank(descriptor)
        CMRT_desc_t descriptor;
int8 CMRT_desc_get_number_of_elements(descriptor)
        CMRT_desc_t descriptor;
```

(The following accessors take an extra **axis** argument, zero-based as in C. The appropriate value for the specified array axis is returned.)

```
int8 CMRT_desc_get_lower_bound(descriptor, axis)
    CMRT_desc_t descriptor;
    int4 axis;
int8 CMRT_desc_get_upper_bound(descriptor, axis)
    CMRT_desc_t descriptor;
    int4 axis;
```

You can also access the structure slots directly (you must do this to access the **extents** and **machine_geometry** slots, for example):

```
( array_descriptor->array_geometry ) -> extents[axis]
( array_descriptor->array_geometry ) -> machine_geometry
```

CMRT_machine_geometry_t

This is the machine geometry, which specifies the actual parallel memory layout of the array (the division of the array among the nodes and VUs, and the size and shape of the subgrid stored in each VU's memory).




Figure 22. The CMCOM_machine_geometry data structure.

The user-accessible structure slots are:

int4 rank

This is the rank (number of dimensions) of the array. This is typically the same as the rank specified by the array geometry.

unsigned char total_off_chip_length

This is the logarithm (base 2) of the total number of subgrids (specifically, this is the total number of physical, or "off-chip" bits required in send addresses of array elements). Note: While this value typically represents

the number of VUs in your CM, it may sometimes be less. This is particularly the case for small arrays that do not use all of the nodes of the CM to store array data.

```
int4 product_subgrid_lengths
```

This is the total number of elements in each subgrid (that is, the product of all the subgrid axis lengths).

CMCOM_axis_descriptor *axis_descriptors

This is an array of axis descriptor data structures, one for each axis of the array. See the description of the CMCOM_axis_descriptor data structure below.

To access the product_subgrid_lengths slot, you can use the following accessor function:

```
int4 CMRT_desc_get_subgrid_size(descriptor)
        CMRT_desc_t descriptor;
```

You can also access the structure slots directly (you must do this to access the remaining slots):

```
CMCOM_machine_geometry_t m_geometry =
    array_descriptor->array_geometry -> machine_geometry
m_geometry -> rank
m_geometry -> total_off_chip_length
m_geometry -> axis_descriptors[axis]
```

CMCOM_axis_descriptor

This is the array descriptor data structure, which defines the geometry information for a single axis of a machine geometry.




Figure 23. The CMCOM_axis_descriptor data structure.

The user-accessible structure slots are:

int4 subgrid_length, power_of_two

The subgrid_length is the number of subgrid elements along the given axis. The power_of_two slot is a flag that is TRUE if and only if the subgrid length is an exact power of two.

int8 axis_length

This is the total length (number of array elements) of the array axis. (This is basically the subgrid length along the given axis times the number of subgrids).

int4 subgrid_axis_increment

This is the number of array elements in memory that must be skipped to move from each subgrid element along the given axis to the next element.

int4 subgrid_outer_increment

This is the product of the subgrid_axis_increment and the subgrid_length; in other words the number of array elements in memory that must be skipped to move past *all* the subgrid elements along a single axis. (If subgrid_axis_increment is the distance between elements in a row, for example, then subgrid_outer_increment is the distance between the first elements of successive rows of the subgrid.)

int4 subgrid_outer_count

This is the result of dividing the subgrid size (number of elements) by the value of **subgrid_outer_increment**. In other words, it is the number of iterations that would be needed to step through the entire subgrid using increments of **subgrid_outer_increment**. (This slot is used internally in the CMRTS to quickly calculate looping limits for operations that take place over the entire subgrid.)

int4 subgrid_orthogonal_length

This is the product of the subgrid lengths of all other axes in the array. In other words, this is the number of subgrid elements in a single multi-dimensional "slice" through the array that is perpendicular to the given axis. (In a three-dimensional array, for example, this would be the number of rows and columns of elements in each horizontal "slice" of the vertical axis.)

CMosr Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation (The remaining slots are used to specify the send addresses of array elements. These slots are not shown in Figure 23.)

unsigned char off_chip_positions, off_chip_length
unsigned4 off_chip_mask

These slots specify the physical, or "off-chip" part of an array element's send address that corresponds to the given axis. (Literally, these values are the starting position of the physical, or "off-chip" bits assigned to the axis, the number of bits assigned to the axis, and a binary mask that selects only those bits from a send address.)

```
unsigned char subgrid_bits_position, subgrid_bits_length;
int4 subgrid_bits_mask;
```

These slots specify the subgrid part of an array element's send address that corresponds to the given axis. (Literally, these values are the starting position of the subgrid bits assigned to the axis, the number of bits assigned to the axis, and a binary mask that selects only those bits from a send address.)

Note: The subgrid_bits slots are only valid if the power_of_two slot is TRUE — in other words, if the number of elements in the subgrid is an exact power of two.

To access the **subgrid_length** slot, you can use this accessor function:

```
int4 CMRT_desc_get_subgrid_dimension(descriptor, axis)
        CMRT_desc_t descriptor;
        int4 axis;
```

You can also access the structure slots directly (you must do this to access the remaining slots):

```
CMCOM_machine_geometry_t m_geometry =
    array_descriptor->array_geometry -> machine_geometry
CMCOM_axis_descriptor axis_d =
    m_geometry -> axis_descriptors[axis]
axis_d -> axis_length
axis_d -> subgrid_axis_increment
axis d -> subgrid_outer_count
```

H.2 CMRTS Parallel Memory Allocation

For some special-purpose applications, it is necessary to allocate parallel CM memory other than by using a high-level language to define an array. (For example, you may need to allocate memory to hold a temporary value on each node.) To do this, you can use the memory allocation functions of the CMRTS.

H.2.1 Standard CMRTS Memory Allocation Functions

As described in Appendix A, parallel VU memory is mapped into two general regions of memory, the parallel stack and the parallel heap. Both the stack and the heap regions grow upward, toward higher memory addresses. When you allocate new space in these regions, it is allocated as a stripe across the physical memory of the VUs.

There are two ways to allocate either stack or heap memory space: by a *physical* block of memory, or by a *geometry* block of memory. The difference is essentially one of convenience. If you know exactly how many bytes of memory you want to allocate on each VU, use the physical memory allocation functions:

```
CMRT_cm_location_t

CMRT_allocate_physical_stack_field(num_bytes)

int4 num_bytes;
```

```
CMRT_cm_location_t
CMRT_allocate_physical_heap_field(num_bytes)
```

int4 num bytes;

Both functions take a number of bytes as an argument, and return a **CMRT_cm_location_t** pointer to the allocated stack or heap memory region. To deallocate a memory region allocated in this way, use the functions:

```
CMRT_deallocate_physical_stack_through(field, num_bytes)
        CMRT_cm_location_t field;
        int4 num_bytes;
```

```
CMRT_deallocate_physical_heap_field(field, num_bytes)
        CMRT_cm_location_t field;
        int4 num_bytes;
```

These functions take a starting address and a number of bytes, and return the indicated space to free storage. (Note that deallocating a stack field implicitly deallocates all stack fields with higher stack addresses.)

If, on the other hand, you have a specific **CMRT_array_geometry_t** and want to allocate enough memory to give each element of the geometry a specific number of bytes, you should use these allocation functions:

```
CMRT_cm_location_t
CMRT_allocate_stack_field(geometry, num_bytes)
CMRT_array_geometry_t geometry;
int4 num_bytes;
CMRT_cm_location_t
CMRT_allocate_heap_field(geometry, num_bytes)
CMRT_array_geometry_t geometry;
int4 num_bytes;
```

Both functions take a geometry object and a number of bytes, and return a CMRT_cm_location_t pointer to the allocated stack or heap region. The difference between these functions and the physical ones shown above is that these functions allocated the specified number of bytes for *each element* of the array's subgrid — the num_bytes argument is multiplied by the array's subgrid size. Thus, the following equivalences hold:

```
CMRT_allocate_stack_field(geometry, num_bytes) ==
CMRT_allocate_physical_stack_field (num_bytes *
    geometry->machine_geometry->product_subgrid_lengths)
CMRT_allocate_heap_field(geometry, num_bytes) ==
CMRT_allocate_physical_heap_field (num_bytes *
    geometry->machine geometry->product subgrid lengths)
```

To deallocate these fields, you can use the following deallocation functions:

```
CMRT_deallocate_stack_field_through
  (field, geometry, num_bytes)
    CMRT_cm_location_t field;
    CMRT_array_geometry_t geometry;
    int4 num_bytes;
CMRT_deallocate_heap_field
  (field, geometry, num_bytes)
    CMRT_cm_location_t field;
    CMRT_array_geometry_t geometry;
    int4 num_bytes;
```

H.2.2 Node-Level Stack Operations

When you are writing a node-level routine that is to be called as part of a global program, you can also use CMRTS functions to allocate temporary stack space independently on each node. The only condition to this is that you must ensure that the allocated space is freed before your node-level routine returns.

The following routines can be used at this level:

```
CMCOM_cm_address_t CMCOM_pe_get_stack_pointer ()
CMCOM_cm_address_t
    CMCOM_pe_allocate_stack_space (nbytes)
        int4 nbytes;
CMCOM_pe_set_stack_pointer (new_sp)
        CMCOM cm address t new sp;
```

The proper (and recommended) method to do this is:

• At the start of a node-level subroutine, get the current value of the stack pointer and store it in a temporary variable:

```
CMCOM_cm_address_t temp;
temp = CMCOM_pe_get_stack_pointer();
```

When you need to allocate stack space, call the allocation function:

space = CMCOM pe allocate stack space (nbytes);

At the end of the routine (or before any return point), free all allocated stack space by resetting the stack pointer to its original value.

CMCOM pe set stack pointer (temp);

Important: This method is only applicable for node routines that are called directly as part of a global (PM and nodes) program. If you are running code under the global/local version of the RTS, in which each node is treated as a parallel machine in and of itself, you can make calls to the standard RTS memory allocation routines as described in Section H.2.1 above. These will work in either the global or the local parts of a global/local program.

H.3 Non-RTS (CMMD) Parallel Memory Allocation

For some applications (in particular, when writing DPEAC or CDPEAC code that is to be called from CMMD message-passing routines), it is necessary to allocate parallel CM memory without using the standard memory allocation and deallocation routines provided by the CMRTS. Methods for allocating parallel memory without use of the CMRTS are described in the sections below.

Important: The methods described below must *not* be used in any application that makes calls to the CMRTS — directly accessing the stack and heap pointers as described here is incompatible with the CMRTS memory management code.

H.3.1 Parallel Memory Addressing

Using the memory allocation routines described here requires that you refer to memory regions by their actual memory addresses (as opposed to using a memory location data type, such as **CMRT_cm_location_t**, as a "handle").

Parallel memory locations are referenced by their *all-VU*, *instruction space* address. This is the address in the region of VU memory that causes all four VUs to execute a DPEAC instruction simultaneously. Both CMRTS routines and CMMD routines take addresses of this type as arguments.

When you are using and manipulating these kinds of addresses, whether you are coding in DPEAC or CDPEAC, you should include this header file:

#include <cmsys/dp.h>

This header file defines a number of symbolic constants that are helpful in constructing and interpreting addresses in the VU memory regions.

For example, the base of the parallel stack (in all-VU instruction space) is given by the symbol DPV_STACK_INST_PORT_ALL (0x5000000), and the base of the parallel heap region is given by the symbol DPV_HEAP_INST_PORT_ALL (0x7000000). You can construct an address within these regions by adding a byte offset to these base addresses.

Important: Before you can access a stack or heap word, the memory region must have been expanded to include the address (that is, you must allocate the memory before you can legally access it).

H.3.2 Expanding the Stack or Heap

When you want to expand the stack or heap, you make a CMOST system call to manipulate the pointer of the appropriate memory region. You can do this either from the partition manager or from a processing node. If you do this from a node, only one processing node must (and should) make the allocation call. To access the appropriate CMOST routines, include the header file:

```
#include <cmsys/cm memory.h>
```

The memory pointer system calls from the partition manager are:

```
CM_memaddr_t
CM_set_dp_stack_ptr (CM_memaddr_t new_limit)
CM_memaddr_t
CM_set_dp_heap_ptr (CM_memaddr_t new_limit)
CM_memaddr_t CM_get_dp_stack_ptr ()
CM_memaddr_t CM_get_dp_heap_ptr ()
```

The equivalent calls from the node are:

```
CM_memaddr_t
CMPE_set_dp_stack_ptr (CM_memaddr_t new_limit)
CM_memaddr_t
CMPE_set_dp_heap_ptr (CM_memaddr_t new_limit)
CM_memaddr_t CMPE_get_dp_stack_ptr ()
CM_memaddr_t CMPE_get_dp_heap_ptr ()
```

All these routines return a CM_memaddr_t value, which is an *all-VU*, *instruction space* address, representing the current position of the memory pointer (in the case of the **set** routines, this is the value of the pointer after you have modified it). The value of the pointer is always one more than the highest allocated address in the memory region.

You cannot access allocated memory using the **CM_memaddr_t** values returned from these system calls, because they are in all-VU instruction space. You must translate this value into a *single-VU*, *data space* pointer, as described in Section H.3.3 below.

To use the **set** system calls, you pass in the highest address that you want to have allocated. The pointer value the call returns will always be greater than this value (unless there is insufficient memory remaining, in which case zero is returned), but it may not be exactly one more than the address you passed in.

CMost Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation **Important:** Don't make a "copy" of the stack or heap pointer and expect the copy to remain valid. Stack and heap memory can be allocated for reasons other than explicit system calls from your program. Thus, the stack and heap pointers can change without warning. You should always use the current value returned by the system calls mentioned above when determining the current size of the stack or heap.

If you want to deallocate parallel memory (in other words, shrink the stack or heap regions), call the appropriate set function with the new lower limit.

Note: CMOST currently does not allow the regions to shrink, and thus the call described above will have no effect, and the current limit will be returned. Never-theless, it is sensible to include deallocation calls, for compatibility with later software versions.

H.3.3 Translating Stack and Heap Addresses

You can change CM_memaddr_t values into valid data space addresses using the following C macro, which is defined in cmsys/dp.h:

data address = TOGGLE DPV SPACE(instruction address);

Note that the returned data space address is still an *all-VU* address. It cannot be used to read from memory, and if used to store to memory, the stored value will be written to all four VUs (broadcast).

You can change the data space address to point to a single VU by using one of the following macros:

```
VU_0_address = CHANGE_DP(data_address, DP_0);
VU_1_address = CHANGE_DP(data_address, DP_1);
VU_2_address = CHANGE_DP(data_address, DP_2);
VU_3_address = CHANGE_DP(data_address, DP_3);
```

The resulting addresses are pointers to words (or doublewords) in stack or heap memory and can be used, for example, as a C pointer value to read or write memory values.

Note: Parallel memory accessed by the node processor is always mapped with caching *disabled*. Thus, access to words/doublewords in the above fashion will be 2 to 3 times slower than normal cached accesses. Also, all attempts to read/write parallel memory using pointers that are not word-aligned will result in memory faults.

Index

· ·

·

Index

Symbols

: {=}n memory stride syntax, in DPEAC, 25 register stride syntax, in DPEAC, 24 mode, stride marker, in DPEAC, 24 (reg), memory indirection syntax, in DPEAC, 43 (rIA), register indirection syntax, in DPEAC, 42 [%rn], memory address syntax, in DPEAC, 29 [n], register offset syntax, in DPEAC, 23 * {=} n, vector length syntax, in DPEAC, 42 =always, mask mode modifier option in CDPEAC, 99 in DPEAC, 53 -cond, mask mode modifier option in CDPEAC, 99 in DPEAC, 53 -condalu, mask mode modifier option in CDPEAC, 99 in DPEAC, 53 =condmem, mask mode modifier option in CDPEAC, 99 in DPEAC, 53 < vector length modifier, in DPEAC, 42 VU selection modifier, in DPEAC, 26

_1 immediate format suffix, in CDPEAC, 86 memory indirection suffix, in CDPEAC, 90 register indirection suffix, in CDPEAC, 86, 90

memory stride suffix, in CDPEAC, 68, 90 register stride suffix, in CDPEAC, 67, 90

_u

memory stride suffix, in CDPEAC, 68, 90 register stride suffix, in CDPEAC, 67, 90 _u_s

memory stride suffix, in CDPEAC, 68, 90 register stride suffix, in CDPEAC, 67, 90 _v, vector length suffix, in CDPEAC, 85, 90

_vh, vector length suffix, in CDPEAC, 85, 90 _vhs, vector length suffix, in CDPEAC, 85, 90

_vs, vector length suffix, in CDPEAC, 85, 90 _x, register offset suffix, in CDPEAC, 67, 90

A

accelerators, vector unit (VU), 3 accessor instructions, SPARC, in DPEAC, 58 accumulated context count CDPEAC statement modifier, 101 DPEAC statement modifier, 55 VU feature, 17 align CDPEAC statement modifier, 99 DPEAC statement modifier, 53 alignment guarantee CDPEAC statement modifier, 99 DPEAC statement modifier, 53 ALL_DPS, VU selector in CDPEAC, 69 in DPEAC, 26 ALL_PHYS_NUM_DPS, VU selector in CDPEAC, 69 in DPEAC, 26 ALU status and contextualization, 15 always, mask mode modifier option in CDPEAC, 99 in DPEAC, 53 argument macros, in CDPEAC, 65, 90

arithmetic instructions in CDPEAC, 62, 71 in DPEAC, 19, 28 list of for CDPEAC, 91 for DPEAC, 45 arithmetic mode register, VU control register, 13 arithmetic no-op instruction for CDPEAC, 96 for DPEAC, 51 array descriptor, CMRTS, 178, 184 array geometry, CMRTS, 179, 185 array_geometry, CMRT_desc_t structure slot, 184 arrays in CMRTS, 178 arrays, passing, into C/DPEAC routines, 109 as assembler, 5, 169 as-expression, DPEAC syntax, 21 as-register, DPEAC syntax, 22 ASCII constants, DPEAC syntax, 21 asm statement, in the C language, 61 axis descriptors, CMRTS machine geometry slot, 189 axis length, CMRTS axis descriptor slot, 190

С

C variables, in CDPEAC instructions, 65 CDPEAC accessor instructions, list of, 102 CDPEAC argument macros, 65, 90 CDPEAC code, 62 CDPEAC header file, 7 CDPEAC instruction set, 6, 61 CDPEAC instructions, 70 list of, 89 CDPEAC join statement order, 64 CDPEAC procedure, 62 CDPEAC special instruction, 63 CDPEAC statement formats, 74 CDPEAC statement modifiers, 98 for conditionalization, 99 special modifiers, 100 CDPEAC subroutine, 106 in a C/DPEAC program, 108 CDPEAC syntax, 65 CDPEAC VU accessor instruction, 63 chain loading in CDPEAC, 64 in DPEAC, 20 CM Run-Time System (CMRTS), 177 cm_location, CMRT_desc_t structure slot, 184 CM-5 assembly code, 4 CM-5 computing environment, 2 CM-5 hardware, 2 CM-5 networks, 2 CM-5 processing node, 3 CM-5 software layers, 4 CM-5 vector units (VUs), 1, 3, 9 CMCOM layer, of CMRTS, 177 CMCOM axis descriptor, CMRTS data structure, 190 CMCOM_machine_geometry_t, CMRTS data structure, 179, 188 CMCOM_pe_allocate_stack_space, CMRTS memory allocation function, 195 CMCOM_pe_get_stack_pointer, CMRTS memory allocation function, 195 CMCOM_pe_set_stack_pointer, CMRTS memory allocation function, 195 CMIP layer, of CMRTS, 177 CMPE_, prefix, of node interface functions, in C/DPEAC program, 108 CMRT layer, of CMRTS, 177 CMRT allocate heap field, CMRTS memory allocation function, 194 CMRT_allocate_physical_heap_field, CMRTS memory allocation function, 193 CMRT_allocate_physical_stack_field, CMRTS memory allocation function, 193 CMRT allocate stack field, CMRTS memory allocation function, 194

type, 179, 185 CMRT_cm_location_t, CMRTS parallel memory location, 179 CMRT_deallocate heap field, CMRTS memory allocation function, 194 CMRT_deallocate physical heap fiel d, CMRTS memory allocation function, 193 CMRT_deallocate_physical_stack_thr ough, CMRTS memory allocation function, 193 CMRT_deallocate_stack_field_throug h, CMRTS memory allocation function, 194 CMRT_desc_get_cm_location, CMRTS accessor function, 184 CMRT_desc_get_element_size, CMRTS accessor function, 184 CMRT_desc_get_geometry, CMRTS accessor function, 184 CMRT_desc_get_lower_bound, CMRTS accessor function, 187 CMRT_desc_get_number_of_elements, CMRTS accessor function, 187 CMRT desc get rank, CMRTS accessor function, 187 CMRT_desc_get_subgrid_dimension, CMRTS accessor function, 192 CMRT_desc_get_subgrid_size, CMRTS accessor function, 189 CMRT_desc_get_upper_bound, CMRTS accessor function, 187 CMRT_desc_t, CMRTS array descriptor, 178, 184 code CDPEAC, 62 DPEAC, 19 comments, DPEAC syntax, 21

CMRT_array_geometry_t, CMRTS data

comparison instructions, list of for CDPEAC, 93 for DPEAC, 48 condalu, mask mode modifier option in CDPEAC, 99 in DPEAC, 53 conditional instructions, list of, for DPEAC, 47.93 conditionalization, 15 conditionalization bit sense CDPEAC statement modifier, 100 DPEAC statement modifier, 54 conditionalization mode, 15 CDPEAC statement modifier, 99 DPEAC statement modifier, 53 conditionalization modifiers of CDPEAC statements, 99 of DPEAC statements, 53 condmen, mask mode modifier option in CDPEAC, 99 in DPEAC, 53 constant-expression, DPEAC syntax, 21 context bit, 15 context bit sense, 15 context count, VU feature, 17 contextualization, 15 Control Network, 2 control register constants, of VU registers, 18 control register region, 127, 128 control registers, VU, 13 in CDPEAC, 66 in DPEAC, 24 conversion instructions, list of for CDPEAC, 95 for DPEAC, 49 current mode CDPEAC statement modifier, 98 DPEAC statement modifier, 52 vector mask shift mode, 16

D

Data Network, 2 data register region, 127, 128 data registers, VU, 12 in CDPEAC, 66 in DPEAC, 23 data space, 126 in VU memory, 11 data types of a CDPEAC instruction, 71 of a DPEAC instruction, 28 depc CDPEAC statement modifier, 100 **DPEAC** statement modifier, 54 descriptor, array, in CMRTS, 178, 184 doubleword, 12 doubleword alignment guarantee CDPEAC statement modifier, 99 DPEAC statement modifier, 53 dp alu mode, VU control register, 13 DP_n, VU selector in CDPEAC, 69 in DPEAC, 26 DP_PHYS_NUM_0_AND_1, VU selector in CDPEAC, 69 in DPEAC, 26 DP PHYS NUM 2 AND 3, VU selector in CDPEAC, 69 in DPEAC, 26 DP PHYS NUM n. VU selector in CDPEAC, 69 in DPEAC, 26 dp status, VU control register, 13, 15 dp_status_enable, VU control register, 13, 15 dp_stride_memory default memory stride, 104 in CDPEAC, 68 in DPEAC, 25 VU control register, 13 dp_stride_rs1 default rS1 register stride, 104 in CDPEAC, 67, 75 in DPEAC, 24, 32 VU control register, 13 dp vector length default vector length register, 104 in CDPEAC, 70, 85 in DPEAC, 27, 42 VU control register, 13 dp_vector_mask vector mask register, 52, 98 VU control register, 13, 15

dp_vector_mask_buffer, VU control register, 13, 17 dp vector mask direction, VU control register, 13, 16 dp_vector_mask_mode, 53 vector mask mode register, 99, 104 VU control register, 13, 15 dpas assembler, 169 dpas assembler symbol, 170 dpas command line format, 169 dpas lexical directives, 170 dpas preprocessor, 169 dpas switches, 169 dpas, DPEAC assembler, 5 apcc command line format, 171 dpcc compiler, 171 dpcc switches, 171 dpcc, CDPEAC compiler, 6 dpchgbk, register accessor instruction for CDPEAC, 102, 103 for DPEAC, 56, 57 dpchgsp, register accessor instruction for CDPEAC, 102, 103 for DPEAC, 56, 57 dpcleanup, CDPEAC special instruction, 104 DPEAC accessor instruction, 20 DPEAC accessor instructions, list of, 56 DPEAC and CDPEAC, using, 7 DPEAC code, 19 DPEAC header file, 7 DPEAC instruction set, 5, 19 DPEAC instructions, 19, 27 list of, 45 DPEAC statement, 19 **DPEAC** statement formats, 31 DPEAC statement modifiers, 52 for conditionalization, 53 special modifiers, 54 DPEAC statement order, 20 **DPEAC** subroutine, 106 in a C/DPEAC program, 108 DPEAC syntax, 21 dpentry, SPARC accessor instruction, in DPEAC, 58

dpget, register accessor instruction for CDPEAC, 102 for DPEAC, 56 dpld, register accessor instruction for CDPEAC, 102, 103 for DPEAC, 56, 57 dprd, register accessor instruction for CDPEAC, 102 for DPEAC, 56 dpregs, SPARC accessor instruction, in DPEAC, 59 dpretn, SPARC accessor instruction, in DPEAC, 59 DPS_0_AND_1, VU selector in CDPEAC, 69 in DPEAC, 26 DPS_2_AND_3, VU selector in CDPEAC, 69 in DPEAC, 26 dpset, register accessor instruction for CDPEAC, 102 for DPEAC, 56 dpsetup, CDPEAC special instruction, 104 dpst, register accessor instruction for CDPEAC, 102, 103 for DPEAC, 56, 57 dpsync, register accessor instruction for CDPEAC, 102, 103 for DPEAC, 56, 57 dpunset, SPARC accessor instruction, in DPEAC. 59 dpwrt, register accessor instruction for CDPEAC, 102 for DPEAC, 56 dreg i CDPEAC register indirection macro, 86 register indirection macro, 90 dreg_s(), CDPEAC register stride macro, 67,90 dreg_u(), CDPEAC register stride macro, 67,90 dreg_u_s(), CDPEAC register stride macro,

67,90

dreg_x(), CDPEAC register offset macro, 67.90 dyadic arithmetic instructions in CDPEAC, 71 in DPEAC, 28 list of for CDPEAC, 92 for DPEAC, 46 dyadic comparison instructions, list of for CDPEAC, 93 for DPEAC, 48 dyadic conditional instructions, list of for CDPEAC, 93 for DPEAC, 47 dyadic conversion instructions, list of for CDPEAC, 95 for DPEAC, 49 dyadic mult-op instructions, list of for CDPEAC, 94 for DPEAC, 48

Ε

effects of VU control registers, 14 element_size, CMRT_desc_t structure slot, 184 epc CDPEAC statement modifier, 100 DPEAC statement modifier, 54 etrap, VU trap instruction, in DPEAC, 57 exchange CDPEAC statement modifier, 101 DPEAC statement modifier, 55 expressions, DPEAC syntax, 21 extents, CMRTS array geometry slot, 186

F

file naming conventions, in C/DPEAC program, 107 flags, VU status register, 16

G

garbage data, in CMRTS arrays, 179 garbage_mask, CMRTS array geometry slot, 186 general-expression, DPEAC syntax, 21 geometries, CMRTS, 179

Η

hazards, VU pipeline, 140 header file for CDPEAC, 7 for DPEAC, 7 heap, in VU memory, 11, 126 host interface file, in C/DPEAC program, 107 host interface function, in a C/DPEAC program, 106, 108

1, immediate format suffix, in CDPEAC, 77, 90 immediate format in CDPEAC, 74, 77 in DPEAC, 31, 34 instruction pipeline, 139 instruction space, 126 in VU memory, 11 instruction suffixes, in CDPEAC, 64, 90 inverting, context bit sense, 15

J

join macro, in CDPEAC, 63, 89 joinn(), CDPEAC instruction joining macro, 64, 89

ldvm CDPEAC special instruction, 104 vector mask instruction, in DPEAC, 58 load, SPARC accessor instruction, in DPEAC, 59

long format statement in CDPEAC, 74 in DPEAC, 31 lower_bounds, CMRTS array geometry slot, 186

М

machine geometry, CMRTS, 179, 188 machine_geometry, CMRTS array geometry slot, 186 maddr CDPEAC statement modifier, 68, 98 DPEAC statement modifier, 25, 52 main program file, in C/DPEAC program, 107 makefile, in C/DPEAC program, 107, 117 memory allocation in CMRTS, 193 non-CMRTS, 196 memory argument, of a CDPEAC instruction, 72 memory correspondence, physical/virtual, 131 memory indirection in CDPEAC, 86 in DPEAC, 43 memory instruction in CDPEAC, 72 in DPEAC, 29 memory instructions in CDPEAC, 62 in DPEAC, 19 list of for CDPEAC, 97 for DPEAC, 51 memory mapping, 125 memory maps, 133 memory no-op instruction for CDPEAC, 97 for DPEAC, 51 memory operand CDPEAC statement modifier, 98 DPEAC statement modifier, 52 of a DPEAC instruction, 29

Index

memory operand stride, VU control register, 13 memory operand syntax, in DPEAC, 29 memory stride default in CDPEAC, 68 in DPEAC, 25 memory stride format in CDPEAC, 74, 79 in DPEAC, 31, 36 memory stride indirection variant, of mode set format in CDPEAC, 83 in DPEAC, 40 memory stride markers, in DPEAC, 25 memory striding in CDPEAC, 68 in DPEAC, 25 mode, stride marker, in CDPEAC, 67 mode set format in CDPEAC, 74, 80 in DPEAC, 31, 37 modifiers of a CDPEAC statement, 62, 73, 98 of a DPEAC statement, 19, 30, 52 monadic arithmetic instructions in CDPEAC, 71 in DPEAC, 28 list of for CDPEAC, 91 for DPEAC, 45 mult-op instructions, list of for CDPEAC, 94 for DPEAC, 48

Ν

naming conventions, interface function, in C/DPEAC program, 108 naming conventions, source file, in C/DPEAC program, 107 Network Interface (NI), 3 no-op, arithmetic for CDPEAC, 96 for DPEAC, 51 no-op, memory for CDPEAC, 97 for DPEAC, 51 noalign CDPEAC statement modifier, 99 DPEAC statement modifier, 53 node. 3 node interface file, in C/DPEAC program, 107 node interface function, 106 in a C/DPEAC program, 108 noexchange CDPEAC statement modifier, 101 DPEAC statement modifier, 55 nopad CDPEAC statement modifier, 98 DPEAC statement modifier, 52 number_of_elements, CMRTS array geometry slot, 186 numbers, DPEAC syntax, 21

0

off_chip_length, CMRTS axis descriptor slot, 192 off_chip_mask, CMRTS axis descriptor slot, 192 off_chip_positions, CMRTS axis descriptor slot, 192 one-source (monadic) instructions in CDPEAC, 71 in DPEAC, 28 one-source (monadic) instructions, list of for CDPEAC, 91 for DPEAC, 45 operators, arithmetic, DPEAC syntax, 21

P

pad CDPEAC statement modifier, 98 DPEAC statement modifier, 52

CMost Version 7.2, August 1993 Copyright © 1993 Thinking Machines Corporation

padding CDPEAC statement modifier, 98 DPEAC statement modifier, 52 parallel heap, 126 in VU memory, 11 parallel memory allocation in CMRTS, 193 non-CMRTS, 196 parallel stack, 126 in VU memory, 11 partition, 2 partition manager (PM), 2 passing arrays, into C/DPEAC routines, 109 physical memory mapping, 125 physical memory regions, 125 physical/virtual memory correspondence, 131 pipeline hazards, 140 pipeline overlap, 140 pipeline stages, 139 pipelining, 139 population count CDPEAC statement modifier, 100 DPEAC statement modifier, 54 VU feature, 17 population count variant, of mode set format in CDPEAC, 83 in DPEAC, 40 power_of_two, CMRTS axis descriptor slot, 190 procedure, DPEAC, 62 processing elements, 180 processing node, 3 processor, RISC, 3 product_subgrid_lengths, CMRTS machine geometry slot, 189

R

rank CMRTS array geometry slot, 186 CMRTS machine geometry slot, 188 *rD*, register argument, 27, 70 register arguments, in CDPEAC, 70 register file, VU, 12 register offsets in CDPEAC, 67, 90 in DPEAC, 23 register operands, in DPEAC, 27 register restrictions SPARC, in DPEAC, 22 VU in CDPEAC, 66 in DPEAC, 23 register stride format in CDPEAC, 74, 78 in DPEAC, 31, 35 register stride indirection in CDPEAC, 86, 90 in DPEAC, 42 register stride indirection variant, of mode set format in CDPEAC, 82 in DPEAC, 39 register stride markers, in DPEAC, 24 register striding default, of vector instructions in CDPEAC, 71 in DPEAC. 28 in CDPEAC, 90 in DPEAC, 24 restrictions, rS2 argument, in CDPEAC, 71 restrictions, rS2 operand, in DPEAC, 28 rIA, register argument, 27, 70 RISC processor (CPU), 3 rLS, register argument, 27, 70 Rnn, VU data register in CDPEAC, 66 in DPEAC, 23 rotate mode CDPEAC statement modifier, 98 DPEAC statement modifier, 52 vector mask shift mode, 16 rotation mode of vector mask CDPEAC statement modifier, 98 DPEAC statement modifier, 52 routine, DPEAC, 19 rS1, register argument, 27, 70

Index

rS1 argument, in CDPEAC short statement format, 75 rS1 operand, in DPEAC short statement format, 32 rS1 register operand stride, VU control register, 13 rS1 stride restriction in CDPEAC, 67 in DPEAC, 24 rs1 stride variant, of mode set format in CDPEAC, 81, 82 in DPEAC, 38, 39 rS2, register argument, 27, 70 rS2 argument restrictions, in CDPEAC, 71 rS2 operand restrictions, in DPEAC, 28 Run-Time System (CMRTS), 177

S

scalar instruction variant, of mode set format, in DPEAC, 41 scalar instructions in CDPEAC, 70 in DPEAC, 27 scalar registers in CDPEAC, 66 in DPEAC, 23 scalar (), CDPEAC register stride macro, 67,90 scalar/vector agreement in CDPEAC, 70 in DPEAC, 27 sD, register argument, 27, 70 set_mem_stride(), CDPEAC special instruction macro, 104 set_rs1_stride(), CDPEAC special instruction macro, 104 set_vector_length(), CDPEAC special instruction macro, 104 set_vector_length_and_rs1_stride(), CDPEAC special instruction macro, 104

set_vector_length_and_rs1_stride_a
 nd_vmmode(), CDPEAC special
 instruction, 104

set_vector_length_and_vmmode(), CDPEAC special instruction macro, 104 set_vmmode(), CDPEAC special instruction macro, 104 short format statement in CDPEAC, 74, 75 in DPEAC, 31, 32 sIA, register argument, 27, 70 single-/doubleword performance, in DPEAC, 72 single-/doubleword performance, in DPEAC, 29 singleword, 12 sLS, register argument, 27, 70 snn, VU scalar data register in CDPEAC, 66 in DPEAC, 23 SPARC, processor, in CM-5 nodes, 3 SPARC accessor instructions, in DPEAC, 58 SPARC as assembler, 5, 169 SPARC assembly code, 19 SPARC register restrictions, in DPEAC, 22 SPARC registers, DPEAC syntax, 22 special modifier variant, of mode set format in CDPEAC, 84 in DPEAC, 41 special modifiers of CDPEAC statements, 100 of DPEAC statements, 54 sS1, register argument, 27, 70 sS2, register argument, 27, 70 stack, in VU memory, 11, 126 stages of VU pipeline, 139 statement formats in CDPEAC, 74 in DPEAC, 31 statement modifiers in CDPEAC, 62, 73 in DPEAC, 19, 30 statement order in CDPEAC, 64

in DPEAC, 20

statements in CDPEAC, 62 in DPEAC, 19 status bit rotation mode **CDPEAC** statement modifier, 98 **DPEAC** statement modifier, 52 status bits, from VU arithmetic operations, 16 status enable register, VU control register, 13, 15 status flags, in VU status register, 16 status register, VU control register, 13, 15 stride, of vector registers, 12 stride macro, for register arguments in CDPEAC, 67 stride marker, in DPEAC, 24 stride restriction, rS1 register in CDPEAC, 67 in DPEAC, 24 striding, of VU operations, 9 stvm CDPEAC special instruction, 104 vector mask instruction, in DPEAC, 58 subgrid, in CMRTS arrays, 182 subgrid_axis_increment, CMRTS axis descriptor slot, 191 subgrid_bits_length, CMRTS axis descriptor slot, 192 subgrid_bits_mask, CMRTS axis descriptor slot, 192 subgrid_bits_position, CMRTS axis descriptor slot, 192 subgrid length, CMRTS axis descriptor slot, 190 subgrid_orthogonal_length, CMRTS axis descriptor slot, 191 subgrid_outer_count, CMRTS axis descriptor slot, 191 subgrid_outer_increment, CMRTS axis descriptor slot, 191 subroutine code file, in C/DPEAC program, 107 suffixes, instruction, in CDPEAC, 90 supported operators, in DPEAC expression

syntax, 21

symbolic constants, for VU virtual memory regions, 129 syntax CDPEAC, 65 DPEAC, 21

Т

three-source (triadic) instructions in CDPEAC, 71 in DPEAC. 28 three-argument mult-op instructions, list of for CDPEAC, 96 for DPEAC, 50 total_off_chip_length, CMRTS machine geometry slot, 188 trap, VU trap instruction, in DPEAC, 57 triadic arithmetic instructions in CDPEAC, 71 in DPEAC, 28 triadic instructions, list of for CDPEAC, 96 for DPEAC, 50 triadic mult-op instructions, list of for CDPEAC, 96 for DPEAC, 50 triadic rLS register restriction in CDPEAC, 71 in DPEAC, 28, 29 two-source (dyadic) instructions in CDPEAC, 71 in DPEAC, 28 two-argument mult-op instructions, list of for CDPEAC, 94 for DPEAC, 48 two-source (dyadic) instructions, list of for CDPEAC, 92 for DPEAC, 46 type abbreviations, for CDPEAC type argument, 89

type argument, of a CDPEAC instruction, 71

U

upper_bounds, CMRTS array geometry slot, 186 using DPEAC and CDPEAC, 7

V

variables, in CDPEAC instructions, 65 vD, register argument, 27, 70 vector instructions in CDPEAC, 70 in DPEAC, 27 vector length in CDPEAC, 70 in DPEAC, 27 vector length instruction suffixes, of mode set format, in CDPEAC, 85 vector length modifier, of mode set format, in DPEAC, 42 vector length padding CDPEAC statement modifier, 98 DPEAC statement modifier, 52 vector length register, VU control register, 13 vector mask and conditionalization, 15 vector mask bit sense **CDPEAC** statement modifier, 100 DPEAC statement modifier, 54 vector mask buffer, VU control register, 17 vector mask conditionalization mode, VU control register, 13 vector mask copy buffer, VU control register, 13 vector mask copy mode CDPEAC statement modifier, 100 DPEAC statement modifier, 54 vector mask instructions, in DPEAC, 58 vector mask mode CDPEAC statement modifier, 99 DPEAC statement modifier, 53 vector mask mode register, VU control register, 15 vector mask register, VU control register, 13, 15

vector mask rotation mode **CDPEAC** statement modifier, 98 DPEAC statement modifier, 52 vector mask shift direction, VU control register, 13, 16 vector mask status bits, 16 vector registers in CDPEAC, 66 in DPEAC, 23 VU. 12 vector stride in CDPEAC, 70 in DPEAC, 27 vector unit (VU) accelerators, 3, 9 vector unit registers in CDPEAC, 66 in DPEAC, 23 vIA, register argument, 27, 70 virtual memory mapping, 127 virtual memory regions, 128 virtual memory symbolic constants, 129 vLS, register argument, 27, 70 vmcount CDPEAC statement modifier, 101 DPEAC statement modifier, 55 vmcurrent CDPEAC statement modifier, 98 DPEAC statement modifier, 52 vminvert CDPEAC statement modifier, 100 DPEAC statement modifier, 54 vmmode CDPEAC statement modifier, 99 DPEAC statement modifier, 53 vmnew CDPEAC statement modifier, 100 DPEAC statement modifier, 54 vmnop CDPEAC statement modifier, 100 DPEAC statement modifier, 54 vmold CDPEAC statement modifier, 100 DPEAC statement modifier, 54

vmrotate CDPEAC statement modifier, 98 DPEAC statement modifier, 52 vmtrue CDPEAC statement modifier, 100 DPEAC statement modifier, 54 vnn, VU vector data register in CDPEAC, 66 in DPEAC, 23 vS1, register argument, 27, 70 vS2, register argument, 27, 70 VU chips, 10 VU control register constants, 18 VU control register region, 127, 128 VU control registers, 13 effects of, 14 in CDPEAC, 66 in DPEAC, 24 VU data register region, 127, 128 VU data registers, 12 in CDPEAC, 66 in DPEAC, 23 VU data space, 126 VU instruction, in CDPEAC, 62 VU instruction pipeline, 139 VU instruction space, 126 VU instructions, 3 VU memory layout, 10 VU memory mapping, 10, 125 VU memory maps, 133 VU memory regions, 10 VU memory spaces, 126 VU memory stride markers, in DPEAC, 24 VU memory striding, in CDPEAC, 68

VU on-chip data swapping CDPEAC statement modifier, 101 DPEAC statement modifier, 55 VU physical memory mapping, 125 VU physical memory regions, 125 VU physical/virtual memory correspondence, 131 VU pipelining, 139 VU register accessor instructions, list of for CDPEAC, 102 for DPEAC, 56 VU register file, 12 VU register restrictions in CDPEAC, 66 in DPEAC, 23 VU register spaces, 127 VU register stride macros, in CDPEAC, 67 VU register stride markers, in DPEAC, 24 VU registers, 12 VU selection in CDPEAC, 68 in CDPEAC accessor instructions, 69 in DPEAC, 25 in DPEAC accessor instructions, 26 VU selectors in CDPEAC, 69 in DPEAC, 26 VU status flags, in VU status register, 16 VU striding, 9 VU trap instructions, in DPEAC, 57 VU vector registers, 12 VU virtual memory mapping, 127 VU virtual memory regions, 128 VU virtual memory symbolic constants, 129