

## SYNERTEK 1981-1982 DATA CATALOG

# Table of Contents 

## Index

SYNERTEK<br>1981-1982<br>DATA CATALOG


$\vdots$.
 $\qquad$
$\qquad$

## Contents

CHAPTER 1 Page
Random Access Memory
RAM Selector Guide ..... 1-2
SY2101, $256 \times 4$-Bit Static RAM ..... 1-3
SY2111, $256 \times 4$-Bit Static RAM ..... 1-7
SY2112, $256 \times 4$-Bit Static RAM ..... 1-11
SY2114, $1024 \times 4$-Bit Static RAM ..... 1-17
SY2114LV, $1024 \times 4$-Bit Static RAM ..... 1-21
SY2128, $2048 \times 8$-Bit Static RAM ..... 1-25
SY2142, $1024 \times 4$-Bit Static RAM ..... 1-26
SY2142LV, $1024 \times 4$-Bit Static RAM ..... 1-30
SY2147, $4096 \times 1$-Bit Static RAM ..... 1-34
SY2147H, $4096 \times 1$-Bit Static RAM ..... 1-38
SYM2147, $4096 \times 1$-Bit Static RAM ..... 1-39
SY2148H, $1024 \times 4$-Bit Static RAM ..... 1-40
SYM2148, $1024 \times 4$-Bit Static RAM ..... 1-44
SY2149H, $1024 \times 4$-Bit Static RAM ..... 1-45
SYM2149H, $1024 \times 4$-Bit Static RAM ..... 1-49
CHAPTER 2
Read Only Memory
ROM Selector Guide ..... 2-2
SY2316A/B, $2048 \times 8$-Bit ROM ..... 2-3
SY2316B-2, $2048 \times 8$-Bit ROM ..... 2-7
SY2316B-3, $2048 \times 8$-Bit ROM ..... 2-11
SY2332/3, $\quad 4096 \times 8$-Bit ROM ..... 2-15
SY2332/3-3, $4096 \times 8$-Bit ROM ..... 2-19
SY2364/A, $8192 \times 8$-Bit ROM ..... 2-23
SY2365/A, $8192 \times 8$-Bit ROM ..... 2-27
SY23128, $16,384 \times 8$-Bit ROM ..... 2-31
SY3308, $1024 \times 8$-Bit ROM ..... 2-35
SY3316/A, $2048 \times 8$-Bit ROM ..... 2-36
SYM3316/A, $2048 \times 8$-Bit ROM ..... 2-40
CHAPTER 3 Microprocessors
Microcomputers
Z8, Single Chip Microcomputer ..... 3-3
Microprocessors and Peripherals SY1791-02/SY1793-02, Floppy Disk Controller ..... 3-23
SY2661, Enhanced Programmable Communications Interface ..... 3-39
SY6500, 8-Bit Microprocessor Family ..... 3-53
SY6520, Peripheral Interface Adapter ..... 3-67
SY6521/SY6821, Peripheral Interface Adapter ..... 3-81
SY6522, Versatile Interface Adapter ..... 3-95
SY6530, Memory, I/O, Timer Array ..... 3-117
SY6532, RAM, I/O, Timer Array ..... 3-129
SY6545, CRT Controller ..... 3-139
SY6551, Asynchronous Communication Interface Adapter ..... 3-169
SY6591, Floppy Disk Controller ..... 3-179
SY6691/SY6692, ANSI Rigid Disk Controller ..... 3-183
SY68045, CRT Controller ..... 3-185

## Contents (Contd.)

CHAPTER 4 Page
Logic Capabilities ..... 4-1
CHAPTER 5
Systems
CP110, Super Jolt CPU Board ..... 5-2
AS200, Universal Card ..... 5-2
EPS-1, SYM-1 Diagnostic Program ..... 5-2
SYM-1, Single Board Computer ..... 5-3
SYM-1/68; SYM-1/69, Single Board Computers ..... 5-3
MOD-68; MOD-69, Adapter Boards for SYM-1 ..... 5-4
PEX-1, Port Expansion and Connector Kit ..... 5-4
SRM-1/SRM-3, Static RAM Memory Kit ..... 5-4
SM100, OEM Version of SYM-1 ..... 5-5
BAS-1, Full Function BASIC ..... 5-5
RAE-1, Resident Assembler/Editor ..... 5-5
KTM-2, Keyboard Terminal Module ..... 5-6
KTM-3, Keyboard Terminal Module ..... 5-7
MBC010, CPU Board ..... 5-9
MBC020, CPU/Video Board ..... 5-9
MBC01A2/MBC01A2-1, Single Board Computer Motorola Micromodule Replacement ..... 5-11
MBC008/016, Static RAM Modules ..... 5-13
MBC016D, MBC032D, MBC048D, MBC064D, Dynamic RAM Boards ..... 5-14
MBC081, EPROM Programmer ..... 5-15
MBC091, Prototyping Board ..... 5-15
MOC092/93, Extender Boards ..... 5-15
MBC210, Floppy Disk Controller ..... 5-16
MBC510, Combo I/O Board ..... 5-16
MDT2000, Micro Development System for Z8 and SY6500 Microprocessors ..... 5-17
CHAPTER 6
Quality Assurance ..... 6-1
CHAPTER 7
General Information
Ordering Information ..... 7-2
Packaging Information ..... 7-3

## Numerical Index

|  |  | Page |
| :---: | :---: | :---: |
| Z8 ${ }^{\text {™ }}$ | Single-Chip Microcomputer | 3-3 |
| $\begin{aligned} & \text { SY1791-02/ } \\ & \text { SY1793-02 } \end{aligned}$ | Fl |  |
| SY2101-1 | $256 \times 4$ Bit Static MOS RAM ( 500 nsec ) | 1-3 |
| SY2101A | $256 \times 4$ Bit Static MOS RAM ( $350 \mathrm{nsec} \mathrm{)}$ | 1-3 |
| SY2101A-2 | $256 \times 4$ Bit Static MOS RAM ( $250 \mathrm{nsec} \mathrm{)}$ | -3 |
| SY2101A-4 | $256 \times 4$ Bit Static MOS RAM ( 450 nsec ) | 1-3 |
| SY2111-1 | $256 \times 4$ Bit Static MOS RAM ( 500 nsec ) | 1-7 |
| SY2111A | $256 \times 4$ Bit Static MOS RAM ( 350 nsec ) | 1-7 |
| SY2111A-2 | $256 \times 4$ Bit Static MOS RAM ( 250 nsec ) | 1-7 |
| SY2111A-4 | $256 \times 4$ Bit Static MOS RAM ( 450 nsec ) | 1-7 |
| SY2112-1 | $256 \times 4$ Bit Static MOS RAM ( 500 nsec ) | 1-11 |
| SY2112A | $256 \times 4$ Bit Static MOS RAM ( 350 nsec ) | 1-11 |
| SY2112A-2 | $256 \times 4$ Bit Static MOS RAM ( 250 nsec ) | 1-11 |
| SY2112A-4 | $256 \times 4$ Bit Static MOS RAM ( 450 nsec ) | 1-11 |
| SY2114 | $1024 \times 4$ Bit Static MOS RAM ( 450 nsec ) | -17 |
| SY2114-1 | $1024 \times 4$ Bit Static MOS RAM ( 150 nsec ) | 1-17 |
| SY2114-2 | $1024 \times 4$ Bit Static MOS RAM ( 200 nsec ) | 1-17 |
| SY2114-3 | $1024 \times 4$ Bit Static MOS RAM ( 300 nsec ) | 1-17 |
| SY2114L | $1024 \times 4$ Bit Static MOS RAM <br> Low Power ( 450 nsec ) ..... | 17 |
| SY2114L-1 | $1024 \times 4$ Bit Static MOS RAM <br> Low Power ( 150 nsec ) ..... | 1-17 |
| SY2114L-2 | 1024×4 Bit Static MOS RAM Low Power ( 200 nsec ) .... | 1-17 |
| SY2114L-3 | $1024 \times 4$ Bit Static MOS RAM <br> Low Power ( 300 nsec ) ..... | 1-17 |
| SY2114LV | $1024 \times 4$ Bit Static MOS RAM <br> Power Down ( 450 nsec ) .. | 1-21 |
| SY2114LV-2 | $1024 \times 4$ Bit Static MOS RAM <br> Power Down (200 nsec) ... | 21 |
| SY2114LV-3 | 1024×4 Bit Static MOS RAM <br> Power Down ( 300 nsec ) ... |  |
| SY2128 | $2048 \times 8$ Bit Static MOS RAM (120 nsec) | 1-25 |
| SY2142 | $1024 \times 4$ Bit Static MOS RAM (450 nsec) | 1-26 |
| SY2142-2 | $1024 \times 4$ Bit Static MOS RAM ( $200 \mathrm{nsec} \mathrm{)}$ | 1-26 |
| SY2142-3 | $1024 \times 4$ Bit Static MOS RAM ( 300 nsec ) | 1-26 |
| SY2142L | $1024 \times 4$ Bit Static MOS RAM ( 450 nsec ) | 1-26 |
| SY2142L-2 | $1024 \times 4$ Bit Static MOS RAM ( 200 nsec ) | 1-26 |
| SY2142L-3 | 1024×4 Bit Static MOS RAM <br> Low Power ( 300 nsec ) .... |  |
| SY2142LV | $1024 \times 4$ Bit Static MOS RAM ( 450 nsec ) | 1-30 |
| SY2142LV-2 | $1024 \times 4$ Bit Static MOS RAM ( 200 nsec ) | 1-30 |
| SY2142LV-3 | $1024 \times 4$ Bit Static MOS RAM ( 300 nsec ) | 1-30 |
| SY2147 | 4096x1 Bit Static MOS RAM ( $70 \mathrm{nsec} \mathrm{)}$ | 1-34 |
| SY2147-3 | $4096 \times 1$ Bit Static MOS RAM ( 55 nsec ) | 1-34 |
| SY2147-6 | $4096 \times 1$ Bit Static MOS RAM ( 85 nsec ) | 1-34 |
| SY2.147L | $4096 \times 1$ Bit Static MOS RAM ( 70 nsec ) | 1-34 |
| SY2147H | $4096 \times 1$ Bit Static MOS RAM ( $35-70 \mathrm{nsec}$ ) | 1-38 |
| SY2148H | $1024 \times 4$ Bit Static MOS RAM ( 70 nsec ) | 1-40 |
| SY2148H-2 | $1024 \times 4$ Bit Static MOS RAM ( 45 nsec ) | 1-40 |
| SY2148H-3 | $1024 \times 4$ Bit Static MOS RAM ( 55 nsec ) | 1-40 |
| SY2148HL | 1024×4 Bit Static MOS RAM Low Power ( 70 nsec ) |  |
| SY2148HL-3 | 1024×4 Bit Static MOS RAM <br> Low Power ( 70 nsec ) | 1-40 |
| SY2149H | $1024 \times 4$ Bit Static MOS RAM ( 70 nsec ) | 1-45 |
| SY2149H-2 | $1024 \times 4$ Bit Static MOS RAM ( 45 nsec ) | 1-45 |
| SY2149H-3 | $1024 \times 4$ Bit Static MOS RAM ( 55 nsec ) | 1-45 |
| SY2149HL | $1024 \times 4$ Bit Static MOS RAM Low Power ( 70 nsec ) |  |
| SY2149HL-3 | $1024 \times 4$ Bit Static MOS RAM <br> Low Power ( 55 nsec ) |  |
| SY2316A | $2048 \times 8$ Bit Static MOS ROM ( 550 nsec ) |  |
| SY2316B | $2048 \times 8$ Bit Static MOS ROM ( 450 nsec ) |  |
| SY2316B-2 | $2048 \times 8$ Bit Static MOS ROM ( 200 nsec ) |  |

SY2316B-3 SY2332
SY2332-3
SY2333
SY2333-3
SY2364
SY2364-2
SY2364-3
SY2364A
SY2364A-2
SY2364A-3
SY2365
SY2365-2
SY2365-3
SY2365A
SY2365A-2
SY2365A-3
SY23128
SY2661
SY3308
SY3316
SY3316A
SY6500
SYE6500/6500A
SY6520/6520A
SY6820/68B20
SYE6520/6820
SYE6520A/68B20
SY6521/6821
SY6521A/68B21 Peripheral Interface Adapter (PIA) ......... 3-81
$\begin{array}{ll}\text { SYE6521/6821. } & \text { Peripheral Interface Adapter } \\ \text { SYE6521A/68B21 } & \text { (Extended Temperature) ................. 3-93 }\end{array}$
SY6522/6522A Versatile Interface Adapter ....................... 3-95
SYE6522/6522A Versatile Interface Adapter
(Extended Temperature) ................. 3-115
SY6530 Memory, I/O, Timer Array ............... 3-117
SY6532 RAM, I/O, Timer Array .................. 3-129
SYE6532
SYE6532A
(Extended Temperature)
SY6545 CRT Codre. 3-137
SY6545-1 CRT Controller ............................... 3-155
SY6551 Asynchronous Communication Interface $\quad$ 3-169
$\begin{array}{lll}\text { SYE6551/6551A } & \begin{array}{l}\text { Asynchronous Communication Interface } \\ \text { Adapter (Extended Temperature) }\end{array} \text {...... } & \text { 3-177 }\end{array}$
SY6591/6591A Floppy Disk Controller (FDC) ........... 3-179
SY6691/6692 ANSI Rigid Disk Controller (ARDC ${ }^{\text {w }}$ ) ... 3-183
SY68045 CRT Controller (CRTC) ................. 3-185

Military Grade Products: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
SYM2147 4096x1 Bit Static MOS RAM (70 nsec) ..... 1-39 SYM2147-6 $4096 \times 1$ Bit Static MOS RAM ( 85 nsec ) ..... 1-39 SYM2148 1024×4 Bit Static MOS RAM ( 70 nsec ) ..... $1-44$ SYM2148-6 $1024 \times 4$ Bit Static MOS RAM ( 85 nsec ) ..... 1-44 SYM2149H $\quad 1024 \times 4$ Bit Static MOS RAM ( 70 nsec ) $\ldots . .1$ 1-49 SYM2149H-3 $1024 \times 4$ Bit Static MOS RAM (55 nsec) ..... 1 1-49 SYM3316 $2048 \times 8$ Bit Static MOS ROM ( 100 nsec ) ..... 2-40 SYM3316A $2048 \times 8$ Bit Static MOS ROM (100 nsec) ..... 2-40

## Numerical Index (Contd.)



The information contained in this document has been carefully checked and is believed to be reliable; however, Synertek shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon, the information contained in this document. Synertek makes no guarantee or warranty concerning the accuracy of such information, and this document does not in any way extend Synertek's warranty on any product beyond that set forth in Synertek's standard terms and conditions of sale. Synertek does not guarantee that the use of any information contained herein will not infringe upon the patent or other rights of third parties, and no patent or other license is implied hereby. Synertek reserves the right to make changes in the product without notification which would render the information contained in this document obsolete or inaccurate. Please contact Synertek for the latest information concerning this product.

## X jons

## Prationitacess Memores

Commercial: $\mathrm{T}_{\mathrm{A}}=\mathbf{0}^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Part No. | Organization | No. of Pins | $\begin{aligned} & \text { Access Time } \\ & \text { (ns) } \\ & \text { Max. } \end{aligned}$ | Maximum Current (mA) |  | Power Supply (Volts) | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Operating | Standby |  |  |
| SY2101-1 | $256 \times 4$ | 22 | 500 | 70 | - | +5 | 1-3 |
| SY2101A | $256 \times 4$ | 22 | 350 | 55 | - | +5 | 1-3 |
| SY2101A-2 | $256 \times 4$ | 22 | 250 | 55 | - | +5 | 1-3 |
| SY2101A-4 | $256 \times 4$ | 22 | 450 | 55 | - | +5 | 1-3 |
| SY2111-1 | $256 \times 4$ | 18 | 500 | 70 | - | +5 | 1-7 |
| SY2111A | $256 \times 4$ | 18 | 350 | 55 | - | +5 | 1-7 |
| SY2111A-2 | $256 \times 4$ | 18 | 250 | 55 | - | +5 | 1-7 |
| SY2111A-4 | $256 \times 4$ | 18 | 450 | 55 | - | +5 | 1-7 |
| SY2112-1 | $256 \times 4$ | 16 | 500 | 70 | - | +5 | 1-11 |
| SY2112A | $256 \times 4$ | 16 | 350 | 55 | - | +5 | 1-11 |
| SY2112A-2 | $256 \times 4$ | 16 | 250 | 55 | - | +5 | 1-11 |
| SY2112A-4 | $256 \times 4$ | 16 | 450 | 55 | - | +5 | 1-11 |
| SY2114 | $1024 \times 4$ | 18 | 450 | 100 | - | +5 | 1-17 |
| SY2114-1 | $1024 \times 4$ | 18 | 150 | 100 | - | +5 | 1-17 |
| SY2114-2 | $1024 \times 4$ | 18 | 200 | 100 | - | +5 | 1-17 |
| SY2114-3 | $1024 \times 4$ | 18 | 300 | 100 | - | +5 | 1-17 |
| SY2114L | $1024 \times 4$ | 18 | 450 | 70 | - | +5 | 1-17 |
| SY2114L-1 | $1024 \times 4$ | 18 | 150 | 70 | - | +5 | 1-17 |
| SY2114L-2 | $1024 \times 4$ | 18 | 200 | 70 | - | +5 | 1-17 |
| SY2114L-3 | $1024 \times 4$ | 18 | 300 | 70 | - | +5 | 1-17 |
| SY2114LV | $1024 \times 4$ | 18 | 450 | 70 | - | +5\|1] | 1-21 |
| SY2114LV-2 | $1024 \times 4$ | 18 | 200 | 70 | - | +5\|1] | 1-21 |
| SY2114LV-3 | $1024 \times 4$ | 18 | 300 | 70 | - | +5\|1] | 1-21 |
| SY2142 | $1024 \times 4$ | 20 | 450 | 100 | - | +5 | 1-26 |
| SY2142-2 | $1024 \times 4$ | 20 | 200 | 100 | - | +5 | 1-26 |
| SY2142-3 | $1024 \times 4$ | 20 | 300 | 100 | - | +5 | 1-26 |
| SY2142L | $1024 \times 4$ | 20 | 450 | 70 | - | +5 | 1-26 |
| SY2142L-2 | $1024 \times 4$ | 20 | 200 | 70 | - | +5 | 1-26 |
| SY2142L-3 | $1024 \times 4$ | 20 | 300 | 70 | - | +5 | 1-26 |
| SY2142LV | $1024 \times 4$ | 20 | 450 | 70 | - | +5\|1] | 1-30. |
| SY2142LV-2 | $1024 \times 4$ | 20 | 200 | 70 | - | +5 ${ }^{11}$ | 1-30 |
| SY2142LV-3 | $1024 \times 4$ | 20 | 300 | 70 | - | +5\|1] | 1-30 |
| SY2148H | $1024 \times 4$ | 18 | 70 | 150 | 30 | +5 | 1-40 |
| SY2148H-2 | $1024 \times 4$ | 18 | 45 | 150 | 30 | +5 | 1-40 |
| SY2148H-3 | $1024 \times 4$ | 18 | 55 | 150 | 30 | +5 | 1-40 |
| SY2148HL | $1024 \times 4$ | 18 | 70 | 125 | 20 | +5 | 1-40 |
| SY2148HL-3 | $1024 \times 4$ | 18 | 55 | 125 | 20 | +5 | 1-40 |
| SY2149H | $1024 \times 4$ | 18 | 70 | 150 | - | +5 | 1-45 |
| SY2149H-2 | $1024 \times 4$ | 18 | 45 | 150 | - | +5 | 1-45 |
| SY2149H-3 | $1024 \times 4$ | 18 | 55 | 150 | - | +5 | 1-45 |
| SY2149HL | $1024 \times 4$ | 18 | 70 | 125 | - | +5 | 1-45 |
| SY2149HL-3 | $1024 \times 4$ | 18 | 55 | 125 | - | +5 | 1-45 |
| SY2147 | $4096 \times 1$ | 18 | 70 | 160 | 20 | +5 | 1-34 |
| SY2147-3 | $4096 \times 1$ | 18 | 55 | 180 | 30 | +5 | 1-34 |
| SY2147-6 | $4096 \times 1$ | 18 | 85 | 160 | 20 | +5 | 1-34 |
| SY2147L | $4096 \times 1$ | 18 | 70 | 140 | 10 | +5 | 1-34 |
| SY2147H ${ }^{(2)}$ | $4096 \times 1$ | 18 | 35-70 | 180 | 30 | +5 | 1-38 |
| SY2128 ${ }^{2}$ | $2048 \times 8$ | 24 | 120-200 | 100 | 30 | +5 | 1-25 |

Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| SYM2148 $^{2}$ | $1024 \times 4$ | 18 | 70 | 150 | 30 | +5 | $1-44$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SYM2148-6 $^{2}$ | $1024 \times 4$ | 18 | 85 | 150 | 30 | +5 | $1-44$ |
| SYM2149H $^{2}$ | $1024 \times 4$ | 18 | 70 | 150 | - | +5 | $1-49$ |
| SYM2149H-3 $^{2}$ | $1024 \times 4$ | 18 | 55 | 150 | - | +5 | $1-49$ |
| SYM21472 | $4096 \times 1$ | 18 | 70 | 180 | 30 | +5 | $1-39$ |
| SYM2147-6 $^{2}$ | $4096 \times 1$ | 18 | 85 | 180 | 30 | +5 | $1-39$ |

[^0]2. To Be Announced.

The SY2101 is a 256 word by 4 bit static random access memory element using N -channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.
The SY2101 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. Two Chip Enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided

PIN CONFIGURATION

| $\mathrm{A}_{3} \square_{1}$ | 22 | $\mathrm{v}_{\mathrm{cc}}$ |
| :---: | :---: | :---: |
| $\mathrm{A}_{2} \square_{2}$ | 21 | $\mathrm{A}_{4}$ |
| ${ }_{\text {A } 10 ~}^{3}$ | 20 | R/w |
| A0 4 | 19 | CE1 |
| A5 5 | 18 | OD |
| ${ }^{46} 6$ | 17 | CE2 |
| A7 $\square_{7}$ | 16 | $\mathrm{DO}_{4}$ |
| GND 8 | 15 | $\mathrm{DI}_{4}$ |
| $\mathrm{DI}_{1} 9$ | 14 | $\mathrm{DO}_{3}$ |
| $\mathrm{DO}_{1} \mathrm{O}_{10}$ | 13 | $\mathrm{DI}_{3}$ |
| $\mathrm{DI}_{2} \square_{11}$ | 12 | $\mathrm{DO}_{2}$ |


| ORDERING INFORMATION |  |  |  |
| :--- | :---: | :---: | :---: |
| Order | Package | Access | Temperature |
| Number | Type | Time | Range |
| SYP2101-1 | Plastic DIP | 500 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2101-1 | Ceramic DIP | 500 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2101A-2 | Plastic DIP | 250 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2101A-2 | Ceramic DIP | 250 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2101A | Plastic DIP | 350 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2101A | Ceramic DIP | 350 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2101A-4 | Plastic DIP | 450 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYC2101A-4 | Ceramic DIP | 450 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

- Inputs Protected - All Inputs Have Protection Against Static Charge
- Low Cost Packaging - 22 Pin Plastic Dual-In-Line Configuration
- Low Power - Typically 150 mW
- Three-State Output - OR-Tie Capability
- Output Disable Provided For Ease of Use in Common Data Bus Systems
- $256 \times 4$ Organization to Meet Needs For Small System Memories
- Access Time - 250/350/450/500/ns
- Single +5 V Supply Voltage
- Directly TTL. Compatible - All Inputs and Outputs
- Static MOS - No Clocks or Refreshing Required
- Simple Memory Expansion - Two Chip Enable Inputs
so that data inputs and outputs can be tied for common I/O systems. Output disable is then used to eliminate any bi-directional logic.
The SY2101 is fabricated with N -channel ion implanted silicon gate technology. This technology allows the design and production of high-performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or N -channel silicon gate technology.

Synertek's ion implanted silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.

BLOCK DIAGRAM


| DIN | DATA INPUT | OD | OUTPUT DISABLE |
| :--- | :--- | :--- | :--- |
| A $0-A 7$ | ADDRESS INPUTS | DOUT | DATA OUTPUT |
| R/W | READ/WRITE INPUT | VCC | POWER ( +5 V ) |
| CE1, CE2 | CHIP ENABLE |  |  |

## ABSOLUTE MAXIMUM RATINGS

| Ambient Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage On Any Pin With |  |
| $\quad$ Respect to Ground | -0.5 V to +7 V |
| Power Dissipation | 1 Watt |

## COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | 2101-1 |  |  | $\begin{gathered} \text { 2101A-2 } \\ 2101 \mathrm{~A}, 2101 \mathrm{~A}-4 \\ \hline \end{gathered}$ |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. (1) | Max. | Min. | Typ. 1) | Max. |  |  |
| ILI | Input Current |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| 1 LOH | 1/O Leakage Current(2) |  | ? | 15 |  |  | 10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=4.0 \mathrm{~V}$ |
| ${ }^{1}$ LOL | I/O Leakage Current(2) |  |  | -50 |  |  | -10. | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.45 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CC} 1$ | Power Supply Current |  | 30 | 60 |  | 30 | 50 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{IO}_{\mathrm{O}}=0 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ${ }^{\prime} \mathrm{CC} 2$ | Power Supply Current |  |  | 70 |  |  | 55 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{IO}_{\mathrm{O}}=0 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.5 | " | +0.65 | -0.5 | $\therefore$ | +0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.2 |  | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage |  |  | +0.45 |  |  | +0.4 | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA} \\ & \left(\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA} 2101-1\right) \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.2 |  | , | 2.4 | . |  | V | $\mathrm{I}^{\mathrm{OH}}=-150 \mu \mathrm{~A}$ |

NOTE: 1. Typical Values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. Input and Output tied together.

CAPACITANCE $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN $_{\text {IN }}$ | Input Capacitance (All Input Pins) $V$ IN $=0 V$ | 4 | 8 | pF |
| COUT | Output Capacitance VOUT $=0 V$ | 8 | 12 | pF |

## A.C. CHARACTERISTICS - SY2101-1

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |
| trey | Read Cycle | 500 |  | ns |
| ${ }^{\text {t }}$ A | Access Time |  | 500 | ns |
| tco | Chip Enable To Output |  | 350 | ns |
| ${ }^{\text {tob }}$ | Output Disable To Output |  | 300 | ns |
| $\mathrm{tDF}^{[1]}$ | Data Output to High Z State | 0 | 150 | ns |
| tor | Previous Data Read Valid after change of Address | 0 |  | ns |
| WRITE CYCLE |  |  |  |  |
| twCy | Write Cycle | 500 |  | ns |
| ${ }^{\text {t }}$ AW | Write Delay | 100 |  | ns |
| ${ }^{\text {t }}$ W $W$ | Chip Enable To Write | 400 |  | ns |
| tDW | Data Setup | 280 |  | ns |
| ${ }^{\text {t }} \mathrm{DH}$ | Data Hold | 100 |  | ns |
| tWP | Write Pulse | 300 |  | ns |
| tWR | Write Recovery | 50 |  | ns |

## A.C. CHARACTERISTICS - SY2101A-2

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |
| trcy | Read Cycle | 250 |  | ns |
| ${ }^{\text {t }}$ A | Access Time |  | 250 | ns |
| tCO | Chip Enable To Output |  | 180 | ns |
| tOD | Output Disable To Output |  | 130 | ns |
| tDF ${ }^{\text {[1] }}$ | Data Output to High Z State | 0 | 180 | ns |
| $\mathrm{tOH}^{\text {r }}$ | Previous Data Read Valid after change of Address | 40 |  | ns |
| WRITE CYCLE |  |  |  |  |
| twCy | Write Cycle | 250 |  | ns |
| ${ }^{\text {t }}$ AW | Write Delay | 20 |  | ns |
| ${ }^{\text {t }} \mathrm{CW}$ | Chip Enable To Write | 150 |  | ns |
| tDW | Data Setup | 150 |  | ns |
| ${ }^{\text {t }} \mathrm{H}$ | Data Hold | 0 |  | ns |
| twP | Write Pulse | 150 |  | ns |
| tWR | Write Recovery | 0 |  | ns |
| tDS | Output Disable Setup | 20 |  | ns |

A.C. CHARACTERISTICS - SY2101A
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |
| ${ }_{\text {trey }}$ | Read Cycle | 350 |  | ns |
| ${ }^{t} \mathrm{~A}$ | Access Time |  | 350 | ns |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip Enable To Output |  | 240 | ns |
| tOD | Output Disable To Output |  | 180 | ns |
| tDF ${ }^{[1]}$ | Data Output to High Z State | 0 | 150 | ns |
| $\mathrm{tOH}^{\text {r }}$ | Previous Data Read Valid after change of Address | 40 |  | ns |
| WRITE CYCLE |  |  |  |  |
| twCY | Write Cycle | 350 |  | ns |
| ${ }^{\text {t }}$ AW | Write Delay | 20 |  | ns |
| ${ }^{\text {t }} \mathrm{CW}$ | Chip Enable To Write | 200 |  | ns |
| tDW | Data Setup | 200 |  | ns |
| tDH | Data Hold | 0 |  | ns |
| twP | Write Pulse | 200 |  | ns |
| tWR | Write Recovery | 0 |  | ns |
| tDS | Output Disable Setup | 20 |  | ns |

NOTE: 1 tDF is with respect to the trailing edge of $\overline{C E 1}, C E 2$, or $O D$, whichever occurs first.

## A.C. CHARACTERISTICS - SY2101A-4

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.


TIMING DIAGRAMS
READ CYCLE


## WRITE CYCLE


$256 \times 4$ Static Random Access Memory

- Organization 256 Words By 4 Bits
- Common Data Input And Output
- Single $+5 V$ Supply Voltage
- Directly TTL Compatible - All Inputs and Outputs
- Static MOS - No Clocks or Refreshing Required
- Access Time - 250/350/450/500ns
- Simple Memory Expansion - 2 Chịp Enable Inputs
- Fully Decoded - On-Chip Address Decode
- Inputs Protected - All Inputs have Protection Against Static Charge
- Low Cost Packaging - 18 Pin Plastic Dual-In-Line Configuration
- Low Power - Typically 150 mW
- Three - State Output - OR - Tie Capability

The SY2111 is a 256 word by 4 bit static random access memory element using N -channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively, and has the same polarity as the input data. Common input/output pins are provided.
The SY2111 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.
It is directly TTL compatible in all respects: inputs,
PIN CONFIGURATION


ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Temperature <br> Range |
| :--- | :---: | :---: | :---: |
| SYP2111-1 | Plastic DIP | 500 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2111-1 | Cerdip | 500 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2111A-2 | Plastic DIP | 250 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2111A-2 | Cerdip | 250 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2111A | Plastic DIP | 350 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2111A | Cerdip | 350 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2111A-4 | Plastic DIP | 450 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2111A-4 | Cerdip | 450 ns | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

outputs, and a single +5 V supply. Separate Chip Enable leads allow easy selection of an individual package when outputs are OR-tied.

The SY2111 is fabricated with N -channel ion-implanted silicon gate technology, which allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or N -channel silicon gate technology.
Synertek's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.

BLOCK DIAGRAM


PIN NAMES

| $A_{0}-A_{7}$ | ADDRESS INPUTS | $\overline{\mathrm{CE}}_{1}$ | CHIP ENABLE 1 |
| :--- | :--- | :--- | :--- |
| OD | OUTPUT DISABLE | $\overline{\mathrm{CE}}_{2}$ | CHIP ENABLE 2 |
| R/W | READ/WRITE INPUT | $\mathrm{I}_{1}-\mathrm{I} / \mathrm{O}_{4}$ | DATA INPUT/OUTPUT |

## ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias
Storage Temperature
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage on Any Pin
With Respect to Ground
Power Dissipation
-0.5 V to +7 V
1 Watt

## COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | 2111-1 |  |  | $\begin{gathered} 2111 \mathrm{~A} \\ 2111 \mathrm{~A}-2,2111 \mathrm{~A}-4 \\ \hline \end{gathered}$ |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{(1)}$ | Max. | Min. | Typ. ${ }^{(1)}$ | Max. |  |  |
| ILI | Input Load Current |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| ${ }^{1} \mathrm{LOH}$ | I/O Leakage Current |  |  | 15 |  |  | 10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}} / \mathrm{O}=4.0 \mathrm{~V}$ |
| ILOL | I/O Leakage Current |  |  | -50 |  |  | -10 | $\mu \mathrm{A}$ | $\overline{C E}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}} / \mathrm{O}=0.45 \mathrm{~V}$ |
| ICC1 | Power Supply Current |  | 30 | 60 |  | 30 | 50 | mA | $\begin{aligned} & V_{I N}=5.25 \mathrm{~V} \\ & I_{I} / O=0 \mathrm{~mA}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply Current |  |  | 70 |  |  | 55 | mA | $\begin{aligned} & V_{I N}=5.25 \mathrm{~V} \\ & I_{I / O}=0 \mathrm{~mA}, \mathrm{~T}_{A}=0^{\circ} \mathrm{C} \end{aligned}$ |
| VIL | Input Low Voltage | -0.5 |  | +0.65 | -0.5 |  | +0.8 | V |  |
| VIH | Input High Voltage | 2.2 |  | VCC | 2.0 |  | $\mathrm{V}_{\text {cc }}$ | $V$ |  |
| VOL | Output Low Voltage |  |  | 0.45 |  |  | 0.4 | V | $\begin{aligned} & \mathrm{IOL}=3.2 \mathrm{~mA} \\ & \left(\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}-2111-1\right) \end{aligned}$ |
| VOH | Output High Voltage | 2.2 |  |  | 2.4 |  |  | V | $\mathrm{IOH}=-150 \mu \mathrm{~A}$ |

NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

## A.C. CHARACTERISTICS - SY2111-1

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |
| ${ }^{\text {trey }}$ | Read Cycle | 500 |  | ns |
| ${ }^{t} \mathrm{~A}$ | Access Time |  | 500 | ns |
| teo | Chip Enable To Output |  | 350 | ns |
| tod | Output Disable To Output |  | 300 | ns |
| tDF [1] | Data Output To High Z State | 0 | 150 | ns |
| ${ }^{\text {toh }}$ | Previous Data Read Valid After Change Of Address | 0 |  | ns |
| WRITE CYCLE |  |  |  |  |
| tWCY | Write Cycle | 500 |  | ns |
| tAW | Write Delay | 100 |  | ns |
| tew | Chip Enable To Write | 400 |  | ns |
| tDW | Data Setup | 280 |  | ns |
| ${ }^{\text {t }} \mathrm{H}$ | Data Hold | 100 |  | ns |
| tWP | Write Pulse | 300 |  | ns |
| tWR | Write Recovery | 50 |  | ns |
| tDS | Output Disable Setup | 20 |  | ns |

NOTE: 1. tDF is with respect to the trailing edge of CE1, CE2, or OD, whichever comes first.

## A.C. CHARACTERISTICS - SY2111A-2

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V} \mathrm{CC}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |
| tRCY | Read Cycle | 250 |  |  |
| tA | Access Time |  | 250 | ns |
| tCO | Chip Enable To Output |  | 180 | ns |
| tOD | Output Disable To Output |  | 130 | ns |
| tDF[1] | Data Output To High Z State | 0 | 180 | ns |
| tOH | Previous Data Read Valid After Change Of Address | 40 |  | ns |
| WRITE CYCLE |  |  |  |  |
| tWCY | Write Cycle | 250 |  | ns |
| tAW | Write Delay | 20 |  | ns |
| tCW | Chip Enable To Write | 150 |  | ns |
| tDW | Data Setup | 150 |  | ns |
| tDH | Data Hold | 0 |  | ns |
| tWP | Write Pulse | 150 |  | ns |
| tWR | Write Recovery | 0 |  | ns |
| tDS | Output Disable Setup | 20 |  | ns |

A.C. CHARACTERISTICS - SY2111A
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |
| thCY $^{\prime 2}$ | Read Cycle | 350 |  | ns |
| tA | Access Time |  | 350 | ns |
| tCO | Chip Enable To Output |  | 240 | ns |
| tOD | Output Disable To Output |  | 180 | ns |
| tDF[1] | Data Output To High Z State | 0 | 150 | ns |
| tOH | Previous Data Read Valid After Change Of Address | 40 |  | ns |

## WRITE CYCLE

| tWCY | Write Cycle | 350 |  |
| :--- | :--- | :---: | :---: |
| tAW | Write Delay | 20 | ns |
| tCW | Chip Enable To Write | 200 | ns |
| tDW | Data Setup | 200 | ns |
| tDH | Data Hold | 0 | ns |
| tWP | Write Pulse | 200 | ns |
| tWR | Write Recovery | 0 | ns |
| tDS | Output Disable Setup | 20 | ns |

NOTE: 1. $\mathrm{t}_{\mathrm{DF}}$ is with respect to the trailing edge of $\overline{\mathrm{CE}}, \overline{\mathrm{CE}}$, or OD, whichever comes first.

## A.C. CHARACTERISTICS - SY2111A-4

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |
| tRCY | Read Cycle | 450 |  | ns |
| tA | Access Time |  | 450 | ns |
| tCO | Chip Enable To Output |  | 310 | ns |
| tOD | Output Disable To Output |  | 250 | ns |
| tDF[1] | Data Output To High Z State | 0 | 200 | ns |
| tOH | Previous Data Read Valid After Change Of Address | 40 |  |  |

WRITE CYCLE

| tWCY | Write Cycle | 450 | $\cdots$ | ns |
| :--- | :--- | :---: | :---: | :---: |
| tAW | Write Delay | 20 |  | ns |
| tCW | Chip Enable To Write | 250 |  | ns |
| tDW | Data Setup | 250 |  | ns |
| tDH | Data Hold | 0 | ns |  |
| tWP | Write Pulse | 250 |  | ns |
| tWR | Write Recovery | 0 |  | ns |
| tDS | Output Disable Setup | 20 |  | $\because \mathrm{~ns}$ |

A.C. CONDITIONS OF TEST

2111A, 2111A-2, 2111A-4
2111-1
Input Pulse Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +0.8V to 2.0V . . . . . . . . . . . . +0.65 V to 2.2 V
Input Pulse Rise \& Fall Times: . . . . . . . . . . . . . . . . . . . . . . . . . . . 10ns . . . . . . . . . . . . . . . . . . . 10ns
Timing Measuremnt Reference Level Inputs: . . . . . . . . . . . . . 1.5V . . . . . . . . . . . . . . . . . . 1.5V Outputs: . . . . . . . . . 0.8V \& 2.0V . . . . . . . . . . . . . . 0.8V \& 2.0V
Output Load: . . . . . . . . . . . ....... 1 TTL Gate \& $C_{L}=100 \mathrm{pF} \ldots . .1$ TTL Gate \& $C_{L}=100 \mathrm{pF}$
CAPACITANCE $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Typ. | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance (All Input Pins) $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 4 | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 10 | 15 | pF |

TIMING DIAGRAMS
READ CYCLE
WRITE CYCLE


NOTE: 1. tDF is with respect to the trailing edge of CE1, CE2 or OD, whichever comes first.


256 x 4 Static Ramalom Access Memory

- Organization 256 Words by 4 Bits
- Common Data Input and Output
- Single +5 V Supply Voltage
- Directly TTL Compatible - All Inputs and Outputs
- Static MOS - No Clocks or Refreshing Required
- Access Time - 250/350/450/500 ns
- Simple Memory Expansion - Chip Enable Input

\author{

- Fully Decoded - On-Chip Address Decode <br> - Inputs Protected - All Inputs Have Protection Against Static Charge <br> - Low Cost Packaging - 16 Pin Plastic Dual-In-Line Configuration <br> - Low Power - Typically 150 mW <br> - Three-State Output - OR-tie Capability
}

The SY2112 is a 256 word by 4 bit static random access memory element using $N$-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.
The SY2112 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. A separate Chip PIN CONFIGURATION


ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Temperature <br> Range |
| :--- | :---: | :---: | :---: |
| SYP2112A-2 | Plastic DIP | 250 nsec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2112A-2 | Cerdip | 250 nsec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2112A | Plastic DIP | 350 nsec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2112A | Cerdip | 350 nsec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2112A-4 | Plastic Dip | 450 nsec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2112A-4 | Cerdip | 450 nsec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2112-1 | Plastic DIP | 500 nsec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2112-1 | Cerdip | 500 nsec | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

Enable lead allows easy selection of an individual package when outputs are OR-tied.
The SY2112 is fabricated with ion implanted N channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or N -channel silicon gate technology.

Synertek's ion implanted silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias
Storage Temperature
Voltage On Any Pin
With Respect to Ground
Power Dissipation
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
-0.5 V to +7 V
1 Watt

## *COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D. C. AND OPERATING CHARACTERISTICS - SY2112A, SY2112A-2, SY2112A-4
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Typ. (1) | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| ILOH | I/O Leakage Current |  |  | 10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{1 / \mathrm{O}}=4.0 \mathrm{~V}$ |
| ILOL | I/O Leakage Current |  |  | -10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{1 / \mathrm{O}}=0.45 \mathrm{~V}$ |
| 'CC1 | Power Supply Current |  | 30 | 50 | mA | $\begin{aligned} & \mathrm{V}_{I N}=5.25 \mathrm{~V}, \mathrm{I}_{1 / \mathrm{O}}=0 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply Current |  |  | 55 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, I_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \end{aligned}$ |
| VIL | Input "Low" Voltage | -0.5 |  | +0.8 | V |  |
| $V_{\text {IH }}$ | Input "High" Voltage | 2.0 |  | $V_{C C}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | +0.4 | V | $\mathrm{IOL}=3.2 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output "High" Voltage | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ |

NOTES: 1 . Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
D. C. AND OPERATING CHARACTERISTICS - SY2112-1
$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Typ. (1) | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| ${ }^{1} \mathrm{LOH}$ | I/O Leakage Current |  |  | 15 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{I} / \mathrm{O}}=4.0 \mathrm{~V}$ |
| I LOL | I/O Leakage Current |  |  | -50 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}} / \mathrm{O}=0.45 \mathrm{~V}$ |
| ICC1 | Power Supply Current |  | 30 | 60 | mA | $\begin{aligned} & V_{I N}=5.25 \mathrm{~V}, I_{I / O}=0 \mathrm{~mA} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply Current |  |  | 70 | mA | $\begin{aligned} & \mathrm{V}_{I N}=5.25 \mathrm{~V}, \mathrm{I}_{1 / \mathrm{O}}=0 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \end{aligned}$ |
| VIL | Input "Low" Voltage | -0.5 |  | +0.65 | V |  |
| VIH | Input "High" Voltage | 2.2 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| VOL | Output "Low" Voltage |  |  | +0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |
| VOH | Output "High" Voltage | 2.2 |  |  | V | $\mathrm{IOH}=-150 \mu \mathrm{~A}$ |

NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

## A. C. CHARACTERISTICS - SY2112A-2

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tRCY | Read Cycle | 250 |  | ns |
| tA | Access Time |  | 250 | ns |
| tCO | Chip Enable to Output Time | 0 | 180 | ns |
| tCD | Chip Enable to Output Disable Time | 120 | ns |  |
| tOH | Previous Read Data Valid After Change | 40 |  | ns |
|  | of Address |  |  |  |

WRITE CYCLE NO. $1 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tWCY1 | Write Cycle | 250 |  | ns |
| tAW1 | Address to Write Setup Time | 20 |  | ns |
| tDW1 | Write Setup Time | 180 |  | ns |
| tWP1 | Write Pulse Width | 180 |  | ns |
| tCS1 | Chip Enable Setup Time | 0 | 100 | ns |
| tCH1 | Chip Enable Hold Time | 0 |  | ns |
| tWR1 | Write Recovery Time | 0 | ns |  |
| tDH1 | Data Hold Time | 0 | ns |  |
| tCW1 | Chip Enable to Write Setup Time | 180 |  | ns |

WRITE CYCLE NO. $2 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tWCY2 | Write Cycle | 250 |  | ns |
| tAW2 | Address to Write Setup Time | 20 |  | ns |
| tDW2 | Write Setup Time | 180 |  | ns |
| tWD2 | Write To Output Disable Time | 120 | 100 | ns |
| tCS2 | Chip Enable Setup Time | 0 |  | ns |
| tCH2 | Chip Enable Hold Time | 0 |  | ns |
| tWR2 | Write Recovery Time | 0 | ns |  |
| tDH2 | Data Hold Time | 0 |  | ns |

## A. C. CHARACTERISTICS - SY2112A

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tRCY | Read Cycle | 350 |  | ns |
| tA | Access Time |  | 350 | ns |
| tCO | Chip Enable to Output Time |  | 240 | ns |
| tCD | Chip Enable to Output Disable Time | 0 | 200 | ns |
| tOH | Previous Read Data Valid After Change | 40 |  | ns |

A. C. CHARACTERISTICS - SY2112A (Cont.)

WRITE CYCLE NO. $1 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tWCY1 | Write Cycle | 350 |  | ns |
| tAW1 | Address to Write Setup Time | 20 |  | ns |
| tDW1 | Write Setup Time | 250 |  | ns |
| tWP1 | Write Pulse Width | 250 |  | ns |
| tCS1 | Chip Enable Setup Time | 0 | 100 | ns |
| tCH1 | Chip Enable Hold Time | 0 |  | ns |
| tWR1 | Write Recovery Time | 0 |  | ns |
| tDH1 | Data Hold Time | 0 | ns |  |
| tCW1 | Chip Enable to Write Setup Time | 250 | ns |  |

WRITE CYCLE NO. $2 \mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tWCY2 | Write Cycle | 350 |  | ns |
| tAW2 | Address to Write Setup Time | 20 |  | ns |
| tDW2 | Write Setup Time | 250 |  | ns |
| tWD2 | Write To Output Disable Time | 200 | 130 | ns |
| tCS2 | Chip Enable Setup Time | 0 |  | ns |
| tCH2 | Chip Enable Hold Time | 0 |  | ns |
| tWR2 | Write Recovery Time | 0 | ns |  |
| tDH2 | Data Hold Time | 0 | ns |  |

## A. C. CHARACTERISTICS - SY2112A-4

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ RCY | Read Cycle | 450 |  | ns |
| ${ }^{t} \mathrm{~A}$ | Access Time |  | 450 | ns |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip Enable to Output Time |  | 200 | ns |
| ${ }^{\text {t }} \mathrm{CD}$ | Chip Enable to Output Disable Time | 0 | 260 | ns |
| ${ }^{\text {t }} \mathrm{OH}$ | Previous Read Data Valid After Change of Address | 40 |  | ns |

WRITE CYCLE NO. $1 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tWCY1 | Write Cycle | 450 |  | ns |
| tAW1 | Address to Write Setup Time | 20 |  | ns |
| tDW1 | Write Setup Time | 300 |  | ns |
| tWP1 | Write Pulse Width | 300 |  | ns |
| tCS1 | Chip Enable Setup Time | 0 | 100 | ns |
| tCH1 | Chip Enable Hold Time | 0 |  | ns |
| tWR1 | Write Recovery Time | 0 | ns |  |
| tDH1 | Data Hold Time | 0 | ns |  |
| tCW1 | Chip Enable to Write Setup Time | 300 |  | ns |

A. C. CHARACTERISTICS - SY2112A-4 (Cont.)

WRITE CYCLE NO. $2 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| tWCY2 | Write Cycle | 450 |  | ns |
| tAW2 | Address to Write Setup Time | 20 |  | ns |
| tDW2 | Write Setup Time | 300 |  | ns |
| tWD2 | Write To Output Disable Time | 260 | 150 | ns |
| tCS2 | Chip Enable Setup Time | 0 |  | ns |
| tCH2 | Chip Enable Hold Time | 0 |  | ns |
| tWR2 | Write Recovery Time | 0 |  | ns |
| tDH2 | Data Hold Time | 0 |  | ns |

## A. C. CHARACTERISTICS - SY2112-1

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tRCY }}$ | Read Cycle | 500 |  | ns | $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}} \leqslant 20 \mathrm{~ns}$ |
| ${ }^{\text {t }}$ A | Access Time |  | 500 | ns | $0.65 \mathrm{~V} \geqslant \mathrm{~V}_{\text {IN }} \geqslant 2.2 \mathrm{~V}$ |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip Enable To Output Time |  | 350 | ns | Timing Reference $=1.5 \mathrm{~V}$ |
| ${ }^{\text {t }} \mathrm{CD}$ | Chip Enable To Output Disable Time | 0 | 150 | ns | Load = 1 TTL Gate |
| ${ }^{\text {t }} \mathrm{OH}$ | Previous Read Data Valid After Change of Address | 0 |  | ns | $C_{L}=100 \mathrm{pF}$ |

WRITE CYCLE NO. $1 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :--- | :---: | :---: | :--- | :--- |
| tWCY1 | Write Cycle | 500 |  | ns | $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}} \leqslant 20 \mathrm{~ns}$ |
| tAW1 | Address To Write Setup Time | 100 |  | ns | $0.65 \mathrm{~V} \geqslant \mathrm{~V}$ IN $\geqslant 2.2 \mathrm{~V}$ |
| tDW1 | Write Setup Time | 200 |  | ns | Timing Reference $=1.5 \mathrm{~V}$ |
| tWP1 | Write Pulse Width | 300 |  | ns | Load $=1$ TTL Gate |
| tCS1 | Chip Enable Setup Time | 0 | 100 | ns | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| tCH1 | Chip Enable Hold Time | 0 |  | ns |  |
| tWR1 | Write Recovery Time | 50 |  | ns |  |
| tDH1 | Data Hold Time | 100 |  | ns |  |
| tCW1 | Chip Enable to Write Setup Time | 200 |  | ns |  |

WRITE CYCLE NO. $2 \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :--- |
| tWCY2 | Write Cycle | 500 |  | ns | $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}} \leqslant 20 \mathrm{~ns}$ |
| tAW2 | Address To Write Setup Time | 100 |  | ns | $0.65 \mathrm{~V}, \geqslant \mathrm{~V}$ IN $\geqslant 2.2 \mathrm{~V}$ |
| tDW2 | Write Setup Time | 200 |  | ns | Timing Reference $=1.5 \mathrm{~V}$ |
| tWD2 | Write To Output Disable Time | 100 |  | ns | Load $=1$ TTL Gate |
| tCS2 | Chip Enable Setup Time | 0 |  | ns | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| tCH2 | Chip Enable Hold Time | 0 |  | ns |  |
| tWR2 | Write Recovery Time | 50 |  | ns |  |
| tDH2 | Data Hold Time | 100 |  | ns |  |

## READ CYCLE WAVEFORMS



WRITE CYCLE \#1 $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$


NOTE 1. Data Hold Time. ( $T_{D H}$ ) is reference to the trailing edge of CHIP ENABLE (CE)or READ/WRITE (R/W) whichever comes first.

## CAPACITANCE

| Symbol | Test |  | Limits (pF) |  |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Typ. | Max. |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance <br> (All Input Pins) $V_{I N}=0 \mathrm{~V}$ | 4 | 8 |  |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | I/O Capacitance $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~V}$ | 10 | 18 |  |

WRITE CYCLE \#2 $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$


## A.C. CONDITIONS OF TEST

Input Pulse Leads
0.8 to 2.0 Volt

Input Pulse Rise and Fall Times
10 nsec
Timing Measurement Reference Level: Input 1.5 Volt Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8 and 2.0 Volt
Output Load . . . . . . . . . . . . . . . . . . . . . . . . . . 1 TTL Gate and $C_{L}=100 \mathrm{pF}$

## PACKAGE DIAGRAM



The SY2114 is a 4096-Bit static Random Access Memory organized 1024 words by 4 -bits and is fabricated using Synertek's N -channel Silicon-Gate MOS technology. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 1 TTL load.

PIN CONFIGURATION


ORDERING INFORMATION

| Order <br> Number | Access Time | Supply Current | Package Type | Temperature Range |
| :---: | :---: | :---: | :---: | :---: |
| SYD2114-1 | 150nsec | 100 mA |  | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114-1 | 150 nsec | 100 mA | Plastic | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2114-2 | 200nsec | 100 mA | Cerdip | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114-2 | 200nsec | 100 mA | Plastic | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2114-3 | 300nsec | 100 mA | Cerdip | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114-3 | 300 nsec | 100 mA | Plastic | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2114 | 450 nsec | 100mA | Cerdip | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114 | 450nsec | 100 mA | Plastic | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2114L-1 | 150nsec | 70 mA | Cerdip | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114L-1 | 150nsec | 70 mA | Plastic | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2114L-2 | 200nsec | 70 mA | Cerdip | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114L-2 | 200nsec | 70 mA | Plastic | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2114L-3 | 300nsec | 70 mA | Cerdip | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114L-3 | 300nsec | 70 mA | Plastic | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2114L | 450nsec | 70 mA | Cerdip | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2114L | 450 nsec | 70 mA | Plastic | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

The SY2114 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5 V supply. A separate Chip Select ( $\overline{\mathrm{CS})}$ input allows easy selection of an individual device when outputs are or-tied.
The SY2114 is packaged in an 18-pin DIP for the highest possible density and is fabricated with N channel, Ion Implanted, Silicon-Gate technology - a technology providing excellent performance characteristics as well as improved protection against contamination.

## BLOCK DIAGRAM



| ABSOLUTE MAXIMUM RATINGS |  |
| :--- | ---: |
| Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin with |  |
| Respect to Ground <br> Power Dissipation | -0.5 V to +7 V |

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless otherwise specified)

| Symbol | Parameter | $\begin{gathered} 2114-1,-2 \\ 2114-3,2114 \end{gathered}$ |  | $\left[\begin{array}{c} 2114 \mathrm{~L}-1,-2 \\ 2114 \mathrm{~L}, 2114 \mathrm{~L}-3 \end{array}\right.$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| ILI | Input Load Current (All input pins) |  | 10 |  | 10 | $\mu \mathrm{A}$ | V IN $=0$ to 5.25 V |
| ILO | I/O Leakage Current |  | 10 |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{I} / \mathrm{O}}=0.4 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| ICC1 | Power Supply Current |  | 95 | - | 65 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, 1_{1 / \mathrm{O}}=0 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply Current |  | 100 |  | 70 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, I_{1 / O}=0 \mathrm{~mA}, \\ & T_{A}=0^{\circ} \mathrm{C} \end{aligned}$ |
| VIL | Input Low Voltage | -0.5 | 0.8 | -0.5 | 0.8 | V |  |
| VIH | Input High Voltage | 2.0 | VCC | 2.0 | VCC | V |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.4 | V | ${ }^{1} \mathrm{OL}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 | $\mathrm{V}_{\mathrm{CC}}$ | 2.4 | $V_{C C}$ | V | $\mathrm{I} \mathrm{OH}=-1.0 \mathrm{~mA}$ |

CAPACITANCE $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Test | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | Input/Output Capacitance |  | 5 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 5 | pF |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
A.C. CHARACTERISTICS $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V} \mathrm{CC}=5 \mathrm{~V} \pm 5 \%$ (Unless Otherwise Specified)

| Symbol | Parameter | 2114-1,2114L-1 |  | 2114-2, 2114L-2 |  | 2114-3, 2114L-3 |  | 2114, 2114L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {R }}$ | Read Cycle Time | 150 |  | 200 |  | 300 |  | 450 |  | nsec |
| ${ }^{t}$ A | Access Time |  | 150 |  | 200 |  | 300 |  | 450 | nsec |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip Select to Output Valid |  | 70 |  | 70 |  | 100 |  | 120 | nsec |
| tcx | Chip Select to Output Enabled | 20 |  | 20 |  | 20 |  | 20 |  | nsec |
| ${ }^{\text {totD }}$ | Chip Deselect to Output Off | 0 | 60 | 0 | 60 | 0 | 80 | 0 | 100 | nsec |
| toha | Output Hold From Address Change | 50 |  | 50 |  | 50. |  | 50 |  | nsec |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 150 |  | 200 |  | 300 |  | 450 |  | nsec |
| ${ }^{\text {t }}$ WW | Address to Write Setup Time | 0 |  | 0 |  | 0 |  | 0 | . | nsec |
| tw | Write Pulse Width | 120 |  | 120 |  | 150 |  | 200 |  | nsec |
| tWr | Write Release Time | 0 |  | 0 |  | 0 |  | 0 |  | nsec |
| totw | Write to Output Off | 0 | 60 | 0 | 60 | 0 | 80 | 0 | 100 | nsec |
| tow | Data to Write Overlap | 120 |  | 120 |  | 150 |  | 200 |  | nsec |
| ${ }^{\text {t }} \mathrm{H}$ | Data Hold | 0 |  | 0 |  | 0 |  | 0 |  | nsec |

## A.C. Test Conditions

Input Pulse Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8 V to 2.0V
Input Rise and Fall Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 n sec
Timing Measurement Levels: Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5V
Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8 and 2.0V
Output Load 1TTL Gate and 50pF

TIMING DIAGRAMS
Read Cycle ${ }^{(1)}$


## Write Cycle



## NOTES:

(1) $\overline{W E}$ is high for a Read Cycle
(2) ${ }^{t} W$ is measured from the latter of $\overline{C S}$ or $\overline{W E}$ going low to the earlier of $\overline{C S}$ or $\overline{W E}$ going high.

## DATA STORAGE

When $\overline{W E}$ is high, the data input buffers are inhibited to prevent erroneous data from being written into the array. As long as $\overline{W E}$ remains high, the data stored cannot be affected by the Address, Chip Select, or Data I/O logic levels or timing transitions.
Data storage also cannot be affected by $\overline{W E}$; Addresses, or the I/O ports as long as $\overline{\mathrm{CS}}$ is high. Either $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ or both can prevent extraneous writing due to signal transitions.
Data within the array can only be changed during Write time - defined as the overlap of $\overline{C S}$ low and
$\overline{W E}$ low. The addresses must be properly established during the entire Write time plus ${ }^{\text {tWR }}$.
Internal delays are such that address decoding propagates ahead of data inputs and therefore no address setup time is required. If the Write time precedes the addresses, the data in previously addressed locations, or some other location, may be changed. Addresses must remain stable for the entire Write cycle but the Data Inputs may change. The data which is stable for tDW at the end of the Write time will be written into the addressed location.

## TYPICAL CHARACTERISTICS



PACKAGE DIAGRAMS

CERDIP PACKAGE

$1024 \times 4$ Static Random Access Memory Low Power Standby

The SY2114LV is a 4096-Bit static Random Access Memory organized 1024 words by 4-bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. These advanced processing techniques allow the SY2114LV to maintain memory with $V_{C C}$ reduced to 2.5 V . This reduces standby power by $60 \%$ and simplifies the design of battery back-up systems. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 2 TTL loads.

PIN CONFIGURATION


## ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Supply <br> Current <br> (Max) | Temperature <br> Range |
| :--- | :---: | :---: | :---: | :---: |
| SYD2114LV | Cerdip | 450nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2114LV | Molded | 450nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYD2114LV-3 | Cerdip | 300 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2114LV-3 | Molded | 300 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYD2114LV-2 | Cerdip | 200nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2114LV-2 | Molded | 200nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

The SY2114LV is designed for memory applications where high performance, low power, large bit storage and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5 V supply. A separate Chip Select ( $\overline{\mathrm{CS}}$ ) input allows easy selection of an individual device when outputs are or-tied.
The SY2114LV is packaged in an 18 -pin DIP for the highest possible density and is fabricated with N channel, Ion Implanted, Silicon-Gate technology - a technology providing excellent performance characteristics as well as improved protection against contamination.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin with |  |
| $\quad$ Respect to Ground | -0.5 V to +7 V |
| Power Dissipation | 1.0 W |

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless otherwise specified)

| Symbol | Parameter | $\begin{gathered} \text { 2114LV-2, } \\ \text { 2114LV-3, 2114LV } \end{gathered}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| 'LI | Input Load Current (All input pins) |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| ILO | I/O Leakage Current |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{I} / \mathrm{O}}=0.4 \mathrm{~V} \text { to } \mathrm{VCC} \end{aligned}$ |
| ${ }^{1} \mathrm{CC} 1$ | Power Supply Current |  | 65 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, 1_{1 / O}=0 \mathrm{~mA}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply Current |  | 70 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, I_{1} / O=0 \mathrm{~mA}, \\ & T_{A}=0^{\circ} \mathrm{C} \end{aligned}$ |
| VIL | Input Low Voltage | -0.5 | 0.8 | V |  |
| VIH | Input High Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| VOL | Output Low Voltage | 2.4 | 0.4 | V | ${ }^{\prime} \mathrm{OL}=3.2 \mathrm{~mA}$ |
| V OH | Output High Voltage |  | $\mathrm{V}_{\mathrm{CC}}$ | V | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |

CAPACITANCE $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Test | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {I/O }}$ | Input/Output Capacitance |  | 5 | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5 | pF |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless Otherwise Specified)

| Symbol | Parameter | 2114LV-2 |  | 2114LV-3 |  | 2114LV |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle | Read Cycle Time | 200 |  | 300 |  | 450 |  | nsec |
| ${ }^{\text {t }}$ A | Access Time |  | 200 |  | 300 |  | 450 | nsec |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip Select to Output Valid |  | 70 |  | 100 |  | 120 | nsec |
| ${ }^{t} \mathrm{Cx}$ | Chip Select to Output Enabled | 20 |  | 20 |  | 20 |  | nsec |
| totd | Chip Deselect to Output Off | 0 | 60 | 0 | 80 | 0 | 100 | nsec |
| ${ }^{\text {toha }}$ | Output Hold From Address Change | 50 |  | 50 |  | 50 |  | nsec |
| Write Cycle |  |  |  |  |  |  |  |  |
| ${ }^{\text {tw }}$ c | Write Cycle Time | 200 |  | 300 |  | 450 |  | nsec |
| ${ }^{\text {taw }}$ | Address to Write Setup Time | 0 |  | 0 |  | 0 |  | nsec |
| $t_{W}$ | Write Pulse Width | 120 |  | 150 |  | 200 |  | nsec |
| ${ }^{\text {twR }}$ | Write Release Time | 0 |  | 0 |  | 0 |  | nsec |
| totw | Write to Output Off | 0 | 60 | 0 | 80 | 0 | 100 | nsec |
| t ${ }_{\text {DW }}$ | Data to Write Overlap | 120 |  | 150 |  | 200 |  | nsec |
| ${ }_{\text {t }}^{\text {DH }}$ | Data Hold | 0 |  | 0 |  | 0 |  | nsec |

[^1]
## STANDBY CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VPD | $V_{C C}$ in Standby | 2.5 |  | V |  |
| $\checkmark \operatorname{css}(2)$ | $\overline{\mathrm{CS}}$ Bias in Standby | 2.5 |  | V | $2.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{PD}} \leqslant \mathrm{V}_{\text {CC }}$ Max. |
| IPD | Standby Current Drain |  | 50 | mA | All Inputs $=\mathrm{V}^{\prime} \mathrm{PD}=2.5 \mathrm{~V}$. |
| ${ }^{\mathrm{t}} \mathrm{CP}$ | Chip Deselect to Standby Time | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | Standby Recovery Time | 500 |  | ns |  |

## TIMING DIAGRAMS

Read Cycle ${ }^{(3)}$


## Standby Operation



## Write Cycle



## NOTES

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. Consider the test conditions as shown: If the standby voltage ( $V_{P D}$ ) is between 5.25 V ( $V_{C C}$ Max.) and 2.5 V , then $\overline{\mathrm{CS}}$ must be held at 2.5 V Min.
3. $\overline{W E}$ is high for a Read Cycle.
4. $\mathrm{t}_{\mathrm{W}}$ is measured from the latter of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going low to the earlier of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going high.
5. 4.75 Volts
6. 2.5 Volts

## DATA STORAGE

When $\overline{W E}$ is high, the data input buffers are inhibited to prevent erroneous data from being written into the array. As long as $\overline{W E}$ remains high, the data stored cannot be affected by the Address, Chip Select, or Data I/O logic levels or timing transitions.
Data storage also cannot be affected by $\overline{W E}$, Addresses, or the 'I/O ports as long as $\overline{\mathrm{CS}}$ is high. Either $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ or both can prevent extraneous writing due to signal transitions.
Data within the array can only be changed during Write time - defined as the overlap of $\overline{\mathrm{CS}}$ low and
$\overline{W E}$ low. The addresses must be properly established during the entire Write time plus $\mathrm{t}_{\mathrm{WR}}$.
Internal delays are such that address decoding propagates ahead of data inputs and therefore no address setup time is required. If the Write time precedes the addresses, the data in previously addressed locations, or some other location, may be changed. Addresses must remain stable for the entire Write cycle but the Data Inputs may change. The data which is stable for tDW at the end of the Write time will be written into the addressed location.

TYPICAL CHARACTERISTICS







## PACKAGE DIAGRAM



- 120nsec Maximum Access Time
- Fully Static Operation:

No Clocks or Strobes Required

- Automatic CE Power Down
- Identical Cycle and Access Times
- Single +5 V Supply ( $\pm 10 \%$ )
- Pin Compatible with 2716 16K EPROM
- Totally TTL Compatible:

All Inputs and Outputs

- Common Data Input and Output
- Three-State Output
- JEDEC Approved Pinout

The Synertek SY2128 is a 16,384 bit static Random Access Memory organized 2048 words by eight bits and is fabricated using Synertek's new scaled $n$-channel silicon gate technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. The common data input and three-state output pins optimize compatibility with systems utilizing a bidirectional data bus.
The SY2128 offers an automatic power down feature under the control of the chip enable ( $\overline{\mathrm{CE}}$ ) input. When $\overline{\mathrm{CE}}$ goes high, deselecting the

## PIN CONFIGURATION


chip, the device will automatically power down and remain in a standby power mode as long as $\overline{\mathrm{CE}}$ remains high. This feature provides significant system level power savings.
The SY2128 is configured in the JEDEC approved pinout for 24 pin byte organized memories and is pin compatible with 16 K ROMs, EPROMs and EEPROMs. This offers the user the flexibility of being able to switch between RAM, ROM, EPROM, or EEPROM as his needs dictate with a minimum of board changes.


200ns Maximum Access<br>- Low Operating Power Dissipation $0.1 \mathrm{~mW} /$ Bit<br>- No Clocks or Strobes Required<br>- Identical Cycle and Access Times<br>- Single +5 V Supply

\author{

- Totally TTL Compatible: <br> All Inputs, Outputs, and Power Supply <br> - Common Data I/O <br> - 400mv Noise Immunity <br> - High Density 20 Pin Package <br> - Two Chip Selects and Output Disable <br> Functions Simplify Memory Expansion
}

The 2142 is a 4096-bit static Random Access Memory organized 1024 words by 4-bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no. clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of bus oriented systems, and the outputs can drive 2 TTL loads.

PIN CONFIGURATION


ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Supply <br> Current <br> (Max) | Temperature <br> Range |
| :--- | :--- | :--- | :--- | :--- |
| SYD2142 | Cerdip | 450 nsec | 100 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2142 | Plastic | 450 nsec | 100 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2142-3 | Cerdip | 300 nsec | 100 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2142-3 | Plastic | 300 nsec | 100 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2142L | Cerdip | 450 nsec | 70 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2142L | Plastic | 450 nsec | 70 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2142L-3 | Cerdip | 300 nsec | 70 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2142L-3 | Plastic | 300 nsec | 70 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2142-2 | Cerdip | 200 nsec | 100 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2142-2 | Plastic | 200 nsec | 100 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYD2142L-2 | Cerdip | 200 nsec | 70 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SYP2142L-2 | Plastic | 200 nsec | 70 mAmp | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

The SY2142 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5 V supply.

Two Chip Selects ( $\overline{\mathrm{CS}}_{1}$ and $\mathrm{CS}_{2}$ ) are provided to simplify systems where memory expansion is implemented by OR-tying several 2142's. Also an Output Disable directly controls the output stages.
The SY2142 is packaged in a 20-pin DIP and is fabricated with N -channel, Ion Implanted, SiliconGate technology - a technology providing excellent performance characteristics as well as protection against contamination allowing the use of low cost packaging techniques.

## BLOCK DIAGRAM



| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin with |  |
| Respect to Ground | -0.5V to +7V |
| Power Dissipation | 1.0 |

ABSOLUTE MAXIMUM RATINGS

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the, device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless Otherwise Specified)

| Symbol | Parameter | $\begin{gathered} 2142,2142-2 \\ 2142-3 \end{gathered}$ |  | $\begin{gathered} 2142 \mathrm{~L}, 2142 \mathrm{~L}-2 \\ 2142 \mathrm{~L}-3 \end{gathered}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| ILI | Input Load Current (All input pins) |  | 10 |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| ILO | I/O Leakage Current |  | 10 |  | 10 | ${ }_{\mu} \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=2.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{I} / \mathrm{O}}=0.4 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| ${ }^{\text {ICC1 }}$ | Power Supply Current |  | 95 |  | 65 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, 1_{1 / O}=0 \mathrm{~mA}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ICC2 | Power Supply Current |  | 100 |  | 70 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, 1_{1 / O}=0 \mathrm{~mA}, \\ & T_{A}=0^{\circ} \mathrm{C} \end{aligned}$ |
| VIL | Input Low Voltage | -0.5 | 0.8 | -0.5 | 0.8 | V |  |
| V IH | Input High Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | VCC | V |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.4 | V | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 | VCC | 2.4 | VCC | V | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ |

CAPACITANCE $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Test | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | Input/Output Capacitance |  | 5 | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5 | pF |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$ (Unless Otherwise Specified)

| Symbol | Parameter | 2142-2,2142L-2 |  | 2142-3,2142L-3 |  | 2142,2142L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE $t_{\text {RC }}$ | Read Cycle Time | 200 |  | 300 |  | 450 |  | ns |
| ${ }^{\text {t }}$ | Access Time |  | 200 |  | 300 |  | 450 | ns |
| ${ }^{\text {t }} \mathrm{OD}$ | Output Enable to Output Valid |  | 70 |  | 100 |  | 120 | ns |
| $\mathrm{t}_{\text {ODX }}$ | Output Enable to Output Active | 20 |  | 20 |  | 20 |  | ns |
| ${ }^{\text {c }} \mathrm{CO}$ | Chip Selection to Output Valid |  | 70 |  | 100 |  | 120 | ns |
| ${ }_{\text {t }} \mathrm{CX}$ | Chip Selection to Output Active | 20 |  | 20 |  | 20 |  | ns |
| ${ }_{\text {totD }}$ | Output 3-state from Disable | 0 | 60 | 0 | 80 | 0 | 100 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Address Change | 50 |  | 50 |  | 50 |  | ns |
| WRITE CYCLE twc | Write Cycle Time | 200 |  | 300 |  | 450 |  | ns |
| ${ }^{\text {taw }}$ | Address to Write Setup Time | 0 |  | 0 |  | 0 |  | ns |
| ${ }_{\text {t }}$ w | Write Pulse Width | 120 |  | 150 |  | 200 |  | ns |
| ${ }^{\text {twr }}$ | Write Release Time | 0 |  | 0 |  | 0 |  | ns |
| totD | Output 3-state from Disable | 0 | 60 |  | 80 |  | 100 | ns |
| ${ }^{\text {d }}$ DW | Data to Write Time Overlap | 120 |  | 150 |  | 200 |  | ns |
| ${ }^{\text {D }}$ D | Data Hold from Write Time | 0 |  | 0 |  | 0 |  | ns |

See following page for A.C. Test Conditions
A.C. Test Conditions
Input Pulse Levels
0.8 V to 2.0 V
Input Rise and Fall Time ............................................................................ 10nsec

Output ......................................................... 0.8 V and 2.0 V
Output Load 1TTL Gate and 100pF

## TIMING DIAGRAMS



Write Cycle ${ }^{[2]}$


NOTES:

1. A Read occurs during the overlap of a low $\overline{\mathrm{CS}_{1}}$, high $\mathrm{CS}_{2}$ and a high $\overline{\mathrm{WE}}$.
2. A Write occurs during the overlap of a low $\overline{\mathrm{CS}_{1}}$, high $\mathrm{CS}_{2}$ and a low $\overline{W E}$.
3. $\overline{W E}$ must be high during all address transitions.

## TYPICAL CHARACTERISTICS








## PACKAGE DIAGRAMS



# $1024 \times 4$ Static Random Access Memory Low Power Standby 

- 200 ns Maximum Access
- Low Power: 0.1 mW/Bit Operating $03 \mathrm{~mW} /$ Bit Standby
- No Clocks or Strobes Required
- Identical Cycle and Access Times
- Single Supply: +5 V Operating
+2.5V Standby
- Totally TTL Compatible: All Inputs, Outputs, and Power Supply
- Common Data I/O
- 400 mv Noise Immunity
- High Density 18 Pin Package
- Two Chip Selects and Output Disable Functions Simplify Memory Expansion

The SY2142LV is a 4096-Bit static Random Access Memory organized 1024 words by 4-bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. These advanced processing techniques allow the SY2142LV to maintain memory with $\mathrm{V}_{\mathrm{CC}}$ reduced to 2.5 V . This reduces standby power by $60 \%$ and simplifies the design of battery back-up systems. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 2 TTL loads.

PIN CONFIGURATION


## ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Supply <br> Current <br> (Max) | Temperature <br> Range |
| :--- | :---: | :---: | :---: | :---: |
| SYP2142LV | Plastic | 450nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2142LV-3 | Plastic | 300 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2142LV-2 | Plastic | 200 nsec | 70 mA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

The SY2142LV is designed for memory applications where high performance, low power, large bit storage and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5 V supply.

Two Chip Selects ( $\overline{\mathrm{CS}}_{1}$ and $\mathrm{CS}_{2}$ ) are provided to simplify systems where memory expansion is implemented by OR-tying several 2142LVs. Also an Output Disable directly controls the output stages.
The SY2142LV is packaged in a 20 -pin DIP and is fabricated with N -channel, Ion Implanted, SiliconGate technology - a technology providing excellent performance characteristics as well as protection against contamination allowing the use of low cost packaging techniques.

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

| Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin with |  |
| $\quad$ Respect to Ground | -0.5 V to +7 V |
| Power Dissipation | 1.0 W |

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless otherwise specified)

| Symbol | Parameter | $\begin{gathered} \text { 2142LV-2 } \\ \text { 2142LV-3, 2142LV } \end{gathered}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| ILI | Input Load Current (All input pins) |  | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=0$ to 5.25 V |
| ILO | I/O Leakage Current |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\overline{C S}}=2.0 \mathrm{~V}, \\ & \mathrm{~V}_{1 / \mathrm{O}}=0.4 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| ICC1 | Power Supply Current |  | 65 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, I_{1 / O}=0 \mathrm{~mA}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ${ }^{1} \mathrm{CC} 2$ | Power Supply Current |  | 70 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \mathrm{I}_{1 / O}=0 \mathrm{~mA}, \\ & T_{A}=0^{\circ} \mathrm{C} \end{aligned}$ |
| VIL | Input Low Voltage | -0.5 | 0.8 | V |  |
| VIH | Input High Voltage | 2.0 | $\mathrm{V}_{\text {cc }}$ | V |  |
| $\mathrm{VOL}^{\text {O }}$ | Output Low Voltage | 2.4 | 0.4 | V | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |
| VOH | Output High Voltage |  | $\mathrm{V}_{\mathrm{Cc}}$ | V | $1 \mathrm{OH}=-1.0 \mathrm{~mA}$ |

CAPACITANCE $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Test | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | Input/Output Capacitance |  | 5 | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5 | pF |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$ (Unless Otherwise Specified)

| Symbol | Parameter | 2142LV-2 |  | 2142LV-3 |  | 2142LV |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle $t_{R C}$ | Read Cycle Time | 200 |  | 300 |  | 450 |  | nsec |
| $\mathrm{t}_{\text {A }}$ | Access Time |  | 200 |  | 300 |  | 450 | nsec |
| ${ }^{\text {t }}$ OD | Output Enable to Output Valid |  | 70 |  | 100 |  | 120 | nsec |
| todx | Output Enable to Output Active | 20 |  | 20 |  | 20 |  | nsec |
| ${ }_{\text {teo }}$ | Chip Select to Output Valid |  | 70 |  | 100 |  | 120 | nsec |
| ${ }^{\text {c }} \mathrm{CX}$ | Chip Select to Output Enabled | 20 |  | 20 |  | 20 |  | nsec |
| totD | Chip Deselect to Output Off | 0 | 60 | 0 | 80 | 0 | 100 | nsec |
| toha | Output Hold From Address Change | 50 |  | 50 |  | 50 |  | nsec |
| Write Cycle twc | Write Cycle Time | 200 |  | 300 |  | 450 |  | nsec |
| ${ }^{\text {t }}$ AW | Address to Write Setup Time | 0 |  | 0 |  | 0 |  | nsec |
| ${ }^{\text {tw }}$ | Write Pulse Width | 120 |  | 150 |  | 200 |  | nsec |
| ${ }^{\text {twR }}$ | Write Release Time | 0 |  | 0 |  | 0 |  | nsec |
| totw | Write to Output Off | 0 | 60 | 0 | 80 | 0 | 100 | nsec |
| ${ }^{\text {t }}$ WW | Data to Write Overlap | 120 |  | 150 |  | 200 |  | nsec |
| ${ }^{\text {t }}$ D ${ }^{\text {d }}$ | Data Hold | 0 |  | 0 |  | 0 |  | nsec |

## A.C. Test Conditions

Input Pulse Levels. . . . . . . . . . . . . . 0.8 V to 2.0 V
Input Rise and Fall Time . . . . . . . . . . . 10 n sec

Timing Measurement Levels: Input . . . . . . . . 1.5V Output. . . 0.8 and 2.0 V
Output Load. . . . . . . . . . . .1TTL Gate and 100pF

SY2142LV

## STANDBY CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VPD | $V_{C C}$ in Standby | 2.5 |  | V |  |
| $\mathrm{V}_{\text {cSs }}(2)$ | $\overline{\text { CS }}$ Bias in Standby | 2.5 |  | V | $2.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{PD}} \leqslant \mathrm{V}_{\text {CC }}$ Max. |
| IPD | Standby Current Drain |  | 50 | mA | All Inputs = VPD $=2.5 \mathrm{~V}$ |
| ${ }^{t} \mathrm{CP}$ | Chip Deselect to Standby Time | 0 |  | ns |  |
| ${ }^{\text {t }}$ R | Standby Recovery Time | 500 |  | ns |  |

## TIMING DIAGRAMS

## Read Cycle ${ }^{(3)}$



## Standby Operation



Write Cycle


## NOTES

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. Consider the test conditions as shown: If the standby voltage ( $\mathrm{V}_{\mathrm{PD}}$ ) is between 5.25 V ( $\mathrm{V}_{\mathrm{CC}}$ Max.) and 2.5 V , then $\overline{\mathrm{CS}}$ must be held at 2.5 V Min.
3. $\overline{W E}$ is high for a Read Cycle.
4. tw is measured from the latter of $\overline{C S}$ or $\overline{W E}$ going low to the earlier of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going high.
5. 4.75 Volts
6. 2.5 V olts

## DATA STORAGE

When $\overline{W E}$ is high, the data input buffers are inhibited to prevent erroneous data from being written into the array. As long as $\overline{W E}$ remains high, the data stored cannot be affected by the Address, Chip Select, or Data I/O logic levels or timing transitions.
Data storage also cannot be affected by $\overline{W E}$; Addresses, or the I/O ports as long as $\overline{\mathrm{CS}}$ is high. Either $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ or both can prevent extraneous writing due to signal transitions.
Data within the array can only be changed during Write time - defined as the overlap of $\overline{\mathrm{CS}}$ low and
$\overline{W E}$ low. The addresses must be properly established during the entire Write time plus ${ }^{t}$ WR.
Internal delays are such that address decoding propagates ahead of data inputs and therefore no address setup time is required. If the Write time precedes the addresses, the data in previously addressed locations, or some other location, may be changed. Addresses must remain stable for the entire Write cycle but the Data Inputs may change. The data which is stable for tDW at the end of the Write time will be written into the addressed location.

## TYPICAL CHARACTERISTICS








PACKAGE DIAGRAM
PLASTIC PACKAGE



# 4096 x 1 Static Random Access Memory 

SY2147

- 55 ns Maximum Access
- No Clocks or Strobes Required
- Automatic $\overline{\mathrm{CS}}$ Power Down
- Identical Cycle and Access Times
- Single +5V Supply
- Totally TTL Compatible

All Inputs and Outputs

- Separate Data Input and Output
- High Density 18-Pin Package
- Three-State Output

The Synertek SY2147 is a 4096-Bit Static Random Access Memory organized 4096 words by 1-bit and is fabricated using Synertek's new N-Channel SiliconGate HMOS technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Separate data input and output pins provide maximum design flexibility. The three-state output facilitates memory expansion by allowing the outputs to be OR-tied to other devices.

PIN CONFIGURATION


ORDERING INFORMATION

| Order <br> Number | Access <br> Time <br> (Max) | Operating <br> Current <br> (Max) | Standby <br> Current <br> (Max) | Package <br> Type |
| :--- | :--- | :--- | :--- | :--- |
| SYC2147-3 | 55 ns | 180 mA | 30 mA | Ceramic |
| SYD2147-3 | 55 ns | 180 mA | 30 mA | Cerdip |
| SYC2147 | 70 ns | 160 mA | 20 mA | Ceramic |
| SYD2147 | 70 ns | 160 mA | 20 mA | Cerdip |
| SYC2147L | 70 ns | 140 mA | 10 mA | Ceramic |
| SYD2147L | 70 ns | 140 mA | 10 mA | Cerdip |
| SYC2147-6 | 85 ns | 160 mA | 20 mA | Ceramic |
| SYD2147-6 | 85 ns | 160 mA | 20 mA | Cerdip |

The SY2147 offers an automatic power down feature. Power down is controlled by the Chip Select input. When Chip Select ( $\overline{\mathrm{CS}}$ ) goes high, thus de-selecting the SY2147, the device will automatically power down and remain in a standby power mode as long as $\overline{\mathrm{CS}}$ remain high. This unique feature provides system level power savings as much as $80 \%$.

The SY2147 is packaged in an 18-pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5 V power supply.

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias . . . . . . . . $-10^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Voltage on Any Pin with
Respect to Ground
. . . . . . . . . . -3.5V to +7V
Power Dissipation

| Symbol | Parameter | $2147-3$ |  | 2147, 2147-6 |  | 2147L |  | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |  |
| ILI | Input Load Current (All input pins) |  | 10 |  | 10 |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{\text {IN }}=$ Gnd to $\mathrm{V}_{\mathrm{CC}}$ |  |
| \|ILO| | Output Leakage Current |  | 50 |  | 50 |  | 50 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{1 \mathrm{H}}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{OUT}}=\mathrm{Gnd}^{2} \text { to } 4.5 \mathrm{~V} \end{aligned}$ |  |
| ICC | Power Supply Current |  | 170 |  | 150 |  | 135 | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max, } \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}} \\ & \text { Outputs Open } \end{aligned}$ |
|  |  |  | 180 |  | 160 |  | 140 | mA | $\mathrm{T}^{\prime}=0^{\circ} \mathrm{C}$ |  |
| ISB | Standby Current |  | 30 |  | 20 |  | 10 | mA | $\mathrm{V}_{\mathrm{CC}}=$ Min to Max, $\overline{\mathrm{CS}}=\mathrm{V}_{1 \mathrm{H}}$ |  |
| IPO | Peak Power-on Current (Note 9) |  | 70 |  | 50 |  | 30 | mA | $\begin{aligned} & V_{C C}=\text { Gnd to } V_{C C} M i n \\ & C S=\text { Lower of } V_{C C} \text { or } V_{I H} \text { Min } \end{aligned}$ |  |
| $V_{\text {IL }}$ | Input Low Voltage | -3.0 | 0.8 | -3.0 | 0.8 | -3.0 | 0.8 | V |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | V |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.4 |  | 0.4 |  | 0.4 | V | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  |
| V OH | Output High Voltage | 2.4 |  | 2.4 |  | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-4.0$ |  |
| los | Output Short Circuit Current (Note 10) | -120 | 120 | -120 | 120 | -120 | 120 | mA | $\mathrm{V}_{\text {OUT }}=\mathrm{G}$ | to $\mathrm{V}_{\mathrm{CC}}$ |

CAPACITANCE $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Test | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | 6 | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5 | pF |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
A.C. CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (Unless otherwise specified) (Note 8) READ CYCLE

| Symbol | Parameter | 2147-3 |  | 2147,2147L |  | 2147-6 |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $t_{\text {R }} \mathrm{C}$ | Read Cycle Time | 55 |  | 70 |  | 85 |  | ns |  |
| ${ }^{\text {t }}$ A $A$ | Address Access Time |  | 55 |  | 70 |  | 85 | ns |  |
| ${ }^{t} A C S 1$ | Chip Select Access Time |  | 55 |  | 70 |  | 85 | ns | Note 1 |
| ${ }^{\text {t }}$ ACS2 | Chip Select Access Time |  | 65 |  | 80 |  | 85 | ns | Note 2 |
| ${ }^{\mathrm{t}} \mathrm{OH}$ | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |  |
| t LZ | Chip Selection to Output in Low Z | 10 |  | 10 |  | 10 |  | ns | Note 7 |
| ${ }_{\text {thz }}$ | Chip Deselection to Output in High Z | 0 | 40 | 0 | 40 | 0 | 40 | ns | Note 7 |
| tpu | Chip Selection to Power Up Time | 0 |  | 0 |  | 0 |  | ns |  |
| ${ }_{\text {tPD }}$ | Chip Deselection to Power Down Time |  | 30 |  | 30 |  | 30 | ns |  |

## WRITECYCLE

| twC | Write Cycle Time | 55 |  | 70 |  | 85 |  | ns |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t CW | Chip Selection to End of Write | 45 |  | 55 |  | 65 |  | ns |  |
| ${ }^{\text {t }}$ AW | Address Valid to End of Write | 45 |  | 55 |  | 65 |  | ns |  |
| ${ }^{\text {t } A S}$ | Address Setup Time | 0 |  | 0 |  | 0 |  | ns |  |
| tWP | Write Pulse Width | 35 |  | 40 |  | 45 |  | ns |  |
| tWR | Write Recovery Time | 10 |  | 15 |  | 20 |  | ns |  |
| tDW | Data Valid to End of Write | 25 |  | 30 |  | 30 |  | ns |  |
| ${ }^{\text {t DH }}$ | Data Hold Time | 10 |  | 10 |  | 10 |  | ns |  |
| twZ | Write Enabled to Output in High Z | 0 | 30 | 0 | 35 | 0 | 40 | ns | Note 7 |
| tow | Output Active from End of Write | 0 |  | 0 |  | 0 |  | ns | Note 7 |

SY2147

## TIMING DIAGRAMS

READ CYCLE NO. 1 (NOTES 3 AND 4)


READ CYCLE NO. 2 (NOTES 3 AND 5)


WRITE CYCLE NO. 1 ( $\overline{W E}$ CONTROLLED) (NOTE 6)


NOTES: 1. Chip deselected for greater than 55 ns prior to selection.
2. Chip deselected for a finite time that is less than 55 ns prior to selection. (If the deselect time is Ons, the chip is by definition selected and access occurs according to Read Cycle No. 1.)
3. $\overline{W E}$ is high for Read Cycles.
4. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{1 \mathrm{~L}}$.
5. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
6. If $\overline{\mathrm{CS}}$ goes high simultaneously with $\overline{\mathrm{WE}}$ high, the outputs remain in the high impedance state.
7. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load $B$. This parameter is sampled and not $100 \%$ tested.
8. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.
9. A pullup resistor to $V_{C C}$ on the $\overline{C S}$ input is required to keep the device deselected: otherwise, power-on current approaches $I_{C C}$ active. 10. Duration not to exceed one minute.

SY2147

WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ CONTROLLED) (NOTE 6)


## A.C. TEST CONDITIONS

| INPUT PULSE LEVELS | GND TO 3.5 VOLTS |
| :--- | :--- |
| INPUT RISE AND FALL | 10 nsec |
| TIMES |  |
| INPUT AND OUTPUT <br> TIMING REFERENCE <br> LEVELS | 1.5 VOLTS |
| OUTPUT LOAD |  |



LOAD A.


LOAD B.

## PACKAGE DIAGRAMS



# 4096 x 1 Static Random 

SYNERTEK
PRELIMINARY

- 35-70 ns Maximum Access Time
- No Clocks or Strobes Required
- Automatic CS Power Down
- Identical Cycle and Access Times
- Single +5 V Supply ( $\pm 10 \%$ )
- Pinout and Function Compatible to SY2147
- Direct Performance Upgrade For SY2147
- Totally TTL Compatible

All Inputs and Outputs

- Separate Data Input and Output
- High Density 18 -Pin Package
- Three-State Output

The Synertek SY2147H is a 4096-Bit Static Random Access Memory organized 4096 words by 1 -bit and is fabricated using Synertek's new scaled $n$-channel silicon gate technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Separate data input and output pins provide maximum design flexibility. The threestate output facilitates memory expansion by allowing the outputs to be OR-tied to other devices.

The SY2147H offers an automatic power down feature. Power down is controlled by the Chip Select input. When Chip Select ( $\overline{\mathrm{CS}}$ ) goes high, thus deselecting the SY2147H, the device will automatically power down and remain in a standby power mode as long as $\overline{\mathrm{CS}}$ remain high. This unique feature provides system level power savings as much as $80 \%$.

The SY2147H is packaged in an 18 -pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5 V power supply.

PIN CONFIGURATION


ORDERING INFORMATION

| Order <br> Number | Access <br> Time <br> (Max) | Operating <br> Current <br> (Max) | Standby <br> Package <br> (Max) | Type |
| :--- | :--- | :--- | :---: | :---: |
| SYC2147H-1 | 35 ns | 180 mA | 30 mA | Ceramic |
| SYD2147H-1 | 35 ns | 180 mA | 30 mA | Cerdip |
| SYC2147H-2 | 45 ns | 180 mA | 30 mA | Ceramic |
| SYD2147H-2 | 45 ns | 180 mA | 30 mA | Cerdip |
| SYC2147H-3 | 55 ns | 180 mA | 30 mA | Ceramic |
| SYD2147H-3 | 55ns | 180 mA | 30 mA | Cerdip |
| SYC2147HL | 55ns | 125 mA | 15 mA | Ceramic |
| SYD2147HL-3 | 55ns | 125 mA | 15 mA | Cerdip |
| SYC2147H | 70 ns | 160 mA | 20 mA | Ceramic |
| SYD2147H | 70 ns | 160 mA | 20 mA | Cerdip |
| SYC2147HL | 70 ns | 140 mA | 10 mA | Ceramic |
| SYD2147HL | 70 ns | 140 mA | 10 mA | Cerdip |

BLOCK DIAGRAM


# Military 4096 x 1 Static Random Access Memory <br> Extended Temperature <br> SYNERTEK Range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ 

- 70 ns Maximum Access
- No Clocks or Strobes Required
- Automatic $\overline{\mathrm{CS}}$ Power Down
- Identical Cycle and Access Times
- Single +5 V Supply ( $\pm 10 \%$ )
- Totally TTL Compatible All Inputs and Outputs
- Separate Data Input and Output
- High Density 18-Pin Package
- Three-State Output

The Synertek SYM2147 is a 4096-Bit Static Random Access Memory organized 4096 words by 1 -bit and is fabricated using Synertek's new N-Channel SiliconGate HMOS technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Separate data input and output pins provide maximum design flexibility. The three-state output facilitates memory expansion by allowing the outputs to be OR-tied to other devices.

## PIN CONFIGURATION



ORDERING INFORMATION

| Order <br> Number | Access <br> Time <br> (Max) | Operating <br> Current <br> (Max) | Standby <br> Current <br> (Max) | Package <br> Type |
| :---: | :---: | :---: | :---: | :---: |
| SYMC2147 | 70 ns | 180 mA | 30 mA | Ceramic |
| SYMD2147 | 70 ns | 180 mA | 30 mA | Cerdip |
| SYMF2147 | 70 ns | 180 mA | 30 mA | Flatpak |
| SYMC2147-6 | 85 ns | 180 mA | 30 mA | Ceramic |
| SYMD2147-6 | 85 ns | 180 mA | 30 mA | Cerdip |
| SYMF2147-6 | 85ns | 180 mA | 30mA | Flatpak |

The SYM2147 offers an automatic power down feature. Power down is controlled by the Chip Select input. When Chip Select ( $\overline{\mathrm{CS}}$ ) goes high, thus de-selecting the SYM2147, the device will automatically power down and remain in a standby power mode as long as $\overline{\mathrm{CS}}$ remains high. This unique feature provides system level power savings as much as $80 \%$.

The SYM2147 is packaged in an 18-pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5 V power supply.

## BLOCK DIAGRAM



- 35-70 ns Maximum Access Time
- No Clocks or Strobes Required
- Automatic CS Power Down
- Identical Cycle and Access Times
- Single +5 V Supply ( $\pm 10 \%$ )
- Pinout and Function Compatible to SY2148
- Performance Upgrade for SY2148
- Industry Standard 2114 Pinout
- Totally TTL Compatible All Inputs and Outputs
- Common Data Input and Output
- High Density 18 -Pin Package
- Three-State Output

The Synertek SY2148H is a 4096-Bit Static Random Access Memory organized 1024 words by 4 bits and is fabricated using Synertek's new scaled n-channel silicon gate technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Common data input and output pins provide maximum design flexibility. The three-state output facilitates memory expansion by allowing the outputs to be OR-tied to other devices.

The SY2148H offers an automatic power down feature. Power down is controlled by the Chip Select input. When Chip Select ( $\overline{\mathrm{CS}}$ ) goes high, thus de-selecting the SY2148H, the device will automatically power down and remain in a standby power mode as long as $\overline{\mathrm{CS}}$ remains high. This unique feature provides system level power savings as much as $85 \%$.

The SY2148H is packaged in an 18-pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5 V power supply.

PIN CONFIGURATION


ORDERING INFORMATION

| Order <br> Number | Access <br> Time <br> (Max) | Operating <br> Current <br> (Max) | Standby <br> Current <br> (Max) | Package <br> Type |
| :--- | :---: | :---: | :---: | :---: |
| SYC2148H | 70 ns | 150 mA | 30 mA | Ceramic |
| SYD2148H | 70 ns | 150 mA | 30 mA | Cerdip |
| SYC2148H-2 | 45 ns | 150 mA | 30 mA | Ceramic |
| SYD2148H-2 | 45 ns | 150 mA | 30 mA | Cerdip |
| SYC2148H-3 | 55 ns | 150 mA | 30 mA | Ceramic |
| SYD2148H-3 | 55 ns | 150 mA | 30 mA | Cerdip |
| SYC2148HL | 70 ns | 125 mA | 20 mA | Ceramic |
| SYD2148HL | 70 ns | 125 mA | 20 mA | Cerdip |
| SYC2148HL-3 | 55 ns | 125 mA | 20 mA | Ceramic |
| SYD2148HL-3 | 55 ns | 125 mA | 20 mA | Cerdip |

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias $-10^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Voltage on Any Pin with

Respect to Ground -3.5 V to +7 V
Power Dissipation1.0W

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (Unless otherwise specified) (note 8)

| Symbol | Parameter | 2148H/H-2/H-3 |  | 2148HL/HL-3 |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |  |
| ILI | Input Load Current (All input pins) |  | 10 |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max, $\mathrm{V}_{\text {IN }}=$ Gnd to $\mathrm{V}_{\mathrm{CC}}$ |
| ILO | Output Leakage Current |  | 50 |  | 50 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{1 \mathrm{H}}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{OUT}}=\text { Gnd to } 4.5 \mathrm{~V} \end{aligned}$ |
| ICC | Power Supply Current |  | 140 |  | 115 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max, } \overline{\mathrm{Cs}}=\mathrm{V}_{\mathrm{IL}} \\ & \text { Outputs Open } \end{aligned}$ |
|  |  |  | 150 |  | 125 | mA |  |
| ${ }^{\text {ISB }}$ | Standby Current |  | 30 |  | 20 | mA | $\mathrm{V}_{\mathrm{CC}}=$ Min to Max, $\overline{\mathrm{CS}}=\mathrm{V}_{\text {IH }}$ |
| IPO | Peak Power-on Current Note 9 |  | 50 |  | 30 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Gnd} \text { to } \mathrm{V}_{\mathrm{CC}} \mathrm{Min} \\ & \mathrm{CS}=\text { Lower of } \mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{V}_{\mathrm{IH}} \text { Min } \end{aligned}$ |
| $V_{\text {IL }}$ | Input Low Voltage | -3.0 | 0.8 | -3.0 | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.1 | 6.0 | 2.1 | 6.0 | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.4 |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 2.4 |  | V | $\mathrm{IOH}^{\prime}=-4 \mathrm{~mA}$ |

CAPACITANCE $\quad T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Test | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| COUT $^{\text {OUP }}$ | Output Capacitance |  | 7 | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5 | pF |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (Unless otherwise specified) (note 8) READ CYCLE

| Symbol | Parameter | 2148H-2 |  | 2148H-3/HL-3 |  | 2148H/HL |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $t_{\text {R }} \mathrm{C}$ | Read Cycle Time | 45 |  | 55 |  | 70 |  | ns |  |
| $t_{\text {A }}$ | Address Access Time |  | 45 |  | 55 |  | 70 | ns |  |
| t ACS1 | Chip Select Access Time |  | 45 |  | 55 |  | 70 | ns | Note 1 |
| ${ }_{\text {t }}$ ACS2 | Chip Select Access Time |  | 55 |  | 60 |  | 80 | ns | Note 2 |
| ${ }^{\text {toh }}$ | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |  |
| t LZ | Chip Selection to Output in Low Z | 20 |  | 20 |  | 20 |  | ns | Note 7 |
| thz | Chip Deselection to Output in High Z | 0 | 20 | 0 | 20 | 0 | 20 | ns | Note 7 |
| tpu | Chip Selection to Power Up Time | 0 |  | 0 |  | 0 |  | ns |  |
| tPD | Chip Deselection to Power Down Time |  | 30 |  | 30 |  | 30 | ns |  |

## WRITE CYCLE

| tWC | Write Cycle Time | 45 |  | 55 |  | 70 |  | ns |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcW | Chip Selection to End of Write | 40 |  | 50 |  | 65 |  | ns |  |
| ${ }^{\text {t }}$ AW | Address Valid to End of Write | 40 |  | 50 |  | 65 |  | ns |  |
| ${ }^{\text {t }}$ AS | Address Setup Time | 0 |  | 0 |  | 0 |  | ns |  |
| tWP | Write Pulse Width | 35 |  | 40 |  | 50 |  | ns |  |
| tWR | Write Recovery Time | 5 |  | 5 |  | 5 |  | ns |  |
| tDW | Data Valid to End of Write | 20 |  | 20 |  | 25 |  | ns |  |
| ${ }^{\text {t }}$ DH | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| twZ | Write Enabled to Output in High Z | 0 | 15 | 0 | 20 | 0 | 25 | ns | Note 7 |
| tow | Output Active from End of Write | 0 |  | 0 |  | 0 |  | ns | Note 7 |

SY2148H

## TIMING DIAGRAMS

READ CYCLE NO. 1 (NOTES 3 AND 4)


READ CYCLE NO. 2 (NOTES 3 AND 5)


WRITE CYCLE NO. 1 ( $\overline{W E}$ CONTROLLED) (NOTE 6)


NOTES: 1. Chip deselected for greater than 55 ns prior to selection.
2. Chip deselected for a finite time that is less than 55 ns prior to selection. (If the deselect time is Ons, the chip is by definition selected and access occurs according to Read Cycle No. 1.)
3. $\overline{W E}$ is high for Read Cycles.
4. Device is continuously selected, $\overline{C S}=V_{I L}$.
5. Addresses valid prior to or coincident with $\overline{C S}$ transition low.
6. If $\overline{\mathrm{CS}}$ goes high simultaneously with $\overline{W E}$ high, the outputs remain in the high impedance state.
7. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load B . This parameter is sampled and not $100 \%$ tested.
8. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.
9. A pullup resistor to $V_{C C}$ on the $\overline{C S}$ input is required to keep the device deselected: otherwise, power-on current approaches $I_{C C}$ active.

WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ CONTROLLED) (NOTE 6)

A.C. TEST CONDITIONS

| INPUT PULSE LEVELS | GND TO 3.0 VOLTS |
| :--- | :--- |
| INPUT RISE AND FALL | 10 nsec |
| TIMES |  |
| INPUT AND OUTPUT <br> TIMING REFERENCE <br> LEVELS | 1.5 VOLTS |
| OUTPUT LOAD | SEE LOAD A. |



LOAD A.


LOAD B.

## PACKAGE DIAGRAMS



Military $1024 \times 4$ Static Random Access Memory
Extended Temperature Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

## MEMORY <br> PRODUCTS

PRELIMINARY

- 70 ns Maximum Access
- No Clocks or Strobes Required
- Automatic CS Power Down
- Identical Cycle and Access Times.
- Single +5 V Supply $( \pm 10 \%)$
- Industry Standard 2114 Pinout
- Totally TTL Compatible All Inputs and Outputs
- Common Data Input and Output
- High Density 18-Pin Package
- Three-State Output

The Synertek SYM2148 is a 4096-Bit Static Random Access Memory organized 1024 words by 4 bits and is fabricated using Synertek's new N -Channel SiliconGate HMOS technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Common data input and output pins provide maximum design flexibility. The three-state output facilitates memory expansion by allowing the outputs to be OR-tied to other devices.

The SYM2148 offers an automatic power down feature. Power down is controlled by the Chip Select input. When Chip Select ( $\overline{\mathrm{CS}}$ ) goes high, thus deselecting the SYM2148, the device will automatically power down and remain in a standby power mode as long as $\overline{C S}$ remains high. This unique feature provides system level power savings as much as $85 \%$.

The SYM2148 is packaged in an 18-pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5 V power supply.

PIN CONFIGURATION


ORDERING INFORMATION

| Order <br> Number | Access <br> Time <br> (Max) | Operating <br> Current <br> (Max) | Standby <br> Current <br> (Max) | Package <br> Type |
| :---: | :---: | :---: | :---: | :---: |
| SYMC2148 | 70 ns | 150 mA | 30 mA | Ceramic |
| SYMD2148 | 70 ns | 150 mA | 30 mA | Cerdip |
| SYMF2148 | 70 ns | 150 mA | 30 mA | Clatpak |
| SYMC2148-6 | 85 ns | 150 mA | 30 mA | Ceramic |
| SYMD2148-6 | 85 ns | 150 mA | 30 mA | Cerdip |
| SYMF2148-6 | 85 ns | 150 mA | 30 mA | Flatpak |

BLOCK DIAGRAM


The Synertek SY2149H is a 4096 -Bit Static Random Access Memory organized 1024 words by 4 bits and is fabricated using Synertek's new N-Channel SiliconGate HMOS technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Common data input and output pins provide maximum design flexibility. The three-state output facilitates memory expansion by allowing the outputs to be OR-tied to other devices.

- Industry Standard 2114 Pinout
- Totally TTL Compatible: All Inputs and Outputs
- Common Data Input and Outputs
- High Density 18-Pin Package
- Three-State Output
- 45 ns Maximum Address Access
- Fully Static Operation:

No Clocks or Strobes Required

- Fast Chip Select Access Time: 20ns Max.
- Identical Cycle and Access Times
- Single +5 V Supply

The SY2149H offers a chip select access that is faster than its address access. In a typical application, the address access begins as soon as the address is valid. At this time, the high order addresses are decoded and the desired memory is then selected. With the faster chip select access, this decode time will not add to the overall access time thus significantly improving system performance.

The SY2149H is packaged in an 18-pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5 V power supply.

PIN CONFIGURATION


ORDERING INFORMATION

| Order Number | Access Time (Max) | Supply Current (Max) | Package Type |
| :---: | :---: | :---: | :---: |
| SYC2149H-2 | 45nsec | 150 mA | Ceramic |
| SYD2149H-2 | 45nsec | 150 mA | Cerdip |
| SYC2149H-3 | 55 nsec | 150 mA | Ceramic |
| SYD2149H-3 | 55nsec | 150 mA | Cerdip |
| SYC21 49HL-3 | 55nsec | 125 mA | Ceramic |
| SYD2149HL-3 | 55nsec | 125 mA | Cerdip |
| SYC2149H | 70 nsec | 150 mA | Ceramic |
| SYD2149H | 70nsec | 150 mA | Cerdip |
| SYC2149HL | 70 nsec | 125 mA | Ceramic |
| SYD2149HL | 70 nsec | 125 mA | Cerdip |

BLOCK DIAGRAM


SY2149H


## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (Unless otherwise specified) (Note 6)

| Symbol | Parameter | 2149HL-3, 2149HL |  | $\begin{gathered} 2149 \mathrm{H}-2,2149 \mathrm{H}-3, \\ 2149 \mathrm{H} \\ \hline \end{gathered}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |  |
| 1 LI | Input Load Current (All input pins). |  | 10 |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=\mathrm{Gnd}$ to $\mathrm{V}_{\text {CC }}$ |
| ILO | Output Leakage Current |  | 50 |  | 50 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=V_{I H}, V_{\mathrm{CC}}=\operatorname{Max} \\ & V_{\mathrm{OUT}}=\text { Gnd to } 4.5 \mathrm{~V} \end{aligned}$ |
| ICC | Power Supply Current |  | 115 |  | 140 | mA | $\begin{aligned} & V_{C C}=\text { Max, } \overline{\mathrm{CS}}=\mathrm{V}_{I L} \\ & \text { Outputs Open } \end{aligned}$ |
|  |  |  | 125 |  | 150 | mA |  |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -3.0. | 0.8 | -3.0 | 0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.0 | 6.0 | 2.0 | 6.0 | V |  |
| VOL | Output Low Voltage |  | 0.4 |  | 0.4 | V | ${ }^{1} \mathrm{OL}=8 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | 2.4 |  | $V$ | $1 \mathrm{IOH}^{\prime}=-4.0 \mathrm{~mA}$ |
| IOS | Output Short Circuit Current |  | $\pm 200$ | - | $\pm 200$ | mA | $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ to $\mathrm{V}_{\text {CC }}$ |

CAPACITANCE $\quad T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Test | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| C OUT | Output Capacitance |  | 7 | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5 | pF |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
A.C. CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (Unless otherwise specified) (Note 6) READ CYCLE

| Symbol | Parameter | 2149H-2 |  | $\begin{gathered} \hline 2149 \mathrm{HL}-3 \\ 2149 \mathrm{H}-3 \end{gathered}$ |  | $\begin{gathered} 2149 \mathrm{HL} \\ 2 \uparrow 49 \mathrm{H} \end{gathered}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $t_{\text {R }}$ | Read Cycle Time | 45 |  | 55 |  | 70 |  | ns |  |
| ${ }^{\text {t }}$ A $A$ | Address Access Time |  | 45 |  | 55 |  | 70 | ns |  |
| ${ }^{\text {t }}$ ACS | Chip Select Access Time |  | 20 |  | 25 |  | 30 | ns |  |
| ${ }^{\text {toh }}$ | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |  |
| ${ }_{\text {t }} \mathrm{L}$ Z | Chip Selection to Output in Low $\mathbf{Z}$ | 5 |  | 5 |  | 5 |  | ns | Note 5 |
| ${ }^{\text {t }} \mathrm{H}$ | Chip Deselectio to Output in High Z | 0 | 15 | 0 | 15 | 0 | 15 | ns | Note 5 |

## WRITE CYCLE

| tWC | Write Cycle Time | 45 | 55 |  | 70 |  | ns |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tCW | Chip Selection to End of Write | 40 |  | 50 |  | 65 |  | ns |  |
| tAW | Address Valid to End of Write | 40 |  | 50 |  | 65 |  | ns |  |
| tAS | Address Setup Time | 0 |  | 0 |  | 0 |  | ns |  |
| tWP | Write Pulse Width | 35 |  | 40 |  | 50 |  | ns |  |
| tWR | Write Recovery Time | 5 |  | 5 |  | 5 |  | ns |  |
| tDW | Data Valid to End of Write | 20 |  | 20 |  | 25 |  | ns |  |
| tDH | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| tWZ | Write Enabled to Output in High Z | 0 | 15 | 0 | 20 | 0 | 25 | ns | Note 5 |
| tOW | Output Active from End of Write | 0 |  | 0 |  | 0 |  | ns | Note 5 |

(See following page for notes)

SY2149H

## TIMING DIAGRAMS

READ CYCLE NO. 1 (Notes 1 and 2)


READ CYCLE NO. 2 (Notes 1 and 3)


WRITE CYCLE NO. 1 ( $\overline{W E}$ controlled) (Note 4)


NOTES:

1. $\overline{\mathrm{WE}}$ is high for Read Cycles.
2. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
3. Addresses valid.
4. If $\overline{\mathrm{CS}}$ goes high simultaneously with $\overline{\mathrm{WE}}$ high, the outputs remain in the high impedance state.
5. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load B. This parameter is sampled and not $100 \%$ tested.
6. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.

SY2149H

WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ controlled) (Note 4)


## A.C. TEST CONDITIONS

| INPUT PULSE LEVELS | GND TO 3.0 VOLTS |
| :--- | :--- |
| INPUT RISE AND FALL | 5 nsec |
| TIMES |  |
| INPUT AND OUTPUT <br> TIMING REFERENCE <br> LEVELS | 1.5 VOLTS |
| OUTPUT LOAD | SEE LOAD A. |

PACKAGE DIAGRAMS CERAMIC PACKAGE



LOAD A.


LOAD B.


# Military $1024 \times 4$ Static Random Access Memory Extended Temperature Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) 

- 55 ns Maximum Address Access
- Fully Static Operation:

No Clocks or Strobes Required

- Fast Chip Select Access Time: 25 ns Max.
- Identical Cycle and Access Times
- Single +5 V Supply ( $\pm 10 \%$ )
- Industry Standard 2114 Pinout
- Totally TTL Compatible:

All Inputs and Outputs

- Common Data Input and Outputs
- High Density 18-Pin Package
- Three-State Output

The Synertek SYM2149H is a 4096-Bit Static Random Access Memory organized 1024 words by 4 bits and is fabricated using Synertek's new N -Channel SiliconGate HMOS technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Common data input and output pins provide maximum design flexibility. The three-state output facilitates memory expansion by allowing the outputs to be OR-tied to other devices.

The SYM 2149 H offers a chip select access that is faster than its address access. In a typical application, the address access begins as soon as the address is valid. At this time, the high order addresses are decoded and the desired memory is then selected. With the faster chip select access, this decode time will not add to the overall access time thus significantly improving system performance.

The SYM2149H is packaged in an 18-pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5 V power supply.

PIN CONFIGURATION


ORDERING INFORMATION

| Order <br> Number | Access <br> Time <br> (Max) | Supply <br> Current <br> (Max) | Package <br> Type |
| :--- | :---: | :---: | :---: |
| SYMC2149H-3 | 55 nsec | 150 mA | Ceramic |
| SYMD2149H-3 | 55 nsec | 150 mA | Cerdip |
| SYMC2149H | 70 nsec | 150 mA | Ceramic |
| SYMD2149H | 70 nsec | 150 mA | Cerdip |

BLOCK DIAGRAM


## Rear Only Memories

## ROM Selector Guide

Commercial: $\mathbf{T}_{\mathrm{A}}=\mathbf{0}^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Part No. | Organization | Access Time Max. (ns) | Supply Current Max. (mA) |  | Power Supply <br> (Volts) | No. of Pins | Pin Compatible EPROM/PROM | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Operating | Standby |  |  |  |  |
| SY3308 | $1024 \times 8$ | 70 | 120 | - | +5 | 24 | 82S181 | 2-32 |
| SY2316A | $2048 \times 8$ | 550 | 98 | - | +5 | 24 | - | 2-3 |
| SY2316B | $2048 \times 8$ | 450 | 98 | - | +5 | 24 | 2716 | 2-3 |
| SY2316B-2 | $2048 \times 8$ | 200 | 98 | - | +5 | 24 | 2716 | 2-7 |
| SY2316B-3 | $2048 \times 8$ | 300 | 98 | - | +5 | 24 | 2716 | 2-11 |
| SY3316 | $2048 \times 8$ | 80 | 120 | - | +5 | 24 | 82S191 | 2-36 |
| SY3316A | $2048 \times 8$ | 80 | 120 | 20 | +5 | 24 | 82S191 | 2-36 |
| SY2332 | $4096 \times 8$ | 450 | 100 | - | +5 | 24 | TMS2532 | 2-15 |
| SY2332-3 | $4096 \times 8$ | 300 | 100 | - | +5 | 24 | TMS2532 | 2-19 |
| SY2333 | $4096 \times 8$ | 450 | 100 | - | +5 | 24 | 2732/A | 2-15 |
| SY2333-3 | $4096 \times 8$ | 300 | 100 | - | +5 | 24 | 2732/A | 2-19 |
| SY2364 | $8192 \times 8$ | 450 | 100 | - | +5 | 24 | TMS2564 | 2-23 |
| SY2364-2 | $8192 \times 8$ | 200 | 100 | - | +5 | 24 | TMS2564 | 2-23 |
| SY2364-3 | $8192 \times 8$ | 300 | 100 | - | +5 | 24 | TMS2564 | 2-23 |
| SY2364A | $8192 \times 8$ | 450 | 100 | 12 | +5 | 24 | TMS2564 | 2-23 |
| SY2364A-2 | $8192 \times 8$ | 200 | 100 | 12 | +5 | 24 | TMS2564 | 2-23 |
| SY2364A-3 | $8192 \times 8$ | 300 | 100 | 12 | +5 | 24 | TMS2564 | 2-23 |
| SY2365 | $8192 \times 8$ | 450 | 100 | - | +5 | 28 | 2764 | 2-27 |
| SY2365-2 | $8192 \times 8$ | 200 | 100 | - | +5 | 28 | 2764 | 2-27 |
| SY2365-3 | $8192 \times 8$ | 300 | 100 | - | +5 | 28 | 2764 | 2-27 |
| SY2365A | $8192 \times 8$ | 450 | 100 | 12 | +5 | 28 | 2764 | 2-27 |
| SY2365A-2 | $8192 \times 8$ | 200 | 100 | 12 | +5 | 28 | 2764 | 2-27 |
| SY2365A-3 | $8192 \times 8$ | 300 | 100 | 12 | +5 | 28 | 2764 | 2-27 |
| SY23128 ${ }^{11]}$ | $16,384 \times 8$ | 200 | 100 | 10 | +5 | 28 | - | 2-31 |

Military: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| SYM3316\|1| | $2048 \times 8$ | 100 | 150 | - | +5 | 24 | $82 S 191$ | $2-40$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| SYM3316A\|1| | $2048 \times 8$ | 100 | 150 | 30 | +5 | 24 | $82 S 191$ | $2-40$ |

Note 1. To Be Announced.

2048 x 8 Static Read Only Memory

- $2048 \times 8$ Bit Organization
- Single +5 Volt Supply
- Metal Mask Programming
- Two Week Prototype Turnaround
- Access Time-550ns /450ns (max.)
- Totally Static Operation
- Completely TTL Compatible
- Three-State Outputs for Wire-OR Expansion
- Three Programmable Chip Selects
- SY2316A - Replacement for Intel 2316A
- SY2316B - Pin Compatible with 2716 EPROM
- Replacement for Two 2708s

The SY2316A and SY2316B high performance read only memories are organized 2048 words by 8 bits with access times of less than 550 ns and 450 ns . These ROMs are designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. These devices offer TTL input and output levels with a minimum of 0.4 Volt noise immunity in conjunction with a +5 Volt power supply.

## PIN CONFIGURATIONS



## ORDERING INFORMATION

| Order | Package | Access | Temperature |
| :---: | :---: | :---: | :---: |
| Number | Type | Time | Range |

The SY2316A/B operate totally asynchronously. No clock input is required. The three programmable Chip Select inputs allow eight 16 K ROMs to be OR-tied without external decoding. Both devices offer threestate output buffers for memory expansion.

Designed to replace the 2716 16K EPROM, the SY2316B can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

## BLOCK DIAGRAM



A custom number will be assigned by Synertek.

| ABSOLUTE MAXIMUM RATINGS* |  |
| :--- | ---: |
| Ambient Operating Temperature | $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| Applied Output Voltage | -0.5 V to +7.0 V |
| Applied Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

## COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)


Note 1: Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.
A.C. CHARACTERISTICS
$\mathrm{TA}^{\prime}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)

| Symbol | Parameter | SY2316B |  | SY2316A |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |  |
| tacc <br> tco <br> tDF <br> tor | Address Access Time <br> Chip Select Delay <br> Chip Deselect Delay <br> Previous Data Valid After <br> Address Change Delay | 10 | $\begin{aligned} & 450 \\ & 120 \\ & 100 \end{aligned}$ | 20 | $\begin{aligned} & 550 \\ & 300 \\ & 150 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ | Output load: 1 TTL load and 100 pf <br> Input transition time: 20ns Timing reference levels: <br> Input: 1.5 V . <br> Output: 0.8 V and 2.2 V |

## CAPACITANCE

$\mathrm{t}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$, See Note 2

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CI | Input Capacitance |  | 7 | pF | All pins except pin under |
| Co | Output Capacitance |  | 10 | pF | test tied to AC ground |

Note 2: This parameter is periodically sampled and is not $100 \%$ tested.
TIMING DIAGRAM


## PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.

All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic " 1 " is the most positive or HIGH level, and a logic " 0 " is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

## TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

|  | COLUMN | INFORMATION |
| :---: | :---: | :---: |
| First Card | 1-30 | Customer name |
|  | 31-50 | Customer part number |
|  | 60-72 | Synertek part number (punch " 2316 A" or "2316B") |
| Second Card | 1-30 | Customer contact (name) |
|  | 31-50 | Customer telephone number |
| Third Card | 1-6 | Leave blank - pattern number to be assígned by Synertek |
|  | 30 | $\mathrm{CS}_{3} / \overline{\mathrm{CS} 3}$ chip select logic level (if LOW selects chip, punch " 0 "; if HIGH selects chip, punch " 1 ") |
|  | 31 | $\mathrm{CS}_{2} / \overline{\mathrm{CS} 2}$ chip select logic level. |
|  | 32 | $\mathrm{CS}_{1} / \overline{\mathrm{CS}} 1 \mathrm{chip}$ select logic level. |
| Fourth Card | 1-8 | Data Format. Synertek, or Intel data card format may be used. Specify format by punching "Synertek," or"Intel" starting in column one. |
|  | 15-28 | Logic format; punch "POSITIVE LOGIC" or "NEGATIVE LOGIC." |
|  | 35-57 | Truth table verification code; punch either "VERIFICATION HOLD" (manufacturing starts after customer approval of bit pattern data supplied by Synertek) or "VERIFICATION NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck) |

## SYNERTEK DATA CARD FORMAT

All addresses are coded in decimal form ( 0 through 2047). All output words are coded both in binary and octal forms. Output 8 (O8) is the MSB, and Output $1\left(O_{1}\right)$ is the LSB.

|  | COLUMN | INFORMATION |
| :---: | :---: | :--- |
| Data Cards | $1-4$ | Decimal address |
|  | $6-13$ | Output (MSB-LSB) |
|  | $15-17$ | Octal equivalent of output data |
|  | $22-25$ | Decimal address |
|  | $27-34$ | Output (MSB-LSB) |
|  | $36-38$ | Octal equivalent of output data |
|  | $43-46$ | Decimal address |
|  | $48-55$ | Output (MSB-LSB) |
|  | $57-59$ | Octal equivalent of output data |
|  | $64-67$ | Decimal address |
|  | $69-76$ | Output (MSB-LSB) |
|  | $78-80$ | Octal equivalent of output data |

## INTEL DATA CARD FORMAT

Output data is punched as either a " P " or an " N "; a " P " is defined as a HIGH, and an " N " is defined as a LOW. Output $8(\mathrm{O} 8)$ is the MSB and Output $1 .\left(O_{1}\right)$ is the LSB. The four Title Cards listed above must accompany the Intel card deck.

|  | COLUMN | INFORMATION |
| :---: | :---: | :---: |
| Data Cards | 1-5 | Punch the 5 -digit decimal equivalent of the binary coded address which begins each card. This is the initial input address. The address is right justified, i.e. $00000,00008,00016$, etc. |
|  | 7-14 | Output data (MSB-LSB) for initial input address. |
|  | 16-23 | Output data for initial input address +1 |
|  | 25-32 | Output data for initial input address +2 |
|  | 34-41 | Output data for initial input address +3 |
|  | 43-50 | Output data for initial input address +4 |
|  | 52-59 | Output data for initial input address +5 |
|  | 61-68 | Output data for initial input address +6 |
|  | 70-77 | Output data for initial input address +7 |
|  | 79-80 | ROM pattern number (may be left |

Send bit pattern data to the following special address:
Synertek - ROM
P.O. Box 552

Santa Clara, CA 95052

## TYPICAL CHARACTERISTICS





PACKAGE DIAGRAMS


PLASTIC PACKAGE


- Access Time-200ns (max.)
- 2048x8 Bit Organization
- Single +5 Volt Supply
- Totally Static Operation
- Metal Mask Programming -Two Week Prototype Turnaround
- Completely TTL Compatible
- Three-State Outputs for Wire-OR Expansion
- Three Programmable Chip Selects
- SY2316B - Pin Compatible with 2716 EPROM
- Replacement for Two 2708s

The SY2316B-2 high performance Read Only Memory is organized 2048 words by 8 bits with an access time of less than 200 ns. This ROM is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. This device offers TTL input and output levels with a minimum of 0.4 Volt noise immunity in conjunction with $a+5$ Volt power supply.

PIN CONFIGURATION


## ORDERING INFORMATION

| Order | Package | Access | Temperature |
| :---: | :---: | :---: | :---: |
| Number | Type | Time | Range |
| SYD2316B-2 | Cerdip | 200 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2316B-2 | Plastic | 200 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

The SY2316B-2 operates totally asynchronously. No clock input is required. The tinree programmable Chip Select inputs allow eight 16 K ROMs to be OR-tied without external decoding. The device offers threestate output buffers for memory expansion.

Designed to replace the 2716 16K EPROM, the SY2316B-2 can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

## BLOCK DIAGRAM



A custom number will be assigned by Synertek.

ABSOLUTE MAXIMUM RATINGS*

| Ambient Operating Temperature | $-10^{\circ}$ to $+80^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| Applied Output Voltage | -0.5 V to +7.0 V |
| Applied Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

## COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$ (unless otherwise specified)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | 2.4 | Vcc | Volts | $\mathrm{VCC}=4.75 \mathrm{~V}, 1 \mathrm{OH}=-200 \mu \mathrm{~A}$ |
| Vol | Output LOW Voltage |  | 0.4 | Volts | $\mathrm{VCc}=4.75 \mathrm{~V}, \mathrm{IOL}=2.1 \mathrm{~mA}$ |
| V iH | Input HIGH Voltage | 2.0 | Vcc | Volts |  |
| VIL | Input LOW Voltage | -0.5 | 0.8 | Volts | See Note 1 |
| ILI | Input Load Current |  | 10 | uA | $\mathrm{Vcc}=5.25 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {in }} \leqslant 5.25 \mathrm{~V}$ |
| ILo | Output Leakage Current |  | 10 | uA | Chip Deselected |
|  |  |  |  |  | $\mathrm{V}_{\text {out }}=+0.4 \mathrm{~V}$ to Vcc |
| Icc | Power Supilly Current |  | 98 | mA | Output Unloaded $V c c=5.25 \mathrm{~V}, V_{\text {in }}=V c c$ |

Note 1: Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, V c \mathrm{~V}=5.0 \mathrm{~V} \pm 10 \%$ (unless otherwise specified)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathbf{t}_{\text {ACC }}$ | Address Access Time |  | 200 | ns | Output load: 1 TTL load |
| $\mathbf{t}_{\mathrm{CO}}$ | Chip Select Delay |  | 100 | ns | and 100 pF |
| $\mathbf{t}_{\mathrm{DF}}$ | Chip Deselect Delay |  | 100 | ns | Input transition time: 20ns <br> $\mathbf{t}_{\mathrm{OH}}$ |
|  | Previous Data Valid After | 10 |  | ns | Timing reference levels: <br> Input: 1.5 V |
|  | Address Change Delay |  |  |  | Output: 0.8 V and 2.0V |

CAPACITANCE
$t_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$, See Note 2

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Cl | Input Capacitance |  | 7 | pF | All pins except pin under |
| Co | Output Capacitance |  | 10 | pF | test tied to AC ground |

Note 2: This parameter is periodically sampled and is not $100 \%$ tested.
TIMING DIAGRAM


## PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.

All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic "1" is the most positive or HIGH level, and a logic " 0 " is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

## TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

|  | COLUMN | INFORMATION |
| :---: | :---: | :---: |
| First Card | 1-30 | Customer name |
|  | 31-50 | Customer part number |
|  | 60-72 | Synertek part number (punch "'2316B-2") |
| Second Card | 1-30 | Customer contact (name) |
|  | 31-50 | Customer telephone number |
| Third Card | 1-6 | Leave blank - pattern number to be assigned by Synertek |
|  | 30 | $\mathrm{CS}_{3} / \overline{\mathrm{CS} 3}$ chip select logic level (if LOW selects chip, punch " 0 "' if HIGH selects chip, punch " 1 ") |
|  | 31 | $\mathrm{CS}_{2} / \overline{\mathrm{CS} 2}$ chip select logic level. |
|  | 32 | CS1/ $\overline{\mathrm{CS} 1}$ chip select logic level. |
| Fourth Card | 1-8 | Data Format. Synertek, or Intel data card format may be used. Specify format by punching "Synertek," or "Intel' starting in column one. |
|  | 15-28 | Logic format; punch "POSITIVE LOGIC" or "NEGATIVE LOGIC." |
|  | 35-57 | Truth table verification code; punch either "VERIFICATION HOLD" (manufacturing starts after customer approval of bit pattern data supplied by Synertek) or "VERIFICATION NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck) |

## SYNERTEK DATA CARD FORMAT

All addresses are coded in decimal form (0 through 2047). All output words are coded both in binary and octal forms. Output 8(O8) is the MSB, and Output $1\left(\mathrm{O}_{1}\right)$ is the LSB.

|  | COLUMN | INFORMATION |
| :---: | :---: | :--- |
| Data Cards | $1-4$ | Decimal address |
|  | $6-13$ | Output (MSB-LSB) |
|  | $15-17$ | Octal equivalent of output data |
|  | $22-25$ | Decimal address |
| $27-34$ | Output (MSB-LSB) |  |
|  | $36-38$ | Octal equivalent of output data |
|  | $43-46$ | Decimal address |
|  | $48-55$ | Output (MSB-LSB) |
| $57-59$ | Octal equivalent of output data |  |
|  | $64-67$ | Decimal address |
| $69-76$ | Output (MSB-LSB) |  |
|  | $78-80$ | Octal equivalent of output data |

## INTEL DATA CARD FORMAT

Output data is punched as either a " P " or an " N "; a " P " is defined as a HIGH, and an " N " is defined as a LOW. Output $8(\mathrm{O} 8)$ is the MSB and Output $1\left(O_{1}\right)$ is the LSB. The four Title Cards listed above must accompany the Intel card deck.

|  | COLUMN | INFORMATION |
| :---: | :---: | :---: |
| Data Cards | 1-5 | Punch the 5-digit decimal equivalent of the binary coded address which begins each card. This is the initial input address. The address is right justified, i.e. $00000,00008,00016$, etc. |
|  | 7-14 | Output data (MSB-LSB) for initial input address. |
|  | 16-23 | Output data for initial input address +1 |
|  | 25-32 | Output data for initial input address +2 |
|  | 34-41 | Output data for initial input address +3 |
|  | 43-50 | Output data for initial input address +4 |
|  | 52-59 | Output data for initial input address +5 |
|  | 61-68 | Output data for initial input address +6 |
|  | 70-77 | Output data for initial input address +7 |
|  | 79-80 | ROM pattern number (may be left |

Send bit pattern data to the following special address:

[^2]
## TYPICAL CHARACTERISTICS



## PACKAGING DIAGRAMS

CERDIP PACKAGE
PLASTIC PACKAGE



- Access Time-300ns (max.)
- 2048x8 Bit Organization
- Single +5 Volt Supply
- Totally Static Operation
- Completely TTL Compatible
- Three-State Outputs for Wire-OR Expansion
- Three Programmable Chip Selects
- SY2316B - Pin Compatible with 2716 EPROM
- Replacement for Two 2708s

The SY2316B-3 high performance Read Only Memory is organized 2048 words by 8 bits with an access time of less than 300 ns . This ROM is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. This device offers TTL input and output levels with a minimum of 0.4 Volt noise immunity in conjunction with $a+5$ Volt power supply.

## PIN CONFIGURATION



## ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Temperature <br> Range |
| :---: | :---: | :---: | :---: |
| SYD2316B-3 | Cerdip | 300 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2316B-3 | Plastic | 300 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

A custom number will be assigned by Synertek.

The SY2316B-3 operates totally asynchronously. No clock input is required. The tinree programmable Chip Select inputs allow eight 16 K ROMs to be OR-tied without external decoding. The device offers threestate output buffers for memory expansion.
Designed to replace the 2716 16K EPROM, the SY2316B-3 can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

## BLOCK DIAGRAM



| ABSOLUTE MAXIMUM RATINGS* |  |
| :--- | ---: |
| Ambient Operating Temperature | $-10^{\circ}$ to $+80^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| Applied Output Voltage | -0.5 V to +7.0 V |
| Applied Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

## D.C. CHARACTERISTICS

$\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | 2.4 | Vcc | Volts | $\mathrm{VCC}=4.75 \mathrm{~V}, 1 \mathrm{lH}=-200 \mu \mathrm{~A}$ |
| Vol | Output LOW Voltage |  | 0.4 | Volts | $\mathrm{Vcc}=4.75 \mathrm{~V}, \mathrm{IOL}=2.1 \mathrm{~mA}$ |
| VIH | Input HIGH Voltage | 2.0 | Vcc | Volts |  |
| VIL | Input LOW Voltage | -0.5 | 0.8 | Volts | See Note 1 |
| ILI | Input Load Current |  | 10 | uA | $\mathrm{Vcc}=5.25 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {in }} \leqslant 5.25 \mathrm{~V}$ |
| Ito | Output Leakage Current |  | 10 | uA | Chip Deselected |
|  |  |  |  |  | $\mathrm{V}_{\text {out }}=+0.4 \mathrm{~V}$ to Vcc |
| Icc | Power Supply Current |  | 98 | mA | Output Unloaded $V c c=5.25 \mathrm{~V}, V_{\text {in }}=V c c$ |

Note 1: Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.

## A.C. CHARACTERISTICS

$\mathrm{TA}^{\prime}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathbf{t}_{\text {Acc }}$ | Address Access Time |  | 300 | ns | Output load: 1 TTL load |
| $\mathbf{t}_{\mathrm{CO}}$ | Chip Select Delay |  | 130 | ns | and 100 pF |
| $\mathbf{t}_{\mathrm{DF}}$ | Chip Deselect Delay |  | 130 | ns | Input transition time: 20ns |
| $\mathbf{t}_{\mathrm{OH}}$ | Previous Data Valid After | 20 |  | ns | Timing reference levels: <br> Input: 1.5 V |
|  | Address Change Delay |  |  |  | Output: 0.8 V and 2.0V |

## CAPACITANCE

$\mathrm{t}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$, See Note 2

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| C। | Input Capacitance |  | 7 | pF | All pins except pin under |
| Co | Output Capacitance |  | 10 | pF | test tied to AC ground |

Note 2: This parameter is periodically sampled and is not $100 \%$ tested.
TIMING DIAGRAM


## PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.
All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic " 1 " is the most positive or HIGH level, and a logic " 0 " is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

## TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

|  | COLUMN | INFORMATION |
| :---: | :---: | :---: |
| First Card | 1-30 | Customer name |
|  | 31-50 | Customer part number |
|  | 60-72 | Synertek part number (punch " $2316 \mathrm{~B}-3$ ") |
| Second Card | 1-30 | Customer contact (name) |
|  | 31-50 | Customer telephone number |
| Third Card | 1-6 | Leave blank - pattern number to be assigned by Synertek |
|  | 30 | $\mathrm{CS}_{3} / \overline{\mathrm{CS}_{3}}$ chip select logic level (if LOW selects chip, punch " 0 '"; if HIGH selects chip, punch " 1 ") |
|  | 31 | $\mathrm{CS}_{2} / \overline{\mathrm{CS}_{2}}$ chip select logic level. |
|  | 32 | $\mathrm{CS}_{1} / \overline{\mathrm{CS}} 1 \mathrm{c}^{\text {chip select logic level. }}$ |
| Fourth Card | 1-8 | Data Format. Synertek, or Intel data card format may be used. Specify format by punching "Synertek," or "Intel" starting in column one. |
|  | 15-28 | Logic format; punch "POSITIVE LOGIC" or "NEGATIVE LOGIC." |
|  | 35-57 | Truth table verification code; punch either "VERIFICATION HOLD" (manufacturing starts after customer approval of bit pattern data supplied by Synertek) or "VERIFICATION NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck) |

## SYNERTEK DATA CARD FORMAT

All addresses are coded in decimal form ( 0 through 2047). All output words are coded both in binary and octal forms. Output 8 (O8) is the MSB, and Output $1\left(O_{1}\right)$ is the LSB.

|  | COLUMN | INFORMATION |
| :---: | :---: | :--- |
| Data Cards | $1-4$ | Decimal address |
|  | $6-13$ | Output (MSB-LSB) |
|  | $15-17$ | Octal equivalent of output data |
|  | $22-25$ | Decimal address |
|  | $27-34$ | Output (MSB-LSB) |
|  | $36-38$ | Octal equivalent of output data |
|  | $43-46$ | Decimal address |
|  | $48-55$ | Output (MSB-LSB) |
|  | $57-59$ | Octal equivalent of output data |
|  | $64-67$ | Decimal address |
|  | $69-76$ | Output (MSB-LSB) |
|  | $78-80$ | Octal equivalent of output data |

## INTEL DATA CARD FORMAT

Output data is punched as either a " P " or an " N "; a " P " is defińed as a HIGH, and an " N " is defined as a LOW. Output $8\left(\mathrm{O}_{8}\right)$ is the MSB and Output $1\left(O_{1}\right)$ is the LSB. The four Title Cards listed above must accompany the Intel card deck.

|  | COLUMN | INFORMATION |
| :---: | :---: | :---: |
| Data Cards | 1-5 | Punch the 5 -digit decimal equivalent of the binary coded address which begins each card. This is the initial input address. The address is right justified, i.e. 00000, 00008, 00016, etc. |
|  | 7-14 | Output data (MSB-LSB) for initial input address. |
|  | 16-23 | Output data for initial input address +1 |
|  | 25-32 | Output data for initial input address +2 |
|  | 34-41 | Output data for initial input address +3 |
|  | 43-50 | Output data for initial input address +4 |
|  | 52-59 | Output data for initial input address +5 |
|  | 61-68 | Output data for initial input address +6 |
|  | 70-77 | Output data for initial input address +7 |
|  | 79-80 | ROM pattern number (may be left blank) |

Send bit pattern data to the following special address:
Synertek - ROM
P.O. Box 552

Santa Clara, CA 95052

## TYPICAL CHARACTERISTICS



SUPPLY CURRENT VS. AMBIENT TEMPERATURE



SUPPLY CURRENT VS. SUPPLY VOLTAGE


PACKAGING DIAGRAMS

CERDIP PACKAGE
PLASTIC PACKAGE


$4096 \times 8$ Static Read Only Memory

## MEMORY <br> PRODUCTS

- SY2333-2732 EPROM Pin Compatible
- $4096 \times 8$ Bit Organization
- Single +5 Volt Supply
- Access Time-450ns (max)
- Totally Static Operation
- Completely TTL Compatible


## - SY2332-2532 EPROM Pin Compatible <br> - Three-State Outputs for Wire-OR Expansion <br> - Two Programmable Chip Selects <br> - 2708/2716/2532/2732 EPROMs Accepted as Program Data Inputs

The SY2332/3 high performance read only memory is organized 4096 words by 8 bits with access times of less than 450 ns . This ROM is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. This device offers TTL input and output levels with a minimum of 0.4 Volt noise immunity in conjunction with a +5 Volt power supply.

## PIN <br> CONFIGURATIONS



The SY2332/3 operates totally asynchronously. No clock input is required. The two programmable Chip Select inputs allow four 32 K ROMs to be OR-tied without external decoding. Both devices offer threestate output buffers for memory expansion.
Designed to replace either the 2732 or 253232 K EPROMs, the SY2332/3 can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

BLOCK DIAGRAM


| Order <br> Number | Package <br> Type | Access <br> Time | Temperature <br> Range |
| :---: | :---: | :---: | :---: |
| SYD2333 | Cerdip | 450 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2333 | Plastic | 450 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYD2332 | Cerdip | 450 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2332 | Plastic | 450 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

A custom number will be assigned by Synertek.

| ABSOLUTE MAXIMUM RATINGS* |  |
| :--- | ---: |
| Ambient Operating Temperature | $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| Applied Output Voltage | -0.5 V to +7.0 V |
| Applied Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

## COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated on the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | 2.4 | VCC | Volts | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{IOH}=-200 \mu \mathrm{~A}$ |
| VOL | Output LOW Voltage |  | 0.4 | Volts | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{IOL}=2.1 \mathrm{~mA}$ |
| $V_{\text {IH }}$ | Input HIGH Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | Volts |  |
| VIL | Input LOW Voltage | -0.5 | 0.8 | Volts | See Note 1 |
| ${ }^{\prime} \mathrm{LI}$ | Input Load Current |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 5.25 \mathrm{~V}$ |
| ILO | Output Leakage Current |  | 10 | $\mu \mathrm{A}$ | Chip Deselected- <br> $\mathrm{V}_{\mathrm{OUT}}=+0.4 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{C}}$ |
| ICC | Power Supply Current |  | 100 | mA | Output Unloaded, Chip Enabled $V_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |

Note 1: Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise specified)

| Symbol | Parameter | SY2332/33 |  | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :--- |
|  |  | Min. | Max. |  |  |
| tACC | Address Access Time |  | 450 | ns | Output load: 1 TTL load and 100pF |
| tCO | Chip Select Delay |  | 150 | ns | Input Pulse Levels: 0.8 to 2.4V |
| tDF | Chip Deselect Delay |  | 150 | ns | Input transition time: 20ns <br> toH |
| Previous Data Valid After | 20 |  | ns | Timing reference levels: <br> Input: 1.5 V |  |
|  | Address Change Delay |  |  |  | Output: 0.8 V and 2.0V |

## CAPACITANCE

${ }^{t} A=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MH}$, See Note 2

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $C_{I}$ | Input Capacitance |  | 7 | pF | All pins except pin under |
| $C_{O}$ | Output Capacitance |  | 10 | pF | test tied to AC ground |

Note 2: This parameter is periodically sampled and is not $100 \%$ tested.
TIMING DIAGRAM


## PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards or $1^{\prime \prime}$ wide paper tape.

## CARD FORMAT

All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic " 1 " is the most positive or HIGH level, and a logic " 0 " is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMs. Consult your Synertek representative for details.

## TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMs. These four Title Cards must contain the following information:

COLUMN INFORMATION
First Card $\begin{array}{lcl}1-30 & \text { Customer name } \\ & 31-50 & \text { Customer part number }\end{array}$
60-72 Synertek part number (punch 2333 or 2332)
Second Card $1-30$ Customer contact (name)
Third Card 1-6 Leave blank - pattern number to be assigned by Synertek
$30 \quad \mathrm{CS}_{2} / \overline{\mathrm{CS}} 2$ chip select logic level (if LOW selects chip, punch ' 0 '; if HIGH selects chip, punch " 1 "; if DON'T CARE, punch " 2 "
$31 \quad \mathrm{CS}_{1} / \overline{\mathrm{CS}} 1$ chip select logic level.
Fourth Card 1-8 Data Format. Punch "Intel' starting in column one.
15-28 Logic Format; punch "POSITIVE LOGIC" or NEGATIVE LOGIC."
35-37 Truth table verification code; punch either "VERIFICATION HOLD" (manufacturing starts after customer approval of bit pattern data supplied by Synertek) or "VERIFICATION NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck)

## INTEL DATA CARD FORMAT

Output data is punched as either a " $P$ " or an " $N$ "; a " $P$ " is defined as a HIGH and an " $N$ " is defined as a LOW. Output $8\left(\mathrm{O}_{8}\right.$ or $\left.\mathrm{O}_{7}\right)$ is the MSB and Output $1\left(\mathrm{O}_{1}\right.$ or $\left.\mathrm{O}_{0}\right)$ is the LSB. The four Title Cards listed above must accompany the Intel card deck.

## COLUMN INFORMATION

Data Cards 1-5 Punch the 5 -digit decimal equivalent of the binary coded address which begins each card. This is the inital input address. The address is right justified, i.e. 00000, 00008, 00016, etc.
7-14 Output data (MSB-LSB) for initial input address.
16-23 Output data for initial input address +1
25-32 Output data for initial input address +2

34-41 Output data for initial input address +3 43-50 Output data for initial input address +4 52-59 Output data for initial input address +5 61-68 Output data for initial input address +6 70-77 Output data for initial input address +7 $79-80$ ROM pattern number (may be left blank)

## INTEL PAPER TAPE FORMAT

The paper tape which should be used is $1^{\prime \prime}$ wide paper tape using 7 or 8 bit ASCII code, such as a model 33 ASR teletype produces.

## BPNF Format

The format requirements are as follows:

1. All word fields are to be punched in consecutive order, starting with word field $\emptyset$ (all addresses low). There must be exactly N word fields for the $\mathrm{N} \times 8$ ROM organization.
2. Each word field must begin with the start character $B$ and end with the stop character $F$. There must be exactly 8 data characters between the $B$ and $F$ for the $N \times 8$ organization.
NO OTHER CHARACTERS, SUCH AS RUBOUTS, ARE ALLOWED ANYWHERE IN A WORD FIELD. If in preparing a tape, an error is made, the entire word field, including the $B$ and $F$ must be rubbed out. Within the word field, a $P$ results in a high tape level output, and an $N$ results in a low level output.
3. Preceding the first word field and following the last word field, there must be a leader/trailer length of at least 25 characters. This should consist of rubout punches (letter key for Telex tapes)
4. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted (as a "comment") just before each word field (or at least between every four word fields). When these carriage returns, etc. are inserted, the tape may be easily listed on the teletype for purposes of error checking. The customer may also find it helpful to insert the word number (as a comment) at least every four word fields.
5. Included in the tape before the leader should be the customer's complete Telex or TWX number and if more than one pattern is being transmitted, the ROM pattern number.
6. MSB and LSB are the most and least significant bit of the device outputs. Refer to the data sheet for the pin numbers.

## HEXADECIMAL PROGRAM TAPE FORMAT

The hexadecimal tape format used by the INTELLEC 8 system is a modified memory image, blocked into discrete records. Each record contains record length, record type, memory address, and checksum information in addition to data. A frame by frame description is as follows:

Frame 0

Frames 1, 2
(0-9, A-F)

Frames 3 to 6

Record mark. Signals the start of a record. The ASCII character colon (":" HEX 3A) is used as the record mark. Record length. Two ASCII characters representing a hexadecimal number in the range 0 to ' FF ' $(0$ to 255). This is the count of the actual data bytes in the record type or checksum. A record length of 0 indicates end of file.
Load Address. Four ASCII characters that represent the initial memory will be loaded. The first data byte is stored in the location pointed to by the load address, succeeding data bytes are loaded into ascending addresses.

Frames 7, 8

Frames 9 to $9+2$ *
(Record Length) -1

Frames 9+2* (Record Length) to 9+2* (Record Length) +1

Record type. Two ASCII characters. Currently all records are type 0 , this field is reserved for future expansion. sented ASCII characters ( 0 to $9, A$ to $F$ ) to represent a hexadecimal value 0 to ' $F F^{\prime}$ ( 0 to 255).
Checksum. The checksum is the negative of the sum of all 8 bit bytes in the record since the record mark (":") evaluated modulus 256. That is, if you add together all the 8 bit bytes, ignor-
ing all carries out of an 8-bit sum, then add the checksum, the result is zero.
Example: If memory locations 1 through 3 contain 53F8EC, the format of the hex file produced when these locations are punched is:
:0300010053F8ECC5
Send bit pattern data to the following special address:
Synertek - ROM
P.O. Box 552

3050 Coronado Drive
Santa Clara, CA 95051

TYPICAL CHARACTERISTICS


PACKAGING DIAGRAMS

CERDIP PACKAGE


PLASTIC PACKAGE

$4096 \times 8$ Static Read Only Memory

- SY2333-2732 EPROM Pin Compatible
- $4096 \times 8$ Bit Organization
- Single +5 Volt Supply ( $\pm 10 \%$ )

Q Access Time-300ns (max)

- Totally Static Operation
- Completely TTL Compatible
- SY2332-2716 EPROM Pin Compatible
- Three-State Outputs for Wire-OR Expansion
- Two Programmable Chip Selects
- 2708/2716/2732 EPROMs Accepted as Program Data Inputs

The SY2332-3 and SY2333-3 high performance read only memories are organized 4096 words by 8 bits with access times of less than 300 ns . They are designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. These devices offer TTL input and output levels with a minimum of 0.4 Volt noise immunity in conjunction with a +5 Volt power supply.

PIN
CONFIGURATIONS


## ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Temperature <br> Range |
| :---: | :---: | :---: | :---: |
| SYC2333-3 | Ceramic | 300 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2333-3 | Plastic | 300 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYC2332-3 | Ceramic | 300 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SYP2332-3 | Plastic | 300 ns | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

The SY2332-3 and SY2333-3 operate totally asynchronously. No clock input is required. The two programmable Chip Select inputs allow four 32K ROMs to be OR-tied without external decoding. Both devices offer three-state output buffers for memory expansion.

Designed to replace 2716 or 2732 32K EPROMs, the SY2332-3 and SY2333-3 can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

BLOCK DIAGRAM


A custom number will be assigned by Synertek.

| ABSOLUTE MAXIMUM RATINGS* |  |
| :--- | ---: |
| Ambient Operating Temperature | $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| Applied Output Voltage | -0.5 V to +7.0 V |
| Applied Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

## D.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (unless otherwise specified)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 2.4 | ${ }^{\text {c }}$ C | Volts | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{IOH}=-400 \mu \mathrm{~A}$ |
| VOL | Output LOW Voltage |  | 0.4 | Volts | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{lOL}=2.1 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | 2.0 | $\mathrm{V}_{\mathrm{Cc}}$ | Volts |  |
| ViL | Input LOW Voltage | -0.5 | 0.8 | Volts. | See Note 1 |
| ${ }_{\text {ILI }}$ | Input Load Current |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant \leqslant 5.5 \mathrm{~V}$ |
| ILO | Output Leakage Current |  | 10 | $\mu \mathrm{A}$. | Chip Deselected |
| Icc | Power Supply Current |  | 100 | mA | $\mathrm{V}_{\text {OUT }}=+0.4 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ Output Unloaded, Chip Enabled $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ |

Note 1: Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (unless otherwise specified)

| Symbol | Parameter | SY2332-3 and SY2333-3 |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| ${ }^{t} A C C$ | Address Access Time |  | 300 | ns | Output load: 1 TTL load |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip Select Delay |  | 100 | ns | and 100pF |
| tDF | Chip Deselect Delay |  | 100 | ns | Input transition time: 20ns |
| ${ }^{\text {toH }}$ | Previous Data Valid After <br> Address Change Delay | 20 |  | ns | Timing reference levels: <br> Input: 1.5 V <br> Output: 0.8 V and 2.0 V |

CAPACITANCE
$\mathrm{t}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$, See Note 2

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $C_{\mathrm{I}}$ | Input Capacitance |  | 7 | pF | All pins except pin under |
| $\mathrm{C}_{\mathrm{O}}$ | Output Capacitance |  | 10 | pF | test tied to $A C$ ground |

Note 2: This parameter is periodically sampled and is not $100 \%$ tested.
TIMING DIAGRAM


## PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards or $1^{\prime \prime}$ wide paper tape.

## CARD FORMAT

All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic " 1 " is the most positive or HIGH level, and a logic " 0 " is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMs. Consult your Synertek representative for details.

## TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMs. These four Title Cards must contain the following information:

## COLUMN INFORMATION

| First Card | $1-30$ | Customer name |
| :---: | :---: | :---: |
|  | 31-50 | Customer part number |
|  | 60-72 | Synertek part number (punch 2333 or 2332) |
| Second Card | $1-30$ | Customer contact (name) |
|  | 31-50 | Customer telephone number |
| Third Card | $1-6$ | Leave blank - pattern number to be assigned by Synertek |
|  | 30 | $\mathrm{CS}_{2} / \overline{\mathrm{CS}} 2$ chip select logic level (if LOW selects chip, punch " 0 '; if |
|  |  | HIGH selects chip, punch " 1 "; if DON'T CARE, punch " 2 " |
|  | 31 | CS1/ $\overline{\mathrm{CS}} 1$ |
| Fourth Card | 1.8 | Data Format. Punch "Intel" starting in column one. |
|  | 15-28 | Logic Format; punch "POSITIVE LOGIC" or NEGATIVE LOGIC." |
|  | $35 \cdot 37$ | Truth table verification code; punch either "VERIFICATION HOLD" (manufacturing starts after customer approval of bit pattern data supplied by Synertek) or "VERIFICATION |
|  |  | NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck) |

## INTEL DATA CARD FORMAT

Output data is punched as either a " $P$ " or an " $N$ "; a " $P$ " is defined as a HIGH and an " $N$ " is defined as a LOW. Output $8\left(\mathrm{O}_{8}\right.$ or $\left.\mathrm{O}_{7}\right)$ is the MSB and Output $1\left(\mathrm{O}_{1}\right.$ or $\left.\mathrm{O}_{0}\right)$ is the LSB. The four Title Cards listed above must accompany the Intel card deck.

## COLUMN " INFORMATION

Data Cards 1-5 Punch the 5 -digit decimal equivalent of the binary coded address which begins each card. This is the inital input address. The address is right justified, i.e. 00000, 00008, 00016, etc.
7-14 Output data (MSB-LSB) for initial input address.
16-23 Output data for initial input address +1
25-32 Output data for initial input address +2

34-41 Output data for initial input address +3 43-50 Output data for initial input address +4 52-59 Output data for initial input address +5 61-68 Output data for initial input address +6 70-77 Output data for initial input address +7 79-80 ROM pattern number (may be left blank)

## INTEL PAPER TAPE FORMAT

The paper tape which should be used is $1^{\prime \prime}$ wide paper tape using 7 or 8 bit ASCII code, such as a model 33 ASR teletype produces.

## BPNF Format

The format requirements are as follows:

1. All word fields are to be punched in consecutive order, starting with word field $\emptyset$ (all addresses low). There must be exactly $N$ word fields for the $N \times 8$ ROM organization.
2. Each word field must begin with the start character $B$ and end with the stop character $F$. There must be exactly 8 data characters between the $B$ and $F$ for the $N \times 8$ organization.
NO OTHER CHARACTERS, SUCH AS RUBOUTS, ARE ALLOWED ANYWHERE IN A WORD FIELD. If in preparing a tape, an error is made, the entire word field, including the $B$ and $F$ must be rubbed out. Within the word field, a $P$ results in a high tape level output, and an N results in a low level output.
3. Preceding the first word field and following the last word field, there must be a leader/trailer length of at least 25 characters. This should consist of rubout punches (letter key for Telex tapes)
4. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted (as a "comment") just before each word field (or at least between every four word fields). When these carriage returns, etc. are inserted, the tape may be easily listed on the teletype for purposes of error checking. The customer may also find it helpful to insert the word number (as a comment) at least every four word fields.
5. Included in the tape before the leader should be the customer's complete Telex or TWX number and if more than one pattern is being transmitted, the ROM pattern number.
6. MSB and LSB are the most and least significant bit of the device outputs. Refer to the data sheet for the pin numbers.

## HEXADECIMAL PROGRAM TAPE FORMAT

The hexadecimal tape format used by the INTELLEC 8 system is a modified memory image, blocked into discrete records. Each record contains record length, record type, memory address, and checksum information in addition to data. $A$ frame by frame description is as follows:

Frame 0

Frames 1, 2
(0-9, A-F)

Frames 3 to 6

Record mark. Signals the start of a record. The ASCII character colon (":'" HEX 3A) is used as the record mark. Record length. Two ASCII characters representing a hexadecimal number in the range 0 to ' FF ' $(0$ to 255$)$. This is the count of the actual data bytes in the record type or checksum. A record length of 0 indicates end of file.
Load Address. Four ASCII characters that represent the initial memory will be loaded. The first data byte is stored in the location pointed to by the load address, succeeding data bytes are loaded into ascending addresses.

Frames 7, 8

Frames 9 to 9+2*
(Record Length) -1

Frames 9+2*
(Record Length) to 9+2* (Record Length) +1

Record type. Two ASCII characters. Currently all records are type 0 , this field is reserved for future expansion. Each 8 bit memory word is represented by two frames containing the ASCII characters ( 0 to $9, \mathrm{~A}$ to F ) to represent a hexadecimal value 0 to ' $F F^{\prime}$ (0 to 255).
Checksum. The checksum is the negative of the sum of all 8 bit bytes in the record since the record mark (":") evaluated modulus 256. That is, if you add together all the 8 bit bytes, ignor-
ing all carries out of an 8 -bit sum, then add the checksum, the result is zero.

Example: If memory locations 1 through 3 contain 53F8EC, the format of the hex file produced when these locations are punched is:

## :0300010053F8ECC5

Send bit pattern data to the following special address:
Synertek - ROM
P.O. Box 552

3050 Coronado Drive
Santa Clara, CA 95051

TYPICAL CHARACTERISTICS



## PACKAGE DIAGRAMS

CERAMIC PACKAGE



$8192 \times 8$ Static Read Only Memory

- 2564 EPROM Pin Compatible
- $8192 \times 8$ Bit Organization
- Single +5 Volt Supply
- Access Time - 200/300/450 ns (max)
- Totally Static Operation
- Completely TTL Compatible
- 24 Pin JEDEC Approved Pinout
- SY2364A - Automatic Power Down ( $\overline{\mathrm{CE}}$ )
- SY2364 - Non Power Down Version
- Programmable Chip Select
- Three State Outputs for Wire-OR Expansion
- EPROMs Accepted as Program Data Input

The SY2364 and SY2364A high performance Read Only Memories are organized 8192 words by 8 bits with access times from 200 ns to 450 ns . The ROMs are designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. Both ROMs conform to the JEDEC approved pinout for 24 pin 64K ROMs.
The SY2364 offers the simplest operation (no power down.) Its programmable chip select allows two 64 K ROMs to be OR-tied without external decoding.

## PIN CONFIGURATIONS

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A_{7} \square$ | 1 | 24 | $\square \mathrm{V}_{\mathrm{Cc}}$ | $A_{7}$ |  | 24 | $\square \mathrm{V}_{\mathrm{cc}}$ |
| $\mathrm{A}_{6} \square$ | 2 | 23 | $\square A_{8}$ | $A_{6}$ | 2 | 23 | $\square A_{8}$ |
| $A_{5} \square$ | 3 | 22 | $\square A_{9}$ | $A_{5}$ | 3 | 22 | $A_{9}$ |
| $\mathrm{A}_{4} \square$ | 4 | 21 | $\square \mathrm{A}_{12}$ | A4 | 4 | 21 | $\square \mathrm{A}_{12}$ |
| $\mathrm{A}_{3} \square$ | 5 | 20 | $\square \mathrm{CS}$ | $\mathrm{A}_{3}$ | 5 | 20 | $\overline{\mathrm{CE}}$ |
| $\mathrm{A}_{2} \square$ | 6 | 19 | $\square A_{10}$ | $\mathrm{A}_{2}$ | 6 | 19 | $\mathrm{A}_{10}$ |
| $\mathrm{A}_{1} \square$ | 7 | 18 | $\square A_{11}$ | $\mathrm{A}_{1}$ | 7 | 18 | $\square A_{11}$ |
| $\mathrm{A}_{0} \square$ | 8 | 17 | $\square \mathrm{O}_{8}$ | $\mathrm{A}_{0}$ | 8 | 17 | $\mathrm{O}_{8}$ |
| $\mathrm{O}_{1} \square$ | 9 | 16 | $\square \mathrm{O}_{7}$ | $\mathrm{O}_{1}$ | 9 | 16 | $\mathrm{O}_{7}$ |
| $\mathrm{O}_{2} \square$ | 10 | 15 | $\square \mathrm{O}_{6}$ | $\mathrm{O}_{2}$ | 10 | 15 | $\mathrm{O}_{6}$ |
| $\mathrm{O}_{3} \square$ | 11 | 14 | $\square \mathrm{O}_{5}$ |  | 11 | 14 | $\square \mathrm{O}_{5}$ |
| GND $\square$ | 12 | 13 | $\square \mathrm{O}_{4}$ | GND | 12 | 13 | $\square \mathrm{O}_{4}$ |

## ORDERING INFORMATION

| Order <br> Number | Access <br> Time | Operating <br> Current | Standby <br> Current | Package <br> Type |
| :---: | :---: | :---: | :---: | :---: |
| SYD2364 | 450 ns | 100 mA | N.A.* | Cerdip |
| SYP2364 | 450 ns | 100 mA | N.A. | Plastic |
| SYD2364-3 | 300 ns | 100 mA | N.A. | Cerdip |
| SYP2364-3 | 300 ns | 100 mA | N.A. | Plastic |
| SYD2364-2 | 200 ns | 100 mA | N.A. | Cerdip |
| SYP2364-2 | 200 ns | 100 mA | N.A. | Plastic |
| SYD2364A | 450 ns | 100 mA | 12 mA | Cerdip |
| SYP2364A | 450 ns | 100 mA | 12 mA | Plastic |
| SYD2364A-3 | 300 ns | 100 mA | 12 mA | Cerdip |
| SYP2364A-3 | 300 ns | 100 mA | 12 mA | Plastic |
| SYD2364A-2 | 200 ns | 100 mA | 12 mA | Cerdip |
| SYP2364A-2 | 200 ns | 100 mA | 12 mA | Plastic |

The SY2364A offers an automatic power down feature. Power down is controlled by the Chip Enable ( $\overline{\mathrm{CE}}$ ) input. When $\overline{\mathrm{CE}}$ goes high, the device will automatically power down and remain in a low power standby mode as long as $\overline{\mathrm{CE}}$ remains high. This unique feature provides system level power savings as much as $90 \%$.
Both the SY2364 and SY2364A are pin compatible with the 2564 EPROM thus eliminating the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

## BLOCK DIAGRAM


*CHIP SELECT (CS) IS PROGRAMMABLE LOW ACTIVE OR HIGH ACTIVE

ABSOLUTE MAXIMUM RATINGS<br>Ambient Operating Temperature<br>$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$<br>Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$<br>Supply Voltage to Ground Potential<br>-0.5 V to +7.0 V<br>Applied Output Voltage -0.5 V to +7.0 V<br>Applied Input Voltage<br>-0.5 V to +7.0 V<br>Power Dissipation<br>1.0W

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated on the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Level | 2.4 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Level |  |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Level | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | -0.5 |  | 0.8 | V |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current |  |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current |  |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Operating Supply Current |  |  | 100 | mA | Note 1 |
| $\mathrm{I}_{\mathrm{SB}}$ | Standby Supply Current |  |  | 12 | mA | Note 2 |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current |  |  | 90 | mA | Note 3 |

## CAPACITANCE

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$
Note: This parameter is periodically sampled and is not $100 \%$ tested.

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{I}}$ | Input Capacitance |  | 5 | pf | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ |
| $\mathrm{C}_{\mathrm{O}}$ | Output Capacitance |  | 5 | pf | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ |

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | $\begin{gathered} \hline 2364-2 \\ 2364 A-2 \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline 2364-3 \\ 2364 A-3 \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline 2364 \\ 2364 A \end{gathered}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{t}_{\mathrm{CrC}}$ | Cycle Time | 200 |  | 300 |  | 450 |  | ns |  |
| $\mathrm{t}_{\text {AA }}$ | Address Access Time |  | 200 |  | 300 |  | 450 | ns |  |
| ${ }^{\text {toH }}$ | Output Hold After Address Change | 10 |  | 10 |  | 10 |  | ns |  |
| $\mathrm{t}_{\text {ACE }}$ | Chip Enable Access Time |  | 200 |  | 300 |  | 450 | ns | Note 4 |
| $t_{\text {ACS }}$ | Chip Select Access Time |  | 85 |  | 100 |  | 150 | ns |  |
| $t_{L z}$ | Ouput LOW Z Delay | 10 |  | 10 |  | 10 |  | ns | Note 5 |
| $t_{H Z}$ | Output HIGH Z Delay |  | 85 |  | 100 |  | 150 | ns | Note 6 |
| $\mathrm{t}_{\mathrm{PU}}$ | Power Up Time | 0 |  | 0 |  | 0 |  | ns | Note 4 |
| $t_{\text {PD }}$ | Power Down Time |  | 85 |  | 100 |  | 150 | ns | Note 4 |

## Notes:

1. Measured with device selected and outputs unloaded.
2. Applies to " A " versions only and measured with $\overline{\mathrm{CE}}=2.0 \mathrm{~V}$.
3. For a duration not to exceed 30 seconds.
4. Applies to " $A$ " versions (power down) only.
5. Output low impedance delay ( t Lz) is measured from $\overline{\mathrm{CE}}$ going low or CS going active.
6. Output high impedance delay ( $t_{\mathrm{HZ}}$ ) is measured from $\overline{\mathrm{CE}}$ going high or CS going inactive

## TIMING DIAGRAMS

Propagation Delay from Address ( $\overline{\mathrm{CE}}$ LOW or CS = Active)


Propagation Delay from Chip Enable, Chip Select or Output Enable (Address Valid)


## A.C. TEST CONDITIONS

Input Pulse Levels
Input Rise and Fall Times
Timing Measurement Levels: Input
Output
Output Load
2.0 V to 2.2 V

10 nsec
1.5 V
0.8 V and 2.0 V See Figure 1

## PROGRAMIMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.
All addresses and related outpist patterns must be completely de. fined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic " 1 " is the most positive or HIGH level, and a logic " 0 " is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

## TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

|  | COLUMN | INFORMATION |
| :--- | :---: | :--- |
| First Card | $1-30$ | Customer name |
|  | $31-50$ | Customer part number |
|  | $60-72$ | Synertek part number (punch <br> " 2364 " or "'2364A") |
| Second Card | $1-30$ | Customer contact (name) |
|  | $31-50$ | Customer telephone number |



Figure 1.
Third Card 1-6 Leave blank - pattern number to be assigned by Synertek
32 CS chip select logic level (if LOW selects chip, punch " 0 "; if HIGH selects chip, punch " 1 "). If 2364A, leave blank.
Fourth Card 1-8 Data Format. Synertek, or Intel data card format may be used. Specify format by punching "Synertek," or "Intel" starting in column one.
15-28 Logic format; punch "POSITIVE LOGIC" or "NEGATIVE LOGIC."
Truth table verification code; punch either "VERIFICATION HOLD" (manufacturing starts after customer approval of bit pattern data supplied by Synertek) or "VERIFICATION NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck)

## SYNERTEK DATA CARD FORMAT

All addresses are coded in decimal form ( 0 through. 2047). All output words are coded both in binary and octal forms. Output 8 ( O 8 ) is the MSB, and Output $1\left(\mathrm{O}_{1}\right)$ is the LSB.

|  | COLUMN | INFORMATION |
| :---: | :---: | :--- |
| Data Cards | $1-4$ | Decimal address |
|  | $6-13$ | Output (MSB-LSB) |
|  | $15-17$ | Octal equivalent of output data |
|  | $22-25$ | Decimal address |
|  | $27-34$ | Output (MSB-LSB) |
|  | $36-38$ | Octal equivalent of output data |
|  | $43-46$ | Decimal address |
|  | $48-55$ | Output (MSB-LSB) |
|  | $57-59$ | Octal equivalent of output data |
|  | $64-67$ | Decimal address |
|  | $69-76$ | Output (MSB-LSB) |
|  | $78-80$ | Octal equivalent of output data |


|  | COLUMN |
| :---: | :---: |
| Data Cards | $1-5$ |

1-5
Punch the 5-digit decimal equivalent of the binary coded address which begins each card. This is the initial input address. The address is right justified, i.e. 00000, 00008,00016 , etc.

Output data (MSB-LSB) for initial input address.
Output data for initial input address +1 Output data for initial input address +2 Output data for initial input address +3 Output data for initial input address +4 Output data for initial input address +5 Output data for initial input address +6 Output data for initial input address +7 ROM pattern nuniber (may be left blank)

## INTEL DATA CARD FORMAT

Output data is punched as either a " $P$ " or an " $N$ "; a " $P$ " is defined as a HIGH, and an " $N$ " is defined as a LOW. Output $8\left(\mathrm{O}_{8}\right)$ is the MSB and Output $1\left(O_{1}\right)$ is the LSB. The four Title Cards listed above must accompany the Intel card deck.

Send bit pattern data to the following special address:
Synertek - ROM
P.O. Box 552

Santa Clara, CA 95052

PACKAGE DIAGRAMS

$8192 \times 8$ Static Read Only Memory

- 2764 EPROM Pin Compatible
- $8192 \times 8$ Bit Organization
- Single +5 Volt Supply
- Access Time - 200/300/450 ns (max)
- Totally Static Operation
- Completely TTL Compatible
- 28 Pin JEDEC Approved Pinout
- SY2365A - Automatic Power Down ( $\overline{\mathrm{CE}}$ )
- Output Enable Function ( $\overline{\mathrm{OE}}$ )
- Two Programmable Chip Selects
- SY2365 - Non Power Down Version
- Four Programmable Chip Selects
- Three State Outputs for Wire-OR Expansion
- EPROMs Accepted as Program Data Input

The SY2365 and SY2365A high performance Read Only Memories are organized 8192 words by 8 bits with access times from 200 ns to 450 ns . The ROMs are designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. Both ROMs conform to the JEDEC approved pinout for 28 pin 64K ROMs. The SY2365 offers the simplest operation (no power down.) Its four programmable chip selects allow up to sixteen 64 K ROMs to be OR-tied without external decoding.
The SY2365A offers an automatic power down feature. Power down is controlled by the Chip Enable ( $\overline{\mathrm{CE}}$ ) input.
PIN CONFIGURATIONS


ORDERING INFORMATION

| Order <br> Number | Access <br> Time | Operating <br> Current | Standby <br> Current | Package <br> Type |
| :---: | :---: | :---: | :---: | :---: |
| SYD2365 | 450 ns | 100 mA | N.A.* | Cerdip |
| SYP2365 | 450 ns | 100 mA | N.A. | Plastic |
| SYD2365-3 | 300 ns | 100 mA | N.A. | Cerdip |
| SYP2365-3 | 300 ns | 100 mA | N.A. | Plastic |
| SYD2365-2 | 200 ns | 100 mA | N.A. | Cerdip |
| SYP2365-2 | 200 ns | 100 mA | N.A. | Plastic |
| SYD2365A | 450 ns | 100 mA | 12 mA | Cerdip |
| SYP2365A | 450 ns | 100 mA | 12 mA | Plastic |
| SYD2365A-3 | 300 ns | 100 mA | 12 mA | Cerdip |
| SYP2365A-3 | 300 ns | 100 mA | 12 mA | Plastic |
| SYD2365A-2 | 200 ns | 100 mA | 12 mA | Cerdip |
| SYP2365A-2 | 200 ns | 100 mA | 12 mA | Plastic |

When $\overline{\mathrm{CE}}$ goes high, the device will automatically power down and remain in a low power standby mode as long as $\overline{\mathrm{CE}}$ remains high. This unique feature provides system level power savings as much as $90 \%$. An additional feature of the SY2365A is the Output Enable $(\overline{\mathrm{OE}})$ function. This eliminates bus contention in multiple bus microprocessor systems. The two programmable chip selects allow up to four 64 K ROMs to be OR-tied without external decoding.
Both the SY2365 and SY2365A are pin compatible with the 2764 EPROM thus eliminating the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

BLOCK DIAGRAM

-CHIP SELECTS ICS, ARE PROGRAMMABLE LOW ACTIVE, HIGH ACTIVE OR DON'T CARE.

## ABSOLUTE MAXIMUM RATINGS*

Ambient Operating Temperature
$-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential -0.5 V to +7.0 V
Applied Output Voltage
-0.5 V to +7.0 V
Applied Input Voltage
-0.5 V to +7.0 V
Power Dissipation
1.0W

## COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated on the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Min. | Typ. | Max. | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Level | 2.4 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Level |  |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Level | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | -0.5 |  | 0.8 | V |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current |  |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current |  |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Operating Supply Current |  |  | 100 | mA | Note 1 |
| $\mathrm{I}_{\mathrm{SB}}$ | Standby Supply Current |  |  | 12 | mA | Note 2 |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current |  |  | 70 | mA | Note 3 |

## CAPACITANCE

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ Note: This parameter is periodically sampled and is not $100 \%$ tested.

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{I}}$ | Input Capacitance |  | 5 | pf | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ |
| $\mathrm{C}_{\mathrm{O}}$ | Output Capacitance |  | 5 | pf | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ |

## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | $\begin{gathered} 2365-2 \\ 2365 A-2 \end{gathered}$ |  | $\begin{gathered} 2365-3 \\ 2365 A-3 \end{gathered}$ |  | $\begin{gathered} 2365 \\ 2365 A \end{gathered}$ |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{t}_{\mathrm{CYC}}$ | Cycle Time | 200 |  | 300 |  | 450 |  | ns |  |
| $\mathrm{t}_{\text {AA }}$ | Address Access Time |  | 200 |  | 300 |  | 450 | ns |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold After Address Change | 10 |  | 10 |  | 10 |  | ns |  |
| $\mathrm{t}_{\text {ACE }}$ | Chip Enable Access Time |  | 200 | * | 300 |  | 450 | ns | Note. 4 |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Access Time |  | 85 |  | 100 |  | 150 | ns |  |
| $\mathrm{t}_{\text {AOE }}$ | Output Enable Access Time |  | 85 |  | 100 |  | 150 | ns | Note 4 |
| $t_{L Z}$ | Ouput LOW Z Delay | 10 |  | 10 |  | 10 |  | ns | Note 5 |
| $t_{H Z}$ | Output HIGH Z Delay |  | 85 |  | 100 |  | 150 | ns | Note 6 |
| $t_{\text {PU }}$ | Power Up Time | 0 |  | 0 |  | 0 |  | ns | Note 4 |
| $t_{\text {PD }}$ | Power Down Time |  | 85 |  | 100 |  | 150 | ns | Note 4 |

Notes:

1. Measured with device selected and outputs unloaded.
2. Applies to " $A$ " versions only and measured with $\overline{C E}=2.0 \mathrm{~V}$.
3. For a duration not to exceed 30 seconds.
4. Applies to " $A$ " versions (power down) only.
5. Output low impedance delay $\left(t_{L Z}\right)$ is measured from $\overline{C E}$ and $\overline{O E}$ going low and $C S$ going active, whichever occurs last.
6. Output high impedance delay $\left(t_{H Z}\right)$ is measured from either $\overline{C E}$ or $\overline{O E}$ going high or $C S$ going inactive, whichever occurs first.

## TIMING DIAGRAMS

Propagation Delay from Address ( $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{LOW}, \mathrm{CS} / \overline{\mathrm{CS}}=$ Active)


Propagation Delay from Chip Enable, Chip Select or Output Enable (Address Valid)


## A.C. TEST CONDITIONS

| Input Pulse Levels | 0.8 V to 2.2 V |
| :--- | ---: |
| Input Rise and Fall Times | 10 nsec |
| Timing Measurement Levels: Input | 1.5 V |
|  | Output |
| Output Load | 0.8 V and 2.0 V |

## PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.
All addresses and related outpit patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic " 1 " is the most positive or HIGH level, and a logic " 0 " is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

## TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

|  | COLUMN | INFORMATION |
| :--- | :---: | :--- |
| First Card | $1-30$ | Customer name |
|  | $31-50$ | Customer part number |
|  | $60-72$ | Synertek part number (punch <br>  <br> Second Card 2365 " or "2365A") |
|  | $1-30$ | Customer contact (name) |
|  | $31-50$ | Customer telephone number |



Figure 1.
Third Card $1-6$ Leave blank - pattern number to be assigned by Synertek
$29 \quad \mathrm{CS}_{4}$ chip select logic level (if LOW selects chip, punch " $O$ "; if HIGH selects chip, punch " 1 "; if DON'T CARE, punch " 2 "). If $2365 A$, leave blank.
$\mathrm{CS}_{3}$ chip select logic level. If 2365A, leave blank.
$\mathrm{CS}_{2}$ chip select logic level.
CS 1 chip select logic level.
Fourth Card 1-8
Data Format. Synertek, or Intel data card format may be used. Specify format by punching "Synertek," or "Intel" starting in column one.
15-28 Logic format; punch "POSITIVE LOGIC" or "NEGATIVE LOGIC."
35-57 Truth table verification code; punch either "VERIFICATION HOLD" (manufacturing starts after customer approval of bit pattern data supplied by Synertek) or "VERIFICATION NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck)

## SYNERTEK DATA CARD FORMAT

All addresses are coded in decimal form (0 through 2047). All output words are coded both in binary and octal forms. Output $\mathrm{B}(\mathrm{Os})$ is the MSB, and Output $1\left(\mathrm{O}_{1}\right)$ is the LSB.

|  | COLUMN | INFORMATION |
| :---: | :---: | :--- |
| Data Cards | $1-4$ | Decimal address |
|  | $6-13$ | Output (MSB-LSB) |
|  | $15-17$ | Octal equivalent of output data |
|  | $22-25$ | Decimal address |
|  | $27-34$ | Output (MSB-LSB) |
|  | $36-38$ | Octal equivalent of output data |
|  | $43-46$ | Decimal address |
|  | $48-55$ | Output (MSB-LSB) |
|  | $57-59$ | Octal equivalent of output data |
|  | $64-67$ | Decimal address |
|  | $69-76$ | Output (MSB-LSB) |
|  | $78-80$ | Octal equivalent of output data |


|  | COLUMN |
| :---: | :---: |
| Data Cards | $1-5$ |

16-23
25-32
34-41
43-50
52-59
61-68
70-77
79-80

## NFORMATION

Punch the 5-digit decimal equivalent of the binary coded address which begins each card. This is the initial input address. The address is right justified, i.e. $00000,00008,00016$, etc.

Output data (MSB-LSB) for initial input address.
Output data for initial input address +1 Output data for initial input address +2 Output data for initial input address +3 Output data for initial input address +4 Output data for initial input address +5 Output data for initial input address +6 Output data for initial input address +7 ROM pattern nuniber (may be left blank)

## INTEL DATA CARD FORMAT

Output data is punched as either a " P " or an " N "; a " P " is defined as a HIGH, and an " N " is defined as a LOW. Output $8\left(\mathrm{O}_{8}\right)$ is the MSB and Output $1\left(\mathrm{O}_{1}\right)$ is the LSB. The four Title Cards listed above must accompany the Intel card deck.

Send bit pattern data to the following special address:
Synertek - ROM
P.O. Box 552

Santa Clara, CA 95052

PACKAGE DIAGRAMS
CerDIP Dual In-Line 28 Leads


Plastic Dual In-Line 28 Leads


16,384 x 8 Static Read Only Memory

- 2764 EPROM Pin Compatible
- $16,384 \times 8$ Bit Organization
- Single +5 Volt Supply
- Access Time - 200 ns (max)
- Totally Static Operation
- Completely TTL Compatible
- 28 Pin JEDEC Approved Pinout
- Automatic Power Down (드)
- Output Enable Function ( $\overline{\mathrm{OE}})$
- Programmable Chip Select
- Three State Outputs for Wire-OR Expansion
(1) EPROMs Accepted as Program Data Input

The SY23128 high performance Read Only Memory is organized 16,384 words by 8 bits with an access time of 200 ns . The ROM is designed to be compatible with all microprocessor and similar applications where high performance large bit storage and simple interfacing are important design considerations. It conforms to the JEDEC approved pinout for 28 pin 128 K ROMs.

The SY23128 offers an automatic power down feature. Power down is controlled by the Chip Enable ( $\overline{\mathrm{CE}}$ ) input. When $\overline{\mathrm{CE}}$ goes high, the device will automatically power down and remain in a low power

## PIN CONFIGURATION

standby mode as long as $\overline{\mathrm{CE}}$ remains high. This unique feature provides system level power savings as much as $90 \%$. An additional feature of the SY23128 is the Output Enable ( $\overline{\mathrm{OE}})$ function. This eliminates bus contention in multiple bus microprocessor systems. The programmable chip select allows up to two 128K ROMs to be OR-tied without external decoding.

The SY23128 is pin compatible with the 2764 EPROM thus eliminating the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

## BLOCK DIAGRAM


*CHIP SELECT (CS) IS PROGRAMMABLE LOW ACTIVE OR HIGH ACTIVE

- Access Time - 70 ns (max)
- Single +5 Volt Supply
- Contact Programming
- Four Week Prototype Turnaround
- Completely TTL Compatible
- Totally Static Operation
- Pin Compatible with 8K Bipolar PROMs Replaces 7681 or 82S181
- Three-State Outputs for Wire-OR Expansion
- Four Programmable Chip Selects
- 8K Bipolar PROMs Accepted as Program Data Inputs

The Synertek SY3308 is a high speed 8192-bit static mask programmable Read Only Memory organized 1024 words by 8 bits. Designed to be compatible with industry standard 8 K bipolar PROMs, it eliminates the need to redesign printed circuit boards for volume production after prototyping with PROM's. The device offers full TTL compatibility on all inputs and outputs and operates on a single +5 V power supply. The three-state output buffers facilitate system expansion by allowing outputs to be wire-ORed together. These features, combined with a maximum access time of 70 nsec, make the SY3308 suitable for application where high performance, large bit storage

PIN CONFIGURATION


## ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Access <br> Time | Temperature <br> Range |
| :---: | :--- | :--- | :--- |
| SYC3308 | Ceramic | 70 ns | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| SYD3308 | Cerdip | 70 ns | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

[^3]and simple interface are important design considerations.

The SY3308 utilizes fully static circuitry and operates asynchronously so no clocks are required. The four chip select buffers are mask programmable to. be any combination of high active, low active or don't care that is desired. This allows up to sixteen ROM's to be OR-tied without external decoding.

The SY3308 is fabricated using Synertek's scaled, high performance N -channel MOS technology, This, combined with innovative design techniques, provides the high performance and ease-of-use features associated with non-clocked static memories.

BLOCK DIAGRAM


| ABSOLUTE MAXIMUM RATINGS |  |
| :--- | ---: |
|  |  |
| Ambient Operating Temperature | $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -1.5 V to +7.0 V |
| Applied Output Voltage | -1.5 V to +7.0 V |
| Applied Input Voltage | -1.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

D.C. CHARACTERISTICS
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (unless otherwise specified) (Note 1 )

| Symbol | Parameter | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | 2.4 |  | Vcc | Volts | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-2.4 \mathrm{~mA}$ |
| Vol | Output LOW Voltage |  |  | 0.45 | Volts | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ |
| VIH | Input HIGH Voltage | 2.0 |  | Vcc | Volts |  |
| VIL | Input LOW Voltage | -1.0 |  | 0.8 | Volts |  |
| ILI | Input Load Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {in }} \leqslant \mathrm{V}_{\text {cc }}$ |
| ILo | Output Leakage Current | -10 |  | 10 | $\mu \mathrm{A}$ | Chip Deselected, $\mathrm{V}_{\text {out }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{SC}}$ | Output Short Circuit Current | -80 |  |  | mA | Duration not to exceed 30 sec . |
| Icc | Power Supply Current |  |  | 120 | mA | Output Unloaded $V_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{in}}=\mathrm{V}_{\mathrm{CC}}$ |

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (unless otherwise specified) (Note 1)

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| tacc | Address Access Time |  | 70 | ns |  |
| tco | Chip Select Delay |  | 40 | ns |  |
| tof | Chip Deselect Delay | 0 | 40 | ns | See A.C. Test Conditions |
| toh | Previous Data Valid After | 5 |  | ns |  |
|  | Address Change Delay |  |  |  |  |

## CAPACITANCE

$t_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :--- |
| $\mathbf{C l}_{l}$ | Input Capacitance |  | 5 | pF | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ |
| Co | Output Capacitance |  | 8 | pF | $\mathrm{V}_{\text {out }}=0 \mathrm{~V}$ |

NOTE: This parameter is periodically sampled and is not $100 \%$ tested.
TIMING DIAGRAM

(See following page for notes.)

## A.C. TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 Volts |
| :--- | ---: |
| Input Rise and Fall Times | 5 nsec |
| Input and Output Timing | 1.5 Volts |
| $\quad$ Reference Levels | See Figure 1 |
| Output Load |  |



Figure 1.

## PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.
All addresses and related outpit patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic " 1 " is the most positive or HIGH level, and a logic " 0 " is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

## TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

|  | COLUMN | INFORMATION |
| :---: | :---: | :---: |
| First Card | 1-30 | Customer name |
|  | 31-50 | Customer part number |
|  | 60-72 | Synertek part number (punch " 3308 ") |
| Second Card | 1-30 | Customer contact (name) |
|  | 31-50 | Customer telephone number |
| Third Card | 1-6 | Leave blank - pattern number to be assigned by Synertek |
|  | 29 | CS4 chip select logic level (if LOW selects chip, punch " 0 "; if HIGH selects chip, punch " 1 "; if DON'T CARE, punch " 2 "). |
|  | 30 | $\mathrm{CS}_{3}$ chip select logic level. |
|  | 31 | $\mathrm{CS}_{2}$ chip select logic level. |
|  | 32 | $\mathrm{CS}_{1}$ chip select logic level. |
| Fourth Card | 1-8 | Data Format. Synertek, or Intel data card format may be used. Specify format by punching "Synertek," or"Intel" starting in column one. |
|  | 15-28 | Logic format; punch "POSITIVE LOGIC" or "NEGATIVE LOGIC." |
|  | 35-57 | Truth table verification code; punch either "VERIFICATION HOLD" (manufacturing starts after customer approval of bit pattern data supplied by Synertek) |
|  |  | or "VERIFICATION NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck) |

## SYNERTEK DATA CARD FORMAT

All addresses are coded in decimal form ( 0 through 2047). All output words are coded both in binary and octal forms. Output 8 ( O 8 ) is the MSB, and Output $1\left(O_{1}\right)$ is the LSB.

|  | COLUMN | INFORMATION |
| :---: | :---: | :--- |
| Data Cards | $1-4$ | Decimal address |
|  | $6-13$ | Output (MSB-LSB) |
|  | $15-17$ | Octal equivalent of output data |
|  | $22-25$ | Decimal address |
|  | $27-34$ | Output (MSB-LSB) |
|  | $36-38$ | Octal equivalent of output data |
|  | $43-46$ | Decimal address |
|  | $48-55$ | Output (MSB-LSB) |
|  | $57-59$ | Octal equivalent of output data |
|  | $64-67$ | Decimal address |
|  | $69-76$ | Output (MSB-LSB) |
|  | $78-80$ | Octal equivalent of output data |

## INTEL DATA CARD FORMAT

Output data is punched as either a " $P$ " or an " $N$ "; a " $P$ " is defined as a HIGH, and an " N " is defined as a LOW. Output $8(\mathrm{O8})$ is the MSB and Output $1\left(\mathrm{O}_{1}\right)$ is the LSB. The four Title Cards listed above must accompany the Intel card deck.

|  | COLUMN | INFORMATION |
| :---: | :---: | :---: |
| Data Cards | 1-5 | Punch the 5 -digit decimal equivalent of the binary coded address which begins each card. This is the initial input address. The address is right justified, i.e. $00000,00008,00016$, etc. |
|  | 7-14 | Output data (MSB-LSB) for initial input address. |
|  | 16-23 | Output data for initial input address +1 |
|  | 25-32 | Output data for initial input address +2 |
|  | 34-41 | Output data for initial input address +3 |
|  | 43-50 | Output data for initial input address +4 |
|  | 52-59 | Output data for initial input address +5 |
|  | 61-68 | Output data for initial input address +6 |
|  | 70-77 | Output data for initial input address +7 |
|  | 79-80 | ROM pattern nuniber (may be left blank) |

Send bit pattern data to the following special address:
Synertek - ROM
P.O. Box 552

Santa Clara, CA 95052

## NOTES:

1. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.

## PACKAGING DIAGRAM

CERAMIC PACKAGE


CERDIP PACKAGE

$2048 \times 8$ High Speed Read Only Memory

- Access Time - 80ns (max)
- Single +5 Volt Supply ( $\pm 10 \%$ )
- Contact Programming
- Four Week Prototype Turnaround
- Completely TTL Compatible
- Totally Static Operation
- SY3316A - Automatic Power Down ( $\overline{C E}$ )
- Pin Compatible with 16K Bipolar PROMs Replaces 3636 or 82S191
- Three-State Outputs for Wire-OR Expansion
- Three Programmable Chip Selects (two on SY3316A)
- 16K Bipolar PROMs Accepted as Program Data Inputs

The SY3316 and SY3316A are high speed 16,384 bit static mask programmable Read Only Memories organized 2048 words by 8 bits. Designed to be pin compatible with 16 K bipolar PROMs, they eliminate the need to redesign printed circuit boards for volume production after prototyping with PROMs.

The SY3316A offers an automatic power down feature. Power down is controlled by the Chip Enable ( $\overline{\mathrm{CE}}$ ) input. When $\overline{\mathrm{CE}}$ goes high, the device will automatically power down and remain in a standby power mode as long as $\overline{\mathrm{CE}}$ remains high. This unique feature provides system level

PIN CONFIGURATIONS


ORDERING INFORMATION

| Order <br> Number | Access <br> Time | Operating <br> Current | Standby <br> Current | Package <br> Type |
| :---: | :---: | :---: | :---: | :---: |
| SYC3316 | 80 ns | 120 mA | N.A. | Ceramic |
| SYD3316 | 80 ns | 120 mA | N.A. | Cerdip |
| SYC3316A | 80 ns | 120 mA | 20 mA | Ceramic |
| SYD3316A | 80 ns | 120 mA | 20 mA | Cerdip |

A custom number will be assigned by Synertek.
power savings of as much as $80 \%$. The two programmable chip selects (CS) allow as many as four ROMs to be OR-tied without external decoding.

The SY3316 offers somewhat simpler operation than the SY3316A. It's three programmable chip selects allow up to eight ROMs to be OR-tied without external decoding.

Both devices are fabricated using Synertek's scaled high performance N-channel MOS technology. This, combined with innovative design techniques, provides the high performance and ease-of-use features associated with static memories.


## ABSOLUTE MAXIMUM RATINGS*

| Ambient Operating Temperature | $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -1.5 V to +7.0 V |
| Applied Output Voltage | -1.5 V to +7.0 V |
| Applied Input Voltage | -1.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

## COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (Note 1)

| Symbol | Parameter | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | 2.4 |  | Vcc | Volts | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-2.4 \mathrm{~mA}$ |
| Vol | Output LOW Voltage |  |  | 0.45 | Volts | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ |
| VIH | Input HIGH Voltage | 2.0 |  | Vcc | Volts |  |
| VIL | Input LOW Voltage | -1.0 |  | 0.8 | Volts |  |
| ILI | Input Load Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {in }} \leqslant \mathrm{V}_{\text {cc }}$ |
| ILo | Output Leakage Current | -10 |  | 10 | $\mu \mathrm{A}$ | Chip Deselected, $\mathrm{V}_{\text {out }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| Isc | Output Short Circuit Current | -100 |  |  | mA | Note 5 |
| Icc | Power Supply Current |  |  | 120 | mA | Note 2 |
| $I_{\text {SB }}$ | Standby Supply Current |  |  | 20 | mA | Note 3 |

## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%$ (Note 1 )

| Symbol | Parameter | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ACC }}$ | Address Access Time |  |  | 80 | ns |  |
| $t_{\text {ACE }}$ | Chip Enable Access Time |  |  | 80 | ns | Note 4 |
| $t_{\text {ACS }}$ | Chip Select Access Time |  |  | 40 | ns |  |
| $\mathrm{t}_{\text {OFF }}$ | Chip Deselect Time | 0 |  | 40 | ns |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold Time | 5 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{PU}}$ | Power Up Time | 0 |  |  | ns | Note 4 |
| ${ }^{\text {tPD }}$ | Power Down Time |  |  | 40 | ns | Note 4 |

## CAPACITANCE

$t_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :--- |
| C | Input Capacitance |  | 5 | pF | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ |
| Co | Output Capacitance |  | 8 | pF | $\mathrm{V}_{\text {out }}=0 \mathrm{~V}$ |

NOTE: This parameter is periodically sampled and is not $100 \%$ tested.

NOTES:

1. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.
2. Device selected with outputs unloaded.
3. Applies to SY3316A only with $C E=2.0 \mathrm{~V}$.
4. Applies to SY3316A only.
5. Output short circuit current is measured with $\mathrm{V}_{O U T}=0 \mathrm{~V}$, one output at a time with a maximum duration of 30 seconds.

## TIMING DIAGRAMS

Address to Output Delay (CS Active and $\overline{\mathrm{CE}}$ Low)


Chip Enable/Chip Select to Output Delay (Address Valid)


## A.C. TEST CONDITIONS

| Input Pulse Levels | 0.4 V to 2.4 V |
| :--- | ---: |
| Input Rise and Fall Times | 5 nsec |
| Timing Reference Levels: Input | 1.5 V |
|  | Output |
| Output Load | 0.8 V and 2.0 V |

Input Pulse Levels
Input Rise and Fall Times 1.5 V

Output
See Figure 1

## PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.
All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic " 1 " is the most positive or HIGH level, and a logic " 0 " is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

## TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

First Card

\[

\]



Figure 1.

## SYNERTEK DATA CARD FORMAT

All addresses are coded in decimal form (0 through 2047). All output words are coded both in binary and octal forms. Output 8 ( Os ) is the MSB, and Output $1\left(O_{1}\right)$ is the LSB.

COLUMN INFORMATION

| Data Cards | $1-4$ | Decimal address |
| :--- | :---: | :--- |
|  | $6-13$ | Output (MSB-LSB) |
|  | $15-17$ | Octal equivalent of output data |
|  | $22-25$ | Decimal address |
|  | $27-34$ | Output (MSB-LSB) |
|  | $36-38$ | Octal equivalent of output data |
|  | $43-46$ | Decimal address |
|  | $48-55$ | Output (MSB-LSB) |
|  | $57-59$ | Octal equivalent of output data |
|  | $64-67$ | Decimal address |
|  | $69-76$ | Output (MSB-LSB) |
|  | $78-80$ | Octal equivalent of output data |

INTEL DATA CARD FORMAT
Output data is punched as either a " P " or an " N "; a " P " is defined as a HIGH, and an " N " is defined as a LOW. Output $8\left(\mathrm{O}_{8}\right)$ is the MSB and Output $1\left(\mathrm{O}_{1}\right)$ is the LSB. The four Title Cards listed above must accompany the Intel card deck.

COLUMN
1-5
Data Cards

## INFORMATION

Punch the 5 -digit decimal equivalent of the binary coded address which begins each card. This is the initial input address. The address is right justified, i.e. $00000,00008,00016$, etc.

7-14 Output data (MSB-LSB) for initial input address.
16-23 Output data for initial input address +1
25-32 Output data for initial input address +2 34-41 Output data for initial input address +3 43-50 Output data for initial input address +4 52-59 Output data for initial input address +5 61-68 Output data for initial input address +6 70-77 Output data for initial input address +7 79-80 ROM pattern nuniber (may be left blank)

Send bit pattern data to the following special address:
Synertek - ROM
P.O. Box 552

Santa Clara, CA 95052

## PACKAGE DIAGRAMS



# $2048 \times 8$ High Speed Read Only Memory <br> Extended Temperature Range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ 

PRELIMINARY

- Access Time -100 ns (max.)
- Single +5 Volt Supply ( $\pm 10 \%$ )
- Contact Programming
- Four Week Prototype Turnaround
- Completely TTL Compatible
- Totally Static Operation
- SYM3316A - Automatic Power Down ( $\overline{\mathrm{CE}}$ )
- Pin Compatible with 16K Bipolar PROMs Replaces 3636 or 82S191
- Three-State Outputs for Wire-OR Expansion
- Three Programmable Chip Selects (two on SYM 3316A)
- 16K Bipolar PROMs Accepted as Program Data Inputs

The SYM 3316 and SYM3316A are high speed 16,384 bit static mask programmable Read Only Memories organized 2048 words by 8 bits. Designed to be pin compatible with 16 K bipolar PROMs, they eliminate the need to redesign printed circuit boards for volume production after prototyping with PROMs.
The SYM3316A offers an automatic power down feature. Power down is controlled by the Chip Enable ( $\overline{\mathrm{CE}}$ ) input. When $\overline{\mathrm{CE}}$ goes high, the device will automatically power down and remain in a standby power mode as long as $\overline{\mathrm{CE}}$ remains high. This unique feature provides system level

PIN CONFIGURATIONS


ORDERING INFORMATION

| Order <br> Number | Access <br> Time | Operating <br> Current | Standby <br> Current | Package <br> Type |
| :--- | :---: | :---: | :---: | :---: |
| SYMC3316 | 100 ns | 120 mA | N.A. | Ceramic |
| SYMD3316 | 100 ns | 120 mA | N.A. | Cerdip |
| SYMC3316A | 100 ns | 120 mA | 20 mA | Ceramic |
| SYMD3316A | 100 ns | 120 mA | 20 mA | Cerdip |

A custom number will be assigned by Synertek.
power savings of as much as $80 \%$. The two programmable chip selects (CS) allow as many as four ROMs to be OR-tied without external decoding.
The SYM3316 offers somewhat simpler operation than the SYM3316A. It's three programmable chip selects allow up to eight ROMs to be OR-tied without external decoding.
Both devices are fabricated using Synertek's scaled high performance N -channel MOS technology. This, combined with innovative design techniques, provides the high performance and ease-of-use features associated with static memories.


Micioprocessors

## Microprocessors

Page
Microcomputers
Z8 ${ }^{\text {TM }}$ Single-Chip Microcomputer ..... 3-3
Microprocessors and Peripherals
SY1791-02/
SY1793-02 Floppy Disk Controller (FDC) ..... 3-23
SY2661 Enhanced Programmable Communications Interface ..... 3-39
SY6500 8-Bit Microprocessor Family ..... 3-53
SYE6500/6500A 8-Bit Microprocessor Family (Extended Temperature) ..... 3-65
SY6520/6520A; SY6820/68B20 Peripheral Interface Adapter (PIA) ..... 3-67
SYE6520/6820; SYE6520A/68B20 Peripheral Interface Adapter (Extended Temperature) ..... 3-79
SY6521/6821; SY6521A/68B21 Peripheral Interface Adapter (PIA) ..... 3-81
SYE6521/6821; SYE6521A/68B21 Peripheral Interface Adapter (Extended Temperature) ..... 3-93
SY6522/6522A Versatile Interface Adapter ..... 3-95
SYE6522/6522A Versatile Interface Adapter (Extended Temperature) ..... 3-115
SY6530 Memory, I/O, Timer Array ..... 3-117
SY6532 RAM, I/O, Timer Array ..... 3-129
SYE6532/6532A RAM, I/O, Timer Array (Extended Temperature) ..... 3-137
SY6545CRT Controller3-139
SY6545-1 CRT Controller ..... 3-155
SY6551 Asynchronous Communication Interface Adapter ..... 3-169
SYE6551/6551A Asynchronous Communication Interface Adapter (Extended Temperature) ..... 3-177
SY6591/6591A Floppy Disk Controller (FDC) ..... 3-179
SY6691/6692 ANSI Rigid Disk Controller (ARDC ${ }^{\text {mM }}$ ) ..... 3-183
SY68045

Single-Chip Microcomputer

# PRODUCT SPECIFICATION 

## Description

The $\mathrm{Z8}$ microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier singlechip microcomputers, the $\mathrm{Z8}$ offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.

Under program control, the Z8 can be tailored to the needs of its user. It can
be configured as a stand-alone microcomputer with 2 K of internal ROM, a traditional microprocessor that manages up to 124 K of external memory, or a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-Bus. In all configurations, a large number of pins remain available for I/O.

Features
$\square$ Complete microcomputer with on-chip RAM, ROM and I/O

- 128 bytes of on-chip RAM
- 2 K bytes of on-chip ROM
- 32 I/O lines
$\square$ Two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler
$\square$ Full-duplex UART clocked by an internal timer
$\square$ 144-byte register file includes:
- 124 general-purpose registers, each of which can be used as an accumulator, index register, storage element, address register or part of the internal stack
- Four I/O port registers
- Sixteen status and control registers for programming and polling the Z8 MicrocomputerRegister pointer permits shorter, faster instructions to access one of nine workingregister groupsVectored, prioritized interrupts for I/O, counter/timers and UART
$\square$ Expandable bus interfaces up to 62 K bytes each of external program memory and external data memoryOn-chip oscillator can be driven by a crystal, RC, LC or external clock source
$\square$ High-speed instruction execution


Figure 1. Z8 Block Diagram

- Working-register operations $=1.5 \mu \mathrm{~s}$
- Average instruction execution $=2.2 \mu \mathrm{~s}$
- Longest instruction $=5 \mu \mathrm{~s}$
$\square$ Low-power standby mode retains contents of general-purpose registers
$\square$ Single +5 V supply
$\square$ All pins TTL compatible


## Pin

Description
$\mathrm{PO}_{0}-\mathrm{PO}_{7}, \mathrm{P1}_{\mathbf{0}}-\mathrm{Pl}_{7}, \mathrm{P}_{\mathbf{0}}-\mathrm{P} 2_{7}, \mathrm{P}_{\mathbf{0}}-\mathrm{P} 37$. I/O Port
Lines (Input/Outputs, TTL compatible). These 32 lines are divided into four 8-bit I/O ports
that can be configured under program control for I/O or external memory interface.

[^4]
## Pin

 Description (Cont.)$\overline{\mathbf{A S}}$. Address Strobe (output, active Low), Address Strobe is pulsed once at the beginning of each machine cycle. Addresses are output via Ports 0 and 1 for internal and external program fetches and external data memory transfers. The addresses for all external program or data memory transfers are valid at the trailing edge of $\overline{\overline{A S}}$. Under program control, $\overline{A S}$ can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe and Read/Write.
$\overline{\text { DS }}$. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.


Figure 2. Pin Assignments

R/W. Read/Write (output). R/W is Low when the Z 8 is writing to external program or data memory.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a seriesresonant crystal ( 8 MHz maximum), LC network, RC network or an external single-phase clock ( 8 MHz maximum) to the on-chip clock oscillator and buffer.

RESET. Reset (input, active Low). $\overline{\text { RESET }}$ initializes the Z8. When RESET is deactivated, the Z8 begins program execution from internal program location $000 \mathrm{C}_{\mathrm{H}}$.


Figure 3. Pin Functions

Z8 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a
microprocessor that can address 124 K of external memory.

The Z8 offers three basic address spaces to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144 -byte random-access register file is composed of 124 general-purpose registers, 4 I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, the Z8 offers an on-chip asynchronous receiver/transmitter (UART), and two counter/timers with a large number of user-selectable modes. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.

## Address

 SpacesProgram Memory. The 16 -bit program counter addresses 64 K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 2048 bytes consist of on-chip mask-programmed ROM. At
addresses 2048 and greater, the Z8 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16 -bit vectors that correspond to the six available interrupts.

Address Spaces (Cont.)

Data Memory. The Z 8 can address 62 K bytes of external data memory beginning at locations 2048 (Figure 5). External data memory may be included with or separated from the external program memory space. $\overline{\mathrm{DM}}$, an optional I/O function that can be programmed to appear on pin $\mathrm{P}_{4}$, is used to distinguish between data and program memory space.

Register File. The 144 -byte register file includes four I/O port registers (R0-R3), 124 general-purpose registers (R4-R127) and sixteen control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 6.

Z8 instructions can access registers directly or indirectly with an 8-bit address field. The Z8 also allows short 4-bit register addressing


Figure 4. Program Memory Map


Figure 6. The Register File
using the register pointer (one of the control registers). In the 4 -bit mode, the register file is divided into nine working-register groups, each occupying sixteen contiguous locations (Figure 7). The register pointer addresses the starting location of the active working-register group.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit stack pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 2048 and 65535. An 8-bit stack pointer (R255) is used for the internal stack which resides within the 124 general-purpose registers (R4-R127).


Figure 5. Data Memory Map


Figure 7. The Register Pointer

I/O

## Ports

The Z8 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals,

## Port 1

Port l can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port l may be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P}_{3}$ and $\mathrm{P} 3_{4}$ are used as the handshake controls RDY1 and $\overline{\mathrm{DAVI}}$ (Ready and Data Available).

Memory locations greater than 2048 are referenced through Port l. To interface external memory, Port 1 must be programmed for the multiplexed address/data mode ( $\mathrm{AD}_{0}{ }^{-}$ $A D_{7}$ ). If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port $0, \overline{A S}, \overline{D S}$ and $\mathrm{R} / \overline{\mathrm{W}}$,


## Port 1

allowing the $\mathrm{Z8}$ to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning $\mathrm{P}_{3}$ as a Bus Acknowledge input, and $\mathrm{P}_{4}$ as a Bus Request output.

## Port $0 \quad$ Port 0 can be programmed as a nibble

 I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines P32 and P35 are used as the handshake controls DAVO and RDYO.For external memory references, Port 0 can provide address bits $A_{8}-A_{11}$ (lower nibble) or $A_{8}-A_{15}$ (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is


Port 0
used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals $\overline{\mathrm{AS}}, \overline{\mathrm{DS}}$ and $\mathrm{R} / \overline{\mathrm{W}}$.

## Port 2 Each bit of Port 2 can be programmed

 independently as an input or an output, and is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $P 3_{1}$ and $P 3_{6}$ are used as the handshake controls lines DAV2 and RDY2. The handshake signal assignment for Port 3 lines $P 3_{1}$ and $P 3_{6}$ is dictated by the direction


## Port 2

(input or output) assigned to bit 7 of Port 2.

## Port 3

Port 3 lines can be configured as I/O or control lines: In either case, the direction of the eight lines is fixed as four input $\left(\mathrm{P}_{0}-\mathrm{P}_{3}\right)$ and four output $\left(\mathrm{P}_{4}-\mathrm{P} 3_{7}\right)$. For serial I/O, lines $\mathrm{P} 3_{0}$ and $P 3_{7}$ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0,1 and 2 ( $\overline{D A V}$ and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals ( $\mathrm{T}_{\mathrm{IN}}$ and TOUT) and Data Memory Select (DM).

Serial Input/ Output

Port 3 lines $\mathrm{P}_{3}$ and $\mathrm{P}_{7}$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by counter/timer 0 , with a maximum rate of 62.5 kilobits per second.

The Z8 automatically adds a start bit and two stop bits to transmitted data (Figure 8). The Z8 can also provide odd parity. Eight data bits are always transmitted, regardless of parity selec-

Transmitted Data - No Parity


Transmitted Data-With Parity

tion. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.

Received Data - No Parity


Received Data - With Parity


Figure 8. Serial Data Formats

## Counter/ Timers

The Z 8 contains two 8 -bit programmable counter/timers ( $T_{0}$ and $T_{1}$ ), each driven by its own 6-bit programmable prescaler. The $\mathrm{T}_{1}$ prescaler can be driven by internal or external clock sources; however, the $T_{0}$ prescaler is driven by the internal clock only.

The 6 -bit prescalers can divide the input frequency of the clock source by any number from 1 to 64 . Each prescaler drives its counter, which decrements the value ( 1 to 256 ) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request-IRQ4 ( $\mathrm{T}_{0}$ ) or IRQ5 $\left(\mathrm{T}_{1}\right)$-is generated.
The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-
pass mode), or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for $T_{1}$ is user-definable and can be the internal microprocessor clock ( 4 MHz maximum) divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock ( 1 MHz maximum), a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the $\mathrm{T}_{0}$ output to the input of $\mathrm{T}_{1}$. Port 3 line $\mathrm{P}_{6}$ also serves as a timer output (TOUT) through which $\mathrm{T}_{0}, \mathrm{~T}_{1}$ or the internal clock can be output.

Interrupts
The Z8 allows six different interrupts from eight sources: the four Port 3 lines $\mathrm{P}_{0}-\mathrm{P}_{3}$, Serial In, Serial Out, and the two counter/ timers. These interrupts are both maskable and prioritized. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority Register.

All Z8 interrupts are vectored. When an interrupt request is granted, the Z8 enters an interrupt machine cycle that disables all subse-
quent interrupts, saves the program counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16 -bit address of the interrupt service routine for that particular interrupt request.

The Z8 also supports polled systems. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request Register polled to determine which of the interrupt requests needs service.

Power Down The low-power standby mode allows Standby power to be removed without losing the Option contents of the 124 general-purpose regis-

The on-chip oscillator has a high-gain, series-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recom-
mended capacitors ( $\mathrm{C}_{1}=15 \mathrm{pF}$ ) from each pin to ground. The specifications for the crystal are as follows:

- AT cut, series resonant
- Fundamental type, 8 MHz maximum

Series resistance, $\mathrm{R}_{\mathrm{S}} \leq 100 \Omega$

Clock \begin{tabular}{l}

$\quad$| The on-chip oscillator has a high-gain, |
| :---: |
| series-resonant amplifier for connection |
| to a crystal or to any suitable external |
| clock source (XTAL1 = Input, XTAL2 | <br>

Output). <br>
The crystal source is connected across
\end{tabular} ters. This mode is available to the user as a bonding option whereby pin 2 (normally XTAL2) is replaced by the $\mathrm{V}_{\mathrm{MM}}$ (standby) power supply input. This necessitates the use of an external clock generator (input $=$ XTALl) rather than a crystal source.

The removal of power, whether intended or due to power failure, must be preceded by a software routine that stores the appropriate status into the register file. Figure 9 shows the recommended circuit for a battery back-up supply system.


Figure 9. Recommended Driver Circuit for Power Down Operation

## Z8-02 <br> Development

 DeviceThe 64-pin development version of the 40 -pin mask-programmed $\mathrm{Z8}$ allows the user to prototype the system in hardware with an actual $\mathrm{Z8}$ device, and develop the code that is eventually mask-programmed into the on-chip ROM of the Z8-01.

The Z8-02 is identical to the Z8-01 with the

## following exceptions:

The internal ROM has been removed
$\square$ The ROM address lines and data lines are buffered and brought out to external pins
$\square$ Control lines for the new memory have been added

## Z8-02 The functions of the Z8-02 I/O lines, $\overline{\mathrm{AS}}, \overline{\mathrm{DS}}$

Pin
Description R/W, XTAL1, XTAL2 and RESET are identical to those of their Z8-O1 counterparts. The func- tions of the remaining 24 pins are as follows:
$\boldsymbol{A}_{0}-\mathbf{A}_{11}$. Program Memory Address (outputs). $\mathrm{A}_{0}-\mathrm{A}_{11}$ access the first 2 K bytes of program memory. $A_{11}$ is a reserved pin.
$\mathrm{D}_{0}-\mathrm{D}_{7}$. Program Data (inputs). Program data from the first 2 K bytes of program memory is input through pins $D_{0}-D_{7}$.

MDS. Program Memory Data Strobe (output, active Low). MDS is Low during an instruction fetch cycle when the first 2 K bytes of program memory are being accessed. $\overline{\text { MDS }}$ remains High during other program memory read cycles.

SYNC. Instruction Sync (output, active Low). This strobe output is forced Low during the internal clock period preceding the beginning of an opcode fetch.

SCLK. System Clock (output). SCLK is the internal clock output through a buffer. The clock rate is equal to one-half the crystal frequency.

IACK. Interrupt Acknowledge (output, active High). IACK is driven High in response to an interrupt during the interrupt machine cycle.


Figure 10. Z8-02 Pin Assignments

Addressing Modes

The following notation is used to describe the addressing modes and instruction operations as

IRR Indirect register pair or indirect working-register pair address
Irr Indirect working-register pair only
$\mathbf{X}$ Indexed address
DA Direct address
RA Relative address
IM Immediate
shown in the instruction summary.

R Register or working-register address
r Working-register address only
IR Indirect-register or indirect working-register address
Ir Indirect working-register address only
RR Register pair or working register pair address
Symbols

| dst | Destination location or contents |
| :--- | :--- |
| src | Source location or contents |
| cc | Condition code (see list) |
| @ | Indirect address prefix |
| SP | Stack pointer (control registers 254-255) |
| PC | Program counter |
| FLAGS | Flag register (control register 252) |
| RP | Register pointer (control register 253) |
| IMR | Interrupt mask register (control register 251) |

Assignment of a value is indicated by the symbol "-". For example,

$$
\mathrm{dst}-\mathrm{dst}+\mathrm{src}
$$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr( n )" is used to refer to bit " $n$ " of a given location. For example, dst (7)
refers to bit 7 of the destination operand.


Figure 11. Instruction Formats

## Z8 Opcode <br> Map

Lower Nibble (Hox)



Legend:
$\mathrm{R}=8$-Bit Address
$\mathrm{r}=4$-Bit Address
$\mathrm{R}_{1}$ or $\mathrm{r}_{1}=$ Dst Address
$\mathrm{R}_{2}$ or $\mathrm{r}_{2}=$ Src Address

## Sequence:

Opcode, First Operand, Second Operand
Note:
The blank areas are reserved instructions.
$\mathbf{Z 8}^{\text {™ }}$

## Instruction Summary

| Instruction and Operation | Addr Mode |  | Opcode Byte <br> (Hex) | $\frac{\text { Flags Affected }}{\mathrm{CZSVDH}}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | dst | src |  |  |
| ADC dst,src dst - dst + src + | (Note 1) |  | $1 \square$ | * * * 0* |
| ADD dst,src dst - dst + src | (Note 1) |  | $0 \square$ | * * * * 0 * |
| AND dst,src dst - dst AND src | (Note 1) |  | $5 \square$ | - * * 0 - - |
| $\begin{aligned} & \text { CALL dst } \\ & \text { SP - SP- } 2 \\ & @ S P-P C ; P C- \end{aligned}$ | $\begin{aligned} & \text { DA } \\ & \text { IRR } \\ & \text { st } \end{aligned}$ |  |  | - - - - - |
| $\begin{aligned} & \text { CCF } \\ & \mathrm{C}-\mathrm{NOT} \mathrm{C} \end{aligned}$ |  |  | EF | * - - |
| $\begin{aligned} & \text { CLR dst } \\ & \mathrm{dst}-0 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ |  | $\begin{aligned} & \text { B0 } \\ & \text { B1 } \end{aligned}$ | - - |
| $\begin{aligned} & \text { COM dst } \\ & \text { dst - NOT dst } \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \mathrm{R} \\ \mathrm{IR} \\ \hline \end{gathered}$ |  | $\begin{aligned} & 60 \\ & 61 \end{aligned}$ | - * * 0 - - |
| $\begin{aligned} & \text { CP dst,src } \\ & \text { dst - src } \end{aligned}$ | (Note 1) |  | A口 | * ***-- |
| $\begin{aligned} & \text { DA dst } \\ & \text { dst - DA dst } \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 41 \end{aligned}$ | * * * X - - |
| $\begin{aligned} & \text { DEC dst } \\ & \text { dst - dst - } \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ |  | $\begin{aligned} & 00 \\ & 01 \\ & \hline \end{aligned}$ | - * * * - |
| DECW dst dst - dst - 1 | $\begin{aligned} & \mathrm{RR} \\ & \mathrm{IR} \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 81 \end{aligned}$ | - * * * - |
| $\begin{aligned} & \mathrm{DI} \\ & \mathrm{IMR}(7)-0 \\ & \hline \end{aligned}$ |  |  | 8 F | - - - |
| $\begin{aligned} & \text { DJNZ r,dst } \\ & \mathrm{r}-\mathrm{r}-1 \\ & \text { if } \mathrm{r} \neq \mathrm{PC}-\mathrm{PC} \\ & \text { Range: }+127,-128 \\ & \hline \end{aligned}$ | RA <br> dst |  | $\begin{gathered} \mathrm{rA} \\ \mathrm{r}=0-\mathrm{F} \end{gathered}$ | ------ |
| $\begin{aligned} & \mathrm{EI} \\ & \mathrm{IMR}(7)-1 \end{aligned}$ |  |  | 9 F | ----- |
| $\begin{aligned} & \text { INC dst } \\ & \mathrm{dst}-\mathrm{dst}+1 \end{aligned}$ | $\begin{gathered} \mathrm{R} \\ \mathrm{IR} \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{rE} \\ \mathrm{r}=0-\mathrm{F} \\ 20 \\ 21 \\ \hline \end{gathered}$ | - * * * - - |
| INCW dst <br> dst - dst +1 | $\begin{aligned} & \mathrm{RR} \\ & \mathrm{IR} \end{aligned}$ |  | $\begin{aligned} & \mathrm{A} 0 \\ & \mathrm{Al} \end{aligned}$ | - * * * - - |
| IRET <br> FLAGS - @SP; <br> PC - @ SP; SP - | $\begin{aligned} & -\mathrm{SP}+1 \\ & +2 ; \operatorname{IMR}(7) \\ & \hline \end{aligned}$ |  | $\begin{array}{r} \mathrm{BF} \\ -1 \\ \hline \end{array}$ | * * * * * |
| JP cc,dst if cc is true PC - dst | DA <br> IRR |  | $\begin{gathered} c \mathrm{D} \\ \mathrm{c}=0-\mathrm{F} \\ 30 \end{gathered}$ | -....- |
| JR cc,dst if cc is true, PC - PC + dst Range: + 127, -128 | RA |  | $\begin{gathered} c B \\ c=0-\mathrm{F} \end{gathered}$ | --.- |
| $\begin{aligned} & \text { LD dst,src } \\ & \text { dst — src } \end{aligned}$ | r <br> r <br> R <br>  <br> r <br> X <br> r <br> r <br> Ir <br> R <br> R <br> R <br> R <br> I <br> IR | $\begin{gathered} \mathrm{IM} \\ \mathrm{R} \\ \mathrm{r} \\ \\ \mathrm{X} \\ \mathrm{r} \\ \mathrm{r} \\ \mathrm{Ir} \\ \mathrm{r} \\ \mathrm{R} \\ \mathrm{IR} \\ \mathrm{IM} \\ \mathrm{IM} \\ \mathrm{R} \end{gathered}$ | $\begin{gathered} \mathrm{rC} \\ \mathrm{r} 8 \\ \mathrm{r} 9 \\ \mathrm{r}=0-\mathrm{F} \\ \mathrm{C7} \\ \mathrm{D7} \\ \text { E3 } \\ \text { F3 } \\ \text { E4 } \\ \text { E5 } \\ \text { E6 } \\ \text { E7 } \\ \mathrm{F} 5 \\ \hline \end{gathered}$ | ----- |
| $\begin{aligned} & \text { LDC dst, src } \\ & \text { dst }- \text { src } \end{aligned}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{Irr} \end{gathered}$ | $\underset{\substack{\mathrm{Ir} \\ \hline}}{ }$ | $\begin{aligned} & \mathrm{C} 2 \\ & \mathrm{D} 2 \end{aligned}$ | - - |
| LDCI dst,src dst - src $\mathrm{r}-\mathrm{r}+\mathrm{l} ; \mathrm{rr}-\mathrm{rr}$ | $\begin{gathered} \mathrm{Ir} \\ \mathrm{Irr} \end{gathered}$ | $\begin{aligned} & \mathrm{Irr} \\ & \mathrm{Ir} \end{aligned}$ | $\begin{aligned} & \text { C3 } \\ & \text { D3 } \end{aligned}$ | - - - - - |
| LDE dst,src <br> dst - src | $\stackrel{\mathrm{r}}{\mathrm{Irr}}$ | $\begin{gathered} \mathrm{Irr} \\ \mathrm{r} \\ \hline \end{gathered}$ | $\begin{aligned} & 82 \\ & 92 \end{aligned}$ | -...-- |



## Note 1

These instructions have an identical set of addressing modes, which are encoded for brevity in this table. The higher opcode nibble is found in the instruction set table above. The lower nibble is expressed symbolically by a $L$ i in the table above, and its value is found in the following table to the right of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes $r$ (destination) and Ir (source) is 13.

| Addr Mode |  | Lower <br> Opcode Nibble |
| :---: | :---: | :---: |
|  | dst | src |

R240 SIO
Serial I/O Register
( $\mathrm{FO}_{\mathrm{H}}$; Read/Write)

|  |
| :---: |

$\square$ SERIAL DATA $\left(O_{0}=L S B\right)$

R241 TMR
Timer Mode Registor
( $\mathrm{Fl}_{\mathrm{H}} ; \mathrm{Read} /$ Write)


$\begin{aligned} & \text { ETM MODE } \\ & \text { EXTERNAL CLOCK INPUT }=00 \\ & \text { GATE INPUT }=01 \\ & \text { TRIGGER INPUT }=10\end{aligned}$
(NON.RETRIGGERABLË)
$\underset{(\text { RETRIGGERABLE) }}{\text { TRIGGERINPUT }}=$
$=$ NO FUNCTION $1=\operatorname{LOAD} T_{0}$ $=$ LOAD To $1=$ ENABLE $T_{0}$ COUNT
$0=$ NO FUNCTION
$0=$ NO FUN
$1=\operatorname{LOAD} T_{1}$
$0=$ DISABLE T, COUNT

R242 T1
Counter Timor 1 Registor
( $\mathrm{F}_{\mathrm{H}}$; Read/Write)


R244 T0
Counter/Timer 0 Register
( $\mathrm{F}_{\mathrm{H}}$; Read/Write)

$T_{0}$ INITIAL VALUE (WHEN WRITTEN) (RANGE: 1256 DECIMAL 0100 HEX) $T_{0}$ CURRENT VALUE (WHEN READ)

R245 PREO
Prescaler 0 Register
( $\mathrm{FS}_{\mathrm{H}}$; Write Only)



R246 P2M
Port 2 Modo Rogistor
( $\mathrm{F}_{\mathrm{H}}$; Write Only)

$\mathrm{P}_{0}$ - P2 $2_{7} 1 / 0$ DEFINITION 0 DEFINES BIT AS OUTPUT
1 DEFINES BIT AS INPUT

## R247 P3M

Port 3 Mode Register ( $\mathrm{F}_{\mathrm{H}}$; Write Only)



R248 P01M
Port 0 and 1 Mode Register
( $\mathrm{F}_{\mathrm{H}}$; Write Only)

$\mathrm{PO}_{4}-\mathrm{PO}_{7}$ MODE
OUTPUT $=00$
OUTPUT $=00$
$\begin{aligned} \text { INPUT } & =01 \\ A_{12}{ }^{-} A_{15} & =1 \mathrm{X}\end{aligned}$
EXTERNAL MEMORY TIMING
$\begin{aligned} & \text { EXTERNAL MEMORY TIMING } \\ & \text { NORMAL }=0 \\ & \text { EXTENDED }=1\end{aligned}$

$\mathrm{PO}_{0}-\mathrm{O}_{3}$ OUTPUT
00
$00=$ OUTPUT
$01=1$ NPUT
$1 X=A_{8}-A_{11}$ STACK SELECTION
$0=$ EXTERNAL $0=$ EXTERNAL
$1=$ INTERNAL $1=$ INTERNAL $\mathrm{P} 1_{0}-\mathrm{P} 1_{7}$ MODE
$00=$ BYTE OUTPU $00=$ BYTE OUTPU
$01=$ BYTE INPUT $01=B Y T E$ INPU
$10=A D_{0}-A D_{7}$ $10=A D_{0}-A D_{7}$
$11=H H_{1}$
$\begin{aligned} &= A D_{0}-A D_{1} \\ &= H_{1 G H} \text { IMPEDANCE AD }-A D_{7}, \overline{A S}, \overline{D S}, ~ R / \bar{W} \\ & A_{8}-A_{11}, A_{12}-A_{15} \text { IF SELECTED }\end{aligned}$

R249 IPR
Interrupt Priority Register
( $\mathrm{F9}_{\mathrm{H}}$; Write Only)

| RESERVED |
| :--- | | $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## R250 IRQ

Interrupt Request Register ( $\mathrm{FA}_{\mathrm{H}} ; \mathrm{Read} /$ Write)

| $D_{0}\left\|D_{0}\right\| D_{5}\left\|D_{4}\right\| D_{3}\left\|D_{2}\right\| D_{1} \mid D_{0}$ |
| :--- | RESERVED $\quad \begin{aligned} \text { IROO } & =P_{3} \text { INPUT } \\ \text { IRO1 } & =P 3_{3} \text { INPUT }\end{aligned}$

IRQ1 $=P_{3}$ INPUT
IRQ1 $=\mathrm{P}_{3}$ INPUT
IRQ2
IRO3 $=P 3_{0}$ INPUT, SERIAL INPUT TRQ4 $=\mathrm{T}_{0}$, SERIAL OUTPUT IRQ5 $=\mathrm{T}_{1}$

R251 IMR
Interrupt Mask Register
( $\mathrm{FB}_{\mathrm{H}}$; Read/Write)



R252 FLAGS
Flag Register
( $\mathrm{FC}_{\mathrm{H}}$; Read/Write)



R253 RP
Register Pointer
( $\mathrm{FD}_{\mathrm{H}}$; Read/Write)
$\therefore \quad D_{7}\left|D_{6}\right| D_{5}\left|D_{4}\right| D_{3}\left|D_{2}\right| D_{1} \mid D_{0}$


R254 SPH
Stack Pointer
( $\mathrm{FE}_{\mathrm{H}} ;$ Read/Write)

STACK POINTER UPPER BYTE ( $\mathrm{SP}_{\mathrm{B}}-\mathrm{SP}_{15}$ )

R255 SPL
Stack Pointer
( $\mathrm{FF}_{\mathrm{H}}$; Read/Write)


| Absolute <br> Maximum <br> Ratings | Voltages on all inputs and outputs <br> with respect to GND. . . . . . . . . . -0.3 V to +7.0 V <br> Operating Ambient <br> Temperature. . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> Storage Temperature . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  | Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affec device reliability. |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
| Standard <br> Test <br> Conditions | The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the reference pin. Standard conditions are as follows: |  |  |  | $\begin{aligned} & \square+4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq+5.25 \mathrm{~V} \\ & \square \mathrm{GND}=0 \mathrm{~V} \\ & \square 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |  |  |
| DC <br> Characteristics | Symbol | 1 Parameter | Min | Max | Unit | Condition | Notes |
|  | $\mathrm{V}_{\mathrm{CH}}$ | Clock Input High Voltage | 3.8 | $\mathrm{V}_{\mathrm{CC}}$ | V | Driven by External Clock Generator |  |
|  | $\mathrm{V}_{\mathrm{CL}} \quad \mathrm{C}$ | Clock Input Low Voltage | -0.3 | 0.8 | V | Driven by External Clock Generator |  |
|  | $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |  |  |
|  | $\mathrm{V}_{\mathrm{IL}} \quad \mathrm{I}$ | Input Low Voltage | -0.3 | 0.8 | V |  |  |
|  | $\mathrm{V}_{\mathrm{RH}} \quad \mathrm{R}$ | Reset Input High Voltage | 3.8 | Vcc | V |  |  |
|  | $\mathrm{V}_{\mathrm{RL}} \quad \mathrm{F}$ | Reset Input Low Voltage | -0.3 | 0.8 | V |  |  |
|  | $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | $\mathrm{V} \quad \mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A}$ |  | 1 |
|  | $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | 0.4 |  | V | $\mathrm{I}_{\mathrm{OL}}=+2.0 \mathrm{~mA}$ | 1 |
|  | $\mathrm{I}_{\mathrm{IL}} \quad \mathrm{I}$ | Input Leakage |  | $\pm 10$ | $\mu \mathrm{A} \quad 0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq+5.25 \mathrm{~V}$ |  |  |
|  | $\mathrm{I}_{\mathrm{OL}} \quad$ Out | Output Leakage |  | $\pm 10$ | $\mu \mathrm{A} \quad 0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq+5.25 \mathrm{~V}$ |  |  |
|  | $\mathrm{I}_{\mathrm{IR}} \quad \mathrm{F}$ | Reset Input Current |  | -50 | $\mu \mathrm{A} \quad \mathrm{V}_{\mathrm{CC}}=+5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{RL}}=0 \mathrm{~V}$ |  |  |
|  | $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ Supply Current |  | 180 | $\mathrm{mA} \quad \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  |  |
|  | $\mathrm{I}_{\mathrm{MM}} \quad \mathrm{V}$ | $\mathrm{V}_{\text {MM }}$ Supply Current |  | 10 | mA Power Down Mode |  |  |
|  | $\mathrm{V}_{\mathrm{MM}} \quad \mathrm{B}$ | Backup Supply Voltage | 3.0 | $\mathrm{V}_{\mathrm{CC}}$ | V | Power Down Mode |  |

1. For $A_{0}-A_{11}, \overline{M D S}, \overline{S Y N C}$, SCLK and IACK on the 28.02 version, $I_{O H}=-100 \mu \mathrm{~A}$ and $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$.

## Test Load

 Circuits

## Test Load 1



Tost Load 2


External Clock Interface Circuit

| External I/O or Memory Read and Write Cycle | Symbol | Parameter | Min | Max | Unit | Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TdA $(A S)$ | Address Valid to Address Strobe Delay | 50 |  | ns | Test Load 1 | 1 |
|  | $\operatorname{Td} A S(A)$ | Address Strobe to Address Float Delay | 60 |  | ns | Test Load 1 | 1 |
|  | TdAS(DI) | Address Strobe to Data In Valid Delay |  | 320 | ns | Test Load 1 | 3 |
|  | TwAS | Address Strobe Width | 80 |  | ns | Test Load 1 | 1 |
|  | $\mathrm{Td} A(\mathrm{DS})$ | Address Float to Data Strobe Delay | 0 |  | ns | Test Load 1 |  |
|  | TwDS | Data Strobe Width $\begin{aligned} & \text { (Read) } \\ & \text { (Write) }\end{aligned}$ | $\begin{aligned} & 250 \\ & 160 \\ & \hline \end{aligned}$ |  | ns | Test Load 1 | 2 |
|  | TdDS(DI) | Data Strobe to Data In Valid Delay |  | 200 | ns | Test Load 1 | 3 |
|  | ThDS(DI) | Data In Hold Time | 0 |  | ns |  |  |
|  | $\operatorname{TdDS}(\bar{A})$ | Data Strobe to Address Change Delay | 80 |  | ns | Test Load 1 | 1 |
|  | TdDS(AS) | Data Strobe to Address Strobe Delay | 70 |  | ns | Test Load 1 | 1 |
|  | $\mathrm{TdR}(\mathrm{AS})$ | Read Valid to Address Strobe Delay | 50 |  | ns | Test Load 1 | 1 |
|  | TdDS(R) | Data Strobe to Read Change Delay | 60 |  | ns | Test Load 1 | 1 |
|  | TdDO(DS) | Data Out Valid to Data Strobe Delay | 50 |  | ns | Test Load 1 | 1 |
|  | TdDS(DO) | Data Strobe to Data Out Change Delay | 80 |  | ns | Test Load 1 | 1 |
|  | TdW(AS) | Write Valid to Address Strobe Delay | 50 |  | ns | Test Load 1 | 1 |
|  | TdDS(W) | Data Strobe to Write Change Delay | 60 |  | ns | Test Load 1 | 1 |
|  | 1. Delay times are specified for an input clock frequency of 8 MHz . When operating at a lower frequency, the increase in input clock period must be added to the specified delay time. <br> 2. Data Strobe Width is specified for an input clock frequency of 8 MHz . When operating at a lower frequency, the incredse in three input clock periods must be added to the specified width. Data Strobe Width varies according to the instruction being executed. |  | 3. Address Strobe and Data Strobe to Data In Valid delay times represent memory system access times and are given for an 8 MHz crystal input frequency. For lower frequencies; the change in four clock periods must be added to $\operatorname{TdAS}$ (DI) and the change in three clock periods added to TdDS(DI). <br> 4. All timing references assume 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ." |  |  |  |  |



## Handshake Timing

| Symbol | Parameter | Min | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TsDI(DA) | Data In Setup Time | 0 |  | ns |  |
| ThDA(DI) | Data In Hold Time | 230 |  | ns |  |
| TwDA | Data Available Width | 175 |  | ns | Input Handshake Test Load 1 |
| TdDAL(RY) | Data Available Low to Ready Delay Time | 20 | 175 | ns | Input Handshake <br> Test Load 1 |
|  |  | 0 |  | ns | Output Handshake Test Load 1 |
| TdDAH(RY) | Data Available High to Ready Delay Time |  | 150 | ns | Input Handshake Test Load 1 |
|  |  | 0 |  | ns | Output Handshake Test Load 1 |
| TdDO(DA) | Data Out to Data Available Delay Time | 50 |  | ns | Test Load 1 |
| TdRY(DA) | Ready to Data Available Delay Time | 0 | 205 | ns | Test Load 1 |



| Ordering <br> Information | Part Number | Temperature <br> Range | Number <br> of Pins | Package | Description |
| :--- | :--- | :--- | :---: | :---: | :--- |
|  | Z8-01 PS | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 40 | Plastic | 8-Bit Single-Chip Microcomputer Circuit |
|  | Z8-01 CS | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 40 | Ceramic | 8-Bit Single-Chip Microcomputer Circuit |
|  | Z8-02 QS | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 64 | Ceramic | 8-Bit Microcomputer Development Device |
|  | Z8-03 RS | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 40 | Ceramic | 8-Bit Microcomputer Protopack Emulator |

## Package Information



40-Pin Ceramic Package Dimensions (CS Package)


40-Pin Plastic Package Dimensions (PS Package)

Microcomputer Protopack ${ }^{\text {'" }}$-Emulator SPECIFICATION

PRELIMINARY

- Prototyping version of Synertek Z8.
- Piggyback 2716 EPROM program memory.
- Pin-compatible with Z8-01 masked-ROM for hardware debugging or low-volume production.
- Complete microcomputer on-chip

128 bytes of on-chip data RAM
32 I/O lines
Socket for 2716 2Kx8 EPROM

- Two 14-bit counter/timers.
- Duplex UART and baud-rate generator.
- Vectored priority interrupt system.
- Up to 62 K of external data memory.
- Up to 62 K of external program memory.
- On-chip crystal, RC, or LC oscillator.
- High-speed instruction execution.

Working-register operations $=1.5 \mu \mathrm{~s}$
Average instruction $=2.2 \mu \mathrm{~s}$

- Single +5 V supply voltage.
- All inputs/outputs TTL compatible.

The Synertek Z8-03 Microcomputer Protopack Emulator is a ROM-less version of the Synertek $\mathrm{Z8}$ single-chip microcomputer. A removable 2716 EPROM plugged

## BLOCK DIAGRAM


into the 24-pin "piggy-back" socket atop the Z8-03 allows pin-compatible emulation of the $\mathrm{Z8}-01$ maskedROM version.

Z8 and Protopack are trademarks of Zilog, Inc.

| Ordering <br> Information | Temperature <br> Range | Number <br> of Pins | Package | Description |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Z8-03 RS | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 40 | Ceramic | 8-Bit Microcomputer Protopack Emulator |

## Package <br> Information



Floppy Disk Controller (FDC)

- Pin and function compatible with Western-Digital FD1791-02 and FD1793-02
- Single 5-volt power supply
- Accommodates both Single Density (FM) and Double Density (MFM) formats
- IBM format compatibility:

IBM 3740 Single-Density
IBM System-34 Double-Density

- Numerous automatic control functions

The SY1791-02/SY1793-02 Floppy Disk Controller is a fully programmable device intended for microprocessor based systems. Autonomous operation permits complete control of floppy disk functions with minimum CPU intervention required. Programmability is provided to allow
either single-density (FM) or double-density (MFM) formats compatible with IBM standards, or formats uniquely defined by the user. The SY1791-02 uses negative-true data bus logic; the SY1793-02 uses positive-true.


## DETAILED LIST OF FEATURES

- Replaces Western-Digital FD1791-02 and FD1793-02
- Single 5-volt power supply
- 40-pin DIP package
- Automatic track seek with verification
- Accommodates single-density (FM) and double-density (MFM) formats
- Soft-sector format compatibility
- IBM 3740 (single-density) and System 34 (double-density) compatible
- Single or multiple record read with automatic sector search or entire track read
- Selectable record length $(128,256,512,1024$ bytes)
- Single or multiple record write with automatic sector search
- Entire track write for initialization
- Programmable Controls Selectable track-to-track stepping time Selectable head settling and engage times Head position verification Side verification
- Double-buffered read and write data flow
- DMA or programmed data transfers
- TTL-compatible inputs and outputs
- Write precompensation (FM and MFM)
- Comprehensive Status Register


### 1.0 GENERAL DESCRIPTION

### 1.1 Functional Blocks in the SY1791-02/SY1793-02

The SY1791-02/SY1793-02 Floppy Disk Controller (FDC) consists of several functional sections, as shown in Figure 1. Detailed operation of each section is described below.

- DATA REGISTER (DR) - This 8-bit read/write register is used as a holding register during Disk Read and Write operations. During Disk Read operations, serial data is assembled in the Data Shift Register then transferred in parallel to the DR, where it is made available to the data bus. In a Disk Write operation, parallel data is transferred from the data bus to the DR to await transfer to the Data Shift Register. The DR is also used, while executing a Seek command, to hold the Track address.
- TRACK REGISTER (TR) - This 8-bit read/write register holds the track number of the current Read/Write head position. It can be incremented (decremented) by one each time the head is stepped in (out), toward track 76 (00). The TR's contents are compared with the track number (recorded in the disk's ID field) during Read, Write, or Verify operations. This register should not be loaded when the device is busy.
- SECTOR REGISTER (SR) - This 8-bit read/write register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. This register should not be loaded when the device is busy.
- COMMAND REGISTER (CR) - This 8-bit write only register holds the command which is being executed. This register should not be loaded when the device is busy unless the execution of the current command is to be overridden. This is accomplished with the Interrupt command.
- STATUS REGISTER (STR) - This 8-bit read only register holds device status information. The meaning of the STR bits is a function of the contents of the Command Register.
- DATA SHIFT REGISTER (DSR) - As part of the Disk Interface Logic and Control, this 8-bit register assembles serial data from $\overline{\text { RAW READ input during READ opera- }}$ tions, prior to transfer to the DR. During WRITE operations it accepts parallel data from the DR and serially transfers it to the Write Data output.
- CRC LOGIC - This logic, part of Disk Interface Logic and Control, does the checking or the generating of the 16bit Cyclic Redundancy Check (CRC). The polynominal is: $\mathrm{G}(\mathrm{X})=\mathrm{X}^{16}+\mathrm{X}^{12}+\mathrm{X}^{5}+1$. The CRC logic checks all information, starting with the address mark, up to the CRC characters. The CRC register is preset to ones before data is shifted through the circuit.
- ARITHMETIC/LOGIC UNIT (ALU) - A part of Disk Interface Logic and Control, the ALU does serial comparisons, increments, and decrements. It is used for register modification and comparisons with the ID field recorded on the disk.
- TIMING AND CONTROL - All Processor and Floppy Disk interface controls are generated through this logic. The internal device timing is generated from an external clock.
- AM DETECTOR - The Address Mark Detector, part of Disk Interface Logic and Control, detects ID, Data and Index Address Marks during read and write operations.


### 1.2 MPU Interface Pin Functions

- MASTER RESET ( $\overline{\mathrm{MR}})$ - A low on this input resets the device and loads hex 03 into the command register. The Not Ready status bit (status bit 7) is reset during $\overline{M R}$ low. When $\overline{M R}$ is driven high, a Restore command is executed regardless of the state of the Ready signal, and hex 01 is loaded into the Sector Register.
- CHIP SELECT $(\overline{\mathrm{CS}})$ - A low level on this input selects the FDC and enables processor communications with the FDC.
- DATA BUS LINES ( $\overline{\mathrm{DBO}}-\overline{\mathrm{DB7}}$ on SY1791-02 and DBODB7 on SY1793-02)-Bi-directional data bus used for transfer of data between the system MPU and the FDC (negative-true for the SY1791-02, positive-true for the SY1793-02).
- REGISTER ADDRESS LINES (AO-A1) - These inputs address the internal registers for access by the Data Bus lines under $\overline{R E}$ and $\overline{W E}$ control.

REGISTER ADDRESS CODES

| A1 | A0 | READ | WRITE |
| :---: | :---: | :---: | :---: |
| 0 | 0 | STATUS | COMMAND |
| 0 | 1 | TRACK |  |
| 1 | 0 | SECTOR |  |
| 1 | 1 | DATA |  |

- READ ENABLE ( $\overline{\mathrm{RE}})$ - If $\overline{\mathrm{CS}}$ is low, a low on this input enables the addressed internal register to output data onto the data bus.
- WRITE ENABLE ( $\overline{\mathrm{WE}})$ - If $\overline{\mathrm{CS}}$ is low, then a low on this input gates data from the data bus into the addressed register.
- INTERRUPT REQUEST (INTRQ) - This open drain output is set high at the completion or termination of any operation and is reset when a new command is loaded into the Command Register or when the Status Register is read. Use $10 \mathrm{~K} \Omega$ pull-up resistor to Vcc.
- DATA REQUEST (DRQ) - DRQ is an open drain output. DRQ high during read operations indicates that the Data Register (DR) contains data: When high during write operations, DRQ indicates that the DR is empty and ready to be loaded. DRQ is reset by reading or loading the DR during read or write operations, respectively. Use 10K pull-up resistor to Vcc.
- CLOCK (CLK) - This input requires a square wave clock for internal timing reference ( 2 MHz for 8 -inch drives, 1 MHz for 5 -inch drives).


### 1.3 Floppy Disk Interface Pin Functions

- READ GATE (RG) - A high on this output indicates that a field of zeroes (zeroes or ones) has been detected in FM (MFM) encoded information. This can be used to indicate to a data separator that a sync field has been found.
- WRITE DATA (WD) - This output to the disk drive electronics supplies one pulse per required flux transition.
- READ CLOCK (RCLK) - The RCLK input is a nominal square-wave clock signal derived from the data stream. Phasing (RCLK relative to RAW READ) is important, but polarity (RCLK high or low) is not.
- RAW READ ( $\overline{\text { RAW READ }}$ - This is the data input to the FDC from the drive. This input must be a negative pulse for each recorded flux transition.
- HEAD LOAD (HLD) - The HLD output notifies the drive to engage the Read/Write head against the medium.
- HEAD LOAD TIMING (HLT) - The HLT input, which is generated by external logic, indicates that a sufficient time has elapsed for the head to have engaged.
- STEP - The step output provides a pulse to the disk drive electronics to cause each incremental head movement.
- DIRECTION (DIRC) - The DIRC output defines the direction of the step. It is high for stepping the head in towards track 76, and low for stepping the head out towards track 0 .
- EARLY - A high EARLY output indicates to external circuitry that the WD pulse should be shifted early for write precompensation.
- LATE - A high LATE output indicates to external circuitry that the WD pulse should be shifted late for write precompensation.
- TRACK GREATER THAN 43 (TG43) - This output informs the drive that the Read/Write head is positioned between tracks 44-255 inclusive. This output is valid during Read and Write commands.
- WRITE GATE (WG) - The WG output is set high when writing to the disk if all the Write prerequisites have been met. WG is used to enable the drive's write circuitry.
- READY - This input indicates disk readiness to perform any Read or Write command. READY must he high for a Read or Write command to be accepted. If READY is low and the FDC receives any such command, the command is not executed and an interrupt is generated if the Not-Ready status bit is set.
- WRITE FAULT ( $\overline{\mathrm{WF}}) /$ VFO ENABLE ( $\overline{\mathrm{VFOE}})$ - This pin is used as both an input and output. During Write operations after WG is high, this pin acts as an input to sense a negative transition indicating a Write Fault. If a Write Fault is detected, the Write command is terminated, the Write Fault status bit is set, and INTRQ goes high.
During Read operations, $\overline{\mathrm{WE} / \mathrm{VFOE}}$ is an output used to synchronously control external RCLK circuitry. VFOE will go true (low) when the following are all true:

1. HLD and HLT are true;
2. settling time, if programmed, has expired;
3. the SY1791-02/SY1793-02 is inspecting data from the disk.

- TRACK 00 (TROO) - This input, when low, indicates to the FDC that the Read/Write head is positioned over track $\emptyset$.
- INDEX PULSE ( $\overline{\mathrm{P}})$ - This input is generated by the drive electronics to indicate the start of a track.
- WRITE PROTECT ( $\overline{\text { WPRT }})$ - This input is sampled whenever a Write command is received. A low terminates the command and sets the Write Protect status bit.
- DOUBLE DENSITY ( $\overline{\mathrm{DDEN}})$ - This input selects either single or double density operation. When $\overline{\text { DDEN }}$ is low, double density is selected. When DDEN is high, single density is selected.
- TEST (TEST) - This input is used for testing purposes and should be tied to +5 V , or left open, by the user unless interfacing to voice coil motors. When low, the motor stepping rate is increased (see Figure 3b).


### 2.0 FUNCTIONAL OPERATION

### 2.1 Single/Double Density Selection

The SY1791-02/SY1.793-02 has two selectable data densities, determined by input $\overline{\text { DDEN }}$.

### 2.2 Clock Selection

In addition to $\overline{\mathrm{DDEN}}$, the CLK input determines overall circuit timings, and must be properly selected. A 1 MHz CLK input is normally used for $5^{\prime \prime}$ mini-diskette drives and 2 MHz for standard 8 " drives.

### 2.3 DRQ Operation

The DRQ output indicates that a data transfer operation is required. For disk read operations, DRQ signifies that the Data Register needs to be read so that the next data byte can be received. For disk write operations, DRQ signifies that a data byte has been transmitted and another must be entered. DRQ may be used as a "handshake" control signal in a DMA based system.

### 2.4 DMA Sequences

In disk read operations, DRQ goes high when a serial data byte is assembled in the Data Register. DRQ is reset when the byte is read by the DMA controller (or system processor). If a newly assembled byte is transferred into the DR (from the DSR) before the'DR has been read, then the overwritten byte in the DR is lost. Furthermore, the Lost Data status bit in the Status Register is set, to indicate this condition. Read operations continue until the end of sector is encountered.
Disk write operations are similar. DRQ is activated when the data byte is transferred from the Data Register to the Data Shift Register, indicating that the DR is ready to be loaded with another byte. It is cleared when the new byte is loaded by the DMA controller (or system processor). However, if the new byte is not loaded by the time the prior byte is shifted out, then a byte of all zeroes is written on the diskette and the Lost Data status bit in the Status Register is set.

### 2.5 Disk Read Operations

For disk read operations, the FDC requires $\overline{\text { RAW READ }}$ and RCLK inputs. $\overline{\text { RAW READ }}$ is a low going pulse for each flux transition. The FDC detects the rising and falling edges of RCLK and uses these edges to frame RAW READ data/ clock inputs. RCLK is provided by some drives, but if not it must be provided externally (phase-lock-loops, one-shots, counters, etc.) To assist in generating RCLK, the FDC has a RG (Read Gate) output, which may be used to acquire synchronization. Whenever two bytes of zeroes are detected in read operations (in single-density mode), RG is activated (high) and the FDC must find a valid AM (Address Mark) within the next 10 bytes. If the AM is not found, RG is deactivated (low) and the search for two bytes of zeroes is re-started. If the AM is found, RG remains active as long as the FDC is deriving data from the diskette. For double-density mode, RG is activated when 4 bytes of hex $\emptyset \emptyset$ or hex FF are detected and the FDC must find the AM within 16 bytes.

### 2.6 Disk Write Operations

The fundamental signals in write operations are: WD (Write Data) output, WG (Write Gate) output, WPRT (Write Protect) input, and $\overline{W F}$ (Write Fault) input. When writing to the diskette, WG goes high enabling the disk drive write electronics. However, WG will not be activated until the first data byte has been loaded in the Data Register. This ensures that false writing will not occur. Writing is inhibited when WPRT is low. This sets the Write Protect status bit and an interrupt (INTRQ) is generated.
The $\overline{\mathrm{WF}}$ input signifies a fault condition at the disk drive. When low, it causes the current command to terminate, sets the Write Fault bit in the Status Register, and generates the INTRQ interrupt.

### 2.7 Write Precompensation

EARLY and LATE are two additional signals which are generated by the SY1791-02/SY1793-02 during write operations. They are used for write precompensation functions. Both signals are active-high. The EARLY signal is active when the WD pulse is to be written early; the LATE signal is active when WD is to be written late. If neither signal is active, then WD is to be written at its normal time. EARLY and LATE are valid for both single and double density modes.

### 3.0 COMMAND WORDS

The FDC accepts eleven commands. Command words should be loaded in the Command Register only when the Busy status bit (status bit $\emptyset$ ) is low. The sole exception is the Force Interrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Figure 2.

| TYPE | COMMAND | BIT |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESTORE |  | 0 | 0 | 0 | 0 | h | V | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ |
| I | SEEK | 0 | 0 | 0 | 1 | h | V | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ |
|  | STEP | 0 | 0 | 1 | u | h | V | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ |
|  | STEP IN | 0 | 1 | 0 | u | h | V | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ |
|  | STEP OUT | 0 | 1 | 1 | u | h | V | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ |
| II | READ SECTOR | 1 | 0 | 0 | m | S | E | C | 0 |
|  | WRITE SECTOR | 1 | 0 | 1 | m | S | E | C | $\mathrm{a}_{0}$ |
| III | READ ADDRESS | 1 | 1 | 0 | 0 | 0 | E | 0 | 0 |
|  | READ TRACK | 1 | 1 | 1 | 0 | 0 | E | 0 | 0 |
|  | WRITE TRACK | 1 | 1 | 1 | 1 | 0 | E | 0 | 0 |
| IV | FORCE INTERRUPT | 1 | 1 | 0 | 1 | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{0}$ |

$1=$ HIGH LEVEL $\quad 0=$ LOW LEVEL
Figure 2. Command Summary

### 3.1 Type I Commands

The Type I commands are Restore, Seek, Step, Step-In, and Step-Out.

- RESTORE - The RESTORE command is used to position the Read/Write head to track $\emptyset$ of the diskette. Upon the receipt of this command, the TROO input is sampled. If TROO is low, indicating the Read/Write head is positioned over track $\emptyset$, the Track Register is loaded with zeroes and an interrupt is generated. If $\overline{\mathrm{TROO}}$ is not low, step pulses at a rate specified by the $r_{1} r_{0}$ field are issued until the TROO input is asserted. At this time, the TR is loaded with zeroes and an interrupt is generated. If the $\overline{\text { TROO }}$ input does not go low after 255 stepping pulses, the FDC terminates operation, interrupts and sets the Seek Error status bit. A verification operation takes place if the $V$ bit is set. The $h$ bit allows the head to be loaded at the start of the command. Note that the Restore command is executed when $\overline{\mathrm{MR}}$ goes from low (true) to high (false).
- SEEK - This command assumes that the Track Register contains the track number of the current position of the Read/Write head and the Data Register contains the desired track number. The FDC will update the Track Register and issue stepping pulses until the contents of the Track Register are equal to the contents of the Data Register (the desired track location). A verification operation takes place if the V bit is on. The $h$ bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.
- STEP - Upon receipt of this command, the FDC issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by the $r_{1} r_{0}$ field, a verification takes place if the $V$ bit is on. If the $u$ bit is on, the TR is updated. The $h$ bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.
- STEP-IN - Upon receipt of this command, the FDC sets DIRC high and issues one stepping pulse. If the $u$ bit is on, the Track Register is incremented. After a delay determined by the $r_{1} r_{0}$ field, a verification takes place if the V bit is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.
- STEP-OUT - This command is identical to the Step-In command, except that DIRC is set low and the Track Register is decremented for each step pulse if the $u$ bit is high.


### 3.1.1 Type I Command Option Bits

The operation of the option determining bits for Type I commands is summarized in Figures 3a and 3b.

The detailed descriptions of the Type I option bits follow.

- $r_{1} r_{0}$ (Step Rate) - These bits select the rate at which step pulses are issued. Note that the stepping rates are independent of DDEN select. Both single and doubledensity modes step at the same rate.
- V(VERIFY) - This bit is used to select track verification at the end of the stepping sequence. During verification, the head is loaded and after an internal $15^{*} \mathrm{~ms}$ delay, the HLT input is sampled. Note: If $\overline{T E S T}=0$, the internal delay to HLT sampling is $<=300 \mu \mathrm{~s}$. When HLT is true, the first encountered ID field is read from the disk. The track address of the ID field is then compared to the Track Register. If there is a match and a valid ID CRC, the verification is complete, an interrupt is generated and the Busy status bit is reset. If there is not a match, but there is a valid ID CRC, an interrupt is generated, the Seek Error status bit (status bit 4) is set, and the Busy status bit is reset. If there is a match but not a valid CRC, the CRC Error status bit (status bit 3) is set, and the next encountered ID field is read from the disk for the verification operation. If an ID field with a valid CRC cannot be found after four revolutions of the disk, the FDC terminates the operation and generates an interrupt.
- h (Head Load) - This bit determines if the head is to be loaded at the beginning of the command. If so, the HLD output goes high (active) and remains in this state until


Figure 3a. Type I Command Option Bit

|  |  | STEPPING RATE |  |  |
| :---: | :---: | :---: | :---: | :---: |
| TEST |  | $r_{0}$ | CLK $=1 \mathrm{MHz}$ | CLK $=2 \mathrm{MHz}$ |
| H | 0 | 0 | 6 ms | 3 ms |
| H | 0 | 1 | 12 ms | 6 ms |
| H | 1 | 0 | 20 ms | 10 ms |
| H | 1 | 1 | 30 ms | 15 ms |
| L | - | - | $\sim 400 \mu \mathrm{~s}$ | $\sim 200 \mu \mathrm{~s}$ |

Figure 3b. Stepping Motor Rates
the FDC receives a command to disengage the head. If the FDC is idle (not Busy) for 15 disk revolutions, then the head is automatically disengaged (HLD goes low). If track verification is selected $(\mathrm{V}=" 1$ "), then the head loading is affected, as follows:
$-h=0, V=1$
HLD is activated near the end of the sequence, an internal $15^{*} \mathrm{msec}$ delay occurs, and the FDC waits for the HLT input to go active (high) before verifying track identification.
$-h=1, V=1$
HLD is activated at the start of the sequence. Then an internal $15^{*}$ msec delay occurs and the FDC waits for HLT to go active before verification.

- u (Update) - With Update selected ( $u=" 1$ "), the Track Register is updated at each step pulse. The update operation increments the Track Register for stepping in toward track 76 and decrements it for stepping out toward track 0.
*30 msec delay for 1 MHz CLK.


### 3.2.1 Type I Command Signals

Type I commands control the operation of the STEP and DIRC (Direction) output signals of the FDC.

- STEP - A $2 \mu \mathrm{~s}$ (MFM) or $4 \mu \mathrm{~s}$ (FM) positive-true output pulse is generated at a rate determined by the $r_{1} r_{0}$ field of the command (see Figure 3b). Each step pulse moves the Read/Write head one track location in a direction controlled by the DIRC output.
- DIRC - The DIRC output determines the direction of the track stepping. A high level indicates step direction IN towards track 76, a low level indicating direction OUT towards track $\emptyset$.

In addition, the Type I commands use the following signals:

- HLD (Head Load) - This output is used to control movement of the Read/Write head against the recording medium. HLD is set at the beginning of a Type I command if $h=" 1$ ", near the end of a Type I command if $V=" 1$ " and $h=$ " 0 ", or immediately when a TYPE II or TYPE III command is executed. Once HLD is set it remains high until a subsequent Type I command with $h=$ ' 0 " and $V=$ ' 0 " is loaded, or until the FDC goes into its non-busy state after 15 index pulses.
- HLT (Head Load Timing) - The low to high transition of this input indicates that a sufficient time has elapsed for the drive's head to become engaged. It typically follows HLD going high, by a time delay which is dependent on the particular drive's characteristics. If not available from the drive electronics, this input must be generated by the user (typically by means of one-shot timers). Figure 4 illustrates an example of HLD and HLT timing.

The logical AND of HLD and HLT is status bit 5 for Type I commands, and it controls the operation of the disk read and write functions.


Figure 4. HLD/HLT Timing Example

### 3.2 Type II Commands

The Type II commands, Read Sector and Write Sector, permit actual data to be read from or written onto the diskette. Before the command is entered, it is necessary for the processor to have loaded the Sector Register with the number of the desired sector. Figure 5 is useful for understanding the operation of Type II commands.

### 3.2.1 Type II Command Basic Operation Sequence

The basic operation of Type II commands is outlined as the following sequence:

- The ID field is located by the detection of the ID AM (ID Address Mark).
- The Track Number in the ID field is compared to the contents of the Track Register. If it does not match, then the ID AM search begins again.
- As a selectable option, the Side Number is checked for a match. If selected, a failure to match again causes the ID AM search to re-start.
- The Sector Number is compared to the contents of the Sector Register. If there is not a match, the ID AM search is again begun.
- The Sector Length field is entered into the FDC and stored internally for use in Read or Write operations. The value of the Sector Length byte is determined when the diskette is formatted (initialized) and must have one of the values in the table of Figure 6.
- The ID field CRC1 and CRC2 bytes are checked with internally generated CRC. If they match, then the command (Read or Write) is permitted; if not, the CRC Error status bit is set and the search for the ID AM is begun again.

If the Track Number, Side Number, Sector Number, and CRC all check properly within 4 disk revolutions ( 5 index pulses), then the command continues; otherwise the Record-Not-Found status bit is set and the command is terminated with an interrupt (INTRQ).

| SECTOR LENGTH <br> FIELD (hex) | NUMBER OF BYTES <br> IN SECTOR |
| :---: | :---: |
| 00 | 128 |
| 01 | 256 |
| 02 | 512 |
| 03 | 1024 |

Figure 6. Sector Length Field Codes


Figure 5. General Track Format


Figure 7. Type II Command Option Bits

### 3.2.2 Type II Command Option Bits

Several bits in the Type II command words are used to select various options. Figure 7 summarizes the special control bits which are outlined, as follows:

- $a_{0}$ (Data AM) - The $a_{0}$ bit is used to select which of two Data Address Mark bytes is to be stored in the Data AM field for Write Sector operations. $A$ " 1 " in ao causes hex F8 to be stored, indicating that the data field is actually deleted data. $A$ " $O$ " in $a_{0}$ causes hex FB to be stored, indicating undeleted data.
- $S$ (Side) - The $S$ bit is compared with the LSB of the Side Number (in the ID field), if the side number compare option has been enabled by the $C$ bit.
- C(Compare) - This bit enables the comparison of the Side Number (in the ID field) with the $S$ bit of the Type II command.
- E (Delay) - The E bit causes a 15 msec delay to be inserted between the time the HLD (Head Load) output is activated and the time the HLT (Head Load Timing) input is strobed and checked.
- $m$ (multiple Records) - This bit is used to select whether one sector ( $m=$ " 0 ") or more than one sector ( $m=" 1$ ") is to be read or written. For single sector operation, the interrupt is generated and the command is terminated immediately after the sector operation is complete. Multiple sector operation, however, is somewhat different. After the first sector operation is complete, the FDC Sector Register is incremented and the sequence is re-started. In this way, the next sequential sector number is read or written. Likewise, after it is complete, the Sector Register is again updated and the sequence re-started. This continues until the Sector Register has incremented to a number higher than any sector on the current track. At this point, the sequence terminates.


### 3.2.3 Type II Command Operation

The specific operation of the Read Sector and Write Sector commands, once the ID field is properly encountered, is outlined below:

- READ SECTOR - When the correct Track Number, Side Number (if selected), Sector Number, and CRC have been identified, the Data Field check commences. The Data AM must be found within 30 bytes for single-density (or 43 bytes for double-density) from the time the last CRC byte for the ID field was encountered. If not, the Record-Not-Found bit in the Status Register is set and the command is terminated. After the Data AM is found, the data bytes are entered through the internal Data Shift Register and transferred to the Data Register. Each byte transferred results in a DRQ. The Data Register must be unloaded (read) by the MPU or DMA controller before the next byte is fully received. If not, then the new byte is written over the previous byte in the Data Register, the previous byte is lost, and the Lost Data status bit is set. At the end of the Data Field, the CRC bytes are compared to the internal CRC generated by the FDC. If they do not match, the CRC Error status bit is set and the command is terminated, even if it is a multiplerecord command ( $m=" 1$ "). At the end of the sequence, the Data AM encountered in the Data Field determines bit 5 of the Status Register. If the Data AM was hex FB (undeleted), then bit 5 is set to " 0 '; hex F8 (deleted data) causes bit 5 to be set to " 1 ".
- WRITE SECTOR - The Write Sector command operates in a fashion very similar to Read Sector. When the correct Track Number, Side Number (if selected), Sector Number, and CRC have been identified, a DRQ is generated, requesting the first data byte which is to be written on the diskette. The FDC then counts 11 bytes for single-density (or 22 bytes for doubledensity) to account for part of the gap between the ID
and DATA fields (Gap 2 in Figure 5). At this point, if the DRQ has been serviced and a data byte stored in the Data Register, the WG output goes true (high) and 6 bytes of zeroes for single-density ( 12 bytes for double-density) are written on the diskette. This accounts for the remainder of Gap 2. (If the DRO had not been serviced, the Lost Data status bit would have been set and the command terminated). Following Gap 2, the Data AM is written. This byte is either hex FB (undeleted data) or hex F8 (deleted data) and is determined by the state of the $a_{0}$ bit in the command byte, (see Figure 7). Finally, the data is written on the diskette, starting with the byte already loaded in the Data Register. As each byte is transferred from the Data Register to the Data Shift Register to be stored on the diskette, a DRQ is generated to the MPU or DMA control unit requesting the next data. If any DRQ is not serviced in time, the Lost Data status bit is set and a byte of zeroes is stored on the diskette, but the command is not terminated. After the last data byte is stored on the diskette, the two-byte CRC (generated in the FDC) is then stored on the diskette. Finally, after the CRC bytes, the FDC stores one more byte (hex FF), the WG output goes low (false), and the command is terminated.


### 3.3 Type III Commands

There are three Type III Commands:

- READ ADDRESS - Read the next ID field ( 6 bytes) into the FDC.
- READ TRACK - Read all bytes of the entire track, including gaps.
- WRITE TRACK - Write all bytes to the entire track, including gaps.


### 3.3.1 Type III Command Option Bit

There is one option bit for Type III commands.

- E (DELAY) - This option bit acts the same for Type III commands as it does for Type II commands. See section 3.2.2 for further information.


### 3.3.2 Type III Command Operation

- READ ADDRESS - When this command is issued, the head is loaded (HLD high) and the Busy status bit is set. The next ID field encountered on the diskette is then read a byte at a time, using DRQ initiated data transfers to the MPU or DMA controller. Six bytes are entered, comprising the entire ID field. They are: Track Number (1 byte); Side Number (1 byte); Sector Number (1 byte); Sector Length (1 byte); and CRC (2 bytes). Although the CRC bytes are passed unaltered, the FDC checks their validity and sets the CRC Error status bit accordingly. Part of the operation of this command causes the Track Number to be stored in the Sector Register of the FDC. The command ends with the generation of an interrupt (INTRQ) and the clearing of the Busy status bit.
- READ TRACK - The initiation of this command causes the head to be loaded (HLD active) and the

Busy status bit to be set. Reading of the track starts with the next encountered Index pulse and continues until the following Index Pulse. Each byte is assembled and transferred to the Data Register. As in any normal read operation, a DRQ output is generated with each byte, signalling to the MPU or DMA control unit that the byte is ready. CRC and Gap bytes are treated as any other byte. No CRC checking is performed. When all bytes are transferred, the Busy status bit is cleared, and INTRO goes high.

- WRITE TRACK - The start of this command causes the head to be loaded (HLD active) and the Busy status bit to be set. Data is written onto the track when the first Index pulse is encountered, and terminated at the subsequent Index Pulse. DRQ is activated immediately after the command is issued to permit adequate time for the first byte to be made available before the Index is found. If this time is not enough and the Index Pulse occurs before the Data Register is loaded, then the command is terminated. Once the data transfers begin, the DRQ is generated for each byte as needed. Any byte which is not transferred into the FDC in time causes a byte of all zeroes to be stored on the diskette instead. Address Marks and CRC bytes are generated by the FDC in response to format control bytes supplied by the system MPU or DMA control unit. When all bytes are transferred, the command is terminated, the Busy status bit is cleared, and INTRQ is set high.


### 3.4 Type IV Command

Force Interrupt is the only Type IV command. This command permits the MPU to terminate (abort) any command in progress. Figure 8 tabulates the Type IV command option bits.
The four bits, $10-I_{3}$, are used to select the condition of the interrupt occurrence. Regardless of which bit is set, any command currently being executed is immediately terminated and the Busy status bit is cleared, indicating "Not Busy". Then, when the condition is met, INTRQ goes high, causing the required interrupt.
If $\mathrm{I}_{0}-\mathrm{I}_{3}$ are all " 0 ", no interrupt occurs, but any currently executing command is immediately terminated. If more than one condition is selected, then the interrupt occurs when any of the conditions is met.
To clear the interrupt, it is necessary to read the Status Register or to write the Command Register. An exception, however, is for $\mathrm{I}_{3}=1$ (Immediate Interrupt). For this case, the interrupt is cleared with another Force Interrupt command with lo-l3 all 0 .

### 3.5 Status Register

The Status Register permits the MPU to monitor a variety of conditions in the FDC. For each command, the individual status bits have their own meaning. When a command is initiated (except for the Force Interrupt command), the Busy status bit is set and the others are cleared or updated. If the Force Interrupt command is entered when another command is in progress, the Busy status bit is cleared, but the others remain unaffected. However, if the Force Interrupt command is initiated


Figure 8. Force Interrupt Command Flags

| COMMAND | STATUS |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ALL TYPE I | Not <br> Ready | Write <br> Protect | Head <br> Loaded | Seek <br> Error | CRC <br> Error | Track <br> 0 | Index | Busy |
| READ SECTOR | Not <br> Ready | 0 | Record <br> Type | Rec not <br> Found | CRC <br> Error | Lost <br> Data | DRQ | Busy |
| WRITE SECTOR | Not <br> Ready | Write <br> Protect | Write <br> Fault | Rec not <br> Found | CRC <br> Error | Lost <br> Data | DRQ | Busy |
| READ ADDRESS | Not <br> Ready | 0 | 0 | Rec not <br> Found | CRC <br> Error | Lost <br> Data | DRQ | Busy |
| READ TRACK | Not <br> Ready | 0 | 0 | 0 | 0 | Lost <br> Data | DRQ | Busy |
| WRITE TRACK | Not <br> Ready | Write <br> Protect | Write <br> Fault | 0 | 0 | Lost <br> Data | DRQ | Busy |

Figure 9. Status Register Summary
when there is not another command in progress, the other status bits are cleared or updated and represent the Type I Command status. Figure 9 illustrates the meaning of the status bits for each command.

Detailed descriptions of each status bit function follow:

- NOT READY
$0=$ Drive is Ready
1 = Drive is Not Ready
- WRITE PROTECT
$0=\overline{\text { WPRT input is high (unprotected) }}$
$1=\overline{\text { WPRT input is low (protected) }}$
- HEAD LOADED
$0=$ Head is not currently loaded
1 = Head is loaded and engaged (both HLD and HLT are active)
- SEEK ERROR
$0=$ Desired track was found. Updating clears this bit
$1=$ Desired track was not found
- TRACK 0
$0=\overline{\text { TROO }}$ input is high
$1=\overline{\text { TROO }}$ input is low (Read/Write head is on Track Ø)
- INDEX
$0=\overline{\mathbb{P}}$ input is high (no index mark)
$1=\overline{\mathrm{P}}$ input is low (index mark)
- BUSY
$0=$ Not Busy
1 = Busy (Command sequence in progress)
- RECORD TYPE
$0=$ Non-deleted data mark
1 = Deleted data mark
- WRITE FAULT
$0=$ No write fault
$1=$ Write fault has occurred
- RECORD NOT FOUND
$0=$ Desired track and sector properly found. Updating clears this bit
$1=$ Desired track and sector not found
- CRC ERROR
$0=$ No CRC error. Updating clears this bit
$1=$ CRC check error encountered
- LOST DATA
$0=$ No data lost. Updating clears this bit
1 = MPU did not respond to DRQ. Data was lost
- DATA REQUEST (DRQ)
$0=$ DRQ not in progress. Updating clears this bit.
$1=$ DRQ currently in progress


Figure 10. IBM Compatible Sector/Track Format

### 4.0 DISK FORMATTING

Disk formatting (initialization) is accomplished by the Write Track command. Each byte for the entire track must be provided for proper formatting. This includes gap as well as data bytes.
The sequence required to format a diskette begins with positioning the Read/Write head at the desired track. Once this has been done, it is necessary to perform a Write Track command to store all the information on a track. The Write Track command uses DRQ to request each byte from the system MPU, starting with the byte at the beginning of the physical Index Pulse and ending
with the last gap bytes at the end of the track. Figure 10 illustrates the IBM standard for track formatting.

Normally, each data byte stored on the diskette must be generated by the system MPU and passed into the FDC Data Register. However, there are exceptions to this rule. If a data byte of hex F5 through FE is entered into the Data Register, then the FDC recognizes this as Data AM with missing clocks or CRC generation code. Consequently, F5 through FE must not be used in gaps, data fields, or ID fields, as'this will disrupt normal operation of the FDC during formatting.

### 4.1 IBM 3740 Format

This single-density (FM) format utilizes 128 bytes/ sector. The bytes to be generated by the system MPU for use in the execution of the Write Track command are shown in Figure 11.

### 4.2 IBM System 34 Format

This double-density (MFM) format utilizes 256 bytes/ sector. The bytes to be generated by the system MPU for use in the execution of the Write Track command are shown in Figure 12.

### 4.3 Non-IBM Formats

Unique (non-IBM) formats are permissible providing the following restrictions are understood.

- Sector length may only be $128,256,512$, or 1024 bytes.
- Gap sizes must conform to Figure 13.

|  | DATA BYTE (hex) | NO. OF BYTES | COMMENTS |
| :---: | :---: | :---: | :---: |
|  | FF | 407 | Gap 5 (Post Index) |
|  | 00 | 6 |  |
|  | FC | 1 | Index AM |
|  | FF | 267 | - Gap 1 |
|  | 00 | $6]$ |  |
|  | FE | 1 | ID AM |
|  | XX | 1 | Track Number (00.4A) |
|  | 0X | 1 | Side Number ( 00 or 01) |
|  | XX | 1 | Sector Number $(01-1 A)$ |
|  | 00 | 1 | Sector Length (128 bytes) |
| ONE SECTOR (1) | F7 | 1 | Causes 2-Byte CRC to be Written |
|  | FF | $117$ | - Gap 2 (ID Gap) |
|  | 00 | $6]$ |  |
|  | FB | 1 | Data AM |
|  | E5 | 128 | Data Field |
|  | F7 | 1 | Causes 2-Byte CRC to be Written |
|  | FF | ${ }^{27}$ | Part of Gap 3 (Data Gap) |
|  | FF | 247 | Gap 4 (Pre Index) |

NOTES: 1. THIS PATTERN MUST BE WRITTEN 26 TIMES PER TRACK.
2. CONTINUE WRITING HEX FF UNTIL FDC COMPLETES SEQUENCE AND GENERATES INTRQ INTERRUPT


Figure 12. Byte Sequence for IBM System-34 Formatting

| GAP | SINGLE <br> DENSITY <br> (FM) | DOUBLE <br> DENSITY <br> (MFM) | NOTE |
| :---: | :---: | :---: | :---: |
| Gap 1 | 16 bytes FF | 16 bytes $4 E$ | 2 |
| Gap 2 | 11 bytes FF <br> 6 bytes 00 | 22 bytes $4 F$ <br> 12 bytes 00 <br> 3 bytes A1 | 1 |
| Gap 3 | 10 bytes FF | 16 bytes $4 E$ <br> 8 bytes 00 <br> 3 bytes 00 | 2 |
| Gap 4 | 16 bytes FF | 16 bytes $4 E$ | 2 |

NOTES: 1. THESE BYTES COUNTS ARE EXACT.
2. THESE BYTES COUNTS ARE MINIMUM EXCEPT FOR 3 BYTES A1, WHICH IS EXACT.

Figure 13. Gap Size Limitations

### 5.0 ELECTRICAL SPECIFICATIONS

## ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Allowable Range |
| :--- | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 V to +7.0 V |
| Input/Output <br> Voltage | $\mathrm{V}_{\text {IN }}$ | -0.3 V to +7.0 V |
| Operating Temp. | $\mathrm{T}_{\mathrm{OP}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage Temp. | $\mathrm{T}_{\text {STG }}$ | $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

All inputs contain protection circuitry to prevent damage to high static charges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS $\quad\left(V_{C C}=5 \mathrm{~V} \pm 5 \%, T_{A}=0-70^{\circ} \mathrm{C}\right)$

| CHARACTERISTIC | SYMBOL | MIN | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | 2.6 | - | $\stackrel{\mathrm{V}}{ }$ |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.8 | V |
| Input Leakage Current, $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{I}_{\mathrm{IL}}$ | - | $\pm 10$ | $\mu \mathrm{~A}$ |
| Output High Voltage, $\mathrm{I}_{\text {LOAD }}=-100 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OH}}$ | 2.8 | - | V |
| Output Low Voltage, $\mathrm{I}_{\text {LOAD }}=1.6 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{OL}}$ | - | 0.45 | V |
| Output Leakage Current, $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{I}_{\mathrm{OL}}$ | - | 10 | $\mu \mathrm{~A}$ |
| Power Dissipation $\left(\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}\right)$ | $\mathrm{P}_{\mathrm{D}}$ | - | 525 | mW |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ | - | 15 | pF |



MPU READ CYCLE REQUIREMENTS ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$ )

| CHARACTERISTIC | SYMBOL | MIN | MAX | UNIT | NOTE |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Address and $\overline{\text { CS Setup Time }}$ | T $_{\text {SET }}$ | 50 | - | ns |  |
| $\overline{\text { RE Pulse Width }}$ | $\mathrm{T}_{\text {RE }}$ | 400 | - | ns |  |
| Address and $\overline{\text { CS Hold Time }}$ | $\mathrm{T}_{\text {HLD }}$ | 10 | - | ns |  |
| Data Access Time | T $_{\text {DACC }}$ | - | 300 | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| Data Hold Time | $\mathrm{T}_{\text {DOH }}$ | 50 | 150 | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| DRO Reset Delay | $\mathrm{T}_{\text {DRR }}$ | - | 500 | ns |  |
| INTRQ Reset Delay | $\mathrm{T}_{\text {IRR }}$ | - | 3000 | ns | 1 |

1. Timing shown is for 2 MHz CLK frequency. For 1 MHz , this parameter is doubled.

MPU WRITE CYCLE CHARACTERISTICS ( $\left.\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}\right)$

| CHARACTERISTIC | SYMBOL | MIN | MAX | UNIT | NOTE |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Address and $\overline{\mathrm{CS}}$ Setup Time | $\mathrm{T}_{\text {SET }}$ | 50 | - | ns |  |
| $\overline{\text { WE Pulse Width }}$ | $\mathrm{T}_{\text {WE }}$ | 350 | - | ns |  |
| Address and $\overline{\mathrm{CS}}$ Hold Time | $\mathrm{T}_{\text {HLD }}$ | 10 | - | ns |  |
| Data Setup Time | $\mathrm{T}_{\mathrm{DS}}$ | 250 | - | ns |  |
| Data Hold Time | $\mathrm{T}_{\text {DH }}$ | 20 | - | ns |  |
| DRQ Reset Delay | $\mathrm{T}_{\text {DRR }}$ | - | 500 | ns |  |
| INTRQ Rest Delay | $\mathrm{T}_{\text {IRR }}$ | - | 3000 | ns |  |

1. Timing shown is for 2 MHz CLK frequency. For 1 MHz , this parameter is doubled.

SYSTEM CLOCK REFERENCE


INDEX PULSE INPUT


WRITE FAULT INPUT


MASTER RESET INPUT


MISCELLANEOUS TIMINGS ( $\left.\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}\right)$

| CHARACTERISTIC | SYMBOL | MIN | MAX | UNIT | NOTE |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Clock Low Time | $T_{\text {CD1 }}$ | 230 | 20000 | ns | 2 |
| Clock High Time | $T_{\text {CD } 2}$ | 200 | 20000 | ns | 2 |
| DIRC Setup Time | $T_{\text {DIR }}$ | 12 | - | $\mu_{\mathrm{s}}$ | 2 |
| STEP Pulse Width | $\mathrm{T}_{\text {STP }}$ | 2,4 or 8 | - | $\mu_{\mathrm{s}}$ | 1 |
| Index Pulse Width | $\mathrm{T}_{\text {IP }}$ | 10 | - | $\mu_{\mathrm{s}}$ | 2 |
| Write Fault Pulse Width | $\mathrm{T}_{\text {WF }}$ | 10 | - | $\mu \mathrm{s}$ | 2 |
| Master Reset Pulse Width | $\mathrm{T}_{\text {MR }}$ | 50 | - | $\mu \mathrm{s}$ | 2 |

1. Depends upon FM/MFM mode and CLK frequency. See timing figure below.
2. Timing shown is for 2 MHz clock: Minimum time doubles for 1 MHz clock.

STEP AND DIRECTION MOTOR CONTROL TIMING

TSTP PULSE WIDTH

| CLK |  | MODE |  |
| :---: | :---: | :---: | :---: |
| FREQ. | MFM | FM |  |
| 1 MHz | $4 \mu \mathrm{~s}$ | $8 \mu \mathrm{~s}$ |  |
| 2 MHz | $2 \mu \mathrm{~s}$ | $4 \mu \mathrm{~s}$ |  |

SY1791-02/SY1793-02

## INPUT DATA TIMING CHARACTERISTICS



| SYMBOL | DESCRIPTION | COMMENTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{C}}$ | Tc, RCLK's period, must be greater than $1.5 \mu \mathrm{sec}$. <br> $T_{A}$ and $T_{B}$ must each be greater than 800 nsec. | $\begin{aligned} & \text { CLK } \\ & \text { FREO. } \end{aligned}$ | MODE | NOMINAL RCLK TIMES |  |  | UNIT |
| $\begin{aligned} & T_{A} \\ & T_{B} \end{aligned}$ |  |  |  | $\mathrm{T}_{\text {A }}$ | TB | $\mathrm{T}_{\mathrm{C}}$ |  |
|  |  | 1 MHz | MFM | 2 | 2 | 4 | $\mu \mathrm{s}$ |
|  |  |  | FM | 4 | 4 | 8 | $\mu \mathrm{s}$ |
|  |  | 2 MHz | MFM | 1 | 1 | 2 | $\mu \mathrm{s}$ |
|  |  | 2 MHz | FM | 2 | 2 | 4 | $\mu \mathrm{s}$ |
| TPW | RAW READ Pulse Width. Normally is 100-300 ns. May be any width providing it is entirely within RCLK stable time. If it extends beyond RCLK transition, then it must be constrained by the values in the table. | CLK MODE  <br>  MFM FM <br> 1 MHz $\leqslant 600 \mathrm{~ns}$ $\leqslant 1200 \mathrm{~ns}$ <br> 2 MHz $\leqslant 300 \mathrm{~ns}$ $\leqslant 600 \mathrm{~ns}$ |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{BC}}$ | $\overline{\text { RAW READ Pulse Period }}$ <br> $1.6 \mu \mathrm{~s} \mathrm{~min}$. at 2 MHz <br> $3.2 \mu \mathrm{smin}$. at 1 MHz | $\begin{gathered} \text { CLK } \\ \text { FREO. } \end{gathered}$ | MODE |  |  |  |  |
|  |  |  | MFM |  | FM |  |  |
|  |  | 1 MHz | 4,6 or $8 \mu \mathrm{~s}$ |  | 4 or $8 \mu \mathrm{~s}$ |  |  |
|  |  | 2 MHz | 2,3 or $4 \mu \mathrm{~s}$ |  | 2 or $4 \mu \mathrm{~s}$ |  |  |
| $\mathrm{T}_{1}, \mathrm{~T}_{2}$ | $\mathrm{T}_{1}$ and $\mathrm{T}_{2}$ must each be greater than 40 ns . |  |  |  |  |  |  |

## DISKETTE DATA TIMING CHARACTERISTICS



WRITE ENABLE TIMING


WRITE DATA TIMING


WRITE GATE TIMING


| $\begin{gathered} \hline \text { CLK } \\ \text { FREO } \end{gathered}$ | MODE | $\mathrm{min}^{\top}$ | pp max. | $\begin{gathered} \mathrm{T}_{\mathrm{s}} \\ \mathrm{~min} . \end{gathered}$ | $T_{h}$ min. | Twg nom. | Twf nom. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 MHz | MFM | 300 | 500 | 250 | 250 | 2000 | 2000 | nsec |
|  | FM | 900 | 1100 | - | - | 4000 | 4000 | nsec |
| 2 MHz | MFM | 150 | 250 | 125 | 125 | 1000 | 1000 | nsec |
|  | FM | 450 | 550 | - | - | 2000 | 2000 | nsec |

## SYNCHRONOUS OPERATION

- 5 to 8-bit characters plus parity
- Single or double SYN operation
- Internal or external character synchronization
- Transparent or non-transparent mode
- Transparent mode DLE stuffing ( $\mathrm{Tx}_{\mathrm{x}}$ ) and detection (Rx)
- Automatic SYN or DLE-SYN insertion
- SYN, DLE and DLE-SYN stripping
- Odd, even, or no parity
- Local or remote maintenance loop back mode
- Baud rate: dc to 1 M bps (1X clock)


## ASYNCHRONOUS OPERATION

- 5 to 8 -bit characters plus parity
- $1,1 \frac{1}{2}$ or 2 stop bits transmitted
- Odd, even, or no parity
- Parity, overrun and framing error detection
- Line break detection and generation
- False start bit detection
- Automatic serial echo mode (echoplex)
- Local or remote maintenance loop back mode
- Baud rate: dc to 1 M bps ( 1 X clock)
- dc to 62.5 K bps ( 16 X clock)
- dc to 15.625 K bps ( 64 X clock)


## OTHER FEATURES

- Internal or external baud rate clock
- 3 baud rate sets (2661-1, -2, -3)
- 16 internal rates for each set
- Double buffered transmitter and receiver
- Dynamic character length switching
- Full or half duplex operation
- TTL compatible inputs and outputs
- RxC and TxC pins are short circuit protected
- 3 open drain MOS outputs can be wire-ORed
- Single 5V power supply
- No system clock required
- 28-pin dual-in-line package


## PIN CONFIGURATION



## ORDERING INFORMATION

| Part No. | Package |
| :---: | :---: |
| SYP2661-X | Plastic |
| SYD2661-X | Cerdip |
| SYC2661-X | Ceramic |

$X=1,2$ or 3
(See Table 1)

Table 1 Baud Rate Generator Characteristics
2661-1 (BRCLK $=4.9152 \mathrm{MHz}$ )

| MR 2 |  |  |  | Actual Frequency <br> 16X Clock (KHz) |  | Percent Error | Divisor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Baud Rate | 0.8 | - | 6144 |
| 0 | 0 | 0 | 0 | 50 | 1.2 | - | 4096 |
| 0 | 0 | 0 | 1 | 75 | 1.7598 | -0.01 | 2793 |
| 0 | 0 | 1 | 0 | 110 | 2.152 | - | 2284 |
| 0 | 0 | 1 | 1 | 134.5 | 2.4 | 2048 |  |
| 0 | 1 | 0 | 0 | 150 | - | 1536 |  |
| 0 | 1 | 0 | 1 | 200 | -2 | 1024 |  |
| 0 | 1 | 1 | 0 | 300 | 4.8 | 512 |  |
| 0 | 1 | 1 | 1 | 600 | 9.6 | 0.196 | 292 |
| 1 | 0 | 0 | 0 | 1050 | 16.8329 | -0.19 | 256 |
| 1 | 0 | 0 | 1 | 1200 | 19.2 | 171 |  |
| 1 | 0 | 1 | 0 | 1800 | 28.7438 | -0.26 | 154 |
| 1 | 0 | 1 | 1 | 2000 | 31.9168 | - | 128 |
| 1 | 1 | 0 | 0 | 2400 | 38.4 | 64 |  |
| 1 | 1 | 0 | 1 | 4800 | 76.8 | - | 32 |
| 1 | 1 | 1 | 0 | 9600 | 153.6 | - | 16 |
| 1 | 1 | 1 | 1 | 19200 | 307.2 |  |  |

2661-2 $($ BRCLK $=4.9152 \mathrm{MHz})$

| MR 2 |  |  |  | Baud Rate | Actual Frequency 16X Clock (KHz) | Percent Error | Divisor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 2 | 1 | 0 |  |  |  |  |
| 0 | 0 | 0 | 0 | 45.5 | 0.7279 | 0.005 | 6752 |
| 0 | 0 | 0 | 1 | 50 | 0.8 | - | 6144 |
| 0 | 0 | 1 | 0 | 75 | 1.2 | - | 4096 |
| 0 | 0 | 1 | 1 | 110 | 1.7598 | -0.01 | 2793 |
| 0 | 1 | 0 | 0 | 134.5 | 2.152 | - | 2284 |
| 0 | 1 | 0 | 1 | 150 | 2.4 | - | 2048 |
| 0 | 1 | 1 | 0 | 300 | 4.8 | - | 1024 |
| 0 | 1 | 1 | 1 | 600 | 9.6 | -. | 512 |
| 1 | 0 | 0 | 0 | 1200 | 19.2 | - | 256 |
| 1 | 0 | 0 | 1 | 1800 | 28.7438 | -0.19 | 171 |
| 1 | 0 | 1 | 0 | 2000 | 31.9168 | -0.26 | 154 |
| 1 | 0 | 1 | 1 | 2400 | 38.4 | - | 128 |
| 1 | 1 | 0 | 0 | 4800 | 76.8 | - | 64 |
| 1 | 1 | 0 | 1 | 9600 | 153.6 | - | 32 |
| 1 | 1 | 1 | 0 | 19200 | 307.2 | - | 16 |
| 1 | 1 | 1 | 1 | 38400 | 614.4 | - | 8 |

2661-3 (BRCLK $=5.0688 \mathrm{MHz})$

| MR 2 |  |  |  | Baud Rate | Actual Frequency 16X Clock ( KHz ) | Percent Error | Divisor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 2 | 1 | 0 |  |  |  |  |
| 0 | 0 | 0 | 0 | 50 | 0.8 | - | 6336 |
| 0 | 0 | 0 | 1 | 75 | 1.2 | : - | 4224 |
| 0 | 0 | 1 | 0 | 110 | 1.76 | - | 2880 |
| 0 | 0 | 1 | 1 | 134.5 | 2.1523 | 0.016 | 2355 |
| 0 | 1 | 0 | 0 | 150 | 2.4 | - | 2112 |
| 0 | 1 | 0 | 1 | 300 | 4.8 | - | 1056 |
| 0 | 1 | 1 | 0 | 600 | 9.6 | - | 528 |
| 0 | 1 | 1 | 1 | 1200 | 19.2 | - | 264 |
| 1 | 0 | 0 | 0 | 1800 | 28.8 | - | 176 |
| 1 | 0 | 0 | 1 | 2000 | 32.081 | 0.253 | 158 |
| 1 | 0 | 1 | 0 | 2400 | 38.4 | - | 132 |
| 1 | 0 | 1 | 1 | 3600 | 57.6 | - | 88 |
| 1 | 1 | 0 | 0 | 4800 | 76.8 | - | 66 |
| 1 | 1 | 0 | 1 | 7200 | 115.2 | - | 44 |
| 1 | 1 | 1 | 0 | 9600 | 153.6 | - | 33 |
| 1 | 1 | 1 | 1 | 19200 | 316.8 | 3.125 | 16 |

Note: 16 X CLK is used in asynchronous mode. In synchronous mode, clock multiplier is 1 X and BRG can be used only for TxC.

## SIGNAL DESCRIPTIONS <br> CPU INTERFACE

## RESET (Reset)

A high on this input performs a master reset on the SY2661. This signal asynchronously terminates any device activity and clears the mode, command and status registers. The device assumes the idle state and remains there until initialized with the appropriate control words.
$\mathrm{A}_{0}, \mathrm{~A}_{1}$ (Address 0,1 )
Address lines used to select the internal registers.
$\bar{R} / W$ (Read/Write)
The direction of data transfers between the EPCl and the CPU is controlled by the $\overline{\mathrm{R}} / \mathrm{W}$ input. When $\overline{\mathrm{CE}}$ and $\overline{\mathrm{R}} / \mathrm{W}$ are both low the contents of the selected registers will be transferred to the data bus. With $\overline{\mathrm{CE}}$ low and $\overline{\mathrm{R}} / \mathrm{W}$ high a write to the selected register is performed.
$\overline{\mathrm{CE}}$ (Chip Enable)
When low, the selected register will be accessed. When high the $D_{0}-D_{7}$ lines will be placed in the high impedance state.
$\mathrm{DB}_{0}-\mathrm{DB}_{7}$ (Data Bus)
An 8-bit three-state positive true data bus used to transfer commands, data and status between the EPCl and the CPU.

## $\overline{\text { TxRDY }}$ (Transmitter Ready)

This output is the complement of status register bit SRO. When low, it indicates that the transmit data holding register ( $T x H R$ ) is ready to accept a data character from the CPU. It goes high when the data character is loaded. This output is valid only when the transmitter is enabled. It is an open drain output which can be "wire-ORed" to the CPU interrupt.

## $\overline{\mathrm{RxRDY}}$ (Receiver Ready)

This output is, the complement of status register bit SR1. When low, it indicates that the receive data holding register (RxHR) has a character ready for input to the CPU. It goes high when the RxHR is read by the CPU and also when the receiver is disabled. It is an open drain output which can be "wire-ORed" to the CPU interrupt line.

## $\overline{\mathrm{TXEMT}} / \overline{\mathrm{DSCHG}}$

This output is the complement of status register bit SR2. When low, it indicates that the transmitter has completed serialization of the last character loaded by the CPU, or that a change of state of the $\overline{\mathrm{DSR}}$ or $\overline{\mathrm{DCD}}$ inputs has occurred. This output goes high when the status register is read by the CPU if the TxEMT condition does not exist. Otherwise, the TxHR must be loaded by the CPU for this line to go high. It is an open drain output which can be "wire OR-ed" to the CPU interrupt line.

## TRANSMITTER/RECEIVER SIGNALS

## BRCLK (Baud Rate Clock)

Clock input to the internal baud rate generator. This is not required when external receiver and transmitter clocks are used.

## $\overline{\mathrm{RxC}} / \mathrm{BKDET}$ (Receiver Clock, Break Detect)

When the EPCI is programmed for External Receiver Clock, this pin will act as an input and control the rate at which a character is received. The frequency is programmed in Mode Register 1 and may be $1 \mathrm{X}, 16 \mathrm{X}$ or 64 X the baud rate. Data
are sampled on the rising edge. If internal Receiver Clock is programmed this pin will provide an output, either a $1 \mathrm{X} / 16 \mathrm{X}$ clock or Break Detect signal determined by programming Mode Register 2.

## $\overline{T x C} / X S Y N C$ (Transmitter Clock/External SYNC)

When the EPCI is programmed for External Transmitter clock, this pin will act as an input and control the rate at which the character is transmitted. The frequency is programmed in Mode Register 1 and may be 1X, 16X or 64X the baud rate. Data changes on the falling edge of this clock. If the UPCI is programmed for Internal Transmitter clock, this pin can be either an output providing a $1 \mathrm{X} / 16 \mathrm{X}$ clock or an input for External Synchronization determined by Mode Register 2 programming.

## RxD (Receive Data)

$R \times D$ is the serial data input to the receiver.
TxD (Transmit Data)
TxD is the serial data output from the transmitter. When the transmitter is disabled the output will be in the high, "Mark", state.

## $\overline{\mathrm{DSR}}$ (Data Set Ready)

$\overline{\mathrm{DSR}}$ is an input that can be used to indicate to the UPCI Data Set Ready or Ring Indicator. Its complement appears in the Status Register as bit SR7. A change of state on $\overline{\mathrm{DSR}}$ will cause $\overline{\mathrm{TXEMT}} / \overline{\mathrm{DSCHG}}$ to go low if either CRO or CR2 $=1$.
$\overline{\mathrm{DCD}}$ (Data Carrier Detect)
The $\overline{\mathrm{DCD}}$ input must be low for the receiver to operate. If $\overline{D C D}$ goes high while receiving, the $R x C$ is internally inhibited. The complement of $\overline{D C D}$ appears in the Status Register as bit SR6. A change of state in $\overline{D C D}$ will cause $\overline{\mathrm{TxEMT}} / \overline{\mathrm{DSCHG}}$ to go low if either CRO or CR2 $=1$.

## $\overline{\mathrm{CTS}}$ ( Clear To Send)

The $\overline{\mathrm{CTS}}$ input must be low for the transmitter to operate. If $\overline{\mathrm{CTS}}$ goes high while transmitting, the character currently in the Transmit Shift Register will be transmitted before termination TxD will then go to the high level (Mark).

## $\overline{\text { DTR }}$ (Data Terminal Ready)

The $\overline{\text { DTR }}$ output is the complement of CR1. It is normally used to indicate Data Terminal Ready.
$\overline{\mathrm{RTS}}$ (Request To Send)
The $\overline{\text { RTS }}$ output is the complement of CR5. If the Transmit Shift Register is not empty when CR5 is reset, $\overline{\mathrm{RTS}}$ will not go high until one TxC after the last serial bit is transmitted.

## FUNCTIONAL DESCRIPTION

The internal organization of the EPCI consists of six major blocks, (see Fig. 1). These are the Transmitter, Receiver, Clock Control, Operation Control, Modem Control and SYN/DLE Control. These blocks internally communicate over common data and control buses. The data bus is also linked to the CPU via a bi-directional three-state interface.
Briefly, these blocks perform the following functions:

## Transmitter

The Transmitter receives parallel data from the CPU and converts it to a serial bit stream, inserting Start, Stop, and Parity bits, as selected by the user, and outputs a composite serial data stream.

## Receiver

The Receiver accepts serial data from the sending device, converts it to a parallel format checking for appropriate Start, Stop and Parity bits and Control Characters, as selected by the user, and sends the assembled character to the CPU.

## Timing Control

The Timing Control block contains a programmable Baud Rate Generator (BRG) which is able to accept external Transmit ( $\overline{\mathrm{TxC}}$ ) or Receive ( $\overline{\mathrm{RxC}}$ ) clocks or to divide external clock (BRCLK) for controlling data transfers. The BRCLK input allows the user to program one of 16 commonly used baud rates.

## Operating Control

The Operation Control block contains four registers; Mode Registers 1 and 2, (MR1, MR2) the Command Register (CR) and Status Register (SR). These registers are used to store configuration and operation commands from the CPU. They generate the necessary internal control signals for proper device operation, and maintain status information for the CPU.

## Modem Control

The modem control section provides interfacing for three input signals and three output signals used for "handshaking" and status indication between the CPU and a modem.

## SYN/DLE Control

This section contains control circuitry and three 8-bit registers storing the SYN1, SYN2, and DLE character provided by the CPU. These registers are used in the synchronous mode of operation to provide the characters required for synchronization, idle fill and data transparency.

## OPERATION

The EPCI's operation is determined by programming the Mode and Command Registers. Baud rate, asynchronous or synchronous communication, and SYN characters are determined before enabling the transmitter or receiver.

## Asynchronous Receiver Operation

After the Mode Registers are configured the receiver is enabled when the RxEN bit in the Command Register (CR2) is set to a 1 and $\overline{\mathrm{DCD}}$ is low. The EPCI then monitors the RxD input waiting for a high to low transition. If a transition is detected, the RxD input is again sampled one-half bit time later. If $R \times D$ is now high, a search for a valid start bit is begun again. If RxD is still low a valid start bit is assumed and the receiver continues to sample the RxD input at one bit time intervals until the correct number of data bits, parity bit and one stop bit have been assembled. The character is then transferred to the Receive Data Holding Register (RxHR); RxRDY in the status Register is set (SR1); the $\overline{\text { RxRDY }}$ output goes low. If the character length is less than 8 bits, the high order unused bits in the holding register are set to zero. The parity error, framing error, and overrun error status bits are strobed into the status register on the positive going edge of $\overline{\mathrm{R} \times \mathrm{C}}$ corresponding to the received character boundry. See Figure 6 and 8.
If the stop bit is present, the receiver will immediately begin its search for the next start bit. If the stop bit is absent (fram-
ing error), the receiver will interpret a space bit if it persists into the next bit time interval. If a break condition is detected ( RxD is low for the entire character as well as the stop bit), only one character consisting of all zeros (with the FE status bit set) will be transferred to the holding register. The RxD input must return to a high condition before a search for the next start bit begins. See Figure 9.
Pin 25 can be programmed as a Break Detect (BKDET) output by setting both bits 4 and 7 of Mode Register 2 (MR2). When these bits are set and a break is detected, the BKDET output will go high. If RxD returns high for at least one RxD time, BKDET will return low.

## Synchronous Receiver Operation

When the EPCI is programmed for synchronous operation the receiver will remain idle until the receiver enable bit (CR2) is set. At this time the EPCI enters the hunt mode. Data are shifted into the receive data shift register ( RxSR ) one bit at a time. The contents of RxSR are then compared to the contents of the SYN1 register. If the two are not equal, the next bit is shifted in and the comparison is repeated. When the two registers match, the hunt mode is terminated and character assembly mode begins. If single SYN operation is programmed, the SYN DETECT status bit is set. If double SYN operation is programmed, the first character assembled after SYN1 must be SYN2 in order for the SYN DETECT bit to be set. Otherwise the EPCI returns to the hunt mode. (Note that the sequence SYN1-SYN1-SYN2 will not achieve synchronization). See Figure 6.
When synchronization has been achieved, the EPCI continues to assemble characters and transfer them to the holding register, setting the RxRDY status bit and asserting the $\overline{\text { RXRDY }}$ output each time a character is transferred. The PE and OE status bits are set as appropriate. Further receipt of the appropriate SYN sequence sets the SYN DETECT status bit. If the SYN stripping mode is commanded, SYN characters are not transferred to the holding register. Note: the SYN characters used to establish initial synchronization are not transferred to the holding register in any case.
By setting MR24 (MR2 bit 4) and MR27 = 1 pin 9 ( $\overline{\mathrm{RxC}} / \mathrm{XSYNC}$ ) will be programmed as an external jam synchronization input. When XSYNC is selected internal SYN1, SYN1-SYN2 and DLE-SYN1 detection is disabled. Each positive going signal on XSYNC will cause the receiver to establish synchronization on the rising edge of the next RxC pulse. Character assembly will start with the RxD input at this edge. XSYNC must be lowered prior to the next rising edge of RxC. This external synchronization will cause the SYN DETECT status bit to be set until the status register is read. Refer to XSYNC timing diagram.

## ASYNCHRONOUS TRANSMITTER OPERATION

When the EPCI is programmed to transmit the transmitter will remain idle until $\overline{\mathrm{CTS}}$ is low and the TxEN bit (CRO) is set. The EPCI will respond by setting status register (SR) bit 0 and asserting the $\overline{T x R D Y}$ output. When the CPU writes a character into the transmit data holding register ( $T x H R$ ), SRO is reset and $\overline{\text { TxRDY }}$ returns high. The character is then transferred to the transmit shift register (TxSR) when it is idle or has completed transmission of the previous character. SRO is again set, and $\overline{T \times R D Y}$ goes low. See Figure 7.

In the asynchronous mode, the transmitter automatically sends a start bit followed by the programmed number of data bits, the least significant bit being sent first. It then appends an optional odd or even parity bit and the programmed number of stop bits. If, following transmission of the data bits, a new character is not available in the transmit holding register, the TxD output remains in the marking (high) condition and the TXEMT/DSCHG output and its corresponding status bit are asserted. Transmission resumes when the CPU loads a new character into the holding register. The transmitter can be forced to output a continuous low (BREAK) condition by setting CR3.

## SYNCHRONOUS TRANSMITTER OPERATION

When the EPCI is initially programmed for synchronous transmission it will remain in the idle state ( $\mathrm{R} \times \mathrm{D}$ high) until TxEN is set. At this point TxD remains high, $\overline{\text { TxRDY }}$ will go low and both will stay in this state until the first character (usually a SYN character) is written into the TxHR. This starts transmission, with $\overline{\mathrm{TxRDY}}$ going low each time a character is shifted from the TxHR to the TxSR. If $\overline{T x R D Y}$ is not serviced before the previous character is shifted out of the TxSR, the TxEMT output will go low and the EPCI will automatically fill the pending gap with SYN1, SYN1, SYN2 doublets, or DLESYN1 doublets, depending on the state of MR6 and MR17. Transmission will be continuous until TxEN is reset to 0 . See Figure 7.
If the send DLE bit (CR3) is set, the DLE character is automatically transmitted prior to the transmission of any character stored in the TxHR. Since this is a one time command, CR3 does not have to be reset.

## EPCI PROGRAMMING

Before data communications can be started the EPCI must be programmed by writing to its mode and command registers. Additionally, if synchronous communication has been selected the appropriate SYN1, SYN2 and DLE registers must be loaded. Reference the Register Addressing Table and Initialization Flow Chart for address requirements and programming procedure.

The Register Addressing table shows MR1 and MR2 at the same address. The EPCI has an internal pointer that initially directs the first read or write to MR1, then on the next access at that same address the pointer directs the operation to MR2. A similar sequence occurs for the SYN and DLE registers; first SYN1 then SYN2 then DLE. If more than the required number of accesses are made the internal pointer resets to the first register. The pointer is also reset to MR1 and SYN1 by a RESET input or a read of the Command Register, but unaffected by any other read or write operation.

## REGISTER FORMATS

The register formats are summarized in Figures 2 through 5. MR1 and MR2 define the general operating characteristics. The Command Register controls the basic operation defined by MR1 and MR2. The Status Register indicates the EPCI operating status and the condition of external inputs. These registers are cleared by a RESET input (SR6 and SR7 excepted).

## MODE REGISTER 1 (MR1)

MR11 and MR10 select the communication mode and baud rate multiplier. Note: the multiplier in asynchronous mode applies only if the external input option is selected by MR24 and MR25.
MR13 and MR12 select Character length. Character length does not include the parity bit, when selected, and does not include the start and stop bits in asynchronous operation.
MR14, when set, selects parity. A parity bit will be transmitted with each character, and a parity check will be performed on each character received.
MR15 selects either odd or even parity.
In the asynchronous mode MR16 and MR17 select the number of stop bits; $1,1.5$ or 2 . If 1 X baud rate is programmed 1.5 stop bits defaults to 1 on transmit.
In the synchronous mode MR17 controls the number of SYN characters used to establish synchronization, and the number of fill characters to be transmitted when TxRDY and $\overline{\text { TxEMT }}$ are 0.
MR16 controls selection of the transparent mode. When MR16 is set (transparent selected) DLE-SYN1 is used for character fill and SYN detect (SR 5), but the normal synchronization sequence is used to establish character sync. When transmitting in the synchronous transparent mode, a DLE character in the TxHR will cause a second DLE character to be transmitted. Note: if the send DLE command (CR3) is active when a DLE character is in the TxHR only one additional DLE will be transmitted.
The bits in the mode register affecting character assembly and disassembly (MR12-MR16) can be changed dynamically (during active receive/transmit operation). The character mode register affects both the transmitter and receiver; therefore in synchronous mode, changes should be made only in half duplex mode (RxEN = 1 or TxEN = 1 , but not both simultaneously = 1). In asynchronous mode, character changes should be made when RxEN and TxEN $=0$ or when TxEN = 1 and the transmitter is marking in half duplex mode ( $\mathrm{RxEN}=0$ ).
To effect assembly/disassembly of the next received/transmitted character, MR12-15 must be changed within $n$ bit times of the active going state of $\overline{\mathrm{RxRDY}} / \overline{\mathrm{TxRDY}}$. Transparent and non-transparent mode changes (MR16) must occur within $\mathrm{n}-1$ bit times of the character to be affected when the receiver or transmitter is active. ( $n=$ smaller of the new and old character lengths.)

## MODE REGISTER 2 (MR2)

MR20 through MR23 select the internal Baud Rate Generator (BRG). There are sixteen selectable rates for each version as outlined in Table 1.
MR24 through MR27 define the receive and transmit clock source and the function of pins 9 and 25. Reference Figure 3.

Table 2 SY2661 Register Addressing

| $\overline{\mathbf{C E}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | $\overline{\mathbf{R}} / \mathbf{W}$ | Function |
| :--- | :--- | :--- | :---: | :--- |
| 1 | X | X | X | Three-state Data Bus |
| 0 | 0 | 0 | 0 | Read Receive Holding Register (RxHR) |
| 0 | 0 | 0 | 1 | Write Transmit Holding Register (TxHR) |
| 0 | 0 | 1 | 0 | Read Status Register (SR) |
| 0 | 0 | 1 | 1 | Write SYN1/SYN2/DLE Registers |
| 0 | 1 | 0 | 0 | Read Mode Registers (MR1, MR1/MR2) |
| 0 | 1 | 0 | 1 | Write Mode Registers (MR1, MR1/MR2) |
| 0 | 1 | 1 | 0 | Read Command Register |
| 0 | 1 | 1 | 1 | Write Command Register |

EPCI Initialization Flow Chart



Figure 2. Mode Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  | - SEE BAUD RATE TABLES |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | TxC | RxC | PIN9 | PIN25 | MODE |
| 0 | 0 | 0 | 0 | E | E | TxC | $\mathrm{R} \times \mathrm{C}$ | SYNC/ASYNC |
| 0 | 0 | 0 | 1 | E | 1 | TxC | $1 \times$ | SYNC/ASYNC |
| 0 | 0 | 1 | 0 | 1 | E | 1x | RxC | SYNC/ASYNC |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 x | 1x | SYNC/ASYNC |
| 0 | 1 | 0 | 0 | E | E | TxC | RxC | SYNC/ASYNC |
| 0 | 1 | 0 | 1 | E | 1 | TxC | 16x | SYNC/ASYNC |
| 0 | 1 | 1 | 0 | 1 | E | 16x | RxC | SYNC/ASYNC |
| 0 | 1 | 1 | 1 | 1 | 1 | 16x | 16x | SYNC/ASYNC |
| 1 | 0 | 0 | 0 | 1 | E | XSYNC | RxC | SYNC |
| 1 | 0 | 0 | 1 | E | 1 | TxC | BKDET | ASYNC |
| 1 | 0 | 1 | 0 | 1 | E | XSYNC | RxC | SYNC |
| 1 | 0 | 1 | 1 | 1 | 1 | $1 \times$ | BKDET | ASYNC |
| 1 | 1 | 0 | 0 | 1 | E | XSYNC | RxC | SYNC |
| 1 | 1 | 0 | 1 | E | 1 | TxC | BKDET | ASYNC |
| 1 | 1 | 1 | 0 | 1 | E | XSYNC | RxC | SYNC |
| 1 | 1 | 1 | 1 | 1 | 1 | 16x | BKDET | ASYNC |

Figure 3. Mode Register 2

## COMMAND REGISTER (CR)

CRO (TxEN) will enable or disable the transmitter. When TxEN $=0$, TxD, $\overline{T \times R D Y}$ and $\overline{T x E M T}$ are all high, the transmitter is disabled. When TxEN goes active, $\overline{T \times R D Y}$ will go low requesting the first character to be written to the TxHR, and the TxD output will be enabled to transmit. When TxEN goes inactive, the UPCI will complete transmission of any charac-
ter still in the TxSR. TxD will then go to the marking state and $\overline{\text { TxRDY }}$ and TxEMT will go high. Refer to Transmit timing diagram.
CR1 controls the $\overline{\text { DTR }}$ output. The $\overline{\text { DTR }}$ output is a logical complement of CR1.
CR2 (RxEN) will enable or disable the receiver. When RxEN $=$ 0 , the receiver is in an idle mode with $\overline{R \times R D Y}$ high. A 0 to 1 transition of RxEN will initiate a start bit search in asynchronous mode or initiate the hunt mode in synchronous transmission. A 1 to 0 transition of RxEN immediately terminates receiver operation.
In the asynchronous mode setting CR3 will force the TxD output low (break condition) at the end of the current transmitted character. TxD will then remain low until CR3 is cleared; at that time TxD will go high for a minimum 1 bit time before resuming normal transmission.
In the synchronous mode setting CR3 will force the transmission of the DLE character prior to sending the character in the TxHR. Because this is a one-time command, bit 3 will automatically reset.
CR5 controls the state of the $\overline{\mathrm{RTS}}$ output. When CR5 $=1$, $\overline{\mathrm{RTS}}$ will go low and the transmit logic will be enabled. A 1 to 0 transition of CR5 will cause RTS to go high one TxC time after the last serial bit is transmitted, (if the TxSR was not already empty).
CR7 and CR6 provide four alternate modes of operation in both synchronous and asynchronous operation. When both bits are 0 normal operation is selected.
In the asynchronous mode, when only CR6 is set automatic echo mode is selected. Clocked, regenerated received data are automatically directed to the TxD line while normal receiver operation continues. The receiver must be enabled
(CR2 = 1), but the transmitter need not be enabled. CPU to receiver communications continues normally, but the CPU to transmitter link is disabled. Only the first character of a break condition is echoed. The TxD output will go high until the next valid start is detected. The following conditions are true while in automatic echo mode:

1. Data assembled by the receiver are automatically placed in the transmit holding register and retransmitted by the transmitter on the TxD output.
2. Transmit clock $=$ receive clock.
3. $\overline{\text { TxRDY }}$ output $=1$.
4. The $\overline{\text { TXEMT }} / \overline{\mathrm{DSCHG}}$ pin will reflect only the data set change condition.
5. The TxEN command (CRO) is ignored.

In the synchronous mode, when only CR6 is set automatic SYN/DLE stripping is performed. The state of MR17 and MR16 controls which characters are stripped. Reference Figure 6 for a detailed example of the characters stripped. Note: automatic stripping does not affect setting of the SYN and DLE detect status bits.
Two diagnostic modes are achievable in both synchronous and asynchronous operation; local loop back with CR7 $=1$ and CR6 $=0$, and remote loopback with both bits $=1$.

## Local Loop Back

1. The transmitter output is connected to the receiver input.
2. $\overline{\mathrm{DTR}}$ is connected to $\overline{\mathrm{DCD}}$ and $\overline{\mathrm{RTS}}$ is connected to $\overline{\mathrm{CTS}}$.
3. Transmit clock is connected to the receive clock.
4. The $\overline{\mathrm{DTR}}, \overline{\mathrm{RTS}}$ and $\overline{\mathrm{TxD}}$ outputs are held high.
5. The $\overline{C T S}, \overline{D C D}, \overline{D S R}$ and RxD inputs are ignored.

Note: CR bits 0,1 and 5 must be set, CR2 is a don't care.

## Remote Loop Back

1. Data assembled by the receiver are automatically placed in the transmit holding register and retransmitted by the transmitter on the TxD output.
2. Receive clock is connected to the transmit clock.
3. No data are sent to the local CPU, but the error status conditions (PE, OE, FE) are set.
4. The $\overline{\mathrm{RxRDY}}, \overline{\mathrm{TxRDY}}$, and $\overline{\mathrm{TxEMT}} / \overline{\mathrm{DSCHG}}$ outputs are held high.
5. CR1 (TXEN) is ignored.
6. All other signals operate normally.

## STATUS REGISTER

SRO is the transmitter ready (T×RDY) status, it is the logical complement of the TXRDY output. This bit indicates the state of the TxHR when the transmitter is enabled ( $\mathrm{TxEN}=1$ ). A 0 indicates TxHR is full, a 1 indicates TxHR is empty and requires servicing by the CPU. This bit is cleared by writing to TxHR or by disabling the transmitter ( $\mathrm{T} \dot{\mathrm{x} E N}=0$ ). Note: SRO is not set in either the auto echo or remote loop back modes.
SR1 is the receiver ready (RxRDY) status, it is the logical complement of the RxRDY output. This bit indicates the state of the RxHR when the receiver is enabled ( $\mathrm{RxEN}=1$ ). A 0 indicates the RxHR is empty, a 1 indicates the RxHR is full and requires servicing by the CPU. This bit is cleared by writing to the $T \times H R$ or by disabling the receiver. ( $\mathrm{RxEN}=0$ ).
SR2 indicates a change of state of either $\overline{D S R}$ or $\overline{D C D}$ or that the TxSR is empty. This bit is the logical complement of the $\overline{\text { TxEMT }} / \overline{\mathrm{DSCHG}}$ output. A read of the status register will clear bit 2 if a state change on $\overline{\mathrm{DSR}}$ or $\overline{\mathrm{DCD}}$ has occurred. If a


Figure 4. Command Register
second successive read of the status register indicates bit 2 $=0$, then $\overline{\mathrm{DCD}}$ or $\overline{\mathrm{DSR}}$ changed. If bit 2 is still set, then the TxSR is empty. Because the transmitter does not start until the first character has been written to the TxHR, TxEMT status will not be reflected until transmission of the first character is complete, TxEMT status is cleared by writing to the TxHR or disabling the transmitter. Note: TxEMT status will be set in synchronous mode even though "fill" characters are being transmitted.
SR3 when set reflects a parity error when parity checking is enabled in both the synchronous and asynchronous modes. In the synchronous transparent mode, $(\mathrm{MR16}=1)$ and the parity enable bit (MR14) is 0 , SR3 will then indicate DLE detect when set. This indicates that a character matching DLE register was received and the present character is neither SYN1 nor DLE. This bit is cleared when the next character following the above sequence is loaded into the RxHR, when the receiver is disabled or by a reset error command.

SR4 indicates an overrun error when set. An overrun condition exists when the CPU does not read the RxHR before the next received character is transferred to it. (The previous character is lost.) SR4 is cleared by the reset error command and when the receiver is disabled.
In the asynchronous mode SR5 indicates that the received character was not framed by a stop bit. If the RxHR is all 0's when bit 5 is set, a break condition was present. In synchronous non-transparent mode, it indicates receipt of the SYN1 character in single SYN mode or the SYN1-SYN2 pair in double SYN mode. In synchronous transparent mode this bit is set upon detection of the initial synchronizing characters (SYN1 or SYN1-SYN2) and after synchronization has been achieved, when a DLE-SYN1 pair is received. The bit is reset when the receiver is disabled, when the reset error command is given in asynchronous mode, and when the status register is read by the CPU in the synchronous mode.
SR6 and SR7 reflect the condition of the $\overline{\mathrm{DCD}}$ and $\overline{\mathrm{DSR}}$ inputs respectively. Their state is the logical complement of their respective inputs.


Figure 5. Status Register

SY2661

## ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Allowable Range |
| :--- | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | $-0.3^{\circ} \mathrm{V}$ to +7.0 V |
| Input/Output Voltage | $\mathrm{V}_{\text {IN }}$ | $-0.3^{\circ} \mathrm{V}$ to +7.0 V |
| Operating Temperature | $\mathrm{T}_{\mathrm{OP}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

All inputs contain protection circuitry to prevent damage to high static charges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS $V_{C C}=5.0 \mathrm{~V} \pm 5 \%, T_{A}=0-70^{\circ} \mathrm{C}$, unless otherwise noted

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Inpút Low Voltage | $\mathrm{V}_{\text {IL }}$ |  |  | 0.8 | V |
| Input Leakage Current $V_{\text {IN }}=0 \text { to } 5.5 \mathrm{~V}$ | IN |  |  | 10 | $\mu \mathrm{A}$ |
| Input Leakage Current for High Impedance State | ITSI |  |  | 10 | $\mu \mathrm{A}$ |
| Output High Voltage: ILOAD $=-400 \mu \mathrm{~A}$ | VOH | 2.4 |  |  | V |
| Output Low Voltage: $\mathrm{ILOAD}^{\text {L }}=2.2 \mathrm{~mA}$ | VOL |  |  | 0.4 | V |
| Input Capacitance: $\mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}$ | $\mathrm{C}_{\text {IN }}$ |  |  | 20 | pF |
| Output Capacitance | COUT |  |  | 20 | pF |
| Power Dissipation ( $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ ) | $\mathrm{P}_{\mathrm{D}}$ |  |  | 800 | mW |

## RECEIVER/TRANSMITTER SIGNAL TIMING

## CLOCKS



TRANSMIT TIMING


## RECEIVE TIMING



| Symbol | Characteristic | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TR/TH | $\overline{\mathrm{TxC}}$ or $\overline{\mathrm{RxC}} \mathrm{HIGH}$ | 500 |  |  | ns |
| TR/TL | $\overline{\mathrm{TXC}}$ or $\overline{\mathrm{RxC}}$ LOW | 500 |  | 1.0 | ns |
| f R/T | $\overline{\mathrm{TxC}}$ or $\overline{\mathrm{RxC}}$ freq. | DC |  | 1.0 | MHz |
| TBRH | BRCLK HIGH | 70 |  |  | ns |
| TBRL | BRCLK LOW | 70 |  |  | ns |
| f BRG | BRCLK freq. [1] |  | 4,9152 |  | MHz |
| $\mathrm{T}_{\mathrm{RxS}}$ | RxD SETUP | 300 |  |  | ns |
| TR×H | R×D HOLD | 350 |  |  | ns |
| TTxD | TxD DELAY FROM TxC |  |  | 650 | ns |
| Ttcs | SKEW TxD vs $\overline{T x C}$ $C_{L}=150 \mathrm{pF}$ |  | 0 |  | ns |

Note:

1. $\mathrm{F}_{\mathrm{BRG}}=4.9152$ applicable for -1 and $-2, F_{\mathrm{BRG}}=5.0688$ for -3 .

## READ/WRITE TIMING CHARACTERISTICS

$V_{C C}=5.0 \mathrm{~V} \pm 5 \%, T_{A}=0-70^{\circ} \mathrm{C}$, unless otherwise noted


| Symbol | Characteristic | MIN | MAX | UNIT |
| :--- | :--- | ---: | :--- | :---: |
| TCE | $\overline{\text { CE }}$ Pulse Width | 250 |  | ns |
| TCED | $\overline{\text { CE to } \overline{\text { CE Delay }}}$ | 600 |  | ns |
| TSET | Address and $\bar{R} / W$ | 10 |  | ns |
|  | Set Up |  |  |  |
| THLD | Address and $\bar{R} /$ W Hold | 10 |  | ns |
| TDS | Write Data Set Up | 150 |  | ns |
| TDH | Write Data Hold | 0 |  | ns |
| TDD | Read Data Delay |  | 200 | ns |
|  | $C_{L}=150 \mathrm{pF}$ |  |  |  |
| TDF | READ DATA HOLD |  | 100 | ns |
|  | $C_{L}=150 \mathrm{pF}$ |  |  |  |

Table 3 Effect of MR17 and MR16 on Character Fill and Character Stripping (Synchronous Mode)

| MR17 | MR16 | Mode | Synchronizing Sequence | Character Fill | $\begin{aligned} & \text { Character(s) } \\ & \text { Stripped CR7 }=0, \text { CR6 }=1 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Double SYN Normal | SYN1-SYN2 | SYN1-SYN2 | SYN1 <br> SYN1-SYN2[1] |
| 1 | 0 | Single SYN Normal | SYN1 | SYN1 | SYN1[1] |
| 0 | 1 | Double SYN <br> Transparent | SYN1-SYN2 | DLE-SYN1 | DLE-SYN1 ${ }^{[1]}$ <br> SYN1-SYN2 ${ }^{[1]}$ (Only Initial Synchronizing Sequence) <br> DLE (also Sets SR3 if Parity Disabled and it is not Following a DLE or SYN1) <br> In a DLE-DLE Sequence Only the First DLE is Stripped |
| 1 | 1 | Single SYN <br> Transparent | SYN1 | DLE-SYN1 | DLE-SYN1 ${ }^{[1]}$ <br> SYN1 (only Initial Synchronizing Sequence) DLE and DLE-DLE same as Double SYN Transparent |

Note:

1. Symbol indicates SYN DET status set upon detection of initial synchronizing characters and after SYNC has been achieved by detection of a DLE-SYN1 pair


SYNCHRONOUS MODE 7-BIT CHARACTER, NO PARITY
м м
$\overline{\mathrm{RTS}}$
стs


Figure 7. Transmitter Operation Timing Diagram


Figure 8. Asynchronous Receiver Operation with Loss of $\overline{\mathrm{DCD}}$ or Disabling RxEN


SR BIT 5
FRAMING ERROR


BKDET


Figure 9. Framing Error and Break Detection Timing

## PACKAGE OUTLINES



- Single $5 \mathrm{~V} \pm 5 \%$ power supply
- N channel, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- Use with any type or speed memory
- Bi-directional Data Bus
- Instruction decoding and control
- Addressable memory range of up to 65 K bytes
- "Ready" input
- Direct memory access capability
- Bus compatible with MC6800
- Choice of external or on-board clocks
- $1 \mathrm{MHz}, 2 \mathrm{MHz}, 3 \mathrm{MHz}$ and 4 MHz operation
- On-chip clock options
* External single clock input
* Crystal time base input
- 40 and 28 pin package versions
- Pipeline architecture

The SY6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the SY6500 family are software compatible within the group and are bus compatible with the MC6800 product offering.
The family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs or crystals provide the time base. The external clock versions are geared for the multi-processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in $1 \mathrm{MHz}, 2 \mathrm{MHz}, 3 \mathrm{MHz}$ and 4 MHz maximum operating frequencies.

## MEMBERS OF THE FAMILY

| PART NUMBERS | CLOCKS | PINS | $\overline{\text { IRO }}$ | $\overline{\text { NMI }}$ | RYD | ADDRESSING |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SY6502 | On-Chip | 40 | $\checkmark$ | $\checkmark$ | $\checkmark$ | 64 K |
| SY6503 |  | 28 | $\checkmark$ | $\checkmark$ |  | 4 K |
| SY6504 | " | 28 | $\checkmark$ |  |  | 8 K |
| SY6505 | " | 28 | $\checkmark$ |  | $\checkmark$ | 4 K |
| SY6506 | " | 28 | $\checkmark$ |  |  | 4 K |
| SY6507 | " | 28 |  |  | $\checkmark$ | 8 K |
| SY6512 | External | 40 | $\checkmark$ | $\checkmark$ | $\checkmark$ | 64 K |
| SY6513 | " | 28 | $\sqrt{ }$ | $\checkmark$ |  | 4 K |
| SY6514 | $\stackrel{.}{ }$ | 28 | $\sqrt{ }$ |  |  | 8 K |
| SY6515 | . ${ }^{\prime}$ | 28 | $\sqrt{ }$ |  | $\checkmark$ | 4 K |

ORDERING INFORMATION


Only 6502 and 6512 are available in 3 and 4 MHz

## COMMENTS ON THE DATA SHEET

The data sheet is constructed to review first the basic "Common Characteristics" - those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.

## SY6500 INTERNAL ARCHITECTURE



NOTE:

1. CLOCK GENERATOR IS NOT INCLUDED ON SY651X.
2. ADDRESSING CAPABILITY AND CONTROL OPTIONS VARY WITH EACH OF THE SY6500 PRODUCTS.

## MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\text {CC }}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | -0.3 to +7.0 | V |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## COMMENT

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.
D.C. CHARACTERISTICS ( $\left.\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}\right)$
$\left(\emptyset_{1}, \emptyset_{2}\right.$ applies to SY651X, $\emptyset_{0}$ (in) applies to SY650X)

| Symbol | Characteristic | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | $\left.\begin{array}{l}\text { Input High Voltage } \\ \text { Logic and } \emptyset_{0} \text { (in) for } \\ \text { all } 650 X \text { devices }\end{array}\right\}$$\emptyset_{1}$ and $\emptyset_{2}$ only for <br> all $651 \times$ devices. Logic. <br> as $650 X$ $\quad\left\{\begin{array}{l}1,2,3 \mathrm{MHz} \\ 4 \mathrm{MHz}\end{array}\right.$ | $\begin{aligned} & +2.4 \\ & +3.3 \end{aligned}$ $V_{C C}-0.5$ | $\begin{gathered} V_{\mathrm{CC}} \\ \mathrm{~V}_{\mathrm{CC}} \\ \mathrm{~V}_{\mathrm{CC}}+0.25 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage  <br> Logic, $\emptyset_{\text {o (in) }}$ $(650 \mathrm{X})$ <br> $\emptyset_{1}, \emptyset_{2}$ $(651 \mathrm{X})$ | $\begin{aligned} & -0.3 \\ & -0.3 \end{aligned}$ | $\begin{aligned} & +0.4 \\ & +0.2 \end{aligned}$ | V |
| $I_{\text {IL }}$ | Input Loading $\begin{gathered} \left(\mathrm{V}_{\mathrm{in}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=5.25 \mathrm{~V}\right) \\ \text { RDY, S.O. } \end{gathered}$ | -10 | -300 | $\mu \mathrm{A}$ |
| $I_{\text {in }}$ | Input Leakage Current $\begin{aligned} & \left(\mathrm{V}_{\text {in }}=0 \text { to } 5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=0\right) \\ & \\ & \text { Logic (Excl. RDY, S.O.) } \\ & \emptyset_{1}, \emptyset_{2} \\ & \emptyset_{\mathrm{o} \text { (in) }} \end{aligned}$ | - | $\begin{gathered} 2.5 \\ 100 \\ 10.0 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| ${ }^{\text {TSI }}$ | Three-State (Off State) Input Current $\begin{gathered} \left(\mathrm{V}_{\mathrm{in}}=0.4 \text { to } 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=5.25 \mathrm{~V}\right) \\ \text { DBO-DB7 } \end{gathered}$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage $\begin{array}{rr} \left(I_{\text {LOAD }}=-100 \mu A d c, V_{c C}=4.75 \cdot \mathrm{~V}\right) & 1,2,3 \mathrm{MHz} \\ \text { SYNC, DBO-DB7, AO-A15, R/解 } & 4 \mathrm{MHz} \\ \hline \end{array}$ | $\begin{aligned} & 2.4 \\ & 2.0 \end{aligned}$ | - | $\begin{aligned} & V \\ & V \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage $\begin{array}{rrr} \left(I_{\text {LOAD }}=1.6 \mathrm{mAdc}, \mathrm{~V}_{\mathrm{cc}}=4.75 \mathrm{~V}\right) & 1,2,3 \mathrm{MHz} \\ \text { SYNC, DBO-DB7, AO-A15, R/W } & 4 \mathrm{MHz} \\ \hline \end{array}$ | $-$ | $\begin{aligned} & 0.4 \\ & 0.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation 1 MHz and 2 MHz <br> $\left(\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}\right)$ 3 MHz <br>  4 MHz | - | $\begin{aligned} & 700 \\ & 800 \\ & 900 \\ & \hline \end{aligned}$ | mW <br> mW <br> mW |
| $C$ $C_{\text {in }}$ $C_{\text {out }}$ $C_{\emptyset_{\text {o(in) }}}$ $C_{\emptyset_{1}}$ $C_{\emptyset_{2}}$ | Capacitance $\left(V_{\text {in }}=0, T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$ <br> $\overline{R E S}, \overline{N M I}$, RDY, $\overline{\mathrm{IRQ}}$, S.O., DBE <br> DB0-DB7 <br> AO-A15, R/W, SYNC | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 10 \\ & 15 \\ & 12 \\ & 15 \\ & 50 \\ & 80 \end{aligned}$ | pF |

TIMING DEFINITIONS, COMPOSITE TIMING DIAGRAM (See note at bottom of page 5) SY651X INPUT CLOCK TIMING


SY650X INPUT CLOCK TIMING


SY65XX TIMING (See note at bottom of page 5)


## DYNAMIC OPERATING CHARACTERISTICS

$\left(V_{C C}=5.0 \pm 5 \%, T_{A}=0^{\circ}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | 1 MHz |  | 2 MHz |  | 3 MHz |  | 4 MHz |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min． | Max． | Min． | Max． | Min． | Max． | Min． | Max． |  |
| $\begin{aligned} & 651 \mathrm{X} \\ & \text { Cycle Time } \end{aligned}$ | Tcyc | 1.00 | 40 | 0.50 | 40 | 0.33 | 40 | 0.25 | 40 | $\mu \mathrm{S}$ |
| $\emptyset_{1}$ Pulse Width | $\mathrm{T}_{\text {PWH0 }}$ | 430 | － | 215 | － | 150 | － |  |  | ns |
| $\emptyset_{2}$ Pulse Width | $\mathrm{T}_{\mathrm{PWHO}_{2}}$ | 470 | － | 235 | － | 160 | － |  |  | ns |
| Delay Between $\emptyset_{1}$ and $\emptyset_{2}$ | TD | 0 | － | 0 | － | 0 | － |  |  | ns |
| $\emptyset_{1}$ and $\emptyset_{2}$ Rise and Fall Times ${ }^{[1]}$ | $\mathrm{T}_{\mathrm{R}}, \mathrm{T}_{\mathrm{F}}$ | 0 | 25 | 0 | 20 | 0 | 15 |  |  | ns |
| 650X <br> Cycle Time | $\mathrm{T}_{\text {CYC }}$ | 1.00 | 40 | 0.50 | 40 | 0.33 | 40 | 0.25 | 40 | $\mu \mathrm{S}$ |
| $\emptyset_{\text {O（IN）}}$ Low Time ${ }^{[2]}$ | $\mathrm{T}_{\mathrm{L} 0}$ 。 | 480 | － | 240 | － | 160 | － | 110 | － | ns |
| $\emptyset_{\text {（IN）}}$ High Time ${ }^{[2]}$ | $\mathrm{T}_{\mathrm{H} \text { 。 }}$ | 460 | － | 240 | － | 160 | － | 115 | － | ns |
| $\emptyset_{0}$ Neg to $\emptyset_{1}$ Pos Delay ${ }^{[5]}$ | $\mathrm{T}_{01+}$ | 10 | 70 | 10 | 70 | 10 | 70 | 10 | 70 | ns |
| $\emptyset_{0}$ Neg to $\emptyset_{2}$ Neg Delay ${ }^{[5]}$ | $\mathrm{T}_{02}$ | 5 | 65 | 5 | 65 | 5 | 65 | 5 | 65 | ns |
| $\emptyset_{0}$ Pos to $\emptyset_{1}$ Neg Delay ${ }^{[5]}$ | $\mathrm{T}_{01}$ | 5 | 65 | 5 | 65 | 5 | 65 | 5 | 65 | ns |
| $\emptyset_{0}$ Pos to $\emptyset_{2}$ Pos Delay ${ }^{[5]}$ | $\mathrm{T}_{02+}$ | 15 | 75 | 15 | 75 | 15 | 75 | 15 | 75 | ns |
| $\emptyset_{\text {O（IN）}}$ Rise and Fall Time ${ }^{[1]}$ | $\mathrm{T}_{\text {RO }}, \mathrm{T}_{\mathrm{FO}}$ | 0 | 30 | 0 | 20 | 0 | 15 | 0 | 10 | ns |
| $\emptyset_{1}$（Out）Pulse Width | $\mathrm{T}_{\text {PWH }}{ }_{1}$ | $\mathrm{T}_{\mathrm{L} 0_{0}}-20$ | $\mathrm{T}_{\mathrm{L} 0 \text { 。 }}$ | $\mathrm{T}_{\mathrm{L} 0_{0}}$－20 | $\mathrm{T}_{\mathrm{L} \emptyset_{\text {o }}}$ | $\mathrm{T}_{\mathrm{L}_{0}}-20$ | $\mathrm{T}_{\mathrm{L} 0_{0}}$ | $\mathrm{T}_{\mathrm{L} \varphi_{0}}-20$ | $\mathrm{T}_{\mathrm{L} 0 \text { o }}$ | ns |
| $\emptyset_{2(0 U T)}$ Pulse Width | $\mathrm{T}_{\mathrm{PWH} \mathrm{I}_{2}}$ | $\mathrm{T}_{\mathrm{L} 0_{0}}-40$ | $T_{L 0_{0}}-10$ | $\mathrm{T}_{\mathrm{L} 0_{0}}-40$ | $\mathrm{T}_{\mathrm{L} 0_{0}}-10$ | $\mathrm{T}_{\mathrm{L} \theta_{0}}-40$ | $\mathrm{T}_{\mathrm{Lo}}$－ 10 | $\mathrm{T}_{\mathrm{L} \emptyset_{0}}-40$ | $T_{L \omega_{0}}-10$ | ns |
| Delay Between $\emptyset_{1}$ and $\emptyset_{2}$ | $\mathrm{T}_{\mathrm{D}}$ | 5 | － | 5 | － | 5 | － | 5 |  | ns |
| $\emptyset_{1}$ and $\emptyset_{2}$ Rise and Fall Times ${ }^{[1,3]}$ | $\mathrm{T}_{\mathrm{R}}, \mathrm{T}_{\mathrm{F}}$ | － | 25 | － | 25 | － | 15 | － | 15 | ns |
| $\begin{aligned} & \text { 650X, 651X } \\ & \text { R/W Setup Time } \end{aligned}$ | $\mathrm{T}_{\text {RWs }}$ | － | 225 | － | 140 | － | 110 | － | 90 | ns |
| $R / \bar{W}$ Hold Time | $\mathrm{T}_{\text {RWH }}$ | 30 | － | 30 | － | 15 | － | 10 | － | ns |
| Address Setup Time | $\mathrm{T}_{\text {ADS }}$ | － | 225 | － | 140 | － | 110 | － | 90 | ns |
| Address Hold Time | $\mathrm{T}_{\text {ADH }}$ | 30 | － | 30 | － | 15 | － | 10 | － | ns |
| Read Access Time | $\mathrm{T}_{\text {ACC }}$ | － | 650 | － | 310 | － | 170 | － | 110 | ns |
| Read Data Setup Time | $\mathrm{T}_{\text {DSU }}$ | 100 | － | 50 | － | 50 | － | 50 | － | ns |
| Read Data Hold Time | $\mathrm{T}_{\mathrm{HR}}$ | 10 | － | 10 | － | 10 | － | 10 | － | ns |
| Write Data Setup Time | $\mathrm{T}_{\text {MDS }}$ | 20 | 175 | 20 | 100 | 20 | 75 | － | 70 | ns |
| Write Data Hold Time | $\mathrm{T}_{\mathrm{HW}}$ | 60 | 150 | 60 | 150 | 30 | 130 | 20 | － | ns |
| Sync Setup Time | $\mathrm{T}_{\text {SYS }}$ | － | 350 | － | 175 | － | 100 | － | 90 | ns |
| Sync Hold Time | $\mathrm{T}_{\text {SYH }}$ | 30 | － | 30 | － | 15 | － | 15. | － | ns |
| RDY Setup Time ${ }^{[4]}$ | $\mathrm{T}_{\text {RS }}$ | 200 | － | 200 | － | 150 | － | 120 | － | ns |

NOTES：

1．Measured between $10 \%$ and $90 \%$ points on waveform．

2．Measured at $50 \%$ points．
3． Load $=1$ TTL load +30 pF ．
4．RDY must never switch states within $T_{R S}$ to end of $\emptyset_{2}$ ．

6．The 2 MHz devices are identified by an＂$A$＂ suffix．
7．The 3 MHz devices are identified by a＂$B$＂ suffix．
8．The 4 MHz devices are identified by a＂ C ＂ suffix．

5． $\operatorname{Load}=100 \mathrm{pF}$ ．

## TIMING DIAGRAM NOTE：

Because the clock generation for the SY650X and SY651X is different，the two clock timing sections are referenced to the main timing diagram by three reference lines marked REF＇$A$＇，REF＇$B$＇and REF＇$C$＇．Reference between the two sets of clock timings is without meaning．Timing parameters are referred to these lines and scale variations in the diagrams are of no consequence．

## PIN FUNCTIONS

## Clocks $\left(\emptyset_{1}, \emptyset_{2}\right)$

The SY651X requires a two phase non-overlapping clock that runs at the $\mathrm{V}_{\mathrm{cc}}$ voltage level.
The SY650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled. Clock generator circuits are shown elsewhere in this data sheet.

Address Bus ( $\mathrm{A}_{0}-\mathrm{A}_{15}$ ) (See sections on each micro for respective address lines on those devices.)
These outputs are TTL compatible, capable of driving one standard TTL load and 130 pF .

## Data Bus ( $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ )

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are three-state buffers, capable of driving one standard TTL load and 130 pF .

## Data Bus Enable (DBE)

This TTL compatible input allows external control of the three-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two $\left(\emptyset_{2}\right)$ clock, thus allowing data output from microprocessor only during $\emptyset_{2}$. During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low. This signal is available on the SY6512, only.

## Ready (RDY)

This input signal allows the user to halt the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one $\left(\emptyset_{1}\right)$ will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two $\left(\emptyset_{2}\right)$ in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If ready is low during a write cycle, it is ignored until the following read operation. Ready transitions must not be permitted during $\emptyset_{2}$ time.

## Interrupt Request ( $\overline{\mathbf{R Q}}$ )

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A $3 \mathrm{~K} \Omega$ external resistor should be used for proper wire-OR operation.

## Non-Maskable Interrupt ( $\overline{\mathrm{NMI})}$

A negative going transition on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.
$\overline{\mathrm{NMI}}$ is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for $\overline{\mathrm{RO}}$ will be performed, regardless of the state interrupt mask flag. The vestor address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.
$\overline{\mathrm{NMI}}$ also requires an external $3 \mathrm{~K} \Omega$ resistor to $\dot{V}_{\mathrm{cc}}$ for proper wire-OR operations.

Inputs $\overline{\mathrm{RQ}}$ and $\overline{\mathrm{NMI}}$ are hardware interrupts lines that are sampled during $\emptyset_{2}$ (phase 2) and will begin the appropriate interrupt routine on the $\emptyset_{1}$ (phase 1) following the completion of the current instruction.

## Set Overflow Flag (S.O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of $\emptyset_{1}$.

## SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during $\emptyset_{1}$ of an OP. CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the $\emptyset_{1}$ clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

## Reset ( $\overline{\mathrm{RES}}$ )

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.
After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.
After $V_{c c}$ reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the $R / \bar{W}$ and SYNC signal will become valid.
When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

## Read/Write (R/W)

This output signal is used to control the direction of data transfers between the processor and other circuits on the data bus. A high level on $R / \bar{W}$ signifies data into the processor; a low is for data transfer out of the processor.

## PROGRAMMING CHARACTERISTICS <br> INSTRUCTION SET - ALPHABETIC SEQUENCE



## ADDRESSING MODES

## Accumulator Addressing

This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

## Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

## Absolute Addressing

In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65 K bytes of addressable memory.

## Zero Page Addressing

The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

## Indexed Zero Page Addressing - ( $\mathrm{X}, \mathrm{Y}$ indexing)

This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, $X$ " or "Zero Page, Y." The effective address is calcuated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

## Indexed Absolute Addressing - ( $\mathrm{X}, \mathrm{Y}$ indexing)

This form of addressing is used in conjunction with $X$ and $Y$ index register and is referred to as "Absolute, $X$," and "Absolute, Y." The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

## Implied Addressing

In the implied addressing mode, the address containing , the operand is implicitly stated in the operation code of the instruction.

## Relative Addressing

Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.
The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

## Indexed Indirect Addressing

In indexed indirect addressing (referred to as (Indirect, X$)$ ), the second byte of the instruction is added to the contents of the $X$ index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

## Indirect Indexed Addressing

In indirect indexed addressing (referred to as (Indirect), Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

## Absolute Indirect

The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.


INSTRUCTION SET - OP CODES, EXECUTION TIME, MEMORY REQUIREMENTS



SY6502-40 Pin Package


## Features

- 65K Addressable Bytes of Memory
- $\overline{\mathrm{RO}}$ Interrupt - $\overline{\mathrm{NMI}}$ Interrupt
- On-the-chip Clock
$\checkmark$ TTL Level Single Phase Input
$\checkmark$ Crystal Time Base Input
- SYNC Signal (can be used for single instruction execution)
- RDY Signal
(can be used for single cycle execution)
- Two Phase Output Clock for Timing of Support Chips


## SY6503-28 Pin Package



SY6504 \& SY6507-28 Pin Package



SY6506-28 Pin Package

| RES 51 | ${ }_{28} \square^{a_{2}(\text { OUT }}$ | Features |
| :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{ss}} \mathrm{C}_{2}$ |  |  |
| $0_{1}$ (out) ${ }^{3}$ | ${ }^{26}$ P//W | - 4 K Addressable Bytes of Memory (AB00-AB11) |
| $\overline{\mathrm{R}} \mathrm{C}_{4}$ | 25 Dвво | - 4K Addressable Bytes of Memory (ABOO-ABIT) |
| $\mathrm{vcc}^{\text {c }} \mathrm{H}^{5}$ | ${ }^{24} \mathrm{P}^{\text {DB1 }}$ | - On-the-chip Clock |
| ${ }_{\text {ABO }}{ }^{6}$ | ${ }^{23}$ DB2 |  |
| ${ }^{\text {a } 120} \mathrm{C}^{7}$ | $22{ }^{2}$-83 | - IRQ Interrupt |
| ${ }^{\text {A82 }} \mathrm{C}^{8}$ | ${ }_{21} \mathrm{P}^{\text {D84 }}$ |  |
| Авз $\square^{9}$ | 20 D85 | - Two phases off |
| AB4 $\square^{10}$ | ${ }^{19} \square^{\text {D86 }}$ |  |
| ${ }^{\text {AB5 }}{ }^{11}$ | 18 ¢087 | - 8 Bit Bi-Directional Data Bus |
| AB6 ${ }^{12}$ | 17 Əabı1 |  |
| ${ }^{\text {A } 7} \square^{13}$ | ${ }_{16}$ abio |  |
| ${ }^{\text {AB8 }}$ | 15 AB9 |  |

## SY6512-40 Pin Package



## SY6513－28 Pin Package

| $v_{s s}$［1 | 28 | $\square \overline{\mathrm{RES}}$ |
| :---: | :---: | :---: |
| $\varnothing_{1} \square_{2}$ | 27 | $\square \square^{\circ}$ |
| $\overline{\mathrm{IRO}} \mathrm{C}^{3}$ | 26 | 口 $\mathrm{R} / \bar{W}$ |
| तला | 25 | ］DB0 |
| $\mathrm{v}_{\mathrm{cc}} \mathrm{C} 5$ | 24 | $\square \mathrm{DB1}$ |
| $A B 0-$ | 23 | 万DB2 |
| $A B 1-$ | 22 | －DB3 |
| $A B 2 \square 8$ | 21 | ］DB4 |
| $\mathrm{AB3}^{-}$ | 20 | ］DB5 |
| AB4 -10 | 19 | －DB6 |
| AB5－ 11 | 18 | －DB7 |
| AB6［ 12 | 17 | $\square \mathrm{AB} 11$ |
| AB7 $\square^{13}$ | 16 | $\square A B 10$ |
| AB8 14 | 15 | $\square \mathrm{AB9}$ |

## Features

－4K Addressable Bytes of Memory（AB00－AB11）
－Two phase clock input
－IRQ Interrupt
－$\overline{\text { NMI }}$ Interrupt
－ 8 Bit Bi－Directional Data Bus

SY6514－28 Pin Package

| $\mathrm{vss}^{\text {S }} 1$ | 28 | $\square \overline{\mathrm{RES}}$ |
| :---: | :---: | :---: |
| $\emptyset_{1} \mathrm{C}_{2}$ | 27 | $\square \square^{\circ}$ |
| 阿 3 | 26 | $\square \mathrm{R} / \overline{\mathrm{w}}$ |
| $\mathrm{vcc}^{\text {L }} 4$ | 25 | $\square \mathrm{DB0}$ |
| ABO 5 | 24 | $\square \mathrm{DB1}$ |
| AB1 6 | 23 | $\square \mathrm{DB2}$ |
| $A B 2{ }^{-1}$ | 22 | DB3 |
| AB3 $\square^{8}$ | 21 | DB4 |
| AB4 ${ }_{\square} 9$ | 20 | DB5 |
| AB5 10 | 19 | $\square \mathrm{DB6}$ |
| AB6 11 | 18 | ］DB7 |
| AB7 12 | 17 | $\square A B 12$ |
| AB8 13 | 16 | $\square A B 11$ |
| AB9 14 | 15 | $\square \mathrm{AB} 10$ |

## Features

－8K Addressable Bytes of Memory（AB00－AB12）
－Two phase clock input
－$\overline{\mathrm{RQ}}$ Interrupt
－ 8 Bit Bi－Directional Data Bus

SY6515－28 Pin Package

| $\mathrm{vss}^{\text {L }} 1$ | 28 | $\square \overline{\mathrm{RES}}$ |
| :---: | :---: | :---: |
| RDY ${ }_{2}$ | 27 | $\square \square_{2}$ |
| $\emptyset_{1}{ }^{-1}$ | 26 | 口 $\mathrm{R} / \overline{\mathrm{w}}$ |
| IROC4 | 25 | 口DB0 |
| $\mathrm{Vcc}_{\mathrm{cc}} 5$ | 24 | $\square \mathrm{DB1}$ |
| ABO 6 | 23 | 万DB2 |
| AB1－7 | 22 | ］DB3 |
| $A B 2$ | 21 | ПDB4 |
| $A B 3{ }^{-1}$ | 20 | 万DB5 |
| $A B 4-10$ | 19 | ］DB6 |
| $A B 5-11$ | 18 | 万DB7 |
| $A B 6$ | 17 | －AB11 |
| $A B 7$ | 16 | $\square A B 10$ |
| AB8 14 | 15 | $\square A B 9$ |

Features
－4K Addressable Bytes of Memory（AB00－AB11）
－Two phase clock input
－$\overline{\mathrm{RQ}}$ Interrupt
－ 8 Bit Bi－Directional Data Bus

## CLOCK GENERATION CIRCUITS* * For further details refer to Synertek SY6500 Applications Information Note AN2. Crystals used are CTS Knight MP Series or equivalents. (Series Mode)



- Single $5 \mathrm{~V} \pm 5 \%$ power supply
- $N$ channel, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- Use with any type or speed memory
- Bi-directional Data Bus
- Instruction decoding and control
- Addressable memory range of up to 65 K bytes
- "Ready" input
- Direct memory access capability
- Bus compatible with MC6800
- Choice of external or on-board clocks
- 1 MHz and 2 MHz operation
- On-chip clock options
* External single clock input
* Crystal time base input
- 40 and 28 pin package versions
- Pipeline architecture
- Operation over wide temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

The SYE6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the SYE6500 family are software compatible within the group and are bus compatible with the MC6800 product offering.
The family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs or crystals provide the time base. The external clock versions are geared for the multi-processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz and 2 MHz maximum operating frequencies.

## MEMBERS OF THE FAMILY

| PART NUMBERS |  |  | CLOCKS | PINS | IRQ | NMI | RDY | ADDRESSING |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Plastic | Cerdip | Ceramic |  |  |  |  |  |  |
| SYEP6502 | SYED6502 | SYEC6502 | On-Chip | 40 | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | 16 (64 K) |
| SYEP6503 | SYED6503 | SYEC6503 | " | 28 | $\checkmark$ | $\sqrt{ }$ |  | 12 (4 K) |
| SYEP6504 | SYED6504 | SYEC6504 | " | 28 | $\checkmark$ |  |  | 13 (8 K) |
| SYEP6505 | SYED6505 | SYEC6505 | " | 28 | $\sqrt{ }$ |  | $\sqrt{ }$ | 12 (4 K) |
| SYEP6506 | SYED6506 | SYEC6506 | " | 28 | $\sqrt{ }$ |  |  | 12 (4K) |
| SYEP6507 | SYED6507 | SYEC6507 | " | 28 |  |  | $\sqrt{ }$ | 13 (8K) |
| SYEP6512 | SYED6512 | SYEC6512 | External | 40 | $\checkmark$ | $\checkmark$ | $\checkmark$ | 16 (64 K) |
| SYEP6513 | SYED6513 | SYEC6513 | " | 28 | $\sqrt{ }$ | $\sqrt{ }$ |  | 12 (4K) |
| SYEP6514 | SYED6514 | SYEC6514 | " | 28 | $\sqrt{ }$ |  |  | 13 (8K) |
| SYEP6515 | SYED6515 | SYEC6515 | " | 28 | $\sqrt{ }$ |  | $\sqrt{ }$ | 12 (4K) |

## D.C. CHARACTERISTICS

## MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\text {CC }}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | -0.3 to +7.0 | V |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## COMMENT

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.
D.C. CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$
( $\phi_{1}, \phi_{2}$ applies to SYE651X, $\phi_{0}$ (in) applies to SYE650X)

| Symbol | Characteristic | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ |   <br>   <br>  Input High Voltage <br>  (69ic, $\emptyset_{\mathrm{o} \text { (in) }}$ <br> $\emptyset_{1}, \emptyset_{2}$ $(651 \mathrm{X})$ | $\begin{gathered} +2.4 \\ V_{c c}-0.5 \end{gathered}$ | $\begin{gathered} v_{c c} \\ v_{c c}+0.25 \end{gathered}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage   <br>  Logic, $\emptyset_{\text {o (in) }}$ $(650 X)$ <br> $\emptyset_{1}, \emptyset_{2}$ $(651 X)$  | $\begin{aligned} & -0.3 \\ & -0.3 \end{aligned}$ | $\begin{aligned} & +0.4 \\ & +0.2 \end{aligned}$ | V |
| IIL | Input Loading $\begin{gathered} \left(\mathrm{V}_{\mathrm{in}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=5.25 \mathrm{~V}\right) \\ \text { RDY, S.O. } \end{gathered}$ | -10 | -300 | $\mu \mathrm{A}$ |
| $I_{\text {in }}$ | Input Leakage Current $\begin{aligned} \left(\mathrm{V}_{\text {in }}=\right. & \left.0 \text { to } 5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=0\right) \\ & \text { Logic (Excl. RDY, S.O.) } \\ \emptyset_{1}, \emptyset_{2} & (651 \mathrm{X}) \\ \emptyset_{\mathrm{o} \text { (in) }} & (650 \mathrm{X}) \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 100 \\ & 10.0 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| ${ }^{\text {TSI }}$ | Three-State (Off State) Input Current $\begin{gathered} \left(\mathrm{V}_{\mathrm{in}}=0.4 \text { to } 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=5.25 \mathrm{~V}\right) \\ \text { DBO-DB7 } \end{gathered}$ | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage $\begin{aligned} &\left(l_{\text {LOAD }}=\right.\left.-100 \mu \mathrm{Adc}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}\right) \\ & \text { SYNC, DB0-DB7, A0-A15, R/W } \end{aligned}$ | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | O itput Low Voltage $\left(I_{\text {LOAD }}=1.6 \mathrm{mAdc}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}\right)$ SYNC, DB0-DB7, AO-A15, R/W | - | 0.4 | V |
| $P_{\text {D }}$ | Power Dissipation  <br> 1 MHz and 2 MHz $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | - | 700 | mW |
| $C$ $C_{\text {in }}$ $C_{\text {out }}$ $C_{\emptyset_{\text {o (in) }}}$ $C_{\emptyset_{1}}$ $C_{\emptyset_{2}}$ | $\begin{aligned} & \text { Capacitance } \\ & \left(V_{\text {in }}=0, T_{A}=25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}\right) \\ & \overline{R E S}, \overline{N M I}, R D Y, \overline{I R Q}, S . O ., D B E \\ & \\ & \text { DBO-DB7 } \\ & \text { AO-A15, R/W, SYNC } \\ & \emptyset_{o \text { (in })} \\ & \emptyset_{1} \\ & \emptyset_{2} \\ & (650 X) \\ & \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 15 \\ & 12 \\ & 15 \\ & 50 \\ & 80 \end{aligned}$ | pF |

Note: $\overline{\mathrm{IRQ}}$ and $\overline{\mathrm{NMI}}$ require 3 K pull-up resistors.

Peripheral Interface Adapter (PIA)

PRODUCTS

- Direct Replacement for MC6820
- Automatic "Handshake"' Control of Data Transfers
- Single +5 V Power Supply
- Two 8-bit Bi-directional I/O Ports with Individual Data Direction Control
- CMOS-Compatible Peripheral Port A Lines
- Programmable Interrupt Capability
- Automatic Initialization on Power Up
- 1 and 2 MHz Versions

The SY6520 Peripheral Interface Adapter (PIA) is designed to provide a broad range of peripheral control to microcomputer systems. Control of peripheral devices is accomplished through two 8 -bit bi-directional

I/O ports. Each I/O line may be programmed to be either an input or an output. In addition, four peripheral control lines are provided to perform "handshaking" during data transfers.

BASIC SY6520 INTERFACE DIAGRAM


ORDERING INFORMATION

| Part Number | Package | Speed |
| :--- | :--- | :--- |
| SYC6520/6820 | Ceramic | 1 MHz |
| SYD6520/6820 | Cerdip | 1 MHz |
| SYP6520/6820 | Plastic | 1 MHz |
| SYC6520A/68B20 | Ceramic | 2 MHz |
| SYD6520A/68B20 | Cerdip | 2 MHz |
| SYP6520A/68B20 | Plastic | 2 MHz |

PIN ASSIGNMENTS


## MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :--- | :--- | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | -0.3 to +7.0 | V |
| Operating <br> Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage <br> Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.
D.C. CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$ unless otherwise noted)

| Characteristic | Symbol | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | +2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Input Low Voltage | $V_{\text {IL }}$ | -0.3 | +0.8 | V |
| Input Leakage Current $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \text { to } 5.0 \mathrm{~V} \\ & \mathrm{R} / \mathrm{W}, \overline{\text { Reset},} \mathrm{RS}_{0}, \mathrm{RS}_{1}, \mathrm{CS}_{0}, \mathrm{CS}_{1}, \overline{\mathrm{CS}_{2}}, \mathrm{CA}_{1}, \mathrm{CB}_{1}, \phi_{2} \end{aligned}$ | $\mathrm{I}_{\mathrm{IN}}$ | - | $\pm 2.5$ | $\mu \mathrm{A}$ |
| Three-State (Off State Input Current) $\begin{aligned} & \left(\mathrm{V}_{\mathrm{IN}}=0.4 \text { to } 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max \right), \mathrm{D}_{0}-\mathrm{D}_{7}, \mathrm{~PB}_{0}-\mathrm{PB}_{7}, \\ & \mathrm{CB}_{2} \end{aligned}$ | $\mathrm{I}_{\text {TSI }}$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Input High Current $\left(\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}\right), \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{CA}_{2}$ | $1_{\text {IH }}$ | -100 | - | $\mu \mathrm{A}$ |
| Input Low Current $\left(\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}\right), \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{CA}_{2}$ | $I_{\text {IL }}$ | - | 1.6 | mA |
| $\begin{aligned} & \text { Output High Voltage } \\ & \qquad\left(\mathrm{V}_{\mathrm{CC}}=\min , \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}\right) \end{aligned}$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | V |
| $\begin{aligned} & \text { Output Low Voltage } \\ & \qquad\left(\mathrm{V}_{\mathrm{CC}}=\min , \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\right) \end{aligned}$ | $\mathrm{V}_{\text {OL }}$ | - | +0.4 | V |
| Output High Current (Sourcing) $\begin{aligned} & \left(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.5 \mathrm{~V} \text {, the current for driving other than } \mathrm{TTL}\right. \text {, } \\ & \quad \text { e.g., Darlington Base }), \mathrm{PB}_{0}-\mathrm{PB}_{7}, \mathrm{CB}_{2} \end{aligned}$ | ${ }^{1} \mathrm{OH}$ | $\begin{array}{r} -100 \\ -1.0 \end{array}$ | $-10$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Low Current (Sinking) $\left(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}\right)$ | ${ }^{1} \mathrm{OL}$ | 1.6 | - | mA |
| Output Leakage Current (Off-State), $\overline{\mathrm{IRQA}}$, $\overline{\mathrm{IRQB}}$ | IOFF | - | 10 | $\mu \mathrm{A}$ |
| Power Dissipation ( $\left.\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}\right)$ | $\mathrm{P}_{\mathrm{D}}$ | - | 500 | mW |
| Input Capacitance $\begin{aligned} & \left(\mathrm{V}_{1 \mathrm{~N}}-0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right) \\ & \mathrm{D}_{0}-\mathrm{D}_{7}, \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{~PB}_{0}-\mathrm{PB}_{7}, \mathrm{CA}_{2}, \mathrm{CB}_{2} \\ & \mathrm{R} / \mathrm{W}, \overline{\text { Reset}}, \mathrm{RS}_{0}, \mathrm{RS}_{1}, \mathrm{CS}_{0}, \mathrm{CS}_{1}, \mathrm{CS}_{2}, \\ & \mathrm{CA}_{1}, \mathrm{CB}_{1}, \phi_{2} \end{aligned}$ | $\mathrm{C}_{\text {IN }}$ | - | $\begin{array}{r} 10 \\ 7.0 \\ 20 \\ \hline \end{array}$ | pF |
| Output Capacitance $\left(\mathrm{V}_{\mathrm{IN}}-0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$ | Cout | - | 10 | pF |

Note: Negative sign indicates outward current flow, positive indicates inward flow.

SY6520/6520A SY6820/68B20


Figure 1. Read Timing Characteristics


Figure 2. Write Timing Characteristics

SWITCHING CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | $\begin{aligned} & \text { SY6520 } \\ & \text { (1 MHz) } \end{aligned}$ |  | $\begin{aligned} & \text { SY6520A } \\ & (2 \mathrm{MHz}) \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| READ TIMING CHARACTERISTICS |  |  |  |  |  |  |
| Delay Time, Address Valid to $\phi_{2}$ Positive Transition | $\mathrm{T}_{\text {AEW }}$ | 180 | - | 90 | - | ns |
| Delay Time, $\phi_{2}$ Positive Transition to Data Valid on Bus | TEDR | - | 395 | - | 190 | ns |
| Peripheral Data Setup Time | TPDSU | 300 | - | 150 | - | ns |
| Data Bus Hold Time | THR | 10 | - | 10 | - | ns |
| Delay Time, $\phi_{2}$ Negative Transition to CA2 Negative Transition | TCA2 | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| Delay Time, $\phi_{2}$ Negative Transition to CA2 Positive Transition | $\mathrm{T}_{\mathrm{RS1}}$ | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| Rise and Fall Time for CA1 and CA2 Input Signals | $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| Delay Time from CA1 Active Transition to CA2 Positive Transition | TRS2 | - | 2.0 | - | 1.0 | $\mu \mathrm{s}$ |
| Rise and Fall Time for $\phi_{2}$ Input | $t_{r E}, t_{f E}$ | - | 25 | - | 25 | ns |
| WRITE TIMING CHARACTERISTICS |  |  |  |  |  |  |
| $\phi_{2}$ Pulse Width | $\mathrm{T}_{\mathrm{E}}$ | 0.440 | - | 0.200 | - | $\mu \mathrm{s}$ |
| Delay Time, Address Valid to $\phi_{2}$ Positive Transition | $\mathrm{T}_{\text {AEW }}$ | 180 | - | 90 | - | ns |
| Delay Time, Data Valid to $\phi_{2}$ Negative Transition | T ${ }_{\text {DSU }}$ | 300 | - | 150 | - | ns |
| Delay Time, Read/Write Negative Transition to $\phi_{2}$ Positive Transition | TWE | 130 | - | 65 | - | ns |
| Data Bus Hold Time | THW | 10 | - | 10 | - | ns |
| Delay Time, $\phi_{2}$ Negative Transition to Peripheral Data Valid | TPDW | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| Delay Time, $\phi_{2}$ Negative Transition to Peripheral Data Valid CMOS ( $\mathrm{V}_{\mathrm{CC}}-30 \%$ ) PA0-PA7, CA2 | Tcmos | - | 2.0 | - | 1.0 | $\mu \mathrm{s}$ |
| Delay Time, $\phi_{2}$ Positive Transition to CB2 Negative Transition | $\mathrm{T}_{\text {CB2 }}$ | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| Delay Time, Peripheral Data Valid to CB2 Negative Transition | TDC | 0 | 1.5 | 0 | 0.75 | $\mu \mathrm{s}$ |
| Delay Time, $\phi_{2}$ Positive Transition CB2 Positive Transition | $\mathrm{T}_{\mathrm{RS} 1}$ | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| Rise and Fall Time for CB1 and CB2 Input Signals | $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| Delay Time, CB1 Active Transition to CB2 Positive Transition | $\mathrm{T}_{\mathrm{RS} 2}$ | - | 2.0 | - | 1.0 | $\mu \mathrm{s}$ |
| Delay Time, $\phi_{2}$ Negative Transition to Read/Write Positive Transition | $\mathrm{T}_{\text {RW }}$ | 50 | - | 25 | - | ns |

## TEST LOAD



## INTERFACE SIGNAL DESCRIPTION

$\overline{\mathrm{RES}}$ (Reset)
This signal is used to initialize the PIA. A low signal on the $\overline{\operatorname{RES}}$ input causes all internal registers to be cleared.

## $\phi_{2}$ (Input Clock)

This input is the system $\phi_{2}$ clock and is used to trigger all data transfers between the microprocessor and the PIA.

## R/W (Read/Write)

This signal is generated by the microprocessor and is used to control the direction of data transfers. A high on the $\mathrm{R} / \overline{\mathrm{W}}$ signal permits the processor to read data supplied by the PIA; a low on the R/W signal permits the processor to Write into the PIA.

## $\overline{I R Q A}, \overline{I R Q B}$ (Interrupt Requests)

$\overline{I R Q A}$ and $\overline{\mathrm{IRQB}}$ are interrupt lines generated by the PIA for ports A and B respectively. These signals are active low signals and have open-drain outputs, thus allowing multiple IRQ signals from multiple PIA's to be wire-ORed together before connecting to the processor IRO signal input.

## $D_{0}-D_{7}$ (Data Bus)

These eight data bus lines are used to transfer data information between the processor and the PIA. These signals are bi-directional and are normally highimpedance except when selected for a read operation.

CSO, CS1, $\overline{\text { CS2 }}$ (Chip Selects)
The PIA is selected when CSO and CS1 are high and $\overline{\mathrm{CS} 2}$ is low. These three chip select lines are normally connected to the processor address lines either directly or through external decoder circuits.

## RS0, RS1 (Register Selects)

These two signals are used to select the various registers inside the PIA.

## INTERNAL ARCHITECTURE

The SY6520 is organized into two independent sections referred to as the "A Side" and the "B Side." Each section consists of a Control Register (CRA, CRB), Data Direction Register (DDRA, DDRB), Output Register (ORA, ORB), Interrupt Status Control and the buffers necessary to drive the Peripheral Interface buses. Figure 3 is a block diagram of the SY6520.


Figure 3. SY 6520 Block Diagram

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Figure 4. Control Registers

## Data Input Register

When the microprocessor writes data into the SY6520, the data which appears on the data bus during the Phase Two clock pulse is latched into the Data Input Register. It is then transferred into one of six internal registers of the SY6520 after the trailing edge of Phase Two. This assures that the data on the peripheral output lines will make smooth transitions from high to low or from low to high and the voltage will remain stable except when it is going to the opposite polarity.

## Control Registers (CRA and CRB)

Figure 4 illustrates the bit designation and functions in the Control Registers. The Control Registers allow the microprocessor to control the operation of the Interrupt Control inputs (CA1, CA2, CB1, CB2), and Peripheral Control outputs (CA2, CB2). Bit 2 in each register controls the addressing of the Data Direction Registers (DDRA, DDRB) and the Output Registers (ORA, ORB). In addition, two bits (bit 6 and 7) are provided in each control register to indicate the status of the interrupt input lines (CA1, CA2, CB1, CB2). These interrupt status bits (IRQA1, IRQB1) are normally interrogated by the microprocessor during the interrupt service routine to determine the source of an active interrupt. These are the interrupt lines which drive the interrupt input ( $\overline{\mathrm{RQ}}, \overline{\mathrm{NMI}}$ ) of the microprocessor.

## Data Direction Registers (DDRA, DDRB)

The Data Direction Registers allow the processor to program each line in the 8 -bit Peripheral I/O port to be either an input or an output. Each bit in DDRA controls the corresponding line in the Peripheral $A$
port and each bit in DDRB controls the corresponding line in the Peripheral B port. Placing a " 0 " in a bit position in the Data Direction Register causes the corresponding Peripheral I/O line to act as an input; a " 1 " causes it to act as an output.

## Peripheral Output Registers (ORA, ORB)

The Peripheral Output Registers store the output data which appears on the Peripheral I/O port. Writing a " 0 " into a bit in ORA causes the corresponding line on the Peripheral $A$ port to go low $(<0.4 \mathrm{~V})$ if that line is programmed to act as an output. A " 1 " causes the corresponding output to go high. The lines of the Peripheral B port are controlled by ORB in the same manner.

## Interrupt Status Control

The four interrupt/peripheral control lines (CA1, CA2, CB1, CB2) are controlled by the Interrupt Status Control logic (A, B). This logic interprets the contents of the corresponding Control Register, detects active transitions on the interrupt inputs and performs those operations necessary to assure proper operation of these four peripheral interface lines.

## Peripheral Interface Buffers (A, B) and Data Bus Buffers (DBB)

These Buffers provide the necessary current and voltage drive on the peripheral I/O ports and data bus to assure proper system operation and to meet the device specifications.

## FUNCTIONAL DESCRIPTION

Bit 2 (DDR) in each Control Register (CRA and CRB) controls the accessing to the Data Direction Register or the Peripheral interface. If bit 2 is a " 1 ", a Peripheral Output register (ORA, ORB) is selected, and if bit 2 is a " 0 ", a Data Direction Register (DDRA, DDRB) is selected. The Data Direction Register Access Control bit, together with the Register Select lines (RSO, RS1) selects the various internal registers as shown in Figure 5.

In order to write data into DDRA, ORA, DDRB, or ORB registers, bit 2 in the proper Control Register must first be set. The desired register may then be accessed with the address determined by the address interconnect technique used.

## Register Select Lines (RSO), (RS1)

These two register select lines are used to select the various registers inside the SY6520. These input lines are used in conjunction with internal control registers to select a particular register that is to be accessed by the microprocessor. These lines are normally connected to microprocessor address output lines. These lines operate in conjunction with the chip-select inputs to allow the microprocessor to address a single 8 -bit register within the microprocessor address space. This register may be an internal register (CRA, ORA, etc.) or it may be a Peripheral I/O port.

The processor may write directly into the Control Registers (CRA, CRB), the Data Direction Registers (DDRA, DDRB) and the Peripheral Output Registers (ORA, ORB). In addition, the processor may directly read the contents of the Control Registers and the Data Direction Registers. Accessing the Peripheral Output Register for the purpose of reading data back into the processor operates differently on the ORA and the ORB registers and therefore are discussed separately below.

## Reading the Peripheral A I/O Port

The Peripheral A I/O port consists of 8 lines which can be programmed to act as inputs or outputs. When programmed to act as outputs, each line reflects the contents of the corresponding bit in the Peripheral Output Register. When programmed to act as inputs, these lines will go high or low depending on the input data. The Peripheral Output Register (ORA) has no effect on those lines programmed to act as inputs. The eight lines of the Peripheral A I/O port therefore contain either input or output data depending on whether the line is programmed to act as an input or an output.

Performing a Read operation with RS1 $=0, \mathrm{RSO}=0$ and the Data Direction Register Access Control bit (CRA-2) $=1$, directly transfers the data on the Peripheral A I/O lines into the processor (via the data bus). This will contain both the input and output data. The processor must be programmed to recognize and interpret only those bits which are important to the particular peripheral operation being performed.

Since the processor always reads the Peripheral A I/O port pins instead of the actual Peripheral Output Register (ORA), it is possible for the data read into the processor to differ from the contents of the Peripheral Output Register for an output line. This is true when the $1 / O$ pin is not allowed to go to a full +2.4 V DC when the Peripheral Output register contains a logic 1. In this case, the processor will read a 0 from the Peripheral A pin, even though the corresponding bit in the Peripheral Output register is a 1.

## Reading the Peripheral B I/O Port

Reading the Peripheral B I/O port yields a combination of input and output data in a manner similar to the Peripheral A port. However, data is read directly from the Peripheral B Output Register (ORB) for

| Register <br> Select <br> Pin |  | Data Direction <br> Register Access <br> Control Bit |  |  |
| :---: | :---: | :---: | :---: | :--- |
| RS1 | RS0 | CRA-2 | CRB-2 | Register Selected |
| 0 | 0 | 1 | - |  |
| 0 | 0 | 0 | - | Data Direction Register A |
| 0 | 1 | - | - | Control Register A |
| 1 | 0 | - | 1 | Peripheral Interface B |
| 1 | 0 | - | 0 | Data Direction Register B |
| 1 | 1 | - | - | Control Register B |

Figure 5. Register Addressing
those lines programmed to act as outputs. It is therefore possible to load down the Peripheral B Output lines without causing incorrect data to be transferred back into the processor on a Read operation.

Interrupt Request Lines ( $\overline{\mathrm{RQA}}, \overline{\mathrm{IRQB})}$
The active low Interrupt Request lines (IRQA and $\overline{\text { (RQB) act to interrupt the microprocessor either di- }}$ rectly or through external interrupt priority circuitry. These lines are "open drain" and are capable of sinking 1.6 milliamps from an external source. This permits all interrupt request lines to be tied together in a "wired-OR" configuration. The " $A$ " and " $B$ " in the titles of these lines correspond to the " $A$ " peripheral port and the " $B$ " peripheral port. Hence each interrupt request line services one peripheral data port.

Each Interrupt Request line has two interrupt flag bits which can cause the Interrupt Request line to go low. These flags are bits 6 and 7 in the two Control Registers. These flags act as the link between the peripheral interrupt signals and the microprocessor interrupt inputs. Each flag has a corresponding interrupt disable bit which allows the processor to enable or disable the interrupt from each of the four interrupt inputs (CA1, CA2, CB1, CB2).
The four interrupt flags are set by active transitions of the signal on the interrupt input (CA1, CA2, CB1, CB2).

## Control of $\overline{\text { RQA }}$

Control Register A bit 7 is always set by an active transition of the CA1 interrupt input signal. Interrupting from this flag can be disabled by setting bit 0 in the Control Register A (CRA) to a logic 0. Likewise, Control Register A bit 6 can be set by an active transition of the CA2 interrupt input signal. Interrupting from this flag can be disabled by setting bit 3 in the Control Register to a logic 0.

Both bit 6 and bit 7 in CRA are reset by a "Read Peripheral Output Register $A^{\prime \prime}$ operation. This is defined as an operation in which the proper chip-select and register-select signals are provided to allow the processor to read the Peripheral A I/O port.

Control of $\overline{\text { IRQB }}$
Control of $\overline{\mathrm{IRQB}}$ is performed in exactly the same manner as that described above for $\overline{1 R Q A}$. Bit 7 in CRB is set by an active transition on CB1; interrupting from this flag is controlled by CRB bit 0 . Likewise, bit 6 in CRB is set by an active transition on CB2; interrupting from this flag is controlled by CRB bit 3.
Also, both bit 6 and bit 7 are reset by a "Read Peripheral B Output Register" operation.

| SUMMARY: |
| :---: |
| $\overline{\text { IROA }}$ goes low when CRA-7 $=1$ and $C R A-0=1$ or when CRA-6 $=1$ and CRA-3 $=1$ |
| $\begin{aligned} \overline{\mathrm{IROB}} \text { goes low when } \mathrm{CRB}-7 & =1 \text { and } C R B-0=1 \text { or } \\ \text { when } \mathrm{CRB}-6 & =1 \text { and } C R B-3 \end{aligned}=1$ |

It should be stressed at this point that the flags act as the link between the peripheral interrupt signals and the processor interrupt inputs. The interrupt disable bits allow the processor to control the interrupt function.

## Interface Between SY6520 and Peripheral Devices

The SY6520 provides two 8-bit bi-directional ports and 4 interrupt/control lines for interfacing to peripheral devices. These ports and the associated interrupt/ control lines are referred to as the " $A$ " side and the " $B$ " side. Each side has its own unique characteristics and will therefore be discussed separately below.

## Peripheral I/O Ports

The Peripheral A and Peripheral B I/O ports allow the microprocessor to interface to the input lines on the peripheral device by loading data into the Peripheral Output Register. They also allow the processor to interface with the peripheral device output lines by reading the data on the Peripheral Port input lines directly onto the data bus and into the internal registers of the processor.

## Peripheral A I/O Port (PAO-PA7)

Each of the Peripheral I/O lines can be programmed to act as an input or an output. This is accomplished by setting a " 1 " in the corresponding bit in the Data Direction Register for those lines which are to act as outputs. A " 0 " in a bit of the Data Direction Register causes the corresponding Peripheral I/O lines to act as an input.

The buffers which drive the Peripheral A I/O lines contain "passive" pull-ups as shown in Figure 6. These pull-up devices are resistive in nature and therefore allow the output voltage to go to $\mathrm{V}_{\mathrm{CC}}$ for a logic 1. The switches can sink a full 1.6 mA , making these buffers capable of driving one standard TTL load.
In the input mode, the pull-up devices shown in Figure 6 are still connected to the I/O pin and still supply current to this pin. For this reason, these lines represent one standard TTL load in the input mode.

## Peripheral B I/O Port (PBO-PB7)

The Peripheral B $1 / O$ port duplicates many of the functions of the Peripheral A port. The process of programming these lines to act as an input or an out-
put has been discussed previously. Likewise, the effect of reading or writing this port has been discussed. However, there are several characteristics of the buffers driving these lines which affect their use in peripheral interfacing.

The Peripheral B I/O port buffers are push-pull devices as shown in Figure 7. The pull-up devices are switched "OFF" in the " 0 " state and "ON" for a logic 1. Since these pull-ups are active devices, the logic " 1 " voltage is not guaranteed to go higher than +2.4 V . They are TTL compatible but are not CMOS compatible.

However, the active pull-up devices can source up to

1 mA at 1.5 V . This current drive capability is provided to allow direct connection to Darlington transistor switches. This allows very simple control of relays, lamps, etc.

Because these outputs are designed to drive transistors directly, the output data is read directly from the Peripheral Output Register for those lines programmed to act as inputs.

The final characteristic which is a function of the Peripheral B push-pull buffers is the high-impedance input state. When the Peripheral B I/O lines are programmed to act as inputs, the output buffer enters the high impedance state.


Figure 6. Port A Buffer Circuit ( $\mathrm{PA}_{0}-\mathrm{PA}_{7}$ )


Figure 7. Port B Buffer Circuit ( $\mathrm{PB}_{0}-\mathrm{PB}_{7}$ )

Interrupt Input/Peripheral Control Lines (CA1, CA2, CB1; CB2)
The four interrupt input/peripheral control lines provide a number of special peripheral control functions. These lines greatly enhance the power of the two general purpose interface ports (PAO-PA7, PBO-PB7). Figure 8 summarizes the operation of these control lines.

## Peripheral A Interrupt Input/Peripheral Control Lines (CA1, CA2)

CA1 is an interrupt input only. An active transition of the signal on this input will set bit 7 of the Control Register A to a logic 1. The active transition can be programmed by setting a " 0 " in bit 1 of the CRA if the interrupt flag (bit 7 of CRA) is to be set on a negative transition of the CA1 signal or a " 1 " if it is to be set on a positive transition.

NOTE: A negative transition is defined as a transition from a high to a low, and a positive transition is defined as a transition from a low to a high voltage.
Setting the interrupt flag will interrupt the processor through $\overline{\mathrm{IRQA}}$ if bit 0 of CRA is a 1 as described previously.
CA2 can act as a totally independent interrupt input or as a peripheral control output. As an input (CRA, bit $5=0$ ) it acts to set the interrupt flag, bit 6 of CRA, to a logic 1 on the active transition selected by bit 4 of CRA.

These control register bits and interrupt inputs serve the same basic function as that described above for CA1. The input signal sets the interrupt flag which serves as the link between the peripheral device and the processor interrupt structure. The interrupt disable bit allows the processor to exercise control over the system interrupts.

In the Output mode (CRA, bit $5=1$ ), CA2 can operate independently to generate a simple pulse each time the microprocessor reads the data on the Peripheral A I/O port. This mode is selected by setting CRA, bit 4 to a " 0 " and CRA, bit 3 to a " 1 ". This pulse output can be used to control the counters, shift registers, etc. which make sequential data available on the Peripheral input lines.

A second output mode allows CA2 to be used in conjunction with CA1 to "handshake" between the processor and the peripheral device. On the A side, this technique allows positive control of data transfers from the peripheral device into the microprocessor. The CA1 input signals the processor that data is available by interrupting the processor. The processor reads the data and sets CA2 low. This signals the peripheral device that it can make new data available.

The final output mode can be selected by setting bit 4 of CRA to a 1. In this mode, CA2 is a simple peripheral control output which can be set high or low by setting bit 3 of CRA to a 1 or a 0 respectively.

## Peripheral B Interrupt Input/Peripheral Control Lines

 (CB1, CB2)CB1 operates as an interrupt input only in the same manner as CA1. Bit 7 of CRB is set by the active transition selected by bit 0 of CRB. Likewise, the CB2 input mode operates exactly the same as the CA2 input modes. The CB2 output modes, CRB bit $5=1$, differ somewhat from those of CA2. The pulse output occurs when the processor writes data into the Peripheral B Output Register. Also, the "handshaking" operates on data transfers from the processor into the peripheral device.

## CA1/CB1 CONTROL

| CRA (CRB) |  | Active Transition <br> of Input Signal* | IRQA (IRQB) Interrupt Outputs |
| :---: | :---: | :---: | :--- |
| Bit 1 | Bit 0 |  | Disable - remain high |
| 0 | 0 | Negative | Enable - goes low when bit 7 in CRA (CRB) is set by active <br> transition of signal on CA1 (CB1) |
| 0 | 1 | Positive | Disable - remain high |
| 1 | 0 | Positive | Enable - as explained above |
| 1 | 1 |  |  |

*Note: Bit 7 of CRA (CRB) will be set to a logic 1 by an active transition of the CA1 (CB1) signal. This is independent of the state of Bit O in CRA (CRB).

CA2/CB2 INPUT MODES

| CRA (CRB) |  | Active Transition <br> of Input Signal* | IRQA (IRQB) Interrupt Outputs |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit 5 | Bit 4 |  | Negative | Disable - remains high |
| 0 | 0 | 0 | Negative | Enable - goes low when bit 6 in CRA (CRB) is set by active <br> transition of signal on CA2 (CB2) |
| 0 | 0 | 1 | Positive | Disable - remains high |
| 0 | 1 | 0 | Positive | Enable - as explained above |
| 0 | 1 | 1 |  |  |

* Note: Bit 6 of CRA (CRB) will be set to a logic 1 by an active transition of the CA2 (CB2) signal. This is independent of the state of Bit 3 in CRA (CRB).


## CA2 OUTPUT MODES

| CRA |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit 5 | Bit 4 | Bit 3 | Mode |  |
| 1 | 0 | 0 | "Handshake" <br> on Read | CA2 is set high on an active transition of the CA1 interrupt <br> input signal and set low by a microprocessor "Read A Data" <br> operation. This allows positive control of data transfers from <br> the peripheral device to the microprocessor. |
| 1 | 0 | 1 | Pulse Output | CA2 goes low for one cycle after a "Read A Data" operation. <br> This pulse can be used to signal the peripheral device that <br> data was taken. |
| 1 | 1 | 0 | Manual Output | CA2 set low |
| 1 | 1 | 1 | Manual Outjut | CA2 set high |

CB2 OUTPUT MODES

| CRB |  |  |  | Mode |
| :---: | :---: | :---: | :---: | :--- |

Figure 8. Summary of Operation of Control Lines

## PACKAGE OUTLINE



NOTE: Pin No. 1 is in lower left corner when symbolization is in normal orientation

- Direct Replacement for MC6820
- Single +5 V Power Supply
- Two 8-bit Bi-directional I/O Ports with Individual Data Direction Control
- CMOS-Compatible Peripheral Port A Lines
- Automatic "Handshake" Control of Data Transfers
- Programmable Interrupt Capability
- Automatic Initialization on Power Up
- 1 and 2 MHz Versions
- Operation over wide temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

The SYE6520 Peripheral Interface Adapter (PIA) is designed to provide a broad range of peripheral control to microcomputer systems. Control of peripheral devices is accomplished through two 8-bit bi-directional

I/O ports. Each I/O line may be programmed to be either an input or an output. In addition, four peripheral control lines are provided to perform "handshaking" during data transfers.

BASIC SY6520 INTERFACE DIAGRAM


ORDERING INFORMATION

| Part Number | Package | Clock Frequency |
| :--- | :--- | :--- |
| SYEC6520 | Ceramic | 1 MHz |
| SYED6520 | Cerdip | 1 MHz |
| SYEP6520 | Plastic | 1 MHz |
| SYEC6520A | Ceramic | 2 MHz |
| SYED6520A | Cerdip | 2 MHz |
| SYEP6520A | Plastic | 2 MHz |
| SYEC6820 | Ceramic | 1 MHz |
| SYED6820 | Cerdip | 1 MHz |
| SYEP6820 | Plastic | 1 MHz |
| SYEC68B20 | Ceramic | 2 MHz |
| SYED68B20 | Cerdip | 2 MHz |
| SYEP68B20 | Plastic | 2 MHz |

PIN ASSIGNMENTS


## MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :--- | :--- | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | -0.3 to +7.0 | V |
| Operating <br> Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage <br> Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.
D.C. CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted)

| Characteristic | Symbol | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $V_{\text {IH }}$ | 2.4 | $V_{C C}$ | V |
| Input Low Voltage | $V_{\text {IL }}$ | -0.3 | 0.4 | V |
| Input Leakage Current $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \text { to } 5.0 \mathrm{~V} \\ & \mathrm{R} / \overline{\mathrm{W}}, \overline{\text { Reset}}, \mathrm{RS}_{0}, \mathrm{RS}_{1}, \mathrm{CS}_{0}, \mathrm{CS}_{1}, \overline{\mathrm{CS}_{2}}, \mathrm{CA}_{1}, \mathrm{CB}_{1}, \phi_{2} \end{aligned}$ | In | - | $\pm 2.5$ | $\mu \mathrm{A}$ |
| Three-State (Off State Input Current) $\begin{aligned} & \left(\mathrm{V}_{1 \mathrm{~N}}=0.4 \text { to } 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max \right), \mathrm{D}_{0}-\mathrm{D}_{7}, \mathrm{~PB}_{0}-\mathrm{PB}_{7}, \\ & \mathrm{CB}_{2} \end{aligned}$ | ${ }^{\text {ITSI }}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Input High Current $\left(\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}\right), \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{CA}_{2}$ | $I_{\text {IH }}$ | -100 | - | $\mu \mathrm{A}$ |
| Input Low Current $\left(\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}\right), \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{CA}_{2}$ |  | - | 1.6 | mA |
| Output High Voltage $\left(\mathrm{V}_{\mathrm{CC}}=\min , \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | V |
| Output Low Voltage $\left(V_{C C}=\min , I_{O L}=1.6 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | +0.4 | V |
| Output High Current (Sourcing) $\begin{aligned} & \left(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.5 \mathrm{~V}\right. \text {, the current for driving other than TTL, } \\ & \quad \text { e.g., Darlington Base }), \mathrm{PB}_{0}-\mathrm{PB}_{7}, \mathrm{CB}_{2} \end{aligned}$ | ${ }^{1} \mathrm{OH}$ | $\begin{aligned} & -100 \\ & -1.0 \end{aligned}$ | $-10$ | $\mu \mathrm{A}$ $m A$ |
| Output Low Current (Sinking) $\left(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}\right)$ | $\mathrm{I}_{\mathrm{OL}}$ | 1.6 | - | mA |
| Output Leakage Current (Off-State), $\overline{\mathrm{IRQA}}, \overline{\mathrm{IRQB}}$ | loff | - | 10 | $\mu \mathrm{A}$ |
| Power Dissipation $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | $\mathrm{P}_{\mathrm{D}}$ | - | 500 | mW |
| Input Capacitance $\begin{aligned} & \left(\mathrm{V}_{1 \mathrm{IN}}-0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right) \\ & \mathrm{D}_{0}-\mathrm{D}_{7}, \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{~PB}_{0}-\mathrm{PB}_{7}, \mathrm{CA}_{2}, \mathrm{CB}_{2} \\ & \mathrm{R} / \mathrm{W}, \overline{\text { Reset}}, \mathrm{RS}_{0}, \mathrm{RS}_{1}, \mathrm{CS}_{0}, \mathrm{CS}_{1}, \mathrm{CS}_{2} \\ & \mathrm{CA}_{1}, \mathrm{CB}_{1}, \phi_{2} \end{aligned}$ | $\mathrm{C}_{\text {IN }}$ | - | $\begin{array}{r} 10 \\ 7.0 \\ 20 \\ \hline \end{array}$ | pF |
| Output Capacitance $\left(V_{I N}-0, T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$ | Cout | - | 10 | pF |

Note: Negative sign indicates outward current flow, positive indicates inward flow.

Peripheral Interface Adapter (PIA)

- Extended Performance Version of SY6520
- Single +5 V Power Supply
- Two 8-bit Bi-directional I/O Ports with Individual Data Direction Control
- CMOS-Compatible Peripheral Port A lines
- Automatic "Handshake" Control of Data Transfers
- Programmable Interrupt Capability
- Automatic Initialization on Power Up
- 1 and 2 MHz Versions
- Direct Replacement for MC6821

The SY6521 Peripheral Interface Adapter (PIA) is designed to provide a broad range of peripheral control to microcomputer systems. It is functionally compatible with the SY6520, but with more drive capability and improved performance. Control of peri-
pheral devices is accomplished through two 8 -bit bidirectional I/O ports. Each I/O line may be programmed to be either an input or an output. In addition, four peripheral control lines are provided to perform "handshaking" during data transfers.

BASIC SY6521 INTERFACE DIAGRAM


ORDERING INFORMATION

| Part Number | Package | Speed |
| :--- | :--- | :--- |
| SYC6521 | Ceramic | 1 MHz |
| SYD6521 | Cerdip | 1 MHz |
| SYP6521 | Plastic | 1 MHz |
| SYC6521A | Ceramic | 2 MHz |
| SYD6521A | Cerdip | 2 MHz |
| SYP6521A | Plastic | 2 MHz |
| SYC6821 | Ceramic | 1 MHz |
| SYD6821 | Cerdip | 1 MHz |
| SYP6821 | Pastic | 1 MHz |
| SYC68B21 | Ceramic | 2 MHz |
| SYD68B21 | Cerdip | 2 MHz |
| SYP68B21 | Plastic | 2 MHz |

PIN ASSIGNMENTS


## ABSOLUTE MAXIMUM RATINGS

| RATING | SYMBOL | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ | -0.3 to +7.0 | V |
| Operating <br> Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 to +7.0 | ${ }^{\circ} \mathrm{C}$ |
| Storage <br> Temperature Range | TSTG | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.
D.C. CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Characteristic | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | Input High Voltage | +2.0 | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.3 | +0.8 | V |
| $\mathrm{I}_{\text {IN }}$ | Input Leakage Current $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \text { to } 5.0 \mathrm{~V} \\ & \mathrm{R} / \overline{\mathrm{W}}, \overline{\text { Reset, }} \mathrm{RS}_{0}, \mathrm{RS}_{1}, \mathrm{CS}_{0}, \mathrm{CS}_{1}, \overline{\mathrm{CS}}_{2}, \mathrm{CA}_{1}, \mathrm{CB}_{1}, \phi_{2} \end{aligned}$ | - | $\pm 2.5$ | $\mu \mathrm{A}$ |
| ${ }^{\text {TSSI }}$ | Three-State (Off-State Input Current) $\left(\mathrm{V}_{\mathrm{IN}}=0.4 \text { to } 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max \right), \mathrm{D}_{0}-\mathrm{D}_{7}, \mathrm{~PB}_{0}-\mathrm{PB}_{7}, \mathrm{CB}_{2}$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current $\left(\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}\right), \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{CA}_{2}$ | -200 | - | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input Low Current $\left(\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}\right), \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{CA}_{2}$ | - | 2.4 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage $\left(I_{L}=3.2 \mathrm{~mA}\right), \overline{I R Q A}, \overline{I R Q B}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage $\left(I_{L}=-205 \mu A\right), D_{0}-D_{7}$ | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage $\left(I_{\mathrm{L}}=3.2 \mathrm{~mA}\right), \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{~PB}_{0}-\mathrm{PB}_{7}, \mathrm{CA}_{2}, \mathrm{CB}_{2}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage $\left(I_{H}=-200 \mu \mathrm{~A}\right), \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{~PB}_{0}-\mathrm{PB}_{7}, \mathrm{CA}_{2}, \mathrm{CB}_{2}$ | 2.4 | - | V |
| IOH | Output High Current <br> (Direct Transistor Drive Outputs) $\left(\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}\right), \mathrm{PB}_{0}-\mathrm{PB}_{7}, \mathrm{CB}_{2}$ | $-1.0$ | -10.0 | mA |
| IOFF | Output Leakage Current (Off-State), $\overline{\mathrm{IRQA}}, \overline{\mathrm{IRQB}}$ | - | 10 | $\mu \mathrm{A}$ |
| $P_{\text {D }}$ | Power Dissipation ( $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ ) | - | 500 | mW |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance $\begin{aligned} & \left(\mathrm{V}_{\mathrm{IN}}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right) \\ & \mathrm{D}_{0}-\mathrm{D}_{7}, \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{~PB}_{0}-\mathrm{PB}_{7}, \mathrm{CA}_{2}, \mathrm{CB}_{2} \\ & \mathrm{R} / \mathrm{W}, \overline{\text { Reset}}, \mathrm{RS}_{0}, \mathrm{RS}_{1}, \mathrm{CS}_{0}, \mathrm{CS}_{1}, \overline{\mathrm{CS}_{2}}, \\ & \mathrm{CA}_{1}, \mathrm{CB}_{1}, \phi_{2} \end{aligned}$ | - | $\begin{gathered} 10 \\ 7.0 \\ 20 \\ \hline \end{gathered}$ | pF <br> pF <br> pF |
| Cout | Output Capacitance $\left(\mathrm{V}_{\mathrm{IN}}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}\right)$ | - | 10 | pF |

Note: Negative sign indicates outward current flow, positive indicates inward flow.


Figure 1. Read Timing Characteristics


Figure 2. Write Timing Characteristics


Figure 3. Peripheral Data Setup Time


Figure 4. $\mathrm{CA}_{2}$ Timing


Figure 5. $C A_{1} / C A_{2}$ Timing


Figure 6. $\mathrm{CB}_{2}$ Timing


Figure 7. $C B_{1} / C B_{2}$ Handshake Timing


Figure 8. PA Port Delay Time

Figure 9. PB Port Delay Time


Figure 10. Interrupt Timing


Figure 11. Interrupt Clear Timing

PROCESSOR INTERFACE TIMING $\quad\left(V_{C C}=5 \mathrm{~V} \pm 5 \%, T_{A}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Parameter | SY6521 |  | SY6521A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| ${ }_{\text {tcr }}$ | Cycle Time | 1000 | - | 500 | - | ns |
| $\mathrm{t}_{\mathrm{EH}}$ | $\phi_{2}$ Pulse Width | 440 | - | 200 | - | ns |
| $\mathrm{t}_{\mathrm{EL}}$ | $\phi_{2}$ Pulse Delay | 430 | - | 210 | - | ns |
| ${ }^{\text {tas }}$ | CS, RS, R/W Setup Time | 160 | - | 70 | - | ns |
| ${ }^{\text {taH }}$ | CS, RS, R/ $\bar{W}$ Hold Time | 10 | - | 10 | - | ns |
| $t_{\text {DDR }}$ | Data Delay Time, Read Cycle | - | 320 | - | 180 | ns |
| $t_{\text {DHR }}$ | Data Hold Time, Read Cycle | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {DSW }}$ | Data Setup Time, Write Cycle | 195 | - | 60 | - | ns |
| t ${ }_{\text {DHW }}$ | Data Hold Time, Write Cycle | 10 | - | 10 | - | ns |

PERIPHERAL INTERFACE TIMING ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Parameter | SY6521 |  | SY6521A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| tpdsu | Peripheral Data Setup Time | 200 | - | 100 | - | ns |
| tcA2 | $\mathrm{CA}_{2}$ Delay Time, High-to-Low | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {RS1 }}$ | $\mathrm{CA}_{2}$ Delay Time, Low-to-High | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{RS} 2}$ | $\mathrm{CA}_{2}$ Delay Time, Handshake Mode | - | 2.0 | - | 1.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CB2}}$ | $\mathrm{CB}_{2}$ Delay Time, High-to-Low | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{RS} 1}$ | $\mathrm{CB}_{2}$ Delay Time, Low-to-High | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{RS} 2}$ | $\mathrm{CB}_{2}$ Delay Time, Handshake Mode | - | 2.0 | - | 1.0 | $\mu \mathrm{s}$ |
| tPDW | Peripheral Port Delay Time | - | 1.0 | - | 0.5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {cmos }}$ | Peripheral Port Delay Time (CMOS) | - | 2.0 | - | 1.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DC}}$ | $\mathrm{CB}_{2}$ Delay Time from Data Valid | 20 | - | 20 | - | ns |
| $\mathrm{P}_{\text {WI }}$ | Interrupt Input Pulse Width | 500 | - | 500 | - | ns |
| $\mathrm{t}_{\mathrm{RS} 3}$ | Interrupt Response Time | - | 1.0 | - | 1.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{IR}}$ | Interrupt Clear Delay | - | 1.6 | - | 0.85 | $\mu \mathrm{s}$ |
| $t_{R}, t_{F}$ | Rise and Fall Times - $\mathrm{CA}_{1}, \mathrm{CA}_{2}, \mathrm{CB}_{1}, \mathrm{CB}_{2}$ | - | 1.0 | - | 1.0 | $\mu \mathrm{s}$ |

## INTERFACE SIGNAL DESCRIPTION

$\overline{\mathrm{RES}}$ (Reset)
This signal is used to initialize the PIA. A low signal on the $\overline{R E S}$ input causes all internal registers to be cleared.

## $\phi_{2}$ (Input Clock)

This input is the system $\phi_{2}$ clock and is used to trigger all data transfers between the microprocessor and the PIA.

## R/W (Read/Write)

This signal is generated by the microprocessor and is used to control the direction of data transfers. A high on the $\mathrm{R} / \overline{\mathrm{W}}$ signal permits the processor to read data supplied by the PIA; a low on the R/W signal permits the processor to Write into the PIA.

## $\overline{\mathrm{IRQA}}, \overline{\mathrm{IROB}}$ (Interrupt Requests)

$\overline{I R Q A}$ and $\overline{I R Q B}$ are interrupt lines generated by the PIA for ports $A$ and $B$ respectively. These signals are active low signals and have open-drain outputs, thus allowing multiple IRQ signals from multiple PIA's to be wire-ORed together before connecting to the processor IRQ signal input.

## $D_{0}-D_{7}$ (Data Bus)

These eight data bus lines are used to transfer data information between the processor and the PIA. These signals are bi-directional and are normally highimpedance except when selected for a read operation.

CSO, CS1, $\overline{\mathrm{CS} 2}$ (Chip Selects)
The PIA is selected when CSO and CS1 are high and $\overline{\mathrm{CS} 2}$ is low. These three chip select lines are normally connected to the processor address lines either directly or through external decoder circuits.

## RSO, RS1 (Register Selects)

These two signals are used to select the various registers inside the PIA.

## INTERNAL ARCHITECTURE

The SY6520 is organized into two independent sections referred to as the "A Side" and the "B Side." Each section consists of a Control Register (CRA, CRB), Data Direction Register (DDRA, DDRB), Output Register (ORA, ORB), Interrupt Status Control and the buffers necessary to drive the Peripheral Interface buses. Figure 12 is a block diagram of the SY6521.


Figure 12. SY6521 Block Diagram

| CRA |
| :---: |
| IRQA1 | | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |

## Data Input Register

When the microprocessor writes data into the SY6521 the data which appears on the data bus during the Phase Two clock pulse is latched into the Data Input Register. It is then transferred into one of six internal registers of the SY6521 after the trailing edge of Phase Two. This assures that the data on the peripheral out put lines will make smooth transitions from high to low or from low to high and the voltage will remain stable except when it is going to the opposite polarity.

## Control Registers (CRA and CRB)

Figure 4 illustrates the bit designation and functions in the Control Registers. The Control Registers allow the microprocessor to control the operation of the Interrupt Control inputs (CA1, CA2, CB1, CB2), and Peripheral Control outputs (CA2, CB2). Bit 2 in each register controls the addressing of the Data Direction Registers (DDRA, DDRB) and the Output Registers (ORA, ORB). In addition, two bits (bit 6 and 7) are provided in each control register to indicate the status of the interrupt input lines (CA1, CA2, CB1, CB2). These interrupt status bits (IRQA1, IRQB1) are normally interrogated by the microprocessor during the interrupt service routine to determine the source of an active interrupt. These are the interrupt lines which drive the interrupt input ( $\overline{\mathrm{RO}}, \overline{\mathrm{NMI}}$ ) of the microprocessor.

## Data Direction Registers (DDRA, DDRB)

The Data Direction Registers allow the processor to program each line in the 8 -bit Peripheral I/O port to be either an input or an output. Each bit in DDRA controls the corresponding line in the Peripheral $A$
port and each bit in DDRB controls the corresponding line in the Peripheral B port. Placing a " 0 " in a bit position in the Data Direction Register causes the corresponding Peripheral I/O line to act as an input; a " 1 " causes it to act as an output.

## Peripheral Output Registers (ORA, ORB)

The Peripheral Output Registers store the output data which appears on the Peripheral I/O port. Writing a " 0 " into a bit in ORA causes the corresponding line on the Peripheral A port to go low $(<0.4 \mathrm{~V})$ if that line is programmed to act as an output. A " 1 " causes the corresponding output to go high. The lines of the Peripheral B port are controlled by ORB in the same manner.

## Interrupt Status Control

The four interrupt/peripheral control lines (CA1, CA2, CB1, CB2) are controlled by the Interrupt Status Control logic (A, B). This logic interprets the contents of the corresponding Control Register, detects active transitions on the interrupt inputs and performs those operations necessary to assure proper operation of these four peripheral interface lines.

Peripheral Interface Buffers (A, B) and Data Bus Buffers (DBB)
These Buffers provide the necessary current and voltage drive on the peripheral I/O ports and data bus to assure proper system operation and to meet the device specifications.

## FUNCTIONAL DESCRIPTION

Bit 2 (DDR) in each Control Register (CRA and CRB) controls the accessing to the Data Direction Register or the Peripheral interface. If bit 2 is a " 1 ", a Peripheral Output register (ORA, ORB) is selected, and if bit 2 is a " 0 ", a Data Direction Register (DDRA, DDRB) is selected. The Data Direction Register Access Control bit, together with the Register Select lines (RSO, RS1) selects the various internal registers as shown in Figure 14.

In order to write data into DDRA, ORA, DDRB, or ORB registers, bit 2 in the proper Control Register must first be set. The desired register may then be accessed with the address determined by the address interconnect technique used.

Register Select Lines (RSO), (RS1)
These two register select lines are used to select the various registers inside the SY6521. These input lines are used in conjunction with internal control registers to select a particular register that is to be accessed by the microprocessor. These lines are normally connected to microprocessor address output lines. These lines operate in conjunction with the chip-select inputs to allow the microprocessor to address a single 8 -bit register within the microprocessor address space. This register may be an internal register (CRA, ORA, etc.) or it may be a Peripheral I/O port.

The processor may write directly into the Control Registers (CRA, CRB), the Data Direction Registers (DDRA, DDRB) and the Peripheral Output Registers (ORA, ORB). In addition, the processor may directly read the contents of the Control Registers and the Data Direction Registers. Accessing the Peripheral Output Register for the purpose of reading data back into the processor operates differently on the ORA and the ORB registers and therefore are discussed separately below.

## Reading the Peripheral A I/O Port

The Peripheral A I/O port consists of 8 lines which can be programmed to act as inputs or outputs. When programmed to act as outputs, each line reflects the contents of the corresponding bit in the Peripheral Output Register. When programmed to act as inputs, these lines will go high or low depending on the input data. The Peripheral Output Register (ORA) has no effect on those lines programmed to act as inputs. The eight lines of the Peripheral A I/O port therefore contain either input or output data depending on whether the line is programmed to act as an input or an output.

Performing a Read operation with RS1 $=0, \mathrm{RSO}=0$ and the Data Direction Register Access Control bit (CRA-2) $=1$, directly transfers the data on the Peripheral A I/O lines into the processor (via the data bus). This will contain both the input and output data. The processor must be programmed to recognize and interpret only those bits which are important to the particular peripheral operation being performed.

Since the processor always reads the Peripheral A I/O port pins instead of the actual Peripheral Output Register (ORA), it is possible for the data read into the processor to differ from the contents of the Peripheral Output Register for an output line. This is true when the $1 / \mathrm{O}$ pin is not allowed to go to a full +2.4 V DC when the Peripheral Output register contains a logic 1. In this case, the processor will read a 0 from the Peripheral A pin, even though the corresponding bit in the Peripheral Output register is a 1.

## Reading the Peripheral B I/O Port

Reading the Peripheral B I/O port yields a combination of input and output data in a manner similar to the Peripheral A port. However, data is read directly from the Peripheral B Output Register (ORB) for

| Register <br> Select <br> Pin |  | Data Direction <br> Register Access <br> Control Bit |  |  |
| :---: | :---: | :---: | :---: | :--- |
| RS1 | RS0 | CRA-2 | CRB-2 | Register Selected |
| 0 | 0 | 1 | - | Peripheral Interface A |
| 0 | 0 | 0 | - | Data Direction Register A |
| 0 | 1 | - | - | Control Register A |
| 1 | 0 | - | 1 | Peripheral Interface B |
| 1 | 0 | - | 0 | Data Direction Register B |
| 1 | 1 | - | - | Control Register B |

Figure 14. Register Addressing
those lines programmed to act as outputs. It is therefore possible to load down the Peripheral B Output lines without causing incorrect data to be transferred back into the processor on a Read operation.

## Interrupt Request Lines ( $\overline{\mathrm{RQA}}, \overline{\mathrm{IRQB})}$

The active low Interrupt Request lines (IRQA and IRQB) act to interrupt the microprocessor either directly or through external interrupt priority circuitry. These lines are "open drain" and are capable of sinking 1.6 milliamps from an external source. This permits all interrupt request lines to be tied together in a "wired-OR" configuration. The " $A$ " and " $B$ " in the titles of these lines correspond to the " $A$ " peripheral port and the " $B$ " peripheral port. Hence each interrupt request line services one peripheral data port.

Each Interrupt Request line has two interrupt flag bits which can cause the Interrupt Request line to go low. These flags are bits 6 and 7 in the two Control Registers. These flags act as the link between the peripheral interrupt signals and the microprocessor interrupt inputs. Each flag has a corresponding interrupt disable bit which allows the processor to enable or disable the interrupt from each of the four interrupt inputs (CA1, CA2, CB1, CB2).

The four interrupt flags are set by active transitions of the signal on the interrupt input (CA1, CA2, CB1, CB2).

## Control of $\overline{\text { IRQA }}$

Control Register A bit 7 is always set by an active transition of the CA1 interrupt input signal. Interrupting from this flag can be disabled by setting bit 0 in the Control Register A (CRA) to a logic 0 . Likewise, Control Register A bit 6 can be set by an active transition of the CA2 interrupt input signal. Interrupting from this flag can be disabled by setting bit 3 in the Control Register to a logic 0 .

Both bit 6 and bit 7 in CRA are reset by a "Read Peripheral Output Register A" operation. This is defined as an operation in which the proper chip-select and register-select signals are provided to allow the processor to read the Peripheral A I/O port.

## Control of $\overline{\mathrm{RQB}}$

Control of $\overline{\mathrm{IRQB}}$ is performed in exactly the same manner as that described above for $\overline{\mathrm{RQAA}}$. Bit 7 in CRB is set by an active transition on CB1; interrupting from this flag is controlled by CRB bit 0 . Likewise, bit 6 in CRB is set by an active transition on CB2; interrupting from this flag is controlled by CRB bit 3.

Also, both bit 6 and bit 7 are reset by a "Read Peripheral B Output Register" operation.

```
SUMMARY:
\(\overline{\mathrm{IRQA}}\) goes low when CRA-7 \(=1\) and \(C R A-0=1\) or
        when CRA-6 \(=1\) and CRA-3 \(=1\)
\(\overline{\mathrm{IROB}}\) goes low when CRB-7 \(=1\) and \(\mathrm{CRB}-0=1\) or
        when CRB-6 \(=1\) and \(C R B-3=1\)
```

It should be stressed at this point that the flags act as the link between the peripheral interrupt signals and the processor interrupt inputs. The interrupt disable bits allow the processor to control the interrupt function.

## Interface Between SY6521 and Peripheral Devices

The SY6521 provides two 8 -bit bi-directional ports and 4 interrupt/control lines for interfacing to peripheral devices. These ports and the associated interrupt/ control lines are referred to as the " $A$ " side and the " $B$ " side. Each side has its own unique characteristics and will therefore be discussed separately below.

## Peripheral I/O Ports

The Peripheral A and Peripheral B I/O ports allow the microprocessor to interface to the input lines on the peripheral device by loading data into the Peripheral Output Register. They also allow the processor to interface with the peripheral device output lines by reading the data on the Peripheral Port input lines directly onto the data bus and into the internal registers of the processor.

## Peripheral A I/O Port (PAO-PA7)

Each of the Peripheral I/O lines can be programmed to act as an input or an output. This is accomplished by setting a " 1 " in the corresponding bit in the Data Direction Register for those lines which are to act as outputs. A " 0 " in a bit of the Data Direction Register causes the corresponding Peripheral I/O lines to act as an input.

The buffers which drive the Peripheral A I/O lines contain "passive" pull-ups as shown in Figure 15. These pull-up devices are resistive in nature and therefore allow the output voltage to go to $\mathrm{V}_{\mathrm{CC}}$ for a logic 1. The switches can sink a full 1.6 mA , making these buffers capable of driving one standard TTL load.

In the input mode, the pull-up devices shown in Figure 15 are still connected to the I/O pin and still supply current to this pin. For this reason, these lines represent one standard TTL load in the input mode.

## Peripheral B I/O Port (PBO-PB7)

The Peripheral B I/O port duplicates many of the functions of the Peripheral A port. The process of programming these lines to act as an input or an out-
put has been discussed previously. Likewise, the effect of reading or. writing this port has been discussed. However, there are several characteristics of the buffers driving these lines which affect their use in peripheral interfacing.

The Peripheral B I/O port buffers are push-pull devices as shown in Figure 16. The pull-up devices are switched "OFF" in the " 0 " state and "ON" for a logic 1. Since these pull-ups are active devices, the logic " 1 " voltage is not guaranteed to go higher than +2.4 V . They are TTL compatible but are not CMOS compatible.

However, the active pull-up devices can source up to

1 mA at 1.5 V . This current drive capability is provided to allow direct connection to Darlington transistor switches. This allows very simple control of relays, lamps, etc.

Because these outputs are designed to drive transistors directly, the output data is read directly from the Peripheral Output Register for those lines programmed to act as inputs.

The final characteristic which is a function of the Peripheral B push-pull buffers is the high-impedance input state. When the Peripheral B I/O lines are programmed to act as inputs, the output buffer enters the high impedance state.



RESISTOR PULL.UP REMAINS IN CIRCUIT

Figure 15. Port A Buffer Circuit ( $\mathrm{PA}_{0}-\mathrm{PA}_{7}$ )


Figure 16. Port B Buffer Circuit ( $\mathrm{PB}_{\mathbf{0}}-\mathrm{PB}_{7}$ )

Interrupt Input/Peripheral Control Lines (CA1, CA2, CB1, CB2)

The four interrupt input/peripheral control lines provide a number of special peripheral control functions. These lines greatly enhance the power of the two general purpose interface ports (PAO-PA7, PBO-PB7). Figure 17 summarizes the operation of these control lines.

## Peripheral A Interrupt Input/Peripheral Control Lines

 (CA1, CA2)CA1 is an interrupt input only. An active transition of the signal on this input will set bit 7 of the Control Register A to a logic 1. The active transition can be programmed by setting a " 0 " in bit 1 of the CRA if the interrupt flag (bit 7 of CRA) is to be set on a negative transition of the CA1 signal or a " 1 " if it is to be set on a positive transition.

NOTE: A negative transition is defined as a transition from a high to a low, and a positive transition is defined as a transition from a low to a high voltage.

Setting the interrupt flag will interrupt the processor through $\overline{\mathrm{IRQA}}$ if bit 0 of CRA is a 1 as described previously.
CA2 can act as a totally independent interrupt input or as a peripheral control output. As an input (CRA, bit $5=0$ ) it acts to set the interrupt flag, bit 6 of CRA, to a logic 1 on the active transition selected by bit 4 of CRA.

These control register bits and interrupt inputs serve the same basic function as that described above for CA1. The input signal sets the interrupt flag which serves as the link between the peripheral device and the processor interrupt structure. The interrupt disable bit allows the processor to exercise control over the system interrupts.

In the Output mode (CRA, bit $5=1$ ), CA2 can operate independently to generate a simple pulse each time the microprocessor reads the data on the Peripheral A I/O port. This mode is selected by setting CRA, bit 4 to a " 0 " and CRA, bit 3 to a " 1 ". This pulse output can be used to control the counters, shift registers, etc. which make sequential data available on the Peripheral input lines.

A second output mode allows CA2 to be used in conjunction with CA1 to "handshake" between the processor and the peripheral device. On the A side, this technique allows positive control of data transfers from the peripheral device into the microprocessor. The CA1 input signals the processor that data is available by interrupting the processor. The processor reads the data and sets CA2 low. This signals the peripheral device that it can make new data available.

The final output mode can be selected by setting bit 4 of CRA to a 1 . In this mode, CA2 is a simple peripheral control output which can be set high or low by setting bit 3 of CRA to a 1 or a 0 respectively.

## Peripheral B Interrupt Input/Peripheral Control Lines (CB1, CB2)

CB1 operates as an interrupt input only in the same manner as CA1. Bit 7 of CRB is set by the active transition selected by bit 0 of CRB. Likewise, the CB2 input mode operates exactly the same as the CA2 input modes. The CB2 output modes, CRB bit $5=1$, differ somewhat from those of CA2. The pulse output occurs when the processor writes data into the Peripheral B Output Register. Also, the "handshaking" operates on data transfers from the processor into the peripheral device.

CA1/CB1 CONTROL

| CRA (CRB) |  | Active Transition <br> of Input Signal* | IRQA (IRQB) Interrupt Outputs |
| :---: | :---: | :---: | :--- |
| Bit 1 | Bit 0 |  | Disable - remain high |
| 0 | 0 | Negative | Enable - goes low when bit 7 in CRA (CRB) is set by active <br> transition of signal on CA1 (CB1) |
| 0 | 1 | Positive | Disable - remain high |
| 1 | 0 | Positive | Enable - as explained above |
| 1 | 1 |  |  |

*Note: Bit 7 of CRA (CRB) will be set to a logic 1 by an active transition of the CA1 (CB1) signal. This is independent of the state of Bit 0 in CRA (CRB).

CA2/CB2 INPUT MODES

| CRA (CRB) |  | Active Transition <br> of Input Signal* | IRQA (IRQB) Interrupt Outputs |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit 5 | Bit 4 |  | Negative | Disable - remains high |
| 0 | 0 | 0 | Negative | Enable - goes low when bit 6 in CRA (CRB) is set by active <br> transition of signal on CA2 (CB2) |
| 0 | 0 | 1 | Positive | Disable - remains high |
| 0 | 1 | 0 | Positive | Enable - as explained above |
| 0 | 1 | 1 |  |  |

* Note: Bit 6 of CRA (CRB) will be set to a logic 1 by an active transition of the CA2 (CB2) signal. This is independent of the state of Bit 3 in CRA (CRB).


## CA2 OUTPUT MODES

| CRA |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit 5 | Bit 4 | Bit 3 | Mode |  |
| 1 | 0 | 0 | "Handshake" <br> on Read | CA2 is set high on an active transition of the CA1 interrupt <br> input signal and set low by a microprocessor "Read A Data" <br> operation. This allows positive control of data transfers from <br> the peripheral device to the microprocessor. |
| 1 | 0 | 1 | Pulse Output | CA2 goes low for one cycle after a "Read A Data" operation. <br> This pulse can be used to signal the peripheral device that <br> data was taken. |
| 1 | 1 | 0 | Manual Output | CA2 set low |
| 1 | 1 | 1 | Manual Output | CA2 set high |

CB2 OUTPUT MODES

| CRB |  |  | Mode | Description |
| :---: | :---: | :---: | :---: | :---: |
| Bit 5 | Bit 4 | Bit 3 |  |  |
| 1 | 0 | 0 | "Handshake" on Write | CB2 is set low on microprocessor "Write B Data" operation and is set high by an active transition of the CB1 interrupt input signal. This allows positive control of data transfers from the microprocessor to the peripheral device. |
| 1 | 0 | 1 | Pulse Output | CB2 goes low for one cycle after a microprocessor "Write B Data" operation. This can be used to signal the peripheral device that data is available. |
| 1 | 1 | 0 | Manual Output | CB2 set low |
| 1 | 1 | 1 | Manual Output | CB2 set high |

Figure 17. Summary of Operation of Control Lines

## PACKAGE OUTLINE



NOTE: Pin No. 1 is in lower left corner when symbolization is in normal orientation

# SYE6521/SYE6821 <br> SYE6521A/SYE68B21 <br> MICROPROCESSOR <br> PRODUCTS 

- Extended Performance Version of SY6520
- Single +5 V Power Supply
- Two 8-bit Bi-directional I/O Ports with Individual Data Direction Control
- CMOS-Compatible Peripheral Port A lines
- Automatic "Handshake" Control of Data Transfers
- Programmable Interrupt Capability
- Automatic Initialization on Power Up
- 1 and 2 MHz Versions
- Direct Replacement for MC6821
- Operation over wide temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

The SYE6521 Peripheral Interface Adapter (PIA) is designed to provide a broad range of peripheral control to microcomputer systems. It is functionally compatible with the SYE6520, but with more drive capability and improved performance. Control of peri-
pheral devices is accomplished through two 8-bit bidirectional I/O ports. Each I/O line may be programmed to be either an input or an output. In addition, four peripheral control lines are provided to perform "handshaking" during data transfers.

BASIC SY6521 INTERFACE DIAGRAM


ORDERING INFORMATION

| Part Number | Package | Clock Frequency |
| :--- | :--- | :---: |
| SYEC6521 | Ceramic | 1 MHz |
| SYED6521 | Cerdip | 1 MHz |
| SYEP6521 | Plastic | 1 MHz |
| SYEC6521A | Ceramic | 2 MHz |
| SYED6521A | Cerdip | 2 MHz |
| SYEP6521A | Plastic | 2 MHz |
| SYEC6821 | Ceramic | 1 MHz |
| SYED6821 | Cerdip | 1 MHz |
| SYEP6821 | Plastic | 1 MHz |
| SYEC68B21 | Ceramic | 2 MHz |
| SYED68B21 | Cerdip | 2 MHz |
| SYEP68B21 | Plastic | 2 MHz |

PIN ASSIGNMENTS


## ABSOLUTE MAXIMUM RATINGS

| RATING | SYMBOL | VALUE | UNIT |
| :--- | :--- | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\text {CC }}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ | -0.3 to +7.0 | V |
| Operating <br> Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage <br> Temperature Range | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.
D.C. CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Characteristic | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | +2.0 | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $V_{\text {IL }}$ | Input Low Voltage | -0.3 | +0.8 | V |
| IIN | $\begin{aligned} & \text { Input Leakage Current } \\ & \mathrm{V}_{\text {IN }}=0 \text { to } 5.0 \mathrm{~V} \\ & \mathrm{R} / \overline{\mathrm{W}}, \text { Reset, } \mathrm{RS}_{0}, \mathrm{RS}_{1}, \mathrm{CS}_{0}, \mathrm{CS}_{1}, \overline{\mathrm{CS}}_{2}, \mathrm{CA}_{1}, \mathrm{CB}_{1}, \phi_{2} \end{aligned}$ | - | $\pm 2.5$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {TSI }}$ | Three-State (Off-State Input Current) $\left(\mathrm{V}_{\mathrm{IN}}=0.4 \text { to } 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max \right), \mathrm{D}_{0}-\mathrm{D}_{7}, \mathrm{~PB}_{0}-\mathrm{PB}_{7}, \mathrm{CB}_{2}$ | - | $\pm 10^{\circ}$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current $\left(\mathrm{V}_{1 H}=2.4 \mathrm{~V}\right), \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{CA}_{2}$ | -200 | - | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input Low Current $\left(\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}\right), \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{CA}_{2}$ | - | 2.4 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ( $I_{L}=3.2 \mathrm{~mA}$ ), $\overline{\mathrm{IRQA}}, \overline{\mathrm{IRQB}}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage $\left(I_{L}-205 \mu A\right), D_{0}-D_{7}$ | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage $\left(I_{L}=3.2 m A\right), P A_{0}-P A_{7}, P B_{0}-P B_{7}, C A_{2}, C B_{2}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage $\left(I_{H}=-200 \mu \mathrm{~A}\right), \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{~PB}_{0}-\mathrm{PB}_{7}, \mathrm{CA}_{2}, \mathrm{CB}_{2}$ | 2.4 | - | V |
| IOH | Output High Current <br> (Direct Transistor Drive Outputs) $\left(\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}\right), \mathrm{PB}_{0}-\mathrm{PB}_{7}, \mathrm{CB}_{2}$ | -1.0 | -10.0 | mA |
| IOFF | Output Leakage Current (Off-State), $\overline{\mathrm{IRQA}}, \overline{\mathrm{IRQB}}$ | - | 10 | $\mu \mathrm{A}$ |
| $P_{D}$ | Power Dissipation (VCC $=5.25 \mathrm{~V}$ ) | - | 500 | mW |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance $\begin{aligned} & \left(\mathrm{V}_{\mathrm{IN}}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right) \\ & \mathrm{D}_{0}-\mathrm{D}_{7}, \mathrm{PA}_{0}-\mathrm{PA}_{7}, \mathrm{~PB}_{0}-\mathrm{PB}_{7}, \mathrm{CA}_{2}, \mathrm{CB}_{2} \\ & \mathrm{R} / \mathrm{W}, \text { Reset, } \mathrm{RS}_{0}, \mathrm{RS}_{1}, \mathrm{CS}_{0}, \mathrm{CS}_{1}, \mathrm{CS}_{2} \\ & \mathrm{CA}_{1}, \mathrm{CB}_{1}, \phi_{2} \end{aligned}$ | - | $\begin{array}{r} 10 \\ 7.0 \\ 20 \end{array}$ | pF <br> pF <br> pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance $\left(\mathrm{V}_{\mathrm{IN}}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$ | - | 10 | pF |

Note: Negative sign indicates outward current flow, positive indicates inward flow.

SY6522

- Two 8-Bit Bidirectional I/O Ports
- Two 16-Bit Programmable Timer/Counters
- Serial Data Port
- Single +5 V Power Supply
- TTL Compatible
- CMOS Compatible Peripheral Port A lines
- Expanded "Handshake" Capability Allows Positive Control of Data Transfers Between Processor and Peripheral Devices
- Latched Output and Input Registers
- 1 MHz and 2 MHz Operation

The SY6522 Versatile Interface Adapter (VIA) is a very flexible I/O control device. In addition, this device contains a pair of very powerful 16-bit interval timers, a serial-to-parallel/parallel-to-serial shift register and input data latching on the peripheral ports. Expanded handshaking capability allows control of bi-directional data transfers between VIA's in multiple processor systems.

Control of peripheral devices is handled primarily through two 8 -bit bi-directional ports. Each line can
be programmed as either an input or an output. Several peripheral I/O lines can be controlled directly from the interval timers for generating programmable frequency square waves or for counting externally generated pulses. To facilitate control of the many powerful features of this chip, an interrupt flag register, an interrupt enable register and a pair of function control registers are provided.

Figure 1. SY6522 Block Diagram

## ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 to +7.0 | V |
| Operating Temperature <br> Range | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature <br> Range | $\mathrm{T}_{\mathrm{stg}}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

ELECTRICAL CHARACTERISTICS $\left(V_{C C}=5.0 \mathrm{~V} \pm 5 \%, T_{A}=0-70^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Symbol | Characteristic | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (all except $\phi$ 2) | 2.4 | $V_{C C}$ | V |
| $\mathrm{V}_{\mathrm{CH}}$ | Clock High Voltage | 2.4 | $V_{C C}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.3 | 0.4 | V |
| IIN | ```Input Leakage Current - V VIN = 0 to 5 Vdc R/\overline{W},\overline{RES}, RS0, RS1, RS2, RS3, CS1, \overline{CS2,} CA1, \Phi2``` | - | $\pm 2.5$ | $\mu \mathrm{A}$ |
| $I_{\text {TSI }}$ | $\begin{aligned} & \text { Off-state Input Current }-\mathrm{V}_{\mathrm{IN}}=.4 \text { to } 2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{D} 0 \text { to } \mathrm{D} 7 \end{aligned}$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $I_{\text {IH }}$ | Input High Current $-\mathrm{V}_{1 \mathrm{H}}=2.4 \mathrm{~V}$ PA0-PA7, CA2, PB0-PB7, CB1, CB2 | -100 | - | $\mu \mathrm{A}$ |
| IIL | Input Low Current $-\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{Vdc}$ PA0-PA7, CA2, PB0-PB7, CB1, CB2 | - | -1.6 | mA |
| $\mathrm{VOH}_{\mathrm{OH}}$ | $\begin{aligned} & \text { Output High Voltage } \\ & V_{C C}=\text { min, } I_{\text {load }}=-100 \mu \mathrm{Adc} \\ & \text { PA0-PA7, CA2, PB0-PB7, CB1, CB2 } \end{aligned}$ | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \text { Output Low Voltage } \\ & \qquad V_{\mathrm{CC}}=\mathrm{min}, \mathrm{I}_{\text {load }}=1.6 \mathrm{mAdc} \end{aligned}$ | - | 0.4 | V |
| IOH | $\begin{gathered} \text { Output High Current (Sourcing) } \\ V_{\mathrm{OH}}=2.4 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V}(\mathrm{~PB} 0-\mathrm{PB} 7) \end{gathered}$ | $\begin{array}{r} -100 \\ -1.0 \\ \hline \end{array}$ | $-$ | $\begin{array}{r} \mu \mathrm{A} \\ \mathrm{~mA} \\ \hline \end{array}$ |
| lOL | Output Low Current (Sinking) $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{Vdc}$ | 1.6 | - | mA |
| IOFF | Output Leakage Current (Off state) $\overline{\text { RQ }}$ | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{CIN}_{\text {IN }}$ | Input Capacitance $-\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (R/产, $\overline{R E S}$, RS0, RS1, RS2, RS3, CS1, $\overline{\mathrm{CS} 2}$, D0-D7, PAO-PA7, CA1, CA2, PB0-PB7) <br> (CB1, CB2) <br> ( $\Phi 2$ Input) | - - | $\begin{array}{r} 7.0 \\ 10 \\ 20 \\ \hline \end{array}$ | pF <br> pF <br> pF |
| Cout | Output Capacitance $-\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | - | 10 | pF |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation ( $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ ) | - | 700 | mW |



Figure 2. Test Load (for all Dynamic Parameters)


Figure 3. Read Timing Characteristics

READ TIMING CHARACTERISTICS (FIGURE 3)

| Symbol | Parameter | SY6522 |  | SY6522A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{T}_{C Y}$ | Cycle Time | 1 | 50 | 0.5 | 50 | $\mu \mathrm{s}$ |
| TACR | Address Set-Up Time | 180 | - | 90 | - | ns |
| TCAR | Address Hold Time | 0 | - | 0 | - | ns |
| $\mathrm{T}_{\text {PCR }}$ | Peripheral Data Set-Up Time | 300 | - | 300 | - | ns |
| $\mathrm{T}_{\text {CDR }}$ | Data Bus Delay Time | - | 340 | - | 200 | ns |
| THR | Data Bus Hold Time | 10 | - | 10 | - | ns |



Figure 4. Write Timing Characteristics

WRITE TIMING CHARACTERISTICS (FIGURE 4)

| Symbol | Parameter | SY6522 |  | SY6522A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{T}_{C Y}$ | Cycle Time | 1 | 50 | 0.50 | 50 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{C}}$ | $\phi 2$ Pulse Width | 0.44 | 25 | 0.22 | 25 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {ACW }}$ | Address Set-Up Time | 180 | - | 90 | - | ns |
| TCAW | Address Hold Time | 0 | - | 0 | - | ns |
| Twcw | R/W Set-Up Time | 180 | - | 90 | - | ns |
| TCWW | R/产 Hold Time | 0 | - | 0 | - | ns |
| T ${ }_{\text {DCW }}$ | Data Bus Set-Up Time | 300 | - | 200 | - | ns |
| $\mathrm{T}_{\mathrm{HW}}$ | Data Bus Hold Time | 10 | - | 10 | - | ns |
| TCPW | Peripheral Data Delay Time | - | 1.0 | - | 1.0 | $\mu \mathrm{s}$ |
| TCMOS | Peripheral Data Delay Time to CMOS Levels | - | 2.0 | - | 2.0 | $\mu \mathrm{s}$ |

NOTE: $\mathrm{tr}, \mathrm{tf}=10$ to 30 ns .

## PERIPHERAL INTERFACE CHARACTERISTICS

| Symbol | Characteristic | Min. | Max. | Unit | Figure |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{r}, \mathrm{tf}$ | Rise and Fall Time for CA1, CB1, CA2, and CB2 Input Signa!s | - | 1.0 | $\mu \mathrm{s}$ | - |
| TCA2 | Delay Time, Clock Negative Transition to CA2 Negative Transition (read handshake or pulse mode) | - | 1.0 | $\mu \mathrm{s}$ | $5 \mathrm{a}, 5 \mathrm{~b}$ |
| $\mathrm{T}_{\mathrm{RS} 1}$ | Delay Time, Clock Negative Transition to CA2 Positive Transition (pulse mode) | - | 1.0 | $\mu \mathrm{s}$ | 5 a |
| $\mathrm{T}_{\mathrm{RS} 2}$ | Delay Time, CA1 Active Transition to CA2 Positive Transition (handshake mode) | - | 2.0 | $\mu \mathrm{s}$ | 5b |
| TWHS | Delay Time, Clock Positive Transition to CA2 or CB2 Negative Transition (write handshake) | 0.05 | 1.0 | $\mu \mathrm{s}$ | 5c, 5d |
| TDS | Delay Time, Peripheral Data Valid to CB2 Negative Transition | $0.20$ | 1.5 | $\mu \mathrm{s}$ | $5 \mathrm{c}, 5 \mathrm{~d}$ |
| $\mathrm{T}_{\mathrm{RS} 3}$ | Delay Time, Clock Positive Transition to CA2 or CB2 Positive Transition (pulse mode) | - | 1.0 | $\mu \mathrm{s}$ | 5c |
| $\mathrm{T}_{\mathrm{RS} 4}$ | Delay Time, CA1 or CB1 Active Transition to CA2 or CB2 Positive Transition (handshake mode) | - | 2.0 | $\mu \mathrm{s}$ | 5d |
| $\mathrm{T}_{21}$ | Delay Time Required from CA2 Output to CA1 Active Transition (handshake mode) | 400 | - | ns | 5d |
| $\mathrm{T}_{\text {IL }}$ | Set-up Time, Peripheral Data Valid to CA1 or CB1 Active Transition (input latching) | 300 | - | ns | 5 e |
| TSR1 | Shift-Out Delay Time - Time from $\phi_{2}$ Falling Edge to CB2 Data Out | - | 300 | ns | 5 f |
| TSR2 | Shift-In Setup Time - Time from CB2 Data In to $\phi_{2}$ Rising Edge | 300 | - | ns | 5 g |
| TSR3 | External Shift Clock (CB1) Setup Time Relative To $\phi_{2}$ Trailing Edge | 100 | $\mathrm{T}_{C Y}$ | ns | 5 g |
| TIPW | Pulse Width - PB6 Input Pulse | $2 \times T_{C Y}$ | - | . | $5 i$ |
| TICW | Pulse Width - CB1 Input Clock | $2 \times T_{C Y}$ | - |  | 5 h |
| TIPS | Pulse Spacing - PB6 Input Pulse | $2 \times T_{C Y}$ | - |  | $5 i$ |
| TICS | Pulse Spacing - CB1 Input Pulse | $2 \times \mathrm{T}_{C Y}$ | - |  | 5h |
| $\mathrm{T}_{\mathrm{AL}}$ | CA1, CB1 <br> Set Up Prior to Transition to Arm Latch | 300 | - | ns | 5 e |
| $\mathrm{T}_{\text {PDH }}$ | Peripheral Data Hold After CA1, CB1 Transition | 150 | - | ns | 5 e |



Figure 5a. CA2 Timing for Read Handshake, Pulse Mode


Figure 5b. CA2 Timing for Read Handshake, Handshake Mode


Figure 5c. CA2, CB2 Timing for Write Handshake, Pulse Mode


Figure 5d. CA2, CB2 Timing for Write Handshake, Handshake Mode


Figure 5e. Peripheral Data Input Latching Timing


Figure 5f. Timing for Shift Out with Internal or External Shift Clocking


Figure 5g. Timing for Shift In with Internal or External Shift Clocking
$\qquad$

Figure 5h. External Shift Clock Timing


Figure 5i. Pulse Count Input Timing

## PIN DESCRIPTIONS

## $\overline{\text { RES (Reset) }}$

The reset input clears all internal registers to logic 0 (except T1 and T2 latches and counters and the Shift Register). This places all peripheral interface lines in the input state, disables the timers, shift register, etc. and disables interrupting from the chip.

## $\phi 2$ (Input Clock)

The input clock is the system $\phi 2$ clock and is used to trigger all data transfers between the system processor and the SY6522.

## R/W (Read/Write)

The direction of the data transfers between the SY6522 and the system processor is controlled by the $R / \bar{W}$ line. If $R / \bar{W}$ is low, data will be transferred out of the processor into the selected SY6522 register (write operation). If $R / \bar{W}$ is high and the chip is selected, data will be transferred out of the SY6522 (read operation).

## DB0-DB7 (Data Bus)

The eight bi-directional data bus lines are used to transfer data between the SY6522 and the system processor, During read cycles, the contents of the selected SY6522 register are placed on the data bus lines and transferred into the processor. During write cycles, these lines are high-impedance inputs and data is transferred from the processor into the selected register. When the SY6522 is unselected, the data bus lines are high-impedance.

## CS1, CS2 (Chip Selects)

The two chip select inputs are normally connected to processor address lines either directly or through decoding. The selected SY6522 register will be accessed when CS1 is high and $\overline{C S 2}$ is low.

## RSO-RS3 (Register Selects)

The four Register Select inputs permit the system processor to select one of the 16 internal registers of the SY6522, as shown in Figure 6.

| Register <br> Number | RS Coding |  |  |  | Register Desig. | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RS3 | RS2 | RS1 | RSO |  | Write | Read |
| 0 | 0 | 0 | 0 | 0 | ORB/IRB | Output Register "B" | Input Register "B" |
| 1 | 0 | 0 | 0 | 1 | ORA/IRA | Output Register " $\mathrm{A}^{\prime \prime}$ | Input Register "A" |
| 2 | 0 | 0 | 1 | 0 | DDRB | Data Direction Register "B" |  |
| 3 | 0 | 0 | 1 | 1 | DDRA | Data Direction Register " $\mathrm{A}^{\prime \prime}$ |  |
| 4 | 0 | 1 | 0 | 0 | T1C-L | T1 Low-Order Latches | T1 Low-Order Counter |
| 5 | 0 | 1 | 0 | 1 | T1C-H | T1 High-Order Counter |  |
| 6 | 0 | 1 | 1 | 0 | T1L-L | T1 Low-Order Latches |  |
| 7 | 0 | 1 | 1 | 1 | T1L-H | T1 High-Order Latches |  |
| 8 | 1 | 0 | 0 | 0 | T2C-L | T2 Low-Order Latches | T2 Low-Order Counter |
| 9 | 1 | 0 | 0 | 1 | T2C-H | T2 High-Order Counter |  |
| 10 | 1 | 0 | 1 | 0 | SR | Shift Register |  |
| 11 | 1 | 0 | 1 | 1 | ACR | Auxiliary Control Register |  |
| 12 | 1 | 1 | 0 | 0 | PCR | Peripheral Control Register |  |
| 13 | 1 | 1 | 0 | 1 | IFR | Interrupt Flag Register |  |
| 14 | 1 | 1 | 1 | 0 | IER | Interrupt Enable Register |  |
| 15 | 1 | 1 | 1 | 1 | ORA/IRA | Same as Reg 1 Except No "Handshake" |  |

Figure 6. SY6522 Internal Register Summary

## $\overline{\text { IRQ }}$ (Interrupt Request)

The Interrupt Request output goes low whenever an internal interrupt flag is set and the corresponding interrupt enable bit is a logic 1 . This output is "opendrain" to allow the interrupt request signal to be "wire-or'ed" with other equivalent signals in the system.

## PA0-PA7 (Peripheral A Port)

The Peripheral A port consists of 8 lines which can be individually programmed to act as inputs or outputs under control of a Data Direction Register. The polarity of output pins is controlled by an Output Register and input data may be latched into an internal register under control of the CA1 line. All of these modes of operation are controlled by the system processor through the internal control registers. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. Figure 7 illustrates the output circuit.

## CA1, CA2 (Peripheral A Control Lines)

The two Peripheral A control lines act as interrupt inputs or as handshake outputs. Each line controls an internal interrupt flag with a corresponding interrupt enable bit. In addition, CA1 controls the latching of data on Peripheral A port input lines. CA1 is a highimpedance input only while CA2 represents one standard TTL load in the input mode. CA2 will drive one standard TTL load in the output mode.


Figure 7. Peripheral A Port Output Circuit

## PB0-PB7 (Peripheral B Port)

The Peripheral B port consists of eight bi-directional lines which are controlled by an output register and a data direction register in much the same manner as the

PA port. In addition, the PB7 output signal can be controlled by one of the interval timers while the second timer can be programmed to count pulses on the PB6 pin. Peripheral B lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. In addition, they are capable of sourcing 1.0 mA at 1.5 VDC in the output mode to allow the outputs to directly drive Darlington transistor circuits. Figure 8 is the circuit schematic.

## CB1, CB2 (Peripheral B Control Lines)

The Peripheral B control lines act as interrupt inputs or as handshake outputs. As with CA1 and CA2, each line controls an interrupt flag with a corresponding interrupt enable bit. In addition, these lines act as a serial port under control of the Shift Register. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. Unlike PB0-PB7, CB1 and CB2 cannot drive Darlington transistor circuits.


Figure 8. Peripheral B Port Output Circuit

## FUNCTIONAL DESCRIPTION

Port A and Port B Operation
Each 8-bit peripheral port has a Data Direction Register (DDRA, DDRB) for specifying whether the peripheral pins are to act as inputs or outputs. A 0 in a bit of the Data Direction Register causes the corresponding peripheral pin to act as an input. A 1 causes the pin to act as an output.
When programmed as an output each peripheral pin is also controlled by a corresponding bit in the Output Register (ORA, ORB). A 1 in the Output Register causes the output to go high, and a " 0 " causes the output to go low. Data may be written into Output Register bits corresponding to pins which are pro-
grammed as inputs. In this case, however, the output signal is unaffected.
Reading a peripheral port causes the contents of the Input Register (IRA, IRB) to be transferred onto the Data Bus. With input latching disabled, IRA will always reflect the levels on the PA. pins. With input latching enabled and the selected active transition on CA1 having occurred, IRA will contain the data present on the PA lines at the time of the transition. Once IRA is read, however, it will appear transparent, reflecting the current state of the PA lines until the next "latching" transition.
The IRB register operates similar to the IRA register. However, for pins programmed as outputs there is a difference. When reading IRA, the level on the pin determines whether a 0 or a 1 is sensed. When reading IRB, however, the bit stored in the output register, ORB, is the bit sensed. Thus, for outputs which have large loading effects and which pull an output " 1 " down or which pull an output " 0 " up, reading IRA may result in reading a " 0 " when a " 1 " was actually programmed, and reading a " 1 " when a " 0 " was programmed. Reading IRB, on the other hand, will read the " 1 " or " 0 ". level actually programmed, no matter what the loading on the pin.
Figures 9,10 , and 11 illustrate the formats of the port registers. In addition, the input latching modes are selected by the Auxiliary Control Register (Figure 16.)

## Handshake Control of Data Transfers

The SY6522 allows positive control of data transfers between the system processor and peripheral devices

REG 0 - ORB/IRB


| Pin <br> Data Direction Selection | WRITE | . READ |
| :---: | :---: | :---: |
| DDRB = "1' (OUTPUT) | MPU writes Output Level (ORB) | MPU reads output register bit in ORB. Pin level has no affect. |
| DDRB = " 0 " (INPUT) (Input latching disabled) | MPU writes into ORB, but no effect on pin level, until DDRB changed. | MPU reads input level on PB pin. |
| DDRB = " 0 " ' (INPUT) <br> (Input latching enabled) |  | MPU reads IRB bit, which is the level of the PB pin at the time of the last CB1 active . transition. |

Figure 9. Output Register B (ORB), Input Register B (IRB)

REG 1 - ORA/IRA


Figure 10. Output Register A (ORA), Input Register A (IRA)

REG 2 (DDRB) AND REG 3 (DDRA)

" 0 " ASSOCIATED PB/PA PIN IS AN INPUT : (HIGH-IMPEDANCE)
" 1 " ASSOCIATED PB/PA PIN IS AN OUTPUT, WHOSE LEVEL IS DETERMINED BY
ORB/ORA REGISTER BIT.
Figure 11. Data Direction Registers (DDRB, DDRA)
through the operation of "handshake" lines. Port A lines (CA1, CA2) handshake data on both a read and a write operation while the Port $B$ lines (CB1, CB2) handshake on a write operation only.

## Read Handshake

Positive control of data transfers from peripheral devices into the system processor can be accomplished very effectively using Read Handshaking. In this case, the peripheral device must generate the equivalent of a "Data Ready" signal to the processor signifying that valid data is present on the peripheral port. This signal normally interrupts the processor, which then reads the data, causing generation of a "Data Taken" signal. The peripheral device responds by making new data available. This process continues until the data transfer is complete.


Figure 12. Read Handshake Timing (Port A, Only)


Figure 13. Write Handshake Timing

In the SY6522, automatic "Read" Handshaking is possible on the Peripheral A port only. The CA1 interrupt input pin accepts the "Data Ready" signal and CA2 generates the "Data Taken" signal. The "Data Ready" signal will set an internal flag which may interrupt the processor or which may be polled under program control. The "Data Taken" signal can either be a pulse or a level which is set low by the system processor and is cleared by the "Data Ready" signal. These options are shown in Figure 12 which illustrates the normal Read Handshaking sequence.

## Write Handshake

The sequence of operations which allows handshaking data from the system processor to a peripheral device is very similar to that described for Read Handshaking. However, for Write Handshaking, the SY6522 generates the "Data Ready" signal and the peripheral device must respond with the "Data Taken" signal. This can be accomplished on both the PA port and the PB port on the SY6522. CA2 or CB2 act as a "Data Ready" output in either the handshake mode or pulse mode and CA1 or CB1 accept the "Data Taken" signal from the peripheral device, setting the interrupt flag and cleaning the "Data Ready" output." This sequence is shown in Figure 13.

Selection of operating modes for CA1, CA2, CB1, and CB2 is accomplished by the Peripheral Control Register (Figure 14),

## Timer Operation

Interval Timer T1 consists of two 8-bit latches and a 16 -bit counter. The latches are used to store data which is to be loaded into the counter. After loading, the counter decrements at $\phi 2$ clock rate. Upon reaching zero, an interrupt flag will be set, and $\overline{\mathrm{RQ}}$ will go low if the interrupt is enabled. The timer will then disable any further interrupts, or (when programmed to) will automatically transfer the contents of the latches into the counter and begin to decrement again. In addition, the timer may be programmed to invert the output signal on a peripheral pin each time it "times-out". Each of these modes is discussed separately below.

The T1 counter is depicted in Figure 15 and the latches in Figure 16.

REG 12 - PERIPHERAL CONTROL REGISTER

-SEE NOTE ACCOMPANYing Figure 25.

Figure 14. CA1, CA2, CB1, CB2 Control

Two bits are provided in the Auxiliary Control Register (bits 6 and 7) to allow selection of the T1 oper-
ating modes. The four possible modes are depicted in Figure 17.

REG 4 - TIMER 1 LOW-ORDER COUNTER


- WRITE - 8 BITS LOADED INTO T1 LOW-ORDER LATCHES. LATCH CONTENTS ARE TRANSFERRED INTO LOW.ORDER ORDER COUNTER IS LOADED (REG 5)
READ - 8 BITS FROM T1 LOW-ORDER COUNTER
TRANSFERRED TO MPU. IN ADDITION, T1 INTERRUPT FLAG IS RESET (BIT 6 IN INTERRUPT FLAG REGISTER).

REG 5 - TIMER 1 HIGH-ORDER COUNTER


WRITE - 8 BITS LOADED INTO T1 HIGH-ORDER LATCHES. ALSO, AT THIS TIME BOTH HIGH AND LOW.ORDER LATCHES TRANSFERRED INTO T1 COUNTER, AND INITIATES COUNTDOWN. T1 AND INITIATES COUNTDOWN. TI
INTERRUPT FLAG ALSO IS RESET.
READ - 8 BITS FROM T1 HIGH-ORDER COUNTER TRANSFERRED TO MPU.

Figure 15. T1 Counter Registers

REG 6 - TIMER 1 LOW-ORDER LATCHES


WRITE - 8 BITS LOADED INTO T1 LOW-ORDER
LATCHES. THIS OPERATION ISNO
DIFFERENT THAT A WRITE INTO
REG 4.
READ - 8 BITS FROM T1 LOW-ORDER LATCHES
TRANSFERRED TO MPU. UNLIKE REG 4 TRANSFERRED TO MPU. UNLIKE REG RESET OF Tí INTERRUPT FLAG.

REG 7 - TIMER 1 HIGH-ORDER LATCHES


WRITE - 8 BITS LOADED INTO T1 HIGH-ORDER LATCHES. UNLIKE REG 4 OPERATION NO LATCH-TO-COUNTER TRANSFERS TAKE PLACE.
READ - 8 BITS FROM T1 HIGH-ORDER LATCHES TRANSFERRED TO MPU.

Figure 16. T1 Latch Registers

REG 11 - AUXILIARY CONTROL REGISTER


Figure 17. Auxiliary Control Register
Note: The processor does not write directly into the low order counter (T1C-L). Instead, this half of the counter is loaded automatically from the low order latch when the processor writes into the high order counter. In fact, it may not be necessary to write to the low order counter in some applications since the timing operation is triggered by writing to the high order counter.


Figure 18. Timer 1 and Timer 2 One-Shot Mode Timing

## Timer 1 One-Shot Mode

The interval timer one-shot mode allows generation of a single interrupt for each Timer load operation. In addition, Timer 1 can be programmed to produce a single negative pulse on PB7.

To generate a single interrupt ACR bits 6 and 7 must be 0 then either TIL-L or TIC-L must be written with the low-order count value. (A write to TIC-L is effectively a Write to TIL-L). Next the high-order count value is written to TIC-H, (the value is simultaneously written into TIL-H), and TIL-L is transferred to TIC-L. Countdown begins on the $\phi_{2}$ following the write TIC-H and decrements at the $\phi_{2}$ rate. T1 interrupt occurs when the counters reach 0 . Generation of a negative pulse on PB7 is done in the same manner except ACR bit 7 must be a one. PB7 will go low after a Write TIC-H and go high again when the counters reach 0.

The T1 interrupt flag is reset by either writing TIC-H (starting a new count) or by reading TIC-L.

Timing for the one-shot mode is illustrated in Figure 18.

## Timer 1 Free-Run Mode

The most important advantage associated with the latches in T1 is the ability to produce a continuous series of evenly spaced interrupts and the ability to produce a square wave on PB7 whose frequency is not affected by variations in the processor interrupt response time. This is accomplished in the "freerunning" mode.

In the free-running mode, the interrupt flag is set and the signal on PB7 is inverted each time the counter reaches zero. However, instead of continuing to decrement from zero after a time-out, the timer automatically transfers the contents of the latch into the counter ( 16 bits) and continues to decrement from there. It is not necessary to rewrite the timer to enable setting the interrupt flag on the next time-out. The interrupt flag can be cleared by reading TIC-L, by writing directly into the flag as described later, or if a new count value is desired by a write to TIC-H.

All interval timers in the SY 6522 are "re-triggerable". Rewriting the counter will always re-initialize the time-out period. In fact, the time-out can be prevented completely if the processor continues to rewrite the timer before it reaches zero. Timer 1 will operate in this manner if the processor writes into the high order counter (T1C-H). However, by loading the latches only, the processor can access the timer during each down-counting operation without affecting the time-out in process. Instead, the data loaded into the latches will determine the length of the next timeout period. This capability is particularly valuable in the free-running mode with the output enabled. In this mode, the signal on PB7 is inverted and the interrupt flag is set with each time-out. By responding to the interrupts with new data for the latches, the processor can determine the period of the next half cycle during each half cycle of the output signal on PB7. In this manner, very complex waveforms can be generated. Timing for the free-running mode is shown in Figure 19.


Note: A precaution to take in the use of PB7 as the timer output concerns the Data Direction Register contents for PB7. Both DDRB bit 7 and ACR bit 7 must be 1 for PB7 to function as the timer output. If either is a 0 , then PB7 functions as a normal output pin, controlled by ORB bit 7 .

Figure 19. Timer 1 Free-Run Mode Timing

## Timer 2 Operation

Timer 2 operates as an interval timer (in the "oneslot" mode only), or as a counter for counting negative pulses on the PB6 peripheral pin. A single control bit is provided in the Auxiliary Control Register to select between these two modes. This timer is comprised of a "write-only" low-order latch (T2L-L), a "read-only" low-order counter and a read/write high order counter. The counter registers act as a 16 -bit counter which decrements at $\Phi 2$ rate. Figure 20 illustrates the T2 Counter Registers.

Timer 2 One-Shot Mode
As an interval timer, T2 operates in the "one-shot" mode similar to Timer 1. In this mode, T2 provides a single interrupt for each "write T2C-H" operation. After timing out, (reading 0 ) the counters "roll-over" to all 1 's ( $\mathrm{FFFF}_{16}$ ) and continue decrementing, allowing the user to read them and determine how long T2 interrupt has been set. However, setting of the interrupt flag will be disabled after initial time-out so that it will not be set by the counter continuing to decrement through zero. The processor must rewrite T2C-H to enable setting of the interrupt flag. The interrupt flag is cleared by reading T2C-L or by writing T2C-H. Timing for this operation is shown in Figure 18.

Figure 20. T2 Counter Registers

Timer 2 Pulse Counting Mode
In the pulse counting mode, T2 serves primarily to count a predetermined number of negative-going pulses on PB6. This is accomplished by first loading a number into T2. Writing into T2C-H clears the interrupt flag and allows the counter to decrement each time a pulse is applied to PB6. The interrupt flag will be set when T 2 reaches zero. At this time the counter will continue to decrement with each pulse on PB6. However, it is necessary to rewrite T2C-H to allow the interrupt flag to set on subsequent down-counting operations. Timing for this mode is shown in Figure 21. The pulse must be low on the leading edge of $\Phi 2$.

## Shift Register Operation

The Shift Register (SR) performs serial data transfers into and out of the CB2 pin under control of an internal modulo-8 counter. Shift pulses can be applied to the CB1 pin from an external source or, with the proper mode selection, shift pulses generated internally will appear on the CB1 pin for controlling external devices.

The control bits which select the various shift register operating modes are located in the Auxiliary Control Register. Figure 22 illustrates the configuration of the SR data bits and the SR control bits of the ACR.

Figures 23 and 24 illustrate the operation of the various shift register modes.

## Interrupt Operation

Controlling interrupts within the SY6522 involves three principal operations. These are flagging the interrupts, enabling interrupts and signaling to the processor that an active interrupt exists within the chip. Interrupt flags are set by interrupting conditions which exist within the chip or on inputs to the chip. These flags normally remain set until the interrupt has been serviced. To determine the source of an interrupt, the microprocessor must examine these flags in order from highest to lowest priority. This is accomplished by reading the flag register into the processor accumulator, shifting this register either right or left and then using conditional branch instructions. to detect an active interrupt.
Associated with each interrupt flag is an interrupt enable bit. This can be set or cleared by the processor to enable interrupting the processor from the corresponding interrupt flag. If an interrupt flag is set to a logic 1 by an interrupting condition, and the corresponding interrupt enable bit is set to a 1 , the Interrupt Request Output (IRQ) will go low. $\overline{\mathrm{IRQ}}$ is an "open-collector" output which can be "wire-or'ed" with other devices in the system to interrupt the processor.
In the SY6522, all the interrupt flags are contained in one register. In addition, bit 7 of this register will be read as a logic 1 when an interrupt exists within the chip. This allows very convenient polling of several devices within a system to locate the source of an interrupt.


Figure 22. SR and ACR Control Bits

## SR Disabled (000)

The 000 mode is used to disable the Shift Register. In this mode the microprocessor can write or read the SR, but the shifting operation is disabled and operation of CB1 and CB2 is controlled by the appropriate bits in the Peripheral Control Register (PCR). In this mode the SR Interrupt Flag is disabled (held to a logic 0).

Shift in Under Control of T2 (001)
In the 001 mode the shifting rate is controlled by the low order 8 bits of T2. Shift pulses are generated on the CB1 pin to control shifting in external devices. The time between transitions of this output clock is a function of the system clock period and the contents of the low order T2 latch (N).

The shifting operation is triggered by writing or reading the shift register. Data is shifted first into the low order bit of SR and is then shifted into the next higher order bit of the shift register on the negative-going edge of each clock pulse. The input data should change before the positive-going edge of the CB1 clock pulse. This data is shifted into the shift register during the $\phi_{2}$ clock cycle following the positive-going edge of the CB1 clock pulse. After 8 CB1 clock pulses, the shift register interrupt flag will be set and $\overline{\mathrm{RQ}}$ will go low.


Shift in Under Control of $\phi_{\mathbf{2}}$ (010)
In mode 010 the shift rate is a direct function of the system clock frequency. CB1 becomes an output which generates shift pulses for controlling external devices. Timer 2 operates as an independent interval timer and has no effect on SR. The shifting operation is triggered by reading or writing the Shift Register. Data is shifted first into bit 0 and is then shifted into the next higher order bit of the shift register on the trailing edge of each $\phi_{2}$ clock pulse. After 8 clock pulses, the shift register interrupt flag will be set, and the output clock pulses on CB1 will stop.


## Shift in Under Control of External CB1 Clock (011)

In mode 011 CB1 becomes an input. This allows an external device to load the shift register at its own pace. The shift register counter will interrupt the processor each time 8 bits have been shifted in. However, the shift register counter does not stop the shifting operation; it acts simply as a pulse counter. Reading or writing the Shift Register resets the Interrupt flag and initializes the SR counter to count another 8 pulses.
Note that the data is shifted during the first system clock cycle following the positive-going edge of the CB1 shift pulse. For this reason, data must be held stable during the first full cycle following CB1 going high.


Figure 23. Shift Register Input Modes

## Shift Out Free-Running at T2 Rate (100)

Mode 100 is very similar to mode 101 in which the shifting rate is set by T2. However, in mode 100 the SR Counter does not stop the shifting operation. Since the Shift Register bit 7 (SR7) is recirculated back into bit 0, the 8 bits loaded into the shift register will be clocked onto CR2 repetitively. In this mode the shift register counter is disabled, and $\overline{\mathrm{RO}}$ is never set.


Shift Out Under Control of T2 (101)
In mode 101 the shift rate is controlled by T2 (as in the previous mode). However, with each read or write of the shift register the SR Counter is reset and 8 bits are shifted onto CB2. At the same time, 8 shift pulses are generated on CB1 to control shifting in external devices. After the 8 shift pulses, the shifting is disabled, the SR Interrupt Flag is set and CB2 remains at the last data level.


Shift Out Under Control of $\phi_{2}$ (110)
In mode 110, the shift rate is controlled by the $\phi_{2}$ system clock.


Shift Out Under Control of External CB1 Clock (111)
In mode 111 shifting is controlled by pulses applied to the CB1 pin by an external device. The SR counter sets the SR Interrupt flag each time it counts 8 pulses but it does not disable the shifting function. Each time the microprocessor writes or reads the shift register, the SR Interrupt flag is reset and the SR counter is initialized to begin counting the next 8 shift pulses on pin CB1. After 8 shift pulses, the interrupt flag is set. The microprocessor can then load the shift register with the next byte of data.


Figure 24. Shift Register Output Modes

The Interrupt Flag Register (IFR) and Interrupt Enable Register (IER) are depicted in Figures 25 and 26, respectively,

The IFR may be read directly by the processor. In addition, individual flag bits may be cleared by writing a " 1 " into the appropriate bit of the IFR. When the proper chip select and register signals are applied to the chip, the contents of this register are placed on the data bus. Bit 7 indicates the status of the IRQ output. This bit corresponds to the logic function: IRQ $=$ IFR6 $\times$ IER6 + IFR5 $\times$ IER5 + IFR4 $\times$ IER4 + IFR3 $\times$ IER3 + IFR2 $\times$ IER2 + IFR1 $\times$ IER1 + IFR0 $\times$ IERO. Note: $X=\operatorname{logic}$ AND, $+=$ Logic OR.

The IFR bit 7 is not a flag. Therefore, this bit is not directly cleared by writing a logic 1 into it. It can only be cleared by clearing all the flags in the register or by disabling all the active interrupts as discussed in the next section.

REG 13- INTERRUPT FLAG REGISTER


[^5]Figure 25. Interrupt Flag Register (IFR)

For each interrupt flag in IFR, there is a corresponding bit in the Interrupt Enable Register. The system processor can set or clear selected bits in this register to facilitate controlling individual interrupts without affecting others. This is accomplished
by writing to address 1110 (IER address). If bit 7 of the data placed on the system data bus during this write operation is a 0 , each 1 in bits 6 through 0 clears the corresponding bit in the Interrupt Enable Register. For each zero in bits 6 through 0, the corresponding bit is unaffected.
Setting selected bits in the Interrupt Enable Register is accomplished by writing to the same address with bit 7 in the data word set to a logic 1. In this case, each 1 in bits 6 through 0 will set the corresponding bit. For each zero, the corresponding bit will be unaffected. This individual control of the setting and clearing operations allows very convenient control of the interrupts during system operation.
In addition to setting and clearing IER bits, the processor can read the contents of this register by placing the proper address on the register select and chip select inputs with the $R / \bar{W}$ line high. Bit 7 will be read as a logic 1.

REG 14 - INTERRUPT ENABLE REGISTER


NOTES:

1. IF BIT 7 IS A " 0 ", THEN EACH " 1 " IN BITS $0-6$ DISABLES THE CORRESPONDING INTERRUPT.
2. IF BIT 7 IS A" 1 ", THEN EACH " 1 " IN BITS 0-6 ENABLES THE CORRESPONDING INTERRUPT.
3. IF A READ OF THIS REGISTER IS DONE, BIT 7 WILL BE " 1 " AND ALL OTHER BITS WILL REFLECT THEIR ENABLE/DISABLE STATE,

Figure 26. Interrupt Enable Register (IER)


ORDERING INFORMATION

| Order <br> Number | Package <br> Type | Frequency <br> Option |
| :--- | :--- | :--- |
| SYP 6522 | Plastic | 1 MHz |
| SYP 6522A | Plastic | 2 MHz |
| SYC 6522 | Ceramic | 1 MHz |
| SYC 6522A | Ceramic | 2 MHz |

Verssitile
SYE6522/
SYE6522A
Interficce Adanter
(VIA)

## Extended Temperature ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

- Two 8-Bit Bidirectional I/O Ports
- Two 16-Bit Programmable Timer/Counters
- Serial Data Port
- Single +5V Power Supply
- TTL Compatible
- CMOS Compatible Peripheral Port A Lines
- Expanded "Handshake" Capability Allows Positive

Control of Data Transfers Between Processor and Peripheral Devices

- Latched Output and Input Registers
- 1 MHz Operation
- Operation over wide temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

The SYE6522 Versatile Interface Adapter (VIA) is a very flexible I/O control device. In addition, this device contains a pair of very powerful 16 -bit interval. timers, a serial-to-parallel/parallel-to-serial shift register and input data latching on the peripheral ports. Expanded handshaking capability allows control of bi-directional data transfers between VIA's in multiple processor systems.
Control of peripheral devices is handled primarily through two 8-bit bi-directional ports. Each line can
be programmed as either an input or an output. Several peripheral I/O lines can be controlled directly from the interval timers for generating programmable frequency square waves or for counting externally generated pulses. To facilitate control of the many powerful features of this chip, an interrupt flag register, an interrupt enable register and a pair of function control registers are.provided.


Figure 1. SYE6522 Block Diagram

ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 to +7.0 | V |
| Operating Temperature <br> Range <br> Storage Temperature <br> Range | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

ORDERING INFORMATION

| Part Number | Package | Clock Frequency |
| :--- | :--- | :---: |
| SYEC6522 | Ceramic | 1 MHz |
| SYED6522 | Cerdip | 1 MHz |
| SYEP6522 | Plastic | 1 MHz |

D.C. CHARACTERISTICS ${ }^{\circ} \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Characteristic | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (all except $\phi$ 2) | $\cdots \quad 2.4$ | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{CH}}$ | Clock High Voltage | 2.4 | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $V_{\text {IL }}$ | Input Low Voltage | -0.3 | 0.4 | V |
| IIN | Input Leakage Current $-\mathrm{V}_{\text {IN }}=0$ to 5 Vdc R/ $\bar{W}, \overline{R E S}, ~ R S 0, ~ R S 1, ~ R S 2 ; ~ R S 3, ~ C S 1, ~ \overline{C S 2, ~}$ CA1, Ф2 | - - | $\pm 2.5$ | $\mu \mathrm{A}$ |
| $I_{\text {TSI }}$ | $\begin{aligned} & \text { Off-state Input Current }-\mathrm{V}_{\mathrm{IN}}=.4 \text { to } 2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{DO} \text { to } \mathrm{D7} \end{aligned}$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $I_{\text {IH }}$ | Input High Current $-\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$. PA0-PA7, CA2, PB0-PB7, CB1, CB2 | -100 | - | $\mu \mathrm{A}$ |
| IIL | Input Low Current $-\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{Vdc}$ PA0-PA7, CA2, PB0-PB7, CB1, CB2 | - - | -1.6 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage $\begin{aligned} & V_{C C}=\min , I_{\text {load }}=-100 \mu \mathrm{Adc} \\ & P A 0-P A 7, C A 2, P B 0-P B 7, C B 1, C B 2 \end{aligned}$ | 2.4 | - | V |
| VOL | $\begin{aligned} & \text { Output Low Voltage } \\ & \qquad V_{C C}=\min , I_{\text {load }}=1.6 \mathrm{mAdc} \end{aligned}$ | - | 0.4 | V |
| ${ }^{\mathrm{OH}}$ | Output High Current (Sourcing) $\begin{aligned} & \mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V}(\mathrm{PBO}-\mathrm{PB} 7) \end{aligned}$ | $\begin{array}{r} -100 \\ -1.0 \end{array}$ | - | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{~mA} \end{gathered}$ |
| $\mathrm{I}_{\text {OL }}$ | Output Low Current (Sinking) $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{Vdc}$ | $\square \quad 1.6$ | - | mA |
| IOFF | Output Leakage Current (Off state) $\overline{\text { IRQ }}$ | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance $-\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (R/信, $\overline{R E S}$, RSO, RS1, RS2, RS3, CS1, $\overline{\mathrm{CS} 2}$, D0-D7, PAO-PA7, CA1, CA2, PB0-PB7) <br> (CB1, CB2) <br> ( $\Phi 2$ Input) | - | $\begin{aligned} & 7.0 \\ & 10 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |
| Cout | Output Capacitance $-\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | - | 10 | pF |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | - | 750 | - mW |

Memory, I/O, Timer Array

SY6530 PRODUCTS

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- $1024 \times 8$ ROM
- $64 \times 8$ static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction Registers
- Programmable Interval Timer
- Programmable Interval Timer Interrupt
- TTL \& CMOS compatible peripheral lines
- Peripheral pins with Direct Transistor Drive Capability
- High Impedance Three-State Data Pins
- Allows up to 7 K contiguous bytes of ROM with no external decoding

The SY6530 is designed to operate in conjunction with the SY6500 microprocessor Family. It is comprised of a mask programmable $1024 \times 8$ ROM, a $64 \times 8$ static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the micro-
processor unit and peripheral devices, and a software programmable interval timer with interrupt, capable of timing in intervals from 1 to 262,144 clock periods.

FIGURE 1. SY6530 BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

 Input/Output Voltage ( $\mathrm{V}_{\text {IN }}$ ) . . . . . . . . . . . . -.3 to +7.0 V
Operating Temperature (TOP) $\ldots \ldots \ldots \ldots .$.
Storage Temperature Range (TSTG) $\ldots \ldots-55$ to $+150^{\circ} \mathrm{C}$

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS $\left(V_{C C}=5.0 \mathrm{~V} \pm 5 \%, V_{S S}=0 \mathrm{~V}, T_{A}=0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$

|  | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | VIH | 2.4 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Input Low Voltage | VIL | -0.3 |  | 0.4 | V |
| Input Leakage Current; $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}+5 \mathrm{~V}$ A $\emptyset-A 9, R S, R / \bar{W}, \overline{R E S}, \emptyset 2, P B 6 *, P B 5 *$ | IIN |  | 1.0 | 2.5 | $\mu \mathrm{A}$ |
| Input Leakage Current for High Impedence State (Three State); $\mathrm{V}_{\text {IN }}=.4 \mathrm{~V}$ to 2.4 V ; D $\emptyset$-D7 | ITSI |  | $\pm 1.0$ | $\pm 10.0$ | $\mu \mathrm{A}$ |
| Input High Current; V IN $=2.4 \mathrm{~V}$ PAØ-PA7, PB $\emptyset-P B 7$ | IIH | -100. | -300. |  | $\mu \mathrm{A}$ |
| Low Input Current; $\mathrm{V}_{1 \mathrm{~N}}=.4 \mathrm{~V}$ PAØ-PA7, PBØ-PB7 | IIL |  | 1.0 | 1.6 | mA |
| Output High Voltage $\begin{gathered} V_{C C}=\text { MIN, } I_{L O A D} \leqslant-100 \mu A(P A \emptyset-P A 7, P B \emptyset \cdot P B 7, D \emptyset-D 7) \\ \text { ILOAD } \leqslant-3 m A(P A \emptyset, P B \emptyset) \end{gathered}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & 2.4 \\ & 1.5 \end{aligned}$ |  |  | V |
| Output Low Voltage $V_{C C}=M I N, I_{L O A D} \leqslant 1.6 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.4 | V |
| Output High Current (Sourcing); $\begin{aligned} & \mathrm{VOH}\geqslant 2.4 \mathrm{~V} \text { (PAØ-PA7, } \mathrm{PB} \emptyset-\mathrm{PB} 7, \mathrm{D} \emptyset-\mathrm{D} 7) \\ & \geqslant 1.5 \mathrm{~V} \text { Available for other than } \mathrm{TTL} \\ &\text { (Darlingtons) ( } \mathrm{PA} \emptyset, \mathrm{~PB} \emptyset) \end{aligned}$ | ${ }^{\mathrm{I}} \mathrm{OH}$ | $\begin{array}{r} -100 \\ -3.0 \end{array}$ | $\begin{gathered} -1000 \\ -5.0 \end{gathered}$ |  | $\mu \mathrm{A}$ <br> mA |
| Output Low Current (Sinking); $\mathrm{V}_{\mathrm{OL}} \leqslant .4 \mathrm{~V}$ | IOL | 1.6 |  |  | mA |
| Clock Input Capacitance | CCLK |  |  | 30 | pF |
| Input Capacitance | CIN |  |  | 10 | pF |
| Output Capacitance | COUT |  |  | 10 | pF |
| Power Dissipation ( $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ ) | PD |  |  | 700 | mW |

*When Programmed as address pins All values are D.C. readings
WRITE TIMING CHARACTERISTICS

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Clock Period | TCYC | 1 |  | 10 | $\mu \mathrm{~s}$ |
| Rise \& Fall Times | $T_{R}, T_{F}$ |  |  | 25 | ns |
| Clock Pulse Width | TC | 470 |  |  | ns |
| R/W valid before positive transition of clock | TWCW | 180 |  |  | ns |
| Address valid before positive transition of clock | TACW | 180 |  |  | ns |
| Data bus valid before negative transition of clock | TDCW | 300 |  |  | ns |
| Data Bus Hold Time | THW | 10 |  |  | ns |
| Peripheral data valid after negative transition of clock | TCPW |  |  | 1 | $\mu \mathrm{~s}$ |
| Peripheral data valid after negative transition of clock driving CMOS <br> $\left(\right.$ Level $\left.=V_{\text {CC }}-30 \%\right)$ | TCMOS |  |  | 2 | $\mu \mathrm{~s}$ |
| R/W hold time after negative clock transition |  |  |  |  |  |
| Address hold time | TCWW | 0 |  |  | ns |

## READ TIMING CHARACTERISTICS

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: |
| R/ $\bar{W}$ valid before positive transition of clock | TWCR | 180 |  |  | ns |
| Address valid before positive transition of clock | TACR | 180 |  |  | ns |
| Peripheral data valid before positive transition of clock | TPCR | 300 |  |  | ns |
| Data bus valid after positive transition of clock | TCDR |  |  | 395 | ns |
| Data Bus Hold Time | THR | 10 |  |  | ns |
| $\overline{\mathrm{IQ}}$ (Interval Timer Interrupt) valid before positive transition of clock | TIC | 200 |  |  | ns |
| R/W hold time after negative clock transition | TCWR | 0 |  |  | ns |
| Address hold time | TCAH | 0 |  |  | ns |

Loading $=30 \mathrm{pF}+1 \mathrm{TTL}$ load for $\mathrm{PA} \emptyset-\mathrm{PA} 7, \mathrm{~PB} \emptyset-\mathrm{PB} 7$

$$
=130 \mathrm{pF}+1 \text { TTL load for D } \emptyset-\mathrm{D} 7
$$

## INTERFACE SIGNAL DESCRIPTION

## Reset ( $\overline{\mathrm{RES}}$ )

During system initialization a low ( $\leqslant 0.4 \mathrm{~V}$ ) on the $\overline{\mathrm{RES}}$ input will cause a zeroing of all four l/O registers. This in turn will cause all I/O buses to act as inputs, protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during reset. Interrupt capability is disabled with the $\overline{\mathrm{RES}}$ signal. The $\overline{\mathrm{RES}}$ signal must be held low for at least one clock period when reset is required.

## Input Clock ( $\phi$ 2)

The input clock is a system Phase Two clock.

## Read/Write ( $\mathrm{R} / \overline{\mathrm{W}}$ )

$\mathrm{R} / \overline{\mathrm{W}}$ is supplied by the microprocessor and is used to control the transfer of data to and from the SY6530. A high on the $R / \bar{W}$ pin allows the processor to read(with proper addressing) the SY6530. A low on the R/W pin allows a write (with proper addressing) to the SY6530.

## Interrupt Request ( $\overline{\mathbf{R Q} \mathbf{Q}}$ )

The $\overline{\mathrm{RQ}}$ output is derived from the interval timer. The same line, if not used as an interrupt, can be used as a peripheral I/O (PB7). When used as an interrupt, the pin should be set to an input in the data direction register. As $\overline{\mathrm{RQ}}$ the output will be normally high with a low indicating an interrupt from the SY6530. An external pull-up device is not required; however, if collector-OR'd with other devices, the internal pull-up may be omitted with a mask option.

## Data Bus (D0-D7)

The SY6530 has eight bi-directional data lines (DOD7). These lines connect to the system's data bus and allow transfer of data to and from the microprocessor. The output buffers remain in the off state except when a Read operation occurs.

## Peripheral Data Ports (PA0-PA7, PB0-PB7)

The SY6530 has two 8-bit peripherall/O ports, Port A (lines PAO-PA7) and Port B (lines PBO-PB7). Each line is individually software programmable as either an input or an output. By writing a " 0 " to any bit position of the Data Direction Register (DDRA or DDRB) the corresponding line will be programmed as an input. Likewise, by writing " 1 '" to any bit position in the DDR will cause the corresponding line to act as an output.

When the Ports are programmed as inputs and their output registers (ORA and ORB) are read by the MPU, the level on the port lines will be transferred to the Data Bus. When the ports are programmed as outputs the lines will reflect the data written by the MPU into the output registers.

PAO and PBO are capable of direct transistor drive (source 3 mA at 1.5 V ).

Address and Select Lines (A0-A9, RS, PB5 and PB6) AO-A9 and ROM SELECT (RS) are always used as addressing lines. There are 2 additional lines which are mask programmable and can be used either individually or together as CHIP SELECTS. They are PB5 and PB6. When used as peripheral data lines they cannot be used as chip selects.

FIGURE 2. WRITE TIMING CHARACTERISTICS


FIGURE 3. READ TIMING CHARACTERISTICS


## INTERNAL ORGANIZATION

A block diagram of the internal architecture is shown in Figure 1. The SY6530 is divided into four basic sections, RAM, ROM, I/O and TIMER. The RAM and ROM interface directly with the microprocessor through the system data bus and address lines. The 1/O section consists of two 8-bit halves. Each half contains a Data Direction Register (DDR) and an 1/O Register.

## ROM 1 K Byte ( 8 K Bits)

The 8 K ROM is in a $1024 \times 8$ configuration. Address lines AO-A9, as well as RS are needed to address the entire ROM. With the addition of CS1 and CS2, seven SY6530's may be addressed, giving $7168 \times 8$ bits of contiguous ROM.

## RAM-64 Bytes (512 Bits)

A $64 \times 8$ static RAM is contained on the SY6530. It is addressed by A0-A5 (Byte Select), RS, A6, A7, A8, A9, and, depending on the number of chips in the system, CS1 and CS2.

## Internal Peripheral Registers

There are four 8 -bit internal registers, two data direction registers (DDRA and DDRB) and two peripheral I/O data registers (ORA and ORB). The two data direction registers control the direction of the data into and out of the peripheral line. A " 1 " written into the Data Direction Register sets up the corresponding peripheral buffer line as an output. Therefore, anything then written into the //O Register will appear on that corresponding peripheral pin. A " 0 " written into the DDR inhibits the output buffer from transmitting data to or from the I/O Register. For example, a " 1 " loaded into data direction A, position 3, sets up peripheral line PA3 as an output. If a " 0 " had been loaded, PA3 would be configured as an input and remain in the high state. The two datal/O registers are used to latch data from the Data Bus during a Write operation until the peripheral device can read the data supplied by the microprocessor.

During a read operation by the microprocessor the SY6530 transfers the TTL level on the peripheral data lines to the data bus. For the peripheral data lines which are programmed as outputs the microprocessor will read the corresponding data bits of the 1/0 Register. The only way the 1/O Register data can be changed is by a microprocessor Write operation. The 1/O Register is not affected by a Read of the data on the peripheral lines.

## Interval Timer

The Timer section of the SY6530 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic. These are illustrated in Figure 4.

The Interval Timer can be programmed to count up to 256 time intervals. Each time interval canbe either 1T, $8 \mathrm{~T}, 64 \mathrm{~T}$ or 1024 T increments, where T is the system clock period. When a full count is reached, the interrupt flag is set to a logic " 1 ". After the interrupt flag is set the internal clock continues counting down at a 1 T rate to a maximum of -255 T . This allows the user to read the counter and then determine how long the interrupt has been set.

The 8-bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervals were to be counted, the pattern 00110100 would be put on the Data Bus and written into the Interval Time register.

At the same time that data is being written into the Interval Timer, the counting intervals of $1,8,64,1024 T$ are decoded from address lines AO and A1. During a Read or Write operation address line A3 controls the interrupt capability of PB7, i.e., $A_{3}=1$ enables $\overline{R Q}$ on PB7, $\mathrm{A}_{3}=0$ disables $\overline{\mathrm{RQ}}$ on PB 7 . When PB7 is used as $\overline{\mathrm{IRO}}$ with the Interval Timer it should be programmed as an input. If PB7 is enabled by A3 and an interrupt occurs PB7 will go low. When the Timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., $51,50,49$, etc.

When the Timer has counted down to 00000000 an interrupt will occur on the next count and the counter will read $11 \begin{array}{llllll}1 & 1 & 1 & 1 & 1 \text {. After interrupt, the timer }\end{array}$ register decrements at a divide by " 1 " rate of the system clock. If after interrupt, the Timer is read and a value of 1.1100111 is read, the time since interrupt is 28T. The value read is in two's complement.

```
Value Read = 11100100
Complement = 00011011
ADD 1 = 00011100=28.
```

Thus, to arrive at the total elapsed time, merely do a two's complement and add to the original time written into the Timer. Again, assume time written as 00110 $100(=52)$. With a divide by 8 , total time to interrupt is $(52 \times 8)+1=417 \mathrm{~T}$. Total elapsed time would be $416 \mathrm{~T}+28 \mathrm{~T}=444 \mathrm{~T}$, assuming the value read after interrupt was 11100100 .

After an interrupt, whenever the Timer is written or read the interrupt is reset. However, the reading of the Timer at the same time the interrupt occurs will not reset the interrupt flag.

Figure 5 illustrates an example of interrupt.

FIGURE 4. BASIC ELEMENTS OF INTERVAL TIMER


FIGURE 5. TIMER INTERRUPT TIMING


1. Data written into Interval Timer is $00110100=52_{10}$
2. Data in Interval Timer is $00011001=25_{10}$

$$
52-\frac{213}{8}-1=52-26-1=25
$$

3. Data in Interval Timer is $00000000=00_{10}$

$$
52-\frac{415}{8}-1=52-51-1=0
$$

4. Interrupt has occured at $\phi_{2}$ pulse \#416

Data in Interval Timer = 11111111
5. Data in Interval Timer is 10101100

$$
\begin{aligned}
& \text { two's complement is } 01010100=8410 \\
& 84+(52 \times 8)=50010
\end{aligned}
$$

When reading the Timer after an interrupt, A3 should be low so as to disable the $\overline{\mathrm{RO}}$ output. This is done so as to avoid future interrupts until another Write timer operation.

## ADDRESSING

Because the address decode matrix is maskable the SY6530 offers many variations to the user. RAM, ROM and the 1/O - Interval Timer block may be enabled individually by any combination of A6-A9 plus RS, CS1 and CS2 (refer to Figure 6 for a typical configuration). Because CS1 and CS2 are mask
options and act independently neither, either, or both may be masked as Chip Selects or Port B lines.

## One-Chip Addressing

Figure 6 illustrates a 1 -chip system for the SY6530, and Figure 8 details address decoding.


## Seven Chip Addressing

In the 7-chip system the objective would be to have 7 K of contiguous ROM, with RAM in low order memory. The 7 K of ROM could be placed between addresses 65,535 and 1024. For this case, assume A13, A14, and A15 are all 1 when addressing ROM, and 0 when addressing RAM or I/O. This would place the 7 K ROM between addresses 65,535 and 58,367 . The 2 lines designated as chip-select or 1/O would be mask programmed as chip select. RS would be connected to address line A10. CS1 and CS2 would be connected to address lines A11 and A12 respectively. See Figure 7.

## 1/O Register - Timer Addressing

The previous two examples have illustrated how to address the ROM, RAM and the general I/O Register

- Timer Block. AO thru A3 specify which of the four 1/O registers are selected and select the modes of operation for the Timer. Figure 8 illustrates the internal decoding of these address bits and their function.

Address line A 2 selects $1 / \mathrm{O}$ or Timer. If I/O-Timer Select is enabled and A2 is low the I/O registers are selected and bits AO and A1 are decoded to select the individual register.

During a write when 1/O-Timer Select is enabled and A2 is high the Timer is selected. Bits A0 and A1 select the $\div$ by rate (the data lines should at this time have the count value to be written), and A3 determines if PB7 is to act as an $\overline{\mathrm{RQ}}$ output.

The addressing of the ROM select, RAM select and I/O timer select lines would be as follows:
FIGURE 7. SY6530 SEVEN CHIP ADDRESSING SCHEME

|  | : | $\begin{aligned} & \text { CS2 } \\ & \text { A12 } \end{aligned}$ | $\begin{aligned} & \text { csi } \\ & \text { A11 } \end{aligned}$ | $\begin{aligned} & \text { RS } \\ & \text { A10 } \end{aligned}$ | A9 | A8 | A7 | A6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SY6530 \#1, | ROM SELECT | 0 | 0 | 1 | $x$ | X | X | X |
|  | RAM SELECT | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | I/O TIMER | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| SY6530 \#2, | ROM SELECT | 0 | 1 | 0 | X | X | X | X |
|  | RAM SELECT | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
|  | I/O TIMER | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| SY6530 \#3, | ROM SELECT | 0 | 1 | 1 | X | X | $\times$ | x |
|  | RAM SELECT | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
|  | I/O TIMER | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| SY6530 \#4, | ROM SELECT | 1 | 0 | 0 | $x$ | $x$ | X | X |
|  | RAM SELECT | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  | I/O TIMER | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| SY6530 \#5, | ROM SELECT | 1 | 0 | 1 | $x$ | X | X | $x$ |
|  | RAM SELECT | '0 | 0 | 0 | 0 | 1 | 0 | 0 |
|  | I/O TIMER | 0 | 0 | 0 | 1 | 1 | . 0 | 0 |
| SY6530 \#6, | ROM SELECT | 1 | 1 | 0 | X | X | X | X |
|  | RAM SELECT | 0 | 0 | 0 | 0 | - 1 | 0 | 1 |
|  | I/O.TIMER | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| SY6530 \#7, | ROM SELECT | 1 | 1 | 1 | X | X | X | $x$ |
|  | RAM SELECT | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
|  | I/O TIMER | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

${ }^{*}$ RAM select for $S Y 6530$ \#5 would read $=\overline{\mathrm{A} 12} \cdot \overline{\mathrm{~A} 11} \bullet \overline{\mathrm{~A} 10} \cdot \overline{\mathrm{~A} 9} \cdot \mathrm{~A} 8 \cdot \overline{\mathrm{~A}} \cdot \overline{\mathrm{~A} 6}$
FIGURE 8. ADDRESSING DECODE FOR I/O REGISTER AND TIMER ADDRESSING DECODE

|  | ROM SELECT | RAM SELECT | I/O-TIMER SELECT | R/W | A3 | A2 | A1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ ROM | 1 | 0 | 0 | 1 | $x$ | X | X |
| WRITE RAM | 0 | 1 | 0 | 0 | X | X | X |
| READ RAM | 0 | 1 | 0 | 1 | X | X | X |
| WRITE DDRA | 0 | 0 | 1 | 0 | X | 0 | 0 |
| READ DDRA | 0 | 0 | 1 | 1 | X | 0 | 0 |
| WRITE DDRB | 0 | 0 | 1 | 0 | X | 0 | 1 |
| READ DDRB | 0 | 0 | 1 | 1 | X | 0 | 1 |
| WRITE ORA | 0 | 0 | 1 | 0 | X | 0 | 0 |
| WRITE ORA | 0 | 0 | 1 | 1 | $x$ | 0 | 0 |
| WRITE ORB | 0 | 0 | 1 | 0 | X | 0 | 1 |
| WRITE ORB | 0 | 0 | 1 | 1 | X | 0 | 1 |
| WRITE TIMER |  |  |  |  |  |  |  |
| $\cdots 1 \mathrm{~T}$ | 0 | 0 | 1 | 0 | * | 1 | 0 |
| $\therefore \div 8 \mathrm{~T}$ | 0 | 0 | 1 | 0 | * | 1 | 0 |
| $\div 64 T$ | 0 | 0 | 1 | 0 | * | 1 | 1 |
| $\div 1024 T$ | 0 | 0 | 1 | 0 | * | 1 | 1 |
| READ TIMER | 0 | 0 | 1 | 1 | * | 1 | X |
| READ INTERRUPT FLAG | 0 | 0 | 1 | 1 | X | 1. | X |

$X=$ Don't care condition .

* $A_{3}=1$ Enables IRQ to PB7
$A_{3}=0$ Disables IRQ to PB7



## PROGRAMMING INSTRUCTIONS

The SY6530 utilizes computer aided techniques to manufacture and test custom ROM patterns. The pattern and address coding is supplied to Synertek in any of several formats.

1) 2708 -type EPROMs.
2) Synertek data card formats.
3) Other input formats, providing they can be translated into one of the above.

## Synertek Data Card Format

A. The format for the first and all succeeding records, except for the last record in a file is as follows:
; $\mathrm{N}_{1} \mathrm{~N}_{0}$
$\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$
( $\left.\mathrm{D}_{1} \mathrm{D}_{0}\right)_{1}$
$\left(D_{1} D_{0}\right)_{2}$
$x_{3} X_{2} X_{1} x_{0}$
where:

1. All characters ( $N, A, D, X$ ) are the $A S C I I$ characters 0 through $F$, each representing a hexadecimal digit.
2. ; is a record mark indicating the start of a record.
3. $\quad N_{1} N_{0}=$ the number of bytes of data in this record (in hexadecimal). Each pair of hexadecimal characters ( $\mathrm{D}_{1} \mathrm{D}_{0}$ ) represents a single byte in the record.
4. $A_{3} A_{2} A_{1} A_{0}=$ the hexadecimal starting address for the record. $A_{3}$ represents address bits 15 through 12, etc. The 8 -bit byte represented by $\left(D_{1} D_{0}\right)_{1}$ is stored in address $A_{3} A_{2} A_{1} A_{0} ;\left(D_{1} D_{0}\right)_{2}$ is stored in $\left(A_{3} A_{2} A_{1} A_{0}\right)$ +1 , etc.
5. $\left(D_{1} D_{0}\right)=$ two hexadecimal digits representing an 8 -bit byte of data. $\left(D_{1}=\right.$ high order 4 binary bits and $D_{0}=$ low-order 4 bits). A maximum of 18 ( Hex ) or 24 (decimal) bytes of data per record is permitted.
6. $X_{3} X_{2} X_{1} X_{0}=$ record check sum. This is the hexadecimal sum of all characters in the record, including $N_{1} N_{0}$ and $A_{3} A_{2} A_{1} A_{0}$ but excluc̣ing the record mark and the check sum characters. To generate the check sum, each byte of data (represented by two ASCII characters), is treated as 8 binary bits. The binary sum of these 8 -bit bytes is truncated to 16 binary bits ( 4 hexadecimal digits) and is then represented in the record as four ASCII characters $\left(X_{3} X_{2} X_{1} X_{0}\right)$.
B. The format for the last record in a file is as follows:
; $00 \quad C_{3} C_{2} C_{1} C_{0} \quad X_{3} X_{2} X_{1} X_{0}$
7. $00=$ zero bytes of data in this record. This identifies this as the final record in a file.
8. $\mathrm{C}_{3} \mathrm{C}_{2} \mathrm{C}_{1} \mathrm{C}_{0}=$ the total number of records (in hexadecimal) in this file, including the last record.
9. $X_{3} X_{2} X_{1} X_{0}=$ check sum for this record.
C. Example

The following example illustrates the exact format of the hex interface file in both listing and punched paper tape form.
; 18 F000CA8 6004 C00F0FDF9 212 D 21 FF292DBF2161F5F7FF657D677D0D40 ;18F018E564672DFD7575E50000CF4112F800925198D200539192F20C98 ; 18 F03008DB02880810DE12D894189AC2830E9800FBB6232F087F650AA5 ; 18 F04 8036 E20EF2FA5 8 D4465E8FDF9 3 DE7 75 EF257FB5 20 ED64657CODEB ; 18 F0607F11 D05A1EDF0250B0DAFE009252909912DB108A0298DE080COD ; 18 F078 D9 5058 DF8 2 D2 D79 A00 ED65 E6 8724 EE0 5212764 A5 F5BDA9 050 E2C ; 18 F090EC20FF652525246933213F20FF31293B7E18D65042DE40500A92 ; 18 F0A8 1 E5E5B0 2534 A5 3 DE4A9 B 189259969 F5 89 E5E92DF52 DE9E9A0CA2 ; 18 FOCOOOB3 268 D2400EF6765E7AOB5606725217D20AF35EDF5 202 FOC08 ; 18 F0 D8 692525342 B 35256 CDF 12 F2 785 FFF547FD2 E2 D6525 BDF5A7 20 D2 6 ; 10 F0F0 12 DB0 20 F1 A1 ABF8 6 D2 DA9 ADAC8 DECA1 B 0 A1 2 ;00000B000B

## ADDITIONAL PATTERN INFORMATION

In addition to the ROM data patterns, it is necessary to provide the information outlined below.
CUSTOMER NAME
CUSTOMER PART NO.
CUSTOMER CONTACT (NAME)
CUSTOMER TELEPHONE NO.
CS1/PB6 (ENTER "CS1" OR "PB6")
CS2/PB5 (ENTER "CS2" OR "PB5")
PULL-UP RESISTOR ON PB7 ("YES" OR "NO")
LOGIC FORMAT ("POS" OR "NEG")

DEVICE ADDRESSING (Enter "H" for High, "L" for Low, or " N " for don't care)

|  | RS | CS1 | CS2 | A9 | A8 | A7 | A6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM SELECT |  |  |  |  |  |  |  |
| RAM SELECT |  |  |  |  |  |  |  |
| I/O TIMER SELECT |  |  |  |  |  |  |  |

Send Information To:
Synertek - ROM
P.O. Box 552

Santa Clara, CA 95052

## SY6530 CUSTOMER SPECIFICATION FORM

1. Date.
2. Customer name.
3. Customer part no.
(maximum 10 digits)
4. Synertek "C" number.
5. Customer Contact.
6. Customer phone number
7. Chip Select Code
(Check one square in each block)

| CS1 |  |
| ---: | ---: |
| PB6 |  |

8. ROM/RAM/I-O SELECTS (Specify H or L or N (don't care) in each box.

|  | RS | CS1 | CS2 | A9 | A8 | A7 | A6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM SELECT |  |  |  | N | N | N | N |
| RAM SELECT |  |  |  |  |  |  |  |
| I/O SELECT |  |  |  |  |  |  |  |

9. Customer's Input

Punched Cards
Punched Tape
10. Data Format

MOS Technology
Intel Hex
Intel BPNF
Binary
11. Logic Format

Positive
Negative
12. Verification Status

Hold
Not Required

RAM, I/O, Timer Array
SY6532

The SY6532 is designed to operate in conjunction with the SY6500 Microprocessor Family. It is comprised of a $128 \times 8$ static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, a software programmable interval timer with interrupt capable of timing in various intervals from 1 to 262,144 clock periods, and a programmable edge-detect interrupt circuit.

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- Programmable edge-sensitive interrupt
- $128 \times 8$ static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction Registers
- Programmable Interval Timer
- Programmable Interval Timer Interrupt
- TTL \& CMOS compatible peripheral lines
- Peripheral pins with Direct Transistor Drive Capability
- High Impedance Three-State Data Pins

Figure 1. 6532 BLOCK DIAGRAM


MAXIMUM RATINGS

| RATING | SYMBOL | VOLTAGE | UNIT |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -.3 to +7.0 | V |
| Input/Output Voltage | $\mathrm{V}_{\text {IN }}$ | -.3 to +7.0 | V |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{OP}}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Femperature Range | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

D.C. CHARACTERISTICS $\left(V_{C C}=5.0 \mathrm{~V} \pm 5 \%, V_{S S}=0 \mathrm{~V}, T_{A}=0-70^{\circ} \mathrm{C}\right)$

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | 2.4 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Input Low Voltage | VIL | . 3 |  | . 4 | V |
| Input Leakage Current; $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}+5 \mathrm{~V}$ $\mathrm{A} \emptyset$-A $6, \overline{\mathrm{RS}}, \mathrm{R} / \mathrm{W}, \overline{\mathrm{RES}}, \emptyset 2, \mathrm{CS} 1, \overline{\mathrm{CS} 2}$ | IIN |  | 1.0 | 2.5 | $\mu \mathrm{A}$ |
| Input Leakage Current for High Impedance State (Three State); $\mathrm{V}_{\mathrm{IN}}=.4 \mathrm{~V}$ to $2.4 \mathrm{~V} ; \mathrm{D} \emptyset$-D7 | ITSI |  | $\pm 1.0$ | $\pm 10.0$ | $\mu \mathrm{A}$ |
| Input High Current; $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$. PA $\emptyset$-PA7, PB $\emptyset$-PB7 | IIH | -100. | -300. |  | $\mu \mathrm{A}$ |
| Input Low Current; $\mathrm{V}_{\mathrm{IN}}=.4 \mathrm{~V}$ PA $\emptyset$-PA7, PB $\emptyset$-PB7 | IIL |  | 1.0 | 1.6 | mA |
| Output High Voltage $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{LOAD}} \leqslant-100 \mu \mathrm{~A}(\mathrm{PA} \emptyset-\mathrm{PA} 7, \mathrm{~PB} \emptyset-\mathrm{PB} 7, \mathrm{D} \emptyset-\mathrm{D} 7) \\ \mathrm{I}_{\mathrm{LOAD}} \end{gathered}$ | VOH |  |  |  | V |
| Output Low Voltage $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{LOAD}} \leqslant 1.6 \mathrm{MA}$ | VOL |  |  | . 4 | V |
| $\begin{aligned} & \text { Output High Current (Sourcing); } \\ & \qquad \begin{array}{c} \mathrm{OH} \end{array} \frac{2.4 \mathrm{~V} \text { (PA } \emptyset-\mathrm{PA} 7, \mathrm{~PB} \emptyset-\mathrm{PB} 7, \mathrm{D} \emptyset-\mathrm{D} 7)}{} \geqslant 1.5 \mathrm{~V} \text { Available for direct transistor } \\ & \text { drive ( } \mathrm{PB} \emptyset \cdot \mathrm{~PB} 7) \end{aligned}$ | IOH | $\begin{aligned} & -100 \\ & -3.0 \end{aligned}$ | $\begin{gathered} -1000 \\ -5.0 \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Low Current (Sinking); $\mathrm{V}_{\mathrm{OL}} \leqslant .4 \mathrm{~V}$ | IOL | 1.6 |  |  | mA |
| Clock Input Capacitance | CClk |  |  | 30 | pf |
| Input Capacitance | CIN |  |  | 10 | pf |
| Output Capacitance | COUT |  |  | 10 | pf |
| Power Dissipation ( $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ ) | $\mathrm{P}_{\mathrm{D}}$ |  |  | 660 | mW |

All inputs contain protection circuitry to prevent damage due to high static charges. Care should be exercised to prevent unnecessary application of voltage outside the specification range.

WRITE TIMING CHARACTERISTICS


READ TIMING CHARACTERISTICS


WRITE TIMING CHARACTERISTICS

| Symbol | Parameter | SY6532 |  | SY6532A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{T}_{C Y}$ | Cycle Time | 1 | 50 | 0.50 | 50 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{C}}$ | $\phi 2$ Pulse Width | 0.44 | 25 | 0.22 | 25 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {ACW }}$ | Address Set-Up Time | 180 | - | 90 | - | ns |
| TCAW | Address Hold Time | 0 | - | 0 | - | ns |
| TwCW | R/W Set-Up Time | 180 | - | 90 | - | ns |
| $\mathrm{T}_{\text {cww }}$ | R/产 Hold Time | 0 | - | 0 | - | ns |
| T ${ }_{\text {DCW }}$ | Data Bus Set-Up Time | 265 | - | 100 | - | ns |
| THW | Data Bus Hold Time | 10 | - | 10 | - | ns |
| $\mathrm{T}_{\text {CPW }}$ | Peripheral Data Delay Time | - | 1.0 | - | 1.0 | $\mu \mathrm{s}$ |
| TCMOS | Peripheral Data Delay Time to CMOS Levels | - | 2.0 | - | 2.0 | $\mu \mathrm{s}$ |

NOTE: $\mathrm{tr}, \mathrm{tf}=10$ to 30 ns .
READ TIMING CHARACTERISTICS

| Symbol | Parameter | SY6532 |  | SY6532A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{T}_{\mathrm{CY}}$ | Cycle Time | 1 | 50 | 0.5 | 50 | $\mu \mathrm{s}$ |
| TACR | Address Set-Up Time | 180 | - | 90 | - | ns |
| TCAR | Address Hold Time | 0 | - | 0 | - | ns |
| TPCR | Peripheral Data Set-Up Time | 300 | - | 300 | - | ns |
| $\mathrm{T}_{\text {CDR }}$ | Data Bus Delay Time | - | 340 | - | 200 | ns |
| $\mathrm{T}_{\mathrm{HR}}$ | Data Bus Hold Time | 10 | - | 10 | - | ns |

NOTE: $\mathrm{tr}, \mathrm{tf}=10$ to 30 ns .

## INTERFACE SIGNAL DESCRIPTION

Reset ( $\overline{\mathrm{ESS}}$ )
During system initialization a Logic " 0 " on the $\overline{\mathrm{RES}}$ input will cause a zeroing of all four $\mathrm{I} / \mathrm{O}$ registers. This in turn will cause all I/O buses to act as inputs thus protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during Reset. Interrupt capability is disabled with the $\overline{\mathrm{RES}}$ signal. The $\overline{\mathrm{RES}}$ signal must be held low for at least one clock period when reset is required.

## Input Clock

Ihe input clock is a system Phase Two clock which can be either a low level clock $\left(\mathrm{V}_{\mathrm{IL}}<0.4, \mathrm{~V}_{\mathrm{IH}}>2.4\right)$ or high level clock ( $\mathrm{V}_{\mathrm{IL}}<0.2, \mathrm{~V}_{\mathrm{IH}}=\mathrm{Vcc}_{-2}^{+.3}$ ).

## Read/Write ( $\mathrm{R} / \overline{\mathrm{W}}$ )

The $R / \bar{W}$ signal is supplied by the microprocessor and is used to control the transfer of data to and from the SY6532. A high on the $R / \bar{W}$ pin allows the processor to read (with proper addressing) the SY6532. A low on the $R / \bar{W}$ pin allows a write (with proper addressing) to the SY6532.

## Interrupt Request ( $\overline{\mathbf{R O}}$ )

The $\overline{\operatorname{IRQ}}$ output is derived from the interrupt control logic. It will normally be high with a low indicating an interrupt from the SY6532. $\overline{\mathrm{IRQ}}$ is an open-drain output, permitting several units to be wire-or'ed to the common $\overline{\mathrm{IRQ}}$ microprocessor input pin. The $\overline{\operatorname{IRQ}}$ output may be activated by a transition on PA7 or timeout of the Interval Timer.

## Data Bus (DO-D7)

The SY6532 has eight bi-directional data lines (D0-D7). These lines connect to the system's data bus and allow transfer of data to and from the microprocessor. The output buffers remain in the off state except when a Read operation occurs.

## Peripheral Data Ports (PA0-PA7, PB0-PB7)

The SY6532 has two 8-bit peripheral I/O Ports, Port A (lines PA0-PA7) and Port B (lines PB0-PB7). Each line is individually programmable as either an input or an output. By writing a " 0 " to any bit position of the Data Direction Register (DDRA or DDRB) the corresponding line will be programmed as an input. Likewise, by writing a " 1 " to any bit position in DDRA or DDRB will cause the corresponding line to act as an output.

When a Port line is programmed as an input and its ouput register (ORA or ORB) is read by the MPU, the TTL level on the Port line will be transferred to the data bus. When the Port lines are programmed as outputs, the lines will reflect the data written by the MPU into the output registers. See Edge Sense Interrupt Section for an additional use of PA7.

Address and Select Lines (A0-A6, $\overline{\mathrm{RS}}, \mathrm{CS} 1$ and $\overline{\mathrm{CS} 2}$ )
A0-A6 and $\overline{\mathrm{RS}}$ are used to address the RAM, I/O registers, Timer and Flag register. CS1 and $\overline{\mathrm{CS} 2}$ are used to select (enable access to) the SY6532.

## INTERNAL ORGANIZATION

A block diagram of the internal architecture is shown in Figure 1. The SY6532 is divided into four basic sections: RAM, I/O, Timer, and Interrupt Control. The RAM interfaces directly with the microprocessor through the system data bus and address lines. The I/O section consists of two 8-bit halves. Each half contains a Data Direction Register (DDR) and an I/O register.
RAM 128 Bytes ( 1024 Bits)
A $128 \times 8$ static RAM is contained on the SY6532. It is addressed by A0-A6 (Byte Select), $\overline{\mathrm{RS}}, \mathrm{CS} 1$, and $\overline{\mathrm{CS} 2}$.

## Internal Peripheral Registers

There are four 8-bit internal registers: two data direction registers and two output registers. The two data direction registers ( $A$ side and $B$ side) control the direction of the data into and out of the peripheral $I / O$. A logic zero in a bit of the data direction register (DDRA and DDRB) causes the corresponding line of the $/ / O$ port to act as an input. A logic one causes the corresponding line to act as an output. The voltage on any line programmed as an output is determined by the corresponding bit in the output register (ORA and ORB).
Data is read directly from the PA lines during a peripheral read operation. For a PA pin programmed as an output, the data transferred into the processor will be the same as the data in the ORA only if the voltage on the line is allowed to be $\geqslant 2.4$ volts for a logic one and $\leqslant 0.4$ volts for a zero. If the loading on the line does not allow this, then the data resulting from the read operation may not match the contents of ORA.
The output buffers for the PB lines are somewhat different from the PA buffers. The PB buffers are push-pull devices which are capable of sourcing 3 mA at 1.5 volts. This allows these lines to directly drive transistor circuits. To assure that the processor will read the proper data when performing a peripheral read operation, logic is provided in the peripheral B port to permit the processor to read the contents of ORB, instead of the PB lines.

## Interval Timer

The Timer section of the SY6532 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic. These are illustrated in Figure 2.

The Interval Timer can be programmed to count up to 256 time intervals. Each time interval can be either $1 \mathrm{~T}, 8 \mathrm{~T}, 64 \mathrm{~T}$, or 1024 T increments, where T is the system clock period. When a full count is reached, the interrupt flag is set to a logic " 1 ". After the interrupt flag is set the internal clock continues counting down, but at a 1 T rate to a maximum of -255 T . This allows the user to read the counter and then determine how long the interrupt has been set.

The 8 -bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervals were to be counted, the pattern 00110100 would be put on the Data Bus and written into the Interval Time register.

At the same time that data is being written to the Interval Timer, the counting intervals of $1,8,64,1024 \mathrm{~T}$ are decoded from address lines A0 and A1. During a Read or Write operation address line A3 controls the interrupt capability of $\overline{\text { IRQ }}$, i.e., $\mathrm{A}_{3}=1$ enables $\overline{\mathrm{IRQ}}, \mathrm{A}_{3}=0$ disables $\overline{\text { IRQ. In either case, when timeout occurs, bit } 7 \text { of the Interrupt Flag }}$ Register is set. This flag is cleared when the Timer register is either read from or written to by the processor. If $\overline{\operatorname{IRQ}}$ is enabled by A3 and an interrupt occurs $\overline{I R Q}$ will go low. When the Timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., $51,50,49$, etc.

When the Timer has counted down to 00000000 an interrupt will occur on the next count time and the counter will read 11111111 . After interrupt, the Timer register decrements at a divide by " 1 " rate of the system clock. If after interrupt, the Timer is read and a value of 11100100 is read, the time since interrupt is 28 T . The value read is in two's complement.

$$
\begin{array}{ll}
\text { Value read } & =111001100 \\
\text { Complement } & =00011011 \\
\text { Add } 1 & =00011100=28 .
\end{array}
$$

Figure 2. BASIC ELEMENTS OF INTERVAL TIMER


Thus, to arrive at the total elapsed time, merely do a two's complement and add to the original time written into the Timer. Again, assume time written as $00110100(=52)$. With a divide by 8 , total time to interrupt is $(52 \times 8)+1=417 \mathrm{~T}$. Total elapsed time would be $416 \mathrm{~T}+28 \mathrm{~T}=444 \mathrm{~T}$, assuming the value read after interrupt was 11100100 .
After an interrupt, whenever the Timer is written or read the interrupt is reset. However, the reading of the Timer at the same time the interrupt occurs will not reset the interrupt flag.

Figure 3 illustrates an example of interrupt.

Figure 3. TIMER INTERRUPT TIMING


WRITE T

$\stackrel{\rightharpoonup}{\mathrm{RO}}$

1. Data written into Interval Timers is $00110100=5210$
2. Data in Interval timer is $00011001=2510$

$$
52-\begin{gathered}
213 \\
8
\end{gathered}-1=52-26-1=25
$$

3. Data in Interval Timer is $00000000=010$ $52-8-15-1=52-51-1=0$
4. Interrupt has occurred at $\emptyset 2$ pulse \#416

Data in Interval Timer = 11111111
5. Data in Interval Timer is 10101100
two's complement is $01010100=8410$ $84+(52 \times 8)=500_{10}$

When reading the Timer after an interrupt, A3 should be low so as to disable the $\overline{\operatorname{IRQ}}$ pin. This is done so as to avoid future interrupts until after another Write operation.

## Interrupt Flag Register

The Interrupt Flag Register consists of two bits: the timer interrupt flag and the PA7 interrupt flag. When a read operation is performed on the Interrupt Flag Register, the bits are transferred to the processor on the data bus, as the diagram below, indicates.

Figure 4. INTERRUPT FLAG REGISTER


The PA7 flag is cleared when the Interrupt Flag Register is read. The timer flag is cleared when the timer register is either written or read.

## ADDRESSING

Addressing of the SY6532 is accomplished by the 7 address inputs, the $\overline{\mathrm{RS}}$ input and the two chip select inputs CS1 and $\overline{\mathrm{CS} 2}$. To address the RAM, CS1 must be high with $\overline{\mathrm{CS} 2}$ and $\overline{\mathrm{RS}}$ low. To address the I/O and Interval Timer CS1 and $\overline{\mathrm{RS}}$ must be high with $\overline{\mathrm{CS} 2}$ low. As can be seen to access the chip CS1 is high and $\overline{\mathrm{CS} 2}$ is low. To distinguish between RAM or I/O-Timer Section the $\overline{\mathrm{RS}}$ input is used. When this input is low the RAM is addressed, when high the I/O Interval Timer section is addressed. To distinguish between Timer and I/O, address line A2 is utilized. When A2 is high the Interval Timer is accessed. When A2 is low the I/O section is addressed. Table 1 illustrates the chip addressing.

## Edge Sense Interrupt

In addition to its use as a peripheral I/O line, PA7 can function as an edge sensitive input. In this mode, an active transition on PA7 will set the internal interrupt flag (bit 6 of the Interrupt Flag Register). When this occurs, and providing the PA7 interrupt is enabled, the $\overline{\text { IRQ }}$ output will go low.
Control of the PA7 edge detecting logic is accomplished by performing a write operation to one of four addresses. The data lines for this operation are "don't care" and the addresses to be used are found in Table 1.
The setting of the internal interrupt flag by an active transition on PA7 is always enabled, whether PA7 is set up as an input or an output.
The $\overline{\text { RES }}$ signal disables the PA7 interrupt and sets the active transition to the negative edge-detect state. During the reset operation, the interrupt flag may be set by a negative transition. It may, therefore, be necessary to clear the flag before its normal use as an edge detecting input is enabled. This can be achieved by reading the Interrupt Flag Register.

## I/O Register - Timer Addressing

Table 1 illustrates the address decoding for the internal elements and timer programming. Address line A2 distinguishes I/O registers from the Timer. When A2 is low and $\overline{\mathrm{RS}}$ is high, the I/O registers are addressed. Once the I/O registers are addressed, address lines A1 and A0 decode the desired register.
When the timer is selected A1 and A0 decode the "divide-by" matrix. This decoding is defined in Table 1 . In addition, Address A3 is used to enable the interrupt flag to $\overline{\mathrm{IRQ}}$.

Table 1 ADDRESSING DECODE

| FUNCTION | $\overline{\mathbf{R S}}$ | A6 | A5 | A4 | A3 | A2 | A1 | A0 | WR | RD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RAM | L | X | X | X | X | X | X | X | $\sqrt{ }$ | $\sqrt{ }$ |
| ORA | H | - | - | - | - | L | L | L | $\checkmark$ | $\sqrt{ }$ |
| DDRA | H | - | - | - | - | L | L | H | $\sqrt{ }$ | $\sqrt{ }$ |
| ORB | H | - | - | - | - | L | H | L | $\sqrt{ }$ | $\sqrt{ }$ |
| DDRB | H | - | - | - | - | L | H | H | $\sqrt{ }$ | $\sqrt{ }$ |
| Timer, -1, IRQ ON | H | - | - | H | L. | H | L | L | $\sqrt{ }$ |  |
| Timer, $\div 8$, IRQ ON | H | - | - | H | L | H | L | H | $\sqrt{ }$ |  |
| Timer, $\div 64$, IRQ ON | H | - | - | H | L | H | H | L | $\sqrt{ }$ |  |
| Timer, $\div 1024$, IRQ ON | H | - | - | H | L | H | H | H | $\sqrt{ }$ |  |
| Timer, $\div 1$, IRQ OFF | H | - | - | H | H | H | L | L | $\sqrt{ }$ |  |
| Timer, $\div 8$, IRQ OFF | H | - | - | H | H | H | L | H | $\sqrt{ }$ |  |
| Timer, $\div 64$, IRQ OFF | H | - | - | H | H | H | H | L | $\sqrt{ }$ |  |
| Timer, $\div 1024$, IRQ OFF | H | - | - | H | H | H | H | H | $\sqrt{ }$ |  |
| Read Timer, IRQ ON | H | - | - | - | L | H | - | L |  | $\sqrt{ }$ |
| Read Timer, IRQ OFF | H | - | - | - | H | H | - | L |  | $\sqrt{ }$ |
| Read Interrupt Flags | H | - | - | - | - | H | - | H |  | $\sqrt{ }$ |
| PA7 IRQ OFF, NEG EDGE | H | - | - | L | - | H | L | L | * | : |
| PA7 IRQ OFF, POS EDGE | H | - | - | L | - | H | L | H | * |  |
| PA7 IRQ ON, NEG EDGE | H | - | - | L | - | H | H | L | * |  |
| PA7 IRQ ON, POS EDGE | H | - | - | L | - | H | H | H | * |  |

NOTES: X = ADDRESS - = ADDRESS BITS DON'T CARE * = DATA BITS ARE "DON'T CARE"

PIN DESIGNATION

| $\mathrm{v}_{\text {SS }}{ }_{1}$ |  | 40 | A6 |
| :---: | :---: | :---: | :---: |
| ${ }^{\text {A5 }} 2$ |  | 39 | $\square 82$ |
| $\mathrm{A}_{4} \mathrm{C}_{3}$ |  | 38 | $\square \mathrm{Cs} 1$ |
| ${ }^{3} \square_{4}$ |  | 37 | $\square \overline{\mathrm{CS} 2}$ |
| A2 $\square_{5}$ |  | 36 | . $\overline{\mathrm{RS}}$ |
| ${ }^{1} 1{ }^{-1}$ |  | 35 | $\square \mathrm{R} / \overline{\mathrm{w}}$ |
| An $\mathrm{CH}_{7}$ |  | 34 | $\overline{\mathrm{RES}}$ |
| PAOC 8 |  | 33 | 口00 |
| PA1-9 | 6 | 32 | 口1 |
| PA2 10 | 5 3 2 | 31 | D2 |
| PA3 $\mathrm{L}_{11}$ |  | 30 | D ${ }^{\text {3 }}$ |
| PA4 $\mathrm{H}_{12}$ |  | 29 | D4. |
| PA5 13 |  | 28 | D5 |
| PA6 14 |  | 27 | $\square \mathrm{D} 6$ |
| PA7 15 |  | 26 | D7 |
| PB7 16 |  | 25 | $\square \overline{\mathrm{IRO}}$ |
| PB6 17 |  | 24 | $\square \mathrm{PB0}$ |
| PB5 ${ }_{18}$ |  | 23 | $\square \mathrm{PB} 1$ |
| PB4 $\square_{19}$ |  | 22 | $\square \mathrm{PB} 2$ |
| $\mathrm{vcc} \mathrm{C}_{20}$ |  | 21 | $\square^{\text {PB3 }}$ |

RAM, I/O, Timer Array Extended Temperature $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

The SYE6532 is designed to operate in conjunction with the SYE6500 Microprocessor Family. It is comprised of a $128 \times 8$ static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, a software programmable interval timer with interrupt capable of timing in various intervals from 1 to 262,144 clock periods, and a programmable edge-detect interrupt circuit.

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- Programmable edge-sensitive interrupt
- 128 x 8 static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction Registers
- Programmable Interval Timer
- Programmable Interval Timer Interrupt
- TTL \& CMOS compatible peripheral lines
- Peripheral pins with Direct Transistor Drive Capability
- High Impedance Three-State Data Pins
- Operation over wide temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

Figure 1. 6532 BLOCK DIAGRAM


## MAXIMUM RATINGS

| RATING | SYMBOL | VOLTAGE | UNIT |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -.3 to +7.0 | V |
| Input/Output Voltage | $\mathrm{V}_{\text {IN }}$ | -.3 to +7.0 | V |
| Operating Temperature Range | $\mathrm{T}_{\text {OP }}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

D. C. CHARACTERISTICS $\left(V_{C C}=5.0 \mathrm{~V} \pm 5 \%, V_{S S}=0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}\right)$

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{SS}}+2.4$ |  | VCC | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | -0.3 |  | 0.4 | V |
| Input Leakage Current; $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}+5 \mathrm{~V}$ $\mathrm{A} \emptyset-\mathrm{A} 6, \overline{\mathrm{RS}}, \mathrm{R} / \mathrm{W}, \overline{\mathrm{RES}}, \emptyset 2, \mathrm{CS} 1, \overline{\mathrm{CS} 2}$ | IIN |  | 1.0 | 2.5 | $\mu \mathrm{A}$ |
| Input Leakage Current for High Impedance State <br> (Three State); $\mathrm{V}_{\text {IN }}=.4 \mathrm{~V}$ to $2.4 \mathrm{~V} ; \mathrm{D} \emptyset-\mathrm{D} 7$ | ITSI |  | $\pm 1.0$ | $\pm 10.0$ | $\mu \mathrm{A}$ |
| Input High Current; $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ PA $\emptyset-\mathrm{PA} 7, \mathrm{~PB} \emptyset-\mathrm{PB} 7$ | $\mathrm{I}_{\mathrm{IH}}$ | -100. | -300. |  | $\mu \mathrm{A}$ |
| Input Low Current; $\mathrm{V}_{\mathrm{IN}}=.4 \mathrm{~V}$ PA $\emptyset$-PA7, PB $\emptyset$-PB7 | IIL |  | 1.0 | 1.6 | mA |
| $\begin{aligned} & \text { Output High Voltage } \\ & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{LOAD}} \leqslant-100 \mu \mathrm{~A}(\mathrm{PA} \emptyset-\mathrm{PA} 7, \mathrm{~PB} \emptyset-\mathrm{PB} 7, \mathrm{D} \emptyset-\mathrm{D} 7) \\ & \mathrm{I}_{\mathrm{L} O A D} \leqslant 3 \mathrm{MA}(\mathrm{~PB} \emptyset-\mathrm{PB} 7) \end{aligned}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{v}_{\mathrm{SS}}+2.4 \\ & \mathrm{v}_{\mathrm{SS}}+1.5 \end{aligned}$ | - |  | V |
| Output Low Voltage $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{LOAD}} \leqslant 1.6 \mathrm{MA}$ | VOL |  |  | 0.4 | V |
| $\begin{aligned} & \text { Output High Current (Sourcing); } \\ & \quad \begin{aligned} & \mathrm{OH} \geqslant 2.4 \mathrm{~V} \text { (PA } \emptyset-\mathrm{PA} 7, \mathrm{~PB} \emptyset-\mathrm{PB} 7, \mathrm{D} \emptyset \text {-D7) } \\ & \geqslant 1.5 \mathrm{~V} \text { Available for direct transistor } \\ & \text { drive ( } \mathrm{PB} \emptyset-\mathrm{PB} 7 \text { ) } \end{aligned} \end{aligned}$ | IOH | $\begin{aligned} & -100 \\ & -3.0 \end{aligned}$ | $\begin{gathered} -1000 \\ -5.0 \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Low Current (Sinking); $\mathrm{V}_{\text {OL }} \leqslant .4 \mathrm{~V}$ | IOL | 1.6 |  |  | mA |
| Clock Input Capacitance | $\mathrm{C}_{\mathrm{Clk}}$ |  |  | 30 | pf |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  |  | 10 | pf |
| Output Capacitance | COUT |  |  | 10 | pf |
| Power Dissipation $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | $\mathrm{P}_{\mathrm{D}}$ |  |  | 735 | mW |

All inputs contain protection circuitry to prevent damage due to high static charges. Care should be exercised to prevent unnecessary application of voltage outside the specification range.

ORDERING INFORMATION

| Part Number | Package | Clock Frequency |
| :--- | :--- | :---: |
| SYEC6532 | Ceramic | 1 MHz |
| SYED6532 | Cerdip | 1 MHz |
| SYEP6532 | Plastic | 1 MHz |
| SYEC6532A | Ceramic | 2 MHz |
| SYED6532A | Cerdip | 2 MHz |
| SYEP6532A | Plastic | 2 MHz |

CRT Controller
SY6545
MICROPROCESSOR
PRODUCTS

- Single +5 volt ( $\pm 5 \%$ ) power supply.
- Alphanumeric and limited graphics capabilities.
- Fully programmable display (rows, columns, blanking, etc.).
- Interlaced or non-interlaced scan.
- $50 / 60 \mathrm{~Hz}$ operation.
- Fully programmable cursor.
- External light pen capability.
- Capable of addressing up to 16 K character Video Display RAM.
- No DMA required.
- Pin-compatible with MC6845.
- Row/Column or straight-binary addressing for Video Display RAM.
- Video Display RAM may be configured as part of microprocessor memory field or independently slaved to 6545 .
- Internal status register.

The SY6545 is a CRT Controller intended to provide capability for interfacing the 6500/6800 microprocessor families to CRT or TV-type raster scan displays. A unique
feature is the inclusion of several modes of operation, so that the system designer can configure the system with a wide assortment of techniques.

INTERFACE DIAGRAM


VIDEO DISPLAY RAM AND CHARACTEĒ ROM

## ORDERING INFORMATION

| Part Number | Package | Clock Rate |
| :---: | :--- | :---: |
| SYC6545 | Ceramic | 1 MHz |
| SYD6545 | Cerdip | 1 MHz |
| SYP6545 | Plastic | 1 MHz |
| SYC6545A | Ceramic | 2 MHz |
| SYD6545A | Cerdip | 2 MHz |
| SYP6545A | Plastic | 2 MHz |

## PIN DESIGNATION



## MAXIMUM RATINGS

Supply Voltage, VCC
-0.3 V to +7.0 V
Input/Output Voltage, $\mathrm{V}_{\text {IN }}$
Operating Temperature, Top $_{O}$
Storage Temperature, $\mathrm{T}_{\text {STG }}$ to +7.0 V $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## COMMENT

 maximum rating conditions for extended periods may affect device reliability.Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute

All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Characteristic | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input High Voltage | 2.0 | $V_{C C}$ | V |
| $V_{\text {IL }}$ | Input Low Voltage | -0.3 | 0.8 | V |
| IIN | Input Leakage ( $\phi 2, \mathrm{R} / \overline{\mathrm{w}}, \overline{\mathrm{RES}}, \overline{\mathrm{CS}}, \mathrm{RS}, \mathrm{LPEN}, \mathrm{CCLK}$ ) | - | 2.5 | $\mu \mathrm{A}$ |
| $I_{\text {TSI }}$ | Three-State Input Leakage (DBO-DB7) $V_{I N}=0.4 \text { to } 2.4 \mathrm{~V}$ | - | $\pm 10.0$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage $I_{\text {LOAD }}=205 \mu \mathrm{~A}$ (DBO-DB7) <br> ILOAD $=100 \mu \mathrm{~A}$ (all others) | 2.4 | - | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage $I_{\text {LOAD }}=1.6 \mathrm{~mA}$ | - | 0.4 | V |
| $P_{\text {D }}$ | Power Dissipation ( $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ ) | - | 800 | mW |
| $\mathrm{C}_{\text {IN }}$ | ```Input Capacitance \phi2, R/\overline{W},\overline{RES},\overline{CS}, RS, LPEN, CCLK DB0-DB7``` | - | $\begin{aligned} & 10.0 \\ & 12.5 \end{aligned}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |
| Cout | Output Capacitance | - | 10.0 | pF |

## TEST LOAD



[^6]
## MPU BUS INTERFACE CHARACTERISTICS



WRITE TIMING CHARACTERISTICS $\left(V_{C C}=5.0 \mathrm{~V} \pm 5 \%, T_{A}=0-70^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Characteristic | SY6545 |  | SY6545A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{CYC}}$ | Cycle Time | 1.0 | - | 0.5 | - | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ C | $\phi 2$ Pulse Width | 470 | - | 235 | - | ns |
| $\mathrm{t}_{\text {ACW }}$ | Address Set-Up Time | 180 | - | 90 | - | ns |
| ${ }^{\text {t }} \mathrm{CAH}$ | Address Hold Time | 0 | - | 0 | - | ns |
| ${ }^{\text {twCW }}$ | R/ $\bar{W}$ Set-Up Time | 180 | - | 90 | - | ns |
| ${ }^{\text {t }}$ CWH | R/W Hold Time | 0 | - | 0 | - | ns |
| ${ }^{\text {D }}$ DCW | Data Bus Set-Up Time | 300 | - | 150 | - | ns |
| $\mathrm{t}_{\mathrm{HW}}$ | Data Bus Hold Time | 10 | - | 10 | - | ns |

( $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}=10$ to 30 ns )

READ TIMING CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\cdot \mathrm{A}}=0-70^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Characteristic | SY6545 |  | SY6545A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| ${ }_{\text {t }} \mathrm{CYC}$ | Cycle Time | 1.0 | - | 0.5 | - | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ C | $\phi 2$ Pulse Width | 470 | - | 235 | - | ns |
| $\mathrm{t}_{\text {ACR }}$ | Address Set-Up Time | 180 | - | 90 | - | ns |
| tcAR | Address Hold Time | 0 | - | 0 | - | ns |
| ${ }^{\text {tw }}$ W ${ }^{\text {d }}$ | R/VW Set-Up Time | 180 | - | 90 | - | ns |
| ${ }^{\text {t }}$ CDR | Read Access Time (Valid Data) | - | 395 | - | 200 | ns |
| $\mathrm{t}_{\mathrm{HR}}$ | Read Hold Time | 10 | - | 10 | - | ns |
| ${ }^{\text {t CDA }}$ | Data Bus Active Time (Invalid Data) | 40 | - | 40 | - | ns |

( $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}=10$ to 30 ns )

SY6545

## MEMORY AND VIDEO INTERFACE CHARACTERISTICS

$\left(V_{C C}=5.0 \mathrm{~V} \pm 5 \%, T_{A}=0\right.$ to $70^{\circ} \mathrm{C}$, unless otherwise noted)

## SYSTEM TIMING

| $\begin{aligned} & \text { cCLK } \\ & \text { OUTPUTS } \\ & \text { (SEEE TABLE) } \end{aligned}$ |  | Output X | Parameter |
| :---: | :---: | :---: | :---: |
|  |  | MA0-MA13 | $t_{\text {MAD }}$ |
|  | $\leftarrow x \rightarrow$ | RA0-RA4 | $t_{\text {RAD }}$ |
|  |  | DISPLAY-ENABLE | ${ }^{\text {t }}$ TD |
|  |  | HSYNC | $\mathrm{t}_{\text {HSD }}$ |
|  |  | VSYNC | tVSD |
|  |  | CURSOR | $t_{\text {cDD }}$ |


| Symbol | Characteristic | SY6545 |  | SY6545A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Máx. |  |
| ${ }^{\text {t }} \mathrm{COY}$ | Character Clock Cycle Time | 0.40 | 40 | 0.40 | 40 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CCH}}$ | Character Clock Pulse Width | 200 | - | 200 | - | ns |
| $t_{\text {MAD }}$ | MA0-MA13 Propagation Delay | - | 160 | - | 160 | ns |
| $t_{\text {RAD }}$ | RA0-RA4 Propagation Delay | - | 160 | - | 160 | ns |
| $t_{\text {DTD }}$ | DISPLAY ENABLE Propagation Delay | - | 300 | - | 300 | ns |
| $\mathrm{t}_{\mathrm{HSD}}$ | HSYNC Propagation Delay | - | 300 | - | 300 | ns |
| tVSD | VSYNC Propagation Delay | - | 300 | - | 300 | ns |
| ${ }^{\text {t }}$ CDD | CURSOR Propagation Delay | - | 300 | - | 300 | ns |

LIGHT PEN STROBE TIMING


NOTE: "Safe" time position for LPEN positive edge to cause
address $n+2$ to load into Light Pen Register.
$\mathrm{t}_{\mathrm{LP}}$ and $\mathrm{t}_{\text {LP1 }}$ are time positions causing uncertain results.

| Symbol |  | SY6545 |  | SY6545A |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  | Characteristic | Min. | Max. | Min. | Max. | Unit |
| $\mathrm{t}_{\text {LPH }}$ | LPEN Strobe Width | 100 | - | 100 | - | ns |
| $\mathrm{t}_{\text {LP1 }}$ | LPEN to CCLK Delay | 120 | - | 120 | - | ns |
| $\mathrm{t}_{\text {LP2 }}$ | CCLK to LPEN Delay | 0 | - | 0 | - | ns |

$t_{r}, t_{f}=20 \mathrm{~ns}$ (max)

## MPU INTERFACE SIGNAL DESCRIPTION

## $\phi 2$ (Clock)

The input clock is the system $\phi 2$ clock and is used to trigger all data transfers between the system microprocessor and the SY6545. Since there is no maximum limit to the allowable $\phi 2$ cycle time, it is not necessary for it to be a continuous clock. This capability permits the SY6545 to be easily interfaced to non-6500-compatible microprocessors.

R/W (Read/Write)
The $R / \bar{W}$ signal is generated by the microprocessor and is used to control the direction of data transfers. A high on the $\mathrm{R} \bar{W}$ pin allows the processor to read the data supplied by the SY6545; a low on the R/ $\bar{W}$ pin allows a write to the SY6545.

## $\overline{\mathrm{CS}}$ (Chip Select)

The Chip Select input is normally connected to the processor address bus either directly or through a decoder. The SY6545 is selected when $\overline{\mathrm{CS}}$ is low.

## RS (Register Select)

The Register Select input is used to access internal registers. A low on this pin permits writes into the Address Register and reads from the Status Register. The contents of the Address Register is the identity of the register accessed when RS is high.

## $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ (Data Bus)

The $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ pins are the eight data lines used for transfer of data between the processor and the SY6545. These lines are bi-directional and are normally high-impedance except during read cycles when the chip is selected.

## VIDEO INTERFACE SIGNAL DESCRIPTION HSYNC (Horizontal Sync)

The HSYNC signal is an active-high output used to determine the horizontal position of displayed text. It may drive a CRT monitor directly or may be used for composite video generation. HSYNC time position and width are fully programmable.

## VSYNC (Vertical Sync)

The VSYNC signal is an active-high output used to determine the vertical position of displayed text. Like HSYNC, VSYNC may be used to drive a CRT monitor or composite video generation circuits. VSYNC position and width are both fully programmable.

## DISPLAY ENABLE

The DISPLAY ENABLE signal is an active-high output and is used to indicate when the SY6545 is generating active display information. The number of horizontal displayed characters and the number of vertical displayed characters are both fully programmable and together are used to generate the DISPLAY ENABLE signal.

DISPLAY ENABLE may be delayed by one character time by setting bit 4 of R8 to a " 1 ".

## CURSOR

The CURSOR signal is an active-high output and is used to indicate when the scan coincides with the programmed cursor position. The cursor position may be programmed to be any character in the address field. Furthermore, within the character, the cursor may be programmed to be any block of scan lines, since the start scan line and the end scan line are both programmable. The CURSOR position may be delayed by one character time by setting bit 5 of R8 to a " 1 ".

## LPEN

The LPEN signal is an edge-sensitive input and is used to load the internal Light Pen Register with the contents of the Refresh Scan Counter at the time the active edge occurs. The active edge of LPEN is the low-to-high transition.

## CCLK

The CCLK signal is the character timing clock input and is used as the time base for all internal count/control functions.

## $\overline{R E S}$

The $\overline{\operatorname{RES}}$ signal is an active-low input used to initialize all internal scan counter circuits. When $\overline{\mathrm{RES}}$ is low, all internal counters are stopped and cleared, all scan and video outputs are low, and control registers are unaffected. $\overline{R E S}$ must stay low for at least one CCLK period. All scan timing is initiated when $\overline{R E S}$ goes high. In this way, $\overline{\mathrm{RES}}$ can be used to synchronize display frame timing with line frequency.

## MEMORY ADDRESS SIGNAL DESCRIPTION

## MA0-MA13 (Video Display RAM Address Lines)

These signals are active-high outputs and are used to address the Video Display RAM for character storage and display operations. The starting scan address is fully programmable and the ending scan address is determined by the total number of characters displayed, which is also programmable, in terms of characters/line and lines/ frame.
There are two selectable address modes for MAO-MA13:

- Binary

Characters are stored in successive memory locations. Thus, the software must be developed so that row and column co-ordinates are translated to sequentiallynumbered addresses for video display memory operations.

- Row/Column

In this mode, MAO-MA7 function as column addresses CCO-CC7, and MA8-MA13, as row addresses CROCR5. In this case, the software may handle addresses in terms of row and column locations, but additional
address compression circuits are needed to convert CCO-CC7 and CRO-CR5 into a memory-efficient binary scheme.

## RA0-RA4 (Raster Address Lines)

These signals are active-high outputs and are used to select each raster scan within an individual character row. The number of raster scan lines is programmable and determines the character height, including spaces between character rows.
The high-order line, RA4, is unique in that it can also function as a strobe output pin when the SY6545 is programmed to operate in the "Transparent Address Mode". In this case the strobe is an active-high output and is true at the time the Video Display RAM update address is gated on to the address lines, MAO-MA13. In this way, updates and readouts of the Video Display RAM can be made under control of the SY6545 with only a small amount of external circuitry.

## DESCRIPTION OF INTERNAL REGISTERS

Figure 1 illustrates the format of a typical video display and is necessary to understand the functions of the various SY6545 internal registers. Figure 2 illustrates vertical and horizontal timing. Figure 3 summarizes the internal registers and indicates their address selection and read/write capabilities.

## Address Register

This is a 5-bit register which is used as a "pointer" to direct SY6545 data transfers to and from the system MPU. Its contents is the number of the desired register (0-31). When RS is low, then this register may be loaded; when RS is high, then the register selected is the one whose identity is stored in this register.

## Status Register

This 3-bit register is used to monitor the status of the

CRTC, as follows:


VERTICAL BLANKING
" 0 " Scan currently not in vertical blanking portion of its timing
" 1 " Scan currently is in its vertical blanking time.
LPEN REGISTER FULL
" 0 " This bit goes to " 0 " whenever either register
R16 or R17 is read by the MPU.
" 1 " This bit goes to " 1 " whenever a LPEN strobe occurs.

UPDATE READY
" 0 " This bit goes to " 0 " when register R31 has been either read or written by the MPU.
" 1 " This bit goes to " 1 " when an Update Strobe occurs.

## Horizontal Total (R0)

This 8 -bit register contains the total of displayed and non-displayed characters, minus one, per horizontal line. The frequency of HSYNC is thus determined by this register.

## Horizontal Displayed (R1)

This 8-bit register contains the number of displayed characters per horizontal line.

## Horizontal Sync Position (R2)

This 8-bit register contains the position of the HSYNC on the horizontal line, in terms of the character location number on the line. The position of the HSYNC determines the left-to-right location of the displayed text on the video screen. In this way, the side margins are adjusted.


Figure 1. Video Display Format


## Horizontal and Vertical SYNC Widths (R3)

This 8-bit register contains the widths of both HSYNC and VSYNC, as follows:

*IF BITS 4-7 ARE ALL " 0 ", THEN VSYNC WILL BE 16 SCAN LINES WIDE.

Control of these parameters allows the SY6545 to be
interfaced to a variety of CRT monitors, since the HSYNC and VSYNC timing signals may be accommodated without the use of external one-shot timing.

## Vertical Total (R4)

The Vertical Total Register is a 7-bit register containing the total number of character rows in a frame, minus one. This register, along with R5, determines the overall frame rate, which should be close to the line frequency to ensure flicker-free appearance. If the frame time is adjusted to be longer than the period of the line frequency, then $\overline{\mathrm{RES}}$ may be used to provide absolute synchronism.

| $\overline{\mathrm{CS}}$ | RS | Address Reg. |  |  |  |  | Reg. <br> No. | Register Name | Stored Info. | RD | WR | Register Bit |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  | 76 | 65 | 4 | 3 | 2 | 1 | 0 |
| 1 |  | - | - | - | - | - | - |  |  |  | $\sqrt{ }$ | ANMM |  | 行 ${ }^{3}$ |  | 1 | T1 | 17 |
| 0 |  | 0 | - | - | - | - | - | Address Reg. | Reg. No. |  |  | $1 \times$ | 17 |  | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |  |
| 0 |  | 0 | - | - | - | - | - | Status Reg. |  | $\checkmark$ |  | U L | $L \mathrm{~V}$ | N | 1 | 1 | 1 | 17 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | R0 | Horiz. Total | \# Charac. -1 |  | $\checkmark$ | - | - - | - | - | - | - | - |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | R1 | Horiz. Displayed | \# Charac. |  | $\sqrt{ }$ | - | - - | - | - | - | - | - |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | R2 | Horiz. Sync Position | $\#$ Charac. |  | $\checkmark$ | - $\bullet$ | - - | - | - | - | - | - |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | R3 | VSYNC, HSYNC Widths | $\begin{aligned} & =\text { Scan Lines and } \\ & =\text { Char. Times } \end{aligned}$ |  | $\checkmark$ | $V_{3} V_{2}$ | $V_{2} V_{1}$ | $\mathrm{V}_{0} \mathrm{H}$ | $\mathrm{H}_{3}$ | $\mathrm{H}_{2}$ | $\mathrm{H}_{1}$ | $\mathrm{H}_{0}$ |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | R4 | Vert. Total | \# Charac. Row-1 |  | $\sqrt{ }$ |  | - 0 | - | - | - | - | $\bullet$ |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | R5 | Vert. Total Adjust | \# Scan Lines |  | $\checkmark$ |  |  | - | - | - | - | - |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | R6 | Vert. Displayed | \# Charac. Rows |  | $\checkmark$ |  |  | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | R7 | Vert. Sync Position | \# Charac. Rows |  | $\checkmark$ |  |  | - | - | - | - | - |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | R8 | Mode Control |  |  | $\checkmark$ | $\mathrm{U}_{1} \mathrm{U}_{0}$ | $\mathrm{U}_{0} \mathrm{C}$ | D | T | RC | $\mathrm{I}_{1}$ | $\mathrm{I}_{0}$ |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | R9 | Scan Line | $\pm$ Scan Lines -1 |  | $\checkmark$ |  | $A \times 1 y$ | - | - | - | - | - |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | R10 | Cursor Start | Scan Line No. |  | $\checkmark$ | H | $\mathrm{B}_{1} \mathrm{~B}_{0}$ | - | - | - | - | - |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | R11 | Cursor End | Scan Line No. |  | $\checkmark$ |  |  | e | e | e | e | - |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | R12 | Display Start Addr (H) |  |  |  |  |  | - | - | - | 0 | $\bullet$ |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | R13 | Display Start Addr (L) |  |  | $\checkmark$ | - | - - | - | - | - | - | - |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | R14 | Cursor Position (H) |  | $\sqrt{ }$ | $\sqrt{ }$ |  |  | $\bullet$ | - | - | - | $\bullet$ |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | R15 | Cursor Position (L) |  | $\checkmark$ | $\checkmark$ | - | - - | - | - | - | - | $\bullet$ |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | R16 | Light Pen Reg (H) |  | $\checkmark$ |  | A1 |  | - | - | - | - | $\bullet$ |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | R17 | Light Pen Reg (L) |  | $\sqrt{ }$ |  | - | - 0 | $\bullet$ | $\bullet$ | $\bigcirc$ | - | $\bullet$ |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | R18 | Update Location (H) |  |  |  |  |  | - | - | - | - | - |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | R19 | Update Location (L) | . |  | $\checkmark$ | - | - - | - | - | - | - | - |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | R31 | Dummy Location |  |  |  |  |  |  |  | 1 | 1 | 1 N |

Notes: $\oplus$ Designates binary bit
$V$ Designates unused bit. Reading this bit is always " 0 ", except for
R31, which does not drive the data bus at all, and for $\overline{C S}=" 1$ "
which operates likewise.
Figure 3. Internal Register Summary

## Vertical Total Adjust (R5)

The Vertical Total Adjust Register is a 5-bit write only register containing the number of additional scan lines needed to complete an entire frame scan and is intended as a fine adjustment for the video frame time.

## Vertical Displayed (R6)

This 7-bit register contains the number of displayed character rows in each frame. In this way, the vertical size of the displayed text is determined.

## Vertical Sync Position (R7)

This 7-bit register is used to select the character row time at which the VSYNC pulse is desired to occur and, thus, is used to position the displayed text in the vertical direction.

## Mode Control (R8)

This register is used to select the operating modes of the SY6545 and is outlined as follows:


## Scan Line (R9)

This 5-bit register contains the number of scan lines per character row, including spacing minus one.

## Cursor Start (R10) and Cursor End (R11)

These 5 -bit registers select the starting and ending scan lines for the cursor. In addition, bits 5 and 6 of R10 are used to select the cursor mode, as follows:

| BIT |  | CURSOR MODE |
| :--- | :--- | :--- |
| 6 | 5 |  |
| 0 | 0 | No Blinking |
| 0 | 1 | No Cursor |
| 1 | 0 | Blink at $1 / 16$ field rate |
| 1 | 1 | Blink at $1 / 32$ field rate |

Note that the ability to program both the start and end scan line for the cursor enables either block cursor or underline to be accommodated. Registers R14 and R15 are used to control the character position of the cursor over the entire 16 K address field.

## Display Start Address High (R12) and Low (R13)

These registers together comprise a 14 -bit register whose contents is the memory address of the first character of the displayed scan (the character on the top left of the video display, as in Figure 1). Subsequent memory addresses are generated by the SY6545 as a result of CCLK input pulses. Scrolling of the display is accomplished by changing R12 and R13 to the memory address associated with the first character of the desired line of text to be displayed first. Entire pages of text may be scrolled or changed as well via R12 and R13.

## Cursor Position High (R14) and Low (R15)

These registers together comprise a 14 -bit register whose contents is the memory address of the current cursor position. When the video display scan counter (MA lines) matches the contents of this register, and when the scan line counter (RA lines) falls within the bounds set by R10 and R11, then the CURSOR output becomes active. Bit 5 of the Mode Control Register (R8) may be used to delay the CURSOR output by a full CCLK time to accommodate slow access memories.

## LPEN High (R16) and Low (R17)

These registers together comprise a 14-bit register whose contents is the light pen strobe position, in terms of the video display address at which the strobe occurred. When the LPEN input changes from low to high, then, on the next negative-going edge of CCLK, the contents of the internal scan counter is stored in registers R16 and R17.

## Update Address High (R18) and Low (R19)

These registers together comprise a 14-bit register whose contents is the memory address at which the next read or update will occur (for transparent address mode, only). Whenever a read/update occurs, the update location automatically increments to allow for fast updates or readouts of consecutive character locations. This is described elsewhere in this document.

## Dummy Location (R31)

This register does not store any data, but is required to detect when transparent addressing updates occur. This is necessary to increment the Update Address Register and to set the Update Ready bit in the status register.

## DETAILED DESCRIPTION OF OPERATION

## Register Formats

Register pairs R12/R13, R14/R15, R16/R17, and R18/ R19 are formatted in one of two ways:

1. Straight binary if register R8, bit 2 is a " 0 ".
2. Row/Column if register R8, bit 2 is a " 1 ". In this case the low byte is the Character Column and the high byte is the Character Row.


STRAIGHT BINARY ADDRESSING SEQUENCE

Figure 4 illustrates the address sequence for the video display control for each mode.

Note from Figure 4 that the straight-binary mode has the advantage that all display memory addresses are stored in a continuous memory block, starting with address 0 and ending at 1919. The disadvantage with this method is that, if it is desired to change a displayed character location, the row and column identity of the location must be converted to its binary address before the memory may be written. The row/column mode, on the other hand, does not need to undergo this conversion. However, memory is not used as efficiently, since the memory addresses are not continuous, but gaps exist. This requires that the system be equipped with more memory than is actually used and this extra memory is wasted. Alternatively, address compression logic may be employed to translate the row/column format into a continuous address block.

In this way, the user may select whichever mode is best for the given application. The trade-offs between the modes are software versus hardware. Straight-binary mode minimizes hardware requirements and row/column requires minimum software.


ROW/COLUMN ADDRESSING SEQUENCE

Figure 4. Display Address Sequences (with Start Address $=0$ ) for $80 \times 24$ Example

Video Display RAM Addressing
There are two modes of addressing for the video display memory:

1. Shared Memory

In this mode the memory is shared between the MPU address bus and the SY6545 address bus. For this case, memory contention must be resolved by means of external timing and control circuits. Both the MPU and the SY 6545 must have access to the video display RAM and the contention circuits must resolve this
multiple access requirement. Figure 5 illustrates the system configuration.
2. Transparent Memory Addressing

For this mode, the display RAM is not directly accessible by the MPU, but is controlled entirely by the SY6545. All MPU accesses are made via the SY6545 and a small amount of external circuits. Figure 6 shows the system configuration for this approach.


Figure 5. Shared Memory System Configuration


Figure 6. Transparent Memory Addressing System Configuration (Data Hold Latch needed for Horizontal/Vertical Blanking updates, only).

## Memory Contention Schemes for Shared Memory Addressing

From the diagram of Figure 4, it is clear that both the SY6545 and the system MPU must be capable of addressing the video display memory. The SY6545 repetitively fetches character information to generate the video signals in order to keep the screen display active. The MPU occasionally accesses the memory to change the displayed information or to read out current data characters. Three ways of resolving this dual-contention requirement are apparent:

- MPU Priority

In this technique, the address lines to the video display memory are normally driven by the SY6545 unless the MPU needs access, in which case the MPU addresses immediately override those from the SY6545 and the MPU has immediate access.

- $\phi 1 / \phi 2$ Memory Interleaving

This method permits both the SY6545 and the MPU access to the video display memory by time-sharing via the system $\phi 1$ and $\phi 2$ clocks. During the $\phi 1$ portion of each cycle (the time when $\phi 2$ is low), the SY6545 address outputs are gated to the video display memory. In the $\phi 2$ time, the MPU address lines are switched in. In this way, both the SY6545 and the MPU have unimpeded access to the memory. Figure 7 illustrates the timings.


Figure 7. $\phi 1 / \phi 2$ Interleaving

## - Vertical Blanking

With this approach, the address circuitry is identical to the case for MPU Priority updates. The only difference is that the Vertical Retrace status bit (bit 5 of the Status Register) is used by the MPU so that access to the video display memory is only made during vertical blanking time (when bit 5 is a " 1 "). In this way, no visible screen perturbations result.

## Transparent Memory Addressing

In this mode of operation, the video display memory address lines are not switched by contention circuits, but are generated by the SY6545. In effect, the contention is handled by the SY6545. As a result, the schemes for accomplishing MPU memory access are different:

- $\phi 1 / \phi 2$ Interleaving

This mode is similar to the Interleave mode used with shared memory. In this case, however, the $\phi 2$ address is generated from the Update Address Register (Registers R18 and R19) in the SY6545. Thus, the MPU must first load the address to be accessed into R18/R19 and then this address is always gated onto the MA lines during $\phi 2$. Figure 8 shows the timing.


Figure 8. $\phi 1 / \phi 2$ Transparent Interleaving

## - Horizontal/Vertical Blanking

In this mode, the Update Address is loaded by the MPU, but is only gated onto the MA lines during horizontal or vertical blank times, so memory accesses do not interfere with the display appearance. To signal when the update address is on the MA lines, an update strobe (STB) is provided as an alternate function of pin 34. Data hold latches are necessary to temporarily retain the character to be stored until the retrace time occurs. In this way, the system MPU is not halted waiting for the blanking time to arrive. Figure 9 illustrates the address and strobe timing for this mode.

Transparent address modes are quite complex and offer significant advantages in system implementation. The details of their application are covered thoroughly in a related Technical Note available from Synertek.


Figure 9. Retrace Update Timings

## Interlace Modes

There are three raster-scan display modes (see Figure 10).
a) Non-Interlaced Mode. In this mode each scan line is refreshed at the vertical field rate ( 50 or 60 Hz ).
In the interlaced scan modes, even and odd fields alternate to generate frames. The horizontal and vertical timing relationship causes the scan lines in the odd fields to be displaced from those in the even fields. The two additional raster-scan display modes pertain to interlaced scans.
b) Interlace-Sync Mode. This mode is used when the same information is to be displayed in both odd and even fields. Enhanced readability results because the
spaces between adjacent rows are filled and a higher quality character is displayed. This is achieved with only a slight alteration in the device operation: in alternate fields, the position of the VSYNC signal is delayed by $1 / 2$ of a scan line time. This is illustrated in Figure 11 and is the only difference in the SY6545 operation in this mode.
c) Interlaced Sync and Video Mode. This mode is used to double the character density on the screen by displaying the even lines in even fields and the odd lines in odd fields. As in the Interlace-Sync mode, the VSYNC position is delayed in alternate display fields. In addition, the address generation is altered. Figure 12 illustrates the timing.


NON-INTERLACED


INTERLACED.SYNC


INTERLACED SYNC AND VIDEO

Figure 10. Comparison of Display Modes.

SY6545


Figure 11. Interlace-Sync Mode Timing


Figure 12. Interlace-Sync-and-Video Mode Timing

Some restrictions on interlace modes of operation are:
a) The Horizontal Total Character count (register RO) must be odd, in order to represent an even number of character times.
b) For Interlaced Sync and Video mode, only, the following registers must be programmed in a non-standard fashion:

- R4 (Vertical Total) must be programmed to onehalf the actual number desired, minus one. For example, for a total of 24 characters high, R4 must contain 11 (decimal).
- R6 (Vertical Displayed) must be programmed to one-half the actual number desired. For example, for 16 displayed characters high, R6 must contain 8 (decimal).
- R7 (Vertical Sync Position) must be programmed to one-half the actual number desired.
- R9 \# of scan lines per character row must be odd (i.e.) even number of scan lines)


## Cursor and Display Enable Skew Control

Bits 4 and 5 of the Mode Control register (R8) are used to delay the Display Enable and Cursor outputs, respectively. Figure 13 illustrates the effect of the delays.


Figure 13. Cursor and Display Enable Skew


Figure 14. Operation of Vertical Blanking Status Bit

- Capable of addressing up to 16 K character Video Display RAM.
- No DMA required.
- Pin-compatible with MC6845.
- Row/Column or straight-binary addressing for Video Display RAM.
- Internal status register.
- Video Display RAM may be configured as part of microprocessor memory field or independently slaved to 6545 (Transparent Addressing).

The SY6545-1 is a CRT Controller intended to provide capability for interfacing the 6500/6800 microprocessor families to CRT or TV-type raster scan displays. A unique
feature is the inclusion of several modes of operation, so that the system designer can configure the system with a wide assortment of techniques.

INTERFACE DIAGRAM


ORDERING INFORMATION

| Part Number | Package |  |
| :--- | :--- | :--- |
| SYP6545-1 | Plastic | 1 MHz |
| SYC6545-1 | Ceramic | 1 MHz |
| SYD6545-1 | Cerdip | 1 MHz |
| SYP6545A-1 | Plastic | 2 MHz |
| SYC6545A-1 | Ceramic | 2 MHz |
| SYD6545A-1 | Cerdip | 2 MHz |

## PIN DESIGNATION



## MAXIMUM RATINGS

Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ Input/Output Voltage, $\mathrm{V}_{\mathrm{IN}}$ Operating Temperature, TOP Storage Temperature, $\mathrm{T}_{\text {STG }}$
-0.3 V to +7.0 V
-0.3 V to +7.0 V
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. CHARACTERISTICS $\left(V_{C C}=5.0 \mathrm{~V} \pm 5 \%, G N D=0 \mathrm{~V}, T_{A}=0-70^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Characteristic | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.4 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.3 | 0.4 | V |
| IIN | Input Leakage ( $\phi 2$, R//w, $\overline{\mathrm{RES}}, \overline{\mathrm{CS}}, \mathrm{RS}, \mathrm{LPEN}, \mathrm{CCLK}$ ) | - | 2.5 | $\mu \mathrm{A}$ |
| $I_{\text {TSI }}$ | Three-State Input Leakage (DBO-DB7) $V_{I N}=0.4 \text { to } 2.4 \mathrm{~V}$ | - | $\pm 10.0$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \text { Output High Voltage } \\ & \qquad \begin{array}{l} \text { IOAD } \end{array}=-205 \mu \mathrm{~A} \text { (DB0-DB7) } \\ & \text { I LOAD }=-100 \mu \mathrm{~A} \text { (all others) } \end{aligned}$ | 2.4 | - | V |
| VOL | Output Low Voltage $I_{\text {LOAD }}=1.6 \mathrm{~mA}$ | - | 0.4 | V |
| $P_{\text {D }}$ | Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ), $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | - | 900 | mW |
| $\mathrm{CIN}^{\text {N }}$ | ```Input Capacitance \phi2, R/\overline{w},\overline{RES},\overline{CS},RS, LPEN, CCLK DB0-DB7``` | - | $\begin{aligned} & 10.0 \\ & 12.5 \end{aligned}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |
| Cout | Output Capacitance | - | 10.0 | pF |

## TEST LOAD


$\mathrm{R}=11 \mathrm{~K} \Omega$ FOR DB $\mathrm{DB}_{0}-\mathrm{DB}_{7}$
$=24 \mathrm{~K} \Omega$ FOR ALL OTHER OUTPUTS

## MPU BUS INTERFACE CHARACTERISTICS



WRITE TIMING CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$, unless otherwise noted)

|  | Characteristic | SY6545-1 |  | SY6545A-1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min. | Max. | Min. | Max. | Unit |
| ${ }^{\text {t }}$ CYC | Cycle Time | 1.0 | - | 0.5 | - | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ | $\phi 2$ Pulse Width | 440 | - | 200 | - | ns |
| $\mathrm{t}_{\text {ACW }}$ | Address Set-Up Time | 180 | - | 90 | - | ns |
| ${ }^{\mathrm{t}} \mathrm{CAH}$ | Address Hold Time | 0 | - | 0 | - | ns |
| ${ }^{\text {twCW }}$ | R $\bar{W}$ Set-Up Time | 180 | - | 90 | - | ns |
| ${ }^{\text {t }}$ CWH | R $\bar{W}$ Hold Time | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {DCW }}$ | Data Bus Set-Up Time | 265 | - | 100 | - | ns |
| $\mathrm{t}_{\mathrm{HW}}$ | Data Bus Hold Time | 10 | - | 10 | - | ns |

( $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}=10$ to 30 ns )

READ TIMING CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Characteristic | SY6545-1 |  | SY6545A-1 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {t }}$ CYC | Cycle Time | 1.0 | - | 0.5 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{C}}$ | $\phi 2$ Pulse Width | 440 | - | 200 | - | ns |
| $\mathrm{t}_{\text {ACR }}$ | Address Set-Up Time | 180 | - | 90 | - | ns |
| ${ }^{\text {t CAR }}$ | Address Hold Time | 0 | - | 0 | - | ns |
| ${ }^{\text {t WCR }}$ | R/V̄ Set-Up Time | 180 | - | 90 | - | ns |
| ${ }^{\text {t }}$ CDR | Read Access Time (Valid Data) | - | 340 | - | 150 | ns |
| $\mathrm{t}_{\mathrm{HR}}$ | Read Hold Time | 10 | - | 10 | - | ns |
| ${ }^{\text {t CDA }}$ | Data Bus Active Time (Invalid Data) | 40 | - | 40 | - | ns |

( $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}=10$ to 30 ns )

## MEMORY AND VIDEO INTERFACE CHARACTERISTICS

$\left(V_{C C}=5.0 \mathrm{~V} \pm 5 \%, T_{A}=0\right.$ to $70^{\circ} \mathrm{C}$, unless otherwise noted)

SYSTEM TIMING


TRANSPARENT ADDRESSING ( $\phi_{1} / \phi_{2}$ INTERLEAVING)


| Symbol | Characteristic | SY6545-1 |  | SY6545A-1 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| ${ }_{\text {t }}^{\text {chy }}$ | Character Clock Cycle Time | 0.40 | 40 | 0.40 | 40 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }} \mathrm{CCH}$ | Character Clock Pulse Width | 200 | - | 200 | - | ns |
| (X) $\mathrm{m}_{\text {MAD }}$ | MA0-MA13 Propagation Delay | - | 300 | - | 300 | ns |
| (X) $\mathrm{t}_{\text {RAD }}$ | RA0-RA4 Propagation Delay | - | 300 | - | 300 | ns |
| (X) $\mathrm{t}_{\text {DTD }}$ | DISPLAY ENABLE Propagation Delay | - | 450 | - | 450 | ns |
| (X) H $_{\text {HSD }}$ | HSYNC Propagation Delay | - | 450 | - | 450 | ns |
| $(X) t_{\text {vsD }}$ | VSYNC Propagation Delay | - | 450 | - | 450 | ns |
| $(\mathrm{X})_{\mathrm{CDD}}$ | CURSOR Propagation Delay | - | 450 | - | 450 | ns |
| $\mathrm{t}_{\text {TAD }}$ | MA0-MA13 Switching Delay | - | 200 | - | 200 | ns |

## LIGHT PEN STROBE TIMING



NOTE: "Safe" time position for LPEN positive edge to cause
address $n+2$ to load into Light Pen Register.
$\mathrm{t}_{\mathrm{LP} 2}$ and $\mathrm{t}_{\mathrm{LP} 1}$ are time positions causing uncertain results.

| Symbol | Characteristic | SY6545-1 |  | SY6545A-1 |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Unit |
| $t_{\text {LPH }}$ | LPEN Hold Time | 150 | - | 150 | - | ns |
| $\mathrm{t}_{\text {LP1 }}$ | LPEN Setup Time | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\text {LP2 }}$ | CCLK to LPEN Delay | 0 | - | 0 | - | ns |

$\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}(\mathrm{max})$

## MPU INTERFACE SIGNAL DESCRIPTION $\phi 2$ (Clock)

The input clock is the system $\phi 2$ clock and is used to trigger all data transfers between the system microprocessor and the SY6545. Since there is no maximum limit to the allowable $\phi 2$ cycle time, it is not necessary for it to be a continuous clock. This capability permits the SY6545 to be easily interfaced to non-6500-compatible microprocessors.

## R/W (Read/Write)

The $R / \bar{W}$ signal is generated by the microprocessor and is used to control the direction of data transfers. A high on the $R \bar{W}$ pin allows the processor to read the data supplied by the SY6545; a low on the R/W pin allows a write to the SY6545.

## $\overline{\mathrm{CS}}$ (Chip Select)

The Chip Select input is normally connected to the processor address bus either directly or through a decoder. The SY6545 is selected when $\overline{\mathrm{CS}}$ is low.

## RS (Register Select)

The Register Select input is used to access internal registers. A low on this pin permits writes into the Address Register and reads from the Status Register. The contents of the Address Register is the identity of the register accessed when RS is high.

## $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ (Data Bus)

The $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ pins are the eight data lines used for transfer of data between the processor and the SY6545. These lines are bi-directional and are normally high-impedance except during read cycles when the chip is selected.

## VIDEO INTERFACE SIGNAL DESCRIPTION HSYNC (Horizontal Sync)

The HSYNC signal is an active-high output used to determine the horizontal position of displayed text. It may drive a CRT monitor directly or may be used for composite video generation. HSYNC time position and width are fully programmable.

## VSYNC (Vertical Sync)

The VSYNC signal is an active-high output used to determine the vertical position of displayed text. Like HSYNC, VSYNC may be used to drive a CRT monitor or composite video generation circuits. VSYNC position and width are both fully programmable.

## DISPLAY ENABLE

The DISPLAY ENABLE signal is an active-high output and is used to indicate when the SY6545 is generating active display information. The number of horizontal displayed characters and the number of vertical displayed characters are both fully programmable and together are used to generate the DISPLAY ENABLE signal.

DISPLAY ENABLE may be delayed by one character time by setting bit 4 of $R 8$ to a " 1 ".

## CURSOR

The CURSOR signal is an active-high output and is used to indicate when the scan coincides with the programmed cursor position. The cursor position may be programmed to be any character in the address field. Furthermore, within the character, the cursor may be programmed to be any block of scan lines, since the start scan line and the end scan line are both programmable. The CURSOR position may be delayed by one character time by setting bit 5 of R8 to a " 1 ".

## LPEN

The LPEN signal is an edge-sensitive input and is used to load the internal Light Pen Register with the contents of the Refresh Scan Counter at the time the active edge occurs. The active edge of LPEN is the low-to-high transition.

## CCLK

The CCLK signal is the character timing clock input and is used as the time base for all internal count/control functions.

## RES

The $\overline{\operatorname{RES}}$ signal is an active-low input used to initialize all internal scan counter circuits. When $\overline{\mathrm{RES}}$ is low, all internal counters are stopped and cleared, all scan and video outputs are low, and control registers are unaffected. $\overline{\mathrm{RES}}$ must stay low for at least one CCLK period. All scan timing is initiated when $\overline{\operatorname{RES}}$ goes high. In this way, $\overrightarrow{R E S}$ can be used to synchronize display frame timing with line frequency.

## MEMORY ADDRESS SIGNAL DESCRIPTION

## MA0-MA13 (Video Display RAM Address Lines)

These signals are active-high outputs and are used to address the Video Display RAM for character storage and display operations. The starting scan address is fully programmable and the ending scan address is determined by the total number of characters displayed, which is also programmable, in terms of characters/line and lines/ frame.
There are two selectable address modes for MA0-MA13:

## o Binary

Characters are stored in successive memory locations. Thus, the software must be developed so that row and column co-ordinates are translated to sequentiallynumbered addresses for video display memory operations.

- Row/Column

In this mode, MA0-MA7 function as column addresses CCO-CC7, and MA8-MA13, as row addresses CR0CR5. In this case, the software may handle addresses in terms of row and column locations, but additional
address compression circuits are needed to convert CCO-CC7 and CRO-CR5 into a memory-efficient binary scheme.

## RA0-RA4 (Raster Address Lines)

These signals are active-high outputs and are used to select each raster scan within an individual character row. The number of raster scan lines is programmable and determines the character height, including spaces between character rows.
The high-order line, RA4, is unique in that it can also function as a strobe output pin when the SY6545 is programmed to operate in the "Transparent Address Mode". In this case the strobe is an active-high output and is true at the time the Video Display RAM update address is gated on to the address lines, MAO-MA'13. In this way, updates and readouts of the Video Display RAM can be made under control of the SY6545 with only a small amount of external circuitry.

## DESCRIPTION OF INTERNAL REGISTERS

Figure 1 illustrates the format of a typical video display and is necessary to understand the functions of the various SY6545 internal registers. Figure 2 illustrates vertical and horizontal timing. Figure 3 summarizes the internal registers and indicates their address selection and read/write capabilities.

## Address Register

This is a 5-bit register which is used as a "pointer" to direct SY6545 data transfers to and from the system MPU. Its contents is the number of the desired register (0-31). When RS is low, then this register may be loaded; when RS is high, then the register selected is the one whose identity is stored in this register.

## Status Register

This 3-bit register is used to monitor the status of the

CRTC, as follows:


## Horizontal Total (R0)

This 8 -bit register contains the total of displayed and non-displayed characters, minus one, per horizontal line. The frequency of HSYNC is thus determined by this register.

## Horizontal Displayed (R1)

This 8-bit register contains the number of displayed characters per horizontal line .

## Horizontal Sync Position (R2)

This 8-bit register contains the position of the HSYNC on the horizontal line, in terms of the character location number on the line. The position of the HSYNC determines the left-to-right location of the displayed text on the video screen. In this way, the side margins are adjusted.


Figure 1. Video Display Format
-GtS9AS

SY6545-1

## Horizontal and Vertical SYNC Widths (R3)

This 8-bit register contains the widths of both HSYNC and VSYNC, as follows:


Control of these parameters allows the SY6545 to be
interfaced to a variety of CRT monitors, since the HSYNC and VSYNC timing signals may be accommodated without the use of external one-shot timing.

## Vertical Total (R4)

The Vertical Total Register is a 7-bit register containing the total number of character rows in a frame, minus one. This register, along with R5, determines the overall frame rate, which should be close to the line frequency to ensure flicker-free appearance. If the frame time is adjusted to be longer than the period of the line frequency, then $\overline{\mathrm{RES}}$ may be used to provide absolute synchronism.


Notes:
 Designates binary bit
Designates unused bit. Reading this bit is always " 0 ", except for R31, which does not drive the data bus at all, and for CS = " 1 " which operates likewise.

Figure 3. Internal Register Summary

## Vertical Total Adjust (R5)

The Vertical Total Adjust Register is a 5-bit write only register containing the number of additional scan !ines needed to complete an entire frame scan and is intended as a fine adjustment for the video frame time.

## Vertical Displayed (R6)

This 7-bit register contains the number of displayed character rows in each frame. In this way, the vertical size of the displayed text is determined.

## Vertical Sync Position (R7)

This 7-bit register is used to select the character row time at which the VSYNC pulse is desired to occur and, thus, is used to position the displayed text in the vertical direction.

## Mode Control (R8)

This register is used to select the operating modes of the SY6545 and is outlined as follows:


## Scan Line (R9)

This 5 -bit register contains the number of scan lines per character row, including spacing, minus 1.

## Cursor Start (R10) and Cursor End (R11)

These 5 -bit registers select the starting and ending scan lines for the cursor. In addition, bits 5 and 6 of R10 are used to select the cursor mode, as follows:

| BIT |  | CURSOR MODE |
| :--- | :--- | :--- |
| 6 | 5 |  |
| 0 | 0 | No Blinking |
| 0 | 1 | No Cursor |
| 1 | 0 | Blink at $1 / 16$ field rate |
| 1 | 1 | Blink at $1 / 32$ field rate |

Note that the ability to program both the start and end scan line for the cursor enables either block cursor or underline to be accommodated. Registers R14 and R15 are used to control the character position of the cursor over the entire 16 K address field.

## Display Start Address High (R12) and Low (R13)

These registers together comprise a 14-bit register whose contents is the memory address of the first character of the displayed scan (the character on the top left of the video display, as in Figure 1). Subsequent memory addresses are generated by the SY6545 as a result of CCLK input pulses. Scrolling of the display is accomplished by changing R12 and R13 to the memory address associated with the first character of the desired line of text to be displayed first. Entire pages of text may be scrolled or changed as well via R12 and R13.

## Cursor Position High (R14) and Low (R15)

These registers together comprise a 14 -bit register whose contents is the memory address of the current cursor position. When the video display scan counter (MA lines) matches the contents of this register, and when the scan line counter (RA lines) falls within the bounds set by R10 and R11, then the CURSOR output becomes active. Bit 5 of the Mode Control Register (R8) may be used to delay the CURSOR output by a full CCLK time to accommodate slow access memories.

## LPEN High (R16) and Low (R17)

These registers together comprise a 14 -bit register whose contents is the light pen strobe position, in terms of the video display address at which the strobe occurred. When the LPEN input changes from low to high, then, on the next negative-going edge of CCLK, the contents of the internal scan counter is stored in registers R16 and R17.

Update Address High (R18) and Low (R19)
These registers together comprise a 14-bit register whose contents is the memory address at which the next read or update will occur (for transparent address mode, only). Whenever a read/update occurs, the update location automatically increments to allow for fast updates or readouts of consecutive character locations. This is described elsewhere in this document.

## Dummy Location (R31)

This register does not store any data, but is required to detect when transparent addressing updates occur. This is necessary to increment the Update Address Register and to set the Update Ready bit in the status register.

## DETAILED DESCRIPTION OF OPERATION

## Register Formats

Register pairs R12/R13, R14/R15, R16/R17; and R18/ R19 are formatted in one of two ways:

1. Straight binary if register R8, bit 2 is a " 0 ".
2. Row/Column if register R8, bit 2 is a " 1 ". In this case the low byte is the Character Column and the high byte is the Character Row.


STRAIGHT BINARY ADDRESSING SEQUENCE

Figure 4 illustrates the address sequence for the video display control for each mode.

Note from Figure 4 that the straight-binary mode has the advantage that all display memory addresses are stored in a continuous memory block, starting with address 0 and ending at 1919. The disadvantage with this method is that, if it is desired to change a displayed character location, the row and column identity of the location must be converted to its binary address before the memory may be written. The row/column mode, on the other hand, does not need to undergo this conversion. However, memory is not used as efficiently, since the memory addresses are not continuous, but gaps exist. This requires that the system be equipped with more memory than is actually used and this extra memory is wasted. Alternatively, address compression logic may be employed to translate the row/column format into a continuous address block.

In this way, the user may select whichever mode is best for the given application. The trade-offs between the modes are software versus hardware. Straight-binary mode minimizes hardware requirements and row/column requires minimum software.


ROW/COLUMN ADDRESSING SEQUENCE

Figure 4. Display Address Sequences (with Start Address $=0$ ) for $80 \times 24$ Example

## Video Display RAM Addressing

There are two modes of addressing for the video display memory:

1. Shared Memory

In this mode the memory is shared between the MPU address bus and the SY6545 address bus. For this case, memory contention must be resolved by means of external timing and control circuits. Both the MPU and the SY 6545 must have access to the video display RAM and the contention circuits must resolve this
multiple access requirement. Figure 5 illustrates the system configuration.
2. Transparent Memory Addressing

For this mode, the display RAM is not directly accessible by the MPU, but is controlled entirely by the SY6545. All MPU accesses are made via the SY6545 and a small amount of external circuits. Figure 6 shows the system configuration for this approach.


Figure 5. Shared Memory System Configuration


Figure 6. Transparent Memory Addressing System Configuration (Data Hold Latch needed for Horizontal/Vertical Blanking updates, only).

## Memory Contention Schemes for Shared Memory.Addressing

From, the diagram of Figure 5, it is clear that both the SY6545 and the system MPU must be capable of addressing the video display memory. The SY 6545 repetitively fetches character information to generate the video signals in order to keep the screen display active. The MPU occasionally accesses the memory to change the displayed information or to read out current data characters. Three ways of resolving this dual-contention requirement are apparent:

## - MPU Priority

In this technique, the address lines to the video display memory are normally driven by the SY6545 unless the MPU needs access, in which case the MPU addresses immediately override those from the SY6545 and the MPU has immediate access.

- $\phi 1 / \phi 2$ Memory Interleaving

This method permits both the SY6545 and the MPU access to the video display memory by time-sharing via the system $\phi 1$ and $\phi 2$ clocks. During the $\phi 1$ portion of each cycle (the time when $\phi 2$ is low), the SY6545 address outputs are gated to the video display memory. In the $\phi 2$ time, the MPU address lines are switched in. In this way, both the SY6545 and the MPU have unimpeded access to the memory. Figure 7 illustrates the timings.


Figure 7. $\phi 1 / \phi 2$ Interleaving

- Vertical Blanking

With this approach, the address circuitry is identical to the case for MPU Priority updates. The only difference is that the Vertical Retrace status bit (bit 5 of the Status Register) is used by the MPU so that access to the video display memory is only made during vertical blanking time (when bit 5 is a " 1 "). In this way, no visible screen perturbations result.

## Transparent Memory Addressing

In this mode of operation, the video display memory address lines are not switched by contention circuits, but are generated by the SY6545. In effect, the contention is handled by the SY6545. As a result, the schemes for accomplishing MPU memory access are different:

- $\phi 1 / \phi 2$ Interleaving

This mode is similar to the Interleave mode used with shared memory. In this case, however, the $\phi 2$ address is generated from the Update Address Register (Registers R18 and R19) in the SY6545. Thus, the MPU must first load the address to be accessed into R18/R19 and then this address is always gated onto the MA lines during $\phi 2$. Figure 8 shows the timing.


Figure 8. $\phi 1 / \phi 2$ Transparent Interleaving

## - Horizontal/Vertical Blanking

In this mode, the Update Address is loaded by the MPU, but is only gated onto the MA lines during horizontal or vertical blank times, so memory accesses do not interfere with the display appearance. To signal when the update address is on the MA lines, an update strobe (STB) is provided as an alternate function of pin 34. Data hold latches are necessary to temporarily retain the character to be stored until the retrace time occurs. In this way, the system MPU is not halted waiting for the blanking time to arrive. Figure 9 illustrates the address and strobe timing for this mode.

Transparent address modes are quite complex and offer significant advantages in system implementation. The details of their application are covered thoroughly in related Technical Notes available from Synertek.


Figure 9. Retrace Update Timings

Cursor and Display Enable Skew Control
Bits 4 and 5 of the Mode Control register (R8) are used to delay the Display Enable and Cursor outputs, respectively. Figure 10 illustrates the effect of the delays.


Figure 10. Cursor and Display Enable Skew

SY6545-1


Figure 11. Operation of Vertical Blanking Status Bit

- On-chip baud rate generator: 15 programmable baud rates derived from a standard 1.8432 MHz external crystal ( 50 to 19,200 baud).
- Programmable interrupt and status register to simplify software design.
- Single +5 volt power supply.
- Serial echo mode.
- False start bit detection.
- 8-bit bi-directional data bus for direct communication with the microprocessor.
- External $16 x$ clock input for non-standard baud rates (up to 125 Kbaud ).
- Programmable: word lengths; number of stop bits; and parity bit generation and detection.
- Data set and modem control signals provided.
- Parity: (odd, even, none, mark, space).
- Full-duplex or half-duplex operation.
- 5, 6, 7, 8 and 9 bit transmission.

The SY6551 is an Asynchronous Communication Adapter (ACIA) intended to provide for interfacing the 6500/ 6800 microprocessor families to serial communication
data sets and modems. A unique feature is the inclusion of an on-chip programmable baud rate generator, with a crystal being the only external component required.

## PIN CONFIGURATION



ORDERING INFORMATION

| Part No. | Package | Clock Rate |
| :--- | :--- | :--- |
| SYC6551 | Ceramic | 1 MHz |
| SYD6551 | Cerdip | 1 MHz |
| SYP6551 | Plastic | 1 MHz |
| SYC6551A | Ceramic | 2 MHz |
| SYD6551A | Ceramic | 2 MHz |
| SYP6551A | Plastic | 2 MHz |



Figure 1. Block Diagram

## ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Allowable Range |
| :--- | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 V to +7.0 V |
| Input/Output Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 V to +7.0 V |
| Operating Temperature | $\mathrm{T}_{\mathrm{OP}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ | $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

All inputs contain protection circuitry to prevent damage to high static charges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS ( $V_{C C}=5.0 \mathrm{~V} \pm 5 \%, T_{A}=0-70^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | - | $V_{C C}$ | V |
| Input Low Voltage | $V_{\text {IL }}$ | -0.3 | - | 0.8 | V |
| Input Leakage Current: $\mathrm{V}_{\mathrm{IN}}=0$ to 5 V $\left(\phi 2, \mathrm{R} / \overline{\mathrm{W}}, \overline{\mathrm{RES}}, \mathrm{CS}_{0}, \overline{\mathrm{CS}}_{1}, \mathrm{RS}_{0} ; \mathrm{RS}_{1}, \overline{\mathrm{CTS}}, \mathrm{R} \times \mathrm{D}, \overline{\mathrm{DCD}}, \overline{\mathrm{DSR}}\right)$ | IIN | - | $\pm 1.0$ | $\pm 2.5$ | $\mu \mathrm{A}$ |
| Input Leakage Current for High Impedance State (Three State) | ${ }_{\text {TSI }}$ | - | $\pm 2.0$ | $\pm 10.0$ | $\mu \mathrm{A}$ |
| Output High Voltage: LOAD $=-100 \mu \mathrm{~A}$ ( $\mathrm{DB}_{0}-\mathrm{DB}_{7}, \mathrm{TxD}, \mathrm{R} \times \mathrm{C}, \overline{\mathrm{RTS}}, \overline{\mathrm{DTR}}$ ) | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | - | V |
| Output Low Voltage: $I_{\text {LGAD }}=1.6 \mathrm{~mA}$ ( $\mathrm{DB}_{0}-\mathrm{DB}_{7}, \mathrm{TxD}, \mathrm{RxC}, \overline{\mathrm{RTS}}, \overline{\mathrm{DTR}}, \overline{\mathrm{IRQ}}$ ) | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.4 | V |
| Output High Current (Sourcing): $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ ( $\mathrm{DB}_{0}-\mathrm{DB}_{7}, \mathrm{~T} \times \mathrm{D}, \mathrm{R} \times \mathrm{C}, \overline{\mathrm{RTS}}, \overline{\mathrm{DTR}}$ ) | ${ }^{\prime} \mathrm{OH}$ | -100 | - | - | $\mu \mathrm{A}$ |
| Output Low Current (Sinking): $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ $\left(\mathrm{DB}_{0}-\mathrm{DB}_{7}, \mathrm{~T} \times \mathrm{D}, \mathrm{R} \times \mathrm{C}, \overline{\mathrm{RTS}}, \overline{\mathrm{DTR}}, \overline{\mathrm{IRQ}}\right)$ | ${ }^{\prime} \mathrm{OL}$ | 1.6 | - | - | mA |
| Output Leakage Current (Off State): $\mathrm{V}_{\mathrm{OUT}}=5 \mathrm{~V}$ ( (1RQ) | ' OFF | - | 1.0 | 10.0 | $\mu \mathrm{A}$ |
| Clock Capacitance ( $\phi 2$ ) | $\mathrm{C}_{\text {CLK }}$ | - | - | 20 | pF |
| Input Capacitance (Except XTAL1 and XTAL2) | $\mathrm{C}_{\mathrm{IN}}$ | - | - | 10 | pF |
| Output Capacitance | $\mathrm{C}_{\text {OUT }}$ | - | - | 10 | pF |
| Power Dissipation (See Graph) ( $\left.\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right) \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | $\mathrm{P}_{\mathrm{D}}$ | - | 170 | 300 | mW |

POWER DISSIPATION vs TEMPERATURE



Figure 2. Write Timing Characteristics

WRITE CYCLE ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | SY6551 |  | SY6551A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Cycle Time | ${ }^{\text {t }} \mathrm{CYC}$ | 1.0 | - | 0.5 | - | $\mu \mathrm{s}$ |
| $\phi 2$ Pulse Width | $\mathrm{t}_{\mathrm{C}}$ | 400 | - | 200 | - | ns |
| Address Set-Up Time | ${ }^{\text {t }}$ ACW | 120 | - | 70 | - | ns |
| Address Hold Time | ${ }^{\text {t }}$ CAH | 0 | - | 0 | - | ns |
| R/W్W Set-Up Time | ${ }^{\text {twCW }}$ | 120 | - | 70 | - | ns |
| R/信 Hold Time | ${ }^{\text {t }}$ WH | 0 | - | 0 | - | ns |
| Data Bus Set-Up Time | $\mathrm{t}_{\text {DCW }}$ | 150 | - | 60 | - | ns |
| Data Bus Hold Time | $\mathrm{t}_{\mathrm{HW}}$ | 20 | - | 20 | - | ns |

( $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}=10$ to 30 ns )

## CRYSTAL SPECIFICATION

1. Temperature stability $\pm 0.01 \% ~\left(0^{\circ}\right.$ to $70^{\circ} \mathrm{C}$ )
2. Characteristics at $25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}$
a. Frequency ( MHz )
1.8432
b. Frequency tolerance ( $\pm \%$ )
c. Resonance mode
d. Equivalent resistance (ohm)
e. Drive level mW
f. Shunt capacitance pF
g. Oscillation mode

No other external components should be in the crystal circuit

CLOCK GENERATION


INTERNAL CLOCK


EXTERNAL CLOCK

SY6551


Figure 3. Read Timing Characteristics

READ CYCLE ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | SY6551 |  | SY6551A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Cycle Time | $\mathrm{t}_{\mathrm{CYC}}$ | 1.0 | - | 0.5 | - | $\mu \mathrm{s}$ |
| Pulse Width ( $\phi 2$ ) | ${ }_{\text {t }}$ | 400 | - | 200 | - | ns |
| Address Set-Up Time | $\mathrm{t}_{\text {ACR }}$ | 120 | - | 70 | - | ns |
| Address Hold Time | ${ }^{\text {char }}$ | 0 | - | 0 | - | ns |
| R/̄W Set-Up Time | ${ }^{\text {t WCR }}$ | 120 | - | 70 | - | ns |
| Read Access Time (Valid Data) | ${ }^{\text {t }}$ CDR | - | 200 | - | 150 | ns |
| Read Data Hold Time | $\mathrm{t}_{\mathrm{HR}}$ | 20 | - | 20 | - | ns |
| Bus Active Time (Invalid Data) | ${ }^{\text {t }}$ CDA | 40 | - | 40 | - | ns |




NOTE: TxD rate is $1 / 16$ TxC rate.
Figure 4a. Transmit Timing with External Clock


NOTE: $R \times D$ rate is $1 / 16 R \times C$ rate.


Figure 4b. Interrupt and Output Timing

Figure 4c. Receive External Clock Timing
TRANSMIT/RECEIVE CHARACTERISTICS

| Characteristic | Symbol | SY6551 |  | SY6551A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Transmit/Receive Clock Rate | ${ }^{\text {t }}$ CCY | 400* | - | 400* | - | ns |
| Transmit/Receive Clock High Time | - ${ }^{\text {c }}$ H | 175 | - | 175 | - | ns |
| Transmit/Receive Clock Low Time | $\mathrm{t}_{\mathrm{CL}}$ | 175 | - | 175 | - | ns |
| XTAL1 to TxD Propagation Delay | ${ }^{\text {t }}$ D | - | 500 | - | 500 | ns |
| Propagation Delay ( $\overline{\mathrm{RTS}}, \overline{\mathrm{DTR}}$ ) | ${ }^{\text {t }}$ DLY | - | 500 | - | 500 | ns |
| $\overline{\text { IRQ Propagation Delay (Clear) }}$ | $\mathrm{t}_{\mathrm{IRO}}$ | - | 500 | - | 500 | ns |

( $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=10$ to 30 nsec )
*The baud rate with external clocking is: $\quad$ Baud Rate $=\frac{1}{16 \times \mathrm{T}_{\mathrm{CCY}}}$

## INTERFACE SIGNAL DESCRIPTION

$\overline{\mathrm{RES}}$ (Reset)
During system initialization a low on the $\overline{\mathrm{RES}}$ input will cause internal registers to be cleared.

## $\phi 2$ (Input Clock)

The input clock is the system $\phi 2$ clock and is used to trigger all data transfers between the system microprocessor and the SY6551.

## R/W (Read/Write)

The $R / \bar{W}$ is generated by the microprocessor and is used to control the direction of data transfers. A high on the $\mathrm{R} / \overline{\mathrm{W}}$ pin allows the processor to read the data supplied by the SY6551. A low on the $\mathrm{R} \overline{\mathrm{W}}$ pin allows a write to the SY6551.

## $\overline{\text { IRO }}$ (Interrupt Request)

The $\overline{\mathrm{RO}}$ pin is an interrupt signal from the interrupt control logic. It is an open drain output, permitting
several devices to be connected to the common $\overline{\mathrm{IRO}}$ microprocessor input. Normally a high level, $\overline{\mathrm{IRO}}$ goes low when an interrupt occurs.
$\mathrm{DB}_{0}-\mathrm{DB}_{7}$ (Data Bus)
The $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ pins are the eight data lines used for transfer of data between the processor and the SY6551. These lines are bi-directional and are normally high-impedance except during Read cycles when selected.

## $\mathbf{C S}_{\mathbf{0}}, \overline{\mathbf{C S}}_{\mathbf{1}}$ (Chip Selects)

The two chip select inputs are normally connected to the processor address lines either directly or through decoders. The SY6551 is selected when $\mathrm{CS}_{0}$ is high and $\overline{\mathrm{CS}}_{1}$ is low.

## $\mathbf{R S}_{\phi}, \mathbf{R S}_{1}$ (Register Selects)

The two register select lines are normally connected to the processor address lines to allow the processor to select the various SY6551 internal registers. The following table indicates the internal register select coding:

| $\mathbf{R S}_{\mathbf{1}}$ | $\mathbf{R S}_{\mathbf{0}}$ | Write | Read |
| :---: | :---: | :--- | :--- |
| 0 | 0 | Transmit Data <br> Register | Receiver Data <br> Register |
| 0 | 1 | Programmed <br> Reset (Data is <br> "Don't Care") | Status Register |
| 1 | 0 | Command Register |  |
| 1 | 1 | Control Register |  |

The table shows that only the Command and Control registers are read/write. The Programmed Reset operation does not cause any data transfer, but is used to clear the SY6551 registers. The Programmed Reset is slightly different from the Hardware Reset ( $\overline{R E S}$ ) and these differences are described in the individual register definitions.

## ACIA/MODEM INTERFACE SIGNAL DESCRIPTION

## XTAL1, XTAL2 (Crystal Pins)

These pins are normally directly connected to the external crystal ( 1.8432 MHz ) used to derive the various baud rates. Alternatively, an externally generated clock may be used to drive the XTAL1 pin, in which case the XTAL2 pin must float.

## TxD (Transmit Data)

'The TxD output line is used to transfer serial NRZ (non-return-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected.

## RxD (Receive Data)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or the rate of an externally generated receiver clock. This selection is made by programming the Control Register.

## RxC (Receive Clock)

The $R \times C$ is a bi-directional pin which serves as either the receiver $16 x$ clock input or the receiver $16 x$ clock output. The latter mode results if the internal baud rate generator is selected for receiver data clocking.

## RTS (Request to Send)

The $\overline{R T S}$ output pin is used to control the modem from the processor. The state of the $\overline{\mathrm{RTS}}$ pin is determined by the contents of the Command Register.

## $\overline{\text { CTS }}$ (Clear to Send)

The $\overline{\mathrm{CTS}}$ input pin is used to control the transmitter operation. The enable state is with $\overline{\mathrm{CTS}}$ low. The transmitter is automatically disabled if $\overline{\mathrm{CTS}}$ is high.

## DTR (Data Terminal Ready)

This output pin is used to indicate the status of the SY6551 to the modem. A low on DTR indicates the SY6551 is enabled and a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

## $\overline{\text { DSR }}$ (Data Set Ready)

The $\overline{\mathrm{DSR}}$ input pin is used to indicate to the SY6551 the status of the modem. A low indicates the "ready" state and a high, "not-ready." $\overline{\mathrm{DSR}}$ is a high-impedance input and must not be a no-connect. If unused, it should be driven high or low, but not switched.
Note: If Command Register Bit $0=1$ and a change of state on $\overline{\mathrm{DSR}}$ occurs, $\overline{\mathrm{IRQ}}$ will be set, and Status Register Bit 6 will reflect the new level. The state of $\overline{\mathrm{DSR}}$ does not affect either Transmitter or Receiver operation.

## $\overline{\mathrm{DCD}}$ (Data Carrier Detect)

The $\overline{\mathrm{DCD}}$ input pin is used to indicate to the SY6551 the status of the carrier-detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not. $\overline{D C D}$, like $\overline{D S R}$, is a highimpedance input and must not be a no-connect.
Note: If Command Register Bit $0=1$ and a change of state on $\overline{D C D}$ occurs, $\overline{\mathrm{RQ}}$ will be set, and Status Register Bit 5 will reflect the new level. The state of $\overline{\mathrm{DCD}}$ does not affect Transmitter operation, but must be low for the Receiver to operate.

## INTERNAL ORGANIZATION

The Transmitter/Receiver sections of the SY6551 are depicted by the block diagram in Figure 5.


Figure 5. Transmitter/Receiver Clock Circuits

Bits 0-3 of the Control Register select the divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the Transmitter, then RxC becomes an output pin and can be used to slave other circuits to the SY6551.

## CONTROL REGISTER

The Control Register is used to select the desired mode for the SY6551. The word length, number of stop bits, and clock controls are all determined by the Control Register, which is depicted in Figure 6.

*This allows for 9 -bit transmission ( 8 data bits plus parity).
HARDWARE RESET

PROGRAM RESET $\quad$|  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| - | - | - | - | - | - | - | - |

Figure 6. Control Register Format

## COMMAND REGISTER

The Command Register is used to control Specific Transmit/Receive functions and is shown in Figure 7.
NORMAL/ECHO MODE
FOR RECEIVER

| $0=$ Normal |
| :--- |
| $1=$(Bits 2 and 3 <br> must be ' 0 " |

0 = Disable Receiver and All Interrupts (DTR high)
1 = Enable Receiver and All Interrupts (DTR low)
PARITY CHECK CONTROLS
CRATION

| BIT |  | OPERATION |  |
| :---: | :---: | :---: | :--- |
| 7 | 6 | 5 |  |
| - | - | 0 | Parity Disabled - No Parity Bit <br> Generated - No Parity Bit Received |
| 0 | 0 | 1 | Odd Parity Receiver and Transmitter |
| 0 | 1 | 1 | Even Parity Receiver and <br> Transmitter |
| 1 | 0 | 1 | Mark Parity Bit Transmitted, <br> Parity Check Disabled |
| 1 | 1 | 1 | Space Parity Bit Transmitted, <br> Parity Check Disabled |


| BIT |  | TRANSMIT <br> INTERRUPT | $\overline{\text { RTS }}$ <br> LEVEL | TRANSMITTER |
| :---: | :---: | :---: | :---: | :---: |
| 3 | 2 |  | High | Off |
| 0 | 0 | Enabled | Low | On |
| 0 | 1 | Low | On |  |
| 1 | 0 | Disabled | Low | Low |
| 1 | 1 | Disabled | Transmit BRK |  |


|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HARDWARE RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PROGRAM RESET | - | - | - | 0 | 0 | 0 | 0 | 0 |

Figure 7. Command Register Format

## STATUS REGISTER

The Status Register is used to indicate to the processor the status of various SY6551 functions and is outlined in Figure 8.

*NO INTERRUPT GENERATED FOR THESE CONDITIONS. **LEARED AUTOMATICALLY AFTER A READ OF RDR AND THE NEXT ERROR FREE RECEIPT OF DATA


Figure 8. Status Register Format

## TRANSMIT AND RECEIVE DATA REGISTERS

These registers are used as temporary data storage for the 6551 Transmit and Receive circuits. The Transmit Data Register is characterized as follows:

- Bit 0 is the leading bit to be transmitted.
- Unused data bits are the high-order bits and are "don't care" for transmission.

The Receive Data Register is characterized in a similar fashion:

- Bit 0 is the leading bit received.
- Unused data bits are the high-order bits and are " 0 " for the receiver.
- Parity bits are not contained in the Receive Data Register, but are stripped-off after being used for external parity checking. Parity and all unused high-order bits are " 0 ".

Figure 9 illustrates a single transmitted or received data word, for the example of 8 data bits, parity, and 1 stop bit.


Figure 9. Serial Data Stream Example

## PACKAGE OUTLINES

28 LEAD CERAMIC


28 LEAD PLASTIC



Asynchronous Communication Interface Adapter
SYNERTEK
A SUBSIDIARY OF HONEYWELL

- On-chip baud rate generator: 15 programmable baud rates derived from a standard 1.8432 MHz external crystal ( 50 to 19,200 baud).
- Programmable interrupt and status register to simplify saftware design.
- Single +5 volt power supply.
- Serial echo mode.
- False start bit detection.
- 8-bit bi-directional data bus for direct communication with the microprocessor.
- External $16 x$ clock input for non-standard baud rates (up to 125 Kbaud).
- Programmable: word lengths; number of stop bits; and parity bit generation and detection.
- Data set and modem control signals provided.
- Parity: (odd, even, none, mark, space).
- Full-duplex or half-duplex operation.
- 5, 6, 7, 8 and 9 bit transmission.
- Operation over wide temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ )

The SYE6551 is an Asynchronous Communication Adapter (ACIA) intended to provide for interfacing the 6500/ 6800 microprocessor families to serial communication
data sets and modems. A unique feature is the inclusion of an on-chip programmable baud rate generator, with a crystal being the only external component required.

## PIN CONFIGURATION



## ORDERING INFORMATION

| Part Number | Package | Clock Frequency |
| :--- | :--- | :---: |
| SYEC6551 | Ceramic | 1 MHz |
| SYED6551 | Cerdip | 1 MHz |
| SYEP6551 | Plastic | 1 MHz |
| SYEC6551A | Ceramic | 2 MHz |
| SYED6551A | Cerdip | 2 MHz |
| SYEP6551A | Plastic | 2 MHz |



Figure 1. Block Diagram

## ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Allowable Range |
| :--- | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 V to +7.0 V |
| Input/Output Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 V to +7.0 V |
| Operating Temperature | $\mathrm{T}_{\mathrm{OP}}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ | $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

All inputs contain protection circuitry to prevent damage to high static charges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $V_{1 H}$ | 2.0 | - | $V_{C C}$ | V |
| Input Low Voltage | $V_{\text {IL }}$ | -0.3 | - | 0.8 | V |
| Input Leakage Current: $\mathrm{V}_{\text {IN }}=0$ to 5 V $\left(\phi 2, R / \bar{W}, \overline{R E S}, \mathrm{CS}_{0}, \overline{\mathrm{CS}}_{1}, \mathrm{RS}_{0} ; \mathrm{RS}_{1}, \overline{\mathrm{CTS}}, \mathrm{R} \times \mathrm{D}, \overline{\mathrm{DCD}}, \overline{\mathrm{DSR}}\right)$ | $I_{\text {IN }}$ | - | $\pm 1.0$ | $\pm 2.5$ | $\mu \mathrm{A}$ |
| Input Leakage Current for High Impedance State (Three State) | ${ }_{\text {ISSI }}$ | - | $\pm 2.0$ | $\pm 10.0$ | $\mu \mathrm{A}$ |
| Output High Voltage: LOAD $=-100 \mu \mathrm{~A}$ ( $\mathrm{DB}_{0}-\mathrm{DB}_{7}, \mathrm{TxD}, \mathrm{R} \times \mathrm{C}, \overline{\mathrm{RTS}}, \overline{\mathrm{DTR}}$ ) | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | - | V |
| Output Low Voltage: $\mathrm{I}_{\text {LOAD }}=1.6 \mathrm{~mA}$ ( $\mathrm{DB}_{0}-\mathrm{DB}_{7}, \mathrm{TxD}, \mathrm{RxC}, \overline{\mathrm{RTS}}, \overline{\mathrm{DTR}}, \overline{\mathrm{IRQ}}$ ) | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.4 | V |
| Output High Current (Sourcing): $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ ( $\mathrm{DB}_{0}-\mathrm{DB}_{7}, T \times D, R \times C, \overline{R T S}, \overline{\mathrm{DTR}}$ ) | ${ }^{\mathrm{OH}}$ | -100 | - | - | $\mu \mathrm{A}$ |
| Output Low Current (Sinking): $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ $\left(\mathrm{DB}_{0}-\mathrm{DB}_{7}, \mathrm{~T} \times \mathrm{D}, \mathrm{R} \times \mathrm{C}, \overline{\mathrm{RTS}}, \overline{\mathrm{DTR}}, \overline{\mathrm{IRQ}}\right)$ | ${ }^{\prime} \mathrm{OL}$ | 1.6 | - | - | mA |
| Output Leakage Current (Off State) : $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ (1RQ) | ${ }^{\prime}$ OFF | - | 1.0 | 10.0 | $\mu \mathrm{A}$ |
| Clock Capacitance ( $\phi 2$ ) | $\mathrm{C}_{\text {CLK }}$ | - | - | 20 | pF |
| Input Capacitance (Except XTAL1 and XTAL2) | $\mathrm{C}_{\text {IN }}$ | - | - | 10 | pF |
| Output Capacitance | $\mathrm{C}_{\text {OUT }}$ | - | - | 10 | pF |
| Power Dissipation (See Graph) ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ ) $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | $P_{D}$ | - | 220 | 350 | mW |

Floppy Disk Controiler (FDC)

- Functionally compatible with SY1791-02/SY1793-02
- MPU bus interface directly compatible with SY6500 and MC6800 microprocessors.
- Single 5 volt power supply
- Accommodates both single-density (FM) and double-density (MFM) formats
- IBM format compatibility:
- IBM 3740 Single-Density
- IBM System-34 Double-Density

The SY6591 Floppy Disk Controller is a fully programmable device intended for SY6500 or MC6800 microprocessor-based systems. Floppy disk control functions are fully autonomous and are thoroughly
described in the SY1791-02/SY1793-02 data sheet. The SY6591 version is different only in the MPUbus interface characteristics.

## BLOCK DIAGRAM



ORDERING INFORMATION

| Part Number | Package | MPU Clock <br> Rate |
| :---: | :--- | :---: |
| SYC6591 | Ceramic | 1 MHz |
| SYD6591 | Cerdip | 1 MHz |
| SYP6591 | Plastic | 1 MHz |
| SYC6591A | Ceramic | 2 MHz |
| SYD6591A | Cerdip | 2 MHz |
| SYP6591A | Plastic | 2 MHz |

PIN ASSIGNMENTS


## DETAILED LIST OF FEATURES

- Single 5 volt ( $\pm 5 \%$ ) power supply
- 40-pin package
- Automatic track seek with verification
- Accommodates single-density (FM) and doubledensity (MFM) formats
- Soft-sector format compatibility
- IBM 3740 (single-density) and System-34 (double-density) compatible
- Single or multiple record read with automatic sector search or entire track read
- Selectable record length ( $128,256,512$ or 1024 bytes)
- Single or multiple record write with automatic sector search
- Entire track write for initialization
- Programmable controls:
- Selectable track-to-track stepping time
- Selectable head settling and engage times
- Head position verification
- Side verification
- Double-buffered read and write data flow
- DMA or programmed data transfers
- TTL-compatible inputs and outputs
- Write precompensation (FM and MFM)
- Comprehensive status register


## PROCESSOR INTERFACE SIGNALS

- $\phi 2(\phi 2)$ - The $\phi 2$ signal is combined with $\overline{\mathrm{CS}}$ to gate the processor interface signals $A 0, A 1$ and $R / \bar{W}$ into the floppy disk controller (FDC).
- DATA BUS (DBO-DB7) - This 8-bit non-inverting bidirectional data bus is used for transferring data, control, and status words. The outputs are three-state buffers, capable of driving one standard TTL load and 130 pF.
- READ/WRITE (R/依) - This input signal is used to control the direction of data transfers. A high on the $R / \bar{W}$ pin allows the processor to read data supplied by the FDC. Alow on the $R / \bar{W}$ pin allows data to be written to the FDC.
- INTERRUPT REQUEST ( $\overline{\mathrm{IRQ}})$ - The $\overline{\mathrm{IQ}}$ is an open drain output. This signal goes low at the completion or termination of any operation and is reset when a new command is loaded into the command register or when the status register is read. An external pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ is required when using the SY6591 with a SY6500 or a MC6800 MPU.
- RESET ( $\overline{\mathrm{RES}})$ - This signal is identical to $\overline{\mathrm{MR}}$ on the SY1791-02/SY1793-02. A low on this input resets the device and loads hex 03 into the command register. The Not Ready status bit (status bit 7) is reset during $\overline{\mathrm{RES}}$ low. When $\overline{\mathrm{RES}}$ is driven high, a Restore command is executed regardless of the state of the Ready signal, and hex 01 is loaded into the Sector Register.
- REGISTER ADDRESS LINES (AO-A1) - These inputs address the internal registers for access by the Data Bus lines under R/ $\bar{W}$ and $\phi 2$ control.
- READ/WRITE $(\mathrm{R} / \overline{\mathrm{W}})$ - If $\overline{\mathrm{CS}}$ is low, ahigh on this input enables the addressed internal register to output data onto the data bus when $\phi 2$ is high. If $\overline{\mathrm{CS}}$ is low, then a low on this input gates data from the data bus into the addressed register when $\phi 2$ is high.
- CHIP SELECT ( $\overline{\mathrm{CS}}$ ) - A low level on this input selects the FDC and enables processor communications with the FDC.
- DATA REQUEST (DRQ) - DRQ is a open drain output. DRQ high during read operations indicates that the Data Register (DR) contains data. When high during write operations, DRQ indicates that the DR is empty and ready to be loaded. DRO is reset by reading or loading the DR during read or write operations, respectively. Use 10 K pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$.
- CLOCK(CLK)-This input requires a square wave clock for internal timing reference ( 2 MHz for 8 -inch drives, 1 MHz for 5 -inch drives).


## FLOPPY DISK CONTROL FUNCTIONS

These functions are identical to those of the SY1791-02/ SY1793-02, and are fully described in the corresponding data sheet.

SY6591/SY6591A
D.C. CHARACTERISTICS $\left(V_{C C}=5 \mathrm{~V} \pm 5 \%, T_{A}=0-70^{\circ} \mathrm{C}\right)$ PRELIMINARY

| CHARACTERISTIC | SYMBOL | MIN | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | - | V |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.8 | V |
| Input Leakage Current, $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{I}_{\mathrm{IL}}$ | - | $\pm 10$ | $\mu \mathrm{~A}$ |
| Output High Voltage, $\mathrm{I}_{\mathrm{LOAD}}=-100 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OH}}$ | 2.4 | - | V |
| Output Low Voltage, $\mathrm{I}_{\text {LOAD }}=1.6 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{OL}}$ | - | 0.4 | V |
| Output Leakage Current, $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{I}_{\mathrm{OL}}$ | - | 10 | $\mu \mathrm{~A}$ |
| Power Dissipation $\left(\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}\right)$ | $\mathrm{P}_{\mathrm{D}}$ | - | 525 | mW |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ | - | 15 | pF |

READ CYCLE ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | 6591 |  | 6591A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Mın. | Max. | Min. | Max. |  |
| $\phi 2$ Pulse Width | ${ }_{\mathrm{t}} \mathrm{C}$ | 470 | - | 235 | - | ins |
| DRO Reset From $\phi 2$ | tDRR | - | 500 | - | 500 | ns |
| $\overline{\text { IRQ }}$ Reset From $\phi 2$ | tIRR | - | 3 | - | 3 | $\mu \mathrm{s}$ |
| Address Setup Time | $t_{\text {ACR }}$ | 180 | - | 90 | - | ns |
| Address Hold Time | ${ }^{\text {t }}$ CAR | 0 | - | 0 | - | ns |
| R/V̄ Setup Time | twCR | 180 | - | 90 | - | ns |
| R/VW Hold Time | ${ }^{\text {t }}$ CWH | 0 | - | 0 | - | ns |
| Data Bus Access Time | $\mathrm{t}_{\mathrm{CDR}}$ | - | 395 | - | 200 | ns |
| Data Bus Hold Time | ${ }_{\text {tha }}$ | 10 | - | 10 | - | ns |

( $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}=10$ to 30 ns )

## READ TIMING



WRITE CYCLE ( $V_{C C}=5.0 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $70^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristic | Symbol | 6591 |  | 6591A |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\phi 2$ Pulse Width | ${ }^{\text {t }}$ C | 470 | - | 235 | - | ns |
| DRQ Reset From $\mathbf{\phi}^{2}$ | $t_{\text {DRR }}$ | - | 500 | - | 500 | ns |
| $\overline{\text { IRO Reset From } \phi 2}$ | $t_{\text {IRR }}$ | - | 3 | - | 3 | $\mu \mathrm{s}$ |
| Address Setup Time | ${ }^{\text {t }}$ ACW | 180 | - | 90 | - | ns |
| Address Hold Time | ${ }^{\text {t }}$ CAH | 0 | - | 0 | - | ns |
| R $\bar{W}$ Setup Time | twcw | 180 | - | 90 | -- | ns |
| R/W Hold Time | ${ }^{\text {t }}$ WW ${ }^{\text {chew }}$ | 0 | - | 0 | - | ns |
| Data Bus Setup Time | tocw | 300 | - | 150 | - | ns |
| Data Bus Hold Time | $\mathrm{t}_{\mathrm{HW}}$ | 10 | - | 10 | - | ns |

( $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}=10$ to 30 ns )

WRITE TIMING


ANSI Rigid Disk Controller (ARDC ${ }^{T M}$ )

- Meets proposed ANSI Interface Standard*
- High level (Macro) commands
- Built-in self-check capability
- Internal CRC generation and checking
- Single +5 volt supply
- Works with all ANSI commands
- 8-bit or 16 -bit data bus
- Handles up to 8 drives

The Synertek SY6691/2 ANSI Rigid Disk Controller (ARDC) is fully programmable by a host system. The ARDC is intended for the control of ANSI interface Winchester-type disk drives in micro-
processor based systems. The use of high-level commands minimizes CPU intervention. The SY6691 has an 8-bit data bus, the SY6692 a 16-bit data bus.

## BLOCK DIAGRAM


*External line drivers/receivers

## FEATURES

- Meets proposed ANSI interface standard
- Built-in self-check capability
- Single +5 volt supply
- Designed in high-density NMOS
- Host uses high-level commands
- Host may issue primitive commands
- CRC is generated by the ARDC
- CRC checked on all data read
- ARDC holds an image of the drive parameters
- Up to 8 drives may be controlled
- Communication with host memory is via DMA
- Available with 8 -bit or 16 -bit data bus
- Data rate up to 10 Megabits/sec
- Data synch signal for ECC


## High Level Commands Include:

- Initialize All Drives
- Initialize Drive N
- Ready Drive N
- Read, Write, and Verify with implied Seek
- Read N sectors
- Diagnostic Read
- Write N sectors
- Verify Disk, Track, or Sector
- Implied Retry with offset
- Abort
- Erase Address Mark
- Format Disk, Track, or Sector

LOGICAL BLOCK DIAGRAM (ARDC)


ELECTRICAL CHARACTERISTICS ( $\mathrm{VCC}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$ )

| CHARACTERISTIC | SYMBOL | MIN | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 |  | V |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | 0.8 | V |
| Input Leakage Current, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{I}_{\mathrm{IL}}$ |  | 10 | $\mu \mathrm{~A}$ |
| Output High Voltage, $\mathrm{I}_{\text {LOAD }}=-100 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OH}}$ | 2.4 |  | V |
| Output Low Voltage, $\mathrm{I}_{\text {LOAD }}=1.6 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{OL}}$ |  | 0.45 | V |
| Output Leakage Current, $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ | IOL |  | 10 | $\mu \mathrm{~A}$ |

CRT Controller (CRTC)

## FEATURES

- Generates refresh addresses and row selects
- Generates video monitor inputs: horizontal and vertical sync and display enable
- Low cost; MC6845/SY6545 pin compatible
- Text can be scrolled on a character, line or page basis
- Addresses 16 K bytes of memory
- Screen can be up to 128 characters tall by 256 wide
- Character font can be 32 lines high with any width
- Two complete ROM programs
- Cursor and/or display can be delayed 0,1 or 2 clock cycles
- Four cursor modes:
- Non-blink
- Slow blink
- Fast blink
- Reverse video with addition of a single TTL gate
- Three interface modes
- Normal sync
- Interlace sync
- Interlace sync and video
- Full hardware scrolling
- NMOS silicon gate technology
- TTL-compatible, single +5 volt supply


## PIN CONFIGURATION



## ORDERING INFORMATION

| Part Number | Package | Clock Rate |
| :---: | :--- | :---: |
| SYC68045 | Ceramic | 1 MHz |
| SYD68045 | Cerdip | 1 MHz |
| SYP68045 | Plastic | 1 MHz |

## BLOCK DIAGRAM




## Why Use Synertek? ${ }^{\circ}$

You don't want just anyone to develop your Custom design. You want a company with experience, skill and an understanding of how important your design is to you. As a major supplier of Custom circuits, we fulfill those requirements and offer competitive design and process solutions.
Our ability to develop sophisticated technologies insures our market leadership position in custom integrated circuits. We currently offer silicon gate HMOS, NMOS, and HCMOS technologies. Our advanced computer-aided design facilities, projection alignment equipment, 4-inch wafer fabrication lines, and VLSI testing equipment further demonstrate Synertek's commitment to state-of-the-art technology. Your choice depends on your need.

- Classic Custom circuit design-We will design your circuit from concept. You may initially provide us with a written explanation op the function you want, or with a logic diagram of the circuit, or with just a
- specification. We will create your work-of-art from beginning to ful! production.
- C.O.T. ${ }^{\text {™ }}$ Synertek will become the manufacturing arm of your in-house design group or your consulting design house. By providing you with process design rules, parameters, computer simulation programs and, most of all, our total cooperation, we can assure you the manufacturing capability you want.
- Cooperative design, training, and productionYou may want to set up your own CUSTOM LSI design group for reasons of design control and flexibility. We can help you achieve this on a joint-development basis. Your engineers would come to Synertek and work with our engineers through a complete design cycle. This training method shortens your learning curve and enables you to develop a technical and manufacturing partnership with a major Custom vendor.

We advocate a firm policy of partnership in all three of these circuit production services. Your success is directly related to ours, and a close working relationship promotes understanding and efficiency between us. It also insures that the Custom circuit is produced exactly to your specifications. This spirit of cooperation and teamwork will heighten your feeling of ownership for your proprietary Custom circuit.


Custom costs vs. other alternatives

## Edvolution of

A masterpiece is never developed overnight. An artist needs time to think, plan, and create. At Synertek, the average length of time needed to bring a circuit from the concept stage to prototype production is 6-9 months. Depending on the complexity of the device, this may be longer or shorter. Simple circuits can be completed within 3-4 months. All circuits, however, are subjected to the same stringent testing, quality control, and verification checks.

Keeping with our philosophy of partnership, our engineers will confer with you often throughout the design and development phases.


Reticles are used for mask production and are made from database tapes. One reticle represents one layer of the circuit. Some circuits have up to ten layers.

The Design and Development Process

- System definitionSynertek and the customer establish block diagrams, flow charts, and mechanical and electrical specifications. A program milestone schedule is confirmed.
Logic design and computer simulation-Our design engineers convert system functions to MOS logic. Computer simulations of critical logic design characteristics are done in our DA (design automation) center. SCEPT ${ }^{\text {TM }}$ (Synertek Circuit Emulation Program and Test) is a conventionally designed breadboard which duplicates MOS logic. We consider SCEPT™ an indispensable tool for verifying the functionality of the design. It also gives you your first opportunity for hands-on verification of the actual logic functions. Once approved by you, SCEPT ${ }^{\text {M }}$ is used to write and debug a test program. From this point, SCEPT ${ }^{\text {™ }}$ is the functional reference for the remaining design steps.

1-10 wks.


Synertek engineers perform the initial logic design. In the case of C.O.T. ${ }^{\text {TM }}$, a customer may provide Synertek with his circuit design on a database tape, a pattern generator tape, or a working plate.

- Circuit design and analysis-Individual transistors are laid out to implement the SCEPT ${ }^{\text {m }}$ logic. Particular attention is paid to critical speed paths. Additional computer-aided circuit simulation information is analyzed and incorporated into the actual circuit design.
1-4 wks.


## - Composite layout design-

 A layout of the circuit design, called a composite, is hand drawn to minimize final chip size. Composites are drawn at 500 to 2000 times the size of the finished chip.- Digitizing-The composite drawing is converted in our CAD (Computer Aided Design) center to a database tape using a Calma interactive graphic system. This digitized information is used to generate plots of each circuit layer. The plots are compared to the original composite and editing changes are made. Editing and checking continues until the database tape is approved for the entire composite. Design rule checks (DRCs) and electrical rule checks (ERCs) are accomplished by our CAD system using the database tape.

4-14 wks.

A technician digitizes a composite through the use of GDS-II. Such equipment is part of Synertek's sophisticated Computer Aided Design capability.



With the help of a "light table" each mask layer is verified against the original circuit plot to assure absolute accuracy.

- Mask generation-Once the database tape is approved, a PG (pattern generation) tape is produced. This tape is used to create each mask level.
We use three methods in mask making-photolithography, E-beam and a combination of both. In the photolithographic process the 10X reticles are created on a pattern generator. These reticles are photo reduced to the actual 1 X mask size and reproduced by a step-andrepeat camera. With E-beam technology, the PG tape is converted to E-beam format. The full array is then written directly at the 1 X mask size. In the combination method, 10X reticles are generated from the E-beam-formatted tape. As in the photolithographic process, these reticles are then photo reduced to the actual 1 X mask size and reproduced by a step-and-repeat camera.
Which method should be used is determined by device complexity, die size, and the process chosen for wafer fabrication.

4-9 wks.

- Prototype wafer fabrication -During prototype fabrication, numerous quality and electrical inspections are performed to assure that every wafer lot meets our specifications.
- First samples-These are untested devices commonly referred to as "Cut \& Go's." They are placed in ceramic packages, assembled, and sent to you for initial evaluation.
2-3 wks.


All wafer fabrication and quality inspections are performed in a clean room environment. Room temperature is controlled to within + or $-1^{\circ} \mathrm{C}$. All employees wear clean room attire to keep air impurities to a minimum.


- Test generation-The Cut \& Go's play an essential role in the completion of the test program, which was initiated during the circuit design stage. The test program must be verified with the Cut \& Go's before it is finalized.
- Prototype productionAfter fully tested samples are approved, prototype production begins.
- Full productionScheduled delivery commences after prototype qualification and test verification are completed.

SILICON GATE NMOS
Perhaps you have your own MOS design group, or have chosen to have your circuit designed by a consulting firm. Or maybe another MOS supplier designed the chip and you want to tool-up a second-source supplier. Whatever your design source, we can produce your circuit on a customer owned tooling (C.O.T. ${ }^{\text {™ }}$ ) basis.

Because of our extensive experience with MOS/LSI technology, we understand your reasons for going C.O.T. ${ }^{\text {M }}$. You want to minimize design cost and production time while maximizing proprietary design control. We guarantee that your Custom circuit will receive the same confidential, proprietary treatment as our own in-house designed circuits.

You may enter the production cycle at a number of various stages. We'll accept your design on a database tape, a pattern geneiator tape, or working plate. You'll be given an initial documentation package that includes an overview of design rules and parameters for our MOS processes.

Again, we will meet with you as early in the program as possible to establish a close working relationship. If you wish to design your own proprietary circuit, our engineering staff is available for design workshops and general program guidance, on a consulting basis. We take measures to enhance a smooth product flow. Our program managers monitor your circuit from our CAD center through production. We also have a back-log control system that continually updates you on product schedules and shipments.
As a C.O.T. ${ }^{\text {™ }}$ customer, you not only will have access to our extensive manufacturing and assembly facilities, but our overall company technologies as well.


BURIED CONTACT OPTION AVAILABLE

* SHRINKABLE BY $16 \%$ FOR LOW VOLTAGE APPLICATIONS


SILICON GATE CMOS

| PROCESS | CHANNEL | Vtfo | Vto | BETA <br> UA/V2 | BVDSS | GAMMA | $\begin{gathered} \rho \mathrm{N} \text { or } \rho \mathrm{P} \\ \Omega \square \square \end{gathered}$ | pPOLY <br> ת/ロ | CHANNELLENGTH | TOPOLOGICAL PITCH |  |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | POLY WIDTH/ SPACE | PWELL WIDTH/ SPACE | DIFF. WIDTH/ SPACE | AL-AL WIDTH/ SPACE |  |
| CSI 3 | P-Channel N-Channel | $\begin{aligned} & -16 \\ & +10 \end{aligned}$ | $\begin{array}{r} -1.5 \\ +0.9 \\ \hline \end{array}$ | $\begin{aligned} & -2.5 \\ & +3.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & -20 \\ & +20 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & 50 \\ & 20 \end{aligned}$ | $\begin{aligned} & 80 \\ & 70 \end{aligned}$ | $\begin{aligned} & 8 \mu \\ & 6 \mu \end{aligned}$ | $\begin{aligned} & 8 / 7 \mu \\ & 6 / 7 \mu \end{aligned}$ | 8/20 $\mu$ | 6/9 $\mu$ | 7/7 $\mu$ | - |
| CSI 5 | P-Channel N-Channel | $\begin{array}{r} -4.0 \\ +5.0 \\ \hline \end{array}$ | $\begin{array}{r} -0.4 \\ +0.6 \\ \hline \end{array}$ | $\begin{array}{r} -2.1 \\ +6.0 \\ \hline \end{array}$ | $\begin{aligned} & -20 \\ & +20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 50, \\ & 20 \end{aligned}$ | $\begin{aligned} & 80 \\ & 70 \end{aligned}$ | $\begin{aligned} & 8 \mu \\ & 6 \mu \end{aligned}$ | $\begin{aligned} & 8 / 7 \mu \\ & 6 / 7 \mu \end{aligned}$ | 8/20 $\mu$ | 6/9 $\mu$ | $7 / 7 \mu$ | - |
| CSI 7 | P-Channel N-Channel | $\begin{aligned} & -8.0 \\ & +8.0 \end{aligned}$ | $\begin{gathered} -0.7 \\ +0.75 \end{gathered}$ | $\begin{array}{r} -2.1 \\ +7.0 \end{array}$ | $\begin{aligned} & -20 \\ & +20 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 50 \\ & 20 \end{aligned}$ | $\begin{aligned} & 80 \\ & 70 \end{aligned}$ | $\begin{aligned} & 8 \mu \\ & 6 \mu \\ & \hline \end{aligned}$ | $\begin{aligned} & 8 / 7 \mu \\ & 6 / 7 \mu \end{aligned}$ | 8/20 $\mu$ | 6/9 $\mu$ | 7/7 $\mu$ | - |
| ICMOS 1 | P-Channel N -Channel | $\begin{aligned} & -25.0 \\ & +25.0 \end{aligned}$ | $\begin{aligned} & -0.60 \\ & +0.65 \end{aligned}$ | $\begin{array}{r} -9.0 \\ +22.0 \\ \hline \end{array}$ | $\begin{aligned} & -20 \\ & +20 \end{aligned}$ | - | $\begin{aligned} & 25 \\ & 10 \end{aligned}$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 5 \mu \\ & 5 \mu \end{aligned}$ | 5/5 $\mu$ | 5/22 $\mu$ | 5/5 $\mu$ | 5/6 $\mu$ | N -Well Dble Poly |
| HCMOS 1 | P-Channel <br> N -Channel | $\begin{aligned} & \hline-10.0 \\ & +10.0 \end{aligned}$ | $\begin{aligned} & -0.80 \\ & +0.65 \end{aligned}$ | $\begin{gathered} \hline-6.0 \\ +19.0 \end{gathered}$ | $\begin{array}{r} -18 \\ +19 \end{array}$ | $\begin{aligned} & 0.3 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 60 \\ & 35 \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 3 \mu \\ & 3 \mu \end{aligned}$ | 3/3 $\mu$ | 3/13 $\mu$ | 3/4.5 $\mu$ | $\frac{3.5}{4.5 \mu}$ | - |

## A Process for Every Masterpiece

 Selecting the right process for your Custom circuit is one of your most important decisions in the design cycle.Synertek's offering of fully proven manufacturing processes has the right answer for you. It includes state-of-the-art HMOS and HCMOS in addition to the industry standard NMOS silicon gate technology.

The chart on these pages contains conservative data on Process Characteristics and Topology. This data is provided only as a guideline to help you determine the general "fit" to new circuits and those already in production. Detailed Electrical and Topological Design Rules are available under a nondisclosure agreement.

You may find that the process requirements for your circuit differ from what is shown on our chart. If so, be assured that our process engineers will work with you to determine any needed variations for your circuit.

Systems


- SY6502 NMOS 8-Bit Microprocessor
- 1K Bytes of Static RAM Memory
- 64 Bytes of Interrupt Vector RAM
- 28 Bi-Directional Programmable I/O Lines
- 1 MHz Crystal Controlled Clock
- Interval Timer
- Four Interrupts, Including a Timer Interrupt and a Non-Maskable Interrupt
- Three Serial Interfaces - 20 mA Current Loop, RS-232-C and TTL
- Buffered Address and Data Lines
- 1,024 Bytes of Resident ROM Program Memory Containing DEMON Debug Monitor Program
- Dimensions 4.25 in. x 7.00 in.

Universal Card is ideal for constructing experimental and prototype circuits. Holes are provided for mounting contrectors for mating cables to interconniect the AS200 to other boards in the SUPER JOLT family.

## SYM-1 DIAGNOSTIC PROGRAM

- Diagnostic/Test Program for SYM-1
- Supplied as a Pre-Programmed 2716 EPROM
- Function Test for On-Board RAM, ROM, Display LEDs, Keyboard, I/O Chips, TTY/CRT I/O, Cassette I/O, and Scope Output
- Modular Tests with Separate Error Messages
- Version Available for SUPERMON V1.0 or SUPERMON V1.1
- Useful for Receiving Inspection, Field Service, or Self-Test by User
- Complete with Manual Containing Instructions, Error Codes, Flow Charts, Trouble Shooting Aids and a Complete Test Program Listing

The EPS-1 Diagnostic Program for SYM provides a valuable self-test capability to aid in any phase of test, trouble shooting or repair. Essentially all components of the SYM are functionally tested assuring a fully working unit.

## $S^{\text {SNat }}$

- Assembled, Tested and Ready to Use
- Full Documentation - Two Manuals
- SY6502 NMOS 8-Bit Microprocessor
- 51 I/O Lines, Expandable to 71
- Five On-Board Programmable Interval Timers
- 28 Key Keypad
- Six Digit Display
- 4K Byté ROM SUPERMON Resident Monitor, User Expandable
- 1 K Bytes of Static RAM provided, expandable to 4K Bytes On-Board with Sockets Provided
- User PROM/ROM for up to 28 K Bytes of User Program
- Application Port - 15 Bi-directional TTL Lines, with Expansion Capability
- Expansion Port for Add-On Modules
- Requires Single +5V Supply
- Standard Interfaces:
- Audio Cassette Recorder with Remote Control
- Full Duplex 20mA TTY
- System Expansion Bus
- RS-232-C Compatible Interface
- Four Strappable Relay Drivers or Input Buffers
- Applications In
- Training
- Engineering
- Prototyping
- Instrumentation
- Testing
- Experimentation
- Dimensions 8.25 in. x 10.72 in.

SYM-1 Versatile Interface Module is designed for future growth and expansion.
You can store your programs in the 1K Static RAM and debug by simply using the single-step feature of the monitor. User static RAM is easily expandable to 4 K bytes on-board the basic unit. The 51 I/O lines which are available to control your custom applications can be expanded to a total of $71 \mathrm{I} / \mathrm{O}$ lines via an additional socket provided for Synertek's Versatile Interface Adapter - SY6522. Connect the SYM-1 to our KTM-3 Keyboard Terminal Module and your home TV (using an RF adapter) or monitor and you have a complete computer system with keyboard entry and video display.


168

## SINGLE BOARD COMPUTERS

- Features Popular 6802 8-bit NMOS Microprocessor (SYM-1/68) or New Powerful 6809 8-bit NMOS Microprocessor (SYM-1/69)
- Incorporates the Same Features and Capabilities as the Original SYM-1
- Includes New 4K Byte SUPERMON Monitors for Each New Microprocessor

Now the highly popular SYM-1 Microcomputer is available with a choice of microprocessors; the 6802 or the 6809 as well as the original SY6502. New SUPERMON Monitors give the SYM-1/68 and SYM-1/69 all the commands and operating features of the original SYM-1. A newly written SYM-1 Reference Manual is supplied which includes special sections describing use of the SYM-1 using the new microprocessors.
Also available are adaptor boards which allow existing SYM-1 microcomputers to use one of the new microprocessors. Refer to MOD-68 and MOD-69 on the next page.


- Adapter Boards for SYM-1 Allow Use of Popular 6802 or Powerful New 6809 8-bit NMOS Microprocessors
- New Microprocessor and Circuitry Included on Small $2^{\prime \prime} \times 3^{\prime \prime}$ Circuit Board
- Includes New SUPERMON Monitor Firmware
- Full Instructions Supplied for Making the Simple Conversion

The MOD-68 and MOD-69 provide a low-cost means of converting existing SYM-1 microcomputers to use either the 6802 or 6809 microprocessor. The simple conversion requires the removal of the old microprocessor and SUPERMON chips, and insertion of one of the new adaptor boards.
Complete installation instructions are supplied as well as a newly written SYM-1 Reference Manual with special sections on the use of the SYM-1 with the new microprocessors.

- Includes SY6522 Versatile Interface Adaptor
- Edge Connectors for Applications and Expansion Ports
- EIA Connector for RS-232-C Interface


## - Phono Connectors for Cassette Interface

The PEX-1 provides a SY6522 VIA which expands the SYM -1 I/O by an additional 20 lines. The SY6522 is plugged into socket U28 on the SYM-1 board.
Also provided are connectors to allow building a variety of interfacing cables. Included in the PEX-1 kit is a diagram for a suggested cable assembly which will provide complete connection to an EIA (RS-232-C) terminal, an audio cassette recorder, and a TTY.

- Expand SYM-1 Memory to 2 K Bytes (SRM-1) or to 4K Bytes (SRM-3)
- Uses Synertek SY2114L Low Power Static RAMs

The static RAM memory kits provide for expansion of the on-board memory in the SYM-1 to 2 K bytes or 4 K bytes. The SY2114L low power RAM devices are plugged into existing on-board sockets per the following table.

| RAM Address | Sockets | Comments |
| :--- | :--- | :--- |
| 0000 -03FF | U12, U13** | Lowest 1 K bytes |
| $0400-07 \mathrm{FF}=$ | U14, U15 | 2nd 1K bytes |
| $0800-0 \mathrm{BFF}=$ | $\mathrm{U16,U17}$ | 3rd 1 K bytes |
| 0 C00-0FFF | $\mathrm{U18,U19}$ | 4th 1 K bytes |

[^7]

- Same Power, Features, and Performance as the SYM-1 Module at lower cost.
- Additional Economies for O.E.M. Applications Achieved by Supplying Board without the Keyboard, Display, Speaker and Associated Electronics

The SM100 is designed especially for OEM controller or other applications where the microcomputer board is an integral part of a user's system. All the power and flexibility of the SYM-1 is retained but without the overhead of onboard keyboard and display.


BASIC

- Resides in ROM, Always Available
- I/O Supported by SUPERMON on SYM-1 or SM100
- Full Floating-Point 9-Digit, Extended BASIC
- Standard Dartmouth BASIC Statements

| LET | READ | PRINT DATA | IF |  |
| :--- | :--- | :--- | :--- | :--- |
| THEN | FOR | NEXT | DIM | END |

GOTO

- Extended BASIC Statements
RESTORE REM STEP GOSUB DEF
RETURN STOP INPUT FN

ON...GOTO ON...GOSUB

- Scientific Functions
SGN INT ABS SQR RND
- Logical Operators

AND OR NOT

- Operation Commands

RUN NEW CLR LIST CONT FRE

- Formatting Functions (TAB, POS, SPC)
- Peek, Poke, JSR to Machine Code Subroutines
- String Functions
- Cassette SAVE and LOAD Statements
- Decimal, Hexadecimal and String Constants
- Real, Integer and String Variables

BAS-1 is a full function BASIC developed for Synertek Systems by Microsoft Corporation. BASIC provides higher level language capabilities, always instantly available from ROM.

- Compatible with SYM-1 or SM100
- Resides in ROM, always available
- I/O Supported by SUPERMON


## Assembler

- Macro Capability
- Conditional Assembly
- Source Input from RAM or Tape
- Produces Relocatable Object Code
- Relocating Loader
- Assemble with Source Listing or Errors-Only Listing
- Hex, Binary, Decimal or Mixed Data Types
- 16 Assembler Pseudo-Ops
- 23 Error Codes
- Storage of Hex or ASCII Bytes


## Text Editor

- Edits Line Numbered Text
- Upper and Lower Case
- Character String Search with Optional Replace, Display or Show Number of Occurrences
- Line Edit
- Block Insert
- Delete Line(s)
- Delete File
- Renumber Text File
- Tabbing
- Free Format Command Input
- Output to Hard Copy Device With or Without Line Numbers
- Load and Record in High Speed Format; Entire File or Range of Lines
- Automatic Cassette Motor Control or Manual Control through ON and OFF Commands

RAE-1 is a full features Resident Assembler/ Editor. Many powerful text editing functions are available with error messages giving error type and location. The user has complete control over all editor and assembler functions as well as editor controlled entry to SYM BASIC or SYM SUPERMON. The user also has control over cassette recorders for file $1 / O$, or control mady be left to software. The relocating loader may store executable code in memory during assembly or may store object code offset from its proper execution address.


- Choice of Character Screen Sizes: $24 \times 80$ Character Screen Size
(KTM-2/80)
$24 \times 40$ Character Screen Size (KTM-2/40)
- Full ASCII Upper and Lower Alphanumeric Character Set with Descenders
- Control and Special Characters
- 128 Graphics Characters
- Reverse Video
- Scrolling
- Cursor Blanking
- Full Cursor Control
- Absolute and Relative Cursor Addressing
- Auto CR at End of Line (Switch Selectable)
- 110 to 9600 Baud
- Even, Odd, or No Parity
- Complete RS-232-CHandshaking
- Auxiliary RS-232-C I/O Port
- Typewriter Style Keyboard 54 Keys
- Automatic Character Repeat
- Alpha Lock
- Erase - Partial Line, Partial Screen, Full Screen
- Programmable Bell Output
- Programmable Device Control Output
- Interlaced Screen (Switch Selectable)
- European ( $\mathbf{5 0 H z}$ ) Compatible (Switch Selectable)
- Requires Single +5 V Supply

The KTM-2 provides a keyboard and all the logic circuitry for a full keyboard terminal. The display interface provides composite video for user provided monitor or for a standard TV set equipped with an RF modulator.
The design of the KTM-2 incorporates 8 MOS-LSI integrated circuit chips, including two dedicated microprocessors. Twenty TTL devices are used, resulting in a total chip count of 28 devices.
The use of standard LSI devices results in a highly cost effective design with great flexibility allowing modifications for custom OEM applications. More features are available at lower cost than if a CRT controller chip or other approach had been used.

For large volume requirements, Synertek Systems has the capability to customize the keyboard terminal modules to meet OEM terminal subsystem requirements, offering flexibility over screen size, character size, scan rate, character set, and keyboard function and definition.


- Choice of Character Screen Sizes:
$24 \times 80$ Character Screen Size (KTM-3/80)
$24 \times 40$ Character Screen Size (KTM-3/40)
- $7 \times 9$ Character Matrix in $8 \times 10$ Field
- Typewriter Style Keyboard-58 Keys
- CAPS LOCK Key
- Upper and Lower Case Alphanumeric Character Set with Descenders
- Generates and Displays 128 ASCII Characters
- Full and Half Duplex with Modem Controls
- Built-In Power Includes On/Off Switch
- Scrolling
- Full Cursor Control
- Absolute and Relative Cursor Positioning
- Clear to End-of-Screen, End-of-Line
- Even, Odd, or No Parity
- One or Two Stop Bits
- Framing and Parity Errors Displayed
- Auto Key Repeat
- Debug Mode (Displays Control Characters)
- Cables Included
- Built-In Diagnostics
- KTM-3/40 Will Attach to Standard TV Set Using RF Modulator
- 50/60 Hz Operation
- 220 Volt Version Available

Newly designed to incorporate the best features of the popular KTM-2 series, the KTM-3 uses the latest LSI technology with two microprocessors to provide a highly reliable, ready-to-use terminal minus the CRT monitor. The dual microprocessor design is highly cost-effective with great flexibility, providing more features at lower cost than other approaches used today. For volume usage, Synertek Systems can customize the KTM-3 to your O.E.M. specifications.
The display interface provides composite video output and complete video control including scrolling, full cursor control, and absolute and relative cursor positioning. A choice of screen sizes is offered- either $24 \times 40$ characters, or $24 \times 80$ characters.
The unit is now in stock and available from your local distributor.


Synertek Systems' Micromodules

A whole newworld of support from Synertek Systems

From single board computers to single-purpose special usage boards, Synertek Systems offers a growing line of Micromodules that are Motorola EXORcisor ${ }^{\text {TM }}$ and Micromodule bus compatible. These boards provide high quality yet are low in cost for maximum utility in any microprocessor application.
Three types of boards are available: CPU and Single Board Computers, Memory Boards, and Peripheral Boards.

Synertek Systems' Development Stations can be utilized for prototyping, product development, and learning. The MDT series is designed for ease of use and easy expansion with our Micromodules. Both a lowcost cassette-based system and a floppy-disk-based system are available.

## MBC010 CPU Board MBCO20 CPU/Video Board

## DESCRIPTION

The MBCO10 and MBCO20 CPU Boards provide complete computers on a single board. Both are fully compatible with the Motorola EXORcisorT/Micromodule bus and support RAM, I/O, and analog boards in those families. Both offer a choice of microprocessors - either SY6512 or MC6800 - for use in a full range of systems or development applications.
The MBCO2O may be used as a costeffective alternative single board computer, or, with the video circuitry, it can replace two or more boards and operate as the heart of a complete system.

## FEATURES

- Choice of Microprocessors SY6512 (MBCO10-65; MBCO20-65) or MC6800 (MBCO10-68; MBC020-68)
- Fully Buffered Data and Address lines
- 1024 bytes of User RAM
- SY6551 ACIA for RS-232-C Serial Interface with Crystal-Controlled, Programmable Baud Rate
- SY6522 VIA Provides 20 I/O Lines (with 7 lines optionally buffered), and 2 16-Bit Counter/Timers
- Full 65K Programmable Memory Map in 2K Increments, using $32 \times 8$ Bipolar PROM
- Direct Memory Access (DMA) Controls
- Dynamic Memory Refresh Controls
- Power-on Reser
- MBCO2O Includes Complete Video Interface Circuitry for Direct Aftachment to a CRT Monitor
- 1 or 2 MHz Versions


## Video Features for MBCO2O

- Dual Intensity Video Levels
- SY6545 Programmable CRT Controller for User Definable Screen Formats
- Light Pen Input
- Composite or Separated Video Outputs



## MBC010 CPU Board MBCO20 CPU/Video Board

## SPECIFICATIONS

## Power Requirements

+5 VDC @ 1.5 A (max) MBCO10
+5 VDC @ 1.75 A (max) MBCO20
+12 VDC @ 50 mA (max)
-12 VDC @ 50 mA (max)

## Bus Signals

ADDRESS BUS: Three-state TLLcompatible buffered outputs
DATA BUS: TLL-compatible buffered inputs/outputs

CONTROL BUS:
R/W, VMA, VUA: Three-state TL-compatible buffered outputs BA, REF GRANT, MEMCLK, SYNC, Baud Rate: TLL-compatible buffered outputs $\overline{\operatorname{RQ}}, \overline{\mathrm{NMI}}, \overline{\mathrm{RESET}}, \mathrm{HALT}, \overline{\mathrm{REF}} \mathrm{REQ}$, $\overline{\text { RDY, }} \overline{\mathrm{DMA}}$ : TL-compatible buffered inputs with 3.3 K ohm pull-up resistors
Operating Temperature
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

Physical Characteristics
Width: 9.75 in.
Height: 0.00 in.
Board Thickness: . 0625 in.
Connectors
86 pins:
Stanford Applied Engineering SAC-43 D/1-2
50 pins: 3 M type $3415-0001$
20 pins: 3 M rype 3461-0001

## MBCO2O DIAGRAM



# MBCO1A2 MBCO1A2-1 Single. Board Computer Motorola Micromodule Replacement 

## DESCRIPTION

The MBC01A2 board is a direct replacement for Motorola's M68MM01A2 Micromodule. Additional ROM and RAM capacity has been added for increased system requirements. Up to 4096 bytes of static RAM and 32K bytes of ROM can be utilized on the MBC01A2 Micromodule.

The MBC01A2 Micromodule includes a serial communications interface using the MC6850 and two MC6821 PIA's for parallel interfacing.

## FEATURES

- Exact Replacement for Motorola M68MU01A2 Micromodisle with additional RAM and ROM capacity
- EXORcisor™/Micromodule Bus Compatible
- Serial Communication Port using MC6850 ACIA with RS-232-C interface
- Four Parallel Ports using MC6821 PIAs
- 1 MHz operation ( 2 MHz available on special order)
- 1024 Bytes of Static RAM with Sockets for up to 4096 Bytes total
- Four ROM/EPROM/RAM Sockets for interfacing with $1 \mathrm{~K}-8 \mathrm{~K}$ ROM's; $1 \mathrm{~K}-4 \mathrm{~K}$ EPROMs; or compatible 1 K and 2K RAM's
- Power-On Reset Circuitry
- Dynamic Memory Refresh Circuitry
- Four mating connectors supplied with MBCO1A2-1



## MBC01A2 MBC01A2-1 Single Board Computer Motorola Micromodule Replacement

## SPECIFICATIONS

Power Requirements with 1 K
of RAM and no EPROMs
+5 VDC @ 1.1 A (max)
+12 VDC @ 25 mA (max)
-12 VDC @ 25 mA (max)
Bus Signals
ADDRESS BUS: Three-state TTL compatible buffered outputs
DATA BUS: TL-compatible buffered inputs/outputs
CONTROL BUS:
R/W, VMA, VUA: Three-state
TL-compatible buffered outputs
OTHERS:
TLL compatible

Operating Temperature $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Physical Characteristics
Width: 9.75 in.
Height: 6.00 in.
Board Thickness: . 0625 in.

## Connectors

(supplied with MBCO1A2-1 only)
86 pins:
Stanford Applied Engineering SAC-43 D/1-2
50 pins: 3 M rype 3415-0001
20 pins: 3M type 3461-0001

## MBC01A2 DIAGRAM



M, BCOOB Stafic RAM MBCO16 Staric RAM

## DESCRIPTION

The MBC008/MBCO16 Static RAM Modules are directly compatible with Motorola EXORcisorm/ Micromodule bus. The modules include address decoding, write protection, and data buffering circuitry. The MBCOO8 contains 8 K bytes of read/write memory, implemented with 16 SY2114 $1024 \times 4$ static RAM memory devices, while the MBCO16 contains 16 K bytes of memory, implemented with 32 SY2114 devices. Address select switches allow each 8 K memory section to be independently placed in any 8 K address range. On the MBCO16, each 8 K section can be independently write-protected through the write-protect lines.

## FEATURES

- Two Speed Versions - 500ns access and 300ns access
- Two Power Versions - 3.5A max. and 2.5A max.
- MBCO16 has 16 K bytes of Random Access Memory address in 8 K sections
- Separate Write-Protect of Each 8 K Section of Memory
- Static - No Clocks or Refresh Required
- Single +5 V Power Supply Required


## SPECIFICATIONS

Power Requirements +5 VDC @ 3.5A (max.)
Low Power Version:
+5 VDC @ 2.5A (max.)
Operating Temperature
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Physical Characteristics
Width: $\quad 9.75 \mathrm{in}$.
Height: $\quad 6.00 \mathrm{in}$.
Thickness: .0625 in.

## Connectors

86 pin - Stanford Applied Engineering SAC-43D/1-2

PART NUMBERS

| $\begin{array}{c}\text { Power } \\ \text { Consumption }\end{array}$ | Speed-nsec |  |
| :---: | :---: | :---: |
|  | 500 | 300 |
| 2.5 Amps (Typ.) | $\begin{array}{c}\text { MBCOO8 } \\ \text { MBCO16 }\end{array}$ | $\mathrm{MBCO08}-3$ |
| MBC016-3 |  |  |$\}$



## Dynamic RAM MBCO16D Dynamic RAM MBCO48D Dynamic RAM MBCO32D Dynanic PAM MBCO64D

## DESCRIPTION

The Dynamic RAM Boards with hidden refresh are available in $16 \mathrm{~K}, 32 \mathrm{~K}, 48 \mathrm{~K}$, and 64 K memory arrays in either 1 or 2 MHz versions. Memory refresh is performed onboard during $\phi 1$ when the processor is not accessing memory. On-board circuitry generates and detects even parity through the use of an additional memory bit. Whenever a parity error is detected, a signal is output to the system which is jumper selectable as a parity error or nonmaskable interrupt. The memory array can be deselected in 4096 byte blocks to meet any system requirements. As with all SSC Micromodules, the Dynamic RAM Boards are directly comparible with Motorola EXORcisor ${ }^{\text {TM }} /$ Micromodule bus.

## FEATURES

- Available in $16 \mathrm{~K}, 32 \mathrm{~K}, 48 \mathrm{~K}$, or 64K Memory Arrays
- 1 or 2 MHz Versions
- Hidden Refresh (without processor interruption)
- Fully Buffered Address, Data, and Control Lines
- Any 4K Block Mémory can be Deselected by Jumpers
- 20 Pin Header for Implementation of Priority Interrupts, MultiPaged Memory, and I/O Systems
- Even Parity Error Checking with Jumper Selectable Output
- Power saving selective refresh during $\phi 1$ of every fourth processor cycle


## SPECIFICATIONS

Power Requirements ( 64 K of RAM)
+5 VDC@ 0.7 A (max)
+12 VDC@.12 A (max.)

- 12 VDC@ 8 mA (max)

Operating Temperature
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Physical Characteristics
Width: 9.75 in.
Height: 6.00 in.
Board Thickness: . 0625 in.
Connectors
86 pin:
Stanford Applied Engineering
SAC-43D/1-2 or equivalent
Read Access Time
2 MHz operation -
210 ns after leading edge of $\phi 2$
1 MHz operation -
350 ns after leading edge of $\phi 2$

## Write Data Available

2 MHz operation -
110 ns after leading edge of $\phi 2$
1 MH z operation -
220 ns after leading edge of $\phi 2$

# MBC081 EPROM Programmer MBC092 Extender MBC091 Prototyping MBC093 Extender 

## MBC081, MBC081-1 <br> DESCRIPTION

The MBC081 EPROM PROGRAMMER provides two EPROM sockets for copying one EPROM to another, verifying contents of one EPROM against another, or simultaneous programming of two EPROMs.
Programs 2716, 2532, or 2732 EPROMs.

## FEATURES

- Two EPROM Sockets, Each Capable of Programming 2716, 2532, and 2732 EPROMs
- On-Board DC to DC Converter Provides $+25 V$ Regulated Supply Voltage with Short Circuit Protection
- Address Switch Selectable in 256 Byte Blocks
- MBC081-1 includes special cable for installing board in MDT2000 Micro. Development System


## MBC091 <br> DESCRIPTION

The MBCO91 PROTOTYPING BOARD plugs directly into the standard Micromodule bus and provides space for prototyping user developed circuits. To aid prototyping, ground and power buses are provided with locations for decoupling capacitors.

## FEATURES

- Provides Space for Developing Experimental or Custom Circuits
- Standard Spacing for Wirewrap IC Sockets
- One 20-Pin and Two 50-Pin Edge Finger Connectors are Provided at Top of Board
- All Wirewrapping Hardware for Edge Finger Connectors is Provided


MBC081


## MBC092, MBC093 DESCRIPTION

EXTENDER BOARDS are available in two versions. The MBCO92 is an extender only, allowing the user access to all points on the circuit board under test. The MBC093, in addition to its role as an extender, also has switches in each line to allow opening selected lines between the board in test and the backplane bus. Labeled test points are also provided between the board in test and the backplane bus for monitoring system signals.

## FEATURES

- Useful for Troubleshooting and Testing
- Allows Access to All Points on Circuit Board
- Built-In Test Points and In-Line Switches
- Interfaces with All MBC Boards and Micromodules


MBCO93

## MBC210 Floppy Disk Controller MBC510 Combo I/O Board

## MBC210 <br> DESCRIPTION

The MBC210 FLOPPY DISK CONTROLLER/FORMATTER is an intelligent interface between the Micromodule bus and up to seven floppy drives - four 8 " drives and three $5^{\prime \prime}$ mini floppies. Sixteen RAM locations provide a control/status block for simplified processor independent interfacing to the MBC210.

## FEATURES

- Handles up to Four 8" Drives and Three 5" Mini Floppies
- Single or Double Sided
- Single or Double Density
- On-Board Processor Controller
- IBM Format Compatible
- On-Board Diagnostics
- Extensive Error/Starus Reporting
- Self-Contained On-Board Disk Formatting Software
- Data Transfers, Control and Status Information Communicated through On-Board RAM Buffer/ Status Block Providing Processor Independent Interface
- Interrupt and/or Status Bit Buffer Handshaking
- Address Space Switch Selectable on 2K Boundaries
- Simple "Daisy Chain" Drive Connection


## MBC510 DESCRIPTION

The MBC510 COMBO I/O BOARD provides three serial ports using SY6551 ACIA s with complete RS-232-C compatibility and two parallel ports with buffers and sockets for resistor terminators. The MBC510 also contains four 16-bit counter/timers to provide several operating modes.

## FEATURES

- Address Switch Selectable in 256 Byte Blocks
- Two 8-Bit Parallel I/O Ports with Handshake using SY6522 VIA s
- Nibble Programmable with Buffer Option
- Expanded Handshake Capability for Positive and Negative Data Transfer Control
- Sockets for Terminators Provided
- Three Serial Ports using CrystalControlled SY6551 ACIAs
- 16 Programmable Baud Rates from 50 to 19.2K Baud
- Full RS-232-C Compatibility


MBC510

## MDT 2000 Micro Development System for Z8 and SY6500 Processors

## DESCRIPTION

THE MDT 2000 MICRO DEVELOPMENT SYSTEM provides the user with a flexible, powerful, development and emulation system for SYZ8 and SY6500 series microprocessors. Debugging is facilitated with in-circuit emulation which provides a separate and nonconflicting execution environment. Optional Debug (Breakpoint/Trace) boards permit an execution halt, or real-time trace events to be qualified by complex breakpoint conditions. These events can include usersystem status.
Emulation control is achieved with a screen-oriented Supervisor which provides various prompting background displays and parameter toggle fields.
Assembly language source and object program generation is supported with a PASCAL-Based Operating System (PBOS). PBOS provides a powerful screenoriented editor and floppy disk file
manager with user-controlled operations on file name families (i.e., wildcards). User-adaptable CRT terminal and printer configuration utilities are available to tailor the system to various terminal and printer characteristics.
A versatile ROM Bootstrap provides power-up access to RAM and/or disk diagnostics, usercontrolled booting of PBOS, and an elementary RAM-oriented debugger for pre-disk boot utilization. Remote Communications software (optional) provides access to other systems for terminal interaction or file transfer (binary/ASCII) with error detection and recovery capability.
The intelligent floppy disk controller maintains a log of soft (recoverable) disk errors for user request via a PBOS utility. Self-test of ROM and RAM is automatically performed at power-up and system reset time, and the results are reported.


## FEATURES

- Supports both SY6500 and SYZ8 Microprocessors
- Supports Up to Three Debug Cards, Providing Four Breakpoint Registers and Trace
- Intelligent Floppy Disk Controller with Two 8" Drives
- Three Serial and One Parallel Interfaces
- PASCAL Disk-Based Operating System with Command Prompting
- Powerful CRT Screen-Oriented Editor
- Versatile Disk File Operations with "Ignore Character" Selection
- Opfional PASCAL Compiler
- Optional Remote Communications Software
- ROM-Based RAM/Disk Diagnostics and Mini-Debugger
- Supports Disk Booting of UserGenerated Operating Systems
- Supports Single or Double Density 8" Data Disks
- User Configuration of CRT Terminal/Printer Atributes
- PASCAL Access to Serial or Parallel Printer (murually exclusive)
- Disk File Hexadecimal Patch Utility
- 230 Volt Oprion Available
- 2K User RAM (Expandable to 4K) for SYZ8 Internal ROM Emulation Option
- 64K User Dynamic RAM for SY6500 Emulation Oprion
- Screen Graphics Control of Emulation
- Optional EPROM Programmer Board
- Two Sockets for Programming 2716, 2732, 2532 EPROMs
- Oprional Assemblers for 6800 , 6809, Z80, 8080, 9900, and LSI-11
omality
Assurance


## STANDARD PRODUCT FLOW



For detailed information on Synertek's Quality Program, contact your local Synertek Representative.


$$
\begin{aligned}
& 1 \\
& \vdots \\
& \vdots \\
& \vdots \\
& \vdots \\
& \vdots \\
& \vdots \\
& \vdots \\
& \vdots \\
& \vdots \\
& \vdots \\
& \vdots \\
& \\
& !
\end{aligned}
$$

Teneral Thformation

## Ordering Information



For specially programmed devices (ROM's, 6530 Combo, etc.) Synertek will assign a special custom number. This number must be used when ordering these devices.

EXAMPLE: SYP 2316B, C28000: $2048 \times 8$ Read Only Memory, plastic 24 pin Dip, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, bit pattern as defined by C28000.

## Packaging Information

## Plastic Dual In-Line-

16 Leads


CerDIP-
16 Leads


## Packaging Information

Plastic Dual In-Line18 Leads


Ceramic Dual In-Line18 Leads


CerDIP-
18 Leads


## Packaging Information

Plastic Dual In-Line20 Leads


CerDIP-
20 Leads


## Packaging Information

Plastic Dual In-Line-
24 Leads


Ceramic Dual In-Line-
24 Leads


## CerDIP-

24 Leads


## Packaging Information

Plastic Dual In-Line28 Leads


CerDIP-
28 Leads


## Packaging Information

Plastic Dual In-Line40 Leads


## Ceramic Dual In-Line-

## 40 Leads



Protopack ${ }^{\text {TM }}$ -

## 40 Leads



Protopack is a trademark of Zilog, Inc.

## Packaging Information

Quad In-Line Package (OWIP) 64 Leads



[^0]:    1. +2.5 V Data Retention
[^1]:    A.C. Test Conditions

    Input Pulse Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8 V to 2.0 V
    Input Rise and Fall Time
    10 n sec
    Timing Measurement Levels: Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 V
    Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8 and 2.0 V
    Output Load 1 TTL Gate and 100 pF

[^2]:    Synertek - ROM
    P.O. Box 552

    Santa Clara, CA 95052

[^3]:    A custom number will be assigned by Synertek.

[^4]:    Copyright 1979 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog. Reproduced by permission.

    Z8, Z-UPC, Z-Bus are trademarks of Zilog, Inc

[^5]:    * IF THE CA2/CB2 CONTROL IN THE PCR IS SELECTED AS "INDEPENDENT" INTERRUPT INPUT, THEN READING OR WRITING THE OUTPUT REGISTER ORA/ORB WILL NOT
    CLEAR THE FLAG BIT. INSTEAD, THE BIT MUST BE
    CLEARED BY WRITING INTO THE IFR, AS DESCRIBED PREVIOUSLY.

[^6]:    $\mathrm{R}=11 \mathrm{~K} \Omega$ FOR DB 0 -DB7
    $=24 \mathrm{~K} \Omega$ FOR ALL OTHER OUTPUTS

[^7]:    *The SYM-1 microcomputer is shipped with 1 K bytes of RAM inserted in sockets U12 and U13.

