# **GRAPHIC PROCESSORS**

## DATABOOK

1<sup>st</sup> EDITION



## GRAPHIC PROCESSORS

### DATABOOK

**1st EDITION** 

## **MARCH 1989**



<section-header></section-header>		
INTRODUCTION	Page	4
GENERAL INDEX		5
PRODUCT GUIDE		7
ALPHANUMERICAL and SEMI-GRAPHIC CRT CONTROLLERS	· ·	11
GRAPHICS CONTROLLERS		105
COLOR PALETTE		213
APPLICATION NOTES		247

## INTRODUCTION

The SGS-THOMSON Graphics data book contains comprehensive data on three groups of graphics products: alphanumeric/semigraphics processors, full graphics processors and colour palettes. The optimised price/performance characteristics of the proven HMOS 2 technology, coupled with SGS-THOMSON's six years of successful participation in the graphics market, makes these products particularly suitable for low- to mid-range applications such as video games, home computers and CAD workstations.

The alphanumeric/semigraphic range is based around the highly successful EF9345 architecture. For applications requiring flexible character display with simple graphics support, these devices provide a low-cost, single-chip solution that includes a built-in character generator and attribute controller.

For applications requiring direct pixel addressing, with screen resolutions from  $256 \times 256$  up to  $2048 \times 2048$ , SGS-THOMSON offers several products based on the established EF9367 and the TS68483 advanced graphics processor. With integral drawing processors and character generators, these products combine high performance with cost-effectiveness.

Colour palette devices are now widely used to increase the number of displayable colours and to provide a direct interface with monitors. SGS-THOMSON is established in the low-end market with a number of devices that allow 16 of 4096 colours to be selected.



4

## **GENERAL INDEX**

	aye
PRODUCT GUIDE	7
SELECTION GUIDE	9

#### ALPHANUMERIC and SEMI-GRAPHIC CTR CONTROLLERS

	11
EF9345	13
TS9347	63

### GRAPHICS CONTROLLERS 105

EF9365/EF9366	107
EF9367	137
TS68483	171

## COLOR PALETTE 213

-		
	EF9369	215
	TS9370	231

### **APPLICATION NOTES**

	<u> </u>
EF9369 COLOR PALETTE	249
EF9345 GENERAL APPLICATION PRINCIPLES	261



247

Deee



## **PRODUCT GUIDE**



#### Part Number Format Description Package Page Single Chip Color CRT Controller 25/21 Rows DIP40 13 EF9345 **On-Chip Attributes Controller** of 40 or 80 PLCC44 On-Chip Character Generator Characters R.G.B.I Video Shift Registers Page Memory up to 16K×8 Bits TS9347 Single Chip Color or B/W 25/21 Rows DIP40 63 CRT Controller of 40 or 80 PLCC44 **On-Chip Attributes Controller** Characters On-Chip Character Generator R.G.B.I Video Shift Registers Analog Output: 8 Grey Levels Page Memory up to 32K × 8 Bits

#### ALPHANUMERIC and SEMI-GRAPHIC CRT CONTROLLERS

#### **GRAPHICS CONTROLLERS**

Part Number	Description	Format	Package	Page
EF9365 EF9366	Graphics Coprocessor DRAMs Interface On-Chip ASCII Character Generator High-Speed Vector Drawing	512(256) × 512 Pixels 50 Hz	DIP40	107
EF9367	Graphics Coprocessor DRAMs Interface On-Chip ASCII Character Generator High-Speed Vector Drawing	512 × 1024 Pixels 50 Hz, 60 Hz	DIP40	137
TS68483	Alphanumeric and Graphic Drawing Capabilities Upto 256 Colors Four Video Shift Registers For Video rate Less than 18 Md/s Command Set: Vector, Arc, Circle Area Filling, Character	2048 × 2048 8-Bit Pixels	DIP64	171

#### COLOR PALETTE

Part Number	Description	Format	Package	Page
EF9369	4-Bit DACs with Gamma Law Correction Marking Bit Upto 30 Mdots/s	16 Colors Among 4096	DIP28 PLCC28	215
T\$9370	4-Bit DACs Marking Bit Upto 45 Mdots/s	16 Colors Among 4096	DIP28 PLCC28	231





## ALPHANUMERIC and SEMI-GRAPHIC CRT CONTROLLERS




## EF9345

### HMOS2 SINGLE CHIP SEMI-GRAPHIC DISPLAY PROCESSOR

SINGLE CHIP LOW-COST COLOR CRT CON-TROLLER

MICROELECTRONICS


- TV STANDARD COMPATIBLE (50 Hz or 60 Hz)
- 2 SCREEN FORMATS :
- 25 (or 21) ROWS OF 40 CHARACTERS
- 25 (or 21) ROWS OF 80 CHARACTERS
- ON-CHIP 128 ALPHANUMERIC AND 128 SE-MI-GRAPHIC CHARACTER GENERATOR THREE STANDARD OPTIONS AVAILABLE FOR ALPHANUMERIC SETS
- EASY EXTENSION OF USER DEFINED AL-PHANUMERIC OR SEMI-GRAPHIC SETS (> 1 K characters)
- 40 CHARACTERS/ROW ATTRIBUTES : foreground and background color, double height, double width, blinking, reverse, underlining, conceal, insert, accentuation of lower case characters
- 80 CHARACTERS/BOW ATTRIBUTES: Underlining, blinking, reverse, color select
- PROGRAMMABLE ROLL-UP, ROLL DOWN, AND CURSOR DISPLAY
- ON-CHIP R. G. B. I VIDEO SHIFT REGISTERS
- EASY SYNCHRONIZATION WITH EXTERNAL VIDEO SOURCE : ON-CHIP PHASE COMPA-BATOR
- ADDRESS/DATA MULTIPLEXED BUS DI-RECTLY COMPATIBLE WITH STANDARD MICROCOMPUTERS SUCH AS 6801, 6301, 8048, 8051
- ADDRESSING SPACE : 16 K x 8 OF GENERAL PURPOSE PRIVATE MEMORY
- EASY USE OF ANY LOW COST MEMORY COMPONENTS : ROM. SRAM. DRAM
- UPWARD COMPATIBLE WITH EF9340/41 CHIP SET




#### DESCRIPTION

The EF9345, new advanced color CRT controller, in conjunction with an additional standard memory package allows full implementation of the complete display control unit of a color or monochrome lowcost terminal, thus significantly reducing IC cost and PCB space.

#### TYPICAL APPLICATION




#### **PIN CONNECTION**





#### **BLOCK DIAGRAM**





#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>cc</sub> *	Supply Voltage	– 0.3 to 7.0	V
V <sub>in</sub> *	Input Voltage	– 0.3 to 7.0	V
TA	Operating Temperature Range	0 to + 70	°C
T <sub>stg</sub>	Storage Temperature	55 to + 150	°C
P <sub>Dm</sub>	Max Power Dissipation	0.75	W

\* With respect to Vss.

Stresses above those hereby listed may cause permanent damage to the device. The ratings are stress ones only and functional operation of the device at these or any conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect reliability. Standard MOS circuits handling procedure should be used to avoid possible damage to the device.

#### ELECTRICAL CHARACTERISTICS (V\_{CC} = 5.0 V $\pm$ 5 %, V<sub>SS</sub> = 0, T<sub>A</sub> = 0 to 70 °C)

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>cc</sub>	Supply Voltage	4.75	5	5.25	V
VIL	Input Low Voltage	- 0.3	_	0.8	V
ViH	Input High Voltage CLK Other Inputs	2.2 2	-	V <sub>CC</sub> V <sub>CC</sub>	V _
lin	Input Leakage Current	_	_	10	μA
V <sub>OH</sub>	Output High Voltage (I <sub>load</sub> = - 500 μA)	2.4	-	-	V
Vol	Output Low Voltage $I_{load} = 4$ mA ; AD (0:7), ADM (0:7), AM (8:13) $I_{load} = 1$ mA ; Other Outputs		-	_	V
PD	Power Dissipation	-	250	-	mW
Cin	Input Capacitance	-	-	15	pF
ITSI	Three State (off state) Input Current	-	-	10	μA




#### MEMORY INTERFACE

 $V_{CC}$  = 5.0 V ± 5 %,  $T_A$  = 0° to + 70 °C. Clock :  $f_{in}$  = 12 MHz ; Duty Cycle 40 to 60 % ;  $t_r$ ,  $t_f$  < 5 ns Reference Levels :  $V_{IL}$  = 0.8 V and  $V_{IH}$  = 2 V,  $V_{OL}$  = 0.4 V and  $V_{OH}$  = 2.4 V.

Symbol	ldent. Number	Parameter	Min.	Тур.	Max.	Unit
telel	1	Memory Cycle Time	-	500	-	ns
t <sub>D</sub>	2	Output Delay Time from CLK Rising Edge (ASM, OE, WE)	-	-	60	ns
t <sub>ehel</sub>	3	ASM High Pulse Width	120	-	-	ns
teldv	4	Memory Access Time from ASM Low	_	-	290	ns
t <sub>DA</sub>	5	Output Delay Time from CLK Rising Edge (ADM (0:7), AM (8:13))	-	-	80	ns
tAVEL	6	Address Setup Time to ASM	30	-	-	ns
telax	7	Address Hold Time from ASM	55	-	-	ns
t <sub>claz</sub>	8	Address Off Time	-	-	80	ns
t <sub>GHDX</sub>	9	Memory Hold Time	10	-	-	ns
toz	10	Data Off Time from OE	-	-	60	ns
t <sub>GLDV</sub>	11	Memory OE Access Time	_	-	150	ns
tavwl	12	Data Setup Time (write cycle)	30	-	-	ns
twhax	13	Data Hold Time (write cycle)	30	-	-	ns
tw∟wн	14	WE Pulse Width	110	-	-	ns

#### TEST LOAD





Other

Outputs

50 pF

3.3 KΩ

4.7 KΩ


ADM (0:7)

100 pF

1 KΩ

4.7 KΩ

#### MEMORY INTERFACE TIMING DIAGRAM



#### MICROPROCESSOR INTERFACE

EF9345 is motel compatible. It automatically selects the processor type by using AS input to latch to state of the DS input.

No external logic is needed to adapt bus control signals from most of the common multiplexed bus microprocessors.

EF9345	6801	INTEL Family
	Timing 1	Timing 2
AS DS R/W	AS DS, Ε <u>, </u> φ 2 R/W	ALE RD WR




#### MICROPROCESSOR INTERFACE TIMING AD (0:7), AS, DS, $R/\overline{W}$ , $\overline{CS}$

 $V_{CC}$  = 5.0  $\pm$  5 %,  $T_A$  = 0° to + 70 °C,  $C_L$  = 100 pF on AD (0:7) Reference Levels :  $V_{IL}$  = 0.8 V and  $V_{IH}$  = 2 V on All Inputs ;  $V_{OL}$  = 0.4 V and  $V_{OH}$  on All Outputs.

Symbol	ldent. Number	Parameter	Min.	Тур.	Max.	Unit
tcyc	1	Cycle Time	400	-	_	ns
tasd	2	DS Low to AS High (timing 1) DS High or $R/W$ High to AS High (triing 2)	30	-	-	ns
tased	AS Low to DS High (timing 1) AS Low to DS Low or R/W Low (timing 2)		30	-	-	ns
tpwen	4	Write Pulse Width	200	-	-	ns
tpwash	5	AS Pulse Width	100	_	-	ns
t <sub>RWS</sub>	6	$R/\overline{W}$ to DS Setup Time (timing 1)	100	-	-	ns
t <sub>RWH</sub>	7	$R/\overline{W}$ to DS Hold Time (tIming 1)	10	-	-	ns
tasl	8	Address and CS Setup Time	20	-	-	ns
tAHL	9	Address and CS Hold Time	20	_	-	ns
t <sub>DSW</sub>	10	Data Setup Time (write cycle)	100	-	-	ns
t <sub>DHW</sub>	11	Data Hold Time (write cycle)	10	_	-	ns
t <sub>DDR</sub>	12	Data Access Time from DS (read cycle)		-	150	ns
t <sub>DHR</sub>	13	DS Inactive to High Impedance State Time (read cycle)		_	80	ns
tACC	14	Address to Data Valid Access Time	-	-	300	ns


#### MICROPROCESSOR INTERFACE TIMING DIAGRAM 1 (6801 type)






#### MICROPROCESSOR INTERFACE TIMING DIAGRAM 2 (INTEL type)

#### READ CYCLE



#### WRITE CYCLE






#### VIDEO INTERFACE R, G, B, I, HP, HVS / HS, PC / VS

 $V_{CC}$  = 5.0 V ± 5 %,  $T_A$  = 0° to + 70 °C, CLK Duty Cycle = 50 %,  $C_L$  = 50 pF Reference Levels :  $V_{IL}$  = 0.8 V and  $V_{IH}$  = 2.2 V on CLK input.  $V_{OL}$  = 0.4 V and  $V_{OH}$  = 2.4 V on all outputs.

Symbol	Parameter	Min.	Тур.	Max.	Unit
tsu	Setup Time R, G, B, I to HP	10	-	-	ns
t <sub>но</sub>	Hold Time R, G, B, I from HP	50		-	ns
t <sub>D</sub>	Output Delay from CLK Edge	_	-	60	ns
<b>t</b> PWCH	CLK High Pulse Width	30			ns
tpwcl	CLK Low Pulse Width	30			ns





HORIZONTAL SYNCHRO 64 µs 4.5 µs 4.5 µs HVS Odd frame 1/2 pulse Even frame 1/2 pulse 32 µs Margin H blanking Bulk Margin H blanking R,G,B,I 6 μs 2 μs 10 µs 6 μs 40 µs 40 char./row 6 µs 2.04 µs 80 char./row 9.96 µs 6 µs 40 µs VERTICAL SYNCHRO NON INTERLACED 312 lines (TGSg = 0) 262 lines (TGS0 = 1) ∨он HVS (TGS4 = 1)\_ VOL TGS0 = 0 Margin 18 lines Blanking 25 lines Margin 16 lines page 250 lines Blanking 3 lines TGS0 = 1 25 lines 10 lines 210 lines 14 lines 3 lines 2 lines VS (TGS4 = 0) -INTERLACED Even frame HVS (TGS4 = 1) Odd freme 312.5 lines (TGS0 = 0) 262.5 lines (TGS0 = 1) 2.5 lines Even frame E88 EF9345-11 VS (TGS4 = 0) Odd frame

VERTICAL AND HORIZONTAL

SYNCHRONIZATION OUTPUTS

II

3

MHz)

22

#### **EF 9345 PIN DESCRIPTION**

All the input/output pins are TTL compatible.

#### MICROPROCESSOR INTERFACE

Name	Pin Type	N°	Function	Description
AD (0:7)	I/O	17 – 19 21 – 25	Multiplexed Address/Data Bus	These 8 bidirectional pins provide`communication with the microprocessor system bus.
AS	1	14	Address Strobe	The falling edge of this control signal latches the address on the AD (0:7) lines, the state of the Data Strobe (DS) and Chip Select (CS) into the chip.
DS	I	15	Data Strobe	When this input is strobed high by AS, the output buffers are selected while DS is low for a read cycle ( $R/W = 1$ ). In write cycle, data present on AD (0:7) lines are strobed by $R/W$ low (see timing diagram 2). When this input is strobed low by AS, $R/W$ gives the direction of data transfer on AD (0:7) bus. DS high strobes the data to be written during a write cycle ( $R/W = 0$ ) or enables the output buffers during a read cycle ( $R/W = 1$ ). (see timing diagram 1).
R/W	I	16	Read/Write	This ipnut determines whether the internal registers get written or read. A write is active low ("0").
CS	I	26	Chip Select	The EF9345 is selected when this input is strobed low by AS.

#### MEMORY INTERFACE

Name	Pin Type	N°	Function	Description
ADM(0:7)	I/O	40 – 43	Multiplexed Address/Data Bus	Lower 8 bits of memory address appear on the bus when $\overline{\text{ASM}}$ is high. It then becomes the data bus when $\overline{\text{ASM}}$ is low.
AM (8:13)	0	32 – 27	Memory Address Bus	These 6 pins provide the high order bits of the memory address.
ŌĒ	0	2	Output Enable	When low, this output selects the memory data output buffers.
WE	0	3	Write Enable	This output determines whether the memory gets read or written. A write is active low ("0").
ASM	0	4	Memory Address Strobe	This signal cycles continuously. Address can be latched on its falling edge.

#### OTHER PINS

Name	Pin Type	N°	Function	Description
CLK	I	12	Clock Input	External TTL clock Input. (nominal value : 12 MHz, duty cycle : 50 %).
V <sub>SS</sub>	S	1	Power Supply	Ground.
Vcc	S	20	Power Supply	+ 5 V



#### VIDEO INTERFACE

Name	Pin Type	N°	Function	Description
R	0	7	Red	These outputs deliver the video signal. They are low during the
G	0	8	Green	vertical and horizontal blanking intervals.
В	0	9	Blue	
I	0	10	Insert	This active high output allows to insert $R:G:B$ : in an external video signal for captioning purposes, for example. It can also be used as a general purpose attribute or color.
HVS/HS	0	5	Sync. Out	This output delivers either the composite synchro (bit $TGS_4 = 1$ ) or the horizontal synchro signal (bit $TGS_4 = 0$ ).
PC/VS	0	6	Phase Comparator / Vertical Sync	When $TGS_4 = 1$ , this signal is the phase comparator output. When $TGS_4 = 0$ , this output delivers the vertical synchro signal.
SYNC IN	I	13	Synchro In	This input allows vertical and/or horizontal synchronizing the EF9345 on an external signal. It must be grounded if not used.
HP	0	11	Video Clock	This output delivers a 4 MHz clock phased with the R, G, B, I signals

#### GENERAL DESCRIPTION

The EF9345 is a low cost, semigraphic, CRT controller.

It is optimized for use with a low cost, monochrome or color TV type CRT (64  $\mu s$  per line, 50 or 60 Hz refresh frequency).

The EF9345 displays up to 25 rows of 40 characters or 25 rows of 80 characters.

The on-chip character generator provides a 128 standard, 5 x 7, character set and standard semigraphic sets.

More user definable (8 x 10) alphanumeric or semigraphic sets may be mapped in the 16 K x 8 private memory addressing space.

These user definable sets are available only in 40 characters per row format.

#### MICROPROCESSOR INTERFACE.

The EF9345 provides an 8-bit, address/data multiplexed, microprocessor interface.

It is directly compatible with popular (6801, 8048, 8051, 8035...) microprocessors.

#### REGISTERS.

The microprocessor directly accesses 8 registers :

- R0 : Command/status register
- R1, R2, R3 : Data registers
- R4, R5 : Each of these register pairs points R6, R7 : into the private memory.

Through these registers, the microprocessors indirectly accesses the private memory and 5 more registers :

- ROR, DOR : Base address of displayed page memory and of used external character generators.
- PAT, MAT, TGS : Used to select the page attributes and format, and to program the timing generator option.

#### PRIVATE MEMORY

The user may partition the 16 K x 8 private memory addressing space between :

- pages of character codes (2 K x 8 or 3 K x 8),
- external character generators,
- general purpose user area.

Many types of memory components are suitable :

- ROM, DRAM or SRAM,
- 2 K x 8, 8 K x 8, 16 K x 4 organizations,
- Modest 500 ns cycle time and 250 ns access time is required.

#### 40 CHARACTERS PER ROW : CHARACTER CODE FORMATS AND ATTRIBUTES.

Once the 40 characters per row format has been selected, one character code format out of three must be chosen :

- 24-bit fixed format :
  - All the attributes are provided in parallel. 8/24-bit compressed format :
- All the attributes are latched.
- 16-bit fixed format : Some parallel attributes, other are latched.

The 16-bit fixed format is compatible with EF9340/41 CRT controller.



Character attributes provided :

- Background and foreground color (3 bits each),
- Double height, double width,
- Blinking,
- Reverse,
- \_ Underlining,
- Conceal,
- Insert,
- Accentuation of lower case characters
- 3 x 100 user definable character generator in memory
- 8 x 100 semi-graphic quadrichrome characters.

80 CHARACTERS PER ROW FORMAT : CHA-RACTER CODE FORMAT AND ATTRIBUTES.

Two character code formats are provided :

- Long (12 bits) with 4 parallel attributes :
  - Blinking,
  - \_ Underlining,
  - Reverse,
  - Color select.
- Short (8 bits) : no attributes.

#### TIMING GENERATOR.

The whole timing is derived from a 12 MHz main clock input.

The RGB outputs are shifted at 8 MHz for the 40 character/row format and at 12 MHz for the 80 character/row.

Besides, the user may select :

- 50 Hz or 60 Hz vertical sync. frequency,
- Interlaced or not,
- Separated or composite vertical and horizontal sync. outputs.

Furthermore, a composite sync. input allows, when it is required :

- An on-chip vertical resynchronization,
- · An on-chip crude horizontal resynchronization,
- An off-chip high performance horizontal resynchronization by use of a simple external VCXO controlled by the on-chip phase comparator.

#### MEMORY ORGANIZATION

#### LOGICAL AND PHYSICAL ADDRESSING.

The physical 16-Kbyte addressing space is logically partitioned by EF9345 into 40-byte **buffers** (figure 1). More precisely, a logical address is given by an X, Y, Z triplet where :

- X = (0 to 39) points to a byte inside a buffer,
- Y = (0, 1; 8 to 31) points to a buffer inside a 1 Kbyte block,
- Z = (0 to 15) points to a block.

Obviously,  $1 \text{ K} = 2^{10} = 1024$  cannot be exactly divided by 40. Consequently, any block holds 25 full buffers and a 24-byte remainder. Provided that the physical memory is a multiple of 2 Kbytes, the remainders are paired in such a way as to make available :

- a full buffer (Y = 1) in each even block,
- a partial buffer (Y = 1 ; X = 32 to 39) in each odd block.

#### POINTERS.

Each X, Y and Z component of a logical address is binary encoded and packed in two 8-bit registers. Such a register pair is a pointer (figure 2). EF9345 contains two pointers :

- R4, R5 : auxiliary pointer,
- R6, R7 : main pointer.


R5 and R7 have the same format. Each one holds an X component and the two LSB's of a Z component. This packing induces a partitioning of Z in 4 **districts** of 4 blocks each.

R5, R7 points to a block number in a district. R4 and R6 have a slightly different format : Each one holds a Y component and the LSB of the district number. But R6 holds both district MSB.

Figure 4 gives the logical to physical address transcoding scheme performed on chip.



Figure 1 : Memory Row Buffer.



First block address is even.

#### DATA STRUCTURES IN MEMORY.

A **page** is a data structure displayable on the screen up to 25 rows of characters. According to the character code format, each row on the screen is associated with 2 (or 3) 40-byte buffers. This set of 2 (or 3) buffers constitutes a row **buffer** (figure 1). The buffers belonging to a row buffer must meet the following requirements :


- they have the same Y address,
- they have the same district number,
- they lie at 2 (or 3) successive (modulo 4) block addresses in their common district.

Consequently, a row buffer is defined by its first buffer address and its format.

A page is a set of successive row buffers :

- with the same format,
- with the same district number,

Figure 2 : Pointer Auto Incrementation.



- with the same block address of first buffer. This block address must be even.
- lying at successive (modulo 24) Y addresses.

Consequently, a page should not cross a district boundary. General purpose memory area may be used but should respect the buffer or row buffer structure. See figure 2 for pointer incrementation implied by these data structures.

MEMORY TIME SHARING (see figure 3).

The memory interface provides a 500 ns cycle time. That is to say a 2 Mbyte/s memory bandwidth. This bandwidth is shared between :

- reading a row buffer from memory to load the internal row buffer (up to 120 bytes once each row),
- reading user defined characters slices from memory (1 byte each µs),




- indirect microprocessor read or write operation,
- refresh cycles to allow DRAM use, with no overhead.


A fixed allocation scheme implements the sharing. Notes on Figure 3.

- 1. Dummy cycles are read cycles at dummy addresses.
- RFSH cycles are read cycles performed by an 8bit auto-incrementing counter. Low order address byte ADM (0:7) cycles through its 256 states in less than 1 ms.
- The microprocessor may indirectly access the memory once every μs, except during the first and the last line of a row, when the internal buffer must be reloaded.

During these lines, no microprocessor access is provided for  $104 \ \mu s$ ; this hold too when no user defined character slices are addressed.







SGS-THOMSON MICROELECTRONICS

Figure 3 : Memory Cycle Allocation.

Х	X and Y				PHYSI	CAL ADD	RESS AN	<b>A</b> (3:10)		
Co	ndition		10	9	8	7	6	5	4	3
Y ≥ 8		= 0 = 1	<b>b0</b> b0	Y4 0	Y3 0	Y2 Y2	Y1 Y1	Y0 Y0	X4 Y4	X3 Y3
	Y0	= 0	b0	0	0	X5	X4	X3	0	0
Y < 8	Y0 = 1	b0 = 0 b0 = 1	X3 	0 0	0	1	<u>X5</u> X5	$\frac{\overline{X4}}{X4}$	0 0	0

#### SCREEN FORMAT AND ATTRIBUTES

The screen format and attributes are programmed through 5 indirectly accessible registers : **ROR**, **TGS**, **PAT**, **MAT** and **DOR**. IND command allows accessing these registers. TGS is also used to select the timing generator options (see Screen Format Table).

ROW AND CHARACTER CODE FORMAT PAT7 ; TGS(6:7).

Two row formats and 5 character code formats are available but cannot be mixed in a given screen. DOR register interpretation is completely row format dependent and is discussed in the corresponding 40 char/row and 80 char/row section.

SCREEN PARTITION - PAGE POINTER ROR (see top of the Screen Format Table).

The screen is partitionned into 3 areas :

- the margin,
- the service row,
- the bulk of remaining rows.

 $MAT_{(0:3)}$  declares the color of the margin and the value  $I_M$  of its insert attribute.

ROR register points to the page to be displayed and gives the 3 MSB's of the Z address :  $Z_0 = 0$  implicitly; the page block address must be even. YOR gives the first row buffers to be displayed at the top of the bulk area. The next row buffers to be displayed are fetched sequentially by incrementing the Y address (modulo 24). This address never gets out of the origin block. Incrementation of YOR by the microprocessor yields a roll up.

#### SERVICE ROW : TGS5 - PAT0.

The service row is displayed for 10 TV lines on top of the screen and does not roll. Following TGS<sub>5</sub>, it is fetched from the origin block at either Y = 0 or Y = 1. The Y = 1 is a partial row buffer. It can be used only with variable 40 char./row and an 8 byte attribute file. The service row may be disabled by PAT<sub>0</sub> = 0; it is then displayed as a margin extension.

BULK : TGS0 ; PAT(1:2) ; MAT7.

It is displayed after the service row for 200 or 240 TV lines according to  $TGS_0$ . Each row buffer is usually displayed for 10 TV lines. However,  $MAT_7 =$  1 doubles this figure. Then every character appears in double height (double height characters are quadrupled).

 $PAT_1 = 0$  and/or  $PAT_2 = 0$  disables respectively the upper 120 lines and/or the lower 80/120 lines of the bulk.

When disabled, the corresponding TV lines are displayed as a margin extension.

#### CURSOR MAT(4:6)

To be displayed with the cursor attributes, a character must be pointed by the main pointer (R6, R7) and MAT<sub>6</sub> must be set. The cursor attributes are given by  $MAT_{(4:5)}$ :

- **Complementation** : the R, G and B of each pixel is logically negated.
  - $R, G, B \rightarrow \overline{R}, \overline{G}, \overline{B}$

SGS-THOMSON MICROELECTRONICS

- **Underline** : the underline attribute of this character is negated.
- Flash : the character is periodically displayed with, then without, its cursor attributes (50 % / 50 %; ≈ 1 Hz).

FLASH ENABLE (PAT<sub>6</sub>) - CONCEAL ENABLE (PAT<sub>3</sub>).

Any character flashing attribute is a "don't care" when  $PAT_6 = 0$ . When  $PAT_6 = 1$ , a character flashes if its flashing attribute is set. It is then periodically displayed as a space (50 % / 50 % ;  $\approx 0.5$  Hz).

 $PAT_3$  is a "don't care" for 80 char./row formats. When any 40 char./row format is in use :

- if PAT<sub>3</sub> = 0, the conceal attribute of any character is a don't care.
- if PAT<sub>3</sub> = 1, the conceal attribute of each character is interpreted : a concealed character appears as a space on the screen.

#### INSERT MODES : PAT(4:5).

During retrace, margin and extended margin periods, the I output pin delivers the value of the insert margin attribute.

 $I = I_M = MAT_4.$ 

During active line period, the I output state is controlled by the Insert Mode and i, the insert attribute of each character. The I output pin may have several uses : (see figure below) :

• As a margin/active area signal in the active area mark mode.

Insert Mode		Char. Level		Outputs		
moute	i	Pixels (1)	1	R, G, B (2)		
Active Area Mark	-	-	1	Х		
Character Mark	0 1		0 1	X X		
Boxing	0 1	-	0 1	BLACK X		
	0	_	0	BLACK		
Inlay	1	BACKGND FOREGND	0 1	BLACK X		

#### TIMING GENERATOR OPTIONS :TGS (0:4)

TGS<sub>(0:1)</sub> select the number of lines per frame :

TGS1	TGS₀	LINES	
0	0	312	NON INTERLACED
0	1	262	NON INTEREACED
1	0	312.5	INTERLACED
1	1	262.5	INTERLACED

The composite incoming SYNC IN signal is separated into 2 internal signals :

- Vertical Synchronization In (VSI),
- Horizontal Synchronization In (HSI).

TGS<sub>3</sub> enables VSI to reset the internal line count. SYNC IN input is sampled at the beginning of the active area of each line. When the sample transits from 1 to 0, the line count is reset at the end of the current line.

 $TGS_2$  enables HSI to control an internal digital phase lock loop. HSI and on-chip generated HS Out are considered as in phase if their leading edges match at  $\pm 1$  clock period.


When they are out of phase, the line period is lengthened by 1 clock period (  $\approx$  80 ns).

- As a character per character marker signal in the character mark mode.
- As a video mixing signal in the two remaining modes, provided that the EF9345 has been vertically and horizontally synchronized with an external video source : the I pin allows mixing RGB outputs (I = 1) and the external video signal (I = 0). This mixing can be achieve by switching or ORing. It may occur for the complete character window (Boxing Mode) or only for the foreground pixels (Inlay Mode).

NOTES : (1) PIXEL TYPE - : Don' t care FOREGND = A foreground pixel is :
<ul> <li>Any pixel of a quadrichrome character,</li> <li>A Pixel of a bichrome character generated from a "1" in the character generator cell.</li> </ul>
(2) RGB OUTPUTS X : Not affected. BLACK : forced to low level.

TGS<sub>4</sub> controls the SYNC OUT pins configuration :

TGS₄	HVS / HS	PC / VS
1	Composite Sync	PC
0	H Sync Out	V Sync Out




PC is the output of the on-chip phase comparator.

An external VCXO allows a smoother horizontal phase lock than the internal scheme.



#### SCREEN FORMAT TABLE





#### 40 CHAR/ROW CHARACTER CODES

To display pages in 40 character per row format, one out of three character code formats must be selected :

- Fixed long (24 bits) code : all parallel attributes.
- Fixed short (16 bits) code : mix of parallel and latched attributes.
- Variable (8/24 bits) code : all latched attributes.

Fixed short and variable codes are translated into fixed long codes by EF9345 during the internal row buffer loading process. The choice of the character code format is obviously a display flexibility/memory size trade off, left up to the user.

#### FIXED LONG CODES.

This is the basic 40 char./row code. Each 8 pixels x 10 lines character window, on the screen is associated with a 3-byte code in memory, namely the C, B and A bytes (figure 5). A row on the screen is associated with a 120 byte row buffer in memory.

#### 3-BYTE CODE STRUCTURE.

- 1. C7 is a don't care. Up to 128 characters may be addressed in each set. Each user definable set holds only 100 characters : C byte value ranges from 00 to 03 and 20 to 7F (hexa).
- 2. B(4:7) give the type and set number of the character.
- All the bichrome characters have the same attributes except that alphanumerics may be underlined, semi-graphics cannot. Accentuated alphanumerics allow orthogonal accentuating of any one of the 32 lower case ROM characters with any of 8 accents (see figure 19).

4. Bichrome and quadrichrome characters use two different coloring schemes.

For bichrome characters, character code byte A defines a two color set by giving directly two color values (figure 6). The negative attribute exchanges the two values. Each bit of the slice byte selects one color value out of two.

The "A" byte in a quadrichrome character code defines an ordered 4 color set (figure 7). When more than 4 bits are set, higher ranking bits are ignored. When less than 4 bits are set, the color set is completed with implicit "white" value. The slice byte is shifted 2 bits at once at half the dot frequency ( $\approx$  4 MHz).


Each bit pair designates one color out of the 4 color sets.

Quadrichrome characters allow displaying up to 4 different colors (instead of 2) in any 8 x 10 window at the penalty of an halved horizontal resolution.

By programming the R attribute in byte B, one may chose to keep the full vertical resolution (1 slice per line) or to halve it (each slice is repeated twice). In any case, it is possible to change the color set freely from window to window and to mix freely all the character types. So, fairly complex pictures may be displayed at low memory cost.

#### HANDLING LONG CODES.

The KRF command allows an easy X, Y random access or an X sequential access to/from the microprocessor from/to a memory row buffer (figure 8).




#### Figure 5: 40 Char / Row Fixed Long Codes.

#### EF9345


Type and Set Code : B(4:7)				Number of Character Per Set	Set Name	Set Type		Cell Location
7	6	5	4	<b>C</b> (0:6)				
	0	1	0 1	128 Standard Mosaïcs 32 Strokes	G <sub>10</sub> G <sub>11</sub>	SEMI-GR.		
0	0	0	U	128 Alphanumerics	G <sub>0.</sub>		в	
	1	0	N D R L N	Accentuated Lower Case Alpha	G <sub>20</sub> G <sub>21</sub>	ALPHA	I C H R O M	ON-CHIP ROM
	0	0	Е	100 Alpha UDS	G'o		Е	
1	0	1 1	0 1	100 Semi-graphic UDS 100 Semi-graphic UDS	G' <sub>10</sub> G' <sub>11</sub>	SEMI-GR.		EXTERNAL
	1	х	х	8 Sets of 100 Quadrichrome Character	Q <sub>0</sub> to Q <sub>7</sub>	QUADRICH	ROME	MEMORY


#### Figure 5 : (continued).

**Note :** Programming bit value : 1 = True ; 0 = False.
















#### VARIABLE CODES

In many cases, successive characters on screen belong to the same character set and have the same attributes. Variable codes achieve memory saving by storing B and A bytes only when it is required by exploiting the C7 bit.

C7 = 1 This is a long 3-byte code.

Character set and attribute values are completely redefined by B and A bytes.

- C7 = 0 This is a short 1-byte code.
  - Character set and attributes value are identical to the previous code.

A further saving comes from the fact that an accentuated alphabetic character is, more often than not, followed by a not accentuated alphabetic character.

So,  $G_{20}$  or  $G_{21}$  sets are processed as one-shot escape with return to  $G_0$ . For normal operation, variable codes should obey the following rules :

- the first character code of any row (X = 0) should be long,
- a character code may be short when it has the same attributes as the previous character code and belongs to the same set.

Figure 9 :	Expansion /	Compression Move.
------------	-------------	-------------------


However :

- any code belonging to G<sub>20</sub> or G<sub>21</sub> must be long and must be repeated if the character is double width,
- a code belonging to G<sub>0</sub> following a G<sub>20</sub> or G<sub>21</sub> code may be short.

#### HANDLING THE VARIABLE CODES.

During the display process, a row of variable code should be laid in an 80/120 byte row buffer. The first buffer holds the C bytes. The second buffer holds the B, A file providing up to 20 long codes per row (figure 10). In the exceptionnal case when this is not enough, the second buffer overflows in the third one. Every code may then be long. Variable codes can almost always achieve a memory saving over long fixed codes and can never be worse.

The KRV command gives a very easy sequential access to/from a row buffer from/to the microprocessor. This command automatically updates the C byte and the B, A file pointers (the last one when C7 is set).






Random access to a variable code is obviously not as easy. The EXP, KRE are CMP commands are designed to facilitate this task (figure 9).


The EXP command translates a full row of variable codes into a row of expanded codes. Expanded codes are generally not displayable but very similar to the long codes.

Figure 10: Variable Codes in Memory.



The CMP command translates a full row of expanded code into a row of variable codes and minimizes the file size in the process.

These commands use a buffer pair as working area.





#### FIXED SHORT CODES.


These fixed 16-bit codes are compatible with EF9340/41 display controllers. They achieve memory saving by another way. They may be easier to handle than variable codes. The penalty is in lesser display capabilities :

- accentuated character sets are no longer available : accentuated characters must be individually provided by the character generators.
- G'11 and quadrichrome sets cannot be reached,
- some attributes are latched and can be changed only while displaying a space (delimitor code).

The KRG command allows an easy access from/to an 80-byte row buffer in memory to/from the microprocessor (figure 11). Figure 12 gives the fixed short to fixed long translation process which occurs for each row - while loading the internal row buffer - before display.







Notes: 1. Translation Process.

The translation process operates through 3 elementary operations :

- · Field-to-field : a character code or an attribute value (i.e : Co, flashing) is directly loaded from short to long code.
- Field-to-constant : the decoding of a short code forces the value of the equivalent long code attribute. For example, semigraphic short characters forces normal size (H = 0, L = 0) attributes.

 Latched attributes : at the beginning of each row, these attributes are reset (no underline, not concealed, black background). Then, they keep their current value until modified by either a field to field or field to constant operation.

2. EF9340 41 Compatibility.

It is binary code compatible with few exceptions :

- · Flashing attribute is negated,
- A7 is negated in delimitors.

It is also display compatible with 2 exceptions concerning the underling :

- An alphanumeric belonging to G'o may be underlined,
- Any alphanumeric following a semigraphic cannot be underlined.

E88 EF9345-25

Figure 12 ... Fixed Short Code ਰੋ Fixed Long ) Code Translation

EF9345


2

SGS-THOMSON MICROELECTRONICS

# USED DEFINED CHARACTER GENERATOR IN MEMORY : DOR REGISTER

With 40 char /row, the elementary window dimensions on the screen are 10 slices x 8 pixels. Thus, a character cell holds 10 bytes in memory and 4 character cells are packed in one 40-byte buffer (figure 13). However, 5 bytes of a low resolution quadrichrome cell are enough to fill up to window. In this case, 8 character cells can be packed in one 40-byte buffer.








The cells of one given character set should be layed in one block.

Up to 100 character cells may be addressed in each set (or 200 for low resolution quadrichrome only). The location in memory, where to fetch the sets in use, are declared by DOR register (figure 14). For

each type of set, it gives the MSB(s) of the Z block address. EF9345 reads the Z LSB(s) in the B byte of the (equivalent) long code. As usual, the character code is read in the C byte. NT is derived from the TV line rank in the row and the double height status.





SGS-THOMSON

# LOADING USER DEFINED CHARACTER SET.

Before loading a character set into RAM, the user must :

- Assign a name to the set :
  - G'<sub>0</sub>, G'<sub>10</sub> or G'<sub>11</sub> for bichrome characters.
  - From Q0 to Q7 for quadrichrome characters.
- Assign a character number to each character belonging to this set, character numbers range from 0 to 3 and 32 to 127.
  - It is binary coded into 7 bits C(0:6) C(0:6) will be loaded later on into a C byte character


code in order to display the character.

- A pointer to a character slice in memory is then manufactured from :
  - the character number C(0:6)
  - the slice number NT(0:3)
  - the block number assigned to the set Z(0:3).

Figure 15 shows how to proceed with the auxiliary pointer and the OCT command.

Note : The main pointer may be also used. When sequentially accessing slices of a given character, auto incrementation is helpless.





#### Figure 15 : Accessing a Character Slice in Memory Using OCT Command with Auxiliary Pointer.

#### ON-CHIP CHARACTER GENERATOR.

- G<sub>0</sub> set is common to 40 and 80 char./row modes (figure 16 and figure 25).
- G<sub>10</sub> is the standard mosaïc set for videotex (figure 17).
- G
  <sub>11</sub>, G<sub>20</sub> and G<sub>21</sub> cannot be reached from the 16bit short fixed codes (figure 18 and figure 19).

#### DISPLAYING THE ATTRIBUTES.

- For normal operation, a double height and/or double width character must be repeated in memory in two successive Y and/or X positions. The user may otherwise freely mix any character size.
- 2. The attributes are logically processed in the following order :

- Underline or underline cursor : foreground forced on the last slice (NT = 9).
- Flash : background periodically forced on the whole window (0.5 Hz). The phase depends on the negative attribute.
- Conceal : background forced permanently on the whole window. A concealed character neither blinks nor is underlined.
- Negative : exchange the background and foreground color values when set.
- Coloring.
- Complemented cursor mode.
- Insert : black color forced when required.
- 3. Basic pixel shift frequency :  $f_{CLK} \times 2/3 = 8$  MHz.



Figure 16 : G <sub>0</sub> Alphanumeric Characte	r Set in 40 Character/Row Mode – EF9345.
--	--

ann

ŧ,

E88 EF9345-29



EF9345

# Figure 16 bis : G<sub>0</sub> Alphanumeric Character Set in 40 Character/Row Mode – EF9345 R003.

				C6	0	0	0	0	1	1	1	1
				C5 C4	0	0	1	1	0	0	1	1
				<u> </u>	0	1	0	1	0	1	0	1
C3 0	C2 0	0	С0 0									
0	0	0	1									
0	0	1	0									
0	0	1	1									
0	1	0	0									
0	1	0	1									
0	1	1	0									
0	1	1	1									
1	0	0	0									
1	0	0	1									
1	0	1	0									
1	0	1	1									
1	1	0	0									
1	1	0	1									
1	1	1	0									
1	1	1	1									

E88 EF9345-30



Figure 16 ter : G<sub>0</sub> Alphanumeric Character Set in 40 Character/Row Mode – EF9345 R005.

					C6	0	0	0	0	1	1	1	1
					C5 C4	0	0	1	1	0	0	1	1
							· 1			<u> </u>		<u> </u>	
	C3 0	C2 0	C1 0	со 0									
	0	0	0	1									
	•	0	1	0									
	0	0	1	1									
	0	1	0	0								-	
	0	1	0	1									
	0	1	1	0						) ann	n ann		
	0	1	1	1									
	1	0	o	0									
	1	o	0	1							-		
đ	1	o	1	0									
	1	0	1	1									
	1	1	0	0									
	1	1	0	1									
	1	1	1	0									
	1	1	1	1									
												E88	EF9345-31



Figure 17 : G<sub>10</sub> Semigraphic Character Set.

						MOSA	IC Semi	i-graphic	:	SEPAR	ATED	Semi-gra	phic
					C6	1	1	1	1	0	0	0	0
					C5	0	0	1	1	0	0	1	1
					C4	0	1	0	1	0	1	0	1
C	3	C2	C1	CO									
o	,	0	0	0									
o	,	0	0	1									
a	,	0	1	o									
a	,	0	1	1									
0	•	1	0	0									
d	•	1	0	1									
4	•	1	1	0									
4	0	1	1	1									
	1	0	0	0									
	۱ 	0	0	1									
	1	0	1	0									
	1	0	1	1									
-	1	1	0	0									
	1	1	0	1									
-	1	1	1	0									
												E	88 EF93




# Figure 18 : G11 Stroke Set.

				C5	0	0
·	·		·	C4	0	1
C3	C2	C1	CO			
o	o	0	o			
o	0	0	1			
0	o	1	0			
0	0	1	1			
0	1	0	0			
0	1	0	1			
0	1	1	0			
o	1	1	1			
1	o	0	0			
1	0	0	1			
1	0	1	0			
1	0	1	1			
1	1	0	o			
1	1	0	1			
1	1	1	0			
1	1	1	1			
						E88 E

E88 EF9345-33








MICROELECTRONICS


# EF9345

# Figure 19 bis : $G_{20}$ and $G_{21}$ Accentued Character Sets for 9345 – R003.





#### Figure 19 ter : G<sub>20</sub> and G<sub>21</sub> Accentued Character Sets for 9345 – R005.





# 80 CHAR/ROW CHARACTER CODES

To display pages in 80 character per row format, one of two character code formats must be selected :

- Long (12 bits) code : 4 parallel attributes and large on-chip 1024 semigraphic character set,
- Short (8 bits) code : no attribute, no semigraphic set.

Both formats address the on-chip  $G_0$  set (128 characters 6 x 10). None allows UDS addressing.


#### LONG CODES.

Each 6 pixels x 10 lines character window on the screen is associated with a 12-bit code in memory, namely a C byte and an attribute nibble A (figure 10). C7 bit designates the set.

Figure 20: 80 Char/Row Character Code.

- Alphanumeric set : C7 = 0. C(0:6) designates one out of 128 alphanumeric characters in the G<sub>0</sub> on-chip set. This set is common to the 40 char/row format, with the 2 right most columns truncated (see figure 25). A(0:3) gives 4 parallel attributes.
- Mosaïc set : C7 = 1. A(1:3) and C(0:6) address a dedicated mosaïc character. Each of these address bits controls the foreground/background status of a 3 pixels x 2 lines sub-window : foreground when the bit is set.

A0 provides a color select attribute.



#### SHORT CODES.

They are derived from the long code by giving a 0 implicit value to each bit of the A nibble : positive, not underlined, not flashing.

#### PACKING THE CODES IN MEMORY.

Long codes are paired. A pair is packed in a 3-byte word. Therefore, the 80 codes of a row fill a 120byte row buffer (figure 21). The left most position on the screen is even. Its corresponding C byte is at the beginning of the first buffer. The next position on the screen is odd. Its corresponding C byte is at the beginning of the second buffer. Both nibbles are packed in the third buffer. With short codes, the same scheme yields 80-byte row buffers.

# ACCESS TO THE CODES IN MEMORY.


KRL command transfers 12 bits from/to the R1 and R3 registers to/from memory. The read modify write operation, necessary to write the A nibble in memory, is automatically performed provided that the A nibble is repeated in the R3 register (figure 22). Dedicated auto-incrementation is also performed when required.


KRC command does a similar job for the short codes (figure 23).


A very simple scheme allows the microprocessor to transcode an horizontal screen location into a pointer (figure 24). The joint use of this scheme with the dedicated command alleviates all the packing/unpacking troubles.



#### Figure 21: 80 Char/Row Code Packing.









#### Figure 23 : KRC Command : Sequential Access to Short Codes.





Figure 24 : Transcoding an Horizontal Screen Location into a R7 Pointer.




DISPLAYING THE ATTRIBUTES - DOR REGIS-TER.

Short code and mosaïc characters are not flashing, not underlined and "positive".

The attributes are processed in the following order :

- Underline or underlined cursor : foreground is forced on the last slice (NT = 9).
- Flash : background is periodically (0.5 Hz – 50%) forced on all the window. The phase de-pends on the negative attribute.
- Color select : a "positive" character is displayed with a background color same as the margin color. The foreground color is selected in DOR register by the D attribute.
- Negative : when the character is negative, background and foreground colors are exchanged. In complemented CURSOR position, these colors are complemented.
- Insert : the D attribute selects one insert value in DOR register. This attribute is then processed up to the current insertion mode (see screen format and attribute insert section).





# Figure 25 : G<sub>0</sub> Alphanumeric Character Set in 80 Character/Row Mode – EF9345.

				<b></b>								
				C7	0	0	0	0	0	0	0	0
				C6	0	0	0	0	1	1	1	1
				C5 C4	0	1	1	1	0	0	1	1
				<u> </u>					<u> </u>	L		L ·
3	C2	Cl	CO				THE					ннн
0	0	0	0									
0	0	0	1									
0	0	1	0									
0	0	1	1									
0	۱	0	0									
0	1	0	1							IJ		
0	1	1	0		E							
0	1	1	1									
1	0	0	0									
1	0	0	1									
1	0	1	0									
1	0	1	1									
1	۱	0	0									
1	1	0	1									
1	1	1	0									
1	1	1	1									

E88 EF9345-43



Figure 25 bis : G<sub>0</sub> Alphanumeric Character Set in 40 Character/Row Mode – EF9345 R003.

									<u> </u>			
				C7 C6	0	0	0	0	0	0	0	0
				C5	0	0	1	1	0	0	1	1
				C4	0	1	0	1	0	1	0	1
C3	C2	C1	CO	]								
o	o	0	0									
0	O	0	1									
0	0	1	0									
.0	o	1	1									
0	1	0	o									
0	1	o	1									
0	1	1	0									
0	1	1	1									
1	o	0	0									
1	o	O	1									
1	o	1	O									
1	o	1	1									
1	1	0	0									
1	1	0	1									
1	1	1	0									X
1	1	1	1		ų.	ð					Ø	

E88 EF9345-44



# Figure 25 ter : G<sub>0</sub> Alphanumeric Character Set in 40 Character/Row Mode – EF9345 R005.

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				1				1			T		
					C7		0	0	0	0	0	0	0
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$													
					C4	0			1	U			<u> </u>
	C3	C2	CI	C0		ana	<b>HTWN</b>	HITTER		mum	<b>A</b> 11111	<b>FITTER</b>	-
	0	0	0	o									
	0	0	0	1									
0       1       0       0 $1000000000000000000000000000000000000$	0	o	1	0								HTTTT:	
$\circ$ $1$ $\circ$ $1$ $\bullet$ $1$ $\bullet$	0	0	1	1.									
0       1       1       0       100	0	1	0	o									
0       1	0	1	o	1									
1       0       0       0       0       000000000000000000000000000000000000	0	1	1	o									
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0	1	1	1									
1       0       1       0       10<	1	0	0	0									
1     0     1     1     N <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	1	0	0	1									
1     1     0     0     N <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td></td> <td>titititi</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	1	0	1	0		titititi							
1     1     0     1 <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	1	0	1	1									
· · · • • • • • • • • • • • • • • • • •	1	1	0										
	1	1	0										
	۱	1	1	0									
	1	1	1	1									

E88 EF9345-45



# MICROPROCESSOR ACCESS COMMANDS

A microprocessor bus cycle may transfer one byte from/to the microprocessor to/from a directly addressable register. These registers provide an indirect access :

- to/from 5 on-chip indirect registers : ROR, DOR, MAT, PAT and TGS.
- to/from the private memory.

Due to address/data multiplexing, a bus cycle is a 2 phase process (see Timing diagram 1 or Timing diagram 2).

#### ADDRESS PHASE.

The <u>falling</u> edge of AS latches to AD(0:7) bus state and  $\overline{CS}$  signal into the temporary A address register (figure 26).

- A(0:2) = i This register index designates one out of 8 direct access registers R<sub>i</sub>.
- A3 = XQR This is the execution request bit.
   A(4.7) ASN
- A(4:7) = ASN This is the Auto-Selection Nibble.


Figure 26 : Direct Access Registers.


•  $A8 = \overline{LCS}$ 

This is the latched value of  $\overline{CS}$  input pin.

EF9345 is selected when the following condition is met : ASN = 2 (Hexa) and LCS = 0.

Therefore, EF9345 is mapped in the hexadecimal microprocessor addressing space from XX20 to XX2F, where XX is up to the user. When EF9345 is not selected, its AD bus pins float and no register can be modified.







#### DATA PHASE - REGISTERS.

When EF9345 is selected and while AS input is low, the  $R_{i}$  register is accessed.

R0 designates a write-only COMMAND register or a read-only STATUS register.

R1 to R7 hold the arguments of a command. They are read/write registers.

- R1, R2, R3 are used to transfer the data.
- R4, R5 hold the Auxiliary Pointer (AP).
- R6, R7 hold the Main Pointer (MP).

(see memory organization ; pointer section for pointer structure).

# COMMAND REGISTER.

This register holds a 4-bit command type and 4 bits of orthogonal parameters (see command table).

# Туре

There are 4 groups of command :

- The IND command which gives access to on-chip resources,
- The fixed format character code transfer commands,
- The variable character code handling commands,
- The general purpose commands.

#### Parameters.

- R/W: Direction
  - 1 : to DATA registers (R1, R2, R3) 0 : from DATA registers.
- r: Internal resource index (see figure 27).
- I: Auto-incrementation
  - 1 : with post auto-incrementation

#### Figure 27 : Indirect On-chip Resource Access.

- 0 : without auto-incrementation.
- p: Pointer select 1 : auxiliary pointer 0 : main pointer
- s, s̄ : Source, destination select 01 : source : MP ; destination : AP 10 : source : AP ; destination : MP
- a, a : Stop condition 01 : stop at end of buffer 10 : no stop.

# STATUS REGISTER

This is a read-only, direct access register.


- S7 : BUSY BUSY is set at the beginning of any command execution. It is reset at completion.
- S6 : AI LXm or LXa is set when respectively the main pointer or the auxiliary poin-
- S5 : LX<sub>m</sub> ter holds X = 39 before a possible incrementation.
- S4:LXa\_ The alarm bit S6 is set when LXm or LXa is set and an incrementation is performed after access.
- S3 : Gives the MSB value of R<sub>1</sub>.
- S2 : Gives the vertical synchronization signal state.

This is maskable by the VRM command.

S1 = S0 = 0 Not used.

S3 to S6 are reset at the beginning of any command.

The COMMAND TABLE shows every command able to set, each of these status bits, after completion.



MICROELECTROMICS

NOTES ON COMMAND EXECUTION.

- 1. The execution of any command starts at the trailing edge of DS when (and only when) :
  - EF9345 has been selected,
  - \_ XQR has been set,

at the previous AS falling edge.

This scheme allows loading a command and its argument in any order. For instance, a command, once loaded, may be re-executed with new or partly new arguments.

- At power on, the busy state is undeterminated. It is recommanded to load first a dummy command with XQR = 1 before any effective command.
- 3. While Busy is set, the current command is under execution. Register access is then restricted.

#### Register access with XQR = 0

- Read STATUS is effective.
- Write COMMAND or any other register access are ineffective.

That is to say, the microprocessor reads undetermined values and may not modify a register.

#### Register access with XQR = 1

- Read STATUS or write COMMAND are effective,
- Access to other registers is ineffective.

However, the previous command is aborted and the new command execution launched (with an initial state undetermined for registers and memory locations handled by the aborted command).

#### 4. Execution suspension.

The execution of any command (except VRM, VSM) is suspended during the last and first TV line of an active row. This is because the memory bus cannot be allocated for microprocessor access during this  $104 \ \mu s$  period.

This holds too for internal resource access because on-chip data transfer uses internal data memory bus.

#### IND COMMAND (see figure 27).

This command transfers one byte between R1 and an internal resource. The r parameter designates one on-chip indirect register.

FIXED FORMAT CHARACTER CODE ACCESS : KRF, KRG, KRL KRC

Each of these commands is dedicated to transfer one complete character code between DATA registers and memory. MP is exclusively used.

KRF transfers 24 bits. KRG transfers 16 bits. KRL transfers 12 bits. KRE transfers 8 bits.

Code packing, pointer and data structures are explained in the corresponding character code section.

When auto-incrementation is enabled, MP is automatically updated after access so as to point to the next location. This location corresponds to the next right position on screen. When last position (X = 39) is accessed, LX<sub>m</sub> is set. When last position is accessed with auto-incrementation, alarm is also set. MP is then pointing back at the beginning of the row : there is no automatic Y incrementation.

VARIABLE CODE HANDLING COMMANDS : KRV EXP, CMP, KRE

An overview on these commands is given in "handling the variable codes" (40 char./row section).


KRV uses R5 to point the attribute file.  $LX_a$  is set when this file is full (the last attribute pair has been accessed).



EXP and CMP use MP and R5 in the same way as KRV. Furthermore, R4 points to a working double buffer. These two commands process a whole row buffer and stop either at the end of the row buffer or when the file overflows. In the last case, the alarm bit is set.

KRE uses MP to point to a buffer and R4 to point to a working double buffer. R5 is unused. In other respects, KRE is identical to KRL.

For these commands, R4(5:7) hold the LSB's block dress of the working buffer W.



GENERAL PURPOSE ACCESS TO A BYTE-OCT.

This command uses either MP or AP pointer.

When MP is in use, an overflow yields to a Y incrementation.

MOVE BUFFER COMMANDS : MVB, MVD, MVT.

These are memory to memory commands which use R1 as working register.

MVB transfers a byte from source to destination, post-increments the 2 pointers and iterates until the stop condition is met. MVD and MVT are similar but work respectively with 2 byte word and 3 byte word. That is to say, MVB works on buffers, MVD on double buffers and MVT on triple buffers. If the parameter a = 1, the process stops when either source or destination buffer end is reached. If the parameter a = 0, the process never stops until aborted. In this case, main pointer overflow yields to a Y incrementation in MP. So, a whole block or page may be initialized.

MISCELLANEOUS COMMANDS : INY, VRM and VSM.

INY command increments Y in MP.

VRM and VSM respectively reset and set a vertical synchronization status mask. When the mask is set, status bit S2 remains at 0. When the mask is reset, status S2 follows the vertical sync. state : it is reset for 2 TV lines per frame and stays at 1 during the remaining period. It becomes readable by the micro-processor from the status register. After power on, the mask state is undetermined.



46/50

#### COMMAND TABLE

Туре	Memo		Co	de		P	ara	met	er		Sta	atus				Arg	jume	nts		Execution Tin	ne (1)
Type	Weino	7	6	5	4	3	2	1	0	AI L	Xm	LX.	R17	R1	R2	R3	R4	R5	R6 R7	Write	Read
Indirect	IND	1	0	0	0	R/W		r		0	0	0	0	D	-		-	-	MP	2	3.5
40 Characters - 24 Bits	KRF	0	0	0	0	R/W	0	0	1	X	Х	0	0	С	В	A	-	-	MP	4	7.5
40 Characters - 16 Bits	KRG	0	0	0	0	R/W	0	1	I	Х	Х	0	0	A*	В*	W	-	-	MP	5.5	7.5
80 Characters - 8 Bits	KRC	0	1	0	0	R/W	0	0	1	X	Х	0	0	С	-	-	-	-	MP	9	9.5
80 Characters - 12 Bits	KRL	0	1	0	1	R/W	0	0	1	Х	Х	0	0	С	-	Α	-	-	MP	12.5	11.5
40 Characters Variable	KRV	0	0	1	0	R/W	0	0	I	X	Х	Х	х	С	В	Α	-	XF	MP	(2) 3 + 3 + j	3.5 + 6 * j
Expansion	EXP	0	1	1	0	0	0	0	0	Х	0	Х	0	С	В	Α	PW	XF	MP	(3) < 247	-
Compression	CMP	0	1	1	1	0	0	0	0	X	0	Х	0	С	В	Α	PW	XF	MP	(3) < 402	-
Expanded Characters	KRE	0	0	0	1	R/W	0	0	l	X	Х	0	0	С	В	Α	PW	1 -	MP	4	7.5
Byte	OCT	0	0	1	1	R/W	р	0	1	х	X	Х	0	D	-	-	A	P	MP	4	4.5
Move Buffer	MVB	1	1	0	1	s	s	a	а	0	0	0	0	W	-	_	A	P	MP	(2) 2 + 4. n	-
Move Double Buffer	MVD	1	1	1	0	s	s	ā	a	0	0	0	0	W	-		A	P	MP	(2) 2 + 8. n	-
Move Triple Buffer	MVT	1	1	1	1	s	s	a	a	0	0	0	0	W	-	-	A	Р	MP	(2) 2 + 12. n	-
Clear Page (4) - 24 Bits	CLF	0	0	0	0	0	1	0	1	X	Х	0	0	С	В	Α	-	-	MP	< 4700 (1 K code)	-
Clear Page (4) - 16 Bits	CLG	0	0	0	0	0	1	1	1	X	Х	0	0	Α*	B*	W	-	-	MP	< 5800 (1 K code)	-
Vertical Sync Mask Set	VSM	1	0	0	1	1	0	0	1	0	0	0	0	-	-	-	-			1	-
Vertical Sync Mask Reset	VRM	1	0	0	1	0	1	0	1	-	-	-	-	-	-	-	-	-		1	-
Increment Y	INY	1	0	1	1	0	0	0	0	0	0	0	0	-	-	-	-	_	Y -	2	-
No Operation	NOP	1	0	0	1	0	0	0	1	-	-	-	-	-	-	-	-	-		1	-

(4)

- P : Pointer select 1 : auxiliary pointer
  - 0 : main pointer.
- s, s ; Source, destination 01 : source = MP ; destination = AP 10 ; source = AP ; destination = MP
- a, a : Stop condition
  - 01 : stop at end of buffer 10 : no stop
- r : Indirect register number

- : Not affected : Used as working register PW (Z, YW) : Working buffer : Set or Reset : X File
  - : Pointer incrementation
  - : Data

-

W

х

XF

L

D


MP

AP

- : Main pointer
- : Auxiliary pointer


- (1) Unit : 12 clock periods ( $\approx$  1  $\mu$ s) without possible suspension.
- (2) n : total number of words  $\leq 40$ ; j = 1 for long codes, j = 0 for short codes.
- (3) : Worst case (20 long codes + 20 short codes).
  - : These commands repeat KRF or KRG with Y incrementation when X overflows. When the last position is reached in a row. Y is incremented and the process starts again on the next row

# **INTERFACE WITH EF6801**



#### **MINIMUM APPLICATION WITH 2K X 8 MEMORY**

One page memory terminal in 16-bit fixed format or 24-bit compressed format.



SGS-THOMSON


MICROELECTROMICS

47/

\_\_\_\_\_


# TYPICAL APPLICATION WITH 8 K X 8 DYNAMIC OR PSEUDO-STATIC RAM

Multipage terminal with possibility of multiple user definable character sets.



#### MAXIMUM APPLICATION WITH 16 K X 8 MEMORY

Multipage terminal with user definable character sets and buffer areas.






#### **ORDERING INFORMATION**

Part Number	Package	Character Generator
EF9345PRYYY	DIP40	RYYY
EF9345FNRYYY	PLCC44	RYYY

# PACKAGE MECHANICAL DATA


40 PINS - PLASTIC DIP





# PACKAGE MECHANICAL DATA (continued)

#### 44 PINS - PLASTIC CHIP CARRIER








# TS9347

# SINGLE CHIP SEMI-GRAPHIC DISPLAY PROCESSOR

- SINGLE CHIP LOW-COST CRT CONTROLLER
- UP TO 60 Hz SCREEN REFRESH RATE
- 32 KBYTE DEDICATED MEMORY ADDRES-SING SPACE
- 2 SCREEN FORMATS :
   25 ROWS OF 40 CHARACTERS
   25 ROWS OF 80 CHARACTERS
- ON-CHIP 154 ALPHANUMERIC AND 128 SE-MIGRAPHIC CHARACTER GENERATOR
- EASY EXTENSION OF USER DEFINED AL-PHANUMERIC OR SEMI-GRAPHIC SETS (>1K characters)
- 40 CHARACTERS/ROW ATTRIBUTES : FOREGROUND AND BACKGROUND COLOR, DOUBLE HEIGHT, DOUBLE WIDTH, BLIN-KING, CONCEAL, INSERT
- 80 CHARACTERS/ROW ATTRIBUTES : UNDERLINING, BLINKING, REVERSE, CO-LOR SELECT
- PROGRAMMABLE ROLL-UP, ROLL-DOWN, UPPER OR LOWER SERVICE ROW
- ON-CHIP R, G, B SHIFT REGISTERS
- ANALOG COMPOSITE LUMINANCE SIGNAL OUTPUT
- VERSATILE I/O CONFIGURATION : VIDEO AND SYNC OR GENERAL PURPOSE I/O PORTS
- ADDRESS/DATA MULTIPLEXED BUS DI-RECTLY COMPATIBLE WITH STANDARD MICROCOMPUTERS SUCH A 6801, 6301, 8048, 8051




#### DESCRIPTION

A complete display control unit may be implemented with TS9347 and a single standard memory package. This new advanced CRT controller drastically reduces IC cost and PCB area for low-end color or monochrome terminal.

January 1989

# TYPICAL APPLICATION




#### **PIN CONNECTIONS**

		9347 I R00				9347 2R00		TS9347 CFN/R00
V <sub>ss</sub> [	1		ADM0	v <sub>ss</sub> [	1		ADMO	
V <sub>ssc</sub> [ OE [	2 3		ADM1 ADM2		2 3		ADM1	
WE [	4	37	ADM3	WE [	4	37	] ADM3	JV DD JV DD JASM JV SSC JV SSC JV SSC JADM1 JADM2 JADM2
ASM [	5	36	ADM4	ASM [	5	36	] ADM4	6 6 7 7 7 7 7 7 7 7 7 7 7 7 7
V <sub>DD</sub> [	6	35	ADM5	V <sub>DD</sub> (	6	35	ADM5	Y[7 39]A
Y [	7	34	ADM6		7	34	ADM6	в[8 38] A
в [	8	33	ADM7	в[	8	33	ADM7	R[9 37]A
R [	9	32	AM8	вЦ	9	32	AM8	G[10 36]A
G [	10	31	AM9	G	10	31	] AM9	CLKOUT 11 35 A XTAL 12 34 A
CLKOUT [	11	30	AM10	XTAL [	11	30	AM10	CLK 13 33 A
XTAL	12	29	AM11	CLK [	12	29	] AM11	SYNC IN 14 32 A
CLK [	13	28	AM12	SYNC IN	13	28	AM12	AS[ 15 31] A
SYNC IN [	14	27	AM13	as [	14	27	] AM13	DS[16 30]A
AS [	15	26	AD7	DS [	15	26	] AM14	
DS [	16	25	AD6	R∕₩ [	16	25	] AD7	AD0[18] AD1[20 AD1[20 AD1[22] AD1[22] AD1[22] AD5[22] AD5[22] AD7[23]
R/W	17	24	AD5	ado [	17	24	] AD6	AD0[ NC[ AD1[ AD2] AD2[ AD4[ AD5] AD5[ AD5] AD5[ AD5]
ADO [	18	23	AD4	AD1	18	23	] AD5	
AD1 [	19	22	AD3	AD2	19	22	AD4	
AD2 [	20	21	CS	cs 🛛	20	21	] AD3	



# **BLOCK DIAGRAM**





# PIN DESCRIPTION

All the input/output pins, XTAL and Y excepted, are TTL compatible.

# MICROPROCESSOR INTERFACE

Name	Pin Type	Function	Description
AD (0:7)	I/O	Multiplexed Address/Data Bus	These 8 bidirectional pins provide communication with the microprocessor system bus.
AS	I	Address Strobe	The falling edge of this control signal latches the address on the AD (0:7) lines, the state of the Data Strobe (DS) and Chip Select (CS) into the chip.
DS	I	Data Strobe	When this input is strobed high by AS, the output buffers are selected while DS is low for a read cycle ( $R/W = 1$ ). In write cycle, data present on AD (0:7) lines are strobed by $R/W$ low (see timing diagram 2). When this input is strobed low by AS, $R/W$ gives the direction of data transfer on AD (0:7) bus. DS high strobes the data to be written during a write cycle ( $R/W = 0$ ) or enables the output buffers during a read cycle ( $R/W = 1$ ). (see timing diagram 1).
R/W	I	Read/Write	This input determines whether the internal registers get written or read. A write is active low ("0").
CS		Chip Select	The TS9347 is selected when this input is strobed low by AS.

# MEMORY INTERFACE

Name	Pin Type	Function	Description
ADM (0:7)	I/O	Mutiplexed Address/Data Bus	Lower 8 bits of memory address appear on the bus when $\overline{\text{ASM}}$ is high. It then becomes the data bus when $\overline{\text{ASM}}$ is low.
AM (8:14)	0	Memory Address Bus	These 7 pins provide the high order bits of the memory address.
ŌĒ	0	Output Enable	When low, this output selects the memory data output buffers.
WE	0	Write Enable	This output determines whether the memory gets read or written. A write is active low ("0").
ASM	0	Memory Address Strobe	This signal cycles continuously. Address can be latched on its falling edge.



# VIDEO INTERFACE

Name	Pin Type	Function	Description
R	0	Red/Composite Sync	$^{\ast}$ When TGS <sub>5</sub> = 0, this output delivers the Red component of the video signal. It is low during the H and V blanking intervals. $^{\ast}$ When TGS <sub>5</sub> = 1, this output delivers the composite synchronization signal.
G	0	Green/Insert/Port 1	<ul> <li>* When TGS<sub>4</sub> = TGS<sub>5</sub> = 0, this output delivers the green component of the video signal. It is low during the V and H blanking intervals.</li> <li>* When TGS<sub>4</sub> = 1, this output delivers the Insert attribute. It allows to insert the video signals in another external video for captionning purposes for example. It can also be used as a general purpose attribue or color.</li> <li>* When TGS<sub>5</sub> = 1 and TGS<sub>4</sub> = 0, this pin is a general purpose output port. Its state is programmed by the value of PAT2.</li> </ul>
В	0	Blue/Port 2	<ul> <li>* When TGS<sub>5</sub> = 0, this output delivers the blue component of the video signal. It is low during the V and H blanking intervals.</li> <li>* When TGS<sub>5</sub> = 1, this pin is a general purpose output port programmed by the value of PAT7.</li> </ul>
Y	0	Composite Luminance	This analog output delivers the composite luminance signal with 8 different grey levels plus the synchronization level.
Sync	I	Sync. Input/Input Port	<ul> <li>* When TGS<sub>3</sub> = 1, this input allows to vertically and, if TSG<sub>2</sub>, is set, horizontally synchronize the TS9347 on an external signal.</li> <li>* When TGS<sub>2</sub> = TGS<sub>3</sub> = 0, the logic state of this input may be read by the microprocessor, and acts as a generall purpose input port.</li> <li>* This input must be grounded if not used.</li> </ul>

# OTHER PINS

Name	Pin Type	Function	Description
CLK XTAL	I/O	Crystal/Clock Input Crystal Output	These pins allow to connect a crystal to generate the input frequency from 12 to 15 MHz. If an external signal is used, it must be applied on CLK input, XTAL is left unconnected.
CLKOUT	0	Clock Output	When internal oscillator is used, this pin provides a TTL compatible oscillator output for general operation.
Vss	S	Power Supply	Ground.
V <sub>DD</sub>	S	Power Supply	+ 5 V
V <sub>SSC</sub> V <sub>DDC</sub>	S	Power Supply Power Supply	These pins provide separate 0 V and 5 V power supply for the Y analog converter, allowing éasier noise reduction.



#### FUNCTIONAL DESCRIPTION

The TS9347 is a low cost, semigraphic, CRT controller.

The TS9347 displays up to 25 rows of 40 characters or 25 rows of 80 characters, including either an upper or lower service row.

The on-chip character generator provides a standard,  $5 \times 7$ , character set and standard semigraphic sets.

More user definable (8x10) alphanumeric or semigraphic sets may be mapped in the 32 K x 8 private memory addressing space.

These user definable sets are available only in 40 characters per row format.

#### MICROPROCESSOR INTERFACE

The TS9347 provides an 8-bit, address/data multiplexed, microprocessor interface.

It is directly compatible with popular (6801, 8048, 8051, 8085....) microprocessors.

#### REGISTERS

The microprocessor directly accesses 8 registers :

- R0 : Command/status register
- R1 : R2, R3 : Data registers
- R4, R5 Each of these register pairs points into R6, R7 the private memory.

Through these registers, the microprocessor indirectly accesses the private memory and 5 more registers :

- ROR, DOR : Base address of displayed page memory and of user external character generators.
- PAT, MAT, TGS : Used to select the I/O configuration, the page attributes and format, and to program the timing generator options.

#### PRIVATE MEMORY

The user may partition the 32 K x 8 private memory addressing space between :

- pages of character codes (2 K x 8 or 3 K x 8),
- external character generators,
- general purpose user area.

Many types of memory components are suitable :

- ROM, DRAM or SRAM,
- 2 K x 8, 8 K x 8, 16 K x 4, 32 K x 8 organization,
- Modest 400 ns cycle time and 240 ns access time is required.

#### 40 CHARACTERS PER ROW : CHARACTER CODE FORMATS AND ATTRIBUTES

Once the 40 characters per row format has been selected, one character code format out of two must be chosen :

- 24-bit format
  - All the attributes are provided in parallel.
- 16-bit format : Some parallel attributes, others are latched.

The 16-bit fixed format is compatible with EF9345 CRT controller.

Character attributes provided :

- Back ground and foreground color (3 bits each),
- Double height, double width,
- Blinking,
- Reverse,
- Underlining,
- Conceal,
- \_ Insert,
- 11 x 100 user definable character generator in memory.

#### 80 CHARACTERS PER ROW FORMAT : CHA-RACTER CODE FORMAT AND ATTRIBUTES

Two character code formats are provided :

- Long (12 bits) with 4 parallel attributes :
  - \_ Blinking,
  - \_ Underlining,
  - Reverse,
  - Color select
- Short (8 bits) : no attributes.

#### TIMING GENERATOR

The whole timing is derived from a 12 to 15 MHz on chip oscillator.

The RGB outputs are shifted at 8 to 10 MHz for the 40 character/row format and at 12 to 15 MHz for the 80 character/row.

The timing generator allows different display modes :

- Interlaced or not
- Master or slave synchronization.

#### VIDEO OUTPUT

The video output is always available as a composite luminance signal on the analog output Y; the logic R, V, B, Syncout and Insert components may be selected on the RGB output pins.




#### MEMORY ORGANIZATION

LOGICAL AND PHYSICAL ADDRESSING

The physical 32 Kbyte addressing space is logically partitioned by the TS9347 into 40-byte buffers (Figure 1). More precisely, a logical address is given by an X, Y, Z triplet where :

- X = (0 to 39) points to a byte inside a buffer,
- Y = (0,8 to 31) points to a buffer a 1 Kbyte block,
- Z = (0 to 31) points to a block.

Figure 1 : Memory Row Buffer.



#### POINTERS


Each X, Y, and Z component of a logical address is binary encoded and packed in two 8-bit registers. Such a register pair is a pointer (Figure 2). TS9347 contains two pointers :

- R6, R7 : main pointer
- R4, R5 : auxiliary pointer.

Both pointers have the same format. R7 (resp. R5) holds the X component and the two LSB's of the Z component. R6 (resp R4) holds the Y component and the three MSB's of the Z component. This package induce a partitionning of Z in 8 districts of 4 blocks each.

Logical to physical translation is performed on chip following Figure 4 scheme.





#### DATA STRUCTURES IN MEMORY

A page is a data structure displayable on the screen up to 25 rows of characters. According to the character code format, each row on the screen is associated with 2 (or 3) 40-byte buffers. This set of 2 (or 3) buffers constitutes a row buffer (Figure 1). The buffers belonging to a row buffer must meet the fol-



lowing requirements :

- they have the same Y address,
- they have the same district number,
- they lie at 2 (or 3) successive (modulo 4) block addresses in their common district.

Consequently, a row buffer is defined by its first buffer address and its format.

- A Page is a set of successive row buffers :
- with the same format,
- with the same district number,
- with the same block address of first buffer. This block address must be even.
- Iying at successive (modulo 24) Y addresses.

Consequently, a page should not cross a district boundary. General purpose memory area may be used but should respect the buffer or row buffer structure. See Figure 2 for pointer incrementation implied by these data structures.

#### MEMORY TIME SHARING (see Figure 3)

The memory interface provides a 500 ns cycle time at Fin = 12 MHz. That it to say a 2 Mbyte/s memory bandwidth is shared between :

- reading a row buffer from memory to load the internal row buffer (up to 120 bytes once each row),
- reading user defined characters slices from memory (1 byte each µs),
- indirect microprocessor read or write operation,
- refresh cycles to allow DRAM use, with no overhead.

A fixed allocation sheme implements the sharing.

#### Notes on Figure 3.


1. Dumming cycles are read cycles at dummy addresses.

2. RFSH cycles are read cycles performed by an 8-bit auto-incrementing counter. Low order address byte ADM (0:7) cycles through its 256 states in less than 1 ms.

3. The microprocessor may indirectly access the memory once every  $\mu$ s, except during the first and the last line of a row, when the internal buffer must be reloaded.


During these lines, no microprocessor access is provided for  $104 \ \mu s$ ; this holds too when no user defined character slices are addressed.











# SCREEN FORMAT AND ATTRIBUTES OUTPUTS CONFIGURATION

The screen format and attributes are programmed through 5 indirectly accessible registers : ROR, TGS, PAT, MAT, and DOR. IND command allows accessing to these registers. TGS is also used to select the timing generator options (see Screen Format Table).

ROW AND CHARACTER CODE FORMAT : TGS (6:7)

Two row formats and 4 character code formats are available but cannot be mixed in a given screen.

TIMING GENERATOR AND CONFIGURATION OPTIONS : TGS (1:5)

**TGS1 = 0** : noninterlaced mode, 312 lines/frame.

**TGS1 = 1** : interlaced mode, 312.5 lines/frame.

TGS (2,3) : input synchronization configuration.

The SYNC input may be interpreted as a synchronization signal or as a general purpose input port, which state can be read by the microprocessor in the status register (bit 2). Alternatively, the vertical synchronization output from the timing generator can be read in the same register.

The composite incoming SYNC IN signal is separated into two internal signals :

- Vertical Synchronization In (VSI)
- Horizontal Synchronization In (HSI)

**TGS3 = 1** enables VSI to reset the internal line count : SYNC IN input is sampled at the beginning of the active area of each line. When the sample transits from 0 to 1, the line count is reset at the end of the current line.

**TGS3 = TGS2 = 1** enables HSI to control an internal digital PLL : HSI and on-chip generated H. SYNC OUT are considered as in phase if their leading edges match at plus or minus 1 clock period. When they are out of phase, the line period is lenghtened by 1 clock period (80 ns at 12 MHz).

Screen Format Table resumes the different combinations.

TGS (4,5) : output configuration

Three output pins may be configured to output either video signals or general purpose output ports. The Screen Format Table summarizes the possible configurations, with the following definitions :

R, V, B : Red, Green and Blue Video components

- : Insert signal
- HVS : Composite H and V synchro output
- P1, P2 : General purpose output ports

PAT2 gives the value of P1, PAT7 gives the value of P2 : a logical "1" will cause a "high" on the corresponding output, while a "0" results in a "low".



L

## SCREEN PARTITION, PAGE POINTER ROR (see top of the Screen Format Table)

The screen is partitioned in three areas :

The margin

The service row

\* The bulk or remaining rows

 $\mathsf{MAT}$  (0:3) declares the color of the margin and the value IM of its insert attribute.

DOR7 and ROR register point to the page to be displayed : DOR7 gives the MSB of the Z address, ROR (7:5) three next bits, the LSB is implicitly ZO = 0 (the page block address must be even). YOR (= ROR (4:0)) gives the first row to be displayed at the top of the bulk area. The next row buffers to be displayed are fetched sequentially by incrementing the Y address (modulo 24). This address never gets out of the origin block. Incrementation of YOR by the microprocessor yields a roll up.

#### SERVICE ROW : TGSO ; PATO

The 10 scan line service row can be displayed at the top or the bottom of the screen, depending on the value of TGSO. The service row is fetched from the origin block at Y = 0; it does not roll; it may be disabled by PATO = 0; it is then displayed as a margin extension.

#### BULK : PAT1 ; MAT7

The bulk is displayed for 240 scan lines. Each row buffer is usually displayed for 10 scan lines. However, MAT7 = 1 doubles this figure : then every character appears in double height (double height characters are quadrupled).

PAT1 = 0 disables the bulk. When disabled, the corresponding scan lines are displayed as a margin extension.

#### CURSOR : MAT (4:6)

To be displayed with the cursor attribute, a character must be pointed by the main pointer (R6, R7) and MAT6 must be set. The cursor attributes are given by MAT (4,5):

Complementation :

The R, G, B or each pixel is logically negated :

- $R, G, B \rightarrow \overline{R}, \overline{G}, \overline{B}$
- Underline :

The underline attribute is negated

Flash :

The character is periodically displayed with, then without the cursor attribute  $(50\%/50\% \approx 1 \text{ Hz})$ .

FLASH ENABLE (PAT 6) - CONCEAL ENABLE (PAT3)

Any character flashing attribute is a "don't care" when PAT6 = 0. When PAT6 = 1, a character flashes if its flashing attributes is set. It is then periodically displayed as a space  $(50\%/50\% \approx 0.5 \text{ Hz})$ .

PAT3 is a 'don't care" for 80 char./row formats. When any 40 char./row format is in use :

\* if PAT3 = 0, the conceal attribute of any character is a "don't care"

\* if PAT3 = 1, the conceal attribute of each character is interpreted : a concealed character appears as a space on the screen.



#### **INSERT MODES : PAT (4:5)**

These modes make sense only if the insert signal I is available on the G pin, that is to say when TGS4 = 1.

During retrace, margin and extended margin periods, the I signal outputs the value of the insert margin attribute : I = IM = MAT3.

During active line period, the I output is controlled by the insert mode, and I1 and I2, the insert attributes of each characters. The I output may have several uses : (See figure below).

VIDEO OUTPUT DURING ACTIVE PERIODS


\* As a margin/active area signal in the Active Area Mark mode

As a character per character marker signal in the Character Mark mode

As a video mixing signal in the other modes, provided that the TS9347 has been vertically and horizontally synchronized with an external video source : the I output allows mixing TS9347 video output (I = 1) and external video signal (I = 0). This mixing may occur for the complete character window (Boxing mode) or only for the foreground pixels (Inlay mode).


#### Insert Mode 11 12 Char. Level Pixels I. Video Output Comments Active Area Mark \_\_\_\_ \_ 1 Unchanged Character Mark 0 0 \_\_\_\_ Unchanged 1 \_ 1 Unchanged \_ 0 0 Inlay Black Non Insert -----1 \_ Background 0 Black 1 \_ Foreground 1 Unchanged Inlaid Boxing and Inlay 0 0 Black Non Inserted \_ 1 0 1 Unchanged Boxed 1 1 Background 0 Black 1 Foreground 1 Unchanged Inlaid 1

#### SCREEN FORMAT TABLE



SGS-THOMSON MICROELECTRONICS

#### SCREEN FORMAT TABLE (continued)



#### 40 CHAR/ROW CHARACTER CODES

To display pages in 40 character per row format, one out of two character code formats must be selected :

Long (24 bits) code : all parallel attributes.

Short (16 bits) code : mix of parallel and latched attributes.

Short codes are translated into long codes by the TS9347 during the internal row buffer loading process. The choise of the character code format is obviously a display flexibility/memory size trade off, left up to the user.

#### LONG CODES

This is the basic 40 char/row code. Each 8 pixel x 10 lines character window on the screen is associated with a 3-byte code in memory, namely the C, B,

and A bytes (Figure 5). A row on the screen is associated with a 120 byte row buffer in memory.

#### 3-byte code structure

1. C7 is a don't care. Up to 128 characters may be addressed in each set. Each user definable set holds only 100 characters : C-byte value ranges from 00 to 03 and 20 to 7F (hexa).


2. B (3:7) give the type and the set number of the character.

3. When I2, U, L are not programmable, the default value of these attributes is 0.

4. Character code byte A defines a two color set giving directly (Figure 6) the two values (B1, G1, R1) and (B0, G0, R0) respectively affected to the 1's and the 0's of the character pattern. The negative attribute, when set, exchanges the two values.



Figure 5: 40 Character Long Codes.



	Туј	be and B (3:7)			Number of Character Per Set	Set	Set	Cell
B7	B6	B5	B4	B3	C (0:6)	Name	Туре	Location
0	12 12	1	0 1	L	128 STANDARD MOSAIC 32 COMPLEMENT. CELLS	G10 GOE	SEMI GRAPH	ON CHIP
	12	0	U	L	128 ALPHANUMERICS	G0	ALPHA	ROM
1	0	0	U	L	100 ALPHA UDS	G'0		
	0	4	0	L	100 SEMI-GRAPHIC UDS	G'10		
		'	1	L	100 SEMI-GRAPHIC UDS	G'11	GRAPH	EXTERNAL
	1	Х	Х	Х	800 SEMI-GRAPHIC UDS	Q0:7		RAM

L = Double width

U = Underlined

Note 1 : Double height, double width : a correct operation assumes that the same character code had been repeated in the page memory (Twice for double height or double width, four times for double size).

2 : Double height : each slice of the character is repeated : twice to get a 8 x 20 pattern. However for the alphanumeric characters, these scheme is slightly different : the upper slice (SN = 0) is tripled, the next (SN = 1 to 8) are doubled, and the last (SN = 9) is displayed only once.



Figure 6 : Coloring a Character.

в	G	R	Color Value
0	0	0	BLACK
0	0	1	RED
0	1	0	GREEN
0	1	1	YELLOW
1	0	0	BLUE
1	0	1	MAGENTA
1	1	0	CYAN
1	1	1	WHITE

#### SHORT CODES


These 16-bit codes achieve memory saving whith some penalties :

<sup>\*</sup> Q0 to Q7 and GOE cannot be reached.

\* Some attributes are latched and can be changed only while displaying a space (delimitor code).

#### HANDLING SHORT AND LONG CODES

Figure 7 : Shifting a Slice.




They are fully compatible with EF9345 (binary code and display interpretation) if the I2 attribute is given the value 0.

Figure 10 gives the short to long translation process which occurs for each row - while loading the internal row buffer - before display.


The TLM, TLA, TSM, and TSA, commands allow an easy X, Y random or an X sequential access to/from the microprocessor from/to a memory row buffer.

Figure 8 : Long Codes in Memory Triple Row Buffer.



- SGS-THOMSON Microelectronics








TS9347

Figure 10 •• Fixed Short Code ಕ Fixed Long Code Translation.



#### NOTES

#### 1/ Translation process

The translation process operates through 3 elementary operations :

- Field-to-field : a character code or an attribute value (i.e : Co, flashing) is directly loaded from short to long code.
- Field-to-constant the decoding of a short code forces the value of the equivalent long code attribute. For example, semigraphic short characters forces normal size
   (H = 0, L = 0) attributes.
- Latched attributes : at the beginning of each row, these attributes are reset (no underline, not concealed, no insert, black background). Then, they keep their current va ue until modified by either a field to field or field to constant operation.

#### 2/ Insert attribute

I2 is interpreted both in G'0 and G'10, contrary to long code mode.

16/42


3


SGS-THOMSON MICROELECTRONICS

#### USER DEFINED CHARACTER GERATOR IN MEMORY : DOR REGISTER

With 40 char./row, the elementary window dimensions on the screen are 10 slices x 8 pixels. Thus,

a character cell holds 10 bytes in memory and 4 character cells are packed in one 40-byte buffer (Figure 11).








The cells of one given character set should be layed in one block.

Up to 100 character cells may be addressed in each set.

The location in memory, where to fetch the sets in use, are declared by DOR register (Figure 12).

Figure 12 : Uds Fetch to Display.

For each type of set, it gives the MSB(s) of the Z block address. TS9347 reads the Z LSB(s) in the B byte of the (equivalent) long code. As usual, the character code is read in the C byte. SN is derived from the scan line rank in the row and the double height status.





#### LOADING USER DEFINED CHARACTER SET

Before loading a character set into RAM, the user must

- Assign a name to the set : G'0, G'10, G'11, or Q0-7
- Assign a character number to each character belonging to this set. Character numbers range from 0 to 3 and 32 to 127.
   It is binary coded into 7 bits C (0.6) C (0.6) will be loaded later into a C byte character code in order to display the character.
- A pointer to a character slice in memory is then manufactured from


- the character number C (0.6)
- the slice number SN (0.3)
- $\ \ \,$  the bloc number assigned to the set Z (0.4)

Note : Different sets may be mixed in the same block, as long as the character have different code numbers.

Figure 13 shows how to proceed with the auxiliary pointer and the TBM and TBA commands.

Note : The main pointer may be also used. When sequentielly accessing slices of a given character, auto incrementation is helpless.

Figure 13 : Accessing a Character Slice in Memory using TBA Command.



#### ON-CHIP CHARACTER GENERATOR

- G0 and GOE are common to 40 and 80 char./row modes (Figure 14 and Figure 23).
- G10 is the standard mosaïc set for videotex (Figure 15).
- GOE cannot be reached from the 16 bit short codes (Figure 16).

#### DISPLAYING THE ATTRIBUTES

1. For normal operation, a double height and/or double width character must be repeated in memory in two successive Y and/or X positions. The user may otherwise freely mix any character size.

2. The attributes are logically processed in the following order :

- Underline or underline cursor : foreground forced on the last slice (SN = 9).
- $\blacksquare$  Flash : background periodically forced on the whole window ( $\approx 0.5~\text{Hz}).$  The phase depends on the negative attribute.
- Conceal : background forced permanently on the whole window. A concealed character neither blinks nor is underlined.
- Negative : exchange the background and foreground color values when set.
- Coloring.
- Complemented cursor mode.
- Insert : black color forced when required.
- 3. Basic pixel shift frequency :  $f_{\text{CLK}} \ge 2/3 = 8$  to 10 MHz



20/42

0	0	0	1			HITT				
0	0	1	0						P	
0	o	1	1							
0	1	O	0							
0	1	O	1							
0	1	1	0				<b>F</b>			
0	1	1	1							
1	o	0	0							
1	o	0	1							
1	o	1	0							
1	o	1	1			B2				
1	1	0	0		X					
1	1	0	1					Ħ		
1	1	1	0							
		1								

Figure 14 : Go Alphanumeric Character Set in 40 Character/Row Mode-TS9347.

ETTER:

**HIII** 

HIIII

C6

C5

C4

Ħ



tornut


₿

Œ

E88TS9347-16

ŦŦ

C3 C2 C1 CO



SGS-THOMSON

MICROELECTRONICS

**لرك**ا

Figure 15 : G<sub>10</sub> Semigraphic Character Set.

Figure 16 : GOE Ex	tension Character	Set.
--------------------	-------------------	------

				C5	0	0		
				C4	0	1		
С3	C2	C1	CO			<u>.</u>		
0	0	0	o					
0	o	0	1					
0	0	1	o					
0	0	1	1					
0	1	0	0					
0	1	o	1					
0	1	1	0					
0	1	1	1					
1	0	0	0					
1	0	0	1					
1	0	1	0.					
1	0	1	1.					
1	1	0	0					
1	1	0	1					
1	1	1	0					
1	1	1	1	]			.E88	3TS9347-18




#### 80 CHAR / ROW CHARACTER CODES

To display pages in 80 character per row format, one of two character code formats must be selected :

Long (12 bits) code : 4 parallel attributes

Figure 17: 80 Char/Row Character Code.



#### LONG CODES

Each 6 pixels x 10 lines character window on the screen is associated with a 12-bit code in memory, namely a C byte and an attribute nibble A (Figure 17).

#### SHORT CODES

They are derived from the long code by giving a 0 implicit value to each bit of the A nibble positive, not underlined, not flashing.

#### PACKING THE CODES IN MEMORY

Long codes are paired. A pair is packed in a 3-byte word. Therefore, the 80 codes of a row fill a 120byte row buffer (Figure 18). The left most position on the screen is even. Its corresponding C byte is at the beginning of the first buffer. The next position on the screen is odd. Its corresponding C byte is at the beginning of the second buffer. Both nibbles are

Figure 18: 80 Char / Row Code Packing.

Short (8 bits) code : no attribute.

Both formats address the on-chip  $G_0$  and GOE sets (154 characters 6 x 10) sets. None allows UDS addressing.

	od C6	e C 5	Set	Name	Location
0	0	0	128		ON CHIP
-	0	1	Alphanumeric	G <sub>0</sub>	ROM
-	1	0	Alphanumenc		
-	1	1	Characters		
1	0	0	26 Extension	GOE	


packed in the third buffer. With short codes, the same scheme yields 80-byte row buffers.

#### ACCESS TO THE CODES IN MEMORY


KRL command transfers 12 bits from/to the R1 and R3 registers to/from memory. The read modify write operation, necessary to write the A nibble in memory, is automatically performed provided that the A nibble is repeated in the R3 register (Figure 19). Dedicated auto-incrementation is also performed when required.

KRS command does a similar job the short codes (Figure 20).


A very simple scheme allows the microprocessor to transcode an horizontal screen location into a pointer (Figure 21). The joint use of this scheme with the dedicated command alleviates all the packing/unpacking troubles.




SGS-THOMSON





#### Figure 19 : KRL Command : Sequential Access to Long Codes.












DISPLAYING THE ATTRIBUTES : DOR REGISTER

Short code character are not flashing, not underlined and "positive".

The attributes are processed in the following order :

- Underline or underlined cursor : foreground is forced on the last slice (SN = 9).
- Flash : background is periodically (0.5 Hz 50%) forced on all the window. The phase depends on the negative attribute.
- Color select : a "positive" character is displayed with a background color same as the margin co-



The pixel shift frequency is f<sub>CLK</sub> (12 to 15 MHz)

lor. The foreground color is selected in DOR register by the D attribute.

- Negative : when the character is negative, background and foreground colors are exchanged. In complemented CURSOR position, these colors are complemented.
- Insert : The D attribute selects one insert value in DOR register. This attribute is then processed up to the current insertion mode (see screen format and attribute insert section).

D	N	Backgnd Color	Foregnd Color	i
0	0	С <sub>м</sub> С <sub>0</sub> С <sub>м</sub> С <sub>1</sub>	Co	i0
0	1	Co	CM	iO
1	0	См	C1	i1
1	1	C <sub>1</sub>	С₀ См С₁ См	i1

E88TS9347-24



#### Figure 22 : GOE Alphanumeric Character Set in 80 Character/Row Mode - TS9347.



E88TS9347-25

#### MICROPROCESSOR ACCESS COMMANDS

A microprocessor bus cycle may transfer one byte from/to the microprocessor to/from a directly addressable register. These registers provide an indirect access :

- to/from 5 on-chip indirect registers : ROR, DOR, MAT, PAT and TGS.
- to/from the dedicated memory.

Due to address/data multiplexing, a bus cycle is a 2 phase process (see Timing diagram 1 or Timing diagram 2).

#### ADDRESS PHASE

The falling edge of AS latches the AD (0.7) bus state and  $\overline{CS}$  signal into the temporary A address register (Figure 23).

- A (0:2) = i This register index designates one out of 8 direct access registers R<sub>i</sub>.
- A3 = XQR
   This is the execution request bit.
   A (4:7) = ASN

This is the Auto-Selection Nibble.


Figure 23 : Direct Access Registers.




This is the latched value of  $\overline{CS}$  input pin.

TS9347 is selected when the following condition is met : ASN = 2 (Hexa) and  $\overline{LCS}$  = 0.

Therefore, TS9347 is mapped in the hexadecimal microprocessor addressing space from XX20 to XX2F, where XX is up to the user. When TS9347 is not selected, its AD bus pins float and no register can be modified.





#### DATA PHASE - REGISTERS

When TS9347 is selected and while AS input is low, the  $R_i$  register is accessed.

R0 designates a write-only COMMAND register or a read-only STATUS register.

R1 to R7 hold the arguments of a command. They are read/write registers.

- R1, R2, R3 are used to transfer the data.
- R4, R5 hold the Auxiliary Pointer (AP).
- R6, R7 hold the Main pointer (MP).

(See memory organization ; Pointer section for pointer structure).

#### COMMAND REGISTER

This register holds a 4-bit command type and 4 bits of orthogonal parameters (see COMMAND TA-BLE).

#### Туре

There are 3 groups of command :

The IND command which gives access to on-chip resources,



- The character code transfer commands,
- The general purpose commands.

Parameters

- R/W : Direction 1 : to DATA registers (R1, R2, R3)
  - 0 : from DATA registers.
  - r : Internal resource index (see Figure 24)
  - I : Auto-incrementation 1 : with post auto-incrementation
    - 0 : without auto-incrementation.
  - p : Pointer select
    - 1 : auxiliary pointer
    - 0 : main pointer
- s, s̄ : Source, destination select 01 : source : MP ; destination : AP 10 : source : AP : destination : MP
- a, a : Stop condition
  - 01 : stop at end of buffer 10 : no stop.


#### STATUS REGISTER

This is a read-only, direct access register.

S7: BUSY BUSY is set at the beginning of any command execution. It is reset at completion. LX<sub>m</sub> or LX<sub>a</sub> is set when respectively the main pointer or the auxi-S6 : AI liary pointer holds X = 39 before S5 : LXm a possible incrementation. S4 : LXa The alarm bit S6 is set when LX<sub>m</sub> or LX<sub>a</sub> is set and an incrementation is performed after access. S2 : Gives the vertical synchronization signal state, or the input port value. This is maskable by the VRM command. In this case, its values is 0. S3 = S1 = S0 = 0 Not used.


S3 to S6 are reset at the beginning of any command.

The COMMAND TABLE shows every command able to set, each of these status bits, after completion.



\* Note : A slice in 40C only can be read from the internal character generator. The slice address must be initialized in R6, R7.

#### Figure 24 : Indirect on-chip Ressource Access.





#### NOTES ON COMMAND EXECUTION

1. The execution of any command starts at the trailing edge of DS when (and only when) :

- TS9347 has been selected,
- \_ XQR has been set,

at the previous AS falling edge.

This scheme allows loading a command and its argument in any order. For instance, a command, once loaded, may be re-executed with new or partly new arguments.

2. At power on, the busy state is undeterminated.

It is recommanded to load first a NOP command with XQR = 1 before any effective command.

3. While Busy is set, the current command is under execution. Register access is then restricted.

Register access with XQR = 0

- Read STATUS is effective.
- Write COMMAND or any other register access are ineffective.

That is to say, the microprocessor reads undertermined values and may not modify a register.

#### Register access with XQR = 1

- Read STATUS or write COMMAND are effective,
- \_ Access to other registers is ineffective.

However, the previous command is aborted and the new command execution launched (with an initial state undetermined for registers and memory locations handled by the aborted command).

#### 4. Execution suspension

The execution of any command (except VRM, VSM) is suspended during the last and first scan line of an active row. This is because the memory bus cannot be allocated for microprocessor access during this 208 memory cycle period. This holds too for internal resource access because on-chip data transfer uses internal data memory bus.

IND COMMAND (see figure 24)

This command transfers one byte between R1 and an internal resource. The r parameter designates on on-chip indirect register.

CHARACTER CODE ACCESS, TLM, TLA, TSM, TSA,KRL, KRS.

Each of these commands is dedicated to transfer one complete character code between DATA registers and memory.

TLM, TLA transfers 24 bits with Main/Auxiliary Pointer

TSM, TSA transfers 16 bits with Main/Auxiliary Pointer

KRL transfers 12 bits with Main Pointer

KRS transfers 8 bits with Main Pointer

Code packing, pointer and data structures are explained in the corresponding character code section.

When auto-incrementation is enabled, MP or AP is automatically updated after access so as to point to the next location.

This location corresponds to the next right position on screen. When last position (X = 39) is accessed,  $LX_m$  is set. When last position is accessed with autoincrementation, alarm is also set. MP or AP is then pointing back at the beginning of the row : there is no automatic Y incrementation.

#### GENERAL PURPOSE ACCESS TO A BYTE -TBM, TBA

This command uses either MP or AP pointer.

When MP is in use, an overflow yields to a Y incrementation.

#### MOVE BUFFER COMMANDS : MVB, MVD, MVT

These are memory to memory commands which use R1 as working register.

MVB transfers a byte from source to destination, post-increments the 2 pointers and iterates until the stop condition is met. MVD and MVT are similar but work respectively with 2 byte word an 3 byte word. That is to say, MVB works on buffers, MVD on double buffers and MVT on triple buffers. If the parameter a = 1, the process stops when either source or destination buffer end is reached. If the parameter a = 0, the process never stops until aborted. In this case, main pointer overflow yields to a Y incrementation in MP. So, a whole block or page may be initialized.


## MISCELLANEOUS COMMAND : INY, VRM and VSM

INY command increments Y in MP.


VRM and VSM respectively reset and set a vertical synchronization status mask. When the mask is set, status bit S2 remains at 0. When the mask is reset, status S2 follows the vertical sync. state : it is reset for 2 TV lines per frame and stays at 1 during the remaining period. It becomes readable by the microprocessor from the status register. After power on, the mask state is undetermined.



#### **REGISTER – MAP**



#### **REGISTER – MAP** (continued)





Туре	Memo		Co	de		P	ara	mete	ər		Statu	IS			Arg	uments		Execution Tim	e (1)
iype	menio	7	6	5	4	3	2	1	0	AI	LX,	LX.	R 1	R 2	R 3	R4 R5	R6 R7	Write	Read
Indirect	IND	1	0	0	0	R/W	-	r	-	0	0	0	D	-	-		MP	2	3.5
40 Characters - 24 Bits	TLM	0	0	0	0	R∕₩	0	0	1	X	Х	0	С	В	Α		MP	4	7.5
40 Characters - 24 Bits	TLA	0	0	1	0	R/W	0	1	1	X	0	Х	С	В	Α	AP	-	4	7.5
40 Characters - 16 Bits	TSM	0	1	1	0	R∕₩	0	0	1	X	Х	0	Α*	B*	-		MP	3	5.5
40 Characters - 16 Bits	TSA	0	1	1	1	R/W	0	0	1	X	0	Х	Α*	B*	-	AP	-	3	5.5
80 Characters - 8 Bits	KRS	0	1	0	0	R/W	0	0	1	X	Х	0	С	-	-		MP	9	9.5
80 Characters - 12 Bits	KRL	0	1	0	1	R/W	0	0	0	X	Х	0	С	-	Α		MP	12.5	11.5
Byte	TBM	0	0	1	1	R/W	0	0	1	X	Х	0	D	-	-		MP	4	4.5
Byte	TBA	0	0	1	1	R/W	1	0	1	X	0	Х	D	-	-	AP	-	4	4.5
Move Buffer	MVB	1	1	0	1	S	s	a	а	0	0	0	W	-	-	AP	MP	(2) 2 + 4.n	-
Move Double Buffer	MVD	1	1	1	0	s	s	a	a	0	0	0	W	-	-	AP	MP	(2) 2 + 8.n	-
Move Triple Buffer	MVT	1	1	1	1	s	s	a	а	0	0	0	W	-	-	AP	MP	(2) 2 + 12.n	-
Clear Page (4) - 24 Bits	CLL	0	0	0	0	0	1	0	1	X	Х	0	С	В	Α		MP	< 4700 (1 K code)	-
Clear Page (4) - 16 Bits	CLS	0	1	1	0	0	1	0	1	X	Х	0	Α*	B*	-		MP	< 3500 (1 K code)	-
Vertical Sync Mask Set	VSM	1	0	0	1	1	0	0	1	0	0	0	-	-	-		-, -	1	-
Vertical Sync Mask Reset	VRM	1	0	0	1	0	1	0	1	0	0	0	-	-				1	-
Increment Y	INY	1	0	1	1	0	0	0	0	0	0	0	-	-	-		Y –	2	
No Operation	NOP	1	0	0	1	0	0	0	1	-	-	-	-	-	-			1	-

(2)

- s. s : Source, Destination 01 : Source = MP ; Destination = AP 10 : Source = AP ; Destination = MP a, a : Stop Condition 01 : Stop at End of Buffer
- : Not Affected

: Used as Working Register : Set or Reset Buffer w X

: Pointer Incrementation

: Data

D

ΜP : Main Pointer

10 : No Stop : Indirect Register Number r

AP : Auxiliary Pointer

Unit : 12 clock periods ( $\approx$  1  $\mu s)$  without possible suspension. n : Total Number of Words  $\leq$  40 (1)

TS9347

ίŝ These commands repeat TLM or KRO with Y incrementation When X overflows. When the last position is reached in a row Y is incremented and the progress starts again on the next row these command stop only. They can also be used to initialize the page 80 char/row by writing character pairs

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>cc</sub> .	Supply Voltage	0.3 to 7.0	V
Vin*	Input Voltage	0.3 to 7.0	V
TA	Operating Temperature Range	0 to 70	°C
Tstg	Storage Temperature Range	- 55 to 150	°C
P <sub>Dm</sub>	Max Power Dissipation	0.75	w


\* With respect to Vss.

Stresses above those hereby listed may cause permanent damage to the device. The ratings are stress ones only and functional operation of the device at these or any conditions beyond those indicated in the operations (sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Standard MOS circuits handling procedure should be used to avoid possible damage to the device.

## **ELECTRICAL OPERATING CHARACTERISTICS** V<sub>CC</sub> = 5.0 V $\pm$ 5 %, V<sub>SS</sub> = 0, T<sub>amb</sub> = 0 to 70 °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5	5.25	V
VIL	Input Low Voltage	- 0.3	- ·	0.8	V
V <sub>IH</sub>	Input High Voltage CLK (external CLK) Other Inputs	2.2 2	-	V <sub>CC</sub> V <sub>CC</sub>	V -
l <sub>in</sub>	Input Leakage Current	-	-	10	μA
V <sub>OH</sub>	Output High Voltage (I <sub>load</sub> = 500 μA)	2.4	-	-	v
V <sub>OL</sub>	Output Low Voltage I <sub>load</sub> = 4 mA : AD (0:7), ADM (0:7) I <sub>load</sub> = 1 mA : Other Outputs Except Y	-	-	0.4	v
PD	Power Dissipation	-	350	500	mW
Cin	Input Capacitance	-	-	15	pF
I <sub>TSI</sub>	Three State (off state) Input Current	-	-	10	μA
t <sub>start</sub>	Crystal Oscillator Start Time	-	-	1	ms

#### **ON CHIP OSCILLATOR**



#### **TYPICAL CRYSTAL PARAMETERS**

E88TS9347-31




#### MEMORY INTERFACE

 $V_{CC} = 5.0 V \pm 5 \% T_{amb} = 0^{\circ} \text{ to } + 70 \%$ Clock : Duty Cycle 40 to 60 % ; t<sub>r</sub>, t<sub>f</sub> < 5 ns V<sub>IH</sub> = 2.2 V Reference Levels : V<sub>IL</sub> = 0.8 V and V<sub>IH</sub> = 2 V, V<sub>OL</sub> = 0.4 V and V<sub>OH</sub> = 2.4 V

ldent.		<b>_</b>	F <sub>in</sub> = 1	2 MHz	F =	1/T		
Number	Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
1	t <sub>ELEL</sub>	Memory Cycle Time	50	00	6	ns		
2	t <sub>D</sub>	Output <u>Delay Time fr</u> om CLK Rising Edge (ASM ; OE, WE)						
3	t <sub>ehel</sub>	ASM High Pulse Width	120	· -	2 T – 33	-	ns	
4	t <sub>ELDV</sub>	Memory Access Time from ASM Low	-	250	-	4 T – 43	ns	
5	t <sub>DA</sub>	Output Delay Time from CLK Rising Edge ADM (0, 7), AM (8,14)	-	80	-	80	ns	
6	tAVEL	Address Setup Time to ASM	30	-	T – 49	-	ns	
7	t <sub>ELAX</sub>	Address Hold Time from ASM	55	-	T – 21	-	ns	
8	t <sub>CLAZ</sub>	Address off Time	-	80	-	80	ns	
9	t <sub>GHDX</sub>	Memory Hold Time	10	-	10	-	ns	
10	toz	Data off Time from OE	-	60	-	T – 19	ns	
11	t <sub>GLDV</sub>	Memory OE Access Time	-	150	-	2 T – 16	ns	
12	tQVWL	Data Setup Time (write cycle)	30	-	T – 49	-	ns	
13	twhox	Data Hold Time (write cycle) 30 - T - 49				-	ns	
14	twlwh	WE Pulse Width	110	-	2 T - 48	-	ns	


#### TEST LOAD



	ADM (0.7) AD (0.7)	Other Outputs Except Y
С	100 pF	50 pF
RL	1 kΩ	3.3 kΩ
R	4.7 kΩ	4.7 kΩ



#### MEMORY INTERFACE TIMING DIAGRAM





#### MICROPROCESSOR INTERFACE

TS9347 is MOTEL compatible. It automatically selects the processor type by using AS input to latch to state of the DS input.

No external logic is needed to adapt bus control signals from most of the common multiplexed bus microprocessors.

ng 1 Timing 2
S <u>ALE</u>
,ø2 <u>RD</u> W WB
,


#### MICROPROCESSOR INTERFACE TIMING AD (0:7), AS, DS, R/W, CS

 $V_{CC} = 5.0 \pm 5$  %,  $T_A = 0^{\circ}$  to 70 °C,  $C_L = 100$  pF on AD (0 : 7) Reference Levels :  $V_{IL} = 0.8$  V and  $V_{IH} = 2$  V on All Inputs ;  $V_{OL} = 0.4$  V and  $V_{OH} = 2.4$  V on All Outputs.

ldent. Number	Symbol	Parameter	Min.	Тур.	Max.	Unit
1	tcyc	Cycle Time	400	-	-	ns
2	t <sub>ASD</sub>	DS Low to AS_High (timing 1) DS High or R/W High to AS High (timing 2)	26	-	-	ns
3	tased	AS Low to DS High (timing 1) AS low to DS LOw or R/W Low (timing 2)	30	-	-	ns
4	t <sub>PWEH</sub>	Write Pulse Width	200	-	-	ns
5	<b>t</b> pwash	AS Pulse Width	93	-	-	ns
6	t <sub>RWS</sub>	R/W to DS Setup Time (timing 1)	100	-	-	ns
7	t <sub>RWH</sub>	R/W to DS Hold Time (timing 1)		-		ns
8	tasl	Address and CS Setup Time 20 -		-	-	ns
9	t <sub>AHL</sub>	Address and CS Hold Time	20	-	-	ns
10	t <sub>DSW</sub>	Data Setup Time (write cycle)	100	-	-	ns
11	t <sub>DHW</sub>	Data Hold Time (write cycle)	10	-	-	ns
12	t <sub>DDR</sub>	Data Access Time from DS (read cycle) 15		150	ns	
13	t <sub>DHR</sub>	DS Inactive to high Impedance State Time (read cycle)	10	-	63	ns
14	t <sub>ACC</sub>	Address to Data Valid Access Time	-	-	300	ns




#### MICROPROCESSOR INTERFACE TIMING DIAGRAM 1 (6801)




#### MICROPROCESSOR INTERFACE TIMING DIAGRAM 2 (INTEL type)

#### READ CYCLE






#### WRITE CYCLE



#### VIDEO INTERFACE R.G.B.I.


 $V_{CC}$  5.0 V ± 5 % T<sub>amb</sub> 0 ° to + 70 °C CLK Duty Cycle 50 %. C<sub>L</sub> 50 pF Reference Levels : V<sub>IL</sub> = 0.8 V and V<sub>IH</sub> = 2.2 V on CLK Input V<sub>OL</sub> – 0.4 V and V<sub>OH</sub> – 2.4 V All Outputs

		Тур.	Max.	Unit
t <sub>D</sub> Output Delay from CLK Edge	-	-	60	ns






### INPUT CLK (case of external CLK generation)



#### **INPUT CLK** (case of internal oscillator - fin = 12MHz)



Symbol	Parameter	Min.	Max.	Unit
tрwcн	CLK High Pulse Width	25	-	ns
tpwcl	CLK Low Pulse Width	25	-	ns
t <sub>rc</sub> , t <sub>fc</sub>	CLK Rise and Fall Time	-	10	ns
twcoн	CLKOUT High Pulse Width	20	-	ns
twcol	CLKOUT Low Pulse Width	20	-	ns
t <sub>rco</sub> , t <sub>fco</sub>	CLKOUT Rise and Fall Time	-	20	ns

Y OUTPUT : Composite Luminance.

#### REFERENCE LEVEL

 $V_{DDC} = V_{DD} = 5 V$ ;  $V_{SSC} = V_{SS} = 0 V$ 

G	R	В	Signal	Level
0	0	0	SYNC	0.06 V
0	0	0	BLACK	0.50 V
0	0	1	BLUE	0.80 V
0	1	0	RED	0.92 V
0	1	1	MAGENTA	1.03 V
1	0	0	GREEN	1.15 V
1	0	1	CYAN	1.26 V
1	1	0	YELLOW	1.38 V
1	1	1	WHITE	1.50 V




#### ELECTRICAL SPECIFICATION

Over Full Temperature Range :  $V_{DDC} = V_{DD} = 5 V$  (see note 1)  $V_{SSC} = V_{SS} = 0 V$ ;  $C_L = 20 \text{ pF}$ ,  $R_L > 100 \text{ K to } V_{SS} \text{ or } V_{DD}$ 


Parameter	Min.	Тур.	Max.	Unit
Monotonicity		Guara	anteed	
Output Level Dispersion	-	10	50	mV
Propagation Delay (clock edge to 50 % output)	-	-	60	ns
Rise and Fall Time (10 – 90 %)	-	-	30	ns
Output Static Impedance	-	-	600	Ω

Note : 1. The DAC is a 9 output potentiometric divider : therefore, each voltage variation on V<sub>DDC</sub> is repercuted on the output with the same relative value with respect to V<sub>SSC</sub>.




#### TYPICAL APPLICATION

#### **TEST CONDITION**








SGS-THOMSON


41/42 103 TS9347

#### PACKAGE MECHANICAL DATA

#### 40 PINS - PLASTIC DIP



#### 44 PINS - PLASTIC LEADED CHIP-CARRIER





# **GRAPHICS CONTROLLERS**



## MOS GRAPHIC DISPLAY PROCESSOR (GDP)

SELECTABLE RESOLUTIONS IN BLACK AND WHITE OR COLOR :

**7** SGS-THOMSON MICROELECTRONICS

EF9365 : 512 x 512 (interlaced scan) 256 x 256, 128 x 128, 64 x 64 (non interlaced scan)

EF9366 : 512 x 256 (non interlaced scan)


- HIGH SPEED VECTOR PLOT WELL SUITED TO ANIMATION (up to 1 500 000 dots/s. and an average value of 900 000 dots/s.) 4 TYPES OF LINES.
- MULTIPLEXED ADDRESS AND REFRESH FOR 16 K OR 64 K DYNAMIC RAMs
- NO LIMITATION ON THE NUMBER OF SELEC-TABLE MEMORY PLANES (colors, grey levels or any other attributes)
- MULTIPAGE APPLICATION CAPABILITY
- ON-CHIP FULL ASCII CHARACTER GENER-ATOR (96) MAXIMUM ALPHANUMERIC SCREEN DENSITY : 85 x 57 - PROGRAMMA-BLE SIZES AND ORIENTATIONS
- DIRECT INTERFACING WITH THE MONITOR THROUGH THE COMPOSITE SYNCHRO AND BLANKING SIGNALS
- AUTOMATIC ALLOCATION OF DISPLAY ME-MORY IN REFRESH, WRITE, DUMP, AND DIS-PLAY CYCLES
- LIGHT PEN REGISTERS AND CONTROL SI-GNALS
- THREE TYPES OF INTERRUPT REQUESTS
- FULLY STATIC DESIGN
- TTL COMPATIBLE I/O
- SINGLE + 5 VOLT SUPPLY.


#### DESCRIPTION

The GDP is a true high resolution graphic display processor, which contains all the functions required to process vector generation at a very high speed and to generate all the timing signals required for interfacing interlaced or non interlaced video data on a raster scan CRT display compatible with the CCIR 625 line 50 Hz standard.

The GDP flexibility results from its direct interfacing with any 8 bit MPU bus and its 11 internal registers.


December 1988






## EF9365 EF9366

## TYPICAL APPLICATION



#### TEST LOADS





BLOCK DIAGRAM Y х MSL0 to MSL3 Address XLP Buffers D0 to D7 controller INTERNAL BUS and buffers YLP DAD0 to DAD6 CELTAX Light SGS-THOMSON MICROELECTRONICS pen DW CSIZE control DELTAY Buffers DIN -Character Vector MFREE generator generator Ē R/W SYNC CMD Synchro BLK A0 to A3 STATUS Decoding and WHITE Buffers and display control ALL CTRL1 controller Buffers E88 EF9365-03 VВ CTRL2 ĊK FMAT ŵo LPCK 3/29

3

109

EF9365-EF9366

**BLOCK DIAGRAM** 

#### GENERAL DESCRIPTION


Developed using NMOS technology, the GDP is an intelligent raster scan video display controller, fully programmable via an eight-bit microprocessor bus. Besides all the timing logic functions required to generate the video, sync and blanking signals, the GDP includes two hardwired display processors : a vector and a character generator.

This unique feature allows an ultrafast screen writing speed (the 512 dot diagonal may be written in less than 700  $\mu$ s) at almost no microprocessor processing cost.

The GDP is particularly well-suited to all applications in which the display memory is not directly addressed by the MPU. This feature allows a total asynchronism between the MPU and the GDP memory cycles and preserves the whole MPU memory addressing space. Nevertheless, where direct exchange between the microprocessor and the memory is necessary, the on-chip allocation controller will allow this exchange without display interference.

The GDP is programmable using 11 internal registers occupying 16 consecutive addresses. These registers can also be modified by the GDP's hardwired processors while a command is being executed.

**Note :** A summary of data codes and registers is given in the Register address table. Hexadecimal values are subscripted 16 and the register bits are numbered as follows :



Symbol	Parameter	Value	Unit
V <sub>cc</sub>	Supply Voltage	- 0.3 to + 7.0	V
Vin	Input Voltage	- 0.3 to + 7.0	V
TA	Operating Temperature	0 to + 70	°C
T <sub>stg</sub>	Storage Temperature	– 55 to + 150	°C

The GDP inputs are protected against high static voltages and electric fields ; nevertheless, normal precautions should be taken to avoid voltages above the limit values on this high impedance circuit.

STATIC ELECTRICAL PARAMETERS (V  $_{CC}$  = 5 V  $\pm$  5 %, V  $_{SS}$  = 0, T  $_{A}$  = 0 to 70  $^{\circ}\!C$  unless otherwise noted)

Symbol	Parameter	Min.	Тур.	Max.	Unit
VIH	Input Hgih Voltage Except CK	$V_{SS} + 2.2$	-	V <sub>CC</sub>	V
VIHCK	Input High Voltage CK	$V_{SS} + 3.5$	-	V <sub>cc</sub>	v
VIL	Input Low Voltage	$V_{SS} - 0.3$	-	$V_{SS} + 0.8$	V
l <sub>in</sub>	Input Leakage Current ( $V_{in} = 0$ to 5.25 V, $V_{CC} = max$ )	-	1.0	2.5	μA
V <sub>OH</sub>	Output High Voltage ( $I_{load} = -100 \ \mu A$ , $V_{CC} = min$ )	$V_{SS} + 2.4$	-	-	V
V <sub>OL</sub>	Output Low Voltage (I <sub>load</sub> = 1.6 mA, V <sub>CC</sub> = min)	-	-	$V_{SS} + 0.4$	v
Icc	Supply Current %	-	80	-	mA
Cin	Capacitance ( $V_{in} = 0$ , $T_A = +25 \text{ °C}$ , $f = 1.0 \text{ MHz}$ )	-	-	12	pF
Cout		-	-	12	pF




DYNAMIC	OPERATING	CONDITIONS	$(V_{DD} = 5.0)$	V ± 5 % ; T <sub>A</sub>	= 0 to + 70 °C	C unless otherwise
noted)						


Symbol	Time (ns)	Min.	Max.
t <sub>ск</sub>	Clock Period	560	
t <sub>CLK</sub>	CK Pulse Width, Low	330	
tскн	CK Pulse Width, High	190	
CKLDAD	CK Low to Valid DAD		320
CKHDAD	CK High to Valid DAD		180
CKLSYNC	CK Low to Valid SYNC		300
CKLBLK	CK Low to Valid BLK		310
CKLVB	CK Low to Valid VB		500
CKLALL	CK Low to Valid ALL		300
CKLMSL	CK Low to Valid MSL		300
CKLDW	CK Low to Valid DW		310
CKLMFR	CK Low to Valid MFREE		500
CKLDIN	CK Low to Valid DIN		310
CKLIRQ	CK Low to Valid IRQ		1500
CKLWHI	CK Low to Valid WHITE		530
t <sub>EL</sub>	E Pulse Width, Low	450	
t <sub>EH</sub>	Ē Pulse Width, High	430	
t <sub>AS</sub>	Address Pre-Setup Time	160	
t <sub>AH</sub>	Address Hold Time	10	
t <sub>DSW</sub>	Data Pre-Setup Time (write)	260	
t <sub>DDR</sub>	Data Setup Time (read)		320
t <sub>DHR</sub>	Data Hold Time (read)	10	
t <sub>IR</sub>	IRQ Release Time		1600
LPHW	LPCK High to WHITE High (if command 0816)		1600
LPHIRQ	LPCK High to IRQ Low		1600
tPCKH	LPCK High Hold Time	150	
tr	CK and E Rise Times		20
tf	CK and E Fall Times		20




## **CLOCK AND OUTPUT CHARACTERISTICS**



## **IRQ** RELEASE TIME




## MICROPROCESSOR BUS, WRITE ACCES







## MICROPROCESSOR BUS, READ ACCESS



## SYNCHRONOUS SIGNALS WITH CK INPUT




## LIGHT PEN SIGNALS





## **PIN DESCRIPTION**



\* FMAT should be connected to V<sub>cc</sub> in the EF9366.

## POWER SUPPLY, CLOCK AND OPERATING PARAMETERS

Name	Pin Type	N°	Function	Description				
V <sub>SS</sub>	S	20	Power Supply	Ground				
Vcc	S	40	Power Supply	+ 5 V				
СК	1	1	Clock	Master Clock. All internal processor states are modified on the falling edge of this signal. The whole circuit logic is static and the cycle of this clock needs only to be ajusted according to the shape and accuracy the synchronizing signals should feature. DAD Memory Address Multiplexing Signal. If CK is low, low addresses (or row addresses for the memory) are those that are output on DAD. For SYNC to be in compliance with the applicable CCIR standards (FMAT high) the input frequency on CK should be 1.750 MHz. If FMAT is low or for the EF9366, the frame frequency equals 50 Hz provided that the input frequency on CK is 1.7472 MHz.				
FMAT	I	8	<ul> <li>Format EF9365 should be connected to V<sub>CC</sub> for a 512 line vertical (interlaced scan) and to V<sub>SS</sub> for 256 lines or less (non-inter scan). The shape of the synchronizing signals, the address distribution on DAD and the MSL output functions are change this input.</li> <li>EF9366 : not used (should be connected to V<sub>CC</sub>).</li> </ul>					
wo	1	23	Write Only	When WO is high, memory refresh nor display no longer exist. The hard wired write proccessors may operate without being interrupted. The ALL signals is always high.				



## SYNCHRONIZING AND BLANKING SIGNALS

Sync	0	34	Video Monitor Synchronizing	Video Monitor Line and Frame Sync Signal. The SYNC signal complies with CCIR 625-line 50 Hz standard provided the CK frequency is 1.750 MHz and FMAT is high. If FMAT is low or for the EF9366, the frames are no longer interlaced and all comprise 312 lines. This output is not affected by the WO input and CTRL1 register.
BLK	0	25	Blanking	This signal is high apart the display window (writing or refresh). It is always high if bit 2 in register CTRL1 is high, but it is not affected by the WO input.
VB	0	16	Vertical Blanking	This signal is not affected by WO and register CTRL1. High during vertical blanking.

### DISPLAY MEMORY ADDRESSING SIGNALS

DAD0 to DAD6	0	37, 39, 38, 4 3, 2, 5	Display Address	Addresses that are multiplexed by the CK signal. Provided for the Automatic Refresh of the 16 K or 64 K Dynamic Memories.
MSL0 to MSL3	0	6, 36 7, 35	Memory Select	Pixel write select signals (see section : <b>display memory configuration</b> ).
ALL	0	22	Access to all Memory Units	This signal makes it possible to discriminate between the collective memory accesses to all chips (display, refresh or erease), and the memory accesses to a single pixel for a vector or character writing purposes. This signal is low for collective access.

## **DISPLAY MEMORY CONTROL SIGNALS**

DIN	0	15	Display In	Selection of the memory data code corresponding to the display screen in the 'off ' condition (active when high). For a black-and-white display (1 bit per pixel), DIN may directly be the storage entry data.
DW	0	14	Display Write	Display memory write signal. Active when Low
MFREE	0	19	Memory Free	Signal low during the next memory idle period following the OF <sub>16</sub> command. This signal allows exchanges between the microprocessor and the X and the Y flagged memory segment without affecting the display.

## MICROPROCESSOR BUS SIGNALS

D0-D7	I/O	33 to 26	Data Bus	I/O buffers opening is controlled through $\widetilde{E},$ and the related direction through R/W.
A0/A3	ł	9 to 12	Address Bus	Address of the register involved in microprocessor access.
R/W	l	18	Read/Write Signal	Read/Write Signal. Write when Low.
Ē	I	17	Enable	Bus exchange synchronizing and enabling signal.
ĪRQ	0	13	Interrupt Request	Interrupt request towards the microprocessor, programmable through register CTRL1. Open Drain Output



## LIGHT PEN OPERATING SIGNALS

WHITE	0	24	Forcing to White Level	Forces white level on video signal, for use of the light pen. Active when Low.
LPCK	Ι	21	Light Pen Strobe	Light Pen Input. When the mechanism is set, a rising edge loads into registers XLP and YLP the current display address and sets the XLP register's LSB high.

#### **REGISTER DESCRIPTION**

X AND Y REGISTERS (Addresses : 816, 916, A16, B16)

The X and Y registers are 12-bit read-write registers. They indicate the position of the next dot to be written into the display memory. They have no connection at all with the video signal generating scan, but they point the write address, in the same way as the pen address on a plotter.

These 2 registers are incremented or decremented, prior to each write operation into the display memory, by the internal vector and character generators, or they may be directly positioned by the microprocessor.

This 2 x 12 bit write address covers a 4096 x 4096 point addressing space. Only the LSBs are used here, since the maximum definition of the picture actually stored is  $512 \times 512$  pixels (picture elements).

The MSBs are either ignored or used to inhibit writing where the actual screen is regarded as being a window within a 4096 x 4096 space.


The above features along with the relative mode description of all picture component elements make it possible to automatically solve the great majority of edge cut-off problems.

DELTAX AND DELTAY REGISTERS (Addresses : 516, 716).

The DELTAX and DELTAY registers are 8-bit readwrite registers. They indicate to the vector generator the projections of the next vector to be plotted, on the X and Y axes respectively. Such values are unsigned integers. The plotting of a vector is initiated by a write operation in the command register (CMD).

#### CSIZE REGISTER (Address : 316)

The CSIZE register is an 8-bit read-write register. It indicates the scaling factors of X and Y registers for the symbols and characters. 98 characters are generated from a  $5 \times 8$  pixel matrix defined by an internal ROM. In the standard version, it contains the alphanumeric characters in the ASCII code which may be printed, together with a number of special symbols.



Each symbol can be increased by a factor P(X) or Q(Y). These factors are independent integers which may each vary from 1 to 16 and which are defined by the CSIZE register. The symbol generation sequence is started after writing the ASCII code of the symbol to be represented in the CMD register.

#### CTRL1 REGISTER (Address : 116).

The CTRL1 register is a 7-bit read-write register, through which the general circuit operation may be fed with the required parameters.

- Bit 0 : When low, this bit inhibits writing in display memory (equivalent to pen or eraser up). When high, this bit enables writing in display memory (pen or eraser down). This bit controls the DW output.
- Bit 1 : When low, this bit selects the eraser. When high, this bit selects the pen. This bit controls the DIN output.
- Bit 2 : When low, this bit selects normal writing mode (writing apart from the display and refresh periods, which are a requirement for the dynamic storages) in display memory. When high, this bit selects the high speed writing mode : the display periods are deleted. Only the dynamic storage refresh periods are retained
- Bit 3 : When low, this bit indicates that the 4096 x 4096 space is being used (the 12 X and Y bits are significant). When high, this bit selects the cyclic screen operating mode.
- Bit 4 : When low, this bit inhibits the interrupt triggered by the light pen sequence completion. When high, this bit enables the interrupt.
- Bit 5 : When low, this bit inhibits the interrupt release by vertical blanking. When high, this bit enables the interrupt.



Bit 6 : When low, this bit inhibits the interrupt indicating that the system is ready for a new command.

When high, this bit enables the interrupt.

Bit 7 : Not used. Always low in read mode.

CTRL2 REGISTER (Address : 216)

The CTRL2 register is a 4-bit read/write register, through which the plotting of vectors and characters may be denoted by parameters.

- Bit 0, 1 : These 2 bits define 4 types of lines (continuous, dotted, dashed, dash-dotted).
- Bit 2 : When low, this bit defines straight writing. When high, it defines tilted characters.
- Bit 3 : When low, this bit defines writing along an horizontal line. When high, this bit defines writing along a vertical line.
- Bit 4, 5, 6, 7 : Not used. Always low in read mode.

CMD COMMAND REGISTER (Address : 016)

The CMD register is an 8-bit write-only register. Each write operation in this register causes a command to be executed, upon completion of the time necessary for synchronizing the microprocessor access and the GDP's CK clock.

Several types of command are available :

- vector plotting
- character plotting
- screen erase
- light pen circuitry setting
- access to the display memory through an external circuitry.
- indirect modification of the other registers (commands that make it possible for the X, Y, DEL-TAX, DELTAY, CTRL1, CTRL2 and CSIZE registers to be amended or scratched).

#### STATUS REGISTER (Address 016)

The STATUS register is an 8-bit read-only register. It is used to monitor the status of the executing statements entered into the circuit, and more specifically to avoid the need for modifying a register that is already used for the command currently executing.

Bit 0 : When low, this bit indicates that a light pen sequence is currently executing. When high, it indicates that no light pen sequence is currently executing.

- Bit 1 : This bit is high during vertical blanking. It is the VB signal recopy.
- Bit 2 : When low, this bit indicates that a command is currently executing.

When high, this bit indicates that the circuit is ready for a new command.

Bit 3 : When low, this bit indicates that the X and Y registers point within the display window. When high, this bit indicates that the X and Y registers are pointing outside the memory display. This bit is the logic OR of the unused MSBs

of the X and Y registers.

- Bit 4 : When high, this bit indicates that an interrupt has been initiated by the completion of a light pen running sequence. Such an interrupt is enabled by bit 4 in CTRL1 register.
- Bit 5 : When high, this bit indicates that an interrupt has been initiated by vertical blanking. Such an interrupt is enabled by bit 5 in CTRL1 register.
- Bit 6 : When high, this bit indicates that an interrupt has been initiated by the completion of execution of a command. Such an interrupt is enabled by bit 6 in CTRL1 register.
- Bit 7 : When high, this bit indicates that an interrupt has been initiated. It is the logic OR of bits 4, 5 and 6 in STATUS register. The IRQ output state is always the opposite of the status of this bit.
- **Note :** Bits 4, 5, 6 and 7 are reset low by a read of the STATUS register.

XLP AND YLP REGISTERS (Addresses  $C_{16} \mbox{ and } D_{16})$ 

The XLP and YLP registers are read-only registers, with 7 and 8 bits respectively. Upon completion of a light pen running sequence, they contain the display address sampled by the first edge appearing rising on the LPCK input. The use of such registers is discussed in section : **Use of light pen circuitry**.

- **Notes : 1.** All internal registers may be read or written at any time by the microprocessor. However, the precautions outlined below should be observed :
  - Do not write into the CMD register if execution of the previous command is not completed (bit 2 of STATUS register).
  - Do not alter any register if it is used as an input parameter for the internal hardwired systems (e. g. : modifying the DELTAX register while a vector plotting sequence is in progress).
  - Do not read a register that is being asynchronously modified by the internal hardwired systems (e.g. : rea-



ding the X register while a vector plotting sequence is in progress may be erroneous if CK and  $\overline{E}$  are asynchronous).

Note: 2. On powering up, the writing devices may have any status. Before entering a

#### SYSTEM OPERATING PRINCIPLE

DISPLAY MEMORY CONFIGURATION


Assume a V x H pixel picture. Assume that each pixel is able to adopt  $2^{b}$  different states. A V x H x b bit display memory is thus required.


In those applications where **H** features a high value, the video signal frequency exceeds the maximum frequency of memory read access.

Example : H = 512 with a television line frequency : the pixel succession period on the video signal is 70 ns.

It is mandatory that a line of **H** dots be cut into **h** adjoining segments of **n** bits each, read at the same time in the display memory, and thereafter converted to serial form to produce the video signal. **h** memory accesses per line are necessary. Each access loads **b n**-bit shift registers. The memory contains **V** x **h** x **b n**-bit words.

command for the first time, it is necessary to wait until all functions currently underway are completed, which information can be derived from the STA-TUS register.







#### EF9365

The EF9365 circuit is designed to accomodate the following picture formats :

- 1. V = H = 512 or a lower of 2
- \_ 2. h = 64
- 3. n = 8, 4, 2 or 1
- 4. Any value for b (the addressing is similar for all memory planes. These planes are managed outside the actual circuit).

Circuit operation in the various formats outlined above occurs as described below :

**512 x 512 pixel format (V = 512, h = 64, n = 8).** The FMAT input should be high. The memory is made up of V x h bytes = 32 K bytes per memory plane.

The byte address is made up of 15 bits :

- 14 are output in 2 runs on the DAD pins for the purpose of using 16 K x 1 bit dynamic RAMs,
- the 15th one is output on pin MSL3.

The 3 MSL0, 1 and 2 outputs allow to select one pixel out of the 8 featuring the same address, for pixel-to-pixel write applications. They issue the number of the involved pixel, encoded on 3 bits.

#### 256 x 256 pixel format (V = 256, h = 64, n = 4).

The FMAT input should be low. The memory is made up of V x h x n bits, i. e. 16 K 4-bit words. The address of a 4-bit word is made up of 14 bits, which are output in 2 runs on the DAD pins.

Each of the 4 MSL pins is used to select one pixel in a 4-bit word for writing purposes. The 2 LSBs in the horizontal writing address are decoded before being output on the MSL pins. Such outputs are active when low.

# Format less than 256 x 256 pixels (V = 128 or 64, h = 64, n = 2 or 1).

Such formats are achieved in the same way as for the 256 x 256 pixel format discussed above. Unrequired address bits are output on DAD7.

#### EF9366

The EF9366 circuit is designed to accomodate a  $(512 \times 256)$  picture format : V = 256, H = 512, h = 64, n = 8, b = any value.

The memory is made up of 16 K bytes per memory plane. The byte address is made up of 14 bits which are output in two runs on the DAD pins. The 3 MSL0, MSL1, MSL2 outputs are used to select one pixel out of the 8 featuring the same address. They issue the number of the pixel, encoded on 3 bits. MSL3 is high, and is not used.

# SIGNALS OUTPUT THROUGH THE DAD AND MSL PINS

The internal counters which address the display memory are made up of :

- 6 horizontal address bits (h = 64)h<sub>0</sub>, h<sub>1</sub>, h<sub>2</sub>, h<sub>3</sub>, h<sub>4</sub>, h<sub>5</sub>
- $_{-}$  9 vertical address bits (V  $\leq$  512)

t, V<sub>0</sub>, V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, V<sub>4</sub>, V<sub>5</sub>, V<sub>6</sub>, V<sub>7</sub>

t is here the LSB. It denotes the line parity and changes every frame because of interlaced scan. Within a same frame,  $V_0$  denotes the LSB.

The write address is made up of the 9 LSBs of the X and Y internal registers.

X<sub>0</sub>, X<sub>1</sub>, X<sub>2</sub>, X<sub>3</sub>, X<sub>4</sub>, X<sub>5</sub>, X<sub>6</sub>, X<sub>7</sub>, X<sub>8</sub> Y<sub>0</sub>, Y<sub>1</sub>, Y<sub>2</sub>, Y<sub>3</sub>, Y<sub>4</sub>, Y<sub>5</sub>, Y<sub>6</sub>, Y<sub>7</sub>, Y<sub>8</sub>

The display address and write address are cross-referenced as follows :

#### EF9365

FMAT = 1

h <sub>0</sub>	h1	h <sub>2</sub>	h <sub>3</sub>	h4	h <sub>5</sub>	t	$V_{0} \\$	$V_1$	$V_2$	$V_3$	$V_4$	$V_5$	$V_6$	$V_7$
$X_3$	$X_4$	$X_5$	$X_6$	<b>X</b> 7	X <sub>8</sub>	Y <sub>0</sub>	$\mathbf{Y}_1$	$Y_2$	$Y_3$	$Y_4$	$Y_5$	$Y_6$	$Y_7$	$Y_8$

FMAT = 0

														$V_7$
ſ	X2	<b>X</b> 3	$X_4$	$X_5$	$X_6$	<b>X</b> 7	Y <sub>0</sub>	$Y_1$	$Y_2$	$Y_3$	$Y_4$	$Y_5$	$Y_6$	<b>Y</b> <sub>7</sub>

#### EF9366

$h_0$	h <sub>1</sub>	$h_2$	h <sub>3</sub>	h4	h <sub>5</sub>	$\boldsymbol{V}_0$	$V_1$	$V_2$	$V_3$	$V_4$	$V_5$	$V_6$	V <sub>7</sub>
$X_3$	$X_4$	$X_5$	$X_6$	$X_7$	X <sub>8</sub>	$\mathbf{Y}_{0}$	$\mathbf{Y}_1$	$Y_2$	$Y_3$	$Y_4$	$Y_5$	$Y_6$	<b>Y</b> <sub>7</sub>

## DAD AND MSL OUTPUT STATUS TABLES

#### EF9365

FMAT = 1

			M	SL		DAD						
ALL	СК	0	1	2	3	0	1	2	3	4	5	6
0	0	v	v	v	V	h <sub>5</sub>	h4	h3	h2	h1	ho	$V_0$
0	1	X <sub>0</sub>	X <sub>1</sub>	X2	V <sub>1</sub>	V <sub>7</sub>	$V_6$	۷5	V4	V₃	V2	t
1	0	v	v	v	V	X8	<b>X</b> 7	X <sub>6</sub>	X <sub>5</sub>	<b>X</b> 4	<b>X</b> 3	$\mathbf{Y}_1$
1	1	X <sub>0</sub>	X <sub>1</sub>	<b>X</b> 2	Y <sub>2</sub>	Y <sub>8</sub>	$Y_7$	$Y_6$	$Y_5$	$Y_4$	Y <sub>3</sub>	Y <sub>0</sub>



#### EF9365

FMAT = 0

			M	SL		DAD								
ALL	СК	0	1	2	3	0	1	2	3	4	5	6		
0	0	•				h <sub>5</sub>	h4	h3	h2	h1	h <sub>0</sub>	$V_0$		
0	1	0	0	0	0	V <sub>7</sub>	$V_6$	۷5	V4	V <sub>3</sub>	V <sub>2</sub>	$V_1$		
1	0	2		nd X <sub>1</sub>		X7	$X_6$	X <sub>5</sub>	X4	X <sub>3</sub>	X2	Y <sub>0</sub>		
1	1	(		oded e low	<b>Y</b> <sub>7</sub>	Υ <sub>6</sub>	Υ <sub>5</sub>	Y <sub>4</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>			

If FMAT is high, the 128 refresh accesses are executed at 2 line intervals, for only one half of the memory, the 32 K-bytes being split into two 16 K-byte blocks. The V<sub>1</sub> output on MSL3 is used to switch over from one block to the other at 2 line intervals.

#### EF9366


			M	SL		DAD							
ALL	СК	0	1	2	3	0	1	2	3	4	5	6	
0	0				1	h <sub>5</sub>	h4	h3	h2	h <sub>1</sub>	ho	$V_0$	
0	1	Xo	<b>X</b> 1	Х <sub>2</sub>	1	V <sub>7</sub>	$V_6$	۷5	V4	V <sub>3</sub>	V2	$V_1$	
1	0	~0	~1	<b>^</b> 2	1	X <sub>8</sub>	<b>X</b> 7	X <sub>6</sub>	X5	X4	X <sub>3</sub>	$\mathbf{Y}_{0}$	
1	1				1	<b>Y</b> <sub>7</sub>	$Y_6$	$Y_5$	Y <sub>4</sub>	Y <sub>3</sub>	Y <sub>2</sub>	$\mathbf{Y}_1$	

During vertical blanking, such a refresh is achieved using 4 lines at 16 line intervals.

If FMAT is low or for the EF9366 : the 128 refresh accesses are executed at 2 display line intervals.

#### MEMORY OPERATION SEQUENCE ALONG ONE FRAME

Apart from the window where the memory is used for display purposes exclusively, write operations may be performed, except during 3 refresh periods.



The three period types, D, W and R, respectively, are indicated outside the circuit through the BLK and ALL signals :

	BLK	ALL
D	0	0
W	1	1
R	1	0


Exceptions :

 If bit 2 in register CTRL1 is high (high speed write), the display period is suppressed and 19 refresh cycles of 4 lines each are executed during one frame.

 As long as the WO input is high, the circuit is set to write mode, and BLK retains the same outline as it has under normal operating conditions.

In these two cases, executing codes  $04_{16}$ ,  $06_{16}$ ,  $07_{16}$  and  $0C_{16}$  triggers a complete D sequence for a highspeed scan of all addresses. This lasts two frames if FMAT is high or one frame if FMAT is low and for the EF9366 version.






15/29

SGS-THOMSON MICROELECTRONICS


**a** 

FRAME SEQUENCE

## COMPOSITE SYNC AROUND FRAME SYNC



#### DETAILED LINE DIAGRAM



#### HARDWIRED WRITE PROCESSOR OPERA-TION IN DISPLAY MEMORY

The hardwired write processors are sequenced by the master clock CK. They receive their parameters from the microprocessor bus. They control the X, Y write address, and the DIN,  $\overline{\text{DW}}$ ,  $\overline{\text{MFREE}}$  and  $\overline{\text{IRQ}}$  outputs.

These hardwired processors operate in continuous mode. In the event of conflicting access to the display memory, the display and refresh processors have priority.

Since command decoding is synchronous with the CK master clock, any write operation into the (CMD) command register triggers a synchronizing mechanism which engages the circuit for a maximum of 2 CK cycles when the  $\overline{E}$  input returns high. The circuit remains engaged throughout command execution.

No further command should be entered as long as bit 2 in STATUS register is low.

#### VECTOR PLOTTING

The internal vector generator makes it possible to modify, within the display memory, all the dots which form the approximation of a straight line segment. All vectors plotted are described by the origin dot and the projections on the axes.

The starting point co-ordinates are defined by the X, Y register value, prior to the plotting operation.

Projections into the axes are defined as absolute values by the DELTAX and DELTAY registers, with the sign in the command byte that initiates the vector plotting process.

The vector approximation achieved here is that established by J. F. BRESENHAM ("Algorithm for computer control of a digital plotter"). This algorithm is executed by a hardwired processor which allows for a further vector component dot to be written in each CK clock cycle.

During plotting, the display memory is addressed by the X, Y registers, which are incremented or decremented.

On completion of vector plotting, they point to the end of this vector.

All vectors may be plotted using any of the following line patterns : continuous, dotted, dashed, dash-dotted, according to the 2 LSBs in register CTRL2.

Irrespective of such patterns, the plotting speed remains unchanged. The "pen down-pen up" statement required for plotting non-continuous lines is controlled by the DW output.

For a specified non-continuous line plotted vector, defined by DELTAX, DELTAY, CTRL2, CMD, the


DW sequencing during the plotting process is always the same, irrespective of vector origin and of the nature of previous plots. This feature guarantees that a specified vector can be deleted by plotting it again after moving X and Y to the starting point, and complementing bit 1 in register CTRL1.

Since the vector plotting initiation command defines the sign of the projections into the axes, all vectors may be plotted using 4 different commands.


For increased programming flexibility, the system incorporates 16 different commands, supplemented by a set of 128 commands which make it possible to plot small size vectors by ignoring the DELTAX and DELTAY registers.

Such commands are as follows :

Basic Commands




 commands which allow ignoring the DELTAX or DELTAY registers by considering them as of zero value



Notes :Bits 1 and 2 always have the same sign meaning.


These 8 codes may be summarized by the following diagram :






## EF9365-EF9366


 Commands which allow ignoring the smaller of the two DELTAX and DELTAY registers, by considering it as being equal to the larger one, which is the same as plotting vectors parallel to the axes or diagonals, using a single DELTA register.




Same direction codes as above.




 Commands in which the two registers DELTAX and DELTAY may be ignored by specifying the projections through the CMD register (0 to 3 steps for each projection).



**Plotting cycle sequence :** (it is assumed that the vector generator is not interrupted by the display or refresh cycle).







Note : Plotting a vector with DELTAX = DELTAY = 0 writes the dot X, Y in memory. It occupies the vector generator for synchronization, initialization and one write cycle.

MICROELECTROMICS


#### CHARACTER AND SYMBOL GENERATOR

The character generator operates in the same way as the vector generator, i. e. through incrementing or decrementing the X, Y registers, in conjunction with a  $\overline{\text{DW}}$  output control.

It receives parameters from the CSIZE, CTRL2 and CMD registers. The characters plotted are selected, according to the CMD value, out of 98 matrices (97 8-dot high x 5-dot wide rectangular matrices, and one 4 dot x 4 dot matrix) defined in an internal ROM. Two scaling factors may be applied to the characters plotted using X and Y defined by the CSIZE register. The characters may be tilted, according to the content of register CTRL2.

#### **Basic matrix**

Upon completion of a character writing process, the X and Y registers are positioned for writing a further character next to the previous one, with a 1 dot spacing, i. e. Y is restored to its original value and X is incremented by 6.



#### Scaling factors

Each individual dot in the 5 x 8 basic matrix may be replaced by a P x Q size block.

- P: X co-ordinate scaling factor
- Q: Y co-ordinate scaling factor


The character size becomes 5 P x 8 Q. Upon completion of the writing process, X is incremented by 6 P. The CK clock cycle count required is 6 P x 8 Q.

P and Q may each take values from 1 through 16. They are defined by the CSIZE register. Each value is encoded on 4 bits, value 16 being encoded as 0<sub>16</sub>.

In register CSIZE, P is encoded on the 4 MSBs and Q on the 4 LSBs.

Among the 97 rectangular matrices available in the standard ROM, 96 correspond to CMD values ranging from 20<sub>16</sub> to 7F<sub>16</sub>, and the 97th matrix to 0A<sub>16</sub>. In the standard version, these values correspond to the 96 printable characters in the ASCII set. The 97th character is a 5 P x 8 Q block which may be used for deleting the other characters.

The 98th code  $(0B_{16})$  is used to plot a 4 P x 4 Q graphic block. It locates X, Y, without spacing for the next symbol. Such a block makes it possible to pad uniform areas on the screen.



#### **Tilted characters**

All characters may be modified to produce tilted characters or to mark the vertical co-ordinate with straight or tilted type symbols. Such changes may be achieved using bits 2 and 3 in register CTRL2.

**Note :** Scaling factors P and Q are always applied within the co-ordinates of the character before conversion.

#### Character deletion

A character may be deleted using either the same command code or command code 0A<sub>16</sub>. In either case, bit 1 in register CTRL1 should be inverted, the origin should be the same as prior to a character plotting operation, as should the scaling factors.

Note: Vector generator and character generator operate in similar ways :

	Vector	Character
Dimensions	DELTAX, DELTAY	CSIZE, tilting
DW Modulation	Type of Line	Character Code

#### USE OF LIGHT PEN CIRCUITRY

A rising edge on the LPCK input is used to sample the current display address in the XLP and YLP registers, provided that this edge is present in the frame immediately following loading of the  $08_{16}$  or  $09_{16}$  code into the CMD register.

Here, the frame origin is counted starting with the VB falling edge. With code 08<sub>16</sub>, the WHITE output recopies the BLK signal from the frame origin up to the rising edge on the LPCK input, or when VB starts rising again, if the LPCK input remains low for the entire frame. With code 09<sub>16</sub>, the WHITE output is not activated.

The YLP address is 8-bit coded since there are 256 display lines in each frame. The XLP address is 6-bit coded since there are 64 display cycles in each line.

These 6 bits are left justified in the XLP register. XLP and YLP register contents match the write address if FMAT is low (or for the EF9366), but should be multiplied by 2 if FMAT is high, so as to be able to match the write address.

The address sampled into XLP corresponds to the current memory cycle. Dots detected by the light pen were addressed in the memory during the previous cycle. Hence, 1 should be subtracted from bit 2 in XLP register where the light pen electronic circuitry does not produce any additional delay.

If the rising edge on input LPCK occurs while VB is low, then the LSB in XLP is set high. This bit acts as

a status signal which is reset to the low state by reading register XLP or YLP.

The rising edge first received (LPCK or VB) sets bit 0 in STATUS register high. An interrupt is initiated if bit 4 bin CTRL1 is high.

When commands  $08_{16}$  or  $09_{16}$  have been decoded, bit 2 of the status register goes high (circuit ready for any further command) and bit 0 goes low (light pen operating sequence underway).

#### SCREEN BLANKING COMMANDS

Three commands  $(04_{16}, 06_{16}, 07_{16})$  will set the whole display memory to a status corresponding to a "black display screen" condition. Another command  $(0C_{16})$  may be used to set the whole memory to a status other than black (this condition being determined by bit 1 in register CTRL1).

The 4 commands outlined above use the planned scanning of the memory addresses achieved by the display stage. The X and Y registers are not affected by commands 04<sub>16</sub> and 0C<sub>16</sub>. Hence, the time required is that corresponding to one frame (EF9366 or FMAT low) or two frames (FMAT high). The time corresponding to the completion of the frame currently executing when the CMD register is loaded, should be added to the above time.

For the screen blanking process, the frame origin is counted starting with the VB falling edge.

The only signals affected here are the  $\overline{\text{DW}}$  output, which remains low when VB is low, and the DIN output which is forced high where the 04<sub>16</sub>, 06<sub>16</sub> and 07<sub>16</sub> commands are entered.

Such commands are activated without requiring action by WO input or bit 2 in register CTRL1. While these commands are executing, bit 2 in STATUS register remains low.

EXTERNAL REQUEST FOR DISPLAY MEMORY ACCESS (MFREE OUTPUT)

On writing code 0F<sub>16</sub> into the CMD register, the MFREE output is set low by the circuitry, during the next free memory cycle.

Apart from the display and refresh periods, this cycle is the first complete cycle that occurs after input  $\overline{E}$  is reset high.

During this cycle, those addresses output on DAD and MSL\_correspond\_to\_the X and Y register contents : DW is high, ALL is high.

Should the memory be engaged in a display or refresh operation, (which is the case when ALL is low), then this cycle is postponed to be executed after ALL is reset high. The maximum waiting time is thus 64 cycles.



The MFREE signal may be used e. g. for performing a read or write operation into a register located between the display memory and the microprocessor bus.

#### INTERRUPTS OPERATION

An interrupt may be initiated by three situations denoted by internal signals :

- · Circuit ready for a further command
- Vertical blanking signal
- Light pen sequence completed.

These three signals appear in real time in the STA-TUS register (bits 0, 1, 2). Each signal is cross-referenced to a mask bit in the register CTRL1 (bits 4, 5, 6).

If the mask bit is high, the first rising edge that occurs on the interrupt initiating signal sets the related interrupt flip-flop circuit high. The outputs from these three flip-flop circuits appear in the STATUS register (bits 4, 5, 6). If one flip-flop circuit is high, bit 7 in the STATUS register is high, and pin  $\overline{IRQ}$  is forced low.

A read operation in the STATUS register resets its 4 MSBs low, after input  $\overline{\mathsf{E}}$  is reset high.

The three interrupt control flip-flops are duplicated to prevent the loss of an interrupt coming during a read cycle of the status register.

The status of bits 4, 5 and 6 corresponds to the interrupt control flip-flop circuit output, before input  $\overline{E}$  goes low.

An interrupt coming during a read cycle of the STA-TUS register does not appear in bits 4, 5 and 6 during this read sequence, but during the following one. However, it may appear in bits 0, 1, 2 or on pin IRQ.

	Addr	ess Reg	ister	· · · · · · · · · · · · · · · · · · ·	Register	Functions	Number
	Bin	ary			Read	Write	of
A3	A2	A1	A0	Hexa	$R/\overline{W} = 1$	$R/\overline{W} = 0$	Bits
0	0	0	0	0	STATUS	CMD	8
0	0	0	1	1	CTRL 1 (write Control and	Interrupt Control)	7
0	0	1	0	2	CTRL 2 (Vector and Symb	ool Type Control)	4
0	0	1	1	3	CSIZE (Character Size)		8
0	1	0	0	4	Reserved		-
0	1	0	1	5	DELTAX		8
0	1	1	0	6	Reserved		-
0	1	1	1	7	DELTAY		8
1	0	0	0	8	X MSBs		4
1	0	0	1	9	X LSBs		8
1	0	1	0	A	Y MSBs		4
1	0	1	1	В	Y LSBs		8
1	1	0	0	С	XLP (light-pen)	Reserved	7
1	1	0	1	D	YLP (light-pen)	Reserved	8
1	1	1	0	E	Reserved		-
1	1	1	1	F	Reserved		-

 Table 1 : Register Address.

Reserved : These addresses are reserved for future versions of the circuit. In read mode, output buffers D0-D7 force a high state on the data bus.




## Table 2 : Command Register.

				b7 b6 b5 b4	0 0 0 0	0 0 0 1	0 0 1 0	0 0 1 1	0 1 0 0	0 1 0 1	0 1 1 0	0 1 1 1	1 0 0 0	00	1 1 0 0 1 1 0 1	1 1 1 1 0 0 0 1	1 1 1 1 0 1
	b2				0	1	2	3	4	5	6	7	8	9 /	A B	СС	EF
	r b2				on small vector definition)												
0	0	0	0	0	Set Bit 1 of CTRL 1 : Pen Selection		Space !	0	@	Ρ	ì	р					
0	0	0	1	1	Clear Bit 1 of CTRL 1 : Eraser selection		!	1	A	Q	a	q		:	Sma	II Ve	ector
0	0	1	0	2	Set Bit 0 of CTRL 1 : Pen/Eraser Down Selection		"	2	В	R	b	r				finit	on b2
0	0	1	1	3	Clear Bit 0 of CTRL 1 : Pen/Eraser up Selection		#	3	С	S	с	s		b7	b6 b5	b4 b3	b1 b0
0	1	0	0	4	Clear screen		\$	4	D	Т	d	t		1	$ \Delta X $	$ \Delta \mathbf{Y} $	Directio
0	1	0	1	5	X and Y Registers Reset to 0		%	5	Е	U	е	u					
0	1	1	0	6	X and Y Reset to 0 and Clear Screen		&	6	F	۷	f	v				nens	
0	1	1	1	7	Clear Screen, set CSIZE to code "minsize". All other registers reset to 0. (except XLP, YLP)			7	G	W	g	w			X or Y	V	ector ength
					Nectors small vector definition)									001	0 1 0	1	Step Step
1	0	0	0	8	L <u>ignt-pen</u> initialization (WHITE forced low)		(	8	н	х	h	х		1	1	1	Steps Steps
1	0	0	1	9	Lignt-Pen initialization		)	9	Ι	Y	i	у					
1	0	1	0	A	5 x 8 Block Drawing (size according to CSIZE)		*	:	J	Z	j	z					
1	0	1	1	В	4 x 4 Block Drawing (size according to CSIZE)		+	;	к	[	k	{					
1	1	0	0	С	Screen Scanning : Pen or Eraser as defined by CTRL1		,	<	L	١	I			Di 0'	irection	010	<b>~</b> 00
1	1	0	1	D	X Register Reset to 0		-	=	м	]	m	}			1		Y
1	1	1	0	Е	Y Register Reset to 0			>	Ν	↑	n	<u> </u>		11(	Ĭ₹		) )
1	1	1	1	F	Direct Image Memory access request for the next free cycle.		/	?	0	<b>←</b>	0	*		11		100 100 188 El	




## OTHER REGISTERS






## EF9365-EF9366



C-SIZE REGISTER (read/write)



 $\label{eq:product} \begin{array}{l} \mathsf{P}: \text{Scaling factor on X axis} \\ \mathsf{Q}: \text{Scaling factor on Y axis} \end{array}$ 


P and Q may take any value between 1 and 16. This value is given by the leftmost or rightmost 4 bits for P and Q respectively. Binary value (0) means 16.


X AND Y REGISTERS (read/write)



The 4 leftmost MSBs are always 0.

#### XLP AND YLP REGISTERS








## ASCII CHARACTER GENERATOR (5 x 8 matrix)

				b7	0	0	0	0	0	0		
				b6 b5 b4	0 1 0	0	1 0 0	1	1	1		
b3	b2	b1				·····	· · ·	4'	1			
0	0	0	0									
0	0	0	1									
0	0	1	0									
0	0	1	1									
0	1	0	0									
0	1	0	1									
0	1	1	0									
0	1	1	1									
1	0	0	0									
1	0	0	1									
1	0	1	0									
1	0	1	1									
1	1	0	0									
1	1	0	1									
1	1	1	0									
1	1	1	1								E88 EF936	55




## EXAMPLE OF AN APPLICATION OF THE EF9365 : 256 x 256 BLACK AND WHITE



SGS-THOMSON MICROELECTRONICS

## EXAMPLE OF AN APPLICATION OF THE EF 9365 : 512 x 512 BLACK AND WHITE




SGS-THOMSON

MICROELECTRONICS

57/


#### EXAMPLE OF AN APPLICATION OF THE EF9366 : 256 x 512 COLOUR. Eight colours may be obtained from the three basic colours red (R), green (G), blue (B).





## PACKAGE MECHANICAL DATA


## 40 PINS - PLASTIC DIP



#### **ORDERING INFORMATION**

Part Number	Temperature Range	Package
EF9365P	0 to 70 °C	DIP 40
EF9366P	0 to 70 °C	DIP 40





SGS-THOMSON MICROELECTRONICS

# EF9367

## MOS GRAPHIC DISPLAY PROCESSOR (GDP)

 SELECTABLE RESOLUTIONS IN BLACK AND WHITE OR COLOR :

VERTICAL RESOLUTION : 525 LINE MONI-TOR (208 OR 416). 625 LINE MONITOR (256 or 512)


HORIZONTAL RESOLUTION : 256, 320\*, 384\*, 512, 640\*, 768\*, 1024, FULL SCREEN.(\*) with external PROM


- HIGH SPEED VECTOR PLOT WELL SUITED TO ANIMATION - 4 TYPES OF LINES
- MULTIPLEXED ADDRESS AND REFRESH FOR 16 K OR 64 K DYNAMIC RAMs
- NO LIMITATION ON THE NUMBER OF SELEC-TABLE MEMORY PLANES (colors, grey levels or any other attributes)
- MULTIPAGE APPLICATION CAPABILITY
- ON-CHIP FULL ASCII CHARACTER GENERA-TOR (96) - MAXIMUM ALPHANUMERIC SCREEN DENSITY: 170 x 57 - PROGRAMMA-BLE SIZES AND ORIENTATIONS
- DIRECT INTERFACING WITH THE MONITOR THROUGH THE COMPOSITE SYNCHRO AND BLANKING SIGNALS
- AUTOMATIC ALLOCATION OF DISPLAY ME-MORY IN REFRESH, WRITE, DUMP, AND DIS-PLAY CYCLES
- LIGHT PEN REGISTERS AND CONTROL SI-GNALS
- THREE TYPES OF INTERRUPT REQUESTS
- FULLY STATIC DESIGN
- TTL COMPATIBLE I/O
- SINGLE + 5 V SUPPLY

## DESCRIPTION


This GDP is a true high resolution graphic display processor, which contains all the functions required to process vector generation at a very high speed and to generate all the timing signals required for interfacing interlaced or non interlaced video data on a raster scan CRT display compatible with 525 line or the CCIR 625 line standards.

December 1988






## TYPICAL APPLICATION




#### **TEST LOADS**





BLOCK DIAGRAM





EF9367

139

#### GENERAL DESCRIPTION

Developed using NMOS technology, the GDP is an intelligent raster scan video display controller, fully programmable via an eight-bit microprocessor bus. Besides all the timing logic functions required to generate the video, sync and blanking signals, the GDP includes two hardwired display processors : a vector and a character generator.

This unique feature allows an ultrafast screen writing speed (the 1024 dot diagonal may be written in less than 1.4 ms) at almost no microprocessor processing cost.

The GDP is particularly well-suited to all applications in which the display memory is not directly addressed by the MPU. This feature allows a total asynchronism between the MPU and the GDP memory cycles and preserves the whole MPU memory addressing space. Nevertheless, where direct exchange between the microprocessor and the memory is necessary, the on-chip allocation controller will allow this exchange without display interference.

The GDP is programmable using 11 internal registers occupying 16 consecutive addresses. These registers can also be modified by the GDP's hardwired processors while a command is being executed.

**Note** : A summary of data codes and registers is given in the **Register address table**. Hexadecimal values are subscripted 16 and the register bits are numbered as follows :

MSB	7	6	5	4	3	2	1	0	LSB

ABS	OLU	JIE	MAX	CIMU	JM	KAI	INGS	

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	- 0.3 to + 7.0	V
V <sub>in</sub>	Input Voltage	- 0.3 to + 7.0	V
TA	Operating Temperature	0 to + 70	°C
T <sub>stg</sub>	Storage Temperature	- 55 to + 150	°C

The GDP inputs are protected against high static voltages and electric fields ; nevertheless, normal precautions should be taken to avoid voltages above the limit values on this high impedance circuit.

## STATIC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 5 %, V<sub>SS</sub> = 0, T<sub>A</sub> = 0 to 70 °C unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>IH</sub>	Input High Voltage Except CK	V <sub>SS</sub> + 2.2	-	Vcc	V
VIHCK	Input High Voltage CK	V <sub>SS</sub> + 3.5	-	Vcc	V
V <sub>IL</sub>	Input Low Voltage	$V_{SS} - 0.3$	-	V <sub>SS</sub> +0.8	V
l <sub>in</sub>	Input Leakage Current (Vin = 0 to 5.25 V, V <sub>CC</sub> = max)	-	1.0	2.5	μA
Vон	Output High Voltage ( $I_{load} = -100 \ \mu A$ , $V_{CC} = min$ )	V <sub>SS</sub> + 2.4	-	-	V
Vol	Output Low Voltage (I <sub>load</sub> = 1.6 mA, V <sub>CC</sub> = min)	-	-	V <sub>SS</sub> +0.4	V
Icc	Supply Current	-	80	-	mA
$C_{in}, C_{out}$	Capacitance ( $V_{in} = 0$ , $T_A = 25 \text{ °C}$ , f = 1.0 MHz)	-	-	12	pF





## DYNAMIC OPERATING CONDITIONS


(V<sub>DD</sub> = 5.0 V  $\pm$  5 %, V<sub>SS</sub> = 0 V ; T<sub>A</sub> = 0 to + 70 °C unless otherwise noted)

Symbol	Time (ns)	Min.	Max.
t <sub>ск</sub>	Clock Period	560	
t <sub>CKL</sub>	CK Pulse Width, Low	330	
t <sub>скн</sub>	CK Pulse Width, High	190	
CKLDAD	CK Low to Valid DAD		320
CKHDAD	CK High to Valid DAD		180
CKLSYNC	CK Low to Valid SYNC		300
CKLBLK	CK Low to Valid BLK		310
CKLVB	CK Low to Valid VB		500
CKLALL	CK Low to Valid ALL		300
CKLMSL	CK Low to Valid MSL		300
CKLDW	CK Low to Valid DW		310
CKLMFRL	CK Low to Valid MFREE Low		330
CKLMFRH	CK Low to Valid MFREE High		500
CKLDIN	CK Low to Valid DIN		310
CKLIRQ	CK Low to Valid IRQ		1500
CKLWHI	CK Low to Valid WHITE		530
t <sub>EL</sub>	Ē Pulse Width, Low	450	
t <sub>EH</sub>	E Pulse Width, High	430	
t <sub>AS</sub>	Address Pre-Setup Time	160	
t <sub>AH</sub>	Address Hold Time	10	
t <sub>DSW</sub>	Data Pre-Setup Time (write)	195	
t <sub>DDR</sub>	Data Setup Time (read)		320
t <sub>DHR</sub>	Data Hold Time (read)	10	
t <sub>IR</sub>	IRQ Release Time		1600
LPHW	LPCK High to WHITE High (if command 0816)		1600
LPHIRQ	LPCK High to IRQ Low		1600
tlpckh	LPCK High Hold Time	150	
tr	CK and E Rise Times		20
tf	CK and E Fall Times		20












SGS-THOMSON MICROELECTRONICS










# PIN DESCRIPTION



# POWER SUPPLY, CLOCK AND OPERATING PARAMETERS

Name	Pin Type	N°	Function	Description
Vss	S	20	Power Supply	Ground
Vcc	S	40	Power Supply	+ 5 V
СК	1	1	Clock	Master Clock. All internal processor states are modified on the falling edge of this signal. The whole circuit logic is static and the cycle of this clock needs only to be adjusted according to the shape and accuracy the synchronizing signals should feature. DAD Memory Address Multiplexing Signal. If CK is low, low addresses (or row addresses for the memory) are those that are output on DAD. The frequency of CK is a multiple of the image refresh frequency : - Interlaced scanning : f (CK) = f (1/2 frame) x (312 or 262) x 96.
FMAT	1	8	Format	This pin is connected to $V_{CC}$ , $V_{SS}$ , CK or $\overline{CK}$ and sets the number of monitor and image lines : $V_{CC}$ : 625 line monitor, interlaced synchronization, 512 lines displayed $\underline{CK}$ : 525 line monitor, interlaced synchronization, 416 lines displayed $\overline{CK}$ : 525 line monitor, non-interlaced synchro, 208 lines displayed $V_{SS}$ : 625 line monitor, non-interlaced synchro, 256 lines displayed
WO	I	23	Write Only	When WO is high, memory refresh nor display no longer exist. The <u>hard</u> wired write processors may operate without being interrupted. The ALL signal is always high.



# SYNCHRONIZING AND BLANKING SIGNALS

Name	Pin Type	N°	Function	Description			
SYNC	0	34	Video Monitor Synchronizing	Video Monitor Line and Frame Synchronization Signal. For example, if CK is at 1.5 MHz and FMAT is high, signal SYNC is to CCIR 625 line 50 Hz standard. This output is independent of input WO and of register CTRL1.			
BLK	0	25	Blanking	This signal is high apart from the display window (writing or refresh). It is always high if bit 2 in register CTRL1 is high, but it is not affected by the WO input.			
VB	0	16	Vertical Blanking	This signal is not affected by WO and register CTRL1. High during vertical blanking.			

# DISPLAY MEMORY ADDRESSING SIGNALS

Name	Pin Type	N°	Function	Description
DAD0 to DAD6	0	37,39 38,4 3,2,5	Display Address	Adresses that are multiplexed by the CK signal. Provided for the automatic refresh of the 16 K or 64 K dynamic memories.
X9	0	19	Memory Address	Horizontal pointer extension bit for write operations (horizontal resolution greater than 512).
MSL0 to MSL3	2	6, 36 7, 35	Memory Select	Pixel write select signals (see section : <b>display memory configuration</b> ).
ALL	0	22	Access to all Memory Units	The signal makes it possible to discriminate between the collective memory access to all chips (display, refresh or erase), and the memory accesses to a single pixe for vector or character writing purposes. The signal is low for collective access.

# DISPLAY MEMORY CONTROL SIGNALS

Name	Pin Type	N°	Function	Description
DIN	0	15	Display In	Selection of the memory data code corresponding to the display screen in the "off " condition (active when high). For a black-and-white display (1 bit per pixel), DIN may directly be the storage entry data.
DW	0	14	Display Write	Display memory write signal. Active when Low.
MW	0	24	Memory Available	This pin outputs MFREE and WHITE signals which are externally demultiplexed by signal ALL : MFREE = MW + ALL ; WHITE = MW + ALL Memory Free (MFREE) : Signal low during the next memory idle period following the OF <sub>16</sub> command. This signal allows exchanges between the microprocessor and the X and the Y flagged memory segment without affecting the display. Forcing to White Level (WHITE) : Forces white level on video signal, for use of the light pen. Active when Low.



### MICROPROCESSOR BUS SIGNALS

Name	Pin Type	N°	Function	Description
D0-D7	I/O	33 to 26	Data Bus	I/O buffers opening is controlled through $\overline{E},$ and the related direction through R/W.
A0 - A3	1	9 to 12	Address Bus	Address of the register involved in microprocessor access.
R/W	I	18	Read/Write Signal	Read/Write Signal. Write when Low.
Ē	I	17	Enable	Bus exchange synchronizing and enabling signal.
ĪRQ	0	13	Interrupt Request	Interrupt request towards the microprocessor, programmable through register CTRL1. Open drain output.

# LIGHT PEN OPERATING SIGNALS

Name	Pin Type	N°	Function	Description
LPCK	I	21	Light Pen Strobe	Light Pen Input. When the Mechanism is set, a rising edge loads into registers XLP and YLP the current display address and sets the XLP register's LSB high.

### **REGISTER DESCRIPTION**

X AND Y REGISTERS (addresses : 816, 916, A16, B16)

The X and Y registers are 12-bit read-write registers. They indicate the position of the next dot to be written into the display memory. They have no connection at all with the video signal generating scan, but they point the write address, in the same way as the pen address on a plotter.

These 2 registers are incremented or decremented, prior to each write operation into the display memory, by the internal vector and character generators, or they may be directly positioned by the microprocessor.

This 2 x 12 bit write address covers a 4096 x 4096 point addressing space. Only the LSBs are used here, since the maximum definition of the picture actually stored is  $512 \times 1024$  pixels (picture elements).

In practice, the GDP assumes that it has a memory space of 1024 x 512 (FMAT =  $V_{CC}$  or CK) or 1024 x 256 (FMAT =  $V_{SS}$  or CK) and disables writing outside this space, unless bit 3 of CTRL 1 is set.


The above features along with the relative mode description of all picture component elements make it possible to automatically solve the great majority of edge cut-off problems.

# DELTAX AND DELTAY REGISTERS (addresses $5_{16}, 7_{16}$ )

The DELTAX and DELTAY registers are 8-bit readwrite registers. They indicate to the vector generator the projections of the next vector to be plotted, on the X and Y axes respectively. Such values are unsigned integers. The plotting of a vector is initiated by a write operation in the command register (CMD)

### CSIZE REGISTER (address : 316)

The CSIZE register is an 8-bit read-write register. It indicates the scaling factors of X and Y registers for the symbols and characters. 98 characters are generated from a  $5 \times 8$  pixel matrix defined by an internal ROM. In the standard version, it contains the alphanumeric character in the ASCII code which may be printed, together with a number of special symbols.



Each symbol can be increased by a factor P(X) or Q(Y). These factors are independent integers which may each vary from 1 to 16 and which are defined by the CSIZE register. The symbol generation se-



quence is started after writing the ASCII code of the symbol to be represented in the CMD register.

### CTRL1 REGISTER (address : 116)

The CTRL1 register is a 7-bit read-write register, through which the general circuit operation may be fed with the required parameters.

- Bit 0 : When low, this bit inhibits writing in display memory (equivalent to pen or eraser up). When high, this bit enables writing in display memory (pen or eraser down). This bit control the DW output.
- Bit 1 : When low, this bit selects the eraser. When high, this bit selects the pen. This bit controls the DIN output.
- Bit 2 : When low, this bit selects the normal writing mode (writing apart from the display and refresh periods, which are a requirement for the dynamic storages) in display memory.

When high, this bit selects the high speed writing mode : the display periods are deleted. Only the dynamic storage refresh periods are retained.

Bit 3 : When low, this bit indicates that the 4096 x 4096 space is being used (the 12 X and Y bits are significant). When high, this bit selects the cyclic screen

operating mode.

- Bit 4 : When low, this bit inhibits the interrupt triggered by the light per sequence completion. When high, this bit enables the interrupt.
- Bit 5 : When low, this bit inhibits the interrupt release by vertical blanking. When high, this bit enables the interrupt.
- Bit 6 : When low, this bit inhibits the interrupt indicating that the system is ready for a new command.

When high, this bit enables the interrupt.

Bit 7 : Not used. Always low in read mode.

### CTRL2 REGISTER (address : 216)

The CTRL2 register is a 4-bit read-write register, through which the plotting of vectors and characters may be denoted by parameters.

- Bit 0,1 : These 2 bits define 4 types of lines (continuous, dotted, dashed, dash-dotted).
- Bit 2 : When low, this bit defines straight writing. When high, it defines tilted characters.
- Bit 3 : When low, this bit defines writing along an horizontal line. When high, this bit defines writing along a ver-

When high, this bit defines writing along a vertical line. Bit 4, 5, 6, 7 : Not used. Always low in read mode.

### CMD COMMAND REGISTER (address : 016)

The CMD register is an 8-bit write-only register. Each write operation in this register causes a command to be executed, upon completion of the time necessary for synchronizing the microprocessor access and the GDP's CK clock.

Several types of command are available :

- vector plotting
- character plotting
- screen erase
- light pen circuitry setting
- access to the display memory through an external circuitry
- indirect modification of the other registers (commands that make it possible for the X, Y, DEL-TAX, DELTAY, CTRL1, CTRL2, and CSIZE registers to be amended or scratched).

STATUS REGISTER (address 0<sub>16</sub>, F<sub>16</sub>)

The STATUS register is an 8-bit read-only register. It is used to monitor the status of the executing statements entered into the circuit, and more specifically to avoid the need for modifying a register that is already used for the command currently executing.

- Bit 0 : When low, this bit indicates that a light pen sequence is currently executing. When high, it indicates that no light pen sequence is currently executing.
- Bit 1 :This bit is high during vertical blanking. It is the VB signal recopy.
- Bit 2 : When low, this bit indicates that a command is currently executing. When high, this bbit indicates that the circuit is ready for a new command.
- Bit 3 : This bit when low indicates that registers X and Y are pointing within the assumed memory space. This bit is obtained by applying the logical OR

function to the unused must significant bits of registers X and Y.

If  $FMAT = V_{CC}$  or CK, the assumed memory space is  $1024 \times 512$ .

If FMAT =  $V_{SS}$  or  $\overrightarrow{CK}$ , the assumed memory space is 1024 x 256.

- Bit 4 : When high, this bit indicates that an interrupt has been initiated by the completion of a light pen running sequence and that this interrupt has been enabled by bit 4 in CTRL1 register.
- Bit 5 : When high, this bit indicates that an interrupt has been initiated by vertical blanking and that



this interrupt has been enabled by bit 5 in CTRL1 register.

- Bit 6 : When high, this bit indicates that an interrupt has been initiated by the completion of execution of a command and that this interrupt has been enabled by bit 6 in CTRL1 register.
- Bit 7 : When high, this bit indicates that an interrupt has been initiated. It is the logic OR of bits 4, 5 and 6 in STATUS register. The IRQ output state is always the opposite of the status of this bit.
- **Notes :** Bits 4, 5, 6 and 7 are reset low by reading the STATUS register at address 0<sub>16</sub>. Reading at address F<sub>16</sub> does not modify their state.

XLP AN YLP REGISTERS (addresses  $C_{16}$  and  $D_{16}$ )

The XLP and YLP registers are read-only registers, with 7 and 8 bits respectively. Upon completion of a high pen running sequence, they contain the display address sampled by the first edge appearing rising on the LPCK input. The use of such registers is discussed in section : **Use of light pen circuitry.** 

# SYSTEM OPERATING PRINCIPLE

DISPLAY MEMORY CONFIGURATION


Assume a V x H pixel picture. Assume that each pixel is able to adopt  $2^{b}$  different states. A V x H x b bit display memory is thus required.

In those applications where **H** features a high value, the video signal frequency exceeds the maximum frequency of memory read access.

Example : **H** = 512 with a television line frequency : the pixel succession period on the video signal is 83 ns.

It is mandatory that a line of **H** dots be cut into **h** adjoining segments of **n** bits each, read at the same time in the display memory, and thereafter converted to serial form to produce the video signal, **h** memory accesses per line are necessary. Each access loads **b n**-bit shift registers. The memory contains  $V \times h \times b$  **n**-bit words.

- Notes :1. All internal registers may be read or written at any time by the microprocessor. However, the precautions outlined below should be observed :
  - Do not write into the CMD register if execution of the previous command is not completed (bit 2 of STATUS register).
  - Do not alter any register if it is used as an input parameter for the internal hardwired systems (e.g. : modifying the DELTAX register while a vector plotting sequence is in progress).
  - Do not read a register that is being asynchronously modified by the internal hardwired systems (e.g. : reading the X register while a vector plotting sequence is in progress may be erroneous if CK and E are asynchronous).
  - 2. On powering up, the writing devices may have any status. Before entering a command for the first time, it is necessary to wait until all functions currently underway are completed, which information can be derived from the STATUS register.





The EF9367 is designed for the following stored image formats :

V = 512 or 256 (50 Hz)

V' = 416 or 208 (60 Hz)

H = 1024 or lower multiples of 64

- h = 64
- n = 16, 8, 4, 2, 1 (or any value below 16 using ex ternal PROM encoding)
- b = any value (addressing is same for all memory planes, management of these planes is external to the GDP).

In so far as the overflow tests are concerned, the


circuit assumes that it still has the maximum memory space for X (1024). The test for Y is effected in the following memory spaces :

512 if FMAT = 
$$V_{CC}$$
 or CK

**512 or 256 vertical resolution**: the displayed space is identical to the space in memory (unless a greater memory capacity is deliberately selected).

**416 or 208 vertical resolution** : the displayed space is smaller than the memory space.

Lines not displayed are displayable using an external adder to dejustify the display addresses (this arrangement may be used for smooth roll-up/roll down.



# DAD AND MSL STATUS TABLE

The internal counters which address the display memory are made up of :

- 6 horizontal address bits (h = 64)
   h<sub>0</sub>, h<sub>1</sub>, h<sub>2</sub>, h<sub>3</sub>, h<sub>4</sub>, h<sub>5</sub>, (h<sub>0</sub> = LSB)
- . 9 vertical address bits (V  $\leq$  512)
- t, V<sub>0</sub>, V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, V<sub>4</sub>, V<sub>5</sub>, V<sub>6</sub>, V<sub>7</sub>

t is here the LSB. It denotes the line parity and changes every frame because of interlaced scan-Within a same frame,  $V_0$  denotes the LSB.

 $FMAT = V_{CC} \text{ or } CK$ 

			X9			ļ	DA	D					
ALL	CK	0	1	2	3		0	1	2	3	4	5	6
0	0	X <sub>0</sub>	ν.	X2	$V_1$	Х <sub>9</sub>	h <sub>5</sub>	h4	h3	h2	h1	h <sub>0</sub>	$V_0$
0	1	<b>^</b> 0	^1				V <sub>7</sub>	$V_6$	۷5	V4	V <sub>3</sub>	V2	t
1	0	<b>X</b> 0	X <sub>1</sub>	X2	Y <sub>2</sub>	Х <sub>9</sub>	X <sub>8</sub>	<b>X</b> 7	X <sub>6</sub>	X <sub>5</sub>	X4	Х3	$\mathbf{Y}_1$
1	1						Y <sub>8</sub>	<b>Y</b> 7	$Y_6$	$Y_5$	<b>Y</b> <sub>4</sub>	$Y_3$	$\mathbf{Y}_{0}$

The write address is made up of the LSBs of the X and Y internal registers.

X<sub>0</sub>, X<sub>1</sub>, X<sub>2</sub>, X<sub>3</sub>, X<sub>4</sub>, X<sub>5</sub>, X<sub>6</sub>, X<sub>7</sub>, X<sub>8</sub>, X<sub>9</sub> Y<sub>0</sub>, Y<sub>1</sub>, Y<sub>2</sub>, Y<sub>3</sub>, Y<sub>4</sub>, Y<sub>5</sub>, Y<sub>6</sub>, Y<sub>7</sub>, Y<sub>8</sub>

The GDP produces addressing signals in the sequences shown in the following tables :

 $FMAT = V_{SS} \text{ or } \overline{CK}$ 

			M	SL		X9	DAD						
ALL	СК	0	1	2	3		0	1	2	3	4	5	6
0	0	v.	X <sub>1</sub>	ν.	X <sub>2</sub> 1	X9	h <sub>5</sub>	h4	h3	h <sub>2</sub>	h1	h <sub>0</sub>	$V_0$
0	1	X <sub>0</sub>		^2			V <sub>7</sub>	$V_6$	$V_5$	V <sub>4</sub>	$V_3$	V2	$V_1$
1	0	X <sub>0</sub>	<b>X</b> <sub>1</sub>	X <sub>2</sub>	1	v	X <sub>8</sub>	<b>X</b> 7	$X_6$	$X_5$	$X_4$	X <sub>3</sub>	$\mathbf{Y}_{0}$
1	1					X <sub>9</sub>	<b>Y</b> <sub>7</sub>	$Y_6$	<b>Y</b> <sub>5</sub>	Y4	$Y_3$	Y <sub>2</sub>	$\mathbf{Y}_1$



# DESCRIPTION OF DISPLAYABLE FORMATS

# Non Interlacing Scanning


**256 x 512 or 208 x 512 pixel formats (H = 512, n = 8)**. Input FMAT must be low or connected to CK. The memory is made up of 16 K bytes per memory plane. The byte address is made up of 14 bits which are output on two runs on the DAD pins. The three MSL0, MSL1, MSL2 outputs are used to select one pixel out of the eight featuring the same address. They issue the number of the pixel, encoded on three bits. MSL3 is high, and is not used.

**256 x 384 or 208 x 384 pixel formats (H = 384, n = 6).** Input FMAT must be low or connected to CK. The memory is organized as 16 K words x 6 bits.

The signals produced by the chip in the sequence indicated for the  $256 \times 512$  format are transcoded externally as shown in the opposite diagram.

**256 x 320 or 208 x 320 pixel formats (H = 320, n = 5).** The same schematic as for 384 horizontal resolution should be used with a memory organized in 5 bit words.

**256 x 256 or 208 x 256 pixel formats (H = 256, n = 4).** Input FMAT must be low or connected to CK. The memory is made up of 16 K words x 4 bits. The word address up of 14 bits which are output in two runs on the DAD pins. One of the four chips is selected by decoding pins MSL1 and MSL2 (that leads to ignore X<sub>0</sub> : the X computation space is changed to 2048 pixels horizontal overflow detected at 512 pixels).



# Interlaced Scanning

512 x 1024 or 416 x 1024 pixel formats (H = 1024, n = 16). Input FMAT must be connected to V<sub>CC</sub> or CK

The memory comprises 32 K words x 16 bits, organized in two blocks of 16 K words each.

The signals produced by the circuit in the sequence indicated for the  $512 \times 512$  format are combined externally as shown at the end of the data sheet.

512 x 768 or 416 x 768 pixel formats (H = 768, n = 12). Input FMAT must be connected to  $V_{CC}$  or CK. The memory comprises 32 K words x 12 bits, organized in two blocks of 16 K words each.

The signals produced by the chip in the sequence indicated for the  $512 \times 512$  format are transcoded externally as shown in the diagram below.


512 x 640 or 416 x 640 pixel formats (H = 640, n = 10). The same schematic as below should be used with a memory organized in 10 bit words.

**512 x 512 or 416 x 512 pixel formats (H = 512, n = 8).** The FMAT input should be tied to  $V_{CC}$  or CK. The memory is made up of V x h bytes = 32 K bytes per memory plane.

The byte address is made up of 15 bits :

- 14 are output in 2 runs on the DAD pins for the purpose of using 16 K x 1 bit dynamic RAMs.
- the 15th one is output on pin MLS3.


The MLS0, 1 and 2 outputs allow to select one pixel out of the 8 featuring the same address, for pixel-topixel write applications. They issue the number of the involved pixel, encoded on 3 bits.





# MEMORY OPERATION SEQUENCE ALONG ONE FRAME

Apart from the window where the memory is used for display purposes exclusively, write operations may be performed, except during 3 refresh periods.



The three period types, D, W and R, respectively,  $\underline{\text{are i}}$ ndicated outside the circuit through the BLK and  $\overline{\text{ALL}}$  signals :

	BLK	ALL
D	0	0
W	1	1
R	1	0

The refresh of dynamic RAMs is automatically performed by the GDP. During display, the memory is entirely refreshed each 4 lines (256 accesses). During vertical blanking, 3 refresh cycles of 4 lines each are executed.


#### Exceptions :


- If bit 2 in register CTRL1 is high (high speed write), the display period is suppressed and 19 refresh cycles of 4 lines each are executed during one frame.
- As long as the WO input is high, the circuit is set to write mode, and BLK retains the same outline as it has under normal operating conditions.


In these two cases, executing codes  $04_{16}$ ,  $06_{16}$ ,  $07_{16}$ and  $OC_{16}$  triggers a complete D sequence for a high-speed scan of all addresses. This last two frames if FMAT is high (or tied to CK) and one frame if FMAT is low (or tied to CK).













# EF9367

# COMPOSITE SYNC AROUND FRAME SYNC



DETAILED LINE DIAGRAM



SGS-THOMSON MICROELECTRONICS

#### HARDWIRED WRITE PROCESSOR OPERA-TION IN DISPLAY MEMORY

The hardwired write processors are sequenced by the master clock CK. They receive their parameters from the microprocessor bus. They control the X, Y write address, and the DIN, DW, MW and IRQ outputs.

These hardwired processors operate in continuous mode. In the event of conflicting access to the display memory, the display and refresh processors have priority.

Since command decoding is synchronous with the CK master clock, any write operation into the (CMD) command register triggers a synchronizing mechanism which engages the circuit for a maximum of 2 CK cycles when the E input returns high. The circuit remains engaged throughout command execution.

No further command should be entered as long as bit 2 in STATUS register is low.

# VECTOR PLOTTING

The internal vector generator makes it possible to modify, within the display memory, all the dots which form the approximation of a straight line segment. All vectors plotted are described by the origin dot and the projections on the axes.

The starting point co-ordinates are defined by the X, Y register value, prior to the plotting operation.

Projections onto the axes are defined as absolute values by the DELTAX and DELTAY registers, with the sign in the command byte that initiates the vector plotting process.

The vector approximation achieved here is that established by J.F. BRESENHAM ("Algorithm for computer control of a digital plotter"). This algorithm is executed by a hardwired processor which allows for a further vector component dot to be written in each CK clock cycle.

During plotting, the display memory is addressed by the X, Y registers, which are incremented or decremented.

On completion of vector plotting, they point to the end of this vector.

All vectors may be plotted using any of the following line patterns : continuous, dotted, dashed, dash-dotted, according to the 2 LSBs in register CTRL2.

Irrespective of such patterns, the plotting speed remains unchanged. The "pen down-pen up" statement required for <u>plotting</u> non-continuous lines is controlled by the DW output.

For a specified non-continuous line plotted vector, defined by DELTAX, DELTAY, CTRL2, CMD, the


DW sequencing during the plotting process is always the same, irrespective of vector origin and of the nature of previous plots. This feature guarantees that a specified vector can be deleted by plotting it again after moving X and Y to the starting point, and complementing bit 1 in register CTRL 1.

Since the vector plotting initiation command defines the sign of the projections onto the axes, all vectors may be plotted using 4 different commands.


For increased programming flexibility, the system incorporates 16 different commands, supplemented by a set of 128 commands which make it possible to plot small size vectors by ignoring the DELTAX and DELTAY registers.

Such commands are as follows :

Basic commands




 commands which allow ignoring the DELTAX or DELTAY registers by considering them as of zero value



Notes :Bits 1 and 2 always have the same sign meaning.

These 8 codes may be summarized by the following diagram :







 Commands which allow ignoring the smaller of the two DELTAX and DELTAY registers, by considering it as being equal to the larger one, which is the same as plotting vectors parallel to the axes or diagonals, using a single DELTA register.

0 0 0 1 1 X X X
-----------------


Same direction codes as above.




 Commands in which the two registers DELTAX and DELTAY may be ignored by specifying the projections through the CMD register (0 to 3 steps for each projection).



**Plotting cycle sequence :** (it is assumed that the vector generator is not interrupted by the display or refresh cycle).





Note : Plotting a vector with DELTAX = DELTAY = 0 writes the dot X, Y in memory. It occupies the vector generator for synchroni zation, initialization and one write cycle.


### CHARACTER AND SYMBOL GENERATOR

The character generator operates in the same way as the vector generator, i.e. through incrementing or decrementing the X, Y registers, in conjunction with a DW output control.

It receives parameters from the CSIZE, CTRL2 and CMD registers. The characters plotted are selected, according to the CMD value, out of 98 matrices (97 8-dot high x 5-dot wide rectangular matrices, and one 4 dot x 4 dot matrix) defined in an internal ROM. Two scaling factors may be applied to the characters plotted using X and Y defined by the CSIZE register. The characters may be tilted, according to the content of register CTRL2.

#### **BASIC MATRIX**

Upon completion of a character writing process, the X and Y registers are positioned for writing a further character next to the previous one, with a 1 dot spacing, i.e. Y is restored to its original value and X is incremented by 6.



E88 EF9365-21

# SCALING FACTORS

Each individual dot in the  $5 \times 8$  basic matrix may be replaced by a P x Q size block.

P: X co-ordinate scaling factor

Q: Y co-ordinate scaling factor


The character size becomes 5 P x 8 Q. Upon completion of the writing process, X is incremented by 6P. The CK clock cycle count required is 6 P x 8 Q.

P and Q may each take values from 1 through 16. They are defined by the CSIZE register. Each value is encoded on 4 bits, value 16 being encoded as 0<sub>16</sub>.

In register CSIZE, P is encoded on the 4 MSBs and Q on the 4 LSBs.

Among the 97 rectangular matrices available in the standard ROM, 96 correspond to CMD values ranging from  $20_{16}$  to  $7F_{16}$ , and the 97th matrix to  $0A_{16}$ . In the standard version, these values correspond to the 96 printable characters in the ASCII set. The 97th character is a 5 P x 8 Q block which may be used for deleting the other characters.

The 98th code  $(0B_{16})$  is used to plot a 4 P x 4 Q graphic block. It locates X, Y, without spacing for the next symbol. Such a block makes it possible to pad uniform areas on the screen.





# TILTED CHARACTERS

All characters may be modified to produce tilted characters or to mark the vertical co-ordinate with straight or tilted type symbols. Such changes may be achieved using bits 2 and 3 in register CTRL2.

**Note :** Scaling factors P and Q are always applied within the co-ordinates of the character before conversion.

### CHARACTER DELETION

A character may be deleted using either the same command code or command code 0A<sub>16</sub>. In either case, bit 1 in register CTRL1 should be inverted, the origin should be the same as prior to a character plotting operation, as should the scaling factors.

**Note :** Vector generator and character generator operate in similar ways :

	Vector	Character
Dimensions	DELTAX, DELTAY	CSIZE, tilting
DW Modulation	Type of Line	Character Code

### USE OF LIGHT PEN CIRCUITRY

A rising edge on the LPCK input is used to sample the current display address in the XLP and YLP registers, provided, that this edge is present in the frame immediately following loading of the  $08_{16}$  or  $09_{16}$  code into the CMD register.

Here, the frame origin is counted starting with the VB falling edge. With code  $08_{16}$ , the MW output recopies the BLK signal from the frame origin up to the rising edge on the LPCK input, or when VB starts rising again, if the LPCK input remains low for the entire frame. With code  $09_{16}$ , the MW output is not activated.

The YLP address is 8-bit coded since there are 256 display lines in each frame. The XLP address is 6-bit coded since there are 64 display cycles in each line.

These 6 bits left-justified in register XLP indicate the number of the segment (h = 0 to 63) to which the point indicated by the light pen belongs.

The address sampled into XLP corresponds to the current memory cycle. Dots detected by the light pen were addressed in the memory during the previous cycle. Hence, 1 should be subtracted from bit 2 in XLP register where the light pen electronic circuitry does not produce any additional delay.

If the rising edge on input LPCK occurs while VB is low, then the LSB in XLP is set high is set high. This bit acts as a status signal which is reset to the low state by reading register XLP or YLP. The rising edge first received (LPCK or VB) sets bit 0 in STATUS register high. An interrupt is initiated if bit 4 in CTRL1 is high.

When commands  $08_{16}$  or  $09_{16}$  have been decoded, bit 2 of the status register goes high (circuit ready for any further command) and bit 0 goes low (light pen operating sequence underway).

#### SCREEN BLANKING COMMANDS

Three commands  $(04_{16}, 06_{16}, 07_{16})$  will set the whole display memory to a status corresponding to a "black display screen", condition. Another command  $(0C_{16})$  may be used to set the whole memory to a status other than black (this condition being determined by bit 1 in register CTRL1).

The 4 commands outlined above use the planned scanning of the memory addresses achieved by the display stage. The X and Y registers are not affected by commands  $04_{16}$  and  $0C_{16}$ . Hence, the time required is that corresponding to one frame (FMAT = 0 or CK) or two frames (FMAT = 1 or CK). The time corresponding to the completion of the frame currently executing when the CMD register is loaded, should be added to the above time.

For the screen blanking process, the frame origin is counted starting with the VB falling edge.\_\_\_\_

The only signals affected here are the DW output, which remains low when VB is low, and the DIN output which is forced high where the  $04_{16}$ ,  $06_{16}$  and  $07_{16}$  commands are entered.

Such commands are activated without requiring action by WO input or bit 2 in register CTRL1. While these commands are executing, bit 2 in STATUS register remains low.

# EXTERNAL REQUEST FOR DISPLAY MEMORY ACCESS (MW output)

<u>One</u> writing code  $0F_{16}$  into the CMD register, the MW output is set low by the circuitry, during the next free memory cycle.

Apart from the display and refresh periods, this cyole is the first complete cycle that occurs after input  $\vec{E}$  is reset high.

During this cycle, those addresses output on DAD and MSL <u>cor</u>respond to the X and Y register contents : DW is high, ALL is high.

Should the memory be engaged in a display or refresh operation, (which is the case when ALL is low), then this cycle is postponed to be executed after ALL is reset high. The maximum waiting time is thus 64 cycles.

The MW signal may be used e.g. for performing a read or write operation into a register located be-



tween the display memory and the microprocessor bus.

### INTERRUPTS OPERATION

An interrupt may be initiated by three situations denoted by internal signals :

- Circuit ready for a further command.
- Vertical blanking signal.
- Light pen sequence completed.

These three signals appear in real time in the STA-TUS register (bits 0, 1, 2). Each signal is cross-referenced to a mask bit in the register CTRL1 (bits 4, 5, 6).

If the mask bit is high, the first rising edge that occurs on the interrupt initiating signal sets the related interrupt flip-flop circuit high.

The outputs from these three flip-flop circuits appear

in the STATUS register (bits 4, 5, 6). If one flip-flop circuit is <u>high</u>, bit 7 in the STATUS register is high, and pin IRQ is forced low.

A read operation in the STATUS register at address 0<sub>16</sub> resets its 4 MSBs low, after input  $\overline{E}$  is reset high (a read at address F<sub>16</sub> maintains their value).

The three interrupt control flip-flops are duplicated to prevent of an interrupt coming during a read cycle of the STATUS register.

The status of bits 4, 5 and 6 corresponds to the interrupt control flip-flop circuit output, before input  $\vec{E}$ goes low.

An interrupt coming during a read cycle of the STA-TUS register does not appear in bits 4, 5 and 6 during this read sequence, but during the following one. However, it may appear in bits 0, 1, 2 or on pin IRQ.

	Addı	ess Reg	ister		Register	Register Functions			
	Bin	ary			Read	Write	_ Number of Bits		
A3	A2	A1	A0	Hexa	R/W = 1	R/W = 0	DIIS		
0	0	0	0	0	STATUS	STATUS CMD			
0	0	0	1	1	CTRL 1 (Write Control and	d Interrupt Control)	7		
0	0	1	0	2	CTRL 2 (Vector and Symb	ool Type Control)	4		
0	0	1	1	3	CSIZE (Character Size)		8		
0	1	0	0	4	Reserved		-		
0	1	0	1	5	DELTAX	8			
0	1	1	0	6	Reserved		-		
0	1	1	1	7	DELTAY		8		
1	0	0	0	8	X MSBs		4		
1	0	0	1	9	X LSBs		8		
1	0	1	0	A	Y MSBs		4		
1	0	1	1	В	Y LSBs		8		
1	1	0	0	С	XLP (light-pen)	Reserved	7		
1	1	0	1	D	YLP (light-pen)	Reserved	8		
1	1	1	0	E	Reserved	_			
1	1	1	1	F	STATUS	Reserved	8		

 Table 1 : Register Address.

Reserved : These addresses are reserved for future versions of the circuit. In read mode, output buffers D0-D7 force a high state on the data bus.




Table 2 : Command Register.


				b6 b5 b4	0 0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1	1 0 0 0	0	1   1 0   0 1   1 0   1	0	1 1 1 D 1 1 1 0 1
b3	b2	b1	b0		0	1	2	3	4	5	6	7	8	9	A B	С	DEF
				atio	n small vector definition)											• •	
0	0	0	0	0	Set Bit 1 of CTRL 1 : Pen Selection		Space	0	@ A	P Q	` a	p q					
0	0	0	1	1	Clear Bit 1 of CTRL 1 : Eraser selection			2	В	R	b	ч r		SMALL VECTOR			
0	0	1	0	2	Set Bit 0 of CTRL 1 : Pen/Eraser Down Selection									DE	FINIT		
0	0	1	1	3	Clear Bit 0 of CTRL 1 :						b7	b6 b5	b 4 b 3	b2 b1 b0			
0	1	0	0	4	Clear screen	-	\$	4	D	T	d	t		1	ΔΧ	ΔΥ	Direction
0	1	0	1	5	X and Y Registers Reset to 0		%	5	E	U	e	u		L	نسينه	- <u>Lii</u>	1
0	1	1	0	6	X and Y Registers Reset to 0     &     6     F     V     f       X and Y Reset to 0 and Clear					v							
0	1	1	1	7	Clear Screen, set CSIZE to code "minsize". All other registers reset to 0. (except XLP, YLP)						g				ΔX or ΔY		Vector Length
					Vectors small vector definition)								-	0	0		0 Step 1 Step
1	0	0	0	8	Lignt-pen initialization (WHITE forced low)		(	8	н	х	h	x		1	0		2 Steps 3 Steps
1	0	0	1	9	Lignt-Pen initialization		)	9	Ι	Υ	i	У	1				
1	0	1	0	A	5 x 8 Block Drawing (size according to CSIZE)		*	:	J	Z	j	z					
1	0	1	1	В	4 x 4 Block Drawing (size according to CSIZE)		+	;	К	[	k	{			D	IREC	TION
1	1	0	0	С	Screen Scanning : Pen or Eraser as defined by CTRL1		3	<	L	١	Ι	 		01	' /	010	001
1	1	0	1	D	X Register Reset to 0		-	=	М	]	m	}		110	-		000
1	1	1	0	Е	Y Register Reset to 0			>	Ν	↑	n	-			<u> </u>		1
1	1	1	1	F	Direct Image Memory access request for the next free		/	?	0	~	0	*		11		100	<sup>101</sup> F9365-23



# OTHER REGISTERS




 $CSIZE = \overline{11}_{16}$ E88 EF9365-24






### Types of character orientations




C-SIZE REGISTER (read/write)




P : Scaling factor on X axis Q : Scaling factor on Y axis

P and Q may take any value between 1 and 16. This value is given by the leftmost or rightmost 4 bits for P and Q respectively. Binary value (0) means 16.

X AND Y REGISTERS (read/write)



The 4 leftmost MSBs are always 0. XLP and YLP REGISTERS






# ASCII CHARACTER GENERATOR (5 x 8 matrix)

			1	<b>Ь7</b> 0	0	0	0	0	0		
				b6 0 b5 1	0	1	1	1	1		
БЗ	b2	ь1	_	b4 0	1	0	1	0	1_1_		
0	0										
0	0	0	1								
0	0	1	0			:::: ::::					
o	0	1	1								
0	1	0	0								
0	1	0	1								
0	1	1	0	8							
0	1	1	1								
1	0	0	0								
1	0	0	1								
1	0	,1	0								
1	0	1	1								
1	1	0	0								
1	1	0	1								
1	1	1	0								
1	1	1	1						***	E88 EI	-9365-30



EF9367


# EXAMPLE OF A MONOCHROME APPLICATION : 512 x 512 or 416 x 512



SGS-THOMSON MICROELECTRONICS

# EXAMPLE OF A COLOR APPLICATION : 208 x 512 or 256 x 512


Eight colours may be obtained from the three basic colours red (R), green (G), blue (B).



FMAT = CK : 208 x 512 resolution - 60 Hz 625 line non interlaced scanning.




# EXAMPLE OF A MONOCHROME, MULTIPAGE APPLICATION : 512 x 1024 or 412 x 1024 (see page 32 for MUX command law)





# EXAMPLE OF A MONOCHROME, MULTIPAGE APPLICATION : 512 x 640 or 416 x 640 (see page 32 for PROM encoding)





### MUX COMMAND LAW

Following table indicates MUX command principles.

Selected N	IUX Input							
Read (	Cycles	Write C	Cycles		Comment			
RAS	CAS	RAS	CAS	Address Bit				
DAD6	DAD6	DAD6	DAD6	A <sub>0</sub>	No Mux			
DAD5(h <sub>0</sub> )	DAD5	DAD4(X <sub>4</sub> )	DAD5	A <sub>1</sub>				
DAD4(h1)	DAD4	DAD3(X <sub>5</sub> )	DAD4	A <sub>2</sub>	These six MUX			
DAD3(h <sub>2</sub> )	DAD3	DAD2(X <sub>6</sub> )	DAD3	A <sub>3</sub>	identically by			
DAD2(h <sub>3</sub> )	DAD2	DAD1(X <sub>7</sub> )	DAD2	A4	CMD1.			
DAD1(h <sub>4</sub> )	DAD1	DAD0(X <sub>8</sub> )	DAD1	A <sub>5</sub>				
DAD0(h <sub>5</sub> )	DAD0	X <sub>9</sub>	DADO	A <sub>6</sub>	1			
MSL3	PAGE	MSL3	PAGE	A <sub>7</sub>	Driven by CMD2			

### PROM CODING PRINCIPLES

The PROM coding consists in the use of the 10 horizontal address bits ( $X_0$ , .....,  $X_9$ ) to access the 640 pixels (organized in 64 segments of 10 pixels each).


The 4 bits (b<sub>0</sub>, b<sub>1</sub>, b<sub>2</sub>, b<sub>3</sub>) are coding decimal numbers. Parity is maintained by BCD coding :  $X_0$  signal is therefore not coded inside the PROM and provides directly b<sub>0</sub>.

Example : Considering the pixel with decimal abscissa X = 378 (17A in hexadecimal). This pixel is inside the 38th segment (h = 37 dec. or 25 hex.) with an abscissa x = 8.

The binary number 0101111010 (17A hex.) must be encoded into 1001011000 (258 hex.).

This principle allows transcoding of all horizontal address values. Transcoding must only <u>be</u> active (PROM selection) during write cycles (ALL = 1) when horizontal addresses are output (RAS).


**Note** : This transcoding system may be adapted to other horizontal resolutions as 320, 384, 768. Horizontal resolutions are multiples of 64.





# PACKAGE MECHANICAL DATA

# 40 PINS - PLASTIC DIP





.


# TS68483

# HMOS2 ADVANCED GRAPHIC AND ALPHANUMERIC CONTROLLER

 FULLY PROGRAMMABLE TIMING GENE-RATOR

SGS-THOMSON MICROELECTRONICS

- ALPHANUMERIC AND GRAPHIC DRAWING CAPABILITY
- EASY TO USE AND POWERFUL COMMAND SET :
  - VECTOR, ARC, CIRCLE WITH DOT OR PEN CONCEPT AND PROGRAMMABLE LINE STYLE,
  - FLEXIBLE AREA FILL COMMAND WITH TI-LING PATTERN,
  - VERY FAST BLOCK MOVE OPERATION,
  - CHARACTER DRAWING COMMAND, ANY SIZE AND FONTS AVAILABLE
- LARGE FRAME BUFFER ADDRESSING SPACE (8 megabytes) UP TO 16 PLANES OF 2048 x 2048
- UP TO 256 COLOR CAPABILITIES
- MASK BIT PLANES FOR GENERAL CLIPPING PURPOSE
- FRAME BUFFER CAN BE BUILT WITH STANDARD 64 K OR 256 K DRAM OR DUAL-PORT-MEMORIES (video-RAM)
- EXTERNAL SYNCHRONIZATION CAPABILITY
- ON CHIP VIDEO SHIFT REGISTERS FOR DOT RATE UP TO 18 MEGADOTS/S
- 8 OR 16-BIT BUS INTERFACE COMPATIBLE WITH MARKET STANDARD MICROPROCES-SORS
- HMOS 2 TECHNOLOGY
- 68 PIN PLCC PACKAGE, AND 64 PIN PLA-STIC DIP



# DESCRIPTION

The TS68483 is an advanced color graphic processor that drastically reduces the CPU software overhead for all graphic tasks in medium and high range graphic applications such as business and personal computer, industrial monitoring system and CAD systems.

December 1988

### **PIN CONNECTIONS**





Figure 1.1 : Typical Application.





# TABLE OF CONTENTS

- 1. GENERAL OPERATION
- 2. COMMANDS
- 3. MICROPROCESSOR INTERFACE
- 4. THE VIDEO TIMING GENERATOR RAM REFRESH AND DISPLAY PROCESS
- 5. MEMORY ORGANIZATION
- 6. TIMING DIAGRAM
- 7. REGISTER MAP AND COMMAND TABLE
- 8. ORDERING INFORMATION AND PACKAGE MECHANICAL DATA



### 1. GENERAL OPERATION

### **1.1. INTRODUCTION**


The TS68483 is an advanced color graphics controller chip. It is directly compatible with most popular 8 or 16-bit microprocessors.

Its display memory, containing the frame buffer and the character generators, may be assembled from standard dynamic RAM components. On-chip video shift registers and fully programmable Video Timing Generator allow the TS68483 to be used in a wide range of terminals or computer design.

Additional informations on applications can be found in the TS68483 User's Manual.



# **BLOCK DIAGRAM**



# PIN DESCRIPTION

# MICROPROCESSOR INTERFACE

Name	Pin Type	Function	Description
D (0 : 15)	I/O	Data Bus	These sixteen bidirectional pins provide communication with either an 8 or 16-bit host microprocessor data bus.
A (0 : 7)	I	Address Bus	These eigth pins select the internal register to be accessed. The address can be latched by AE for direct connection to address/data multiplexed microprocessor busses.
AE	I	Address Enable	When TS68483 is connected to a non-multiplexed microprocessor bus, this input must be wired to VCC. For direct connection to a multiplexed microprocessor bus, the falling edge of AE latches the address on A (0 : 7) pins and the CS input. With an Intel type microprocessor, AE is connected to the processor Address Latch Enable (ALE) signal.
DS	I	Data Strobe	Active Low – In non-multiplexed bus mode, DS low enables the bidirectionnal data buffers and latches the A (0 : 7) lines on its high to low transition. Data to be written are latched on the rising edge of this signal. – In multiplexed bus mode, this signal low enables the output data buffers during a read cycle. With intel microprocessors, this pin is connected to the RD signal.
R/W	I	Read/Write	<ul> <li>In non-multiplexed bus mode, this signal controls the direction of data flow through the bidirectional data buffers.</li> <li>In multiplexed bus mode, this signal low enables the input data buffers. The entering data are latched on its rising edge. With Intel microprocessors, this pin is connected to the WR signal.</li> </ul>
CS	I	Chip Select	This input selects the TS68483 registers for the current bus cycle. A low level corresponds to an asserted chip select. In multiplexed mode, this input is strobed by AE.
ĪRQ	0	Interrupt Request	This active-low open drain output acts to interrupt the microprocessor.

# MEMORY INTERFACE

Name	Pin Type	Function	Description
ADM (0:15)	I/O	Address/Data Memory	These multiplexed pins act as address and data bus for display memory interface.
CYS	0	Memory Cycle Start	The falling edge of this output indicates the beginning of a memory cycle.
Y (0:2)	0	Memory Address	These outputs provide the least significant bits of the Y logical address.
B (0 : 1)	0	Bank Number	These outputs provide the number of the memory bank to be accessed during the current memory cycle.
CYF (0:1)	0	Memory Cycle Status	These outputs indicate the nature of the current memory cycle (Read, Write, Refresh, Display).



### VIDEO INTERFACE

Name	Pin Type	Function	Description
P (0:3)	0	Video Shift Register Outputs	These four pins correspond to the outputs of the internal video shift registers.
PC/HS	0	Phase Comparator/ Horizontal Sync.	This output can be programmed to provide either the phase comparator output or the horizontal sync. signal.
HVS/VS	0	Composite or Vertical Sync.	This output can be programmed to provide either the composite sync. signal or the vertical sync. signal.
SYNC IN	I	External Sync Input	This input receives an external composite sync. signal to synchronize TS68483. This input must be grounded if not used.
BLK	0	Blanking	This output provides the blanking interval information.

### OTHER PINS

Name	Pin Type	Function	Description
VCC	S	Power Supply	+ 5 V Supply
VSS	S	Ground	Ground
CLK	Ι	Clock	Clock Input

### 1.2. TYPICAL APPLICATION BUILDING BLOCKS

In a typical using TS68483, a host processor drives a display unit which drives in turn a color CRT monitor.

The display unit consists of four hardware building blocks :

- an TS68483 advanced graphics controller,
- \_ a display memory (dynamic RAM),
- a display memory interface, comprising a few TTL parts,
- \_ a CRT interface of CRT drivers.

For enhanced graphics, the CRT interface may include a color look-up table circuit such as EF9369. For high pixel rate (over 18 Mpixels/s), the CRT interface must include high speed video shift registers.

The display memory interface and organization are discussed in full details in the User's Manual.

1.3. TS68483 FUNCTIONS.

All the TS68483 functions are under the control of the host microprocessor via 24 directly accessible 16-bit registers. These registers are referred to by their decimal index (R0-R23). See figure 1.2.

1. Video timing and display processor (R4 to R10). The video timing generator is fully programmable : any popular horizontal scanning period from 20  $\mu$ s to 64  $\mu$ s may be freely combined with any number of lines per field (up to 1024). The address of the display viewport (this part of the display memory to be actually displayed on the screen) is fully programmable. The display processor provides the display dynamic RAM refresh (see video timing generator section for details).


2. Drawing and access commands (R0 to R3, R12 to R23).

The 16 remaining registers are used to specify a comprehensive set of commands. The highly orthogonal drawing command set allows the user to "draw" in the display memory such basic patterns as lines, arcs, polylines, polyarcs, rectangles and characters. Efficient procedures are available for either area filling and tiling or line drawing and texturing. Lines may be drawn with a PEN in order to get thick strokes. Any drawing is specified in a 2<sup>13</sup> x 2<sup>13</sup> drawing coordinate system.

To access the display memory, the host microprocessor has an indirect, sequential access to any "window". Access commands can be used to load the character generators as well as to load or save arbitrary windows stored in the frame buffer.



# Figure 1.2. : Register Map.



178

### 1.4. DATA TYPE DEFINITIONS.

PIXEL : this is the smallest color spot displayable on the CRT.

PEL : a Picture Element is the coding of a PIXEL in the display memory. The TS68483 can handle 4 different PEL formats :

4 color bits - short

- \_ 4 color bits + 1 mask bit short masked
- 8 color bits long

8 color bits + 1 mask bit - long masked

DRAWING COORDINATES : (see figure 1.3). The drawing commands are specified and computed in a  $2^{13} \times 2^{13}$  cyclical coordinate system. The drawing coordinates are clipped and mapped into the  $2^{11} \times 2^{11}$  display memory addressing space. Further clipping to the actual frame buffer size may be performed by the user designed memory interface.

### **DISPLAY MEMORY :**

This is the private memory dedicated to the display unit. This memory is addressed as four banks of 4bit plane each.

### BIT PLANE :

Each bit plane has a maximum capacity of  $2^{11} \times 2^{11}$  bits. A byte wide organization of each bit plane is required.

### MEMORY ADDRESS : (see figure 1.4).

In order to address one bit in the display memory, the user must specify :

- A bank number (2 bits) B = 0 to 3
- A bit plane number (2 bits) Z = 0 to 3
- A Y address (11 bits) Y = 0 to 2047
- An X address (11 bits) X = 0 to 2047

### MEMORY WORD : (see figure 1.4).

A 32-bit memory word can be either read or written during each memory cycle (8 CLK periods), one byte at a time in each bit plane in the addressed bank. The memory bandwidth is in the 6 to 8 Mbytes/s range.

### VIEWPORT :

This is any rectangular array of pels located in the display memory.

### FRAME BUFFER :

This is the biggest viewport which can be held in the display memory. The frame buffer maps a window at the origin of the drawing coordinates. A short pel frame buffer may be located in any bank. A long pel frame buffer must be located in the "bank 0, bank 1" pair.

**DISPLAY VIEWPORT :** 

This is the viewport which is displayed on screen.

### MASK BIT PLANE :

When masked pels are used, a mask bit plane must be associated to a frame buffer. Mask bit planes may be located in any plane of bank 3.

### CELL :

A CELL is any pattern stored in the display memory as a rectangular array of bit mapped elements. The drawing of any CELL may be specified with a scaling factor.

### CHARACTER :

This is a one bit per element CELL. It may be stored in any bit plane, then colored and drawn in a frame buffer by use of PRINT CHARACTER command.

### **OBJECT**:

This is a one short pel per element CELL. It may be drawn or loaded in a frame buffer. A source mask bit may be associated to each element. An OBJECT may then be printed in another location by use of a PRINT OBJECT command.

### PEN :

This is the pattern which is repeatedly drawn along the coordinates defined by either a LINE or an ARC command.

The PEN may be a DOT (single pel), a CHARAC-TER or an OBJECT.







Figure 1.3. : Cyclical Drawing Coordinates to Display Memory Mapping.







10/41

## 2. COMMANDS

## 2.1. INTRODUCTION

The command set is strongly organized in five subset or command types.

DRAWING COMMANDS :

- \_ LINEAR (line, arc)
- AREA (rectangle, trapezium, polygon, polyarc)
- PRINT CELL (print character, print object)

## ACCESS COMMANDS

CONTROL COMMANDS (move cursor, abort).

The commands are parametered ; this means that any command can be executed with options freely selected out of a given option set. This option set is common for any command of a given type. For example, any drawing command may be parametered for destination mask bit use.

The command code also defines the command type and its parameters. A command is completely defined when a value has been set for each of its arguments.

Figure 2. 1. : Command Set Structure.

These arouments are :

- the geometric arguments given in the drawing coordinate system for every drawing command. They are automatically mapped into the destination frame buffer :
- the parametric values are the values required by the selected parameters :
- the attribute values are the other values required by a drawing command : colors or scaling factors for example :
- the display memory addresses.

The command code is specified in register R0. Before initiating a command execution, each argument must be specified in its dedicated register : - an Xd. Yd drawing coordinate pair for example, is always located in registers R14, R15.

The monitoring of a command execution is done by reading the status register R12 or using the IRQ sianal.

Group

Drawing

Command	Drawing Mode	Туре
Line Arc	Up to the Pen	Linear
Rectangle Trapezium Polygon Polyarc	Monochrome	Area

Polygon Polyarc			Brawnig
Print Char Print Object	Bichrome Polychrome	Cell	
Load Viewport Save Viewport Modify Viewport		Access	Management
Move Cursor Abort		Control	

2.2. POINTERS AND GEOMETRIC ARGU-MENTS.

Pointers are used to specify main geometric arguments and display memory addresses.

#### 2.2.1. Display Memory Address. A bit in the display memory is addressed by :

_ a bank number	B = 0 to 3
🗕 a plane number	Z = 0 to 3
_ an X address	X = 0 to 20

= 0 to 2047 \_ a Y address Y = 0 to 2047

2.2.2. Destination Pointer : Registers R14 to R17. This pointer gives the coordinate (Xd, Yd) and dimension (DXd, DYd) of either a line or a window in the drawing coordinate system. These drawing coordinates are easily mapped into a PEL DISPLAY MEMORY address.

(X, Y) coordinates are clipped to 11 bits in order to get the Xd, Yd destination pel addresses.


A bank number Bd must be explicitly provided to address a destination frame buffer. When long pels are used, Bd must be even.

When masked pels are used, the destination mask plane number Zd (implicitly in bank 3) must also be provided.



11/41

#### TS68483



## 2.2.3. Source Pointer : Registers R20 to R23. A

source cell such as a character, a pen or an object, is addressed by the source pointer in the display memory.

A source pointer specifies :

- a bank number Bs = 0 to 3
- \_ a Ys address Ys = 0 to 2047
- an Xs address; this address is a byte address so that the 3 LSBs are not specified Xs = 0 to 255
   a cell dimension DXs. DYs
- a bit plane address Zs

When a character is addressed, Zs gives the plane number into the bank Bs. When an object is addressed Zs gives the source mask plane number in the bank B3.

#### 2.2.4. Notes :

- 1. The TRAPEZIUM command makes a special use of R21. In this case, R21 holds an X1 drawing coordinate which has the same format as Xd.
- 2. The ARC and POLYARC commands require two extra geometric parameters (RAD and STOP). They are specified in the drawing coordinates system and stored in registers R18, R19.
- 3. Any drawing command may be parametered to use short incremental dimensions, DXY in register R13 instead of the standard DXd, DYd in the "R16, R17" register pair (see figure 2.3).
- 4. The access commands use the destination pointer location as a data buffer. The memory addresses and dimension of the access viewport are then specified in the source pointer, independently of the data transfer.
- DXd, DYd and DYs may specify a negative value. In this case, they must be coded by a sign (0 = positive, 1 = negative) and an 11-bit absolute value.




Figure 2.3. : Short Dimension Register R13.

## 2.3. DESTINATION MASK AND SOURCE MASK.

A mask bit may be associated to any pel stored in the display memory.

**2.3.1. Destination Mask Use** (DMU). Any drawing command may be parametered for destination mask use. In this case, any destination pel cannot be modified when its mask bit is reset.

#### In other words :

When the destination mask use (DMU) parameter is set :

- a pel may be modified when its mask bit is set
- a pel cannot be modified when its mask bit is reset.

When the destination mask use (DMU) parameter is cleared :

- a pel may be modified, independently of its mask bit value.

This provides a very flexible clipping mechanism not restricted to rectangular windows. (See destination pointer section for destination mask bit addressing).

**2.3.2. Source Mask Use** (SMU). A PRINT OBJECT command may be parametered for source mask use. In this case, the source mask bit associated with any source pel is read first. When its mask bit is cleared, a source pel is considered as transparent. (See source pointer section for source mask bit addressing).

In other words :

When the SMU parameter is set, the color of a destination pel, mapped by a given source pel, may take this source color value only when this source bit mask is set. The destination pel keeps its own color value when the source bit mask is cleared.

When the SMU parameter is cleared, a source pel color may be mapped into destination pel color independently of the source bit mask value.

The source bit mask acts as a TRANSPAREN-CY/OPACITY flag which is enabled by SMU. A PRINT OBJECT command may be independently parametered by both SMU and DMU. This provides a very powerful tiling, print object or move mechanism.

## 2.4. DRAWING ATTRIBUTES.


The general drawing attributes are the colors, the drawing mode, and the scaling factor.

**2.4.1. Colors : Registers R1 and R2** (see figure 2.4.). Two 8-bit color values, C0 and C1, may be specified in registers R1 and R2. The low order 4-



bit nibble of a color value is drawn in an even bank. The high order color nibble is drawn in an odd bank. When long pels are used, banks 0 and 1 are generally addressed as the frame buffer. When short pels are used, any bank may hold a frame buffer. In this case, the bank parity selects the color nibble used. (See destination pointer section for bank addressing).

Figure 2.4. : Color Register.



**2.4.2. Drawing Mode : Register R0.** The drawing mode defines the transforms to be applied to the pels designated by the drawing commands. There are three drawing modes.

**2.4.3. Monochrome Mode.** Any AREA drawing command, RECTANGLE for instance, defines through its geometric arguments an active set of destination pels, that is to say a set of pels to be modified.

When DMU = 1, this active set is further reduced by the masking mechanism to only these destination pels with a bit mask set.

The active destination pels are then modified according to two elementary transforms coded in R0.

#### COLOR TRANSFORM :

The color value C of each active pel is modified according to one color transform selected out of four :

- -00 printed in C0 : C  $\leftarrow$  C0
- -01 printed in C1 : C  $\leftarrow$  C1
- 10 printed in "transparent": C← C
- $-11 complemented : C \leftarrow \overline{C}$

This yields to a reversible marker mode.

MASK BIT TRANSFORM :

The destination mask bit of each active pel is modified according to one mask transform selected out of four :

- $\_$  00 reset bit mask : M  $\leftarrow$  0
- $\_$  01 set bit mask : M  $\leftarrow$  1
- $\_$  10 no modification : M  $\leftarrow$  M
- $\_$  11 complement bit mask : M  $\leftarrow \overline{M}$

This scheme allows the color bits and the mask bit of any pel belonging to the active set to be modified independently. The color transform is performed first.

**2.4.4. Bichrome Mode.** A PRINT CHARACTER command is more complex because it involves two different active sets : FOREGROUND and BACK GROUND.


The FOREGROUND is that set of destination pels printed from set elements in the character cell. The BACKGROUND is made of all the remaining pels belonging to the destination window.

When DMU = 1, the FOREGROUND and BACK GROUND are further reduced by the destination masking mechanism. (see figure 2.6).

A bichrome drawing mode is defined by 4 elementary and independent transforms : (see figure 2.5)


- \_ a color transform ) \_ a mask transform )
  - For the FOREGROUND PELS
- a color transform
- a mask transform
- For the BACKGROUND PELS

Figure 2.5. : Drawing Mode Register R0.






14/41 ------184 Figure 2.6. : Print Character Command.



## MAPPED CHARACTER WINDOW



**2.4.5. Polychrome Mode.** A print object command defines a source window through the source pointer :

When SMU = 0, any pel of this window is active, mapped and clipped to the destination window dimension.

When SMU = 1, only pels which have a source mask bit set are active, mapped and clipped to the destination window dimension.

In both cases, when DMU = 1, the active source pels are further reduced by the destination masking mechanism.

Both mask transforms must be programmed at "NO MODIFICATION" for correct operations. (see figure 2.5).

**2.4.6. The Linear Drawing Command Case**. A LINE or ARC drawing command may be executed in any drawing mode depending on the PEN.

When the pen is a DOT, this pel is printed at each active coordinate according to monochrome mode.

When the pen is a CELL, this cell is printed at each active coordinate. In the bichrome mode when the cell is a character, and in the polychrome mode when the cell is an object.

For each active coordinates, the active destination set is defined by the cell dimensions (DXs, DYs).

Note : when the cell is an object, SMU is not programmable and is implicitly set. A calculated coordinate is active when the rotated LSB linear texture bit in (R3) is set.



**2.4.7. Scaling Factor and Cell Mapping :** (see figure 2.7 and 2.8). Any cell may be printed with a scaling factor.

This scaling factor is an integer pair Sx, Sy = 1 to 16.

This scaling factor is interpreted with the PRINT CHARACTER, PRINT OBJECT and LINEAR commands when the pen is a cell. The AREA or AC-

Figure 2.7. : Scaling Factor.

CESS or LINEAR (DOT) commands are never scaled.

The LINEAR (PEN) command should be used with a scaling factor of 1 because the pen is clipped at DXs, DYs.

The scaling factor is first applied to the source cell before mapping and drawing. The drawing and mapping is processed with sign bit of DYd and DYs values. (see figure 2.8).






Figure 2.8. : Cell Mapping Versus DYd, DYs SIGN.



SGS-THOMSON

## Note :

- \_ DXs is always positive
- The DYs sign mirrors the cell
- DXd must be positive with a PRINT CELL command
- DXd and DYd may get any sign with a LINEAR DRAWING command. If a pen is used, these signs are then irrelevant to the pen drawing. The pen is mapped with positive increment values.



## 2.5. COMMAND SET OVERWIEW

**2.5.1. Linear Drawing.** LINE (Xd, Yd, DXd, DYd). ARC (Xd, Yd, DXd, DYd, RAD, STOP).

The curve may be drawn with any pen and with any linear texture (register R3). For each set of computed coordinates, R3 is right rotated and the pen is printed when the shifted bit is set.

## 2.5.2. Area Drawing.

- RECT (Xd, Yd, DXd, DYd)
- TRAPEZIUM (Xd, Yd, DXd, DYd, X1)
- POLYGON (Xd, Yd, DXd, DYd)
- POLYARC (Xd, Yd, DXd, DYd, RAD, STOP)

Either RECT or TRAPEZIUM allows to draw directly all the pels inside the boundary.

Any other closed boundaries may be filled by a 3-step process :

1. The mask bits inside a boundary box must be reset by a RECT command.

2. A sequence of mixed POLYGON and POLYARC commands describing the closed boundary sets the mask bits of the pels inside this boundary.

3. This area may then be painted by a RECTANGLE command defined for a bounding box, with destination masking. It may also be tiled by use of a PRINT CELL command.

**Note :** the mask bit of any pel lying on the boundary itself is not guaranteed to be set by step 2.

**2.5.3. Print Cell Commands**. PRINT CELL (Xd, Yd, DXd, DYd ; Xs, Ys, DXs, DYs).

The cell addressed by Xs, Ys, DXs, DYs is scaled then printed at location Xd, Yd and clipped at the dXd, dYd dimensions.

When dXd, dYd is much larger than DXs, DYs the command may be parametered for repeat drawing.

These commands may also be parametered for destination mask use.

Further more the PRINT OBJECT command may be parametered for source mask use.

These commands have a wide range of applications : text drawing, area tiling, print or move objects, scale and move viewports.

**Note :** an underlined cell is drawn when the MSB of R23 is set.

#### 2.5.4. Access Commands.

- LOAD VIEWPORT (Xs, Ys, DXs, DYs)

- \_ SAVE VIEWPORT (Xs, Ys, DXs, DYs)
- MODIFY VIEWPORT (Xs, Ys, DXs, DYs)

These commands provide sequential access to a viewport in a frame buffer from the microprocessor data base.

Data are transferred to/from the display memory, word sequentially.

The R14 to R17 registers are used as a two memory word FIFO (memory word is 8 short pels, i.e. 4 bytes).

The source pointer (R20-R23) is used to address the viewport for all access commands.

When long pels are used, the command must be executed once more when the bank number in R20 has been updated.

**2.5.5. Command Execution.** Each on-chip 16-bit register has four addresses. One address is used for plain read or write. The other addresses are used to initiate command execution automatically on completion of the register access.

This scheme allows the command code and its arguments to be loaded or modified in any other. An incremental line drawing command, for example, may be executed again and again with successive incremental dimensions and whithout need to reload the command code itself.

As soon as a command execution is started, the FREE bit is cleared in the STATUS register. This bit is automatically set when the execution is completed.

The commands are generally executed only during retrace intervals. However full time execution is possible when either the display is disabled or video RAM components are used.



17/41

**2.5.6. Status Register** (see figure 2.9). This register holds four read-only status bits :


- FREE : this status bit is set when no execution is pending
- VS : vertical synchronization state
- SEM : this status bit is set when the FIFO memory word is inacessible to the microprocessor du-

Figure 2.9. : Status Register.

ring a viewport transfer

 NSEM : this status bit is set when the FIFO memory word is accessible to the microprocessor during a viewport transfer.

Each of these status bits is maskable. The masked status bits are NORed to the IRQ output pin.





## 3. MICROPROCESSOR INTERFACE

## 3.1. INTRODUCTION

The TS68483 is directly compatible with any popular 8 or 16-bit host microprocessor ; either Motorola type (6809, 68008, 68000) or Intel type (8088, 8086).

The host microprocessor has direct access to any of the twenty four 16-bit on-chip registers through the microprocessor interface pins :

\_ D(0:15) : 16 bidirectional data pins.

- A(0:7) : 8 address inputs

Figure 3.1. : MPU Selection.

 $\overline{AE}$ ,  $\overline{DS}$ ,  $\overline{R}/\overline{W}$ ,  $\overline{CS}$ : 4 control inputs.

The twenty four registers are mapped in the host addressing space as 256 byte addresses. (see figure 3.2)


- \_ A(1:5) select one out of 24 registers.
- A0 selects the low order byte (A0 = 1) or the high order byte (A0 = 0) of the selected register.
- A(6:7) provide the command execution condition.

The host microprocessor bus may be either 8 or 16bits wide and may be address/data multiplexed or not.

The two flags MB and BW in the CONFIGURATION register R10 allow the data bus size and multiplexed/non-mutiplexed organization to be specified. (see figure 3.1).

_		Conf	Reg.	TS68483 Pins						
Type	of MPU Bus	BW	MB	AE	DS	R/W	AO	A (1:7)	D (8:15)	
Non Mux	16-bit (68000)	0	0	1	UDS or LDS	R∕₩	0	A (1 : 7)	D (8 : 15)	
	8-bit (68008)	1	0	1	DS	R/W	AO	A (1:7)	D (0 : 7)	
Muse	16-bit (8086)	0	1	ALE	RD	WR	0	AD (1:7)	AD (8:15)	
Mux	8-bit (8088)	1	1	ALE	RD	WR	ADO	AD (1:7)	AD (0:7)	

Figure 3.2. : On-Chip Address and Byte Packing.



3.2. HARDWARE RECOMMENDATIONS (see timing diagrams 1 and 2).

#### A0-PIN :

1. When using a 16-bit data bus, the A0 input pin must be grounded. No single byte access can be performed.

2. In order to conform with the high byte/low byte on-chip packing, the A0 input pin must be inverted when using an 8-bit bus Intel type microprocessor (8088 for example).

#### A(1:7), D(0:7), D(8:15) pins :

1. With any 8-bit data bus, the D(0:7) and D(8:15) pins must be paired in order to demultiplex the low order data bytes and the high order data bytes.

2. When using address/data multiplexed bus, the D(0:7) pins are paired with A(0:7) in order to demultiplex data from address.

AE, DS, R/ W, CS :

See pin description.

#### 3.3 SOFTWARE RECOMMENDATIONS

1. The CONFIGURATION register R10 must be first initialized.

The BW 15 flag is interpreted by the bus interface to recognize an 8-bit/16-bit data bus.

The MB and BW 15 flags are used to decide when to initiate a command execution.

2. Each register byte has 4 addresses in the microprocessor memory map. These 4 addresses differ only by A(6:7). This scheme allows a 68008 programmer to read or write any data type (byte, word, long word) and automatically initiate or not a command execution at the end of this transfer. The transfer lasts one, two or four bus cycles.

A 68000 programmer is restricted to only word and long word data types. (see figure 3.3).


Add	ress	-	Data Type Transfer		
A7	A6	Execution Condition	8-bit Data Bus	16-bit Data Bus	
0	0	no Exec	Any Type	Any Type	
0	1	Exec after a Bus Cycle	1 Byte	1 Word	
1	0	Exec After 2 Bus Cycles	1 Word	1 Long Word	
1	1	Exec after 4 Bus Cycles	1 Long Word*	ILLEGAL	


Figure 3.3. : Command Execution Condition.

Notes : Word transfer must respect word boundary.

Long word transfer must respect long word boundary.

\* Not available with 8088 MPU type.











Figure 3.4. : Interface with TS68000/68008 MPU (continued).









Figure 3.5. : Interface with 8086/8088 MPU (continued).



## 4. THE VIDEO TIMING GENERATOR RAM REFRESH AND DISPLAY PROCESS

#### 4.1. INTRODUCTION

The Video Timing Generator is completely synchronous with the CLK input, which provides a pixel shift frequency (up to 18 MHz). The Video Timing Generator :

- delivers the blanking signal (BLK), the horizontal (HS) and vertical (VS) synchronization signals on respective output pins,
- schedules the memory time allocated to the display process, dynamic RAM refresh and command execution,
- \_ is fully programmable
- can be synchronized with an external composite video sync signal connected to the SYNC IN input:

4.2. SCAN PARAMETERS (see table 1 and timing diagram 5)

**4.2.1. Timing Units.** The time unit of any vertical parameter is the scan line.

The time unit of any horizontal parameter is the memory cycle, which is 8 periods of the CLK input signal. These two parameters are internally programmed :

- Horizontal sync pulse duration = 7 cycles
- Vertical sync pulse duration = 2.5 lines.

**4.2.2 Blanking Interval.** The blanking interval starts :


- at the leading edge of the vertical sync pulse. Vertical blanking interval actual duration is 2.5 lines more than the programmed value.
- two cycles before the leading edge of the horizontal sync pulse. The actual horizontal blanking interval duration is 3 cycles more than the programmed value.

**Note :** During the programmed blanking interval, the video output pins P(0:3) are forced low.

**4.2.3. Porch and Margin Color.** During the porch interval, the programmable margin color is displayed on the P(0:3) outputs.

The display process may be disabled by setting DPD flag. This will be interpreted as a porch extension.





**TS68483** 

193

**4.2.4. Memory Time Sharing** (see figure 4.1). The Video Timing Generator allocates memory cycles to either the display process, RAM refresh or command execution. In this respect, the scan lines per field are split between :

- the DWY displayable lines.

When VRE = 0, Video RAMs are not used.

The DWY x DWX cycles in the display interval are allocated to the display process when it is enabled (DPD = 0). When the display process is disabled, these cycles are allocated as for non displayable lines.

When VRE = 1, one cycle per display line is allocated to the display process. Other cycles are allocated as for non displayable lines. The last period of the BLKX signal may be used to load the internal video RAM shift register.

- the non displayable lines. In one out of nine non displayable lines, DWX cycles are allocated to the refresh process when it is enabled (RFD = 0).
- In Float cycle, an external X address must be provided. The Y address is still provided on ADM(0:7) and Y(0:2), while ADM(8:15) are in high impedance state.

**4.2.5. Command Access Ratio.** This allocation scheme leaves about 50 % of the memory bandwidth for command access when programming a standard TV scan. This ratio drops to the 30 % range when a better monitor is in use (32  $\mu$ s out of 43  $\mu$ s displayable per line, 360 lines out of 390 for a 60 Hz field rate). The higher resolution means more memory accesses in order to edit a given percentage of the screen area. In this case Video RAMs are very helpful to keep 90 % of the memory bandwidth available for command access.

#### 4.3. DISPLAY PROCESS

The Video Timing Generator allocates memory cycles to the Display Processor in order to read the Display Viewport from memory. The Display Viewport upper left corner address is programmable through DIB, YOR and XOR. The display viewport dimensions are related to the display interval of DWY lines by DWX cycles per field.

**4.3.1. Y Addresses.** When INE = 0, the fields are not interlaced. The Y Display Viewport address is **Table :** 4.3.2.

initialized with YOR at the first displayable line then decremented by 1 at each scan line. The Display Viewport is thus DWY pel high.

When INE = 1, the fields are interlaced. The Y Display Viewport address is initialized as shown in the table below. It is then decremented by two at each scan line. The viewport is thus 2 x DWY pel high.

	Even Field	Odd Field		
Yor Even	Yor	Yor + 1		
Yor Odd	Yor – 1	Yor		

Y Display Viewport address initialization when INE = 1.

**4.3.2. X Addresses and MODX Flags.** The X Display Viewport address is initialized with XOR at the first displayable cycle of each displayable line. It is then incremented at each subsequent cycle according to MODX flags.(see table 4.3.2)

- In internal mode, the Display Viewport is 8. DWX pel wide. The on-chip video shift register are used.
- In Dummy read, the memory is read but the onchip video shift registers are not loaded, instead they retain their margin color. External video shift registers are presumed to be loaded by either 8 pels or 16 pels per cycle according to the programmed increment value.
- In Float cycle, an external X address must be provided. The Y address is still provided on ADM(0:7) and Y(0:2), while ADM(8:15) are in high impedance state.

**Note :** See Memory Organization and Memory Timing for further details on the memory cycles.

**4.3.3. The Video RAM Case** (VRE = 1). In this case, the last cycle of the horizontal blanking interval is systematically allocated to the display process for DWY scan lines per field.

This cycle bears the scan line address, the bank number and the X address which is always XOR.

MODX must be programmed to use external shift register (Dummy read).

**4.3.4. PAN and TILT.** The host can tilt or pan the Display Viewport through the frame buffer by modifying YOR or XOR arguments. Panning is performed on 8 pel boundaries.

MODX1	MODX0	XINCR	Video Shift Register	Memory Cycle Type
0	0	+ 1	Internal	Read
0	1	+ 1	External	Dummy Read
1	0	+ 2	External	Dummy Read
1	1		External	Float



24/41

## 4.4. DYNAMIC RAM REFRESH

No memory cycles are explicitly allocated to the RAM refresh when RFD = 1.

When VRE = 0 and DPD = 0, the Display Process is supposed to be able to over-refresh dynamic components. This can be done by careful logical to component address mapping. During the remaining non displayable lines, the Display Viewport address continues to be incremented : Y address on each line according to INE, X address initialized by XOR then incremented according to MODX. This Display viewport address is allowed to address the memory for DWX cycles in only one line out of nine for refresh purposes.

When VRE = 1 or DPD = 1, any line is processed as a non displayable line with respect to the refresh process.

## 4.5. CONFIGURATION AND EXTERNAL SYN-CHRONIZATION

The R10 register holds eight configuration flags. Six of these flags are dedicated to the Video Timing Generator.

SSP : this flag selects the synchronization output pin configuration : - NPC, NHVS, NBLK : these three flags invert the PC/HS, HVS/VS and BLK outputs respectively. (Ex. : When NBLK = 1 blanking is active high).

The SYNC IN input pin provides an external composite synchronization signal input from which a Vertical Sync In (VSI) signal is extracted. The SYNC IN signal is sampled on-chip at CLK frequency. Its rising sampled edge is compared to the leading edge of HS. A PC comparison signal is externally available (see SSP and NPC flags).

VSIE : this flag enables VSI to reset the internal line count.

HSIE : this flag enables the rising edge of SYNC IN to act directly on the Video Timing Generator. When the leading edge of HS does not match at 1 clock period a rising edge of SYNC IN, one extended cycle is performed (nine clock periods instead of eight).

<b>-</b>	Output Pins					
Flag	PC/HS	HVS/VS				
SSP = 1	HS	VS				
SSP = 0	PC	HVS				

Name	Number of Bits	Mininmum Values	Register	Description	Function
DWY	10	1	R9	Number of Display lines per Field	
INE	1		R8	Interlace Enable when INE = 1	
BKY	5	1	R8	Number of Lines in Vertical Blanking - 2.5	Vertical Scan
FPY	5	1	R7	Number of Lines in Vertical Front Porch	]
BPY	8	3	R6	Number of Lines in Vertical Back Porch + 2.5	
н	6	19	R6	Number of Double Cycles per Line	
FPX	4	3	R8	Number of Cycles in Horizontal Front Porch	Horizontal
вкх	4	4	R8	Number of Cycles in Horizontal Blanking - 3	Scan
DWX	7	3	R7	Number of Cycles of the Display Window	
XOR	8		R4	X, Y, and bank logical address in the display	
YOR	11		R5	memory of the display viewport upper left	
DIB	2		R4	corner	Display Process
MODX	2		R9	Selection of the X Addressing Mode	
мс	4		R4	Margin Color	]
RFD	1		R7	RAM Refresh Disable when RFD = 1	
DPD	1		R7	Display Process Disable when DPD = 1	Memory Time Sharing
VRE	1		R8	Video RAM Enable When VRE = 1	

## Table 1.

Note : one cycle = 8 periods of CLK Clock.



## 5. MEMORY ORGANIZATION

## 5.1. INTRODUCTION

The display memory is logically organized as four banks of 4-bit planes. Thus a bit address in the display memory is given by the quadruplet :

- -B = bank number, from 0 to 3
- -Z = plane number, from 0 to 3
- X = bit address into the plane, from 0 to 2047
- Y = bit address into the plane, from 0 to 2047.

In one memory cycle (8 CLK periods), the controller can access a memory word. This 32-bit memory word holds one byte from each plane in a given bank. In order to address this memory word, the controller supplies :

- B(0:1) : binary value of the bank number

\_ X(3:10) : binary value of the word address

\_ Y(0:10) : binary value of the word address.

Z and X(0:2) are not supplied. They give only a bit address in a memory word.

## 5.2. MEMORY CYCLES

24 pins are dedicated to the memory interface.

 ADM(0:15) : these 16 bidirectional pins are multiplexed three times during a memory cycle (see Timing Diagram 3) :

TA : address period. Output of the X(3:11) and Y(3:11) address

TO : even data period. The even Z bytes are either input or output.

T1 : odd data period. The odd Z bytes are either input or output.

- Y(0:2) : three LSB Y address output pins (nonmultiplexed)
- B(0:1) : two bank address output pins (non-multiplexed)
- CYS : Cycle start strobe output (non-multiplexed).

CYS is at CLK/8 frequency. A CYS pulse is delivered only when a command, display or refresh cycle is performed.

- CYF(0:1) : Two cycle status outputs (non-multiplexed). Four cycle types are defined :

Command read

Command write

RAM refresh

Display access.

Because several options may be selected for RAM refresh and display access by the MODX and VRE flags (see Video Timing Section), there are more than four memory cycle types (see Timing Diagram 3 and table 2).

## 5.3. DISPLAY MEMORY DESING OVERVIEW

The display memory implementation is application dependant. The basic parameters are :

- the number of pixels to be displayed Nx.Ny
- the number of bits per pel
- the vertical scanning frequency, which must be picked in the 40 Hz to 80 Hz range (non interlaced) or in the 60 Hz to 80 Hz range (interlaced).

This yields a rough estimate of the pixel frequency. When the pixel frequency is in the 15 to 18 MHz range and 4 bits per pixel or least are required, the on-chip video registers and standard dynamic RAM components may be used. When higher pixel rates or up to 8 bits per pixel are required, the designer must provide external shift registers. Video RAM components may also be considered.

In either case, the user must design :

- A memory block. This is the hardware memory building block. It includes the video shift registers if on-chip VSR cannot be used. It implies a RAM component choice.
- An Address Mapper, which maps the logical address into hardware address : block selection, Row Address (RAD), Column Address (CAD).
- A memory cycle controller. This controller monitors the CYF and CYS output pins from TS68483 and block address from the Mapper. It provides :
- The CLK signal to the TS68483 and a shift clock SCLK when external video shift registers are used \_\_\_\_\_
- RAS, CAS, OE, R/  $\overline{W}$  signals to the memory blocks
- RAD and CAD Enable signals to the Mapper.

**5.3.1. Frame Buffer** (see figure 5.1.). A byte wide organization of each bit plane is required. Obviously a bit plane must contain the Display Viewport size. A straight organization implements only one bit plane per block.


It may be cost effective to implement several bit planes per block. Two basic schemes may be used :

- One block, one Z : several bit planes, belonging to different banks, but addressed by the same Z, share a given block. There is little time constraint if any.
- One block, two Z : two bit planes, belonging to the same bank share a given block. In this case, this block must be accessed twice during a memory cycle. This can be solved by two successive page mode accesses.


**5.3.2. Masking Planes.** Masking planes are very useful for general purpose area filling or clipping. It



## ONE BLOCK-ONE Z



## ONE BLOCK-TWO Z



## Figure 5.1. : Frame Buffer Organization.


Typical Block Size	16 k x 8	32 k x 8	64 k x 8	256 k x 8
One Block-one Bit Planes	512 x 256	512 x 512	1024 x 512	2048 x 1024
One Block-two Bit Planes	256 x 256	512 x 256	512 x 512	

COMPONENTS : 64K BITS : 16K x 4 or 64K x 1 256K BITS : 32K x 8, 64K x 4, 256K x 1 VIDEO RAM : 64K x 1, 64K x 4

#### Table 2 : Memory Cycle Types.

Output Pins				dx	Multiplexed ADM			
CYF1	CYFO	Function	Fla 1	ags 0	ТА	то	T1	Cycle Type
1	0	Command Read			Y,X	Z0,Z2	Z1,Z3	Read
1	1	Command Write			Y,X	Z0,Z2	Z1,Z3	Write
0	1	Display	0 0	0 1	Y,X Y,X	Z0,Z2	Z1,Z3	Read Dummy Read + 1
0	0	Refresh	1 1	0 1	Y,X Y,Hi-Z			Dummy Read + 2 Float X

Refresh : dummy read cycle is performed.



## **Figure 5.2. :** The Multiplexing Scheme. HIGHER BYTES

ADMS Multiplexed Pins	15	14	13	12	11	10	9	8
TA : Address Period	10	10 X						3
T0 : Even Z Byte Period	7	Z = 2						0
T1 : Odd Z Byte Period	7	Z = 3						0

## LOWER BYTES

ADMS Multiplexed Pins	7	6	5	4	3	2	1	0	
TA : Address Period	10			Y				3	
T0 : Even Z Byte Period	7	7 Z = 0							
T1 : Odd Z Byte Period	7	7 Z = 1							



may be practical to use one or two planes smaller than the color bit plane if they cyclically cover a frame buffer.

The masking planes must be in bank 3.


**5.3.3. Objects and Characters.** Objects may be located in unused parts of the frame buffer.

Character generators can be implemented in any plane of any bank. They can also be implemented in ROM. In this case, plane Z = 1 or 3 offer relaxed access time requirements.

#### 5.4. EXAMPLES

Figure 5.3. gives the schematic for a 512 x 384 non interlaced application. A CLK signal in the 15 to 18 MHz range should produce a 50 to 60 Hz refresh rate. The on-chip video shift registers may be used if no more than four bits per pixel are required. One 64 K x 8 memory block may be implemented using either eight 64 K x 1 or two 64 K x 4 components. One memory block holds two 512 x 384 color bit planes.

Figure 5.3. : Memory Organization for 512 x 384 Application.



## 6. TIMING DIAGRAM

## 6.1. MICROPROCESSOR INTERFACE

TS68483 has an eight bit address bus and a sixteen bit data bus. Little external logic is needed to adapt bus control signals from most of the common multiplexed or non-multiplexed bus microprocessors.

Microprocessor interface timing : A(0:7), D(0:15), AE, DS, CS, R/ $\overline{W}$ 

## UNMUX MODE

 $V_{CC}$  = 5.0 V  $\pm$  5 %,  $T_A$  =  $T_L$  to  $T_H,~C_L$  = 100 pF on D(0:15)


Reference levels :  $V_{IL}$  = 0.8 V and  $V_{IH}$  = 2 V on all inputs

 $V_{OL} = 0.4 \text{ V}$  and  $V_{OH} = 2.4 \text{ V}$  on all outputs

ld. Numb.	Parameter	Min.	Max.	Unit
1	Address Set up Time from CS	0		ns
2	Data Strobe Width (high)	65		ns
3	AS Set up Time from CS	0		ns
4	Data Strobe Width-low (read cycle)	160		ns
5	Address Hold Time from DS	0		ns
6	Data Access time from CS (read cycle)		130	ns
7	DS Inactive to High Impedance State (read cycle)	10	80	ns
8	R/W Set up Time from DS	20		ns
9	DS Width-low (write cycle)	80		ns
10	CS Set up Time from DS Active (write Cycle)	0		ns
11	Data in Set up Time from DS active (write cycle)	10		ns
12	Data in Hold Time from DS Inactive (write cycle)	15		ns



## UNMUX MODE



SGS-THOMSON

MICROELECTRONICS

<u>ل</u>ركم

## MUX MODE

 $\begin{array}{l} \mbox{Microprocessor Interface Timing : A (0:7), D (0:15), AE, \overline{DS}, \overline{CS}, R/\overline{W} \\ V_{CC} = 5.0 \ V \pm 5 \ \%, \ T_A = T_L \ to \ T_H, \ C_L = 100 \ pF \ on \ D (0:15) \\ \mbox{Reference Levels : } V_{IL} = 0.8 \ V \ and \ V_{IH} = 2 \ V \ on \ All \ Inputs \\ V_{OL} = 0.4 \ V \ and \ V_{OH} = 2.4 \ V \ on \ All \ Outputs \end{array}$ 

ld. Numb.	Parameter	Min.	Max.	Unit
1	AE Width High	90		ns
2	Address Set up Time to AE Inactive	55		ns
3	Address and CS Hold Time to AE Inactive	55		ns
4	CS Set up Time to AE Inactive	40		ns
5	DS and R/W High	150		ns
6	DS Width-low (read)	240		ns
7	R/W Width-low (write)	110		ns
8	Data Access Time From DS (read)		210	ns
9	Data in Set up time from $R/\overline{W}$ Inactive (write)	150		ns
10	DS Inactive to High Impedance State (read)	10	100	ns
11	Data in Hold Time from R/W Inactive (write)	30		ns
12	AE Inactive to DS Active	20		ns
13	AE Inactive to R/W Active	20		ns
14	DS Inactive to AE Active	10		ns
15	R/W Inactive to AE Active	10		ns
16	R/W Inactive to Next Address Valid	100		ns
17	DS Inactive to Next Address Active	100		ns
18	Data in Set up Time from $R/\overline{W}$ Active (fast write cycle)	10		ns

#### 6.2. MEMORY INTERFACE

ADM (0 : 15), B (0 : 1), CYF (0 : 1), Y (0 : 2), CYS  $V_{CC} = 5.0 V \pm 5$ %,  $T_A = T_L to T_H$ CLK Duty Cycle = 50 %, Period T Reference Levels :  $V_{IL} = 0.8 V$  and  $V_{IH} = 2 V$ ,  $V_{OL} = 0.4 V$  and  $V_{OH} = 2.4 V$ 


Indent	Description	TS684	83-15	TS684	Unit	
Number	Parameter	Min.	Max.	Min.	Max.	Unit
1	TCLK Clock Period	66	166	55	166	ns
2	Memory Cycle Time (T = 8 X TCLK)					ns
3	Output Delay Time from CLK		40		35	ns
4	Output Data HI-Z Time from CLK		40		35	ns
5	Output Hold Time from CLK	10		10		ns
6	Input Data Hold Time from CLK (read cycle)	10		6		ns
7	Input Data Set up Time from CLK (read cycle)	20		10		ns
8	Input Data HI-Z Time from CLK		TCLK		TCLK	ns


Note : All timing is referenced to the rising edge of CLK (see timing diagram 3).



32/41

## MUX MODE





204

TS68483


## 6.3. VIDEO INTERFACE

P0, P1, P2, P3, BLK, HVS/VS, PC/HS

 $V_{CC}$  = 5.0 V ± 5 %, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, CLK duty cycle = 50 %


Reference levels :  $V_{IL}$  = 0.8 V and  $V_{IH}$  = 2 V,  $V_{OL}$  = 0.4 V and  $V_{OH}$  = 2.4 V,  $C_L$  = 50 pF

## TIMING DIAGRAM 4.



Indent		TS684	83-15	TS684	Unit	
Number	Parameter	Min.	Max.	Min.	Max.	Unit
1	TCLK : CLK Period	66	166	55	166	ns
2	CLK High Pulse Width	28		23		ns
3	Output Delay from CLK Rising Edge		40		30	ns
4	CLK Low Pulse Width	28		23		ns
5	Output Hold Time	10		10		ns





TS68483

206

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub> *	Supply Voltage	- 0.3 to 7.0	V
Vin•	Input Voltage	- 0.3 to 7.0	V
TA	Operating Temperature Range	T <sub>⊥</sub> to T <sub>H</sub> 0 to 70	°C
T <sub>stg</sub>	Storage Temperature Range	- 55 to 150	°C
P <sub>Dm</sub>	Max Power Dissipation	1.5	w

\* With respect to Vss.

Stresses above those hereby listed may cause permanent damage to the device. The ratings are stress ones only and functional operation of the device at these or any conditions beyond those indicated in the operational sections of this specifications is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Standard MOS circuits handling procedure should be used to avoid possible damage to the device.

## ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 5 \%, V_{SS} = 0, T_A = T_L \text{ to } T_H)$  (unless otherwise specified)


Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5	5.25	V
VIL	Input Low Voltage	- 0.3		0.8	V
VIH	Input High Voltage	2		Vcc	V
lin	Input Leakage Current			10	μA
V <sub>OH</sub>	Output High Voltage (I <sub>load</sub> = - 500 μA)	2.4			V
V <sub>OL</sub>	Output Low Voltage I <sub>load</sub> = 4 mA ; ADM (0 : 15) I <sub>load</sub> = 1 mA ; other Outputs			0.4	V
PD	Power Dissipation		700		mW
Cin	Input Capacitance			15	pF
I <sub>TSI</sub>	Three State (off state) Input Current			10	μA



## TS68483

## **SECTION 7**

#### 7.1. REGISTER MAP AND COMMAND TABLE



SGS-THOMSON MICROELECTRONICS

#### 7.2. COMMAND TABLE

		7.05		CODE			PA	RAMETI	ERS	· · · · ·	-		ARC	UME	NTS					-	POIN	TERS	_			END CO	MMAND	E)	ECUTIC	ON TIME	
		TYPE	MNEM	7	5 5	4	3	2	1	0	RO	R1	R2	R3	R13	R18	R19	R14	R15	R16	R17	R20	R21	R22	R23	CURSOR POSITION		INIT	LOOP	Per	
	L	DOT LINE	DLI	0	0 0	0	0	DMU	SP	SRU	х	х	х	х	х			х	x	х	х					Xd+DXd	Yd+DYd	5T	4T	DOT	
	N	PEN LINE	PLI	0	0 0	POL	PEN	DMU	SP	SRU	х	х	х	х	X			х	x	х	х	х	х	х	х	Xd+DXd	Yd+DYd	5T	CELL+4T	CELL	
	E	DOT ARC	DAR	0	0 1	0	0	DMU	SP	SRU	х	х	х	х	х	х	Х	Х	X	Х	х					XF	YF	15T	10T	DOT	
DB	R	PEN ARC	PAR	0	D 1	POL	PEN	DMU	SP	SRU	х	х	х	х	х	х	Х	х	X	х	х	х	х	х	х	XF	YF	15T	CELL+10T	CELL	
A		RECTANGLE	REC	1	1 1	1	0	DMU	SP	SRU	х	х	х	_	х			х	x	х	х					Xd	Yd+DYd	10T	4T		
W	R	TRAPEZIUM	TRA	0	1 0	1	0	DMU	SP	SRU	х	х	х		х			х	х	Х	Х		х			Xd+DXd	Yd+DYd	10T		AREA	
N G	E	POLYGON	FLL	0	1 0	0	BEG	DMU	SP	SRU	х	х	х		х			х	х	х	х					Xd+DXd	Yd+DYd	10T	4T (NOTE 1)	4T MEMORY WORD	
s		POLYARC	FLA	0	1 1	0	BEG	DMU	SP	SRU	х	х	х		х	х	х	х	х	х	Х					XF	YF	15T	(NOIL I)		
	С	PRINT CHARACTER	PCA	1	0 1	1	REP	DMU	SP	SRU	х	х	х		х			х	x	х	х	х	х	х	х	Xd+DXd	Yd		6T MEMORY WORD		
	EL	PRINT OBJECT	PVS	1	0 0	SMU	REP	DMU	1	SRU	х	х			х			х	х	х	х	х	х	х	х	Xd+DXd	Yd	4T			
	L	THIN OBJECT	PVF	1	0 1	0	REP	DMU	1	SRU	х	х			х			х	x	х	х	х	х	х	х	Xd+DXd	Yd				
		LOAD VIEWPORT	LDV	1	1 1	0	XFT	0	0	INC								х	х	х	х	х	х	х	х	Xs	ı Ys	2T	5T		
ACC	CESS	SAVE VIEWPORT	SAV	1	1 1	0	XFT	0	1	INC								х	х	х	Х	Х	х	х	х	Xs	' Ys	2T	4T	MEMORY WORD	
		MODIFY VIEWPORT	RMV	1	1 1	0	XFT	1	0	INC								х	х	х	х	х	x	х	х	' Xs'	I Ys	2⊺	10T		
		UP-DOWN MOVE	UDM	1	1 0	0	0	1	DWN	SRU					х			х	х	х						Xd	Yd+DYd	ЗT			
CUF	RSOR	LEFT-RIGHT MOVE	LRM	1	1 0	1	LEF	0	0	SRU					х			х	х		Х					Xd+DXd	Yd	ЗT			
		DIAGONAL MOVE	CDM	1	1 0	1	LEF	1	DWN	SRU					х			х	x	х	х					Xd+DXd	Yd+DYd	4T			
CON	TROL	NO OPERATION	NOP	1	1 0	0	0	0	0	0																		1T	]		
		ABORT	BRT	1	1 1	1	1	1	1	1																		1T			

DMU = 1 : Destination mask use.

- SP = 1 : Short pel; long pel when SP=0.
- SRU = 1 : Short relative register use (R13).
- PEN = 0 : The pen is a single pel.
- PEN = 1 : POL=0: the pen is the character cell addressed by the source pointer. POL = 1: the pen is the object associated with a source mask addressed by the source pointer.
- BEG = 1 : Initiate a polygon or polyarc filing. This parameter should be reset only when the second drawing is not identical to the first one (Ex. first polygon, then polyarc).
- INC = 0 : The source pointer is not auto-incremented.
- INC = 1 : XFT = 1: the source pointer is auto-incremented, X direction first. XFT = 0: The source pointer is auto-incremented or auto-decremented. Y direction first.
- REP = 1 : The cell is stepped and repeated through the destination window. When REP=0, only one cell is printed.
- SMU = 1 The source mask is used.
- DWN = 1 : The cursor is moved down (up if DWN=0).
- LEF = 1 : The cursor is moved left (right if LEF=0).

NOTE: With PVF command, any pel with color different from 0 has its source mask implicitly set and used. In other words, pels with color value 0 are transparent.

- DXd, DYd, and DYs are signed values.
- DXs is always positive.
- T = memory cycle = 8 CLK clock periods.
- For execution time, add to the short pel loop in the table:
- 1T if DMU=1
- 1T if SMU=1
- · 2T if long pen are used
- · 2T if mask printing is required.
- Command execution is performed only out of the display periods.

NOTE 1: for FLL and FLA commands, add 4T and 8T respectively per pel belonging to the boundary.

39/41


## 8. ORDERING INFORMATION AND MECHANICAL DATA

## 8.1. ORDERING INFORMATION

Part Number	Temperature Range	Package	Clock
TS68483CP15 TS68483CP18	0 °C to + 70 °C	DIP 64	15 MHz 18 MHz
TS68483CFN15 TS68483CFN18	0 °C to + 70 °C	PLCC 68	15 MHz 18 MHz


## 8.2 PACKAGE MECHANICAL DATA

## 68 PINS - PLASTIC LEADED CHIP CARRIER






## 64 PINS - PLASTIC DIP







# **COLOR PALETTE**

**7** SGS-THOMSON MICROELECTRONICS

## EF9369

## HMOS2 - SINGLE CHIP COLOR PALETTE


- ON CHIP COLOR LOOK-UP TABLE
- 4096 COLOR PALETTE (16 colors selected from 4096)
- ON-CHIP THREE 4-BIT RESOLUTION VIDEO DACs WITH γ LAW CORRECTION
- DOT RATE UP to 30 MEGADOTS PER SE-COND
- MARKING BIT FOR INLAY PURPOSE
- VERSATILE MICROPROCESSOR INTERFACE :
  - DIRECTLY COMPATIBLE WITH AD-DRESS/DATA MULTIPLEXED 8-BIT MICROPROCESSOR BUS SUCH AS 6801, 8051...
  - DIRECTLY COMPATIBLE WITH NON-MUL-TIPLEXED 8 OR 16-BIT MICROPROCES-SOR BUS (6809, 6502, 68008...).
- SINGLE 5 V SUPPLY
- HMOS 2 TECHNOLOGY

## DESCRIPTION

The EF9369 single chip palette provides a low cost, yet remarkable enhancement for any low to midrange color graphics application. It allows displaying up to 16 different colors, each of these colors being P DIP28 (Plastic Package) FN PLCC28 (Plastic leaded chip carrier) (see the ordering information at the end of the datasheet)


freely selected out of 4096 preset values. EF9369 contains a 16 register color look-up table, three 4-bit D/A converters and a microprocessor interface for color loading.

## **PIN CONNECTIONS**



November 1988

#### TYPICAL APPLICATION



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>cc</sub> *	Supply Voltage	- 0.3 to 7.0	V
V <sub>in</sub> *	Input Voltage	– 0.3 to 7.0	V
TA	Operating Temperature Range	0 to 70	°C
T <sub>stg</sub>	Storage Temperature Range	– 55 to 150	°C
P <sub>Dm</sub>	Max Power Dissipation	0.45	W

Stresses above those hereby listed may cause permanent damage to the device. The ratings are stress ones only and functional operation of the device at these or any conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Standard MOS circuits handing procedure should be used to avoid possible damage to the device.


\* With respect to Vss.


#### ELECTRICAL OPERATING CHARACTERISTICS ( $V_{CC} = 5.0 \pm 5$ %, $V_{SS} = 0$ , $T_A = 0$ to 70 °C)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5	5.25	V
VDDC	Analog Supply Voltage	_	Vcc	TBD	V
IDDC	Analog Supply Current	-	20	-	mA
VIL	Input Low Voltage	-0.3	-	0.8	V
V <sub>IH</sub>	Input High Voltage RESET All Other Inputs	3 2	-	V <sub>CC</sub> V <sub>CC</sub>	V
l <sub>in</sub>	Input Leakage Current	_ ·	_	20	μ <b>A</b>
V <sub>OH</sub>	Output High Voltage (I <sub>load</sub> = - 500 μA)	2.4	-	-	V
V <sub>OL</sub>	Output Low Voltage (I <sub>load</sub> = 1.6 mA)	-	-	0.4	V
PD	Power Dissipation	_	250	-	mW
Cin	Input Capacitance	-	_	15	pF
I <sub>TSI</sub>	Three State (off state) Input Current	-	_	10	μA



#### Test Load for Digital Output





	<b>AD</b> (0:7)	М		
С	100 pF	50 pF		
RL	1 kΩ	3.3 kΩ		
R	4.7 kΩ	4.7 kΩ		

### MICROPROCESSOR INTERFACE TIMING AD (0 : 7), AS, DS, $R/\overline{W}$ , $\overline{CS}$ , CSO


 $V_{CC} = 5.0 \pm 5$  %,  $T_A = 0$  °C to + 70 °C,  $C_L = 100$  pF on AD (0 : 7) TTL inputs are 0 to 3 volts, with input rise/fall time  $\leq 3$  ns, measured between 10 % and 90 % points. Timing reference at 50 % for inputs and outputs.

Indent. Number	Symbol	Parameter	Min.	Тур.	Max.	Unit
1	tcyc	Cycle Time	400	-	-	ns
1b	t <sub>PEWX</sub>	DS Pulse Width High Time	200	-	-	ns
1c	tpewl	DS Pulse Width Low Time (timing 3)	100	-	10000	ns
2	tasd	DS Low to AS High (timing 1) DS High or $R/_W$ high to AS high (timing 2)	30	-	-	ns
3	tased	AS Low to DS High (timing 1) AS Low to DS Low or R/W Low (timing 2)	30	-	-	ns
4	tpweh	Write Pulse Width	200	-	-	ns
5	<b>t</b> PAWSH	AS Pulse Width	100	-	-	ns
6	t <sub>RWS</sub>	$R/\overline{W}$ to DS Setup Time (timing 1)	100	-	-	ns
6b		R/W, AS, CS, CS0 to DS Setup Time (timing 3)	100	-	-	ns
7	t <sub>RWH</sub>	$R/\overline{W}$ to DS Hold Time (timing 1)	10	-	-	ns
8	t <sub>ASL</sub>	Address and CS, CS0 Set Up Time	20	-	-	ns
9	t <sub>AHL</sub>	Address and CS, CS0 Hold Time	20	-	-	ns
10	t <sub>DSW</sub>	Data Setup Time (write cycle)	100	-	-	ns
11	t <sub>DHW</sub>	Data Hold Time (write cycle)	10	_	-	ns
12	t <sub>DDR</sub>	Data Access Time from DS (read cycle)	-		150	ns
13	t <sub>DHR</sub>	DS Inactive to High Impedance State Time (read cycle)	10	-	80	ns
14	tACC	Address to Data Valid Access Time	-	-	300	ns




EF9369

#### TIMING DIAGRAM 1 - MULTIPLEXED MODE - MOTOROLA TYPE (SMI = V<sub>SS</sub>)






#### TIMING DIAGRAM 2 - MULTIPLEXED MODE - INTEL TYPE (SMI = V<sub>SS</sub>)



#### **EF9369**

#### TIMING DIAGRAM 3 - NON-MULTIPLEXED MODE (SMI = V<sub>CC</sub>)




#### DIGITAL VIDEO SIGNALS - HP, P(0:3), BLK, M, RESET

 $V_{CC} = 5.0 \pm 5$  %,  $T_A = 0$  °C to + 70 °C,  $C_L = 50$  pF on M. TTL inputs are 0 to 3 volts, with input rise/fall time  $\leq$  3 ns, measured between 10 % and 90 % points. Timing reference at 50 % for inputs and outputs.

Symbol	Parameter	EFS	369	EF93	Unit	
Gymbol	r arameter	Min.	Max.	Min.	Max.	
t <sub>P</sub>	HP Clock Period	58	1000	33	1000	ns
tpewh	HP High Pulse Width	25	-	13	-	ns
tpewl	HP Low Pulse Width	25		13	-	ns
t <sub>SU</sub>	BLK and P(0 : 3) Set Up Time to HP	5	-	5	-	ns
t <sub>но</sub>	BLK and P(0:3) Hold Time from HP	10	-	10	-	ns
t <sub>D</sub>	M Output Delay from HP	_	45	-	45	ns
t <sub>PWRL</sub>	RESET High Pulse Width	400	-	400	-	ns



#### TIMING DIAGRAM 4



#### ANALOG VIDEO OUTPUTS - CA, CB, CC

 $V_{DCC} > 5 \text{ V}, \text{ T}_{A} = 0^{\circ}\text{C} \text{ to} + 70^{\circ}\text{C}, \text{ C}_{L} = 20 \text{ pF}, \text{ R}_{L} = 100 \text{ k}\Omega$ 

#### Table 1.

		Analog Output (V)							
Binary	Input	Min.	Typ.	Max.					
Low Level	0000	-	0.8	-					
	0001	-	1.18	-					
	0010	_	1.28	-					
Γ	0011	-	1.36	-					
	0100	-	1.42	-					
Γ	0101	-	1.47	_					
Γ	0110	-	1.52	_					
	0111	_	1.56	-					
	1000	-	1.60	-					
	1001	-	1.63	-					
	1010	-	1.66	_					
	1011	-	1.69	-					
	1100	_	1.72	_					
	1101	-	1.75	_					
	1110	-	1.78	-					
High Level	1111	-	1.80	_					

Note : The internal A/D converters deliver on CA, CB and CC outputs 16 levels with γ law correction (γ = 2.8). The typical transfer characteristic is given by :

$$V = \left(\frac{N}{15}\right)^{\frac{1}{2.8}} \cdot \frac{V_{\text{DDC}}}{5} + 0.16 V_{\text{DCC}}$$


Where N is the binary input value.

The typical analog video output impedance is 300  $\Omega$  for EF9369-30 and 400  $\Omega$  for EF9369.




	Symbol	Parameter	Min.	Тур.	Max.	Unit
[	t <sub>DA</sub>	CA, CB, CC Outputs from HP	-	80	-	ns

#### **TIMING DIAGRAM 5**



#### **BLOCK DIAGRAM**





\_\_\_\_\_

#### **VIN DESCRIPTION**

All the input/output pins are TTL compatible.

Name	Pin Type	N°	Function	Description						
AD(0:7)	I/O	8-11-14 15-17	Multiplexed Address/data Bus	These 8 bidirectional pins are to be connected to the microprocessor system bus.						
SMI	I	3	Interface Mode Select	When this input is connected to $V_{CC}$ , the EF9369 is in the non multiplexed mode. When this input is connected to $V_{SS}$ (ground), the EF9369 is in a multiplexed mode to provide a direct interface with either Motorola or Intel Type Microprocessor.						
AS	I	22	Address Strobe	In non-multiplexed mode, this input selects either the address register (AS = 1) or the data register (AS = 0) to be accessed. In multiplexed mode, the falling edge of this control signal latches on the AD(0:7) lines, the state of the Data Strobe (DS) and Chip Select lines (CS, CS0). When using Intel type microprocessor, this input must be connected to the ALE control line.						
DS	I	20	Data Strobe	In non multiplexed mode, this active high control signal enables the AD(0:7) input/output buffers and strobes data to/from the EF9369. This signal is usually derived from the processor E ( $\varnothing$ 2) clock. In multiplexed mode, the input is strobed by the falling edge of AS. The strobe value selects either Motorola or Intel type. When using_an Intel type microprocessor, DS must be connected to the RD control line. With a Motorola type microprocessor, DS must be connected to E( $\varnothing$ 2) clock.						
R/W	I	21	Read/write	This control signal determines whether the EF9369 is read $(R/W = 1)$ or written $(R/W = 0)$ . When using Intel type microprocessor, this input must be connected to the WR control line.						
CS CS0	ł	18 19	Chip Select	$\overline{\text{CS}}$ must be low and CS0 must be high to select the EF9369. In non multiplexed mode, the EF9369 remains selected as long as the selection condition is met. In multiplexed mode, the selection condition is latched when AS is low.						

#### OTHER PINS

Name	Pin Type	N°	Function	Description
Vcc	S	9	Power Supply	+ 5 V
V <sub>DDC</sub>	S	2	Analog Power Supply	Power supply for the internal DACs. This input can be connected to $V_{\text{CC}}.$
V <sub>SS</sub>	S	1	Power Supply	Ground



#### VIDEO INTERFACE

Name	Pin Type	N°	Function	Description						
P(0:3)	1	24-27	Pixel Inputs	These four TTL compatible inputs are strobed by HP into the color index register to address the color look-up table.						
HP	I	28	Dot Clock	into the EF9369 and the data out of color look-up table into the output registers.						
М	0	7	Marking	This output is synchronised by HP and delivers the marking bit value from the color look-up table.						
CA CB CC	0	5 6 4	Color Outputs	These three analog high impedance outputs deliver the color signal levels from the internal D/A converters (DAC). The delay between CA, CB, CC outputs and the latched value P(0:3) is one HP clock period plus tDA (see timing diagram 5).						
BLK	I	23	Blanking	A high level on this input forces the CA, CB, CC and M outputs to low level.						
RESET	1	10	Reset	This active high input forces the CA, CB, CC, outputs to low level until the next microprocessor access to the device.						

#### FUNCTIONAL DESCRIPTION

EF9369 contains a 16 register Color-Look Up Table (CLUT). Each of these 13-bit register holds three 4-bit color fields CA (0:3), CB (0:3) and CC (0:3) and a marking bit M.

These registers can be accessed (read or write) by the microprocessor through the microprocessor interface. These registers are also read by the video process : a 4-bit pixel value and a clock must be provided at pixel rate to the P (0:3) and HP input pins. These signals may be delivered either by 4 video shift registers and the shifting clock of a bit map CRT controller or by an alphanumeric or semigraphic CRT controller. The pixel value, after clock resynchronization, is used as a color index : it selects one out of the 16 CLUT registers. Each color field of the selected register is converted to an analog signal and delivered to one of the CA, CB or CC output. The marking bit is directly routed to the M output. When the CA, CB and CC outputs are used as RGB analog signals, one color out of 4096 is associated to each pixel value. In short this process freely maps a 16 color index set into a 4096 color set.

#### MICROPROCESSOR INTERFACE.

The 8-bit microprocessor interface gives access (read or write) to the CLUT which is addressed as a 32 byte table. The 13-bit color register # N (N = 0 to 15) is accessed at address 2N and 2N + 1. Even address holds CA (0:3) and CB (0:3), odd address holds CC (0:3) and M (see fig. 1).

EF9369 provides two bus modes through the SMI programming pin :

- Multiplexed mode for address/data multiplexed 8 bit microprocessor bus.
- Non-multiplexed mode for non-multiplexed 8 or 16-bit microprocessor bus.

MULTIPLEXED MODE (SMI connected to V<sub>SS</sub>).

In this mode, EF9369 can be directly connected to popular address/data multiplexed microprocessor, either Motorola type (6801...) or Intel type (8048, 8051, 8088...). In this last case the EF9369 AS, DS and R/W inputs must be connected respectively to the ALE, RD and WR microprocessor control lines.

In this mode, EF9369 maps into the microprocessor addressing space as 32 CLUT byte address. Random access to one byte takes one cycle : on the falling edge of the AS input, EF9369 latches AD (0:7) into the on-chip address register, the DS and chip select lines into dedicated flip-flops. The strobed value of DS allows recognition of Intel or Motorola type for further processing. (See pin description section and microprocessor timing diagrams for details). When the EF9369 chip select lines enable selection, the addressed byte is accessed during the data phase of the cycle.

# NON MULTIPLEXED MODE (SMI connected to V<sub>CC</sub>).

In this mode EF9369 can be directly connected to any 8 or 16-bit, non multiplexed, microprocessor bus (6800, 6809, 6502, 68008...).

This mode provides an indirect, auto-incremented addressing scheme. EF9369 maps into the micro-



#### Figure 1 : Clut Adressing

Color Look-up Table (CLUT)									Table (CLUT) CLUT Byte Adress								
7	6	_5	4	3	2	1	0	7	6	5	4	3	2	1	0	#	
CB3	CB2	CB1	CB0	CA3	CA2	CA1	CA0	Х	х	х	0	0	0	0	0	0	
Х	Х	Х	М	ССЗ	CC2	CC1	CC0	Х	Х	Х	0	0	0	0	1	0	
CB3	CB2	CB1	CB0	CA3	CA2	CA1	CA0	х	х	х	0	0	0	1	0	1	
х	Х	х	М	ССЗ	CC2	CC1	CC0	Х	Х	х	0	0	0	1	1	•	
CB3	CB2	CB1	CB0	CA3	CA2	CA1	CA0	х	Х	х	1	1	1	1	0	15	
Х	Х	х	М	ССЗ	CC2	CC1	CC0	Х	Х	Х	1	1	1	1	1	15	

X = Don't Care.

processor addressing space as 2 byte address only. AS is used to select one out of 2 registers :

- the write only address (5 bits) addressed when AS = 1.
- the read/write data register (8 bits) addressed when AS = 0.
- Random access to a CLUT byte takes two bus cycles :
- $1/\ensuremath{\,\text{Load}}$  the CLUT address into the address register.
- 2/ Access (read or write) the value in the data register.

After each access to the data register, the address register is automatically incremented modulo 32. This scheme allows sequential addressing to the CLUT without address reloading, the complete CLUT can so be reloaded in 33 bus cycles.

#### VIDEO PROCESS.


The CRT controller sends to EF9369 a pixel value on pins P (0:3), a pixel rate clock on HP input and a blanking signal on pin BLK. The pixel value is latched into the color index register by the rising edge of HP. The color index register selects one register in the CLUT. The color fields of the selected register are routed to 3 DACs and M is directly routed to the M digital output.

After impedance matching, the CA, CB, and CC outputs can be used to drive a RGB analog color monitor. Alternatively one of these outputs can be used to drive a monochrome monitor thus providing up to 16 grey levels. The marking digital output can be used to drive analog video switches, thus providing video overlay facility on a color per color basis. The blanking input forces the analog outputs and the M output to low level thus allowing the beam to be switched off during retrace intervals.


- Notes: 1. Each 4 bit-D/A converter is γ corrected in order to linearize the luminance driven on the screen versus the digital value. The typical digital to voltage conversion law is given table 1. The output voltages are proportionnal to the analog supply voltage V<sub>DDC</sub>. When required, setting V<sub>DCC</sub> allows a gain adjustment. But in most applications, V<sub>DDC</sub> and V<sub>DD</sub> can be derived from the same supply through independent decoupling.
  - 2. CA, CB and CC are high impedance outputs (500  $\Omega$  typical) which require proper adaptation in most applications. SGS-THOMSON TEA5114 provides such a 1 V 75  $\Omega$  low cost adaptation (See fig. 2).
  - 3. As the CLUT is shared between microprocessor access and video access, a low level is forced on the CA, CB, CC and M outputs during any chip select periods. To avoid to spoil the screen with black strokes it is recommended to access the CLUT from the microprocessor only during the retrace periods.
  - RESET This input forces CA, CB, CC and M outputs to a low level until the next microprocessor access. At power on or at the beginning of a session RESET allows to keep a clean black screen proper initialization.




#### NON-MULTIPLEXED BUS INTERFACE





#### MULTIPLEXED BUS INTERFACE














#### ORDERING INFORMATION

Part Number	Temperature	Package
EF9369P	0 to 70 ℃	DIP28
EF9369P30	0 to 70 ℃	DIP28
EF9369FN	0 to 70 ℃	PLCC28


#### PACKAGE MECHANICAL DATA

28 PINS - PLASTIC DIP





#### 28 PINS - PLASTIC LEADED CHIP CARRIER





# TS9370

# HMOS2 - SINGLE CHIP COLOR PALETTE

- ON CHIP COLOR LOOK-UP TABLE
- 4096 COLOR PALETTE (16 colors selected from 4096)


7 SGS-THOMSON MICROELECTRONICS

- ON-CHIP THREE 4-BIT RESOLUTION VIDEO DACs
- DOT RATE UP TO 45 MEGADOTS PER SE-COND
- MARKING BIT FOR INLAY PURPOSE
- VERSATILE MICROPROCESSOR INTER-FACE :
  - DIRECTLY COMPATIBLE WITH AD-DRESS/DATA MULTIPLEXED 8-BIT MICROPROCESSOR BUS SUCH AS 6801, 8051...
  - DIRECTLY COMPATIBLE WITH NON-MUL-TIPLEXED 8 OR 16-BIT MICROPROCES-SOR BUS (6809, 6502, 68008...)
- SINGLE 5 V SUPPLY
- LOW POWER DISSIPATION
- 28 PINS DIP AND PLCC PACKAGE


#### DESCRIPTION

The TS9370 single chip palette provides a low cost, yet remarkable enhancement for any low to midrange color graphics application. It allows displaying

#### PIN CONNECTIONS




up to 16 different colors, each of three colors being freely selected out of 4096 preset values. TS9370 contains a 16 register color look-up table, three 4-bit D/A converters and a microprocessor interface for color loading.




November 1988

#### TYPICAL APPLICATION





#### **BLOCK DIAGRAM**





## PIN DESCRIPTION

MICROPROCESSOR INTERFACE All the input/output pins are TTL compatible.

Name	Pin Type	N°	Function	Description
AD(0:7)	I/O	8-11-14 15-17	Multiplexed Address/data Bus	These 8 bidirectional pins are to be connected to the microprocessor system bus.
SMI	I	3	Microprocessor Interface Mode Select	When this input is connected to $V_{CC}$ , the TS9370 is in the non multiplexed mode. When this input is connected to $V_{SS}$ (ground), the EF9370 is in a multiplexed mode to provide a direct interface with either Motorola or Intel Type Microprocessor.
AS	1	22	Address Strobe	In non-multiplexed mode, this input selects either the address register (AS = 1) or the data register (AS = 0) to be accessed. In multiplexed mode, the falling edge of this control signal latches the address on the AD(0:7) lines, the state of the Data Strobe (DS) and Chip Select lines (CS, CSO). When using Intel type microprocessor, this input must be connected to the ALE control line.
DS	Ι	20	Data Strobe	In non multiplexed mode, this active high control signal enables the AD(0:7) input/output buffers and strobes data to/from the TS9370. This signal is usually derived from the processor E ( $\emptyset$ 2) clock. In multiplexed mode, the input is strobed by the falling edge of AS. The strobe value selects either Motorola or Intel type. When using an Intel type microprocessor, DS must be connected to the RD control line. With a Motorola type microprocessor, DS must be connected to E( $\emptyset$ 2) clock.
R/W	-	21	Read/write	This control signal determines whether the TS9370 is read $(R/W = 1)$ or written $(R/W = 0)$ . When using Intel type microprocessor, this input must be connected to the WR control line.
CS CSO	I	18 19	Chip Select	$\overline{\text{CS}}$ must be low and CSO must be high to select the TS9370. In non multiplexed mode, the TS9370 remains selected as long as the selection condition is met. In multiplexed mode, the selection condition is latched when AS is low.



#### VIDEO INTERFACE

Name	Pin Type	N°	Function	Description
P(0:3)	l	24-27	Pixel Inputs	These four TTL compatible inputs are strobed by HP into the color index register to address the color look-up table.
HP	Ι	28	Dot Clock	The rising edge of this input latches the P(0:3) and BLK inputs into the TS9370 and the data out of color look-up table into the output registers.
М	0	7	Marking	This output is synchronised by HP and delivers the marking bit value from the color look-up table. The logical delay between M output and the latched value P(0:3) is one HP clock period.
CA CB CC	0	5 6 4	Color Outputs	These three analog outputs deliver the color signal levels from the internal D/A converters (DAC). The delay between CA, CB, CC outputs and the latched value P(0:3) is one HP clock period (see timing diagram 5).
BLK	Ι	23	Blanking	A high level on this input forces the CA, CB, CC and M outputs to low level.
RESET	Ι	10	Reset	This active high input forces the CA, CB, CC, outputs to low level until the next microprocessor access to the device.

#### OTHER PINS

Name	Pin Type	N°	Function	Description
Vcc	S	9	Power Supply	+ 5 V
V <sub>DDC</sub>	S	2	Analog Power Supply	Power supply for the internal DACs. This input can be connected to $V_{\text{CC}}.$
Vss	S	1	Power Supply	Ground

#### FUNCTIONAL DESCRIPTION

TS9370 contains a 16 register Color-Look Up Table (CLUT). Each of these 13-bit register holds three 4-bit color fields CA (0:3), CB (0:3) and CC (0:3) and a marking bit M.

These registers can be accessed (read or write) by the microprocessor through the microprocessor interface. These registers are also read by the video process : a 4-bit pixel data and a clock must be provided at pixel rate to the P(0:3) and HP input pins. These signals may be delivered either by 4 video shift registers and the shifting clock of a bit map CRT controller or by an alphanumeric or semi-graphic CRT controller. The pixel value, after clock resynchronisation, is used as a color index : it selects one out of the 16 CLUT registers. Each color field of the selected register is converted to an analog signal and delivered to one of the CA, CB or CC output. The marking bit is directly routed to the M output. When the CA, CB and CC outputs are used as RGB analog signals, one color out of 4096 is associated to each pixel value. In short this process freely maps a 16 color index set into a 4096 color set.

#### MICROPROCESSOR INTERFACE

The 8-bit microprocessor interface gives access (read or write) to the CLUT which is addressed as a 32 byte table. The 13-bit color register # N (N = 0 to 15) is accessed at address 2N and 2N + 1. Even address holds CA (0:3) and CB (0:3), odd address holds CC (0:3) and M (see fig. 1).

TS9370 provides two bus modes through the SMI programming pin :

- Multiplexed mode for address/data multiplexed 8bit microprocessor bus.
- Non-multiplexed mode for non-multiplexed 8 or 16 bit microprocessor bus.

MULTIPLEXED MODE (SMI connected to V<sub>SS</sub>)

In this mode, TS9370 can be directly connected to popular address/data multiplexed microprocessor, either Motorola type (6801) or Intel type (8048, 8051, 8088...). In this last case the TS9370 AS, DS and R/W inputs must be connected respectively to the ALE, RD and WR microprocessor control lines.



	Col	or Lo	ok-up	Tab	e (CL	UT)				CLU	ТВу	te Ad	ress			Register Index
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	#
CB3	CB2	CB1	CB0	CA3	CA2	CA1	CA0	Х	X	Х	0	0	0	0	0	0
Х	Х	Х	М	ССЗ	CC2	CC1	CC0	Х	X	Х	0	0	0	0	1	Ū
CB3	CB2	CB1	CB0	CA3	CA2	CA1	CA0	Х	Х	Х	0	0	0	1	0	1
Х	Х	Х	М	ССЗ	CC2	CC1	CC0	х	Х	Х	0	0	0	1	1	
8																
CB3	CB2	CB1	CB0	CA3	CA2	CA1	CA0	Х	Х	Х	1	1	1	1	0	15
Х	Х	Х	М	ССЗ	CC2	CC1	CC0	Х	Х	Х	1	1	1	1	1	

Figure 1 : Clut Adressing.

X = Don't Care.

In this mode, TS9370 maps into the microprocessor addressing space as 32 CLUT byte address. Random access to one byte takes one cycle : on the falling edge of the AS input, TS9370 latches AD (0:7) into the on-chip address register, the DS and chip select lines into dedicated flip-flops. The strobed value of DS allows recognition of Intel or Motorola type for further processing. (See pin description section and microprocessor timing diagrams for details). When TS9370 chip select lines enable selection, the addressed byte is accessed during the data phase of the cycle.

#### NON MULTIPLEXED MODE

(SMI connected to V<sub>CC</sub>)

In this mode TS9370 can be directly connected to any 8 or 16-bit, non-multiplexed, microprocessor bus (6800, 6809, 6502, 68008...).

This mode provides an indirect, auto-incremented addressing scheme. TS9370 maps into the microprocessor addressing space as 2 byte address only. AS is used to select one out of 2 registers :

- the write only address register (5 bits) addressed when AS = 1.
- the read/write data register (8 bits) addressed when AS = 0.

Random access to a CLUT byte takes two bus cycles : 1/ Load the CLUT address into the address register. 2/ Access (read or write) the value in the data register.

After each access to the data register, the address register is automatically incremented modulo 32. This scheme allows sequential addressing to the CLUT without address reloading, the complete CLUT can so be reloaded in 33 bus cycles.

#### VIDEO PROCESS

The CRT controller sends to TS9370 a pixel value


on pins P (0:3), a pixel rate clock on HP input and a blanking signal on pin BLK. The pixel value is latched into the color index register by the rising edge of HP. The color index register selects one register in the CLUT. The color fields of the selected register are routed to 3 DACs and M is directly routed to the M digital output. After impedance matching, the CA, CB, and CC outputs can be used to drive a RGB analog color monitor. Alternatively one of these outputs can be used to drive a monochrome monitor thus providing up to 16 grey levels. The marking digital output can be used to drive analog video switches, thus providing video overlay facility on a color per color basis.

The blanking input forces the analog outputs and the M output to low level thus allowing the beam to be switched off during retrace intervals.


- Notes: 1.The output voltages are proportionnal to the analog supply voltage V<sub>DDC</sub>. When required, setting V<sub>DCC</sub> allows a gain adjustment. But in most applications, V<sub>DDC</sub> and V<sub>DD</sub> can be derived from the same supply through independent decoupling.
  - 2.As the CLUT is shared between microprocessor access and video access, a low level is forced on the CA, CB, CC and M outputs during any chip select periods. To avoid to spoil the screen with black strokes it is recommended to access the CLUT from the microprocessor only during the retrace periods.
  - 3.RESET This input forces CA, CB, CC and M outputs to a low level until the next microprocessor access. At power on or at the beginning of a session RE-SET allows to keep a clean black screen until proper initialization.



#### NON MULTIPLEXED MODE



#### MULTIPLEXED MODE - INTEL TYPE





#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>cc</sub> *	Digital Power Supply	- 0.3 to 7.0	V
V <sub>in</sub> *	Input Voltage	- 0.3 to 7.0	V
TA	Operating Temperature Range	0 to 70	°C ·
T <sub>stg</sub>	Storage Temperature Range	- 55 to 150	°C
V <sub>DDC</sub> *	Analog Power Supply	- 0.3 to 9.0	V

Stresses above those hereby listed may cause permanent damage to the device. The ratings are stress ones only and functional operation of the device at these or any conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Standard MOS circuits handing procedure should be used to avoid possible damage to the device.


\* With respect to V<sub>SS</sub>.

#### ELECTRICAL OPERATING CHARACTERISTICS

 $(V_{CC} = 5.0 \pm 5 \%, V_{SS} = 0, T_A = -25 \degree C \text{ to } + 85 \degree C)$ 


Symbol	Parameter		Min.	Тур.	Max.	Unit
Vcc	Supply Voltage		4.75	5	5.25	V
$V_{\text{DDC}}$	Analog Supply Voltage		-	Vcc	7	V
	Analog Supply Current		-	20		mA
VIL	Input Low Voltage		-0.3	-	0.8	V
V <sub>IH</sub>	Input High Voltage	RESET All Other Inputs	3 2	-	V <sub>CC</sub> V <sub>CC</sub>	V
l <sub>in</sub>	Input Leakage Current		_	-	20	μA
V <sub>OH</sub>	Output High Voltage ( $I_{load} = -500 \ \mu A$ )		2.4	-	_	V
Vol	Output Low Voltage (I <sub>load</sub> = 1.6 mA)		-	-	0.4	V
PD	Power Dissipation		_	300	500	mW
Cin	Input Capacitance		-	-	15	pF
I <sub>TSI</sub>	Three State (off state) Input Current		-	_ ·	10	μA

#### Test Load for Digital Output



	<b>AD</b> (0:7)	М
CL	100 pF	50 pF
RL	1 kΩ	3.3 kΩ
R	4.7 kΩ	4.7 kΩ








**MICROPROCESSOR INTERFACE TIMING** AD (0 : 7), AS, DS, R/ $\overline{W}$ ,  $\overline{CS}$ , CSO  $V_{CC} = 5.0 \pm 5 \%$ ,  $T_A = -25 \degree C \text{ to } + 85 \degree C$ ,  $C_L = 100 \text{ pF on AD} (0 : 7)$  TTL input values are 0 to 3 volts, with input rise/fall time  $\leq 3$  ns, measured between 10 % and 90 % points. Timing reference at 50 % for inputs and outputs.

Indent. Number	Symbol	Parameter	Min.	Тур.	Max.	Unit
1	tcyc	Cycle Time	400	_	- 1	ns
1b	t <sub>PEWX</sub>	DS Pulse Width High Time	200	-	-	ns
1c	tpewl	DS Pulse Width Low Time (timing 3)	120	-	-	ns
2	t <sub>ASD</sub>	DS Low to AS <u>High</u> (timing 1 and 3) DS High or R/W high to AS high (timing 2)	20	-	-	ns
3	tased	AS Low to DS High (timing 1) AS Low to DS Low or R/W Low (timing 2)	20	-	-	ns
4	<b>t</b> PWEH	Write Pulse Width	200	-	-	ns
5	<b>t</b> pwash	AS Pulse Width	100	-	-	ns
6	t <sub>RWS</sub>	$R/\overline{W}$ to DS Setup Time (timing 1)	20	_	-	ns
6b		$R/\overline{W}$ , AS, $\overline{CS}$ , CS0 to DS Setup Time (timing 3)	20	-	-	ns
7	t <sub>RWH</sub>	$R/\overline{W}$ to DS Hold Time (timing 1)	10	-	-	ns
8	t <sub>ASL</sub>	Address and CS, CS0 Set Up Time	20	-	-	ns
9	t <sub>AHL</sub>	Address and CS, CS0 Hold Time	20	-	-	ns
10	t <sub>DSW</sub>	Data Setup Time (write cycle)	50	-	-	ns
11	t <sub>DHW</sub>	Data Hold Time (write cycle)	10	-	-	ns
12	t <sub>DDR</sub>	Data Access Time from DS (read cycle)	_	_	150	ns
13	t <sub>DHR</sub>	DS Inactive to High Impedance State Time (read cycle)	10	-	80	ns
14	tACC	Address to Data Valid Access Time	-	-	300	ns




#### TS9370

#### TIMING DIAGRAM 1 - MULTIPLEXED MODE - MOTOROLA TYPE (SMI = V<sub>SS</sub>)






#### TIMING DIAGRAM 2 - MULTIPLEXED MODE - INTEL TYPE (SMI = VSS)





#### TS9370

#### TIMING DIAGRAM 3 - NON-MULTIPLEXED MODE (SMI = V<sub>CC</sub>)



#### DIGITAL VIDEO SIGNALS - HP, P(0:3), BLK, M, RESET


VCC = 5.0  $\pm$  5 %, TA = - 25 °C to + 85 °C. TS9370-20 and TS9370-30 TA = 0 °C to 70 °C. TS9370-45

TTL input values are 0 to 3 volts, with inputs rise/fall time  $\leq$  3 ns, measured between 10 % and 90 % points. Timing reference at 50 % for inputs and outputs.

Symbol	Parameter	TS9370-20		TS93	70-30	TS93	Unit	
Symbol	Falanielei	Min.	Max.	Min.	Max.	Min.	Max.	om
tP	HP Clock Period	50	1000	33	1000	22.5	1000	ns
tpewh	HP High Pulse Width	20	-	· 11	-	6	-	ns
tpewl	HP Low Pulse Width	20	-	11	-	6	-	ns
ts∪	BLK and P(0:3) Set Up Time to HP	5	-	5	-	5	-	ns
t <sub>HO</sub>	BLK and P(0:3) Hold Time from HP	10	-	10	-	5	-	ns
t <sub>D</sub>	M Output Delay from HP	-	30	-	30	-	22.5	ns
t <sub>PWRL</sub>	RESET High Pulse Width	400	-	400	-	400	-	ns



#### **TIMING DIAGRAM 4**




 $\begin{array}{l} \textbf{ANALOG VIDEO OUTPUTS CA, CB, CC} \\ V_{\text{DDC}} = 5V, \ C_{\text{L}} = 20 \ \text{pF}, \ R_{\text{L}} = 100 \ \text{k}\Omega \\ T_{\text{A}} = -25 \ ^{\circ}\text{C} \ \text{to} + = 85 \ ^{\circ}\text{C}, \ \text{TS9370-20}, \ \text{TS9370-30} \\ 0 \ ^{\circ}\text{C} \ \text{to} + 70 \ ^{\circ}\text{C}, \ \text{TS9370-45} \end{array}$ 

Symbol	Parameter	TS93	70-20	TS93	70-30	TS93	Unit	
oyou	T drumeter	Min.	Max.	Min.	Max.	Min.	Max.	onic
	Analog Outputs V White	2.10	2.16	2.10	2.16	2.10	2.16	v
	V Black	0.76	0.82	0.76	0.82	0.76	0.82	V
	Output Impedance	-	440	-	290	-	230	Ω
	Differential non Linearity	- 1/2	+ 1/2	- 1/2	+ 1/2	- 1/2	+ 1/2	LSB
	Monotonicity			(	Guarant	ed		
tpd	Propagation Delay CA, CB, CC Outputs from HP	-	30	-	30	-	20	ns
t <sub>R</sub>	10 to 90 % Rise Time	-	16	-	12	-	8	ns
ts	Output Setting Time to 1/2 LSB	-	20	-	15	-	10	ns



#### TIMING DIAGRAM 5



#### VIDEO INTERFACE

The function of the video amplifier is to match up the output impedance of TS9370 with a 75  $\Omega$  Monitor input. With the example of video amplifier shown in figure 2, the output video signal is compatible with the RS170 video standard.

Figure 2 : Typical Low Cost Video Interface


A lot of care is needed when linking the TS9370 colors outputs to video amplifier.

Currently : 3.4 RC < 0.7 tp

R = output impedance of TS9370 DAC

C = input capacitance of video amplifier

tp = video clock period






#### **ORDER INFORMATION**

Part Number	Temperature	Package
TS93701P20	- 25 °C to + 85 °C	DIP28
TS93701FN20	– 25 ℃ to + 85 ℃	PLCC28
TS93701P30	– 25 °C to + 85 °C	DIP28
TS9370IFN30	– 25 °C to + 85 °C	PLCC28
TS9370CP45	0 °C to 70 °C	DIP28


#### PACKAGE MECHANICAL DATA

#### 28 PINS - PLASTIC DIP





#### 28 PINS - PLASTIC LEADED CHIP CARRIER





# **APPLICATION NOTES**



## APPLICATION NOTE

# EF9369 COLOR PALETTE

#### By J.F. FEVRE

#### DISPLAY UNIT AND MEMORY PLANE

On a monitor, the screen is partitioned into X dots and Y lines. This number of dots and lines gives the definition. For example 256 x 256, 640 x 480, etc.

SGS-THOMSON MICROELECTRONICS

Each dot or pixel is associated with a bit in a memory plane. On a monochrome monitor, each pixel will be on or off according to its value in the memory plane. That kind of monitor has got only one gun to drive the screen.

A color monitor owns three guns (a red, a green and a blue) since it is known that all the colors are available with these three primary colors.

To drive these three guns, at least three memory planes are needed. Each memory plane can be as-


sociated to a gun. So we get a red plane, a green plane and a blue plane which give eight fixed colors on the screen.

If more colors are needed on the screen at the same time, more memory planes must be used.

With n planes it will be possible to get 2<sup>n</sup> colors on the screen at the same time. But in this case, the problem is to deal with the three red, green and blue inputs of a color monitor.

Another problem is that all these sets of colors are fixed, and most of the time, in a graphic application much more colors are needed.

All these problems can be solved by using the EF9369 single chip color palette.



#### PALETTE DESCRIPTION

Each pixel's intensity is represented by 1, 2, 4, 8 or more bits of memory. Several methods can be used to encode colored pictures for storage in a frame buffer. The simplest method is to define the color components of each pixel. The bits representing the pixel can be divided into three groups of bits, each indicating the intensity of one of the three primary color components.

The simple color component encoding scheme (as described in page 1) has the disadvantage of limiting the range of colors. A more flexible scheme involves the use of a color look-up table (CLUT).

A color palette (actually a color look-up table stored in RAM) both eases the host's task and cuts the amount of memory needed in the frame buffer. At any one time, the RAM is able of mapping all the graduations possible for each of the three primary colors.

Consequently, instead of storing these color intensities directly, the frame buffer is free to store merely their locations within the color map.

The values stored in the frame buffer are treated as addresses into the table of colors defined by their red, green and blue components. (see figure 2.1).

A major advantage of this approach is that it alleviates the chore of changing colors because the system's host processor must write each color change to only one address in the palette.

For maximum utility, the color look-up table uses read-write memory. It is then possible to assign a different set of colors to different application programs and to mix a set of colors interactively for painting purposes.

#### Figure 2.1.

#### EF9369

EP9369 contains a 16 register CLUT. Each of these 13-bit register holds three 4-bit color field CA(0:3); CB(0:3); CC(0:3) and a marking bit M. (see figure 4).


So to use this chip ; four memory planes are needed. It is then possible to choose a set of colors amongst 4096.

The marking bit may be used for blinking or highlight purposes.

Each binary value coming from the CLUT is then converted in an analogic value in order to drive a monitor.

Each 4-bit D/A converter is  $\gamma$  corrected in order to linearize the luminance driven on the screen versus the digital value. The typical digital to voltage conversion law is given table 2.2.

The output voltages are proportional to the analog supply voltage V<sub>DDC</sub>. When required, setting V<sub>DDC</sub> allows a gain adjustement. But in most applications, V<sub>DDC</sub> and V<sub>DD</sub> can be derived from the same supply through independent decoupling.





Binar		Analog Output (V)		
Binary Input		Min.	Тур.	Max.
Low Level	0000	_	0.8	-
	0001	_	1.18	_
	0010	_	1.28	_
	0011	-	1.36	_
	0100	_	1.42	-
	0101	_	1.47	_
	0110	-	1.52	_
	0111	_	1.56	-
	1000	_	1.60	_
	1001	_	1.63	_
	1010	_	1.66	-
	1011	_	1.69	_
	1100	_	1.72	-
	1101	_	1.75	_
	1110	_	1.76	_
High Level	1111	_	1.80	

#### Table 2.2.

Note : The internal A/D converters deliver on CA, CB and CC outputs 16 levels with  $\gamma$  law correction ( $\gamma$  = 2.8). The typical transfer characteristic is given by :

$$=(\frac{N}{15})\frac{1}{2.8}\frac{V_{DDC}}{5}$$
 + 0.16 V<sub>DDC</sub>

Where N is the binary value.

#### MICROPROCESSOR INTERFACE

EF9369 interfaces to a microprocessor through :

v

- a multiplexed 8-bit address/data bus ;
- \_ non-multiplexed mode.

The mode selection is programmed through the SMI pin.

Multiplexed mode : SMI connected to V<sub>SS</sub>.

Non-multiplexed mode : SMI connected to V<sub>CC</sub>

- Non-multiplexed mode : (see figure 3.1).
- V<sub>CC</sub>, V<sub>DD</sub> and SMI pins must be connected to + 5 volts.
- V<sub>SS</sub> pin must be connected to ground.

The  $\overline{\text{CS}}$  signal is obtained from an address decoder.


In this mode, EF9369 maps into the microprocessor addressing space as two byte address only.


- Multiplexed mode : (see figure 3.2).
- $V_{CC}$  and  $V_{DD}$  pins must be connected to  $+ \, 5 \, \text{volts.}$
- $\mathchar`-$  SMI and  $V_{SS}$  pins must be connected to ground.

In this mode, EF9369 maps into the microprocessor addressing space as 32 byte locations.


A lot of care must be taken with the  $\overline{CS}$ .CS0 signal.






















#### **PROGRAMMING THE EF9369**

It is very important to access the CLUT only during retrace intervals to avoid to spoil the screen with black spots.

PROGRAMMING THE EF9369 IN NON-MULTI-PLEXED MODE

EF9369 is located into the microprocessor addressing space in 2 addresses only.

The first one is the data register and the next one is the address register.

After each access to the data register the address register is automatically incremented modulo 32. This scheme allows sequential addressing to the CLUT without address reloading.


The flow chart and the source listing in 6809 assembler language given below show an example for loading the complete color look up table. The CLUT addressing table is given in figure 4.



#### Figure 4 : Clut Addressing.

	Cole	or Loo	ok-Up	Tabl	e (CL	UT)		CLUT Byte Address							Register	
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	Index #
CB3	CB2	CB1	CB0	CA3	CA2	CA1	CA0	х	х	Х	0	0	0	0	0	
x	х	x	м	ССЗ	CC2	CC1	CC0	х	х	х	0	0	0	0	1	0
СВЗ	CB2	CB1	CB0	CA3	CA2	CA1	CA0	х	х	Х	0	0	0	1	0	
x	х	x	м	ССЗ	CC2	CC1	CCO	х	х	х	0	0	0	1	1	1
↓																$\downarrow$
CB3	CB2	CB1	CB0	CA3	CA2	CA1	CA0	х	Х	Х	1	1	1	1	0	
x	x	×	м	ССЗ	CC2	CC1	cco	х	x	x	1	1	1	1	1	15

X = Don't care



Note : The address register is automatically incremented after this instruction.



PAGE	001	EF	9369	.S	A : 0			
00001 00002					*	OPT	LLE = 110	
00003 00004 00005 00006 00007 00008 00009					*THIS PR *SHOWS *CAN BE	OGRAM HOW TH SEQUEN NECTED	HE WHOLE NTIALLY LC TO A NON-	XAMPLE SEMBLER LANGUAGE COLOR LOOK-UP TABLE (CLUT) ADED WHEN THE EF9369 MULTIPLEXED
00011 00012			F440 F441	A A	DATA ADDR	EQU EQU	\$F440 DATA + 1	EF9369 DATA REGISTER EF9369 ADDRESS REGISTER
00014 00015			2000 1F80	A A	STACK STACKU	EQU EQU	\$2000 STACK-12	28
00017A 00018A 00019A 00020A 00021A 00022A	1000 1000 1004 1007 100A 100D	10CE CE 8E BD 20	2000 1F80 1026 100F FE	A A A 100D	MAIN HERE	org LDS LDU LDX JSR BRA	\$1000 #STACK #STACKU #CLOR1 LDPALE HERE	I INIT INDEX REGISTER END OF MAIN PROGRAM
00024 00025 00026 00027 00028 00029 00030 00031 00032 00033 00034					*ARGUM *IS TO BE *FOR EV *CB (0 : 3 *THE SEC *AND CC	ENT : X F E LOADE ERY 2-B ) AND C COND B (0 : 3) FF AND B A	ED INTO CLI YTE SET. T A (0 : 3) FIE YTE MARKI IELD. NRE DESTR	A 32-BYTE TABLE WHICH UT. HE FIRST BYTE HOLDS LD. NG BIT M
00034 00035 00036A 00037A 00038A 00039A	100F 1010 1013 1015	4F B7 86 A7	100F F441 10 C2	A A A A	LDPALE	EQU CLRA STA LDA STA	* #16 U	INIT EF9369 ADDRESS REGISTER STORE LOOP COUNTER
00041A 00042A 00043A 00044A 00045	1017 1019 101C 101F 1021	EC B7 F7 6A 26	81 F440 F440 C4 F4	A A A 1017	LDPA10	LDD STA STB DEC BNE	.X++ DATA DATA .U LDPA10	READ 2 BYTES FROM TABLE LOAD DATA REGISTER LOAD DATA REGISTER DEC LOOP COUNTER
00047A 00048A	1023 1025	33 39	41	A		LEAU RTS	1.U	UPDATE U
00051 00052A 00053A 00054A 00055A 00056	1026 102E 1036 103A	6 0000	1026 01 49 F9 3C	A A A A		EQU FCB FCB FCB FCB END	\$49, \$03, \$F9, \$0C,	\$15, \$08, \$9A, \$04, \$06, \$0F \$83, \$0F, \$0E, \$04, \$AD, \$04 \$3A, \$08, \$A0, \$0A, \$F8, \$05 \$C8, \$0B, \$18, \$09, \$49, \$07
TOTAL I								



#### VIDEO INTERFACE

EF9369 video outputs are high impedance ( $\approx$  500 ohms) which require proper adaptation.

Many solutions are possible, but it is very important to notice that a lot of care is needed when linking the palette to a surrounding video amplifier.


Ground loops are deadly in video systems, particularly where analog and digital circuits are interfaced. This demands that analog and digital ground be

#### Figure 5.1.

connected only at one point (star fashion). This point being as close to EF9369 pin 1 as possible.


The function of the required video amplifier is to match up with the circuit high impedance output and a monitor 1V-75 ohms input.

It is possible to use either the SGS-THOMSON TEA5114 as shown in figure (5.1) or the transistor video amplifier as shown in figure (5.2).






#### Figure 5.2.





#### Table 5.3.



The set-up time of the color levels at the circuit output roughly follows the equation (Ts = 5RC) : Ts : Set-up time

R : The output of the EF9369 may be considered as a static resistor (see table 5.3)


C : Input capacitance of the video amplifier

So if the set-up time Ts has to be improved, the solution is to get a video amplier input capacitance as low as possible.

Example : R = 400 Ω - C = 20 pF

Ts = 5 x 400 x 20 = 40 ns

#### Figure 5.4: Video Amplifier Layout.



#### COLOR COMPOSITION

When the sun light is split through a prism, one can see three main colored zones :

- \_ blue,
- \_ green,
- \_ red.

These colors are called "primary colors", because by mixing them in various proportions, it is possible to get all the colors that the human eye can see. So far with a common CRT controller it is possible to get only eight basic colors because each "primary color" can get only the value 0 or 1.

no color = black red + green = yellow blue + red = magenta green + blue = cyan



With the EF9369 each "primary color" can get sixteen different values which give the possibility of choosing a tint amongst 4096.

#### A FEW EXAMPLES

The sixteen values will go from 0 to F for each "primary color" in the CLUT.

- Dark and light :

Cyan is the addition of green and blue. For a dark cyan each value of green and blue must be low.

Ex: green = 3, blue = 3, red = 0

For a light cyan the blue and green values must be high.

Ex: green = D, blue = D, red = 0

- Purple :

Ex: green = 6, blue = 9, red = 8

- Pink : high value of red and equal value of green and blue.

Ex: green = 3, blue = 3, red = D

- Orange :

Ex: green = 3, blue = 0, red = D

- Brown :

Ex: green = 3, blue = 1, red = F

All these examples are only indications. If other colors are needed, each value of each "primary color" must be changed in order to get the right one.

4096 possibilities are available !





# EF9345 SEMI-GRAPHIC DISPLAY PROCESSOR GENERAL APPLICATION PRINCIPLES

#### AUGUSTIN GIADIN

#### ABSTRACT

Associated with a standard memory package, the EF9345 allows full implementation of a low-cost terminal display unit.

The aim of this Application Note is to aid the user in using the EF9345. Design considerations and programming of the circuit in the various operating modes will be discussed.

#### CONTENTS

#### MICROPROCESSOR INTERFACE

GENERAL PRINCIPLES INTERFACE WITH A NON-MULTIPLEXED BUS MICROPROCESSOR

#### MEMORY INTERFACE

INTERFACE WITH 2K \* 8 MEMORY INTERFACE WITH 8K \* 8 PSEUDO-STATIC RAM INTERFACE WITH 16K \* 4 RAM

#### PROGRAMMING THE EF9345 - GENERAL PRINCIPLES

DIRECT ACCESS REGISTERS COMMAND EXECUTION INDIRECT ACCESS REGISTER

#### PROGRAMMING THE EF9345 IN 40 CHAR/ROW MODE

BICHROME CHARACTER CODE QUADRICHROME CHARACTER CODE DOR REGISTER ACCESS TO UDS SLICES IN MEMORY SCREEN MAPPING WITH UDS CHARACTERS

#### **USER DEFINED CHARACTER SET (UDS)**

BICHROME UDS CHARACTERS QUADRICHROME UDS CHARACTERS DOR REGISTER ACCESS TO UDS SLICES IN MEMORY SCREEN MAPPING WITH UDS CHARACTERS

#### **PROGRAMMING EXAMPLE IN 40 CHAR/ROW**

#### PROGRAMMING THE EF9345 IN 80 CHAR/ROW MODE PAGE MEMORY ACCESS TO CHARACTER CODE

#### **PROGRAMMIN EXAMPLE EN 80 CHAR/ROW**

#### MICROPROCESSOR INTERFACE

#### GENERAL PRINCIPLES

The EF9345 interfaces to a microprocessor by :

- an 8-bit address/data multiplexed bus AD(0.7)
- four control signals : AS (Address Strobe), DS (Data Strobe), R/W (Read/Write) and CS (Chip Select).

Each microprocessor access is made as follows :

- First the AS signal falling edge latches the DS, CS and AD(0:7) input. The EF9345 is selected only when CS is strobed low and AD(7:4) most significant bits of the address lines are strobed with the binary value 0010. The latched level of DS signal selects either the Intel mode (DS high) or the 6801 mode (DS low).
- During the second part of the access cycle, the AD(0:7) lines become the data bus. In the 6801 mode, data exchange is made while DS is high and the R/W signal specifies the data transfer direction (a write operation into the circuit is performed when R/W is low). In the Intel mode, DS is generally used as a RD (Read) signal and R/W as a WR (Write) signal.

So connecting the EF9345 to a multiplexed bus microprocessor is quite simple. Figures 1 and 2 show the interface with an EF6801 and an Intel type microprocessor (8085, 8051...).

**Note :** As the EF9345 is selected when the latched address binary value is 0010XXXX (or 2X in hexadecimal), the circuit takes 16 consecutive address locations in the microprocessor addressing space. These addresses correspond to 8 internal registers of the circuit, with each register selected by the three LSB of the address value (see programming description).

# INTERFACE WITH A NON-MULTIPLEXED BUS MICROPROCESSOR

When the EF9345 is used with a non-multiplexed bus microprocessor such as EF6800, EF6809, Z80..., the microprocessor address and data lines must be generally multiplexed to pins AD(0:7). The address strobe and multiplexer command signals must also generated. Figure 3 shows an example of interfacing the EF9345 to an EF6800/6809 microprocessor, where address and data multiplexing is made with three-state buffers. The AS signal and the buffer enable signals are generated from the E signal with a few TTL-LS circuits. Figure 4 shows the associated timing diagram.

By using the principle described below, it is possible to realize the EF9345 interface with a non-multiplexed bus microprocessor without multiplexing the address and data lines. This principle allows reducing the number of TTL parts for the hardware interface implementation, but requires a few additional instructions when programming the circuit.

Figure 5 illustrates the principle for an EF6800/6809 application. The AD(0:7) pins are directly <u>connected</u> to the microprocessor data bus and the CS input is grounded. An <u>address decoder</u> provides two chipselect signal CS0 and CS1. Any microprocessor write operation to the address which generates CS0 low will result in an AS pulse while E is high and the data present on AD(0:7) are latched into the EF9345 as an "address". During an access to the address generated while E is high and AD(0:7) act as a normal data bus, provided that the circuit has been previously selected.

So any micoprocessor access to the EF9345 is made in two steps :

- first the microprocessor must write at address CS0 a data whose binary value is 0010XXXX to select the circuit and to specify by XXXX what re-gister is to be accessed,
- a normal data exchange (read or write operation) can then be made at address CS1 between the microprocessor and the EF9345 register selected during the first cycle.

Flowchart given in figure 6 shows how the microprocessor can read the status register RO.

This principle can be applied to any microprocessor type. Figure 7 shows an implementation example for interfacing with a Z80, where the AS pulse is generated during an I/O write operation at address A7 = 1, A6 = A5 = 0. Access to an EF9345 register is made by an I/O read or write at address A7 = 1, A6 = 1 and A5 = 0. As DS (CS1) is high when AS occurs, the EF9345 is here in the Intel mode.



#### Figure 1 : Interface with EF6801.








Figure 2 : Interface with a Multiplexed Bus Intel Type Microprocessor.












SGS-THOMSON


MICROELECTRONICS

57/


1

Figure 4 : Timing Diagram Associated with Figure 3.
















267

#### MEMORY INTERFACE

The EF9345 can be used with a wide variety of standard memories and manages up to 16 kbytes of private memory.

The memory interfaces is made by :

an 8-bit address/data multiplexed bus ADM(0:7)

a 6-bit high order address bus AM(8:13)

three control signals : OE (Output Enable), ASM (Address Strobe Memory), WE (Write Enable).

During each memory cycle, the EF934<u>5 outputs</u> to ADM(0:7) low order address byte while ASM is high. The high order address bits are provided on <u>AM(8:13)</u> during the whole memory cycle. When ASM goes low, the ADM(0:7) lines becom<u>e the memory</u> data bus. For a read operation, the OE signal is active low to enable the mem<u>ory</u> output buffers. A write operation is made when WE is low.

#### INTERFACE WITH 2K\*8 STATIC MEMORY

As the address lines are generally not latched by static RAMs, an external 8-bit latch (74LS373) must be used to store the low order address bits ADM(0:7) on the falling edge of ASM signal.

#### INTERFACE WITH 8K\* 8 PSEUDO-STATIC RAM

The EF9345 can be directly connected to an 8K\*8 pseudo-static RAM (NEC  $\mu$ PD 4168, INTEL 2187, INMOS 2630...). The ASM signal is fed to the CE input which latches the address lines. As the EF9345 performs DRAM refresh, the memory internal refresh circuitry is not use.

The schematic diagram of figure 8 gives a design example which allows interfacing the EF9345 to 2K\*8 or 8K\*8 memory. With static memory, the 8 jumpers of S8 are connected to provide the low order address lines from the 8-bit latch 74LS373. With pseudo-static memory, the 74LS373 is useless and the 8 jumpers of S7 are connected. Jumpers S1 to S6 are set in position 2 for 2K\*8 RAMs, and in position 1 for 8K\*8 RAMs.

#### INTERFACE WITH 16K\*8 DRAM (see figure 9)

When using 16K\*4 dynamic RAMs, the address provided by the EF9345 must be <u>multiplexed</u> to obtain the Row and <u>Column</u> address. ASM can be used directly as the RAS (Row Address Strobe) signal, but the CAS signal must be externally <u>generated</u>. Figure 9 shows an example of generating <u>CAS</u> and the multiplexer command signals from ASM. As previously, refresh operation is performed by the EF9345.

#### PROGRAMMING THE EF9345 - GENERAL PRINCIPLES

#### DIRECT ACCESS REGISTERS

As described in the microprocessor interface chapter, the EF9345 is accessed by the microprocessor at 16 consecutive locations from address XX20 to XX2F (hexadecimal), where XX is determined by the user's address decoding. These 16 addresses correspond to 8 internal registers RO to R7 (see figure 10). Each register can be accessed at two addresses : a lower address (bit 3 = 0) and an upper address (bit 3 = 1). For example, if the EF9345 is mapped in the microprocessor addressing space from F420 to F42F, register R1 can be read or written at both addresses F421 and F429.

However, a command present in register RO is executed only after an access to a register at an upper address. This scheme allows re-executing a same command by loading only one argument into an upper address register.

#### COMMAND EXECUTION

RO is a write command register and a read status register. A command present in RO is executed with the arguments in the other direct access registers after any access to a register at an upper address (from XX28 to XX2F).

Before any access to a register, the Busy status in the Status register bit 7 must be tested to check a command is not currently executing. However, after power-up a NOP command should be executed without testing the Busy state to set the circuit into a determined state before further operation. A move command with no stop condition can also be aborted by executing a NOP command.


#### INDIRECT ACCESS REGISTER (figure 11)

The EF9345 has 5 indirect access registers which define the various operating modes of the circuit : TGS, MAT, PAT, DOR, ROR. Each of these registers is assigned an index r and is indirectly accessed through register R1. Data is transfered between R1 and an indirect access register with the IND command, which specifies the transfer direction (bit R/W) and the register index r (bits 0 to 2).

Flowchart of figure 12 gives an example of indirect access register loading.











Figure 9 : Interface with 16 x 4 Dram.







#### Figure 10 : Direct Access Registers.


	XX20	R0	COMMAND/STATUTS
	XX21	R1	
	XX22	R2	DATA REGISTERS
Write or read	XX23	R3	
register	XX24	R4	AUXILIARY POINTER
	XX25	R5	
	XX26	R6	
	XX27	R7	MAIN POINTER
	XX28	R0	
	XX29	R2	
Write or read	XX2A	R2	
register and	XX2B	R3	
execute command	XX2C	R4	
	XX2D	R5	
	XX2E	R6	
1	XX2F	R7	

#### Figure 11 : Indirect Access Registers.









#### PROGRAMMING THE EF9345 IN 40 CHAR/ROW MODE

In the char/row mode, a page displayed by the EF9345 is made of 25 or 21 rows, each containing 40 character windows. A window is composed by 8 pixels and 10 lines.

Each window is associated with a character code in a page memory. One of three character code formats can be selected for a page :

- Fixed long codes (24 bits)
- Fixed short codes (16 bits)
- Variable codes (8/24 bits).

In this document, only fixed long code format will be discussed. With this format, each character window on the screen is associated with a 3 byte code, namely the C, B and A bytes. Interpretation of these bytes depends on the character type.

#### **BICHROME CHARACTER CODE**

For a bichrome character, the A byte defines :

- a background color
- a foreground color

- the negative (reverse video) attribute N
- · the flash (blink) attribute F.

The B byte defines :

- a character set
- insert, double height, double width, and conceal attributes.

For bichrome characters, bits B (7:6) must differ from 11.

The C byte selects one of 128 characters in a character set. With the fixed long code format, bit C7 is don't care.

 $\label{eq:example:constraint} Example: to write a "B" with the following attributes:$ 

- background color = blue
- foreground color = yellow
- flashing
- alphanumeric set G<sub>0</sub>.


The hexadecimal values for the character code bytes are :

- C byte = 42
- B byte = 00
- A byte = 3C.



#### Figure 13: 40 Char/Row Fixed Long Codes.

,





#### QUADRICHROME CHARACTER CODE

Quadrichrome characters allow displaying up to 4 different colors in any 8 pixels by the 10 lines window, at the penalty of a halved horizontal resolution. By programming the R attribute in the character code B byte, the vertical resolution can be kept or halved.

For each quadrichrome character window, the A byte defines an ordered 4 color palette from 8 possible colors. Each bit is associated with a color which is selected when the corresponding bit is set. If more than 4 bits are set, higher ranking bits are ignored. When less than 4 bits are set, the color palette is implicitly completed with "white" value.

Example : A = 54 selects the red, yellow, blue and cyan colors.

A = 73 selects the black, red, blue and magenta colors. Bit 6 is set but ignored.

The character code B byte defines :

- a set number Q0 to Q7 by bits B (3:5)
- high or low resolution bit R. Bit R = 0 selects a high resolution quadrichrome and bit k is don't care.

If R = 1, the character is a low resolution quadrichrome and k definies a subset index.

bit i definies the character to be inserted or not.

The character code C byte selects one from 100 characters in a set. This byte can take values from 00 to 03 and from 20 to 7F (hexa).

#### HANDLING LONG CHARACTER CODE

The KRF command allows an easy, X, Y random access or an X sequential access to the page memory. Data registers R1, R2 and R3 are used to transfer respectively the character code C, B and A bytes. The Main Pointer is used to address the page memory and specifies :


- a row number Y = (0; 8 to 31)
- a column position on a row X = (0 to 39)
- the first block number of the page memory Z (0:3).

Notes : 1. R6(6) is used by the Auxiliary Pointer

- 2. Order of bits Z0-Z1 are reversed in R7
- 3. When using pointer incrementation in KRF command (bit 0 = 1 in the command code), only the X part of R7 is incrementated modulo 40 after the command execution. No Y incrementation is made when X overflows from 39 to 00.
- 4. The cursor position one the screen is given by the Main Pointer.

A character code loading flowchart example is given in figure 14.








#### PAGE MEMORY SELECTION

In 40 char/row with the long code format, each character window on the screen is associated with 3 bytes in a page memory. As each displayed page contains up to 1000 windows (25 rows of 40 characters each), a page memory is made of three 1 Kbyte blocks. The first block holds the C bytes, the second one the B bytes and the last one the A bytes.

As the EF9345 can address up to 16 Kbytes of external memory, a page memory address must be selected by the user with the following requirements :

- the three blocks must be consecutive and lie in the same district, i.e. the two MSB Z3-Z2 of the block numbers must be the same
- the first block number must be even (Z0 = 0).

The base address of the page memory to be displayed on the screen, which is the first block number, is given in register ROR(5:7). As Z0 is implicity 0, it is not specified in ROR.



Example : with the displayed page memory starting from block number 4, Z3-Z2-Z1-Z0 = 0100 and ROR7-ROR6-ROR5 = 001.

Notes: 1. Order of bits Z1-Z2 is reversed in ROR.

2. Each page displayed by the EF9345 comprises a service row, which is always displayed on the stop of the screen, and 24 remaining rows. When accessing to the page memory, the service row number is Y = 0 and the remaining row number ranges from 08 to 31. Bits ROR(0:4) constitute the YOR origin register, which specifies the number of the first row displayed after the service row. By programming YOR from 8 to 31, the user can realise roll-up and roll-down operation.

#### **USER DEFINED CHARACTER SET (UDS)**

In 40 char/row mode, the User Defined Character Set (UDS) allows the user to define additional characters whose shapes can be dynamically loaded into the external character generator. The EF9345 can provide up to :

- 100 alphanumeric type UDS character (G'<sub>0</sub> set)
- 200 semi-graphic type UDS characters (G'1x set)
- 800 quadrichrome UDS characters ( $Q_0$  to  $Q_7$  sets).

Alphanumeric and semi-graphic UDS are bichrome characters, with the difference that only alphanumerics can be underlined.

#### **BICHROME UDS CHARACTERS**

The shape of a bichrome character is defined in a 8 pixels by 10 lines dot matrix. Each line of the dot matrix is coded in the external character generator by an 8 bit value, or a slice byte. So a bichrome UDS character is defined by 10 slice bytes.

A slice byte value is obtained in the following way : on a line of the dot matrix, the dots defining the character shape are coded by a "1", the other dots by a "0". This eight bit result is then order reversed to obtain the value to be loaded into the external character generator. Figure 15 shows a slice coding example for a bichrome UDS character.


#### QUADRICHROME UDS CHARACTERS

An 8 pixels by 10 lines window displaying a quadrichrome character on the screen is composed by elementary "dots" whose size is :


- 2 pixels by 1 line for high resolution quadrichrome
- 2 pixels by 2 lines for low resolution quadrichrome.


Each dot can take one of the 4 colors selected by the palette A byte of the character code associated to the window. So a quadrichrome character shape is defined by a 4 \* 10 or 4 \* 5 dot matrix, with each dot coded bit a two-bit value. Each line of the dot matrix is coded by a slice byte in the external character generator. A high resolution quadrichrome requires 10 slice bytes to be defined, and a low resolution quadrichrome 5 slice bytes.





#### Figure 15 : Bichrome UDS Slice Coding Example.





SGS-THOMSON MICROELECTROMICS

16/38

276

The 4 colors selected by the character code A byte are ordered. For example, if the A byte hexadecimal value is 5A, the 4 ordered colors are :

- Red with the binary rank 00
- Yellow with the binary rank 01
- Blue with the binary rank 10
- Cyan with the binary rank 11.

A slice byte is obtained by assigning to each dot the binary rank of its color, with the value for the right dots placed in the most significant position of the slice byte. Figure 16 shows a slice coding example for a quadrichrome character.

#### DOR REGISTER

During the display process, the base address for each UDS character generator is given in DOR register (see figure 17) :

- DOR(0:3) hold the number of the block which contains the alphanumeric UDS slices (G'<sub>0</sub>).
- For semi-graphic UDS, the slice block number is given by DOR(4:6) and bit 4 of the character code B byte. So for UDS G'<sub>10</sub> the slice block number is even (B4 = 0) and the following block contains slices for UDS G'<sub>11</sub> (B4 =1).
- For each quadrichrome UDS (Q0 to Q7), the slice block number is given by DOR7 and bits B(5:3) of the character code, which select also the set.

#### ACCESS TO UDS SLICES IN MEMORY

- A UDS slice address in memory is given by :
- a block number Z(0:3)
- the character code C byte : C(0:6)
- the slice number NT. For bichrome and high resolution quadrichrome, NT ranges from 0 to 9. For low resolution, quadrichrome, NT ranges from 0 to 9. For low resolution quadrichrome, NT ranges from 0 to 4 when K = 0 and from 5 to 9 when k = 1 (k is in bit 2 of character code B byte).

A UDS slice can be written into or read from the EF9345 private memory with the OCT command. This command uses register R1 for slice transfer and the Main or Auxiliary Pointer for slice addressing. As the Main Pointer generally points to the cursor position on the screen and is used for character code access, the Auxiliary Pointer should rather be used for slice access. Figure 18 shows how the Auxiliary Pointer value is obtained from the slice address :

- R4 holds bits C(2:6) of the character code and bit Z2 of the block number
- R5 holds bits C(0:1), the slice number NT and bits Z0-Z1
- · Bit 6 of R6 holds bit Z3 of the block number.

Figure 19 shows a flowchart example for loading 10 slices.

**Note :** As the slice number NT is not in the least significant bits of R5, executing the OCT command with pointer incrementation does not result in slice number incrementation.

#### SCREEN MAPPING WITH UDS CHARACTERS

In 40 char/row mode, the screen is made of 1000 windows. Each window can be assigned a UDS character to obtain a likely bit-mapped screen and to produce complex pictures. Up to 300 screen windows can be mapped with a 320 by 250 resolution and independant two color set in each window by bichrome characters. In the same way, quadrichrome characters allow mapping up to 800 (resp. 1600) windows with a 160 \* 250 (resp. 160 \* 125) resolution and with a selectable four color set for each window.



Figure 17 : UDS Fetch to Display.







Figure 18 : Accessing a Character Slice in Memory Using Oct Command with Auxiliary Pointer.







è





Γ

#### **PROGRAMMING EXAMPLE IN 40 CHAR/ROW**

PAGE	001	EF40	.SA:O					
						007	115-440	
00001						OPT	LLE=110	
00002					* = = = 07/	5 0000		AMPLE IN 40 CHAR/ROW
00003								
00004								TEN IN 6809 ASSEMBLER LANGUAGE.
00005								THE EF9345 INDIRECT REGISTERS
00006								EEN, THE THOMSON LOGO OF FIGURE 15
00007								R OF FIGURE 16 ARE DISPLAYED
00008					* UNI II	HE SCRE	EN.	
00009					*			
00011					+ == = = = = = = = = = = = = = = = = =	5 2FGT	STER ADDRE	22=
					. 2175	is negr	01.211 /10 2111	
00013			F420	A	RO	EQU	\$F420	COMMAND/STATUS REGISTER
00014			F421	A	R1	EQU	RO+1	DATA REGISTERS
00015			F422	Α	R2	EQU	R0+2	
00016			F423	A	R3	EQU	R0+3	
00017			F424	A	R4	EQU	R0+4	AUXILIARY POINTER (Y)
00018			F425	A	R5	EQU	R0+5	AUXILIARY POINTER (X)
00019			F426	Α	R6	EGU	R0+6	MAIN POINTER (Y)
00020			F427	A	R7	EQU	R0+7	MAIN POINTER (X)
00022			F425		XA	EQU	R5	
00023			F424		YA	EQU	R4	
00024			F427		XP	EQU	R7	
00025			F4 26	A	ΥP	EQU	Ró	
00027			4000	A	STACK	EQU	\$4000	
00028			3F80		STACKU	EQU	STACK-128	3
00030A	1000					ORG	<b>\$10</b> 00	
00032			1000	A	MAIN	EQU	*	
00034A	1000	10CE	4000	A		LDS	#S TA CK	STACK INITIALIZATION
00035A	1004	CE	3F80	A		LDU	#S TA CKU	
00037A	1007	04	91	A		LDA	#\$91	LOAD AND EXECUTE A "NOP" COMMAND
00038A			F428	Â		STA	R0+8	WITHOUT TESTING BUSY
NOCOODA	1009	ы	F420	^		314	KUIG	WITHOUT TESTING DUST
0 00 40					*			
00041					* TGS /	REGISTE	R INITIAL	IZATION :
00042					* TGSO	= 0 :	625 L'INES	(50 HZ)
00043					* TGS1	= 0 :	NOT INTER	_A CED
00044					* TGS2	= 0 :	HORIZONTAL	_ RESYNC. DISABLED
00045					* TGS3	= 0 :	VERTICAL	RESYNC. DISABLED
00046					* TGS4	= 0 :	HORIZONTAL	_ SYNC. ON HVS/HS PIN AND
00047					*		VERTICAL	SYNC. ON PC/VS PIN
00048					* TGS5	= 0 :	SERVICE RO	O = Y W C
00049					* TGS()	7:6) =	00 : 40 CH	HAR/ROW MODE, LONG CHAR CODE (3 BYTES)
00050					*			
00052A	1000	BD	1008	А		JSR	BUSY	
00053A			00	A		LDA	#\$00	LOAD VALUE INTO R1
00054A			F421	A		STA	R1	
00055A			81	Â		LDA	#\$81	"IND" COMMAND TO LOAD TGS (r=1)
00056A			F428	Ā		STA	R0+8	LOAD AND EXECUTE COMMAND.



r

PAGE (	002	e <b>f40</b>	.SA:O			
00058 00059 00060 00061 00062				*	MAT3 = 1 : I SIG	TIALIZATION : MARGIN COLOR = BLUE VAL IS HIGH DURING MARGIN PERIOD FIXED COMPLEMENTED CURSOR
00063 00064 00065				*	MAT6 = 1 : CURSOF MAT7 = 0 : NO ZOG	R DISPLAY ENABLED
00067A 00068A 00069A 00070A 00071A	101C 101E 1021	86 87 86	1008 4C F421 82 F428	A A A A	JSR BUSY LDA # <b>\$4</b> C STA R1 LDA # <b>\$</b> 82 STA R0+8	LOAD VALUE INTO R1 "IND" COMMAND TO LOAD MAT (r=2) LOAD AND EXECUTE COMMAND.
0 0073 0 0074 0 0075 0 0076 0 0077 0 0078 0 0079 0 0080 0 0081 0 0082 0 0083				* * * * * *	PAT REGISTER INI PATO = 1 : SERVIO PATO = 1 : UPPER PAT2 = 1 : LOWER PAT3 = 1 : CONCEA PAT(5:4) = 11 : PAT6 = 1 : FLASH PAT7 = 0 : 40 CHA	CE ROW ENABLED BULK ENABLED BULK ENABLED AL ENABLED I SIGNAL IS HIGH DURING THE ACTIVE DISPLAYED AREA.
00085A 00086A 00087A 00088A 00089A	1029 1028 102E	86 B7 86	10DB 7F F421 83 F428	A A A A A	JSR BUSY LDA #\$7F STA R1 LDA #\$83 STA R0+8	LOAD VALUE INTO R1 "IND" COMMAND TO LOAD PAT (r=3)
0 0091 0 0092 0 0093 0 0094 0 009 5 0 009 6				*	DOR(6:4) = 001	TIALIZATION : : ALPHA UDS SLICES IN BLOCK 3 : SEMIGRAPHIC UDS SLICES IN BLOCKS 2 AND 3 RICHROME SLICES FROM BLOCK O
00098A 00099A 00100A 00101A 00102A	1036 1038 1038	86 87 86	10DB 13 F421 84 F <b>428</b>	A A A A	JSR BUSY LDA <b>#\$1</b> 3 STA R1 LDA <b>#\$</b> 84 STA R0+8	LOAD VALUE INTO R1



Γ

PAGE	003	EF40	.s	A:0			
00104					*		
00105					* ROR REGIST		
00106							DRIGIN ROW = 8
00107					* ROR(7:5) =	000 : 1	DISPLAYED PAGE MEMORY STARTS FROM BLOCK O
00108					*		
00110A			10 <b>D</b> B	A	JSR	BUSY	
001114			08	A	LDA	<b>#\$</b> 08	LOAD VALUE INTO R1
00112A			F421	A	STA	R1	
00113A			87	A	LDA	#\$87	"IND" COMMAND TO LOAD ROR (r=7)
00114A	104A	B7	F428	A	STA	R0+8	LOAD AND EXECUTE COMMAND.
00116					*		
00117							ITH ALPHANUMERIC SPACES
00118						AND BACK	GROUND COLORS = BLACK
001 19 001 20a	10/2	94	20		* LDA	#\$20	
00120A 00121A			20	A		#>>∠0 #\$0000	CHAR CODE BYTES B & A
		-	10E1	A	JSR	#\$0000 MPFILL	CHAR LOVE DITED D & A
00122A	1052	RD	IUET	A	12K	MPTILL	
00124							E 4 CHARACTERS OF THE THOMSON LOGO.
00125					* CHARACTER	CODE C BY	TES ARE : \$00,\$01,\$02,\$03
00127A			03	A	LDA	#\$03	BLOCK NUMBER Z(3:0)
00128A			00	A	LDB	#\$00	INITIAL CHAR CODE C BYTE
00129A			C3	A	STD	,U	SAVE ACC. A & B INTO U STACK
00130A	1058	8E	1167	A	LDX	#CAR1	SLICE BUFFER ADDRESS
00132A	105E	EC	C4	A	ET1 LDD	0,0	GET ARGUMENTS FOR WRSLAL
00133A			04	A	CMPB	#\$04	SLICES LOADED FOR 4 CHAR ?
00134A			07	1068	BEQ	ET2	YES, BRANCH
00135a	1064	BD	1149	A	JSR	WRSLAL	NO, LOAD TEN SLICES
00136A			41	A	INC	1,0	INCREMENT CHAR CODE C BYTE
00137A	1069	20	F3	105E	BR A	ET1	
00139A	106B	33	42		ET2 LEAU	2,0	UPDATE U POINTER
00141							R CODES INTO PAGE MEMORY.
00142					* BACKGROUND	= BLACK,	FOREGROUND = WHITE : A BYTE = \$70
00144A			10 DB	A	JSR	BUSY	
00145A			01	A	LDA	#\$01	LOAD "KRF" COMMAND WITH CURSOR INCREM.
00146A	1072	87	F420	A	STA	RO	NO EXECUTION !
	1075		26	A	LDA	#38	INIT MAIN POINTER TO COLUMN 38, ON THE F
001484		<b>D</b> 7	F427	A	STA	R7	ROW AFTER SERVICE ROW
00149A							
	107A	86	08 F426	Â	LDA	#8 R6	



PAGE	004	EF40	<b>.</b> s	A:0				
001534	1076	86	80	A		LDA	#\$80	STORE CHAR CODE B BYTE INTO R2
001544	1081	87	F422	A		STA	R2	
001554	1084	86	70	A		LDA	#\$70	CHAR CODE A BYTE INTO R3
00156A	1086	6 87	F423	A		STA	R3	
00158A			00	A		LDA	#\$00	WRITE THE UPPER LEFT CHAR
00159A	1088	B7	F429	A		STA	R1+8	
00160A			100B	A		JSR	BUSY	
00161A						I NC A		WRITE THE UPPER RIGHT CHAR
00162A			F429	A		STA	R1+8	
00163A	1095	80	10 <b>0</b> 8	A		JSR	BUSY	
001654	1098	86	26	A		LDA	#38	INIT MAIN POINTER FOR THE 2 LOWER CHAR
00166A			F427	A		STA	R7	
00167A			09	A		LDA	#9	
00168A			F426	A		STA	R6	Y=9
001704	10A2	86	02	A		LDA	#\$02	WRITE THE 2 LOWER CHAR
00171A			F4 29	A		STA	R1+8	
00172A			1008	A		JSR	BUSY	
00173A						INCA		
00174A			F4 29	A		STA	R1+8	
00176					* LOAD	THE 10	SLICES F	OR THE QUADRICHROME CHARACTER
00178A	10AE	86	03	A		LDA	# <b>\$</b> 03	BLOCK NUMBER Z(3:0)
00179A	1080	C6	48	A		LDB	#\$4B	CHAR CODE C BYTE
00180A	1082	8E	118F	A		LDX	#QUADRI	SLICE BUFFER ADDRESS
00181A	1085	80	1149	A		JSR	WRSLAL	
00183					* WRIT	E THE Q	UADRICHRO	ME CHAR CODE INTO PAGE MEMORY
00184					* PALE	TTE = R	ED-BLUE-C	YAN-WHITE : A BYTE = \$D2
00185						RICHROM		HIGH RESOLUTION (R=0) : B BYTE = \$D8
					• • •			
00188A			1008	A		JSR	BUSY	
00189A			14	A		LDA	#20	INIT MAIN POINTER : X=20
00190A		-	F427	A		STA	R7 #20	×-20
00191A	-	-	14	A		LDA	#20	Y=20
00192A	1002	87	F <b>4 26</b>	A		STA	R6	
00194A		-	01	A		LDA	#\$01	
00195A			F420	A		STA	RO	LOAD "KRF" COMMAND
00196A			48	A		LDA	#\$4B	LOAD CHAR CODE C BYTE INTO R1
00197A			F421	A		STA	R1	
00198A			D8	A		LDA	#\$D8	CHAR CODE B BYTE INTO R2
00199A			F422	A		STA	R2	
00200A			D2	A		LDA	#\$D2	CHAR CODE A BYTE INTO R3 AND
00201A	1006	87	F428	A		STA	R3+8	EXECUTE TRANSFER COMMAND
00203A	1009	20	FE	1009	HERE	BR A	HERE	

ay.

PAGE	005	EF40	.s/	A:0				
00205 00206 00207					* * BUSY *	: TE	ST BUSY STA	TE IN STATUS REGISTER BIT 7.
00209 00210A 00211A 00212A	100E	28	1008 F420 F8	A A 10db	BUSY	EQU TST BMI RTS	* RO BUSY	LOOP IF BIT 7 = 1
00214 00215 00216 00217 00218 00219 00220					* MPFI1 * * * *		WITH THE SA ENTRY : THE THE	BLOCK PAGE MEMORY STARTING FROM BLOCK O ME LONG CHARACTER CODE TRST BLOCK IS FILLED WITH ACC. A CONTENTS 2ND BLOCK WITH X REG. (MSB) CONTENTS 3RD BLOCK WITH X REG. (LSB) CONTENTS.
00222			10E1	A	MPFILL	EQU	*	
00224A 00225A 00226A	10E4	87	10db F421 F422	A A A		JSR STA STX	BUSY R1 R2	TEST BUSY STATUS STORE CHAR CODE INTO R1,R2,R3
00228A 00229A 00230A	10EB	B7	F426 F427	A A		CLRA Sta Sta	R6 R7	INIT MAIN POINTER TO THE BEGINNING OF THE SERVICE ROW : $R6 = R7 = 0$ .
00232A 00233A		- ·	05 F428	A A		LDA Sta	# <b>\$</b> 05 R0+8	LOAD AND EXECUTE "CLF" COMMAND
00235A 00236A 00237A	10F9	30	07D0 1F FC	A A 10F9	FILL30	LDX LEAX BNE	#2000 -1,X FILL30	WAIT ABOUT 15 MILLISECONDS
00239A 00240A			91 F428	A		LDA Sta	#\$91 R0+8	EXECUTE A "NOP" COMMAND TO ABORT "CLF"
00242A						RTS		



(0:6)
TOR AGE
A



P

PAGE 007 EF40	.SA:O		
00289A 112D A6 00290A 112F 84 00291A 1131 27	62 A 08 A 08 113E	LDA 2,S ANDA <b>#\$</b> 08 BEQ AXPNT5	RESTORE Z3-Z0 ARGUMENT TEST Z3
00292A 1133 B6 00293A 1136 8A 00294A 1138 B7	F426 A 40 A F426 A	LDA YP ORA #\$40 STA YP	Z3=1 : YP(6)=1.
00296A 113B 32 00297A 113D 39	64 A	LEAS 4,S RTS	UPDATE STACK POINTER
00299A 113E B6 00300A 1141 84 00301A 1143 B7	F426 A AXPNT5 BF A F426 A	LDA YP ANDA #\$BF STA YP	Z3=0 : YP(6)=0.
00303A 1146 32 00304A 1148 39 00305 00306 00307 00308 00309 00310 00311 00312 00313	* ENTR * * * * * * * *	BASE ADDRESS ACC_B = 0-C6 Byte C of Ch	O-O-Z3-Z2-Z1-ZO, WHERE Z(3:O) IS FOR UDS SLICES. -C5-C4-C3-C2-C1-CO, WHERE C(0:6) IS AR CODE THE SLICE BUFFER.
00314 00315 00316	* * *	AUXILIARY PO "BYTE LOAD"	INTER IS USED : BIT 2 = p OF COMMAND =1
00318A 1149 BD	1103 A WRSLAL	JSR AXPNT	SET AUXILIARY POINTER.
00320A 114C 86 00321A 114E 87 00322A 1151 C6	34 A F420 A OA A	LDA #\$334 STA RO LDB #10	"BYTE WRITE COMMAND " STORE COMMAND WITHOUT EXEC. INIT LOOP COUNTER FOR 10 SLICES.
00324A 1153 A6 00325A 1155 B7 00326A 1158 BD	80 A WRSLA1 F429 A 10db A	LDA 0,X+ STA R1+8 JSR BUSY	STORE A SLICE AND EXECUTE TRANSFER INTO MEMORY
00328A 115B 86 00329A 115D BB 00330A 1160 B7	04 A F425 A F425 A	LDA <b>#\$04</b> Adda R5 Sta R5	INC. SLICE CNTER = R5(5:2)
00332A 1163 5A 00333A 1164 26	ED 1153	DECB BNE WRSLA1	DEC. LOOP COUNTER
00335A 1166 39		RTS	



\*

PAGE 008	EF40 .SA:0				
00337			*		
00338			* SLICE	VALUES	FOR UDS CHARACTERS OF FIGURE 15
00339			*		
00340A 116	7 20	A	CAR1	FCB	\$20,\$38,\$3C,\$3E,\$3F,\$3F,\$1F,\$1F,\$0F,\$0F
00341A 117	1 04	A	CARZ	FCB	\$04,\$1C,\$3C,\$7C,\$FC,\$FC,\$F8,\$F8,\$F0,\$F0
00342A 117	3 07	A	CAR3	FCB	\$07,\$C7,\$E3,\$F3,\$F9,\$FC,\$FC,\$F8,\$E0,\$80
00343A 118	5 EO	Α	CAR4	FCB	\$E0, \$E3, \$C7, \$CF, \$9F, \$3F, \$3F, \$1F, \$07, \$01
00344			*		
00345			* SLICE	VALUES	FOR QUADRICHROME CHARACTER (FIGURE 16)
00346			*		
00347A 118	F 90	A	QUADRI	FCB	\$9C,\$5A,\$A3,\$6A,\$A9,\$BE,\$92,\$EB,\$29,\$B6
00349				END	
TOTAL ERRO	s 00000000	0			
TOTAL WARN	INGS 0000000	000	)		

#### PROGRAMMING THE EF9345 IN 80 CHAR/ROW MODE

CHARACTER CODE (figures 20 and 21)

In 80 char/row mode, the screen is made of 25 or 21 rows of 80 characters.

Each character is displayed in a 6 pixels by 10 lines window, which is associated with a character code in a page memory.

For a page, one of two character code formats must be selected :

- Long codes (12 bits), which consist of a C byte and an attribute A nibble.
- Short codes (8 bits), which consist of only a C byte (see figure 20).

With short codes, the C byte selects one of the 128 internal alphanumeric characters ( $G_0$  set), and characters are displayed without attributes.

Long code format provides an additional 1024 mosaic character set and four attributes : D (color select), N (negative), U (underline) and F (flash). For each character, the foreground/background colors and the insert attribute are selected by bits D and N from the values programmed in DOR and MAT registers.

#### PAGE MEMORY

With long character code format, a page memory consists of three 1 Kbyte blocks. The same rules as in 40 char/row mode apply to page memory selection. The first (resp. second) block holds the C bytes of the characters in even (resp. odd) position on the rows. Every two consecutive characters have their A nibble concatened to make a byte stored in the third block.

Short character codes are similarly packed in two consecutive blocks which hold only C bytes.

#### ACCESS TO CHARACTER CODE


KRL command performs long character code transfer between registers R1-R3 and the memory. R1 is used for C byte transfer and R3 for A nibble transfer. When loading a character code, the A nibble must be repeated in R3.

KRC command is similarly used for short character code access between R1 and the memory.


Both KRL and KRC commands use the Main Pointer (R6, R7) for memory addressing. With a page memory starting from block number Z(0:3), R6 holds the Y row number and Z3-Z2. As the character position on a row is given by X(0:5) and Z0, it must be transcoded to obtain the R7 value with Z0-Z1 in the most significant bits (see figure 22).



## Figure 20: 80 Char/Row Character Code.












Figure 22 : Transcoding an Horizontal Screen Location into a R7 Pointer.



## PROGRAMMING THE EF9345 IN 80 CHAR/ROW MODE

PAGE	001	EF80	.SA:0				
00001					OPT	LLE=110	
00003				*			
00004				* EF9	345 PRO	GRAMMING E	XAMPLE IN 80 CHAR/ROW
00005				* THI	S PROGR	AM IS WRIT	TEN IN 6809 ASSEMBLER LANGUAGE.
00006				* AFT	ER INDI	RECT REGIS	TERS INITIALIZATION, TWO
00007				* CHA	RACTER	STRINGS AF	RE DISPLAYED AND A ROLL-UP
00008						IS MADE.	
00009				*			
00011				* EF9	345 REG	ISTER ADDR	ESS
00013			F420	A RO	EQU	\$F420	COMMAND/STATUS REGISTER
						3F420 R0+1	
00014			F421	A R1	EQU		DATA REGISTERS
00015			F422	A R2	EQU	R0+2	
00016			F423	A R3	EQU	R0+3	
00017			F424	AR4	EQU	R0+4	AUXILIARY POINTER (Y)
00018			F425	A R5	EQU	R0+5	AUXILIARY POINTER (X)
00019			F426	A R6	EQU	R0+6	MAIN POINTER (Y)
00020			F <b>427</b>	AR7	EQU	R0+7	MAIN POINTER (X)
00022			F425	A XA	EQU	R5	
00023			F424	A YA	EQU	R4	
00024			F427	A XP	EQU	R7	
00025			F426	AYP	EQU	R6	
00027			4000	A STACK		\$4000	_
00028			3F80	A STACK	U EQU	STACK-12	28
00030A	1000	)			ORG	<b>\$</b> 1000	
00032			1000	A MAIN	EQU	*	
00034A	1000	10CF	4000	A	LDS	#STACK	STACK INITIALIZATION
00035A			3F80	Â	LDU	#STACKU	STACK INTERCIZATION
00037A			91	A	LDA	#\$91	LOAD AND EXECUTE A "NOP" COMMAND
00038A	1009	B7	F428	A	STA	R0+8	WITHOUT TESTING BUSY
00040				*			
00041				* TGS	REGIST	ER INITIAL	IZATION :
00042						625 LINES	
00043						NOT INTER	
00044							L RESYNC. DISABLED
00045							RESYNC. DISABLED
00046							L SYNC. ON HVS/HS PIN AND
00047				* 103			SYNC. ON PC/VS PIN
00048				* TCC	5 = 0 •	SERVICE R	
00049							HAR/ROW MODE, LONG CHAR CODE (12 BITS)
00049				* 165	(1:0) =		HAR RUW HUDE, LUNG LHAR LUDE (12 BIIS)
00052A	1000		1002		100	DURY	$\mathbf{X}_{i} = \{\mathbf{y}_{i}, \mathbf{y}_{i}\}$
00052A			1002 CO	A	JSR	BUSY #\$C0	LOAD VALUE THTO DI
	•			A	LDA		LOAD VALUE INTO R1
000544			F421	A	STA	R1	
00055A			81	A	LDA	#\$81	"IND" COMMAND TO LOAD TGS (r=1)
00056A	1016	87	F428	A	STA	R0+8	LOAD AND EXECUTE COMMAND.
L							



PAGE 002 EF80	.SA:O	
00058 00059 00060 00061 00062 00063 00064 00065	*	MAT REGISTER INITIALIZATION : MAT(2:0) = 100 : MARGIN COLOR = BLUE MAT3 = 1 : I SIGNAL IS HIGH DURING MARGIN PERIOD MAT(5:4) = 00 : FIXED COMPLEMENTED CURSOR MAT6 = 1 : CURSOR DISPLAY ENABLED MAT7 - 0 : NO ZOOM MODE
00067A 1019 BD 00068A 101C 86 00069A 101E B7 00070A 1021 86 00071A 1023 B7	10D2 A 4C A F421 A 82 A F428 A	JSR BUSY LDA #\$4C LOAD VALUE INTO R1 STA R1 LDA #\$82 "IND" COMMAND TO LOAD MAT (r=2) STA R0+8 LOAD AND EXECUTE COMMAND.
0 0073 0 0074 0 0075 0 0076 0 0077 0 0078 0 0079 0 0080 0 0081 0 0082 0 0083	***************************************	PAT REGISTER INITIALIZATION : PATO = 1 : SERVICE ROW ENABLED PAT1 = 1 : UPPER BULK ENABLED PAT2 = 1 : LOWER BULK ENABLED PAT3 = 1 : CONCEAL ENABLED PAT(5:4) = 11 : I SIGNAL IS HIGH DURING THE ACTIVE DISPLAYED AREA. PAT6 = 1 : FLASHING ENABLED PAT7 = 0 : 80 CHAR/ROW MODE, LONG CODE
00085A 1026 BD 00086A 1029 86 00087A 1028 B7 00088A 102E 86 00089A 1030 B7 00091 00092 00093		JSR BUSY LDA #\$7F LOAD VALUE INTO R1 STA R1 LDA #\$83 "IND" COMMAND TO LOAD PAT (r=3) STA R0+8 LOAD AND EXECUTE COMMAND. DOR REGISTER INITIALIZATION : DOR (3:0) = 1111 : COLOR CO = WHITE
00094 00095 00096 00098A 1033 BD	* * 1002 A	DOR(7:4) = 1000 : COLOR C1 = BLACK INSERT ATTRIBUTE i IS SET FOR ANY CHARACTER. JSR BUSY
00099A 1036 86 00100A 1038 87 00101A 1038 86 00102A 1030 87	8F A F421 A 84 A F428 A	LDA #\$8F LOAD VALUE INTO R1 STA R1 LDA #\$84 "IND" COMMAND TO LOAD DOR (r=4) STA R0+8 LOAD AND EXECUTE COMMAND.



PAGE	003	EF80	.s.	A:0			
00104				*			
00105				* ROR	REGISTE	ER INITIAL	LIZATION :
00106				* ROR	(4:0) =		DRIGIN ROW = 8
00107				* ROR	(7:5) =	001 : 1	DISPLAYED PAGE MEMORY STARTS FROM BLOCK O
00108				*			
001 10A			1002		JSR	BUSY	
00111A			28	A	LDA	#\$28	LOAD VALUE INTO R1
00112A			F421		STA	R1	HTANK COMMAND TO LOAD DOD (7)
00113A			87	A	LDA	#\$87	"IND" COMMAND TO LOAD ROR (r=7)
00114A	1044	87	F <b>428</b>	A	STA	R0+8	LOAD AND EXECUTE COMMAND.
001 16				*			
00117				* CLE	AR PAGE	MEMORY W	ITH ALPHANUMERIC SPACES
00118				* BAC	KGROUND	COLOR = 0	CM (MARGIN COLOR)
00119				*			
00120A	104D	86	20	A	LDA	#\$20	C BYTE FOR EVEN POSITION CHAR.
00121A	104F	8E	2000	A	LDX	# <b>\$</b> 2000	C BYTE FOR ODD POSITION AND A NIBBLES
00122A	1052	C6	04	A	LDB	#4	PAGE MEMORY FIRST BLOCK NUMBER
00123A	1054	BD	1008	A	JSR	MPFILL	
00125				+ UDT	TE "400		H FLASH AND NEGATIVE ATTRIBUTES
00126						BITS (D_N)	
00127							= CO DEFINED IN DOR
00128							= CM (MARGIN COLOR)
00130A			1002	••	JSR	BUSY	
00131A			51	A	LDA	#\$51	LOAD "KRL" COMMAND WITH
00132A	1050	87	F420	A	STA	RÖ	CURSOR INCREMENTATION
00134A	105F	86	28	A	LDA	#\$28	INIT MAIN POINTER (CURSOR)
00135A	1061	B7	F426	A	STA	R6	
00136A	1064	86	00	A	LDA	#\$00	
00137A	1066	B7	F427	A	STA	R7	
00139A	1040	84	cc	٨	LDA	#\$C C	LOAD ATTRIBUTE NIBBLE (REPEATED
00137A			F423		STA	R3	INTO R3).
001400	1000	51	. 425	~	JIA	11.5	
00142A			OA	A	LDB	#10	LOOP COUNTER FOR 10 CHARACTERS
00143A	1070	86	41	A	LDA	#"A	FIRST CHAR CODE C BYTE
00145A	1072	87	F429	A LOOP	STA	R1+8	STORE C.C. C BYTE AND EXEC COMMAND
00145A			F467	A LUUP	INCA	N 170	INCREMENT C BYTE
00147A			1002	А	JSR	BUSY	INCRUMENT COTTE
00148A			1002	~	DECB	0031	DEC LOOP COUNTER
00149A			F6	1072	BNE	LOOP	VEC EVA GUAREN
					0.12		



PAGE 004	FF80	5	A:0			
	2100					TU 1815- N THTN
00151 00152						TH UNDERLINING CKGROUND COLOR = CM
00153			*	N7 - (0)		REGROUND COLOR = CO
004654 40	70 94	24		1.54	##7.	
00155A 10 00156A 10		2A F426	A	LDA Sta	#\$2A R6	INIT CURSOR
00157A 10		00	Â	LDA	#\$00	
00158A 10		F427	Â	STA	R7	
00160A 10		22	A	LDA	# <b>\$2</b> 2	ATTRIBUTE NIBBLE INTO R3
00161A 10	88 87	F423	A	STA	R3	
00163A 10	58 C6	OA	A	LDB	#10	
00164A 10		<b>4</b> B	Ä	LDA	#'K	
					- 4 - 4	
00166A 108		F429	A LOOP1	STA INCA	R1+8	
00168A 10		1002	A	JSR	BUSY	
00169A 10		1002	~	DECB	0031	
00170A 10		F6	108F	BNE	LOOP1	
00172			* ROL	L-UP OPE	RATION	EXAMPLE
00174A 109	99 BD	10 <b>D</b> 2	A	JSR	BUSY	
00176A 109	A8 70	8F	A	LDA	#\$8F	EXECUTE "IND" COMMAND TO READ ROR REGISTE
00177A 109		F428	Â	STA	R0+8	
00179A 10/		10D2	A	JSR	BUSY	COMMAND EXECUTED?
00180A 10/	A4 B6	F421	A	LDA	R1	READ RESULT FROM R1
00182A 10/	7 6	87	A	LDB	#\$87	STORE "IND" COMMAND FOR LOADING ROR
00183A 10/		F420	A	STB	RO	
00185		10AC	A LOOP3	EQU	*	
001874 104	AC 87	F429	A	STA	R1+8	STORE VALUE TO BE LOADED INTO ROR
00188A 10/		1002	A	JSR	BUSY	
00189A 10E	32 BD	10c6	A	JSR	WAIT	TEMPO
00190A 10E				INCA		
00191A 106		02	A	PSHS	A	
00192A 10E		1F	A	ANDA	#\$1 F	YOR = ROR(4:0) = 31?
00193A 10E		1F	A	CMPA	#31	
00194A 10E		02	A	PULS	A	
00195A 10E	BE 26	EC	10AC	BNE	L00P3	
00197A 100	0 84	E0	A	ANDA	#\$E0	IF YOR=31, SET YOR≕8
00198A 100		08	A	AD DA	#8	•
00199A 100	4 20	E6	10AC	<b>BR A</b>	L00P3	
00/201		10c6		5011		
00202A 100	6 34	1000	A WAIT A	EQU PSHS	* X	
00202A 100		FFFF	A WAIT1	LDX	× #SFFFF	
00204A 100		1F	A WAIT2		-1,X	
00205A 100		FC	1008	BNE	WAIT2	
00206A 100		10	A	PULS	X	
00207A 100			~	RTS		

SGS-THOMSON MICROELECTRONICS

1

PAGE 0	05	EF80	-S/	A:0				
00209 00210 00211					* * BUSY *	: TEST	BUSY IN	STATUS REGISTER RO(7)
00213 00214A 00215A 00216A	1005	2B	10d2 F420 F8	A A 10d2	BUSY	EQU TST BMI RTS	* RO BUSY	LOOP IF BIT 7 = 1
00218 00219 00220 00221 00222 00222 00223 00224					* * MPFII * * *	MI.	TH THE SA Try : The The	BLOCK PAGE MEMORY STARTING FROM BLOCK O ME LONG CHARACTER CODE E 1RST BLOCK IS FILLED WITH ACC. A CONTENTS E 2ND BLOCK WITH X REG. (MSB) CONTENTS E 3RD BLOCK WITH X REG. (LSB) CONTENTS.
00226			1008	A	MPFILL	EQU	*	
00228A 00229A 00230A	1008	B7	10D2 F421 F422	A A A		JSR STA STX	BUSY R1 R2	TEST BUSY STATUS STORE CHAR CODE INTO R1,R2,R3
00232A 00233A 00234A	10E2	87	F426 F427	A A		CLRA STA STA	R6 R7	INIT MAIN POINTER TO THE BEGINNING OF THE SERVICE ROW : $R6 = R7 = 0$ .
00236A 00237A			05 F428	A A		LDA Sta	#\$05 R0+8	LOAD AND EXECUTE "CLF" COMMAND
0 0239A 0 0240A 0 0241A	10F0	30	0700 1f fc	A A 10f0	FILL30	LDX LEAX BNE	#2000 -1,X FILL30	WAIT ABOUT 15 MILLISECONDS
00243A 00244 <b>A</b>			91 F428	A A		LDA Sta	#\$91 R0+8	EXECUTE A "NOP" COMMAND TO ABORT "CLF"
00246 <b>A</b>	10F9	39				RTS		
00248 Total e Total w					נ	END		



i çî

## COMMAND TABLE

Туре	Memo		Co	de		P	ara	mete	ər		Sta	tus				Arg	jume	nts		Execution Til	me (1)
, , , , ,	mento	7	6	5	4	3	2	1	0	AI	LXm	LX,	R 17	R	1 R	2 R 3	R 4	R 5	R6 R7	Write	Read
Indirect	IND	1	0	0	0	R/W	-	r		0	0	0	0	D	-	-	-	-	MP	2	3.5
40 Characters - 24 Bits	KRF	0	0	0	0	RVW	0	0	1	X	Х	0	0	С	В	Α	-	-	MP	4	7.5
40 Characters - 16 Bits	KRG	0	0	0	0	R/₩	0	1	1	X	Х	0	0	A۰	B.	W	-	-	MP	5.5	7.5
80 Characters - 8 Bits	KRC	0	1	0	0	R/₩	0	0	1	X	Х	0	0	С	-	-	-	-	MP	9	9.5
80 Characters - 12 Bits	KRL	0	1	0	1	R/W	0	0	1	X	Х	0	0	С	-	Α	-	-	MP	12.5	11.5
40 Characters Variable	KRV	- 0	0	1	0	R∕₩	0	0	1	X	Х	X	Х	С	В	Α	-	XF	MP	(2) 3 + 3 + j	3.5 + 6 <b>*</b> j
Expansion	EXP	0	1	1	0	0	0	0	0	X	0	X	0	С	В	Α	PW	XF	MP	(3) < 247	-
Compression	CMP	0	1	1	1	0	0	0	0	X	0	X	0	С	В	A	PW	XF	MP	(3) < 402	-
Expanded Characters	KRE	0	0	0	1	R/W	0	0	1	X	Х	0	0	С	В	Α	PW	-	MP	4	7.5
Byte	OCT	0	0	1	1	R/W	р	0	1	X	X	X	0	D	-	-	AF	2	MP	4	4.5
Move Buffer	MVB	1	1	0	1	s	5	ā	a	0	0	0	0	W	-	-	AF	2	MP	(2) 2 + 4.n	-
Move Double Buffer	MVD	1	1	1	0	S	5	ā	a	0	0	0	0	W	-	-	AF	>	MP	(2) 2 + 8.n	-
Move Triple Buffer	MVT	1	1	1	1	S	5	ā	а	0	0	0	0	W	-	-	AF	2	MP	(2) 2 + 12.n	_
Clear Page (4) - 24 Bits	CLF	0	0	0	0	0	1	0	1	X	X	0	0	С	В	Α	-	-	MP	< 4700 (1 K code)	- ]
Clear Page (4) - 16 Bits	CLG	0	0	0	0	0	1	1	1	X	X	0	0	Α.	B.	W	-	-	MP	< 5800 (1 K code)	-
Vertical Sync Mask Set	VSM	1	0	0	1	1	0	0	1	0	0	0	0	-	-	-	-	-		1	-
Vertical Sync Mask Reset	VRM	1	0	0	1	0	1	0	1	-	-	-	-	-	-	-	-	-		1	-
Ir crement Y	INY	1	0	1	1	0	0	0	0	0	0	0	0	-	-	-	-	-	Y -	TBD	-
No Operation	NOP	1	0	0	1	0	0	0	1	-	· _	-	-	-	-	-	-	-		1	-

p : Pointer Select 1 : Auxiliary Pointer

0 : Main Pointer.

01: Stop at End of Buffer

01 : Source = MP ; Destination = AP

10: Source = AP ; Destination = mP

s.s : Source Destination

10 : No Stop

r : Indirect Register Number

a,a : Stop Condition

: Not Affected

-

w

х

XF

1

D

MP

AP

- : Used as Working Register
- PW (ZW, YW) : Working Buffer
  - : Set or Reset
  - : X File
  - : Pointer Incrementation
  - : Data
  - : Main Pointer
  - : Auxiliary Pointer,


- (1) Unit : 12 clock periods (= 1 µs) without possible suspension.
- (2) n : total number of words ≤ 40 ; j = 1 for long codes, j = 0 for short codes.
- (3) Worst case (20 long codes + 20 short codes).
- (4) These commands repeat KRF or KRG with Y incrementation when X overflows. When the last position is reached in a row, Y is incremented and the process starts again on the next row. These commands stop only with abort.
- APPLICATION NOTE

SGS-THOMSON MICROELECTRONICS

35/38 295

3


......





Ì

## 40 Char/Row Fixed Long Codes



		Type and Set Code:B (4 : 7)		Number of Character Per Set	Set Name	Set Type	Cell Location	
7	6	5	4	<b>C</b> (0:6)	Name	Type		Location
	0	1 1	0 1	128 Standard Mosaïcs 32 Strokes	G <sub>10</sub> G <sub>11</sub>	SEMI–GR.		
	0	0	U	128 Alphanumerics	G0		_	
0	1	0	N D R L	Accentued Lower Case Alpha	G20 G21	ALPHA	B I C H R	ON-CHIP ROM
1	0	1	1 N E	100 Alpha UDS	G'0		O M E	
	0	1	1 0	100 Semi–graphic UDS 100 Semi–graphic UDS	G'10 G'11	SEMI-GR.		EXTERNAL MEMORY
	1	x	х	8 Sets of 100 Quadrichrome Character	Q0 to Q7	QUADRICHRON	ИE	


Nota : Programming bit value

1 = True 0 = False.

> SGS-THOMSON MICROELECTRONICS

# **APPLICATION NOTE**

## 80 Char/Row Character Code



## COLOR SELECTION

D	N	BACKGND COLOR	FOREGND COLOR	i
0	0	См	Co	i0
0	1	C₀	CM	iO
1	0	См	C <sub>1</sub>	i1
1	1	C1	См	i1

 $(C_0, C_1, i0, i1)$  : defined in DOR  $C_M$  : margin color defined in MAT

SGS-THOMSON MICROELECTRONICS

38/38



ſ

NOTES

1

## SALES UFFICES

## AUSTRALIA

## NSW 2027 EDGECLIFF

Suite 211, Edgecliff centre 203-233, New South Head Road Tel. (61-2) 327.39.22 Telex: 071 126911 TCAUS Telefax: (61-2) 327.61.76

### BRAZIL

05413 SÃO PAULO R. Henrique Schaumann 286-CJ33 Tel. (55-11) 883-5455 Telex: (39-11) 37988 "UMBR BR"

### CANADA

BRAMPTON, ONTARIO 341 Main St. North Tel. (416) 455-0505 Telefax: 416-455-2606

## CHINA

BEJING Beijing No. 5 Semiconductor Device Factory 14 Wu Lu Tong Road Da Shang Mau Wai Tel. (861) 2024378 Telex 222722 STM CH

## DENMARK

2730 HERLEV Herlev Torv, 4 Tel. (45-2) 94.85.33 Telex: 35411 Telefax: (45-2) 948694

## FRANCE

**94253 GENTILLY Cedex** 7 - avenue Gallieni - BP. 93 Tel.: (33-1) 47.40.75.75

Telex: 632570 STMHQ Telefax: (33-1) 47.40.79.10

## 67000 STRASBOURG

20, Place des Halles Tel. (33) 88.25.49.90 Telex: 870001F Telefax: (33) 88.22.29.32

### HONG KONG

### WANCHAI

22nd Floor - Hopewell centre 183 Queen's Road East Tel. (852-5) 8615788 Telex: 60955 ESGIES HX Telefax: (852-5) 8656589

## INDIA

## NEW DELHI 110048

Liason Office S114, Greater Kailash Part 2 Tel. (91) 6414537 Telex: 31-62000 SGSS IN

## ITALY

## 20090 ASSAGO (MI)

V.le Milanofiori - Strada 4 - Palazzo A/4/A Tel. (39-2) 8244131 (10 linee) Telex: 330131 - 330141 SGSAGR Telefax: (39-2) 8250449

### 40033 CASALECCHIO DI RENO (BO)

Via R. Fucini, 12 Tel. (39-51) 591914 Telex: 226363 Telefax: (39-51) 591305

## 00161 ROMA

Via A. Torlonia, 15 Tel. (39-6) 8443341/2/3/4/5 Telex: 620653 SGSATE I Telefax: (39-6) 8444474

### JAPAN

**TOKYO 141** Shinagawa-Ku, Nishi Gotanda 8-11-7, Collins Bldg 8 Tel. (81-3) 491-8611 Telefax: (81-3) 491-8735

### KOREA

SEOUL 121 8th floor Shinwon Building 823-14, Yuksam-Dong Kang-Nam-Gu Tel. (82-2) 552-0399 Telex: SGSKOR K29998 Telefax: (82-2) 552-1051

### NETHERLANDS

### 5612 AM EINDHOVEN

Dillenburgstraat 25 Tel.: (31-40) 550015 Telex: 51186 Telefax: (31-40) 528835

## SINGAPORE

#### SINGAPORE 2056

28 Ang Mo Kio - Industrial Park 2 Tel. (65) 4821411 Telex: RS 55201 ESGIES Telefax: (65) 4820240

## SPAIN

BARCELONA Calle Platon, 6 4°/5ª Tel. (34-3) 2022017-2020316 Telefax: (34-3) 2021461

28027 MADRID Calle Albacete, 5 Tel. (34-1) 4051615 Telex: 46033 TCCEE Telefax: (34-1) 4031134

### SWEDEN

S-16421 KISTA Borgarfjordsgatan, 13 - Box 1094 Tel.: (46-8) 7939220 Telex: 12078 THSWS Telefax: (46-8) 7504950

### SWITZERLAND

**1218 GRAND-SACONNEX (GENÈVE)** Chemin François-Lehmann, 18/A Tel. (41-22) 7986462 Telex: 415493 STM CH Telefax: (41-22) 7984869

## TAIWAN

KAOHSIUNG 7FL-2 No 5 Chung Chen 3rd Road Tel. (886-7) 2011702 Telefax: (886-7) 2011703

#### TAIPEI

6th Floor, Pacific Commercial Building 285 Chung Hsiao E. Road - SEC, 4 Tel. (886-2) 7728203 Telex: 10310 ESGIE TW Telefax: (886-2) 7413837

### UNITED KINGDOM

MARLOW, BUCKS Planar House, Parkway Globe Park Tel.: (44-628) 890800 Telex: 847458 Telefax: (44-628) 890391

## SALES UFFICES

## U.S.A.

NORTH & SOUTH AMERICAN MARKETING HEADQUARTERS 1000 East Bell Road Phoenix, AZ 85022 (1)-(602) 867-6100

SALES & REPS COVERAGE BY STATE

### AL

Huntsville - (205) 533-5995 Huntsville (Rep) - (205) 881-9270

AZ Phoenix - (602) 867-6340

#### CA

Fountain Valley (Rep) - (714) 545-3255 Irvine - (714) 250-0455 Los Angeles (Rep) - (213) 879-0770 San Diego (Rep) - (619) 693-1111 San Josè - (408) 452-8585 Santa Clara (Rep) - (408) 727-3406

### со

Boulder (303) 449-9000 Wheat Ridge (Rep) - (303) 422-8957

#### FL

Altamonte Springs (Rep) - (305) 682-4800 Deerfield Beach (Rep) - (305) 426-4601 St. Petersburg (Rep) - (813) 823-6221

### GA

Tucker (Rep) - (404) 938-4358

IL Schaumburg - (312) 517-1890

#### IN

Fort Wayne (Rep) - (219) 436-3023 Greenwood (Rep) - (317) 881-0110 Kokomo - (317) 459-4700

#### IA

Cedar Rapids (Rep) - (319) 362-2526

MD

Glen Burnie (Rep) - (301) 761-6000

#### MA Waltham - (617) 890-6688

MI

Southfield - (313) 358-4250 Southfield (Rep) - (313) 358-4151

### MN

Bloomington (Rep) - (612) 884-6515

### мо

Florissant (Rep) - (314) 839-0033 Kansas City (Rep) - (816) 436-6445

### NC

Charlotte (Rep) - (704) 563-5554 Morrisville (Rep) - (919) 469-9997 Raleigh - (919) 832-7775

#### NJ

Voorhees - (609) 772-6222

#### NY

Binghamton (Rep) - (607) 772-0651 E. Rochester (Rep) - (716) 381-8500 Jericho (Rep) - (516) 935-3200 Pittsford (Rep) - (716) 381-3186 Poughkeepsie - (914) 454-8813 Skaneateles (Rep) - (315) 685-5703

### ОН

Chagrin Falls (Rep) - (216) 247-6655 Dayton (Rep) - (513) 866-6699

## OR

Beaverton (Rep) - (503) 627-0838 Tigard - (503) 620-5517

#### PA

Butler (Rep) - (412) 285-1313 Horsham (Rep) - (215) 441-4300

### TN

Jefferson City (Rep) - (615) 475-9012

**TX** Austin - (512) 339-4191 Carrollton - (214) 466-8844

### UT

Salt Lake City (Rep) - (801) 269-0419

WA Bellevue (Rep) - (206) 451-3500 Seattle - (206) 524-6421

### CANADA

Burnaby (Rep) - (604) 421-9111 Mississauga (Rep) - (416) 673-0011 Nepean (Rep) - (613) 825-0545 Quebec (Rep) - (514) 337-5022 Winnipeg (Rep) - (204) 783-4387

### COLUMBIA

Bogota (Rep) - (011) 57-1-257-8824

## MEXICO

Mexico City (Rep) - (905) 577-1883 PUERTO RICO

Rio Piedras (Rep) - (809) 790-4090

Montevideo (Rep) - (011) 598-2-594-888

### FOR RF AND MICROWAVE POWER TRANSISTORS CONTACT THE FOLLOWING REGIONAL OFFICES IN THE U.S.A.

### CA

Hawthorne - (213) 675-0742

NJ Totowa - (201) 890-0884

PA Montgomervville - (215) 362-8500

TX Carrollton - (214) 466-8844

## WEST GERMANY

#### 6000 FRANKFURT 71

Rennbahnstrasse 72-74 Tel. (49-69) 6708191 Telex: 176997 689 Telefax: (49-69) 674377 Teletex: 6997689 = csfbef

### **D-8011 GRASBRUNN BEI MÜNCHEN**

Bretonischer Ring 4 P.B. 1122 Tel.: (49-89) 460060 Telex: 528211 Telefax: (49-89) 4605454 Telefax: 897107 = STDISTR

### 3000 HANNOVER 1

Eckenerstrasse 5 Tel. (49-511) 634191 Telex 175118418 Teletex: 5118418 csfbeh Telefax: (49-511) 633552

## 8500 NÜRNBERG 20

Erlenstegenstrasse, 72 Tel.: (49-911) 597032 Telex: 626243 Telefax: (49-911) 5980701

### 5200 SIEGBURG Frankfurter Str. 22a

Tel. (49-2241) 660 84-86 Telex: 889510 Telefax: (49-2241) 67584

7000 STUTTGART 1 Oberer Kirchhaldenweg 135 Tel. (49-711) 692041 Telex: 721718 Telefax: (49-711) 691408

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1989 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved

## SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - United Kingdom - U.S.A. - West Germany

