# GRAPHIC PROCESSORS 

## DATABOOK



# GRAPHIC PROCESSORS 

## DATABOOK

$1^{\text {st }}$ EDITION

## TABLE OF CONTENTS

INTRODUCTIONPage4GENERAL INDEX ..... 5
PRODUCT GUIDE ..... 7
ALPHANUMERICAL and SEMI-GRAPHIC CRT CONTROLLERS ..... 11
GRAPHICS CONTROLLERS ..... 105
COLOR PALETTE ..... 213
APPLICATION NOTES ..... 247

## INTRODUCTION

The SGS-THOMSON Graphics data book contains comprehensive data on three groups of graphics products: alphanumeric/semigraphics processors, full graphics processors and colour palettes. The optimised price/performance characteristics of the proven HMOS 2 technology, coupled with SGS-THOMSON's six years of successful participation in the graphics market, makes these products particularly suitable for low- to mid-range applications such as video games, home computers and CAD workstations.

The alphanumeric/semigraphic range is based around the highly successful EF9345 architecture. For applications requiring flexible character display with simple graphics support, these devices provide a low-cost, single-chip solution that includes a built-in character generator and attribute controller.

For applications requiring direct pixel addressing, with screen resolutions from $256 \times 256$ up to $2048 \times 2048$, SGS-THOMSON offers several products based on the established EF9367 and the TS68483 advanced graphics processor. With integral drawing processors and character generators, these products combine high performance with cost-effectiveness.

Colour palette devices are now widely used to increase the number of displayable colours and to provide a direct interface with monitors. SGS-THOMSON is established in the low-end market with a number of devices that allow 16 of 4096 colours to be selected.

## GENERAL INDEX

Page
PRODUCT GUIDE ..... 7
SELECTION GUIDE ..... 9
ALPHANUMERIC and SEMI-GRAPHIC CTR CONTROLLERS ..... 11
EF9345 ..... 13
TS9347 ..... 63
GRAPHICS CONTROLLERS ..... 105
EF9365/EF9366 ..... 107
EF9367 ..... 137
TS68483 ..... 171
COLOR PALETTE ..... 213
EF9369 ..... 215
TS9370 ..... 231
APPLICATION NOTES ..... 247
EF9369 COLOR PALETTE ..... 249
EF9345 GENERAL APPLICATION PRINCIPLES ..... 261

## PRODUCT GUIDE

2-2

ALPHANUMERIC and SEMI-GRAPHIC CRT CONTROLLERS

| Part Number | Description | Format | Package | Page |
| :---: | :--- | :---: | :---: | :---: |
| EF9345 | Single Chip Color CRT Controller <br> On-Chip Attributes Controller <br> On-Chip Character Generator <br> R,G,B,I Video Shift Registers <br> Page Memory up to 16K $\times 8$ Bits | $25 / 21$ Rows <br> of 40 or 80 <br> Characters | DIP40 <br> PLCC44 | 13 |
| TS9347 | Single Chip Color or B/W |  |  |  |
|  | CRT Controller |  |  |  |
|  | On-Chip Attributes Controller |  |  |  |
| On-Chip Character Generator |  |  |  |  |
| R,G,B,I Video Shift Registers |  |  |  |  |
| Analog Output: 8 Grey Levels |  |  |  |  |
| Page Memory up to 32K $\times 8$ Bits | $25 / 21$ Rows <br> of 40 or 80 <br> Characters | DIP40 <br> PLCC44 | 63 |  |

## GRAPHICS CONTROLLERS

| Part Number | Description | Format | Package | Page |
| :---: | :--- | :---: | :---: | :---: |
| EF9365 | Graphics Coprocessor <br> DRAMs Interface <br> On-Chip ASCII Character Generator <br> High-Speed Vector Drawing | $512(256) \times 512$ <br> Pixels <br> 50 Hz | DIP40 | 107 |
| EF9367 | Graphics Coprocessor <br> DRAMs Interface <br> On-Chip ASCII Character Generator <br> High-Speed Vector Drawing | $512 \times 1024$ <br> Pixels <br> $50 \mathrm{~Hz}, 60 \mathrm{~Hz}$ | DIP40 | 137 |
| TS68483 | Alphanumeric and Graphic Drawing Capabilities <br> Upto 256 Colors <br> Four Video Shift Registers <br> For Video rate Less than 18 Md/s <br> Command Set: Vector, Arc, Circle <br> Area Filling, Character | $2048 \times 2048$ <br> 8 -Bit Pixels | DIP64 | 171 |

COLOR PALETTE

| Part Number | Description | Format | Package | Page |
| :---: | :--- | :---: | :---: | :---: |
| EF9369 | 4-Bit DACs with Gamma Law Correction <br> Marking Bit <br> Upto 30 Mdots/s | 16 Colors <br> Among 4096 | DIP28 <br> PLCC28 | 215 |
| TS9370 | 4-Bit DACs <br>  <br>  <br>  <br> Marking Bit <br> Upto 45 Mdots/s | 16 Colors <br> Among 4096 | DIP28 <br> PLCC28 | 231 |

## ALPHANUMERIC and SEMI-GRAPHIC CRT CONTROLLERS

## HMOS2 SINGLE CHIP SEMI-GRAPHIC DISPLAY PROCESSOR

- SINGLE CHIP LOW-COST COLOR CRT CONTROLLER
- TV STANDARD COMPATIBLE ( 50 Hz or 60 Hz )
- 2 SCREEN FORMATS :
- 25 (or 21) ROWS OF 40 CHARACTERS
- 25 (or 21) ROWS OF 80 CHARACTERS
- ON-CHIP 128 ALPHANUMERIC AND 128 SE-MI-GRAPHIC CHARACTER GENERATOR THREE STANDARD OPTIONS AVAILABLE FOR ALPHANUMERIC SETS
- EASY EXTENSION OF USER DEFINED ALPHANUMERIC OR SEMI-GRAPHIC SETS (> 1 K characters)
- 40 CHARACTERS/ROW ATTRIBUTES : foreground and background color, double height, double width, blinking, reverse, underlining, conceal, insert, accentuation of lower case characters
- 80 CHARACTERS/ROW ATTRIBUTES: Underlining, blinking, reverse, color select
- PROGRAMMABLE ROLL-UP, ROLL DOWN, AND CURSOR DISPLAY
- ON-CHIP R, G, B, I VIDEO SHIFT REGISTERS
- EASY SYNCHRONIZATION WITH EXTERNAL VIDEO SOURCE : ON-CHIP PHASE COMPARATOR
- ADDRESS/DATA MULTIPLEXED BUS DIRECTLY COMPATIBLE WITH STANDARD MICROCOMPUTERS SUCH AS 6801, 6301, 8048, 8051
- ADDRESSING SPACE : $16 \mathrm{~K} \times 8$ OF GENERAL PURPOSE PRIVATE MEMORY
- EASY USE OF ANY LOW COST MEMORY COMPONENTS : ROM, SRAM, DRAM
- UPWARD COMPATIBLE WITH EF9340/41 CHIP SET



## DESCRIPTION

The EF9345, new advanced color CRT controller, in conjunction with an additional standard memory package allows full implementation of the complete display control unit of a color or monochrome lowcost terminal, thus significantly reducing IC cost and PCB space.

## TYPICAL APPLICATION



## PIN CONNECTION




ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}{ }^{*}$ | Supply Voltage | -0.3 to 7.0 | V |
| $\mathrm{~V}_{\text {in }}{ }^{*}$ | Input Voltage | -0.3 to 7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature Range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | 55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{Dm}}$ | Max Power Dissipation | 0.75 | W |

* With respect to $\mathrm{V}_{\text {ss }}$.

Stresses above those hereby listed may cause permanent damage to the device. The ratings are stress ones only and functional operation of the device at these or any conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect reliability. Standard MOS circuits handling procedure should be used to avoid possible damage to the device.

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~T}_{\mathrm{A}}=0\right.$ to $70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply Voltage | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | $-0.3$ | - | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage CLK Other Inputs | $\begin{gathered} 2.2 \\ 2 \end{gathered}$ | - | $V_{C C}$ <br> VCc | V |
| $\mathrm{I}_{\text {in }}$ | Input Leakage Current | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ( $\mathrm{I}_{\text {load }}=-500 \mu \mathrm{~A}$ ) | 2.4 | - | - | V |
| V OL | Output Low Voltage $\mathrm{I}_{\text {load }}=4 \mathrm{~mA} ; \mathrm{AD}(0: 7), \mathrm{ADM}(0: 7)$, AM (8:13) $I_{\text {load }}=1 \mathrm{~mA}$; Other Outputs | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ | - | - | V |
| $P_{\text {D }}$ | Power Dissipation | - | 250 | - | mW |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance | - | - | 15 | pF |
| $I_{\text {TSI }}$ | Three State (off state) Input Current | - | - | 10 | $\mu \mathrm{A}$ |

## MEMORY INTERFACE

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ}$ to $+70^{\circ} \mathrm{C}$.
Clock: $\mathrm{f}_{\mathrm{in}}=12 \mathrm{MHz}$; Duty Cycle 40 to $60 \% ; \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}<5 \mathrm{~ns}$
Reference Levels: $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$.

| Symbol | Ident. Number | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ELEL }}$ | 1 | Memory Cycle Time | - | 500 | - | ns |
| $t_{D}$ | 2 | Output Delay Time from CLK Rising Edge ( $\overline{\mathrm{ASM}}, \overline{\mathrm{OE}}, \overline{\mathrm{WE}}$ ) | - | - | 60 | ns |
| $\mathrm{t}_{\text {EHEL }}$ | 3 | ASM High Pulse Width | 120 | - | - | ns |
| teLDV | 4 | Memory Access Time from ASM Low | - | - | 290 | ns |
| $t_{\text {DA }}$ | 5 | Output Delay Time from CLK Rising Edge (ADM (0:7), AM (8:13)) | - | - | 80 | ns |
| $t_{\text {AVEL }}$ | 6 | Address Setup Time to $\overline{\text { ASM }}$ | 30 | - | - | ns |
| $\mathrm{t}_{\text {ELAX }}$ | 7 | Address Hold Time from $\overline{\text { ASM }}$ | 55 | - | - | ns |
| tclaz | 8 | Address Off Time | - | - | 80 | ns |
| $\mathrm{t}_{\text {GHDX }}$ | 9 | Memory Hold Time | 10 | - | - | ns |
| $t_{0 z}$ | 10 | Data Off Time from $\overline{\mathrm{OE}}$ | - | - | 60 | ns |
| $\mathrm{t}_{\text {GLDV }}$ | 11 | Memory $\overline{\mathrm{OE}}$ Access Time | - | - | 150 | ns |
| tovwL | 12 | Data Setup Time (write cycle) | 30 | - | - | ns |
| twhax | 13 | Data Hold Time (write cycle) | 30 | - | - | ns |
| $\mathrm{t}_{\text {WLWH }}$ | 14 | $\overline{\text { WE Pulse Width }}$ | 110 | - | - | ns |

## TEST LOAD



| Symbol | AD (0:7), AM (8:13) <br> ADM (0:7) | Other <br> Outputs |
| :---: | :---: | :---: |
| C | 100 pF | 50 pF |
| $\mathrm{R}_{\mathrm{L}}$ | $1 \mathrm{~K} \Omega$ | $3.3 \mathrm{~K} \Omega$ |
| R | $4.7 \mathrm{~K} \Omega$ | $4.7 \mathrm{~K} \Omega$ |

[^0]MEMORY INTERFACE TIMING DIAGRAM


## MICROPROCESSOR INTERFACE

EF9345 is motel compatible. It automatically selects the processor type by using AS input to latch to state of the DS input.
No external logic is needed to adapt bus control signals from most of the common multiplexed bus microprocessors.

| EF9345 | 6801 | INTEL Family |
| :---: | :---: | :---: |
|  | Timing 1 | Timing 2 |
| AS | AS | $\frac{A L E}{}$ |
| DS | $D S, E, \phi 2$ | $\overline{R D}$ |
| $R / \bar{W}$ | $R / \bar{W}$ | $\overline{W R}$ |

MICROPROCESSOR INTERFACE TIMING AD (0:7), AS, DS, R $\bar{W}, \overline{C S}$
$V_{C C}=5.0 \pm 5 \%, T_{A}=0^{\circ}$ to $+70^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ on $\mathrm{AD}(0: 7)$
Reference Levels : $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ on All Inputs; $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OH}}$ on All Outputs.

| Symbol | Ident. Number | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CrC}}$ | 1 | Cycle Time | 400 | - | - | ns |
| ${ }^{\text {tasd }}$ | 2 | DS Low to AS High (timing 1) <br> DS High or R $\bar{W}$ High to AS High (tming 2) | 30 | - | - | ns |
| $t_{\text {ASED }}$ | 3 | AS Low to DS High (timing 1) <br> AS Low to DS Low or R/W Low (timing 2) | 30 | - | - | ns |
| tpwer | 4 | Write Pulse Width | 200 | - | - | ns |
| $t_{\text {PWASH }}$ | 5 | AS Pulse Width | 100 | - | - | ns |
| $\mathrm{t}_{\text {RWS }}$ | 6 | $\mathrm{R} / \bar{W}$ to DS Setup Time (timing 1) | 100 | - | - | ns |
| $t_{\text {RWH }}$ | 7 | R/W to DS Hold Time (tlming 1) | 10 | - | - | ns |
| $t_{\text {ASL }}$ | 8 | Address and $\overline{C S}$ Setup Time | 20 | - | - | ns |
| $\mathrm{t}_{\text {AHL }}$ | 9 | Address and $\overline{\mathrm{CS}}$ Hold Time | 20 | - | - | ns |
| $t_{\text {dsw }}$ | 10 | Data Setup Time (write cycle) | 100 | - | - | ns |
| $t_{\text {DHW }}$ | 11 | Data Hold Time (write cycle) | 10 | - | - | ns |
| $\mathrm{t}_{\text {DDR }}$ | 12 | Data Access Time from DS (read cycle) | - | - | 150 | ns |
| $t_{\text {DHR }}$ | 13 | DS Inactive to High Impedance State Time (read cycle) | 10 | - | 80 | ns |
| $t_{\text {ACC }}$ | 14 | Address to Data Valid Access Time | - | - | 300 | ns |

MICROPROCESSOR INTERFACE TIMING DIAGRAM 1 (6801 type)


E88 EF9345-07

MICROPROCESSOR INTERFACE TIMING DIAGRAM 2 (INTEL type)
READ CYCLE


WRITE CYCLE


VIDEO INTERFACE R, G, B, I, HP, HVS / HS, PC / VS
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ}$ to $+70^{\circ} \mathrm{C}$, CLK Duty Cycle $=50 \%, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
Reference Levels: $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}=2.2 \mathrm{~V}$ on CLK input. $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ on all outputs.

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {SU }}$ | Setup Time R, G, B, I to HP | 10 | - | - | ns |
| $t_{\text {HO }}$ | Hold Time R, G, B, I from HP | 50 | - | - | ns |
| $\mathrm{t}_{\mathrm{D}}$ | Output Delay from CLK Edge | - | - | 60 | ns |
| $\mathrm{t}_{\text {PWCH }}$ | CLK High Pulse Width | 30 |  |  | ns |
| $\mathrm{t}_{\text {PWCL }}$ | CLK Low Pulse Width | 30 |  |  | ns |



Reference level $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathbb{H}}=2.0 \mathrm{~V}$

VERTICAL AND HORIZONTAL SYNCHRONIZATION OUTPUTS (CLK = 12 MHz )

## EF 9345 PIN DESCRIPTION

All the input/output pins are TTL compatible.

## MICROPROCESSOR INTERFACE

| Name | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | N ${ }^{\text {}}$ | Function | Description |
| :---: | :---: | :---: | :---: | :---: |
| AD (0:7) | 1/0 | $\begin{aligned} & 17-19 \\ & 21-25 \end{aligned}$ | Multiplexed Address/Data Bus | These 8 bidirectional pins provide communication with the microprocessor system bus. |
| AS | 1 | 14 | Address Strobe | The falling edge of this control signal latches the address on the AD ( $0: 7$ ) lines, the state of the Data Strobe (DS) and Chip Select (CS) into the chip. |
| DS | 1 | 15 | Data Strobe | When this input is strobed high by AS, the output buffers are selected while DS is low for a read cycle ( $R / \bar{W}=1$ ). <br> In write cycle, data present on AD ( $0: 7$ ) lines are strobed by R/W low (see timing diagram 2). <br> When this input is strobed low by AS, R $\overline{\mathrm{W}}$ gives the direction of data transfer on $\mathrm{AD}(0: 7)$ bus. $\underline{\mathrm{DS}}$ high strobes the data to be written during a write cycle ( $\mathrm{R} / \overline{\mathrm{W}}=0$ ) or enables the output buffers during a read cycle ( $\mathrm{R} / \overline{\mathrm{W}}=1$ ). (see timing diagram 1). |
| R/W | I | 16 | Read/Write | This ipnut determines whether the internal registers get written or read. A write is active low ("0"). |
| $\overline{\mathrm{CS}}$ | 1 | 26 | Chip Select | The EF9345 is selected when this input is strobed low by AS. |

## MEMORY INTERFACE

| Name | Pin <br> Type | $\mathbf{N}^{\circ}$ | Function | Description |
| :---: | :---: | :---: | :---: | :--- |
| ADM(0:7) | $\mathrm{I} / \mathrm{O}$ | $40-43$ | Multiplexed <br> Address/Data <br> Bus | Lower 8 bits of memory address appear on the bus when ASM <br> is high. It then becomes the data bus when ASM is low. |
| AM (8:13) | O | $32-27$ | Memory <br> Address Bus | These 6 pins provide the high order bits of the memory address. |
| $\overline{\mathrm{OE}}$ | O | 2 | Output Enable | When low, this output selects the memory data output buffers. |
| $\overline{\mathrm{WE}}$ | O | 3 | Write Enable | This output determines whether the memory gets read or <br> written. A write is active low ("0"). |
| $\overline{\mathrm{ASM}}$ | O | 4 | Memory <br> Address <br> Strobe | This signal cycles continuously. Address can be latched on its <br> falling edge. |

## OTHER PINS

| Name | Pin <br> Type | $\mathbf{N}^{\circ}$ | Function | Description |
| :---: | :---: | :---: | :--- | :--- |
| CLK | I | 12 | Clock Input | External TTL clock Input. (nominal value : 12 MHz, <br> duty cycle $: 50 \%$ ). |
| $\mathrm{V}_{S S}$ | S | 1 | Power Supply | Ground. |
| $\mathrm{V}_{\mathrm{CC}}$ | S | 20 | Power Supply | +5 V |

VIDEO INTERFACE

| Name | Pin <br> Type | $\mathbf{N}^{\circ}$ | Function | Description |
| :---: | :---: | :---: | :---: | :--- |
| R | O <br> O | 7 | Red <br> Green <br> B | O |
| O | 9 | These outputs deliver the video signal. They are low during the <br> vertical and horizontal blanking intervals. |  |  |
| I | O | 10 | Insert | This active high output allows to insert $\mathrm{R}: \mathrm{G}: \mathrm{B}:$ in an external <br> video signal for captioning purposes, for example. It can also be <br> used as a general purpose attribute or color. |
| HVS/HS | O | 5 | Sync. Out | This output delivers either the composite synchro (bit TGS T $_{4}=1$ ) <br> or the horizontal synchro signal (bit TGS |
| PC/VS $=0$ ). |  |  |  |  |

## GENERAL DESCRIPTION

The EF9345 is a low cost, semigraphic, CRT controller.

It is optimized for use with a low cost, monochrome or color TV type CRT ( $64 \mu \mathrm{~s}$ per line, 50 or 60 Hz refresh frequency).
The EF9345 displays up to 25 rows of 40 characters or 25 rows of 80 characters.
The on-chip character generator provides a 128 standard, $5 \times 7$, character set and standard semigraphic sets.
More user definable ( $8 \times 10$ ) alphanumeric or semigraphic sets may be mapped in the $16 \mathrm{~K} \times 8$ private memory addressing space.
These user definable sets are available only in 40 characters per row format.

## MICROPROCESSOR INTERFACE.

The EF9345 provides an 8-bit, address/data multiplexed, microprocessor interface.
It is directly compatible with popular (6801, 8048, 8051, 8035...) microprocessors.

## REGISTERS

The microprocessor directly accesses 8 registers :

- R0 : Command/status register
- R1, R2, R3 : Data registers
- R4, R5 \} : Each of these register pairs points R6, R7 $\}$ into the private memory.
Through these registers, the microprocessors indirectly accesses the private memory and 5 more registers :
- ROR, DOR : Base address of displayed page memory and of used external character generators.
- PAT, MAT, TGS : Used to select the page attributes and format, and to program the timing generator option.


## PRIVATE MEMORY

The user may partition the $16 \mathrm{~K} \times 8$ private memory addressing space between :

- pages of character codes ( $2 \mathrm{~K} \times 8$ or $3 \mathrm{~K} \times 8$ ),
- external character generators,
- general purpose user area.

Many types of memory components are suitable :

- ROM, DRAM or SRAM,
- $2 \mathrm{~K} \times 8,8 \mathrm{~K} \times 8,16 \mathrm{~K} \times 4$ organizations,
- Modest 500 ns cycle time and 250 ns access time is required.


## 40 CHARACTERS PER ROW : CHARACTER CODE FORMATS AND ATTRIBUTES.

Once the 40 characters per row format has been selected, one character code format out of three must be chosen :

- 24-bit fixed format :

All the attributes are provided in parallel.

- 8/24-bit compressed format :

All the attributes are latched.

- 16-bit fixed format :

Some parallel attributes, other are latched.
The 16 -bit fixed format is compatible with EF9340/41 CRT controller.

Character attributes provided :

- Background and foreground color (3 bits each),
- Double height, double width,
- Blinking,
- Reverse,
- Underlining,
- Conceal,
- Insert,
- Accentuation of lower case characters
- $3 \times 100$ user definable character generator in memory
- $8 \times 100$ semi-graphic quadrichrome characters.


## 80 CHARACTERS PER ROW FORMAT : CHA RACTER CODE FORMAT AND ATTRIBUTES.

Two character code formats are provided :

- Long (12 bits) with 4 parallel attributes :
- Blinking,
- Underlining,
- Reverse,
- Color select.
- Short (8 bits) : no attributes.

TIMING GENERATOR.
The whole timing is derived from a 12 MHz main clock input.
The RGB outputs are shifted at 8 MHz for the 40 character/row format and at 12 MHz for the 80 character/row.
Besides, the user may select :

- 50 Hz or 60 Hz vertical sync. frequency,
- Interlaced or not,
- Separated or composite vertical and horizontal sync. outputs.
Furthermore, a composite sync. input allows, when it is required :
- An on-chip vertical resynchronization,
- An on-chip crude horizontal resynchronization,
- An off-chip high performance horizontal resynchronization by use of a simple external VCXO controlled by the on-chip phase comparator.


## MEMORY ORGANIZATION

## LOGICAL AND PHYSICAL ADDRESSING.

The physical 16 -Kbyte addressing space is logically partitioned by EF9345 into 40-byte buffers (figure 1). More precisely, a logical address is given by an $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ triplet where :

- $\mathrm{X}=(0$ to 39$)$ points to a byte inside a buffer,
- $Y=(0,1 ; 8$ to 31$)$ points to a buffer inside a 1 Kbyte block,
- $Z=(0$ to 15$)$ points to a block.

Obviously, $1 \mathrm{~K}=2^{10}=1024$ cannot be exactly divided by 40 . Consequently, any block holds 25 full buffers and a 24 -byte remainder. Provided that the physical memory is a multiple of 2 Kbytes, the remainders are paired in such a way as to make available :

- a full buffer $(Y=1)$ in each even block,
- a partial buffer $(\mathrm{Y}=1 ; \mathrm{X}=32$ to 39$)$ in each odd block.

POINTERS.
Each $\mathrm{X}, \mathrm{Y}$ and Z component of a logical address is binary encoded and packed in two 8-bit registers. Such a register pair is a pointer (figure 2). EF9345 contains two pointers :

- R4, R5 : auxiliary pointer,
- R6, R7 : main pointer.

R5 and R7 have the same format. Each one holds an $X$ component and the two LSB's of a $Z$ component. This packing induces a partitioning of $Z$ in 4 districts of 4 blocks each.

R5, R7 points to a block number in a district. R4 and R6 have a slightly different format : Each one holds a $Y$ component and the LSB of the district number. But R6 holds both district MSB.
Figure 4 gives the logical to physical address transcoding scheme performed on chip.

Figure 1 : Memory Row Buffer.


E88 EF9345-12

- Row buffers lay inside a district.
- At two or three successive block addresses (modulo 4).
- First block address is even.


## DATA STRUCTURES IN MEMORY.

A page is a data structure displayable on the screen up to 25 rows of characters. According to the character code format, each row on the screen is associated with 2 (or 3) 40-byte buffers. This set of 2 (or 3) buffers constitutes a row buffer (figure 1). The buffers belonging to a row buffer must meet the following requirements :

- they have the same Y address,
- they have the same district number,
- they lie at 2 (or 3 ) successive (modulo 4) block addresses in their common district.

Consequently, a row buffer is defined by its first buffer address and its format.
A page is a set of successive row buffers :

- with the same format,
- with the same district number,

Figure 2 : Pointer Auto Incrementation.


- with the same block address of first buffer. This block address must be even.
- lying at successive (modulo 24) Y addresses.

Consequently, a page should not cross a district boundary. General purpose memory area may be used but should respect the buffer or row buffer structure. See figure 2 for pointer incrementation implied by these data structures.

## MEMORY TIME SHARING (see figure 3).

The memory interface provides a 500 ns cycle time. That is to say a 2 Mbyte/s memory bandwidth. This bandwidth is shared between :

- reading a row buffer from memory to load the internal row buffer (up to 120 bytes once each row),
- reading user defined characters slices from memory ( 1 byte each $\mu \mathrm{s}$ ),
- indirect microprocessor read or write operation,
- refresh cycles to allow DRAM use, with no overhead.
A fixed allocation scheme implements the sharing.
Notes on Figure 3.

1. Dummy cycles are read cycles at dummy addresses.
2. RFSH cycles are read cycles performed by an 8bit auto-incrementing counter. Low order address byte ADM ( $0: 7$ ) cycles through its 256 states in less than 1 ms .
3. The microprocessor may indirectly access the memory once every $\mu \mathrm{s}$, except during the first and the last line of a row, when the internal buffer must be reloaded.

During these lines, no microprocessor access is provided for $104 \mu \mathrm{~s}$; this hold too when no user defined character slices are addressed.

Figure 3 : Memory Cycle Allocation.


Figure 4: Logical to Physical Address Transcoding Performed On-chip.


| $X$ and $Y$ Condition |  |  | PHYSICAL ADDRESS AM (3:10) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| $\mathrm{Y} \geq 8$ | $\begin{aligned} & X 5=0 \\ & X 5=1 \end{aligned}$ |  | $\begin{aligned} & \text { b0 } \\ & \text { b0 } \end{aligned}$ | $\begin{gathered} \text { Y4 } \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{Y} 3 \\ 0 \end{gathered}$ | $\begin{aligned} & \mathrm{Y} 2 \\ & \mathrm{Y} 2 \end{aligned}$ | $\begin{aligned} & \mathrm{Y} 1 \\ & \mathrm{Y} 1 \end{aligned}$ | $\begin{aligned} & \text { YO } \\ & \text { YO } \end{aligned}$ | X4 | $\begin{aligned} & \text { X3 } \\ & \text { Y3 } \end{aligned}$ |
| Y < 8 | $\mathrm{Y} 0=0$ |  | b0 | 0 | 0 | X5 | X4 | X3 | 0 | 0 |
|  | $Y 0=1$ | b0 $=0$ b0 $=1$ | X3 | 0 | 0 | 1 | $\frac{\overline{\mathrm{X}} 5}{\mathrm{X} 5}$ | $\frac{\overline{\mathrm{X}} 4}{\mathrm{X} 4}$ | 0 | 0 0 |

## SCREEN FORMAT AND ATTRIBUTES

The screen format and attributes are programmed through 5 indirectly accessible registers: ROR, TGS, PAT, MAT and DOR. IND command allows accessing these registers. TGS is also used to select the timing generator options (see Screen Format Table).

## ROW AND CHARACTER CODE FORMAT $\mathrm{PAT}_{7}$; TGS(6:7).

Two row formats and 5 character code formats are available but cannot be mixed in a given screen. DOR register interpretation is completely row format dependent and is discussed in the corresponding 40 char/row and 80 char/row section.

## SCREEN PARTITION - PAGE POINTER ROR

 (see top of the Screen Format Table).The screen is partitionned into 3 areas:

- the margin,
- the service row,
- the bulk of remaining rows.
$\operatorname{MAT}_{(0: 3)}$ declares the color of the margin and the value Im of its insert attribute.
ROR register points to the page to be displayed and gives the 3 MSB's of the $Z$ address: $Z_{0}=0$ implicitly; the page block address must be even. YOR gives the first row buffers to be displayed at the top of the bulk area. The next row buffers to be displayed are fetched sequentially by incrementing the Y address (modulo 24). This address never gets out of the origin block. Incrementation of YOR by the microprocessor yields a roll up.

SERVICE ROW : TGS 5 - PAT0.
The senvice row is displayed for 10 TV lines on top of the screen and does not roll. Following $\mathrm{TGS}_{5}$, it is fetched from the origin block at either $\mathrm{Y}=0$ or Y $=1$. The $Y=1$ is a partial row buffer. It can be used only with variable 40 char./row and an 8 byte attribute file. The service row may be disabled by PATo $=0$; it is then displayed as a margin extension.

BULK : TGS ${ }_{0}$; PAT $_{(1: 2)}$; MAT7.
It is displayed after the service row for 200 or 240 TV lines according to TGS 0 . Each row buffer is usually displayed for 10 TV lines. However, MAT $7=$ 1 doubles this figure. Then every character appears in double height (double height characters are quadrupled).
$P A T_{1}=0$ and/or PAT $2=0$ disables respectively the upper 120 lines and/or the lower 80/120 lines of the bulk.
When disabled, the corresponding TV lines are displayed as a margin extension.

CURSOR MAT (4:6)
To be displayed with the cursor attributes, a character must be pointed by the main pointer (R6, R7) and MAT6 must be set. The cursor attributes are given by MAT(4:5) :

- Complementation : the R, G and B of each pixel is logically negated.
$\mathrm{R}, \mathrm{G}, \mathrm{B} \rightarrow \overline{\mathrm{R}}, \overline{\mathrm{G}}, \overline{\mathrm{B}}$
- Underline : the underline attribute of this character is negated.
- Flash : the character is periodically displayed with, then without, its cursor attributes ( $50 \% / 50$ $\% ; \approx 1 \mathrm{~Hz}$.


## FLASH ENABLE (PAT6) - CONCEAL ENABLE ( $\mathrm{PAT}_{3}$ ).

Any character flashing attribute is a "don't care" when PAT $_{6}=0$. When PAT $6=1$, a character flashes if its flashing attribute is set. It is then periodically displayed as a space ( $50 \% / 50 \% ; \approx 0.5 \mathrm{~Hz}$ ).
$\mathrm{PAT}_{3}$ is a "don't care" for 80 char./row formats. When any 40 char./row format is in use :

- if $\mathrm{PAT}_{3}=0$, the conceal attribute of any character is a don't care.
- if $\mathrm{PAT}_{3}=1$, the conceal attribute of each character is interpreted : a concealed character appears as a space on the screen.


## INSERT MODES : PAT(4:5).

During retrace, margin and extended margin periods, the I output pin delivers the value of the insert margin attribute.
$\mathrm{I}=\mathrm{I}_{\mathrm{M}}=\mathrm{MAT}_{4}$.
During active line period, the I output state is controlled by the Insert Mode and $i$, the insert attribute of each character. The I output pin may have several uses: (see figure below) :

- As a margin/active area signal in the active area mark mode.
- As a character per character marker signal in the character mark mode.
- As a video mixing signal in the two remaining modes, provided that the EF9345 has been vertically and horizontally synchronized with an external video source : the I pin allows mixing RGB outputs $(I=1)$ and the external video signal $(I=$ 0 ). This mixing can be achieve by switching or ORing. It may occur for the complete character window (Boxing Mode) or only for the foreground pixels (Inlay Mode).


## VIDEO OUTPUTS DURING ACTIVE PERIODS

| Insert Mode | Char. Level |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: |
|  | $\mathbf{i}$ | Pixels (1) | $\mathbf{I}$ | R, G, B (2) |
| Active Area Mark | - | - | 1 | X |
| Character Mark | 0 | - | 0 | X |
|  | 1 | - | 1 | X |
| Boxing | 0 | - | 0 | BLACK |
|  | 1 | - | 1 | X |
| Inlay | 0 | - | 0 | BLACK |
|  | 1 | BACKGND | 0 | BLACK |
|  | 1 | FOREGND | 1 | X |

## NOTES :

(1) PIXEL TYPE

- : Don' t care

FOREGND $=A$ foreground pixel is :

- Any pixel of a quadrichrome character,
- A Pixel of a bichrome character generated from a " 1 " in the character generator cell.
(2) RGB OUTPUTS

X : Not affected.
BLACK : forced to low level.
TIMING GENERATOR OPTIONS :TGS $(0: 4)$
TGS $(0: 1)$ select the number of lines per frame :

| TGS $_{\boldsymbol{1}}$ | TGS $_{\mathbf{0}}$ | LINES |  |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 312 | NON INTERLACED |
| 0 | 1 | 262 |  |
| 1 | 0 | 312.5 | INTERLACED |
| 1 | 1 | 262.5 |  |

The composite incoming SYNC IN signal is separated into 2 internal signals :

- Vertical Synchronization In (VSI),
- Horizontal Synchronization In (HSI).
$\mathrm{TGS}_{3}$ enables VSI to reset the internal line count. SYNC IN input is sampled at the beginning of the active area of each line. When the sample transits from 1 to 0 , the line count is reset at the end of the current line.
TGS2 enables HSI to control an internal digital phase lock loop. HSI and on-chip generated HS Out are considered as in phase if their leading edges match at $\pm 1$ clock period.
When they are out of phase, the line period is lengthened by 1 clock period ( $\approx 80 \mathrm{~ns}$ ).

TGS 4 controls the SYNC OUT pins configuration :

| $\mathbf{T G S}_{\mathbf{4}}$ | HVS / HS | PC / VS |
| :---: | :---: | :---: |
| 1 | Composite Sync | PC |
| 0 | H Sync Out | V Sync Out |



PC is the output of the on-chip phase comparator.
An external VCXO allows a smoother horizontal phase lock than the internal scheme.

## SCREEN FORMAT TABLE



## 40 CHAR/ROW CHARACTER CODES

To display pages in 40 character per row format, one out of three character code formats must be selected:

- Fixed long ( 24 bits) code : all parallel attributes.
- Fixed short ( 16 bits) code : mix of parallel and latched attributes.
- Variable ( $8 / 24$ bits) code : all latched attributes.

Fixed short and variable codes are translated into fixed long codes by EF9345 during the internal row buffer loading process. The choice of the character code format is obviously a display flexibility/memory size trade off, left up to the user.
FIXED LONG CODES.
This is the basic 40 char./row code. Each 8 pixels $x$ 10 lines character window, on the screen is associated with a 3-byte code in memory, namely the C, $B$ and $A$ bytes (figure 5). A row on the screen is associated with a 120 byte row buffer in memory.

## 3-BYTE CODE STRUCTURE.

1. C 7 is a don't care. Up to 128 characters may be addressed in each set. Each user definable set holds only 100 characters: C byte value ranges from 00 to 03 and 20 to 7 F (hexa).
2. $B(4: 7)$ give the type and set number of the character.
3. All the bichrome characters have the same attributes except that alphanumerics may be underlined, semi-graphics cannot. Accentuated alphanumerics allow orthogonal accentuating of any one of the 32 lower case ROM characters with any of 8 accents (see figure 19).
4. Bichrome and quadrichrome characters use two different coloring schemes.
For bichrome characters, character code byte A defines a two color set by giving directly two color values (figure 6). The negative attribute exchanges the two values. Each bit of the slice byte selects one color value out of two.
The " A " byte in a quadrichrome character code defines an ordered 4 color set (figure 7). When more than 4 bits are set, higher ranking bits are ignored. When less than 4 bits are set, the color set is completed with implicit "white" value. The slice byte is shifted 2 bits at once at half the dot frequency ( $\approx 4$ MHz ).
Each bit pair designates one color out of the 4 color sets.
Quadrichrome characters allow displaying up to 4 different colors (instead of 2 ) in any $8 \times 10$ window at the penalty of an halved horizontal resolution.
By programming the $R$ attribute in byte $B$, one may chose to keep the full vertical resolution (1 slice per line) or to halve it (each slice is repeated twice). In any case, it is possible to change the color set freely from window to window and to mix freely all the character types. So, fairly complex pictures may be displayed at low memory cost.

## HANDLING LONG CODES.

The KRF command allows an easy $X, Y$ random access or an $X$ sequential access to/from the microprocessor from/to a memory row buffer (figure 8).

Figure 5: 40 Char / Row Fixed Long Codes.


Figure 5 : (continued).

| Type and Set Code: B(4:7) |  |  |  | Number of Character Per Set | Set Name | Set Type |  | Cell Location |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | C(0:6) |  |  |  |  |
| 0 | 0 | $1$ | 0 | 128 Standard Mosaïcs 32 Strokes | $\begin{aligned} & \mathrm{G}_{10} \\ & \mathrm{G}_{11} \end{aligned}$ | SEMI-GR. | $\begin{aligned} & \text { B } \\ & \text { I } \\ & \text { C } \\ & \text { H } \\ & \text { R } \\ & \text { O } \\ & \text { M } \end{aligned}$ | $\begin{aligned} & \text { ON-CHIP } \\ & \text { ROM } \end{aligned}$ |
|  | 0 | 0 | U | 128 Alphanumerics | $\mathrm{G}_{0}$. | ALPHA |  |  |
|  | 1 | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{N} \\ & \mathrm{D} \\ & \mathrm{E} \\ & \mathrm{R} \\ & \mathrm{~L} \\ & \mathrm{I} \\ & \mathrm{~N} \end{aligned}$ | Accentuated Lower Case Alpha | $\begin{aligned} & \mathrm{G}_{20} \\ & \mathrm{G}_{21} \\ & \mathrm{G}_{0}^{\prime} \end{aligned}$ |  |  |  |
| 1 | 0 | 0 | E | 100. Alpha UDS |  |  |  | EXTERNAL MEMORY |
|  | 0 | $1$ | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | 100 Semi-graphic UDS 100 Semi-graphic UDS | $\begin{aligned} & \mathrm{G}^{\prime}{ }_{10} \\ & \mathrm{G}^{\prime}{ }_{11} \\ & \hline \end{aligned}$ | SEMI-GR. |  |  |
|  | 1 | X | X | 8 Sets of 100 <br> Quadrichrome Character | $\begin{aligned} & \mathrm{Q}_{0} \\ & \text { to } \\ & \mathrm{Q}_{7} \end{aligned}$ | QUADRICHROME |  |  |

Note : Programming bit value : $1=$ True ; $0=$ False.
Figure 6 : Coloring with Bichrome Characters.


Figure 7 : Coloring with Quadrichrome Characters.


Figure 8 : Fixed Long Codes in Memory 120 Byte Row Buffer.

KRF COMMAND

| R1 | C |
| :--- | :--- |
| R2 | B |
| R3 | A |
| R4 | - |
| R5 | - |
| R6 | D, Y |
| R7 | B, $X$ |



## VARIABLE CODES

In many cases, successive characters on screen belong to the same character set and have the same attributes. Variable codes achieve memory saving by storing $B$ and $A$ bytes only when it is required by exploiting the C 7 bit.
$\mathrm{C} 7=1$ This is a long 3-byte code.
Character set and attribute values are completely redefined by B and A bytes.
$\mathrm{C} 7=0$ This is a short 1 -byte code. Character set and attributes value are identical to the previous code.
A further saving comes from the fact that an accentuated alphabetic character is, more often than not, followed by a not accentuated alphabetic character.
So, $\mathrm{G}_{20}$ or $\mathrm{G}_{21}$ sets are processed as one-shot escape with return to $\mathrm{G}_{0}$. For normal operation, variable codes should obey the following rules:

- the first character code of any row ( $\mathrm{X}=0$ ) should be long,
- a character code may be short when it has the. same attributes as the previous character code and belongs to the same set.

However :

- any code belonging to $G_{20}$ or $G_{21}$ must be long and must be repeated if the character is double width,
- a code belonging to $G_{0}$ following a $G_{20}$ or $G_{21}$ code may be short.


## HANDLING THE VARIABLE CODES.

During the display process, a row of variable code should be laid in an 80/120 byte row buffer. The first buffer holds the C bytes. The second buffer holds the B , A file providing up to 20 long codes per row (figure 10). In the exceptionnal case when this is not enough, the second buffer overflows in the third one. Every code may then be long. Variable codes can almost always achieve a memory saving over long fixed codes and can never be worse.

The KRV command gives a very easy sequential access to/from a row buffer from/to the microprocessor. This command automatically updates the C byte and the B, A file pointers (the last one when C7 is set).

Figure 9 : Expansion / Compression Move.

EXP and CMP
Commands

| R1 | - |
| :---: | :---: |
| R2 | - |
| R3 | - |
| R4 | ZW, YW |
| R5 | BF, XF |
| R6 | D, Y |
| R7 | B, X |



E88 EF9345-22

Random access to a variable code is obviously not as easy. The EXP, KRE are CMP commands are designed to facilitate this task (figure 9).
The EXP command translates a full row of variable codes into a row of expanded codes. Expanded codes are generally not displayable but very similar to the long codes.

KRE gives a random access to an expanded code and makes it appear as a regular long code.
The CMP command translates a full row of expanded code into a row of variable codes and minimizes the file size in the process.
These commands use a buffer pair as working area.

Figure 10 : Variable Codes in Memory.


## FIXED SHORT CODES.

These fixed 16-bit codes are compatible with EF9340/41 display controllers. They achieve memory saving by another way. They may be easier to handle than variable codes. The penalty is in lesser display capabilities :

- accentuated character sets are no longer available : accentuated characters must be individually provided by the character generators.
- G'11 and quadrichrome sets cannot be reached,
- some attributes are latched and can be changed only while displaying a space (delimitor code).
The KRG command allows an easy access from/to an 80-byte row buffer in memory to/from the microprocessor (figure 11). Figure 12 gives the fixed short to fixed long translation process which occurs for each row - while loading the internal row buffer - before display.

Figure 11: Fixed Short Codes in Memory 80 Byte Row Buffer.



## USED DEFINED CHARACTER GENERATOR IN MEMORY : DOR REGISTER

With 40 char /row, the elementary window dimensions on the screen are 10 slices $\times 8$ pixels. Thus, a character cell holds 10 bytes in memory and 4 character cells are packed in one 40-byte buffer (fi-
gure 13). However, 5 bytes of a low resolution quadrichrome cell are enough to fill up to window. In this case, 8 character cells can be packed in one 40-byte buffer.

Figure 13 : Packing UDS Cells in Memory.


The cells of one given character set should be layed in one block.
Up to 100 character cells may be addressed in each set (or 200 for low resolution quadrichrome only). The location in memory, where to fetch the sets in use, are declared by DOR register (figure 14). For
each type of set, it gives the MSB(s) of the $Z$ block address. EF9345 reads the Z LSB(s) in the B byte of the (equivalent) long code. As usual, the character code is read in the C byte. NT is derived from the TV line rank in the row and the double height status.

Figure 14 : UDS Fetch to Display.


## LOADING USER DEFINED CHARACTER SET.

Before loading a character set into RAM, the user must :

- Assign a name to the set :
- G'0, G'10 or $\mathrm{G}^{\prime}{ }_{11}$ for bichrome characters.
- From Q0 to Q7 for quadrichrome characters.
- Assign a character number to each character belonging to this set, character numbers range from 0 to 3 and 32 to 127.
- It is binary coded into 7 bits $\mathrm{C}(0: 6)-\mathrm{C}(0: 6)$ will be loaded later on into a C byte character
code in order to display the character.
- A pointer to a character slice in memory is then manufactured from :
- the character number $\mathrm{C}(0: 6)$
- the slice number $\mathrm{NT}(0: 3)$
- the block number assigned to the set $Z(0: 3)$.

Figure 15 shows how to proceed with the auxiliary pointer and the OCT command.
Note : The main pointer may be also used. When sequentially accessing slices of a given character, auto incrementation is helpless.

Figure 15 : Accessing a Character Slice in Memory Using OCT Command with Auxiliary Pointer.


ON-CHIP CHARACTER GENERATOR.

- Go set is common to 40 and 80 char./row modes (figure 16 and figure 25).
- $\mathrm{G}_{10}$ is the standard mosaïc set for videotex (figure 17).
- $\mathrm{G}_{11}, \mathrm{G}_{20}$ and $\mathrm{G}_{21}$ cannot be reached from the 16 bit short fixed codes (figure 18 and figure 19).


## DISPLAYING THE ATTRIBUTES.

1. For normal operation, a double height and/or double width character must be repeated in memory in two successive $Y$ and/or $X$ positions. The user may otherwise freely mix any character size.
2. The attributes are logically processed in the following order:

- Underline or underline cursor : foreground forced on the last slice ( $\mathrm{NT}=9$ ).
- Flash : background periodically forced on the whole window ( 0.5 Hz ). The phase depends on the negative attribute.
- Conceal : background forced permanently on the whole window. A concealed character neither blinks nor is underlined.
- Negative : exchange the background and foreground color values when set.
- Coloring.
- Complemented cursor mode.
- Insert : black color forced when required.

3. Basic pixel shift frequency: fclk $\times 2 / 3=8 \mathrm{MHz}$.

Figure 16 : Go Alphanumeric Character Set in 40 Character/Row Mode - EF9345.


Figure 16 bis : Go Alphanumeric Character Set in 40 Character/Row Mode - EF9345 R003.


Figure 16 ter : Go Alphanumeric Character Set in 40 Character/Row Mode - EF9345 R005.


Figure 17 : $\mathrm{G}_{10}$ Semigraphic Character Set.

| MOSAIC Semi-graphic |  |  |  |  | SEPARATED Semi-graphic |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C6 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| C5 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| C4 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |


| C3 | C2 | C1 | C0 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 |



Figure 18 : $\mathrm{G}_{11}$ Stroke Set.

| - | - | - | $\rightarrow$ | $\rightarrow$ | - | $\stackrel{ }{ }$ | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | \& |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\stackrel{\rightharpoonup}{ }$ | $\checkmark$ | - | 0 | $\bigcirc$ | $\bigcirc$ | - | - | $\checkmark$ | - | - | 0 | $\bigcirc$ | 0 | $\stackrel{3}{2}$ |  |  |
| - | $\rightarrow$ | 0 | 0 | - | $\sim$ | $\bigcirc$ | $\bigcirc$ | $\checkmark$ | - | $\bigcirc$ | $\bigcirc$ | - | $\sim$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
| - | $\bigcirc$ | $\sim$ | $\bigcirc$ | - | $\bigcirc$ | - | $\bigcirc$ | - | $\bigcirc$ | - | $\bigcirc$ | - | 0 | - | $\bigcirc$ | 8 |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Figure 19 : $\mathrm{G}_{20}$ and $\mathrm{G}_{21}$ Accentued Character Sets for 9345.


Example :

$X=$ bits defined by user.



Figure 19 bis : $\mathrm{G}_{20}$ and $\mathrm{G}_{21}$ Accentued Character Sets for 9345 - R003.


Figure 19 ter : $\mathrm{G}_{20}$ and $\mathrm{G}_{21}$ Accentued Character Sets for 9345 - R005.

## Example :



## 80 CHAR/ROW CHARACTER CODES

To display pages in 80 character per row format, one of two character code formats must be selected :

- Long (12 bits) code : 4 parallel attributes and large on-chip 1024 semigraphic character set,
- Short (8 bits) code : no attribute, no semigraphic set.
Both formats address the on-chip $G_{0}$ set (128 characters $6 \times 10$ ). None allows UDS addressing.

LONG CODES.
Each 6 pixels $\times 10$ lines character window on the screen is associated with a 12-bit code in memory, namely a C byte and an attribute nibble A (figure 10). C7 bit designates the set.

- Alphanumeric set : C7 $=0$.
$\mathrm{C}(0: 6)$ designates one out of 128 alphanumeric characters in the Go on-chip set. This set is common to the 40 char/row format, with the 2 right most columns truncated (see figure 25). $A(0: 3)$ gives 4 parallel attributes.
- Mosaïc set : C7 = 1 .
$\mathrm{A}(1: 3)$ and $\mathrm{C}(0: 6)$ address a dedicated mosaïc character. Each of these address bits controls the foreground/background status of a 3 pixels $\times 2$ lines sub-window : foreground when the bit is set.
A0 provides a color select attribute.

Figure 20 : 80 Char/Row Character Code.


## SHORT CODES.

They are derived from the long code by giving a 0 implicit value to each bit of the A nibble : positive, not underlined, not flashing.

## PACKING THE CODES IN MEMORY.

Long codes are paired. A pair is packed in a 3-byte word. Therefore, the 80 codes of a row fill a 120byte row buffer (figure 21). The left most position on the screen is even. Its corresponding C byte is at the beginning of the first buffer. The next position on the screen is odd. Its corresponding C byte is at the beginning of the second buffer. Both nibbles are packed in the third buffer. With short codes, the same scheme yields 80 -byte row buffers.

## ACCESS TO THE CODES IN MEMORY.

KRL command transfers 12 bits from/to the R1 and R3 registers to/from memory. The read modify write operation, necessary to write the A nibble in memory, is automatically performed provided that the A nibble is repeated in the R3 register (figure 22). Dedicated auto-incrementation is also performed when required.
KRC command does a similar job for the short codes (figure 23).
A very simple scheme allows the microprocessor to transcode an horizontal screen location into a pointer (figure 24). The joint use of this scheme with the dedicated command alleviates all the packing/unpacking troubles.

Figure 21 : 80 Char/Row Code Packing.


Figure 22 : KRL Command : Sequential Access to Long Codes.

KRL COMMAND

| R1 | C |
| :---: | :---: |
| R2 | - |
| R3 | A |
| R4 | - |
| R5 | - |
| R6 | D, Y |
| R7 | B, $X$ |



| $\begin{array}{c}c \\ \text { R3 }\end{array}$7 6 5 4 3 2 1 0 <br>  N F U D N F U D |
| :---: |

The A nibble should be respected.

Figure 23 : KRC Command : Sequential Access to Short Codes.


Figure 24 : Transcoding an Horizontal Screen Location into a R7 Pointer.


## DISPLAYING THE ATTRIBUTES - DOR REGIS-

 TER.Short code and mosaïc characters are not flashing, not underlined and "positive".
The attributes are processed in the following order :

- Underline or underlined cursor :foreground is forced on the last slice ( $\mathrm{NT}=9$ ).
- Flash : background is periodically ( 0.5 Hz $-50 \%$ ) forced on all the window. The phase depends on the negative attribute.
- Color select : a "positive" character is displayed with a background color same as the margin color. The foreground color is selected in DOR register by the D attribute.
- Negative : when the character is negative, background and foreground colors are exchanged. In complemented CURSOR position, these colors are complemented.
- Insert : the D attribute selects one insert value in DOR register. This attribute is then processed up to the current insertion mode (see screen format and attribute insert section).


Figure 25 : Go Alphanumeric Character Set in 80 Character/Row Mode - EF9345.

| C7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| C6 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| C5 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| C4 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |


| C3 | C2 | C1 | co |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 |




E88 EF9345-43

Figure 25 bis ：Go Alphanumeric Character Set in 40 Character／Row Mode－EF9345 R003．

| C7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C6 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| C5 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| C4 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |


| C3 | C2 | C1 | C0 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 |


|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  | $\begin{aligned} & \$ 98 \\ & 8: 8 \\ & 4.7 \end{aligned}$ | \＃ 4 4 |  |  |  |  |
| 䠋 |  |  |  |  |  |  |  |
|  |  |  |  | \＃\＃ \＃\＃ \＃\＃ |  | 㺲册 |  |
|  |  |  |  |  |  |  |  |
|  |  | 濑 |  |  |  |  |  |
| $\square$ | 円㬰 |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 雨弗 |
| 最男 |  |  | $\begin{gathered} \text { \#\# } \\ \text { \#\# } \\ \ldots \end{gathered}$ |  |  | 碛平 |  |
|  | 円\＃ |  |  |  |  | 最聿 |  |
| 品曲 | $\begin{gathered} \mp> \\ \hline \end{gathered}$ |  |  |  |  |  | 粫甼 |
|  |  |  |  |  | \＃\＃ |  |  |
|  |  |  |  |  |  |  |  |
| $4$ | 號 | 㿽时 |  | 吅枵 |  |  |  |

Figure 25 ter : Go Alphanumeric Character Set in 40 Character/Row Mode - EF9345 R005.


## MICROPROCESSOR ACCESS COMMANDS

A microprocessor bus cycle may transfer one byte from/to the microprocessor to/from a directly addressable register. These registers provide an indirect access:

- to/from 5 on-chip indirect registers : ROR, DOR, MAT, PAT and TGS.
- to/from the private memory.

Due to address/data multiplexing, a bus cycle is a 2 phase process (see Timing diagram 1 or Timing diagram 2).

## ADDRESS PHASE.

The falling edge of $A S$ latches to $A D(0: 7)$ bus state and $\overline{C S}$ signal into the temporary $A$ address register (figure 26).

- $A(0: 2)=i$

This register index designates one out of 8 direct access registers $\mathrm{R}_{\mathrm{i}}$.

- A3 = XQR

This is the execution request bit.

- $\mathrm{A}(4: 7)=\mathrm{ASN}$

This is the Auto-Selection Nibble.

- $\mathrm{A} 8=\overline{\mathrm{LCS}}$

This is the latched value of $\overline{\mathrm{CS}}$ input pin.
EF9345 is selected when the following condition is met : ASN $=2$ (Hexa) and $\overline{\mathrm{LCS}}=0$.
Therefore, EF9345 is mapped in the hexadecimal microprocessor addressing space from XX20 to XX2F, where XX is up to the user. When EF9345 is not selected, its AD bus pins float and no register can be modified.


Figure 26 : Direct Access Registers.


DATA PHASE - REGISTERS.
When EF9345 is selected and while AS input is low, the $R_{i}$ register is accessed.
RO designates a write-only COMMAND register or a read-only STATUS register.
R1 to R7 hold the arguments of a command. They are read/write registers.
R1, R2, R3 are used to transfer the data.
R4, R5 hold the Auxiliary Pointer (AP).
R6, R7 hold the Main Pointer (MP).
(see memory organization ; pointer section for pointer structure).

## COMMAND REGISTER.

This register holds a 4-bit command type and 4 bits of orthogonal parameters (see command table).

## Type

There are 4 groups of command :

- The IND command which gives access to on-chip resources,
- The fixed format character code transfer commands,
- The variable character code handling commands,
- The general purpose commands.


## Parameters.

R/W: Direction
1 : to DATA registers (R1, R2, R3)
0 : from DATA registers.
$r$ : Internal resource index (see figure 27).
I: Auto-incrementation
1 : with post auto-incrementation

0 : without auto-incrementation.
$\mathrm{p}: \quad$ Pointer select
1: auxiliary pointer
0 : main pointer
$\mathrm{s}, \overline{\mathrm{s}}$ : $\quad$ Source, destination select
01 : source : MP ; destination : AP
10 : source : AP ; destination : MP
$\overline{\mathrm{a}}, \mathrm{a}: \quad$ Stop condition
01 : stop at end of buffer 10 : no stop.

## STATUS REGISTER

This is a read-only, direct access register.
S7: BUSY BUSY is set at the beginning of any command execution. It is reset at completion.
S6:AI LXm or LXa is set when respectively the main pointer or the auxiliary poin-
S5: LX $m$ - ter holds $X=39$ before a possible incrementation.
S4: LX $X_{a}$ The alarm bit S6 is set when LXm or LXa is set and an incrementation is performed after access.
S3 : $\quad$ Gives the MSB value of $R_{1}$.
S2: Gives the vertical synchronization signal state.
This is maskable by the VRM command.
S1 = S0 = 0 Not used.
S3 to S 6 are reset at the beginning of any command.
The COMMAND TABLE shows every command able to set, each of these status bits, after completion.

Figure 27 : Indirect On-chip Resource Access.


## NOTES ON COMMAND EXECUTION.

1. The execution of any command starts at the trailing edge of DS when (and only when) :

- EF9345 has been selected,
- XQR has been set,
at the previous AS falling edge.
This scheme allows loading a command and its argument in any order. For instance, a command, once loaded, may be re-executed with new or partly new arguments.

2. At power on, the busy state is undeterminated. It is recommanded to load first a dummy command with $\mathrm{XQR}=1$ before any effective command.
3. While Busy is set, the current command is under execution. Register access is then restricted.

## Register access with XQR $=0$

- Read STATUS is effective.
- Write COMMAND or any other register access are ineffective.
That is to say, the microprocessor reads undetermined values and may not modify a register.

Register access with XQR = 1

- Read STATUS or write COMMAND are effective,
- Access to other registers is ineffective.

However, the previous command is aborted and the new command execution launched (with an initial state undetermined for registers and memory locations handled by the aborted command).
4. Execution suspension.

The execution of any command (except VRM, VSM) is suspended during the last and first TV line of an active row. This is because the memory bus cannot be allocated for microprocessor access during this $104 \mu$ s period.

This holds too for internal resource access because on-chip data transfer uses internal data memory bus.

IND COMMAND (see figure 27).
This command transfers one byte between R1 and an internal resource. The $r$ parameter designates one on-chip indirect register.

## FIXED FORMAT CHARACTER CODE ACCESS :

 KRF, KRG, KRL KRCEach of these commands is dedicated to transfer one complete character code between DATA registers and memory. MP is exclusively used.
KRF transfers 24 bits.
KRG transfers 16 bits.
KRL transfers 12 bits.
KRE transfers 8 bits.
Code packing, pointer and data structures are explained in the corresponding character code section.
When auto-incrementation is enabled, MP is automatically updated after access so as to point to the next location. This location corresponds to the next right position on screen. When last position ( $\mathrm{X}=39$ ) is accessed, LX m is set. When last position is accessed with auto-incrementation, alarm is also set. MP is then pointing back at the beginning of the row : there is no automatic Y incrementation.

## VARIABLE CODE HANDLING COMMANDS: KRV EXP, CMP, KRE

An overview on these commands is given in "handling the variable codes" ( 40 char./row section).
KRV uses R5 to point the attribute file. $L X_{a}$ is set when this file is full (the last attribute pair has been accessed).

EXP and CMP use MP and R5 in the same way as KRV. Furthermore, R4 points to a working double buffer. These two commands process a whole row buffer and stop either at the end of the row buffer or when the file overflows. In the last case, the alarm bit is set.
KRE uses MP to point to a buffer and R4 to point to a working double buffer. R5 is unused. In other respects, KRE is identical to KRL.
For these commands, R4(5:7) hold the LSB's block dress of the working buffer W.


GENERAL PURPOSE ACCESS TO A BYTEOCT.
This command uses either MP or AP pointer.
When MP is in use, an overflow yields to a $Y$ incrementation.

MOVE BUFFER COMMANDS : MVB, MVD, MVT.
These are memory to memory commands which use R1 as working register.
MVB transfers a byte from source to destination, post-increments the 2 pointers and iterates until the stop condition is met. MVD and MVT are similar but work respectively with 2 byte word and 3 byte word. That is to say, MVB works on buffers, MVD on double buffers and MVT on triple buffers. If the parameter $\mathrm{a}=1$, the process stops when either source or destination buffer end is reached. If the parameter $\mathrm{a}=0$, the process never stops until aborted. In this case, main pointer overflow yields to a Y incrementation in MP. So, a whole block or page may be initialized.

MISCELLANEOUS COMMANDS : INY, VRM and VSM.
INY command increments $Y$ in MP.
VRM and VSM respectively reset and set a vertical synchronization status mask. When the mask is set, status bit S 2 remains at 0 . When the mask is reset, status S2 follows the vertical sync. state : it is reset for 2 TV lines per frame and stays at 1 during the remaining period. It becomes readable by the microprocessor from the status register. After power on, the mask state is undetermined.

G COMMAND TABLE

| Type | Memo | Code |  |  |  | Parameter |  |  |  | Status |  |  |  | Arguments |  |  |  |  | Execution Time (1) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | AI LX | $\mathrm{X}_{\mathrm{m}}$ L |  | R17 | R1 | R2 | R3 | R4 R5 | R6 R7 | Write | Read |
| Indirect | IND | 1 | 0 | 0 | 0 | R $\bar{W}$ |  | r |  | 0 | 0 | 0 | 0 | D | - | - | - | MP | 2 | 3.5 |
| 40 Characters - 24 Bits | KRF | 0 | 0 | 0 | 0 | $\mathrm{R} \bar{W} 0$ | 0 | 0 | 1 | X | X | 0 | 0 | C | B | A | - | MP | 4 | 7.5 |
| 40 Characters - 16 Bits | KRG | 0 | 0 | 0 | 0 | $\mathrm{R} \overline{\mathrm{W}} 0$ | 0 | 1 | 1 | X | X | 0 | 0 | A* | B* | W | - - | MP | 5.5 | 7.5 |
| 80 Characters - 8 Bits | KRC | 0 | 1 | 0 | 0 | $\mathrm{R} \overline{\bar{W}} 0$ | 0 | 0 | 1 | X | X | 0 | 0 | C | - | - | - | MP | 9 | 9.5 |
| 80 Characters - 12 Bits | KRL | 0 | 1 | 0 | 1 | R/̄W | 0 | 0 | 1 | X | X | 0 | 0 | C | - | A | - | MP | 12.5 | 11.5 |
| 40 Characters Variable | KRV | 0 | 0 | 1 | 0 | $\mathrm{R} \overline{\mathrm{W}} 0$ | 0 | 0 | 1 | X | X | X | X | C | B | A | - XF | MP | (2) $3+3+j$ | $3.5+6$ * $j$ |
| Expansion | EXP | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | X | 0 | X | 0 | C | B | A | PW XF | MP | (3) < 247 | - |
| Compression | CMP | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | X | 0 | X | 0 | C | B | A | PW XF | MP | (3) < 402 | - |
| Expanded Characters | KRE | 0 | 0 | 0 | 1 | $\mathrm{R} \overline{\mathrm{W}} 0$ | 0 | 0 | 1 | X | X | 0 | 0 | C | B | A | PW - | MP | 4 | 7.5 |
| Byte | OCT | 0 | 0 | 1 | 1 | $\mathrm{R} \bar{W} \mathrm{P}$ | p | 0 | 1 | X | X | X | 0 | D | - | - | AP | MP | 4 | 4.5 |
| Move Buffer | MVB | 1 | 1 | 0 | 1 | s | $\bar{s}$ | a | a | 0 | 0 | 0 | 0 | W | - | - | AP | MP | (2) $2+4 . n$ | - |
| Move Double Buffer | MVD | 1 | 1 | 1 | 0 | s s | $\bar{s}$ | a | a | 0 | 0 | 0 | 0 | W | - | - | AP | MP | (2) $2+8 . n$ | - |
| Move Triple Buffer | MVT | 1 | 1 | 1 | 1 | s s | $\bar{s}$ | a | a | 0 | 0 | 0 | 0 | W | - | - | AP | MP | (2) $2+12 . n$ | - |
| Clear Page (4)-24 Bits | CLF | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | X | X | 0 | 0 | C | B | A | - | MP | < 4700 (1 K code) | - |
| Clear Page (4)-16 Bits | CLG | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | X | X | 0 | 0 | A* | B* | W | - - | MP | < 5800 (1 K code) | - |
| Vertical Sync Mask Set | VSM | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | - | - | - | - - | - | 1 | - |
| Vertical Sync Mask Reset | VRM | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | - | - | - | - | - | - | - | - | - - | 1 | - |
| Increment Y | INY | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - | - | - | - | Y - | 2 | - |
| No Operation | NOP | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | - | - | - | - | - | - | - | - | - | 1 | - |

P : Pointer select
1 : auxiliary pointer
0 : main pointer.
$\mathrm{s}, \overline{\mathrm{s}}$ : Source, destination
01 : source = MP ; destination = AP
10 : source = AP ; destination = MP
$\overline{\mathrm{a}}, \mathrm{a}$ : Stop condition
01 : stop at end of buffer
10 : no stop

PW (Z, YW) : Used as working register
W) : Working buffer Set or Reset $X$ File
Pointer incrementation
Data
Main pointer
Auxiliary pointer
(1) Unit : 12 clock periods ( $\approx 1 \mu \mathrm{~s}$ ) without possible suspension.
(2) $n \quad:$ total number of words $\leq 40 ; \mathrm{j}=1$ for long codes, $\mathrm{j}=0$ for short codes.
(3) : Worst case ( 20 long codes +20 short codes).
(4) : These commands repeat KRF or KRG with $Y$ incrementation when $X$ overflows. When the last position is reached in a row. $Y$ is incremented and the process starts again on the next row

INTERFACE WITH EF6801


E88EF9345-49

MINIMUM APPLICATION WITH 2K X 8 MEMORY
One page memory terminal in 16 -bit fixed format or 24 -bit compressed format.


E88EF9345-50

TYPICAL APPLICATION WITH 8 K X 8 DYNAMIC OR PSEUDO-STATIC RAM
Multipage terminal with possibility of multiple user definable character sets.


MAXIMUM APPLICATION WITH 16 K X 8 MEMORY
Multipage terminal with user definable character sets and buffer areas.


## ORDERING INFORMATION

| Part Number | Package | Character <br> Generator |
| :--- | :---: | :---: |
| EF9345PRYYY <br> EF9345FNRYYY | DIP40 | RYYY |
| PLCC44 | RYYY |  |

## PACKAGE MECHANICAL DATA

40 PINS - PLASTIC DIP

(1) Nominal dimension
(2) True geometrical position

40 pms

PACKAGE MECHANICAL DATA (continued)
44 PINS - PLASTIC CHIP CARRIER


## SINGLE CHIP SEMI-GRAPHIC DISPLAY PROCESSOR

- SINGLE CHIP LOW-COST CRT CONTROLLER
- UP TO 60 Hz SCREEN REFRESH RATE
- 32 KBYTE DEDICATED MEMORY ADDRESSING SPACE
- 2 SCREEN FORMATS :

25 ROWS OF 40 CHARACTERS
25 ROWS OF 80 CHARACTERS

- ON-CHIP 154 ALPHANUMERIC AND 128 SEMIGRAPHIC CHARACTER GENERATOR
- EASY EXTENSION OF USER DEFINED ALPHANUMERIC OR SEMI-GRAPHIC SETS ( $>1 \mathrm{~K}$ characters)
- 40 CHARACTERS/ROW ATTRIBUTES :

FOREGROUND AND BACKGROUND COLOR, DOUBLE HEIGHT, DOUBLE WIDTH, BLINKING, CONCEAL, INSERT

- 80 CHARACTERS/ROW ATTRIBUTES : UNDERLINING, BLINKING, REVERSE, COLOR SELECT
- PROGRAMMABLE ROLL-UP, ROLL-DOWN, UPPER OR LOWER SERVICE ROW
- ON-CHIP R, G, B SHIFT REGISTERS
- ANALOG COMPOSITE LUMINANCE SIGNAL OUTPUT
- VERSATILE I/O CONFIGURATION : VIDEO AND SYNC OR GENERAL PURPOSE I/O PORTS
- ADDRESS/DATA MULTIPLEXED BUS DIRECTLY COMPATIBLE WITH STANDARD MICROCOMPUTERS SUCH A 6801, 6301, 8048, 8051



## DESCRIPTION

A complete display control unit may be implemented with TS9347 and a single standard memory package. This new advanced CRT controller drastically reduces IC cost and PCB area for low-end color or monochrome terminal.

TYPICAL APPLICATION


E88TS9347-01

## PIN CONNECTIONS



## BLOCK DIAGRAM



## PIN DESCRIPTION

All the input/output pins, XTAL and Y excepted, are TTL compatible.
MICROPROCESSOR INTERFACE

| Name | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Function | Description |
| :---: | :---: | :---: | :---: |
| AD (0:7) | 1/O | Multiplexed Address/Data Bus | These 8 bidirectional pins provide communication with the microprocessor system bus. |
| AS | I | Address Strobe | The falling edge of this control signal latches the address on the $A D(0: 7)$ lines, the state of the Data Strobe (DS) and Chip Select (CS) into the chip. |
| DS | I | Data Strobe | When this input is strobed high by AS, the output buffers are selected while DS is low for a read cycle ( $R / W=1$ ). <br> In write cycle, data present on AD (0:7) lines are strobed by R/W low (see timing diagram 2). <br> When this input is strobed low by $A S, R / \bar{W}$ gives the direction of data transfer on $A D(0: 7)$ bus. DS high strobes the data to be written during a write cycle ( $\mathrm{R} / \bar{W}=0$ ) or enables the output buffers during a read cycle (R/W $=1$ ). (see timing diagram 1). |
| R/W | 1 | Read/Write | This input determines whether the internal registers get written or read. A write is active low ("0"). |
| $\overline{\mathrm{CS}}$ | 1 | Chip Select | The TS9347 is selected when this input is strobed low by AS. |

## MEMORY INTERFACE

| Name | Pin <br> Type | Function | Description |
| :---: | :---: | :---: | :--- |
| ADM (0:7) | I/O | Mutiplexed <br> Address/Data Bus | Lower 8 bits of memory address appear on the bus when $\overline{\text { ASM }}$ <br> is high. It then becomes the data bus when ASM is low. |
| AM (8:14) | O | Memory <br> Address Bus | These 7 pins provide the high order bits of the memory <br> address. |
| $\overline{\mathrm{OE}}$ | O | Output Enable | When low, this output selects the memory data output buffers. |
| $\overline{\mathrm{WE}}$ | O | Write Enable | This output determines whether the memory gets read or <br> written. A write is active low ("O"). |
| $\overline{\mathrm{ASM}}$ | O | Memory <br> Address Strobe | This signal cycles continuously. Address can be latched on its <br> falling edge. |

VIDEO INTERFACE

| Name | Pin Type | Function | Description |
| :---: | :---: | :---: | :---: |
| R | $\bigcirc$ | Red/Composite Sync | * When $\mathrm{TGS}_{5}=0$, this output delivers the Red component of the video signal. It is low during the H and V blanking intervals. <br> * When $\mathrm{TGS}_{5}=1$, this output delivers the composite synchronization signal. |
| G | 0 | Green/Insert/Port 1 | * When $\mathrm{TGS}_{4}=\mathrm{TGS}_{5}=0$, this output delivers the green component of the video signal. It is low during the V and H blanking intervals. <br> * When $\mathrm{TGS}_{4}=1$, this output delivers the Insert attribute. It allows to insert the video signals in another external video for captionning purposes for example. It can also be used as a general purpose attribue or color. <br> * When $T G S_{5}=1$ and $\mathrm{TGS}_{4}=0$, this pin is a general purpose output port. Its state is programmed by the value of PAT2. |
| B | 0 | Blue/Port 2 | * When $\mathrm{TGS}_{5}=0$, this output delivers the blue component of the video signal. It is low during the V and H blanking intervals. * When $\mathrm{TGS}_{5}=1$, this pin is a general purpose output port programmed by the value of PAT7. |
| Y | 0 | Composite Luminance | This analog output delivers the composite luminance signal with 8 different grey levels plus the synchronization level. |
| Sync | 1 | Sync. Input/Input Port | * When $\mathrm{TGS}_{3}=1$, this input allows to vertically and, if $\mathrm{TSG}_{2}$, is set, horizontally synchronize the TS9347 on an external signal. <br> * When $\mathrm{TGS}_{2}=\mathrm{TGS}_{3}=0$, the logic state of this input may be read by the microprocessor, and acts as a generall purpose input port. <br> * This input must be grounded if not used. |

## OTHER PINS

| Name | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Function | Description |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { CLK } \\ \text { XTAL } \end{gathered}$ | I/O | Crystal/Clock Input Crystal Output | These pins allow to connect a crystal to generate the input frequency from 12 to 15 MHz . If an external signal is used, it must be applied on CLK input, XTAL is left unconnected. |
| CLKOUT | 0 | Clock Output | When internal oscillator is used, this pin provides a TTL compatible oscillator output for general operation. |
| $\mathrm{V}_{\text {S }}$ | S | Power Supply | Ground. |
| $V_{D D}$ | S | Power Supply | + 5 V |
| $V_{\text {Ssc }}$ <br> $V_{D D C}$ | S | Power Supply <br> Power Supply | These pins provide separate 0 V and 5 V power supply for the Y analog converter, allowing easier noise reduction. |

## FUNCTIONAL DESCRIPTION

The TS9347 is a low cost, semigraphic, CRT controller.

The TS9347 displays up to 25 rows of 40 characters or 25 rows of 80 characters, including either an upper or lower service row.
The on-chip character generator provides a standard, $5 \times 7$, character set and standard semigraphic sets.

More user definable ( $8 \times 10$ ) alphanumeric or semigraphic sets may be mapped in the $32 \mathrm{~K} \times 8$ private memory addressing space.
These user definable sets are available only in 40 characters per row format.

## MICROPROCESSOR INTERFACE

The TS9347 provides an 8-bit, address/data multiplexed, microprocessor interface.
It is directly compatible with popular (6801, 8048, 8051, 8085....) microprocessors.

REGISTERS
The microprocessor directly accesses 8 registers :

- R0 : Command/status register
- R1 : R2, R3 : Data registers
- R4, R5 Each of these register pairs points into R6, R7 the private memory.
Through these registers, the microprocessor indirectly accesses the private memory and 5 more registers :
- ROR, DOR : Base address of displayed page memory and of user external character generators.
- PAT, MAT, TGS : Used to select the I/O configuration, the page attributes and format, and to program the timing generator options.


## PRIVATE MEMORY

The user may partition the $32 \mathrm{~K} \times 8$ private memory addressing space between :

- pages of character codes ( $2 \mathrm{~K} \times 8$ or $3 \mathrm{~K} \times 8$ ),
- external character generators,
- general purpose user area.

Many types of memory components are suitable :

- ROM, DRAM or SRAM,
- $2 \mathrm{~K} \times 8,8 \mathrm{~K} \times 8,16 \mathrm{~K} \times 4,32 \mathrm{~K} \times 8$ organization,
- Modest 400 ns cycle time and 240 ns access time is required.


## 40 CHARACTERS PER ROW : CHARACTER CODE FORMATS AND ATTRIBUTES

Once the 40 characters per row format has been selected, one character code format out of two must be chosen:

- 24-bit format

All the attributes are provided in parallel.

- 16-bit format :

Some parallel attributes, others are latched.
The 16 -bit fixed format is compatible with EF9345 CRT controller.
Character attributes provided:

- Back ground and foreground color (3 bits each),
- Double height, double width,
- Blinking,
- Reverse,
- Underlining,
- Conceal,
- Insert,
- $11 \times 100$ user definable character generator in memory.


## 80 CHARACTERS PER ROW FORMAT : CHA RACTER CODE FORMAT AND ATTRIBUTES

Two character code formats are provided :

- Long (12 bits) with 4 parallel attributes :
- Blinking,
- Underlining,
- Reverse,
- Color select
- Short (8 bits) : no attributes.


## TIMING GENERATOR

The whole timing is derived from a 12 to 15 MHz on chip oscillator.
The RGB outputs are shifted at 8 to 10 MHz for the 40 character/row format and at 12 to 15 MHz for the 80 character/row.

The timing generator allows different display modes:

- Interlaced or not
- Master or slave synchronization.


## VIDEO OUTPUT

The video output is always available as a composite luminance signal on the analog output $Y$; the logic R, V, B, Syncout and Insert components may be selected on the RGB output pins.

## MEMORY ORGANIZATION

## LOGICAL AND PHYSICAL ADDRESSING

The physical 32 Kbyte addressing space is logically partitioned by the TS9347 into 40-byte buffers (Figure 1). More precisely, a logical address is given by an $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ triplet where :

- $X=(0$ to 39$)$ points to a byte inside a buffer,
- $\mathrm{Y}=(0,8$ to 31$)$ points to a buffer a 1 Kbyte block,
- $Z=(0$ to 31$)$ points to a block.

Figure 1 : Memory Row Buffer.


## POINTERS

Each $X, Y$, and $Z$ component of a logical address is binary encoded and packed in two 8-bit registers. Such a register pair is a pointer (Figure 2). TS9347 contains two pointers :

- R6, R7 : main pointer
- R4, R5 : auxiliary pointer.

Both pointers have the same format. R7 (resp. R5) holds the X component and the two LSB's of the Z component. R6 (resp R4) holds the Y component and the three MSB's of the $Z$ component. This package induce a partitionning of $Z$ in 8 districts of 4 blocks each.
Logical to physical translation is performed on chip following Figure 4 scheme.

Figure 2 : Pointer Auto Incrementation.


## DATA STRUCTURES IN MEMORY

A page is a data structure displayable on the screen up to 25 rows of characters. According to the character code format, each row on the screen is associated with 2 (or 3 ) 40 -byte buffers. This set of 2 (or 3) buffers constitutes a row buffer (Figure 1). The buffers belonging to a row buffer must meet the fol-
lowing requirements :

- they have the same Y address,
- they have the same district number,
- they lie at 2 (or 3 ) successive (modulo 4) block addresses in their common district.

Consequently, a row buffer is defined by its first buffer address and its format.

A Page is a set of successive row buffers :

- with the same format,
- with the same district number,
- with the same block address of first buffer. This block address must be even.
- lying at successive (modulo 24) Y addresses.

Consequently, a page should not cross a district boundary. General purpose memory area may be used but should respect the buffer or row buffer structure. See Figure 2 for pointer incrementation implied by these data structures.

## MEMORY TIME SHARING (see Figure 3)

The memory interface provides a 500 ns cycle time at Fin $=12 \mathrm{MHz}$. That it to say a $2 \mathrm{Mbyte} / \mathrm{s}$ memory bandwidth is shared between :

- reading a row buffer from memory to load the internal row buffer (up to 120 bytes once each row),
- reading user defined characters slices from memory ( 1 byte each $\mu \mathrm{s}$ ),
- indirect microprocessor read or write operation,
- refresh cycles to allow DRAM use, with no overhead.
A fixed allocation sheme implements the sharing.
Notes on Figure 3.

1. Dumming cycles are read cycles at dummy addresses.
2. RFSH cycles are read cycles performed by an 8 -bit auto-incrementing counter. Low order address byte ADM ( $0: 7$ ) cycles through its 256 states in less than 1 ms .
3. The microprocessor may indirectly access the memory once every $\mu \mathrm{s}$, except during the first and the last line of a row, when the internal buffer must be reloaded.

During these lines, no microprocessor access is provided for $104 \mu \mathrm{~s}$; this holds too when no user defined character slices are addressed.

Figure 3 : Memory Cycle Allocation ( 12 MHz operation).


Figure 4 : Logical to Physical Address Transcoding Performed on-chip.


## SCREEN FORMAT AND ATTRIBUTES OUTPUTS CONFIGURATION

The screen format and attributes are programmed through 5 indirectly accessible registers : ROR, TGS, PAT, MAT, and DOR. IND command allows accessing to these registers. TGS is also used to select the timing generator options (see Screen Format Table).

ROW AND CHARACTER CODE FORMAT : TGS (6:7)
Two row formats and 4 character code formats are available but cannot be mixed in a given screen.
TIMING GENERATOR AND CONFIGURATION OPTIONS : TGS (1:5)
TGS1 = 0 : noninterlaced mode, 312 lines/frame. TGS1 = 1 : interlaced mode, 312.5 lines/frame. TGS $(2,3)$ : input synchronization configuration.
The SYNC input may be interpreted as a synchronization signal or as a general purpose input port, which state can be read by the microprocessor in the status register (bit 2). Alternatively, the vertical synchronization output from the timing generator can be read in the same register.
The composite incoming SYNC IN signal is separated into two internal signals :

- Vertical Synchronization In (VSI)
- Horizontal Synchronization In (HSI)

TGS3 = 1 enables VSI to reset the internal line count : SYNC IN input is sampled at the beginning of the active area of each line. When the sample transits from 0 to 1 , the line count is reset at the end of the current line.
TGS3 = TGS2 $=1$ enables HSI to control an internal digital PLL: HSI and on-chip generated H. SYNC OUT are considered as in phase if their leading edges match at plus or minus 1 clock period. When they are out of phase, the line period is lenghtened by 1 clock period ( 80 ns at 12 MHz ).
Screen Format Table resumes the different combinations.
TGS $(4,5)$ : output configuration
Three output pins may be configured to output either video signals or general purpose output ports. The Screen Format Table summarizes the possible configurations, with the following definitions:
R, V, B : Red, Green and Blue Video components I : Insert signal
HVS : Composite H and V synchro output
P1, P2 : General purpose output ports
PAT2 gives the value of P1, PAT7 gives the value of P2 : a logical "1" will cause a "high" on the corresponding output, while a " 0 " results in a "low".

SCREEN PARTITION, PAGE POINTER ROR (see top of the Screen Format Table)
The screen is partitioned in three areas :
*The margin

* The service row
*The bulk or remaining rows
MAT ( $0: 3$ ) declares the color of the margin and the value IM of its insert attribute.
DOR7 and ROR register point to the page to be displayed : DOR7 gives the MSB of the $Z$ address, ROR (7:5) three next bits, the LSB is implicitly ZO $=0$ (the page block address must be even). YOR (= ROR (4:0)) gives the first row to be displayed at the top of the bulk area. The next row buffers to be displayed are fetched sequentially by incrementing the $Y$ address (modulo 24). This address never gets out of the origin block. Incrementation of YOR by the microprocessor yields a roll up.


## SERVICE ROW : TGSO ; PATO

The 10 scan line service row can be displayed at the top or the bottom of the screen, depending on the value of TGSO. The service row is fetched from the origin block at $Y=0$; it does not roll ; it may be disabled by PATO $=0$; it is then displayed as a margin extension.

## BULK : PAT1 ; MAT7

The bulk is displayed for 240 scan lines. Each row buffer is usually displayed for 10 scan lines. However, MAT7 = 1 doubles this figure : then every character appears in double height (double height characters are quadrupled).

PAT1 $=0$ disables the bulk. When disabled, the corresponding scan lines are displayed as a margin extension.
CURSOR : MAT (4:6)

To be displayed with the cursor attribute, a character must be pointed by the main pointer (R6, R7) and MAT6 must be set. The cursor attributes are given by MAT $(4,5)$ :

- Complementation :

The $R, G, B$ or each pixel is logically negated:
$R, G, B \rightarrow \bar{R}, \bar{G}, \bar{B}$

- Underline:

The underline attribute is negated

- Flash :

The character is periodically displayed with, then without the cursor attribute $(50 \% / 50 \% \approx 1 \mathrm{~Hz}$ ).

## FLASH ENABLE (PAT 6) - CONCEAL ENABLE (PAT3)

Any character flashing attribute is a "don't care" when PAT6 $=0$. When PAT6 $=1$, a character flashes if its flashing attributes is set. It is then periodically displayed as a space $(50 \% / 50 \% \approx 0.5 \mathrm{~Hz})$.
PAT3 is a 'don't care" for 80 char./row formats. When any 40 char./row format is in use :

* if PAT3 $=0$, the conceal attribute of any character is a "don't care"
* if PAT3 $=1$, the conceal attribute of each character is interpreted : a concealed character appears as a space on the screen.


## INSERT MODES : PAT (4:5)

These modes make sense only if the insert signal I is available on the G pin, that is to say when TGS4 $=1$.
During retrace, margin and extended margin periods, the I signal outputs the value of the insert margin attribute : $I=I M=$ MAT3.
During active line period, the I output is controlled by the insert mode, and II and I 2 , the insert attributes of each characters. The I output may have several uses : (See figure below).

As a margin/active area signal in the Active Area Mark mode
*As a character per character marker signal in the Character Mark mode
*As a video mixing signal in the other modes, provided that the TS9347 has been vertically and horizontally synchronized with an external video source : the I output allows mixing TS9347 video output ( $I=1$ ) and external video signal $(I=0)$. This mixing may occur for the complete character window (Boxing mode) or only for the foreground pixels (Inlay mode).

## VIDEO OUTPUT DURING ACTIVE PERIODS

| Insert Mode | $\mathbf{I 1}$ | $\mathbf{I 2}$ | Char. Level Pixels | $\mathbf{I}$ | Video Output | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Active Area Mark | - | - | - | 1 | Unchanged |  |
| Character Mark | 0 | - | - | 0 | Unchanged |  |
|  | 1 | - | - | 1 | Unchanged |  |
| Inlay | 0 | - | - | Black | Non Insert |  |
|  | 1 | - | Background | 0 | Black |  |
|  | 1 | - | Foreground | 1 | Unchanged | Inlaid |
| Boxing and Inlay | 0 | - | - | Black | Non Inserted |  |
|  | 1 | 0 | - | 0 | Boxed |  |
|  | 1 | 1 | Background | 1 | Unchanged | Black |
|  | 1 | 1 | Foreground | 1 | Unchanged | Inlaid |

## SCREEN FORMAT TABLE



SCREEN FORMAT TABLE (continued)


## 40 CHAR/ROW CHARACTER CODES

To display pages in 40 character per row format, one out of two character code formats must be selected:

* Long (24 bits) code : all parallel attributes.
* Short (16 bits) code : mix of parallel and latched attributes.
Short codes are translated into long codes by the TS9347 during the internal row buffer loading process. The choise of the character code format is obviously a display flexibility/memory size trade off, left up to the user.


## LONG CODES

This is the basic 40 char/row code. Each 8 pixel x 10 lines character window on the screen is associated with a 3-byte code in memory, namely the C, B,
and A bytes (Figure 5). A row on the screen is associated with a 120 byte row buffer in memory.

## 3-byte code structure

1. C7 is a don't care. Up to 128 characters may be addressed in each set. Each user definable set holds only 100 characters: C-byte value ranges from 00 to 03 and 20 to 7 F (hexa).
2. $B(3: 7)$ give the type and the set number of the character.
3. When I2, U, L are not programmable, the default value of these attributes is 0 .
4. Character code byte A defines a two color set giving directly (Figure 6) the two values (B1, G1, R1) and ( $\mathrm{B} 0, \mathrm{G} 0, \mathrm{RO}$ ) respectively affected to the 1 's and the 0's of the character pattern. The negative attribute, when set, exchanges the two values.

Figure 5: 40 Character Long Codes.


| $\begin{gathered} \text { Type and Set } \\ B(3: 7) \\ \hline \end{gathered}$ |  |  |  |  | Number of Character Per Set | Set Name | Set Type | Cell Location |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B7 | B6 | B5 | B4 | B3 | C (0:6) |  |  |  |
| 0 | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | $1$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | 128 STANDARD MOSAIC 32 COMPLEMENT. CELLS | $\begin{aligned} & \text { G10 } \\ & \text { GOE } \end{aligned}$ | $\begin{gathered} \text { SEMI } \\ \text { GRAPH } \end{gathered}$ | $\begin{aligned} & \text { ON CHIP } \\ & \text { ROM } \end{aligned}$ |
|  | 12 | 0 | U | L | 128 ALPHANUMERICS | G0 | ALPHA |  |
| 1 | 0 | 0 | U | L | 100 ALPHA UDS | G'0 |  |  |
|  | 0 | 1 | 0 | L | 100 SEMI-GRAPHIC UDS | G'10 | $\begin{gathered} \text { SEMI } \\ \text { GRAPH } \end{gathered}$ | EXTERNALRAM |
|  |  |  | 1 | L | 100 SEMI-GRAPHIC UDS | G'11 |  |  |
|  | 1 | X | X | X | 800 SEMI-GRAPHIC UDS | Q0:7 |  |  |

$L=$ Double width
$U=$ Underlined
Note 1 : Double height, double width : a correct operation assumes that the same character code had been repeated in the page memory (Twice for double height or double width, four times for double size).
2 : Double height : each slice of the character is repeated : twice to get a $8 \times 20$ pattern. However for the alphanumeric characters, these scheme is slightly different : the upper slice $(\mathrm{SN}=0)$ is tripled, the next $(\mathrm{SN}=1$ to 8$)$ are doubled, and the last $(\mathrm{SN}=9)$ is displayed only once.

Figure 6 : Coloring a Character.

| $\mathbf{B}$ | $\mathbf{G}$ | $\mathbf{R}$ | Color Value |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | BLACK |
| 0 | 0 | 1 | RED |
| 0 | 1 | 0 | GREEN |
| 0 | 1 | 1 | YELLOW |
| 1 | 0 | 0 | BLUE |
| 1 | 0 | 1 | MAGENTA |
| 1 | 1 | 0 | CYAN |
| 1 | 1 | 1 | WHITE |

## SHORT CODES

These 16 -bit codes achieve memory saving whith some penalties :

* Q0 to Q7 and GOE cannot be reached.
* Some attributes are latched and can be changed only while displaying a space (delimitor code).

Figure 7 : Shifting a Slice.

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |

Shift Direction : LSB First
1 = Foreground
0 = Background
E88TS9347-09
They are fully compatible with EF9345 (binary code and display interpretation) if the 12 attribute is given the value 0 .
Figure 10 gives the short to long translation process which occurs for each row - while loading the internal row buffer - before display.

## HANDLING SHORT AND LONG CODES

The TLM, TLA, TSM, and TSA, commands allow an easy $X, Y$ random or an $X$ sequential access to/from the microprocessor from/to a memory row buffer.

Figure 8 : Long Codes in Memory Triple Row Buffer.


Figure 9 : Short Codes in Memory Double Row Buffer.

## TSM COMMAND

| $R 1$ | $A^{*}$ |
| :---: | :---: |
| $R 2$ | $B^{*}$ |
| $R 3$ | $W$ |
| $R 4$ | - |
| $R 5$ | - |
| $R 6$ | $D, Y$ |
| $R 7$ | $B, X$ |

TSA COMMAND

| R1 | $A^{*}$ |
| :---: | :---: |
| R2 | $B^{*}$ |
| R3 | W |
| R4 | D. Y |
| R5 | B, $X$ |
| R6 |  |
| R7 |  |



NOTES
1/ Translation process
The translation process operates throuch 3 elementary operations :

- Field-to-field : a character code or an attribute value (i.e: $\mathrm{C}_{0}$, flashing) is directly loaded from short to long code.
- Field-to-constant the decoding of a short code forces the value of the equivalent long code attribute. For example, semigraphic short characters forces normai size ( $H=0, L=0$ ) attributes.
- Latched attributes : at the beginning of each row, these attributes are reset (no underline, not concealed, no insert, black background). Then, they keep their current va ue until modified by either a field to field or field to constant operation.


## 2/ Insert attribute

$\mathrm{I}_{2}$ is interpreted both in $\mathrm{G}^{\prime} 0$ and $\mathrm{G}^{\prime} 10$, contrary to long code mode.

USER DEFINED CHARACTER GERATOR IN MEMORY : DOR REGISTER
With 40 char./row, the elementary window dimensions on the screen are 10 slices $\times 8$ pixels. Thus,
a character cell holds 10 bytes in memory and 4 character cells are packed in one 40-byte buffer (Figure 11).

Figure 11 : Packing Uds Cells in Memory.


The cells of one given character set should be layed in one block.
Up to 100 character cells may be addressed in each set.
The location in memory, where to fetch the sets in use, are declared by DOR register (Figure 12).

For each type of set, it gives the MSB(s) of the $Z$ block address. TS9347 reads the Z LSB(s) in the B byte of the (equivalent) long code. As usual, the character code is read in the C byte. SN is derived from the scan line rank in the row and the double height status.

Figure 12 : Uds Fetch to Display.


## LOADING USER DEFINED CHARACTER SET

Before loading a character set into RAM, the user must

- Assign a name to the set :
$\mathrm{G}^{\prime} 0, \mathrm{G}^{\prime}{ }_{10}, \mathrm{G}^{\prime}{ }_{11}$, or $\mathrm{Q}_{0-7}$
- Assign a character number to each character belonging to this set. Character numbers range from 0 to 3 and 32 to 127.
It is binary coded into 7 bits $C(0.6)-C(0.6)$ will be loaded later into a C byte character code in order to display the character.
- A pointer to a character slice in memory is then manufactured from
- the character number C (0.6)
- the slice number SN (0.3)
- the bloc number assigned to the set $Z$ (0.4)

Note : Different sets may be mixed in the same block, as long as the character have different code numbers.
Figure 13 shows how to proceed with the auxiliary pointer and the TBM and TBA commands.

Note : The main pointer may be also used. When sequentielly accessing slices of a given character, auto incrementation is helpless.

Figure 13 : Accessing a Character Slice in Memory using TBA Command.


## ON-CHIP CHARACTER GENERATOR

- GO and GOE are common to 40 and 80 char./row modes (Figure 14 and Figure 23).
- G10 is the standard mosaïc set for videotex (Figure 15).
- GOE cannot be reached from the 16 bit short codes (Figure 16).


## DISPLAYING THE ATTRIBUTES

1. For normal operation, a double height and/or double width character must be repeated in memory in two successive Y and/or X positions. The user may otherwise freely mix any character size.
2. The attributes are logically processed in the following order :

- Underline or underline cursor : foreground forced on the last slice ( $\mathrm{SN}=9$ ).
- Flash : background periodically forced on the whole window ( $\approx 0.5 \mathrm{~Hz}$ ). The phase depends on the negative attribute.
- Conceal : background forced permanently on the whole window. A concealed character neither blinks nor is underlined.
- Negative : exchange the background and foreground color values when set.
- Coloring.
- Complemented cursor mode.
- Insert : black color forced when required.

3. Basic pixel shift frequency : fcLk $\times 2 / 3=8$ to 10 MHz

Figure 14 : Go Alphanumeric Character Set in 40 Character/Row Mode-TS9347.


Figure 15: $\mathrm{G}_{10}$ Semigraphic Character Set.


Figure 16 : GOE Extension Character Set.


## 80 CHAR / ROW CHARACTER CODES

To display pages in 80 character per row format, one of two character code formats must be selected :

- Long (12 bits) code : 4 parallel attributes
- Short (8 bits) code : no attribute.

Both formats address the on-chip Go and GOE sets ( 154 characters $6 \times 10$ ) sets. None allows UDS addressing.

Figure 17: 80 Char/Row Character Code.


## LONG CODES

Each 6 pixels $\times 10$ lines character window on the screen is associated with a 12-bit code in memory, namely a C byte and an attribute nibble A (Figure 17).

## SHORT CODES

They are derived from the long code by giving a 0 implicit value to each bit of the A nibble positive, not underlined, not flashing.

## PACKING THE CODES IN MEMORY

Long codes are paired. A pair is packed in a 3-byte word. Therefore, the 80 codes of a row fill a 120byte row buffer (Figure 18). The left most position on the screen is even. Its corresponding $C$ byte is at the beginning of the first buffer. The next position on the screen is odd. Its corresponding $C$ byte is at the beginning of the second buffer. Both nibbles are
packed in the third buffer. With short codes, the same scheme yields 80-byte row buffers.

## ACCESS TO THE CODES IN MEMORY

KRL command transfers 12 bits from/to the R1 and R3 registers to/from memory. The read modify write operation, necessary to write the A nibble in memory, is automatically performed provided that the A nibble is repeated in the R3 register (Figure 19). Dedicated auto-incrementation is also performed when required.
KRS command does a similar job the short codes (Figure 20).
A very simple scheme allows the microprocessor to transcode an horizontal screen location into a pointer (Figure 21). The joint use of this scheme with the dedicated command alleviates all the packing/unpacking troubles.

Figure 18: 80 Char / Row Code Packing.


Figure 19 : KRL Command: Sequential Access to Long Codes.


Figure 20 : KRS Command Sequential Access to Short Codes.


Figure 21 : Transcoding an Horizontal Screen Location into a R7 Pointer.


## DISPLAYING THE ATTRIBUTES : DOR REGISTER

Short code character are not flashing, not underlined and "positive".
The attributes are processed in the following order :

- Underline or underlined cursor : foreground is forced on the last slice ( $\mathrm{SN}=9$ ).
- Flash : background is periodically ( $0.5 \mathrm{~Hz}-50 \%$ ) forced on all the window. The phase depends on the negative attribute.
- Color select : a "positive" character is displayed with a background color same as the margin co-
lor. The foreground color is selected in DOR register by the D attribute.
- Negative : when the character is negative, background and foreground colors are exchanged. In complemented CURSOR position, these colors are complemented.
- Insert : The D attribute selects one insert value in DOR register. This attribute is then processed up to the current insertion mode (see screen format and attribute insert section).


Figure 22 : Goe Alphanumeric Character Set in 80 Character/Row Mode - TS9347.


## MICROPROCESSOR ACCESS COMMANDS

A microprocessor bus cycle may transfer one byte from/to the microprocessor to/from a directly addressable register. These registers provide an indirect access:

- to/from 5 on-chip indirect registers : ROR, DOR, MAT, PAT and TGS.
- to/from the dedicated memory.

Due to address/data multiplexing, a bus cycle is a 2 phase process (see Timing diagram 1 or Timing diagram 2).

## ADDRESS PHASE

The falling edge of AS latches the AD (0.7) bus state and $\overline{C S}$ signal into the temporary $A$ address register (Figure 23).

- $\mathrm{A}(0: 2)=\mathrm{i}$

This register index designates one out of 8 direct access registers $\mathrm{R}_{\mathrm{i}}$.

- $\mathrm{A} 3=X Q R$ This is the execution request bit.
- A (4:7) = ASN

This is the Auto-Selection Nibble.

- $\mathrm{A} 8=\overline{\mathrm{LCS}}$

This is the latched value of $\overline{\mathrm{CS}}$ input pin.
TS9347 is selected when the following condition is met : ASN = 2 (Hexa) and $\overline{\mathrm{LCS}}=0$.
Therefore, TS9347 is mapped in the hexadecimal microprocessor addressing space from XX20 to XX2F, where XX is up to the user. When TS9347 is not selected, its AD bus pins float and no register can be modified.


Figure 23 : Direct Access Registers.


## DATA PHASE - REGISTERS

When TS9347 is selected and while AS input is low, the $R_{i}$ register is accessed.
RO designates a write-only COMMAND register or a read-only STATUS register.
R1 to R7 hold the arguments of a command. They are read/write registers.
R1, R2, R3 are used to transfer the data.
R4, R5 hold the Auxiliary Pointer (AP).
R6, R7 hold the Main pointer (MP).
(See memory organization ; Pointer section for pointer structure).

## COMMAND REGISTER

This register holds a 4-bit command type and 4 bits of orthogonal parameters (see COMMAND TABLE).
Type
There are 3 groups of command :

- The IND command which gives access to on-chip resources,
- The character code transfer commands,
- The general purpose commands.

Parameters
$\mathrm{R} \overline{\mathrm{W}}$ : Direction
1 : to DATA registers (R1, R2, R3)
0 : from DATA registers.
$r$ : Internal resource index (see Figure 24)
I: Auto-incrementation
1 : with post auto-incrementation
0 : without auto-incrementation.
p: Pointer select
1 : auxiliary pointer
0 : main pointer
$\mathrm{s}, \overline{\mathrm{s}}$ : Source, destination select
01 : source : MP ; destination : AP
10 : source : AP ; destination : MP
01 : source: MP ; destination: AP
10 : source : AP ; destination : MP
$\overline{\mathrm{a}}, \mathrm{a}:$ Stop condition
01 : stop at end of buffer
10 : no stop.

## STATUS REGISTER

This is a read-only, direct access register.
:

S7: BUSY

S6: AI
S5: LXm S4: LXa


* Note : A slice in 40C only can be read from the internal character generator. The slice address must be initialized in R6, R7.

Figure 24 : Indirect on-chip Ressource Access.


## NOTES ON COMMAND EXECUTION

1. The execution of any command starts at the trailing edge of DS when (and only when):

- TS9347 has been selected,
- XQR has been set,
at the previous AS falling edge.
This scheme allows loading a command and its argument in any order. For instance, a command, once loaded, may be re-executed with new or partly new arguments.

2. At power on, the busy state is undeterminated.

It is recommanded to load first a NOP command with XQR = 1 before any effective command.
3. While Busy is set, the current command is under execution. Register access is then restricted.
Register access with XQR $=0$

- Read STATUS is effective.
- Write COMMAND or any other register access are ineffective.
That is to say, the microprocessor reads undertermined values and may not modify a register.
Register access with XQR $=1$
- ReadSTATUS or write COMMAND are effective,
- Access to other registers is ineffective.

However, the previous command is aborted and the new command execution launched (with an initial state undetermined for registers and memory locations handled by the aborted command).

## 4. Execution suspension

The execution of any command (except VRM, VSM) is suspended during the last and first scan line of an active row. This is because the memory bus cannot be allocated for microprocessor access during this 208 memory cycle period. This holds too for internal resource access because on-chip data transfer uses internal data memory bus.

IND COMMAND (see figure 24)
This command transfers one byte between R1 and an internal resource. The r parameter designates on on-chip indirect register.

CHARACTER CODE ACCESS, TLM, TLA, TSM, TSA,KRL, KRS.
Each of these commands is dedicated to transfer one complete character code between DATA registers and memory.
TLM, TLA transfers 24 bits with Main/Auxiliary Pointer

TSM, TSA transfers 16 bits with Main/Auxiliary Pointer
KRL transfers 12 bits with Main Pointer
KRS transfers 8 bits with Main Pointer
Code packing, pointer and data structures are explained in the corresponding character code section.
When auto-incrementation is enabled, MP or AP is automatically updated after access so as to point to the next location.
This location corresponds to the next right position on screen. When last position ( $X=39$ ) is accessed, $L X_{m}$ is set. When last position is accessed with autoincrementation, alarm is also set. MP or AP is then pointing back at the beginning of the row : there is no automatic Y incrementation.

## GENERAL PURPOSE ACCESS TO A BYTE TBM, TBA

This command uses either MP or AP pointer.
When MP is in use, an overflow yields to a $Y$ incrementation.

## MOVE BUFFER COMMANDS : MVB, MVD, MVT

These are memory to memory commands which use R1 as working register.
MVB transfers a byte from source to destination, post-increments the 2 pointers and iterates until the stop condition is met. MVD and MVT are similar but work respectively with 2 byte word an 3 byte word. That is to say, MVB works on buffers, MVD on double buffers and MVT on triple buffers. If the parameter $a=1$, the process stops when either source or destination buffer end is reached. If the parameter $\mathrm{a}=0$, the process never stops until aborted. In this case, main pointer overflow yields to a $Y$ incrementation in MP. So, a whole block or page may be initialized.

## MISCELLANEOUS COMMAND : INY, VRM and VSM

INY command increments $Y$ in MP.
VRM and VSM respectively reset and set a vertical synchronization status mask. When the mask is set, status bit S 2 remains at 0 . When the mask is reset, status S2 follows the vertical sync. state : it is reset for 2 TV lines per frame and stays at 1 during the remaining period. It becomes readable by the microprocessor from the status register. After power on, the mask state is undetermined.

REGISTER - MAP


REGISTER - MAP (continued)


E88TS9347-29/1

COMMAND TABLE

| Type | Memo | Code |  |  |  | Parameter |  |  |  | Status |  |  | Arguments |  |  |  |  | Execution Time (1) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Al | LX ${ }_{\text {m }}$ | LX. | R1 | R2 | R3 | R4 R 5 | R6 R7 | Write | Read |
| Indirect | IND | 1 | 0 | 0 | 0 | RWW | - | r | - | 0 | 0 | 0 | D | - | - | - - | MP | 2 | 3.5 |
| 40 Characters - 24 Bits | TLM | 0 | 0 | 0 | 0 | RWW | 0 | 0 | 1 | X | X | 0 | C | B | A | - - | MP | 4 | 7.5 |
| 40 Characters - 24 Bits | TLA | 0 | 0 | 1 | 0 | R $\bar{W}$ | 0 | 1 | 1 | X | 0 | X |  | B | A | AP | - | 4 | 7.5 |
| 40 Characters - 16 Bits | TSM | 0 | 1 | 1 | 0 | RWW | 0 | 0 | 1 | X | X | 0 | A* | B* | - | - | MP | 3 | 5.5 |
| 40 Characters - 16 Bits | TSA | 0 | 1 | 1 | 1 | RWW | 0 | 0 | 1 | X | 0 | X | A* | B* | - | AP | - | 3 | 5.5 |
| 80 Characters - 8 Bits | KRS | 0 | 1 | 0 | 0 | RWW | 0 | 0 | 1 | X | X | 0 | C | - | - | - | MP | 9 | 9.5 |
| 80 Characters - 12 Bits | KRL | 0 | 1 | 0 | 1 | RWW | 0 | 0 | 0 | X | X | 0 |  | - | A | - | MP | 12.5 | 11.5 |
| Byte | TBM | 0 | 0 | 1 | 1 | RWW | 0 | 0 | 1 | X | X | 0 | D | - | - | - | MP | 4 | 4.5 |
| Byte | TBA | 0 | 0 | 1 | 1 | RWW | 1 | 0 | 1 | X | 0 | X | D | - | - | AP | - | 4 | 4.5 |
| Move Buffer | MVB | 1 | 1 | 0 | 1 | s | s | a | a | 0 | 0 | 0 | W | - | - | AP | MP | (2) $2+4 . n$ | - |
| Move Double Buffer | MVD | 1 | 1 | 1 | 0 | s | s | a | a | 0 | 0 | 0 | W | - | - | AP | MP | (2) $2+8 . n$ | - |
| Move Triple Buffer | MVT | 1 | 1 | 1 | 1 | s | s | $\overline{\mathrm{a}}$ | a | 0 | 0 | 0 | W | - | - | AP | MP | (2) $2+12 . n$ | - |
| Clear Page (4) - 24 Bits | CLL | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | X | X | 0 |  | B | A | - - | MP | $<4700$ (1 K code) | - |
| Clear Page (4) - 16 Bits | CLS | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | X | X | 0 | $\mathrm{A}^{*}$ | B* | - | - - | MP | < 3500 (1 K code) | - |
| Vertical Sync Mask Set | VSM | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | - | - | - | - - | - - | 1 | - |
| Vertical Sync Mask Reset | VRM | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | - | - | - | - | - | 1 | - |
| Increment $Y$ | INY | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - | - | - | - - | Y - | 2 | - |
| No Operation | NOP | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | - | - | - | - | - | - | - - | - | 1 | - |


| s, $\bar{s}$ | Source, Destination |
| :---: | :---: |
|  | 01 : Source = MP ; Destination = AP |
|  | 10 : Source = AP ; Destination = MP |
| a, a | : Stop Condition |
|  | 01 : Stop at End of Buffer |
|  | 10 : No Stop |
| $r$ | : Indirect Register Number |

: Not Affected
: Used as Working Register

- Set or Reset Buffer
: Pointer Incrementation
: Data
: Main Pointer
: Auxiliary Pointer
(1) Unit: 12 clock periods ( $\approx 1 \mu s$ ) without possible suspension.
(2) $n$ : Total Number of Words $\leq 40$
(3) These commands repeat TLM or KRO with $Y$ incrementation When $X$ overflows. When the last position is reached in a row $Y$ is incremented and the progress starts again on the next row these command stop only. They can also be used to initialize the page 80 char/row by writing character pairs


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}{ }^{*}$ | Supply Voltage | 0.3 to 7.0 | V |
| $\mathrm{~V}_{\mathrm{in}{ }^{*}}$ | Input Voltage | 0.3 to 7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature Range | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{stg}}$ | Storage Temperature Range | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{Dm}}$ | Max Power Dissipation | 0.75 | W |

* With respect to $\mathrm{V}_{\text {ss }}$.

Stresses above those hereby listed may cause permanent damage to the device. The ratings are stress ones only and functional operation of the device at these or any conditions beyond those indicated in the operations (sections of this specification
is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Standard MOS circuits handling procedure should be used to avoid possible damage to the device.

ELECTRICAL OPERATING CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{Ss}}=0, \mathrm{~T}_{\mathrm{amb}}=0$ to $70{ }^{\circ} \mathrm{C}$ (unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | Supply Voltage | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.3 | - . | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage CLK (external CLK) <br> Other Inputs | $\begin{gathered} 2.2 \\ 2 \end{gathered}$ |  | $\mathrm{V}_{\mathrm{Cc}}$ <br> $V_{C C}$ | V |
| $\mathrm{I}_{\text {in }}$ | Input Leakage Current | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ( $\left.I_{\text {load }}=500 \mu \mathrm{~A}\right)$ | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} \text { Output Low Voltage } \begin{aligned} I_{\text {load }} & =4 \mathrm{~mA}: A D(0: 7), A D M(0: 7) \\ I_{\text {load }} & =1 \mathrm{~mA}: \text { Other Outputs Except } Y \end{aligned} \end{aligned}$ | - | - | 0.4 | V |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | - | 350 | 500 | mW |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance | - | - | 15 | pF |
| $I_{\text {TS }}$ | Three State (off state) Input Current | - | - | 10 | $\mu \mathrm{A}$ |
| $t_{\text {start }}$ | Crystal Oscillator Start Time | - | - | 1 | ms |

ON CHIP OSCILLATOR


TYPICAL CRYSTAL PARAMETERS

- Parallel resonance fundamental mode AT CUT
$\mathrm{f}=12$ to 15 MHz
$\mathrm{r}_{\mathrm{s}}=30 \Omega$
$\mathrm{C}_{\mathrm{s}}=0,001 \mathrm{pF}$
$\mathrm{C}_{\mathrm{L}} \leq 7 \mathrm{pF}$
$\mathrm{C}_{1}=\mathrm{C}_{2}=30 \mathrm{pF}$

$C_{L}$


## MEMORY INTERFACE

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \mathrm{~T}_{\mathrm{amb}}=0^{\circ}$ to $+70^{\circ} \mathrm{C}$
Clock : Duty Cycle 40 to $60 \% ; \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}<5 \mathrm{~ns} \mathrm{~V}_{\mathrm{IH}}=2.2 \mathrm{~V}$
Reference Levels: $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$

| Ident. Number | Symbol | Parameter | $F_{\text {in }}=12 \mathrm{MHz}$ |  | $F=1 / T$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| 1 | $\mathrm{t}_{\text {ELEL }}$ | Memory Cycle Time | 500 |  | 6 T |  | ns |
| 2 | $t_{D}$ | Output Delay Time from CLK Rising Edge ( $\overline{\mathrm{ASM}} ; \overline{\mathrm{OE}}, \overline{\mathrm{WE}}$ ) | - | 60 | - | 60 | ns |
| 3 | $\mathrm{t}_{\text {EHEL }}$ | ASM High Pulse Width | 120 | - | $2 \mathrm{~T}-33$ | - | ns |
| 4 | $\mathrm{t}_{\text {ELDV }}$ | Memory Access Time from $\overline{\text { ASM }}$ Low | - | 250 | - | $4 \mathrm{~T}-43$ | ns |
| 5 | $t_{\text {DA }}$ | Output Delay Time from CLK Rising Edge ADM $(0,7)$, AM $(8,14)$ | - | 80 | - | 80 | ns |
| 6 | $t_{\text {AVEL }}$ | Address Setup Time to $\overline{\text { ASM }}$ | 30 | - | T-49 | - | ns |
| 7 | $\mathrm{t}_{\text {ELAX }}$ | Address Hold Time from ASM | 55 | - | T-21 | - | ns |
| 8 | $\mathrm{t}_{\text {CLAZ }}$ | Address off Time | - | 80 | - | 80 | ns |
| 9 | $\mathrm{t}_{\text {GHDX }}$ | Memory Hold Time | 10 | - | 10 | - | ns |
| 10 | toz | Data off Time from $\overline{\mathrm{OE}}$ | - | 60 | - | T-19 | ns |
| 11 | $\mathrm{t}_{\text {GLDV }}$ | Memory $\overline{\mathrm{OE}}$ Access Time | - | 150 | - | 2T-16 | ns |
| 12 | t QvwL | Data Setup Time (write cycle) | 30 | - | T-49 | - | ns |
| 13 | twhox | Data Hold Time (write cycle) | 30 | - | T-49 | - | ns |
| 14 | $\mathrm{t}_{\text {WLWH }}$ | $\overline{\text { WE Pulse Width }}$ | 110 | - | 2T-48 | - | ns |

## TEST LOAD



|  | ADM $(0.7)$ <br> AD $(0.7)$ | Other <br> Outputs Except $Y$ |
| :---: | :---: | :---: |
| C | 100 pF | 50 pF |
| $\mathrm{R}_{\mathrm{L}}$ | $1 \mathrm{k} \Omega$ | $3.3 \mathrm{k} \Omega$ |
| R | $4.7 \mathrm{k} \Omega$ | $4.7 \mathrm{k} \Omega$ |

## MEMORY INTERFACE TIMING DIAGRAM



## MICROPROCESSOR INTERFACE

TS9347 is MOTEL compatible. It automatically selects the processor type by using AS input to latch to state of the DS input.
No external logic is needed to adapt bus control signals from most of the common multiplexed bus microprocessors.

| TS9347 | 6801 | INTEL Family |
| :---: | :---: | :---: |
|  | Timing 1 | Timing 2 |
| AS | AS | $\frac{A L E}{}$ |
| DS | DS, E, $\varnothing 2$ | $\frac{\operatorname{RD}}{W R}$ |
| R/W | R/W |  |

MICROPROCESSOR INTERFACE TIMING AD (0:7), AS, DS, R $\bar{W}, \overline{C S}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ on $\mathrm{AD}(0: 7)$
Reference Levels : $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ on All Inputs ; $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ on All Outputs.

| Ident. Number | Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\mathrm{CYC}}$ | Cycle Time | 400 | - | - | ns |
| 2 | $t_{\text {ASD }}$ | DS Low to AS High (timing 1) DS High or R/W High to AS High (timing 2) | 26 | - | - | ns |
| 3 | $\mathrm{t}_{\text {ASED }}$ | AS Low to DS High (timing 1) AS low to DS LOw or R/W Low (timing 2) | 30 | - | - | ns |
| 4 | $t_{\text {PWEH }}$ | Write Pulse Width | 200 | - | - | ns |
| 5 | $\mathrm{t}_{\text {PWASH }}$ | AS Pulse Width | 93 | - | - | ns |
| 6 | $t_{\text {RWS }}$ | $\mathrm{R} / \bar{W}$ to DS Setup Time (timing 1) | 100 | - | - | ns |
| 7 | $t_{\text {RWH }}$ | R/W to DS Hold Time (timing 1) | 10 | - |  | ns |
| 8 | $t_{\text {ASL }}$ | Address and $\overline{C S}$ Setup Time | 20 | - | - | ns |
| 9 | $t_{\text {AHL }}$ | Address and $\overline{\mathrm{CS}}$ Hold Time | 20 | - | - | ns |
| 10 | $t_{\text {DSW }}$ | Data Setup Time (write cycle) | 100 | - | - | ns |
| 11 | $t_{\text {DHW }}$ | Data Hold Time (write cycle) | 10 | - | - | ns |
| 12 | $t_{\text {DDR }}$ | Data Access Time from DS (read cycle) | - | - | 150 | ns |
| 13 | $\mathrm{t}_{\text {DHR }}$ | DS Inactive to high Impedance State Time (read cycle) | 10 | - | 63 | ns |
| 14 | $t_{\text {ACC }}$ | Address to Data Valid Access Time | - | - | 300 | ns |

MICROPROCESSOR INTERFACE TIMING DIAGRAM 1 (6801)


MICROPROCESSOR INTERFACE TIMING DIAGRAM 2 (INTEL type)
READ CYCLE


WRITE CYCLE


## VIDEO INTERFACE R.G.B.I.

$\mathrm{V}_{\mathrm{Cc}} 5.0 \mathrm{~V} \pm 5 \% \mathrm{~T}_{\mathrm{amb}} 0^{\circ}$ to $+70{ }^{\circ} \mathrm{C}$ CLK Duty Cycle $50 \% \mathrm{C}_{\mathrm{L}} 50 \mathrm{pF}$
Reference Levels: $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}=2.2 \mathrm{~V}$ on CLK Input $\mathrm{V}_{\mathrm{OL}}-0.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OH}}-2.4 \mathrm{~V}$ All Outputs

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{D}$ | Output Delay from CLK Edge | - | - | 60 | ns |



INPUT CLK (case of external CLK generation)

CLK


INPUT CLK (case of internal oscillator $-\mathrm{fin}=12 \mathrm{MHz}$ )


Y OUTPUT : Composite Luminance.
REFERENCE LEVEL
$\mathrm{V}_{\mathrm{DDC}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$; $\mathrm{V}_{\mathrm{SSC}}=\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| $\mathbf{G}$ | $\mathbf{R}$ | $\mathbf{B}$ | Signal | Level |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | SYNC | 0.06 V |
| 0 | 0 | 0 | BLACK | 0.50 V |
| 0 | 0 | 1 | BLUE | 0.80 V |
| 0 | 1 | 0 | RED | 0.92 V |
| 0 | 1 | 1 | MAGENTA | 1.03 V |
| 1 | 0 | 0 | GREEN | 1.15 V |
| 1 | 0 | 1 | CYAN | 1.26 V |
| 1 | 1 | 0 | YELLOW | 1.38 V |
| 1 | 1 | 1 | WHITE | 1.50 V |

## ELECTRICAL SPECIFICATION

Over Full Temperature Range : $\mathrm{V}_{\mathrm{DDC}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (see note 1)
$\mathrm{V}_{\mathrm{SSC}}=\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}>100 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$

| Parameter | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Monotonicity | Guaranteed |  |  |  |
| Output Level Dispersion | - | 10 | 50 | mV |
| Propagation Delay (clock edge to 50 \% output) | - | - | 60 | ns |
| Rise and Fall Time (10 $-90 \%$ ) | - | - | 30 | ns |
| Output Static Impedance | - | - | 600 | $\Omega$ |

Note : 1.The DAC is a 9 output potentiometric divider : therefore, each voltage variation on $V_{D D C}$ is repercuted on the output with the same relative value with respect to $\mathrm{V}_{\text {ssc }}$.

## TYPICAL APPLICATION



TEST CONDITION


PACKAGE MECHANICAL DATA
40 PINS - PLASTIC DIP


44 PINS - PLASTIC LEADED CHIP-CARRIER


## GRAPHICS CONTROLLERS

## MOS GRAPHIC DISPLAY PROCESSOR (GDP)

- SELECTABLE RESOLUTIONS IN BLACK AND WHITE OR COLOR :
EF9365 : $512 \times 512$ (interlaced scan)
$256 \times 256,128 \times 128,64 \times 64$ (non interlaced scan)
EF9366 : $512 \times 256$ (non interlaced scan)
- HIGH SPEED VECTOR PLOT WELL SUITED TO ANIMATION (up to 1500000 dots/s. and an average value of 900000 dots/s.) 4 TYPES OF LINES.
- MULTIPLEXED ADDRESS AND REFRESH FOR 16 K OR 64 K DYNAMIC RAMs
- NO LIMITATION ON THE NUMBER OF SELECTABLE MEMORY PLANES (colors, grey levels or any other attributes)
- MULTIPAGE APPLICATION CAPABILITY
- ON-CHIP FULL ASCII CHARACTER GENERATOR (96) MAXIMUM ALPHANUMERIC SCREEN DENSITY : $85 \times 57$-PROGRAMMABLE SIZES AND ORIENTATIONS
- DIRECT INTERFACING WITH THE MONITOR THROUGH THE COMPOSITE SYNCHRO AND BLANKING SIGNALS
- AUTOMATIC ALLOCATION OF DISPLAY MEMORY IN REFRESH, WRITE, DUMP, AND DISPLAY CYCLES
- LIGHT PEN REGISTERS AND CONTROL SIGNALS
- THREE TYPES OF INTERRUPT REQUESTS
- FULLY STATIC DESIGN
- TTL COMPATIBLE I/O
- SINGLE + 5 VOLT SUPPLY.


## DESCRIPTION

The GDP is a true high resolution graphic display processor, which contains all the functions required to process vector generation at a very high speed and to generate all the timing signals required for interfacing interlaced or non interlaced video data on a raster scan CRT display compatible with the CCIR 625 line 50 Hz standard.
The GDP flexibility results from its direct interfacing with any 8 bit MPU bus and its 11 internal registers.


## PIN CONNECTIONS



E88 EF9365-01

TYPICAL APPLICATION


TEST LOADS



## GENERAL DESCRIPTION

Developed using NMOS technology, the GDP is an intelligent raster scan video display controller, fully programmable via an eight-bit microprocessor bus. Besides all the timing logic functions required to generate the video, sync and blanking signals, the GDP includes two hardwired display processors : a vector and a character generator.
This unique feature allows an ultrafast screen writing speed (the 512 dot diagonal may be written in less than $700 \mu \mathrm{~s}$ ) at almost no microprocessor processing cost.
The GDP is particularly well-suited to all applications in which the display memory is not directly addressed by the MPU. This feature allows a total asynchronism between the MPU and the GDP memory cycles and preserves the whole MPU memory addressing space.

Nevertheless, where direct exchange between the microprocessor and the memory is necessary, the on-chip allocation controller will allow this exchange without display interference.
The GDP is programmable using 11 internal registers occupying 16 consecutive addresses. These registers can also be modified by the GDP's hardwired processors while a command is being executed.
Note : A summary of data codes and registers is given in the Register address table. Hexadecimal values are subscripted 16 and the register bits are numbered as follows :


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.3 to +7.0 | V |
| $\mathrm{~V}_{\text {in }}$ | Input Voltage | -0.3 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

The GDP inputs are protected against high static voltages and electric fields; nevertheless, normal precautions should be taken to avoid voltages above the limit values on this high impedance circuit.

STATIC ELECTRICAL PARAMETERS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~T}_{\mathrm{A}}=0\right.$ to $70^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Hgih Voltage Except CK | $\mathrm{V}_{\mathrm{SS}}+2.2$ | - | $V_{C C}$ | V |
| $\mathrm{V}_{\text {IHCK }}$ | Input High Voltage CK | $V_{S S}+3.5$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | $V_{S S}-0.3$ | - | $\mathrm{V}_{\text {SS }}+0.8$ | V |
| $\mathrm{I}_{\text {in }}$ | Input Leakage Current ( $\mathrm{V}_{\text {in }}=0$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{max}$ ) | - | 1.0 | 2.5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ( $\mathrm{I}_{\text {load }}=-100 \mu \mathrm{~A}, \mathrm{~V}_{C C}=\mathrm{min}$ ) | $\mathrm{V}_{S S}+2.4$ | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ( $\mathrm{I}_{\text {load }}=1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{min}$ ) | - | - | $\mathrm{V}_{\mathrm{SS}}+0.4$ | V |
| ICC | Supply Current | - | 80 | - | mA |
| $\mathrm{C}_{\text {in }}$ | Capacitance ( $\mathrm{V}_{\text {in }}=0, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ ) | - | - | 12 | pF |
| $\mathrm{C}_{\text {out }}$ |  | - | - | 12 | pF |

DYNAMIC OPERATING CONDITIONS $\left(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 5 \% ; \mathrm{T}_{\mathrm{A}}=0\right.$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Time (ns) | Min. | Max. |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CK}}$ | Clock Period | 560 |  |
| tclk | CK Pulse Width, Low | 330 |  |
| $\mathrm{t}_{\text {cki }}$ | CK Pulse Width, High | 190 |  |
| CKLDAD | CK Low to Valid DAD |  | 320 |
| CKHDAD | CK High to Valid DAD |  | 180 |
| CKLSYNC | CK Low to Valid SYNC |  | 300 |
| CKLBLK | CK Low to Valid BLK |  | 310 |
| CKLVB | CK Low to Valid VB |  | 500 |
| CKLALL | CK Low to Valid $\overline{\text { ALL }}$ |  | 300 |
| CKLMSL | CK Low to Valid MSL |  | 300 |
| CKLDW | CK Low to Valid $\overline{\text { DW }}$ |  | 310 |
| CKLMFR | CK Low to Valid MFREE |  | 500 |
| CKLDIN | CK Low to Valid DIN |  | 310 |
| CKLIRQ | CK Low to Valid $\overline{\mathrm{IRQ}}$ |  | 1500 |
| CKLWHI | CK Low to Valid WHITE |  | 530 |
| $\mathrm{t}_{\mathrm{EL}}$ | $\overline{\mathrm{E}}$ Pulse Width, Low | 450 |  |
| $\mathrm{t}_{\text {EH }}$ | $\overline{\mathrm{E}}$ Pulse Width, High | 430 |  |
| $t_{\text {AS }}$ | Address Pre-Setup Time | 160 |  |
| $t_{\text {AH }}$ | Address Hold Time | 10 |  |
| tosw | Data Pre-Setup Time (write) | 260 |  |
| $\mathrm{t}_{\text {DDR }}$ | Data Setup Time (read) |  | 320 |
| $\mathrm{t}_{\text {DHR }}$ | Data Hold Time (read) | 10 |  |
| $\mathrm{t}_{\mathrm{PR}}$ | $\overline{\mathrm{IRQ}}$ Release Time |  | 1600 |
| LPHW | LPCK High to $\overline{\text { WHITE }}$ High (if command 0816) |  | 1600 |
| LPHIRQ | LPCK High to $\overline{\mathrm{RQQ}}$ Low |  | 1600 |
| tPCKH | LPCK High Hold Time | 150 |  |
| $\mathrm{t}_{\mathrm{r}}$ | CK and $\overline{\mathrm{E}}$ Rise Times |  | 20 |
| $t_{f}$ | CK and $\overline{\mathrm{E}}$ Fall Times |  | 20 |

## EF9365-EF9366

CLOCK AND OUTPUT CHARACTERISTICS


## $\overline{I R Q}$ RELEASE TIME



MICROPROCESSOR BUS, WRITE ACCES


MICROPROCESSOR BUS, READ ACCESS


## SYNCHRONOUS SIGNALS WITH CK INPUT



## LIGHT PEN SIGNALS



## PIN DESCRIPTION



E88 EF9365-11

* FMAT should be connected to $\mathrm{V}_{\mathrm{cc}}$ in the EF9366.

POWER SUPPLY, CLOCK AND OPERATING PARAMETERS

| Name | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | ${ }^{\circ}$ | Function | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{Ss}}$ | S | 20 | Power Supply | Ground |
| $\mathrm{V}_{C C}$ | S | 40 | Power Supply | + 5 V |
| CK | 1 | 1 | Clock | Master Clock. All internal processor states are modified on the falling edge of this signal. The whole circuit logic is static and the cycle of this clock needs only to be ajusted according to the shape and accuracy the synchronizing signals should feature. <br> DAD Memory Address Multiplexing Signal. If CK is low, low addresses (or row addresses for the memory) are those that are output on DAD. For SYNC to be in compliance with the applicable CCIR standards (FMAT high) the input frequency on CK should be 1.750 MHz . <br> If FMAT is low or for the EF9366, the frame frequency equals 50 Hz provided that the input frequency on CK is 1.7472 MHz . |
| FMAT | 1 | 8 | Format | EF9365 should be connected to $\mathrm{V}_{\mathrm{CC}}$ for a 512 line vertical resolution (interlaced scan) and to $\mathrm{V}_{\text {SS }}$ for 256 lines or less (non-interlaced scan). The shape of the synchronizing signals, the address distribution on DAD and the MSL output functions are changed by this input. <br> EF9366 : not used (should be connected to $\mathrm{V}_{\mathrm{CC}}$ ). |
| wo | 1 | 23 | Write Only | When WO is high, memory refresh nor display no longer exist. The hard wired write proccessors may operate without being interrupted. The $\overline{\text { ALL }}$ signals is always high. |

## SYNCHRONIZING AND BLANKING SIGNALS

| Sync | O | 34 | Video Monitor <br> Synchronizing | Video Monitor Line and Frame Sync Signal. <br> The SYNC signal complies with CCIR 625-line 50 Hz standard <br> provided the CK frequency is 1.750 MHz and FMAT is high. <br> If FMAT is low or for the EF9366, the frames are no longer <br> interlaced and all comprise 312 lines. This output is not affected by <br> the WO input and CTRL1 register. |
| :---: | :---: | :---: | :---: | :--- |
| BLK | O | 25 | Blanking | This signal is high apart the display window (writing or refresh). It is <br> always high if bit 2 in register CTRL1 is high, but it is not affected by <br> the WO input. |
| VB | O | 16 | Vertical Blanking | This signal is not affected by WO and register CTRL1. High during <br> vertical blanking. |

## DISPLAY MEMORY ADDRESSING SIGNALS

| DAD0 <br> to <br> DAD6 | O | 37,39, <br> 38,4 <br> $3,2,5$ | Display Address | Addresses that are multiplexed by the CK signal. Provided for the <br> Automatic Refresh of the 16 K or 64 K Dynamic Memories. |
| :---: | :---: | :---: | :--- | :--- |
| MSL0 <br> to <br> MSL3 | O | 6,36 | Memory Select | Pixel write select signals <br> (see section : display memory configuration). <br> $\overline{\mathrm{ALL}}$ <br> O 22 |
| Access to all <br> Memory Units | This signal makes it possible to discriminate between the collective <br> memory accesses to all chips (display, refresh or erease), and the <br> memory accesses to a single pixel for a vector or character writing <br> purposes. This signal is low for collective access. |  |  |  |

DISPLAY MEMORY CONTROL SIGNALS

| DIN | O | 15 | Display In | Selection of the memory data code corresponding to the display <br> screen in the 'off ' condition (active when high). For a <br> black-and-white display (1 bit per pixel), DIN may directly be the <br> storage entry data. |
| :---: | :---: | :---: | :--- | :--- |
| $\overline{\text { DW }}$ | O | 14 | Display Write | Display memory write signal. <br> Active when Low |
| $\overline{\text { MFREE }}$ | O | 19 | Memory Free | Signal low during the next memory idle period following the OF <br> (ommand. <br> (his signal allows exchanges between the microprocessor and the X <br> Thd the Y flagged memory segment without affecting the display. |

## MICROPROCESSOR BUS SIGNALS

| D0-D7 | I/O | 33 <br> to <br> 26 | Data Bus | I/O buffers opening is controlled through $\overline{\mathrm{E}}$, and the related direction <br> through R/W. |
| :---: | :---: | :---: | :---: | :--- |
| A0/A3 | 1 | 9 <br> to <br> 12 | Address Bus | Address of the register involved in microprocessor access. |
| R/ $\overline{\mathrm{W}}$ | I | 18 | Read/Write <br> Signal | Read/Write Signal. Write when Low. |
| $\overline{\bar{E}}$ | I | 17 | Enable | Bus exchange synchronizing and enabling signal. |
| $\overline{\mathrm{RQ}}$ | O | 13 | Interrupt <br> Request | Interrupt request towards the microprocessor, programmable through <br> register CTRL1. Open Drain Output |

LIGHT PEN OPERATING SIGNALS

| WHITE | O | 24 | Forcing to White <br> Level | Forces white level on video signal, for use of the light pen. <br> Active when Low. |
| :---: | :---: | :---: | :---: | :--- |
| LPCK | I | 21 | Light Pen <br> Strobe | Light Pen Input. When the mechanism is set, a rising edge loads into <br> registers XLP and YLP the current display address and sets the XLP <br> register's LSB high. |

## REGISTER DESCRIPTION

X AND Y REGISTERS (Addresses : 816, $\mathbf{9 1 6}_{16}, \mathrm{~A}_{16}$, $\mathrm{B}_{16}$ )
The $X$ and $Y$ registers are 12-bit read-write registers. They indicate the position of the next dot to be written into the display memory. They have no connection at all with the video signal generating scan, but they point the write address, in the same way as the pen address on a plotter.
These 2 registers are incremented or decremented, prior to each write operation into the display memory, by the internal vector and character generators, or they may be directly positioned by the microprocessor.
This $2 \times 12$ bit write address covers a $4096 \times 4096$ point addressing space. Only the LSBs are used here, since the maximum definition of the picture actually stored is $512 \times 512$ pixels (picture elements).
The MSBs are either ignored or used to inhibit writing where the actual screen is regarded as being a window within a $4096 \times 4096$ space.
The above features along with the relative mode description of all picture component elements make it possible to automatically solve the great majority of edge cut-off problems.

## DELTAX AND DELTAY REGISTERS (Addres-

 ses: $5_{16}, 7_{16}$ ).The DELTAX and DELTAY registers are 8-bit readwrite registers. They indicate to the vector generator the projections of the next vector to be plotted, on the X and Y axes respectively. Such values are unsigned integers. The plotting of a vector is initiated by a write operation in the command register (CMD).

## CSIZE REGISTER (Address : 316 )

The CSIZE register is an 8-bit read-write register. It indicates the scaling factors of $X$ and $Y$ registers for the symbols and characters. 98 characters are generated from a $5 \times 8$ pixel matrix defined by an internal ROM. In the standard version, it contains the alphanumeric characters in the ASCII code which may be printed, together with a number of special symbols.


LSB

Each symbol can be increased by a factor $\mathrm{P}(\mathrm{X})$ or $Q(Y)$. These factors are independent integers which may each vary from 1 to 16 and which are defined by the CSIZE register. The symbol generation sequence is started after writing the ASCII code of the symbol to be represented in the CMD register.

CTRL1 REGISTER (Address : $1_{16}$ ).
The CTRL1 register is a 7-bit read-write register, through which the general circuit operation may be fed with the required parameters.
Bit 0 : When low, this bit inhibits writing in display memory (equivalent to pen or eraser up).
When high, this bit enables writing in display memory (pen or eraser down).
This bit controls the DW output.
Bit 1 :When low, this bit selects the eraser.
When high, this bit selects the pen.
This bit controls the DIN output.
Bit 2 : When low, this bit selects normal writing mode (writing apart from the display and refresh periods, which are a requirement for the dynamic storages) in display memory.
When high, this bit selects the high speed writing mode : the display periods are deleted. Only the dynamic storage refresh periods are retained.
Bit 3 : When low, this bit indicates that the 4096 x 4096 space is being used (the 12 X and Y bits are significant).
When high, this bit selects the cyclic screen operating mode.
Bit 4 : When low, this bit inhibits the interrupt triggered by the light pen sequence completion. When high, this bit enables the interrupt.
Bit 5 : When low, this bit inhibits the interrupt release by vertical blanking.
When high, this bit enables the interrupt.

Bit 6 : When low, this bit inhibits the interrupt indicating that the system is ready for a new command. When high, this bit enables the interrupt.
Bit 7 : Not used. Always low in read mode.
CTRL2 REGISTER (Address : ${ }^{16}$ )
The CTRL2 register is a 4-bit read/write register, through which the plotting of vectors and characters may be denoted by parameters.
Bit 0,1 : These 2 bits define 4 types of lines (continuous, dotted, dashed, dash-dotted).
Bit 2 : When low, this bit defines straight writing. When high, it defines tilted characters.
Bit 3 : When low, this bit defines writing along an horizontal line.
When high, this bit defines writing along a vertical line.
Bit 4, 5, 6, 7 : Not used. Always low in read mode.
CMD COMMAND REGISTER (Address : 016)
The CMD register is an 8 -bit write-only register. Each write operation in this register causes a command to be executed, upon completion of the time necessary for synchronizing the microprocessor access and the GDP's CK clock.
Several types of command are available :

- vector plotting
- character plotting
- screen erase
- light pen circuitry setting
- access to the display memory through an external circuitry.
- indirect modification of the other registers (commands that make it possible for the $\mathrm{X}, \mathrm{Y}, \mathrm{DEL-}$ TAX, DELTAY, CTRL1, CTRL2 and CSIZE registers to be amended or scratched).


## STATUS REGISTER (Address $0_{16}$ )

The STATUS register is an 8-bit read-only register. It is used to monitor the status of the executing statements entered into the circuit, and more specifically to avoid the need for modifying a register that is already used for the command currently executing.
Bit 0 : When low, this bit indicates that a light pen sequence is currently executing.
When high, it indicates that no light pen sequence is currently executing.
Bit 1 : This bit is high during vertical blanking. It is the VB signal recopy.
Bit 2 : When low, this bit indicates that a command is currently executing.

When high, this bit indicates that the circuit is ready for a new command.
Bit 3 : When low, this bit indicates that the $X$ and $Y$ registers point within the display window.
When high, this bit indicates that the X and Y registers are pointing outside the memory display.
This bit is the logic OR of the unused MSBs of the $X$ and $Y$ registers.
Bit 4 : When high, this bit indicates that an interrupt has been initiated by the completion of a light pen running sequence. Such an interrupt is enabled by bit 4 in CTRL1 register.
Bit 5 : When high, this bit indicates that an interrupt has been initiated by vertical blanking. Such an interrupt is enabled by bit 5 in CTRL1 register.
Bit 6 : When high, this bit indicates that an interrupt has been initiated by the completion of execution of a command. Such an interrupt is enabled by bit 6 in CTRL1 register.
Bit 7 : When high, this bit indicates that an interrupt has been initiated. It is the logic OR of bits 4 , 5 and 6 in STATUS register. The $\overline{\mathrm{RQ}}$ output state is always the opposite of the status of this bit.
Note : Bits 4, 5, 6 and 7 are reset low by a read of the STATUS register.

XLP AND YLP REGISTERS (Addresses $\mathrm{C}_{16}$ and $\left.D_{16}\right)$
The XLP and YLP registers are read-only registers, with 7 and 8 bits respectively. Upon completion of a light pen running sequence, they contain the display address sampled by the first edge appearing rising on the LPCK input. The use of such registers is discussed in section : Use of light pen circuitry.
Notes: 1. All internal registers may be read or written at any time by the microprocessor. However, the precautions outlined below should be observed:

- Do not write into the CMD register if execution of the previous command is not completed (bit 2 of STATUS register).
- Do not alter any register if it is used as an input parameter for the internal hardwired systems (e. g. : modifying the DELTAX register while a vector plotting sequence is in progress).
- Do not read a register that is being asynchronously modified by the internal hardwired systems (e. g. : rea-
ding the X register while a vector plotting sequence is in progress may be erroneous if CK and $\overline{\mathrm{E}}$ are asynchronous).
Note : 2. On powering up, the writing devices may have any status. Before entering a
command for the first time, it is necessary to wait until all functions currently underway are completed, which information can be derived from the STATUS register.


## SYSTEM OPERATING PRINCIPLE

DISPLAY MEMORY CONFIGURATION
Assume a V $\times \mathbf{H}$ pixel picture. Assume that each pixel is able to adopt $2^{b}$ different states. $\mathrm{A} \mathbf{V} \mathbf{H} \times \mathbf{b}$ bit display memory is thus required.
In those applications where $\mathbf{H}$ features a high value, the video signal frequency exceeds the maximum frequency of memory read access.
Example: $\mathbf{H}=512$ with a television line frequency: the pixel succession period on the video signal is 70 ns.
It is mandatory that a line of $\mathbf{H}$ dots be cut into $\mathbf{h}$ adjoining segments of $\mathbf{n}$ bits each, read at the same time in the display memory, and thereafter converted to serial form to produce the video signal. h memory accesses per line are necessary. Each access loads b n-bit shift registers. The memory contains V $\mathbf{x h} \times \mathbf{b}$ n-bit words.


EF9365
The EF9365 circuit is designed to accomodate the following picture formats :

- 1. $V=H=512$ or a lower of 2
- 2. $h=64$
- 3. $\mathrm{n}=8,4$, 2 or 1
- 4. Any value for $b$ (the addressing is similar for all memory planes. These planes are managed outside the actual circuit).
Circuit operation in the various formats outlined above occurs as described below :
$512 \times 512$ pixel format ( $V=512, h=64, n=8$ ).
The FMAT input should be high. The memory is made up of $\mathrm{V} \times \mathrm{h}$ bytes $=32 \mathrm{~K}$ bytes per memory plane.
The byte address is made up of 15 bits :
- 14 are output in 2 runs on the DAD pins for the purpose of using $16 \mathrm{~K} \times 1$ bit dynamic RAMs,
- the 15th one is output on pin MSL3.

The 3 MSLO, 1 and 2 outputs allow to select one pixel out of the 8 featuring the same address, for pixel-to-pixel write applications. They issue the number of the involved pixel, encoded on 3 bits.
$256 \times 256$ pixel format ( $V=256, h=64, n=4$ ).
The FMAT input should be low. The memory is made up of $V \times \mathrm{h} \times \mathrm{n}$ bits, i. e. 16 K 4 -bit words. The address of a 4-bit word is made up of 14 bits, which are output in 2 runs on the DAD pins.
Each of the 4 MSL pins is used to select one pixel in a 4 -bit word for writing purposes. The 2 LSBs in the horizontal writing address are decoded before being output on the MSL pins. Such outputs are active when low.
Format less than $256 \times 256$ pixels ( $V=128$ or 64, $h=64, n=2$ or 1).
Such formats are achieved in the same way as for the $256 \times 256$ pixel format discussed above. Unrequired address bits are output on DAD7.

## EF9366

The EF9366 circuit is designed to accomodate a ( $512 \times 256$ ) picture format: $\mathrm{V}=\mathbf{2 5 6}, \mathrm{H}=512, \mathrm{~h}=$ $64, \mathrm{n}=8, \mathrm{~b}=$ any value.
The memory is made up of 16 K bytes per memory plane. The byte address is made up of 14 bits which are output in two runs on the DAD pins. The 3 MSLO, MSL1, MSL2 outputs are used to select one pixel out of the 8 featuring the same address. They issue the number of the pixel, encoded on 3 bits. MSL3 is high, and is not used.

## SIGNALS OUTPUT THROUGH THE DAD AND MSL PINS

The internal counters which address the display memory are made up of :

- 6 horizontal address bits $(h=64)$
$h_{0}, h_{1}, h_{2}, h_{3}, h_{4}, h_{5}$
- 9 vertical address bits ( $V \leq 512$ )
$t, V_{0}, V_{1}, V_{2}, V_{3}, V_{4}, V_{5}, V_{6}, V_{7}$
$t$ is here the LSB. It denotes the line parity and changes every frame because of interlaced scan. Within a same frame, $\mathrm{V}_{0}$ denotes the LSB.
The write address is made up of the 9 LSBs of the $X$ and $Y$ internal registers.

$$
\begin{aligned}
& X_{0}, X_{1}, X_{2}, X_{3}, X_{4}, X_{5}, X_{6}, X_{7}, X_{8} \\
& Y_{0}, Y_{1}, Y_{2}, Y_{3}, Y_{4}, Y_{5}, Y_{6}, Y_{7}, Y_{8}
\end{aligned}
$$

The display address and write address are crossreferenced as follows :

## EF9365

FMAT $=1$

| $h_{0}$ | $h_{1}$ | $h_{2}$ | $h_{3}$ | $h_{4}$ | $h_{5}$ | $t$ | $V_{0}$ | $V_{1}$ | $V_{2}$ | $V_{3}$ | $V_{4}$ | $V_{5}$ | $V_{6}$ | $V_{7}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{X}_{3}$ | $\mathrm{X}_{4}$ | $\mathrm{X}_{5}$ | $\mathrm{X}_{6}$ | $\mathrm{X}_{7}$ | $\mathrm{X}_{8}$ | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{4}$ | $\mathrm{Y}_{5}$ | $\mathrm{Y}_{6}$ | $\mathrm{Y}_{7}$ | $\mathrm{Y}_{8}$ |

FMAT $=0$

| $\mathrm{h}_{0}$ | $\mathrm{~h}_{1}$ | $\mathrm{~h}_{2}$ | $\mathrm{~h}_{3}$ | $\mathrm{~h}_{4}$ | $\mathrm{~h}_{5}$ | $\mathrm{~V}_{0}$ | $\mathrm{~V}_{1}$ | $\mathrm{~V}_{2}$ | $\mathrm{~V}_{3}$ | $\mathrm{~V}_{4}$ | $\mathrm{~V}_{5}$ | $\mathrm{~V}_{6}$ | $\mathrm{~V}_{7}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{X}_{2}$ | $\mathrm{X}_{3}$ | $\mathrm{X}_{4}$ | $\mathrm{X}_{5}$ | $\mathrm{X}_{6}$ | $\mathrm{X}_{7}$ | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{4}$ | $\mathrm{Y}_{5}$ | $\mathrm{Y}_{6}$ | $\mathrm{Y}_{7}$ |

## EF9366

| $\mathrm{h}_{0}$ | $\mathrm{~h}_{1}$ | $\mathrm{~h}_{2}$ | $\mathrm{~h}_{3}$ | $\mathrm{~h}_{4}$ | $\mathrm{~h}_{5}$ | $\mathrm{~V}_{0}$ | $\mathrm{~V}_{1}$ | $\mathrm{~V}_{2}$ | $\mathrm{~V}_{3}$ | $\mathrm{~V}_{4}$ | $\mathrm{~V}_{5}$ | $\mathrm{~V}_{6}$ | $\mathrm{~V}_{7}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{X}_{3}$ | $\mathrm{X}_{4}$ | $\mathrm{X}_{5}$ | $\mathrm{X}_{6}$ | $\mathrm{X}_{7}$ | $\mathrm{X}_{8}$ | $\mathrm{Y}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{4}$ | $\mathrm{Y}_{5}$ | $\mathrm{Y}_{6}$ | $\mathrm{Y}_{7}$ |

## DAD AND MSL OUTPUT STATUS TABLES

## EF9365

FMAT $=1$

|  |  | MSL |  |  |  | DAD |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { ALL }}$ | CK | 0 | 1 | 2 | 3 | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| 0 | 0 | $\mathrm{X}_{0}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{2}$ | $V_{1}$ | $\mathrm{h}_{5}$ | $\mathrm{h}_{4}$ | $\mathrm{h}_{3}$ | $\mathrm{h}_{2}$ | $\mathrm{h}_{1}$ | $\mathrm{h}_{0}$ | $\mathrm{V}_{0}$ |
| 0 | 1 |  |  |  |  | $\mathrm{V}_{7}$ | $V_{6}$ | $V_{5}$ | $V_{4}$ | $V_{3}$ | $\mathrm{V}_{2}$ | $t$ |
| 1 | 0 | $\mathrm{X}_{0}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{Y}_{2}$ | $\mathrm{X}_{8}$ | $\mathrm{X}_{7}$ | $\mathrm{X}_{6}$ | $\mathrm{X}_{5}$ | $\mathrm{X}_{4}$ | $\mathrm{X}_{3}$ | $Y_{1}$ |
| 1 | 1 |  |  |  |  | $\mathrm{Y}_{8}$ | $\mathrm{Y}_{7}$ | $Y_{6}$ | $Y_{5}$ | $\mathrm{Y}_{4}$ | $Y_{3}$ | $Y_{0}$ |

## EF9365

FMAT $=0$

|  |  | SL |  |  |  | DAD |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { ALL }}$ | CK | 0 | 1 | 2 | 3 | 0 | 1 | 2 | 34 | 5 | 6 |
| 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{h}_{5}$ | $\mathrm{h}_{4} \mathrm{~h}$ | $\mathrm{H}_{3} \mathrm{~h}$ | $\mathrm{h}_{2} \mathrm{~h}_{1}$ | $\mathrm{h}_{1} \mathrm{~h}_{0}$ | $\mathrm{V}_{0}$ |
| 0 | 1 |  |  |  |  | $\mathrm{V}_{7}$ | $\mathrm{V}_{6} \mathrm{~V}$ | $V_{5}$ | $\mathrm{V}_{4} \mathrm{~V}_{3}$ | ${ }_{3} \mathrm{~V}_{2}$ | $V_{1}$ |
| 1 | 0 | $\mathrm{X}_{0}$ and $\mathrm{X}_{1}$ decoded (active low) |  |  |  | $\mathrm{X}_{7}$ | $\mathrm{X}_{6} \mathrm{X}$ | $\mathrm{X}_{5} \mathrm{X}$ | $\mathrm{X}_{4}$ X | $\mathrm{X}_{3} \mathrm{X}_{2}$ | $Y_{0}$ |
| 1 | 1 |  |  |  |  |  | $\mathrm{Y}_{6} \mathrm{Y}$ | $Y_{5} Y^{\prime}$ | $Y_{4} Y_{3}$ | $Y_{3} Y_{2}$ |  |

If FMAT is high, the 128 refresh accesses are executed at 2 line intervals, for only one half of the memory, the 32 K-bytes being split into two 16 K -byte blocks. The $\mathrm{V}_{1}$ output on MSL3 is used to switch over from one block to the other at 2 line intervals.

## EF9366

|  |  | MSL |  |  |  | DAD |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { ALL }}$ | CK | 0 | 1 | 2 | 3 | 0 | 1 | 2 | 3 |  | 4 | 5 | 6 |
| 0 | 0 | X | $\mathrm{X}_{1}$ | $\mathrm{X}_{2}$ | 1 | $\mathrm{h}_{5}$ | $\mathrm{h}_{4}$ | $\mathrm{H}_{4} \mathrm{~h}_{3}$ | ${ }_{3} \mathrm{~h}_{2}$ | $\mathrm{h}_{1}$ | $\mathrm{h}_{1} \mathrm{~h}$ | $\mathrm{h}_{0}$ | $\mathrm{V}_{0}$ |
| 0 | 1 |  |  |  | 1 | $\mathrm{V}_{7}$ | $\mathrm{V}_{6}$ | $\mathrm{V}_{6} \mathrm{~V}_{5}$ | $5 V_{4}$ |  | $V_{3}$ | $\mathrm{V}_{2}$ | $V_{1}$ |
| 1 | 0 |  |  |  | 1 |  | $\mathrm{X}_{7}$ | $\mathrm{X}_{7} \mathrm{X}_{6}$ | $\mathrm{X}_{6} \mathrm{X}_{5}$ |  | $\mathrm{X}_{4}$ X | $\mathrm{X}_{3}$ | $Y_{0}$ |
| 1 | 1 |  |  |  | 1 | $Y_{7}$ | $Y_{6}$ | $Y_{6} Y_{5}$ | $Y_{5} \mathrm{Y}^{\text {, }}$ |  | $Y_{3}{ }^{\prime}$ | $Y_{2}$ | $Y_{1}$ |

During vertical blanking, such a refresh is achieved using 4 lines at 16 line intervals.
If FMAT is low or for the EF9366 : the 128 refresh accesses are executed at 2 display line intervals.

## MEMORY OPERATION SEQUENCE ALONG ONE FRAME

Apart from the window where the memory is used for display purposes exclusively, write operations may be performed, except during 3 refresh periods.


The three period types, D, W and R, respectively, are indicated outside the circuit through the BLK and $\overline{\text { ALL }}$ signals :

|  | BLK | $\overline{\text { ALL }}$ |
| :---: | :---: | :---: |
| $D$ | 0 | 0 |
| $W$ | 1 | 1 |
| $R$ | 1 | 0 |

## Exceptions:

- If bit 2 in register CTRL1 is high (high speed write), the display period is suppressed and 19
refresh cycles of 4 lines each are executed during one frame.
- As long as the WO input is high, the circuit is set to write mode, and BLK retains the same outline as it has under normal operating conditions.
Inthese two cases, executing codes $04_{16}, 06_{16}, 07_{16}$ and $\mathrm{OC}_{16}$ triggers a complete D sequence for a highspeed scan of all addresses. This lasts two frames if FMAT is high or one frame if FMAT is low and for the EF9366 version.



## EF9365-EF9366

COMPOSITE SYNC AROUND FRAME SYNC

T:CK input deriod (570 ns in a typical application)


Note : If FMAT is low and for the EF9366 version, the pattern of the second line is repeated for each frame.

E88 EF9365-16

DETAILED LINE DIAGRAM


## HARDWIRED WRITE PROCESSOR OPERATION IN DISPLAY MEMORY

The hardwired write processors are sequenced by the master clock CK. They receive their parameters from the microprocessor bus. They control the X, Y write address, and the DIN, $\overline{\mathrm{DW}}, \overline{\mathrm{MFREE}}$ and $\overline{\mathrm{IRQ}}$ outputs.
These hardwired processors operate in continuous mode. In the event of conflicting access to the display memory, the display and refresh processors have priority.
Since command decoding is synchronous with the CK master clock, any write operation into the (CMD) command register triggers a synchronizing mechanism which engages the circuit for a maximum of 2 CK cycles when the $\bar{E}$ input returns high. The circuit remains engaged throughout command execution.
No further command should be entered as long as bit 2 in STATUS register is low.

## VECTOR PLOTTING

The internal vector generator makes it possible to modify, within the display memory, all the dots which form the approximation of a straight line segment. All vectors plotted are described by the origin dot and the projections on the axes.
The starting point co-ordinates are defined by the X , Y register value, prior to the plotting operation.
Projections into the axes are defined as absolute values by the DELTAX and DELTAY registers, with the sign in the command byte that initiates the vector plotting process.
The vector approximation achieved here is that established by J. F. BRESENHAM ("Algorithm for computer control of a digital plotter"). This algorithm is executed by a hardwired processor which allows for a further vector component dot to be written in each CK clock cycle.
During plotting, the display memory is addressed by the $\mathrm{X}, \mathrm{Y}$ registers, which are incremented or decremented.
On completion of vector plotting, they point to the end of this vector.
All vectors may be plotted using any of the following line patterns: continuous, dotted, dashed, dash-dotted, according to the 2 LSBs in register CTRL2.
Irrespective of such patterns, the plotting speed remains unchanged. The "pen down-pen up" statement required for plotting non-continuous lines is controlled by the DW output.
For a specified non-continuous line plotted vector, defined by DELTAX, DELTAY, CTRL2, CMD, the
$\overline{\mathrm{DW}}$ sequencing during the plotting process is always the same, irrespective of vector origin and of the nature of previous plots. This feature guarantees that a specified vector can be deleted by plotting it again after moving $X$ and $Y$ to the starting point, and complementing bit 1 in register CTRL1.
Since the vector plotting initiation command defines the sign of the projections into the axes, all vectors may be plotted using 4 different commands.
For increased programming flexibility, the system incorporates 16 different commands, supplemented by a set of 128 commands which make it possible to plot small size vectors by ignoring the DELTAX and DELTAY registers.
Such commands are as follows :

- Basic Commands

- commands which allow ignoring the DELTAX or DELTAY registers by considering them as of zero value


Notes :Bits 1 and 2 always have the same sign meaning.
These 8 codes may be summarized by the following diagram :


- Commands which allow ignoring the smaller of the two DELTAX and DELTAY registers, by considering it as being equal to the larger one, which is the same as plotting vectors parallel to the axes or diagonals, using a single DELTA register.


Same direction codes as above.

EXAMPLE : PLOTTING A DOTTED VECTOR
Origin: $\left\{\begin{array}{l}X=4710 \\ Y=75_{10}\end{array}\right.$
Projection: $\left\{\begin{array}{l}\text { DELTA X }=1710 \\ \text { DELTAY }=13_{10}\end{array}\right.$

- Commands in which the two registers DELTAX and DELTAY may be ignored by specifying the projections through the CMD register ( 0 to 3 steps for each projection).

$C M D=13_{16} \quad$ Corresponding to
- Basic command
- DELTAX < 0
- DELTAY > 0

CTRL1 $=03_{16}$ Pen down,
CTRL2 $=116$ Dotted vector :
2 dots on, 2 dots off.

Plotting cycle sequence : (it is assumed that the vector generator is not interrupted by the display or refresh cycle).



Note : Plotting a vector with DELTAX = DELTAY = 0 writes the dot $X, Y$ in memory. It occupies the vector generator for synchronization, initialization and one write cycle.

## CHARACTER AND SYMBOL GENERATOR

The character generator operates in the same way as the vector generator, i. e. through incrementing or decrementing the $\mathrm{X}, \mathrm{Y}$ registers, in conjunction with a $\overline{D W}$ output control.
It receives parameters from the CSIZE, CTRL2 and CMD registers. The characters plotted are selected, according to the CMD value, out of 98 matrices ( 97 8 -dot high $\times 5$-dot wide rectangular matrices, and one 4 dot $x 4$ dot matrix) defined in an internal ROM. Two scaling factors may be applied to the characters plotted using $X$ and $Y$ defined by the CSIZE register. The characters may be tilted, according to the content of register CTRL2.

## Basic matrix

Upon completion of a character writing process, the X and Y registers are positioned for writing a further character next to the previous one, with a 1 dot spacing, i. e. Y is restored to its original value and X is incremented by 6 .


## Scaling factors

Each individual dot in the $5 \times 8$ basic matrix may be replaced by a $P \times Q$ size block.

P : X co-ordinate scaling factor
$Q$ : Y co-ordinate scaling factor
The character size becomes $5 \mathrm{P} \times 8 \mathrm{Q}$. Upon completion of the writing process, X is incremented by 6 P . The CK clock cycle count required is $6 \mathrm{P} \times 8 \mathrm{Q}$.
$P$ and $Q$ may each take values from 1 through 16. They are defined by the CSIZE register. Each value is encoded on 4 bits, value 16 being encoded as $0_{16}$. In register CSIZE, $P$ is encoded on the 4 MSBs and Q on the 4 LSBs.
Among the 97 rectangular matrices available in the standard ROM, 96 correspond to CMD values ranging from $20_{16}$ to $7 \mathrm{~F}_{16}$, and the 97th matrix to $0 \mathrm{~A}_{16}$. In the standard version, these values correspond to the 96 printable characters in the ASCII set. The 97 th character is a $5 \mathrm{P} \times 8 \mathrm{Q}$ block which may be used for deleting the other characters.
The 98th code ( $0 \mathrm{~B}_{16}$ ) is used to plot a $4 \mathrm{P} \times 4 \mathrm{Q}$ graphic block. It locates X , Y , without spacing for the next symbol. Such a block makes it possible to pad uniform areas on the screen.


## Tilted characters

All characters may be modified to produce tilted characters or to mark the vertical co-ordinate with straight or tilted type symbols. Such changes may be achieved using bits 2 and 3 in register CTRL2.
Note : Scaling factors P and Q are always applied within the co-ordinates of the character before conversion.

## Character deletion

A character may be deleted using either the same command code or command code $\mathrm{OA}_{16}$. In either case, bit 1 in register CTRL1 should be inverted, the origin should be the same as prior to a character plotting operation, as should the scaling factors.
Note: Vector generator and character generator operate in similar ways :

|  | Vector | Character |
| :---: | :---: | :---: |
| Dimensions | DELTAX, DELTAY | CSIZE, tilting |
| DW Modulation | Type of Line | Character Code |

## USE OF LIGHT PEN CIRCUITRY

A rising edge on the LPCK input is used to sample the current display address in the XLP and YLP registers, provided that this edge is present in the frame immediately following loading of the $08_{16}$ or $09_{16}$ code into the CMD register.
Here, the frame origin is counted starting with the VB falling edge. With code $08_{16}$, the WHITE output recopies the BLK signal from the frame origin up to the rising edge on the LPCK input, or when VB starts rising again, if the LPCK input remains low for the entire frame. With code 0916, the WHITE output is not activated.
The YLP address is 8 -bit coded since there are 256 display lines in each frame. The XLP address is 6bit coded since there are 64 display cycles in each line.
These 6 bits are left justified in the XLP register. XLP and YLP register contents match the write address if FMAT is low (or for the EF9366), but should be multiplied by 2 if FMAT is high, so as to be able to match the write address.
The address sampled into XLP corresponds to the current memory cycle. Dots detected by the light pen were addressed in the memory during the previous cycle. Hence, 1 should be subtracted from bit 2 in XLP register where the light pen electronic circuitry does not produce any additional delay.
If the rising edge on input LPCK occurs while VB is low, then the LSB in XLP is set high. This bit acts as
a status signal which is reset to the low state by reading register XLP or YLP.
The rising edge first received (LPCK or VB) sets bit 0 in STATUS register high. An interrupt is initiated if bit 4 bin CTRL1 is high.

When commands $08_{16}$ or $09_{16}$ have been decoded, bit 2 of the status register goes high (circuit ready for any further command) and bit 0 goes low (light pen operating sequence underway).

## SCREEN BLANKING COMMANDS

Three commands (0416, 0616, 0716) will set the whole display memory to a status corresponding to a "black display screen" condition. Another command $\left(\mathrm{OC}_{16}\right)$ may be used to set the whole memory to a status other than black (this condition being determined by bit 1 in register CTRL1).
The 4 commands outlined above use the planned scanning of the memory addresses achieved by the display stage. The $X$ and $Y$ registers are not affected by commands $04_{16}$ and $0 \mathrm{C}_{16}$. Hence, the time required is that corresponding to one frame (EF9366 or FMAT low) or two frames (FMAT high). The time corresponding to the completion of the frame currently executing when the CMD register is loaded, should be added to the above time.

For the screen blanking process, the frame origin is counted starting with the VB falling edge.
The only signals affected here are the DW output, which remains low when VB is low, and the DIN output which is forced high where the $04{ }_{16}, 0616$ and $07_{16}$ commands are entered.
Such commands are activated without requiring action by WO input or bit 2 in register CTRL1. While these commands are executing, bit 2 in STATUS register remains low.

## EXTERNAL REQUEST FOR DISPLAY MEMORY ACCESS (MFREE OUTPUT)

On writing code $0 \mathrm{~F}_{16}$ into the CMD register, the MFREE output is set low by the circuitry, during the next free memory cycle.
Apart from the display and refresh periods, this cycle is the first complete cycle that occurs after input $\bar{E}$ is reset high.
During this cycle, those addresses output on DAD and MSL correspond to the X and Y register contents : DW is high, $\overline{\text { ALL }}$ is high.
Should the memory be engaged in a display or refresh operation, (which is the case when ALL is low), then this cycle is postponed to be executed after ALL is reset high. The maximum waiting time is thus 64 cycles.

The MFREE signal may be used e. g. for performing a read or write operation into a register located between the display memory and the microprocessor bus.

## INTERRUPTS OPERATION

An interrupt may be initiated by three situations denoted by internal signals :

- Circuit ready for a further command
- Vertical blanking signal
- Light pen sequence completed.

These three signals appear in real time in the STATUS register (bits $0,1,2$ ). Each signal is cross-referenced to a mask bit in the register CTRL1 (bits 4, $5,6)$.
If the mask bit is high, the first rising edge that occurs on the interrupt initiating signal sets the related interrupt flip-flop circuit high.

The outputs from these three flip-flop circuits appear in the STATUS register (bits 4, 5, 6). If one flip-flop circuit is high, bit 7 in the STATUS register is high, and pin $\overline{\mathrm{RQ}}$ is forced low.
A read operation in the STATUS register resets its 4 MSBs low, after input $\bar{E}$ is reset high.
The three interrupt control flip-flops are duplicated to prevent the loss of an interrupt coming during a read cycle of the status register.
The status of bits 4,5 and 6 corresponds to the interrupt control flip-flop circuit output, before input $\overline{\mathrm{E}}$ goes low.
An interrupt coming during a read cycle of the STATUS register does not appear in bits 4,5 and 6 during this read sequence, but during the following one. However, it may appear in bits $0,1,2$ or on pin IRQ.

Table 1 : Register Address.

| Address Register |  |  |  |  | Register Functions |  | Number of Bits |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary |  |  |  | Hexa | Read$R / \bar{W}=1$ | $\begin{gathered} \text { Write } \\ \mathrm{R} / \bar{W}^{\mathbf{W}}=0 \end{gathered}$ |  |
| A3 | A2 | A1 | AO |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | STATUS | CMD | 8 |
| 0 | 0 | 0 | 1 | 1 | CTRL 1 (write Control and Interrupt Control) |  | 7 |
| 0 | 0 | 1 | 0 | 2 | CTRL 2 (Vector and Symbol Type Control) |  | 4 |
| 0 | 0 | 1 | 1 | 3 | CSIZE (Character Size) |  | 8 |
| 0 | 1 | 0 | 0 | 4 | Reserved |  | - |
| 0 | 1 | 0 | 1 | 5 | DELTAX |  | 8 |
| 0 | 1 | 1 | 0 | 6 | Reserved |  | - |
| 0 | 1 | 1 | 1 | 7 | DELTAY |  | 8 |
| 1 | 0 | 0 | 0 | 8 | X MSBs |  | 4 |
| 1 | 0 | 0 | 1 | 9 | X LSBs |  | 8 |
| 1 | 0 | 1 | 0 | A | Y MSBs |  | 4 |
| 1 | 0 | 1 | 1 | B | Y LSBs |  | 8 |
| 1 | 1 | 0 | 0 | C | XLP (light-pen) | Reserved | 7 |
| 1 | 1 | 0 | 1 | D | YLP (light-pen) | Reserved | 8 |
| 1 | 1 | 1 | 0 | E | Reserved |  | - |
| 1 | 1 | 1 | 1 | F | Reserved |  | - |

[^1]Table 2 : Command Register.

| $b 7$ $b 6$ $b 5$ $b 4$ | 0 0 0 0 | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | 0 0 1 0 | 0 0 1 1 | 0 1 0 0 | 0 1 0 1 | 0 1 1 0 | 0 <br> 1 <br> 1 <br> 1 | 1 0 0 0 | 0 | 1 0 1 0 | 1 <br> 0 <br> 1 <br> 1 <br> 1 | 1 <br> 1 <br> 0 <br> 0 <br> 0 | 1 | 1 1 1 0 | 1 <br> 1 <br> 1 <br> 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| b3 b2 b1 b0 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |

## Vector Generation

(for b2, b1, b0 see small vector definition)

| 0 | 0 | 0 | 0 | 0 | Set Bit 1 of CTRL 1 : Pen Selection | Space ! | 0 | @ | P |  | p |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | Clear Bit 1 of CTRL 1 : <br> Eraser selection | $!$ | 1 | A | Q | a | q |
| 0 | 0 | 1 | 0 | 2 | Set Bit 0 of CTRL 1 : <br> Pen/Eraser Down Selection | " | 2 | B | R | b | r |
| 0 | 0 | 1 | 1 | 3 | Clear Bit 0 of CTRL 1 : Pen/Eraser up Selection | \# | 3 | C | S | c | s |
| 0 | 1 | 0 | 0 | 4 | Clear screen | \$ | 4 | D | T | d | t |
| 0 | 1 | 0 | 1 | 5 | X and Y Registers Reset to 0 | \% | 5 | E | U | e | u |
| 0 | 1 | 1 | 0 | 6 | $X$ and $Y$ Reset to 0 and Clear Screen | \& | 6 | F | V | f | v |
| 0 | 1 | 1 | 1 | 7 | Clear Screen, set CSIZE to code "minsize". <br> All other registers reset to 0 . (except XLP, YLP) |  | 7 | G | w | g | w |

## Special Direction Vectors

(for b2, b1, b0 see small vector definition)

| 1 | 0 | 0 | 0 | 8 | Lignt-pen initialization (WHITE forced low) | 1 | 8 | H | x | h | x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 | 9 | Lignt-Pen initialization | ) | 9 | 1 | Y | i | y |
| 1 | 0 | 1 | 0 | A | $5 \times 8$ Block Drawing (size according to CSIZE) | * | : | J | Z | j | $z$ |
| 1 | 0 | 1 | 1 | B | $4 \times 4$ Block Drawing (size according to CSIZE) | + | ; | K | [ | k | \{ |
| 1 | 1 | 0 | 0 | C | Screen Scanning : <br> Pen or Eraser as defined by CTRL1 | , | < | L | 1 | 1 | । |
| 1 | 1 | 0 | 1 | D | X Register Reset to 0 | - | $=$ | M | ] | m | \} |
| 1 | 1 | 1 | 0 | E | Y Register Reset to 0 |  | > | N | $\uparrow$ | n | $\neg$ |
| 1 | 1 | 1 | 1 | F | Direct Image Memory access request for the next free cycle. | 1 | ? | 0 | $\leftarrow$ | - | 翏 |

Small Vector Definition

| b7 | b6 | b4 | b2 |
| :---: | :---: | :---: | :---: |
|  | b5 | b3 | b1 <br> b0 |
| 1 | $\|\Delta X\|$ | $\|\Delta Y\|$ | Direction |

Dimension

| $\Delta \mathbf{X}$ <br> or <br> $\Delta \mathbf{Y}$ | Vector <br> Length |  |
| :--- | :--- | :--- |
| 0 | 0 | 0 Step |
| 0 | 1 | 1 Step |
| 1 | 0 | 2 Steps |
| 1 | 1 | 3 Steps |



## OTHER REGISTERS

STATUS REGISTER (read only)


HIGH = light-pen sequences ended
HIGH = vertical blanking (idem on pin VB)
These 3 bits are not latched and not masked
$\rightarrow$ HIGH = ready for a new command ; LOW = busy
HIGH = pen out of display window (logical OR of the 6 MSBs of the $X$ and $Y$ registers)
$\rightarrow$ HIGH = light-pen sequence ended IRQ (if enabled)
$\rightarrow$ HIGH = vertical blanking IRQ (if enabled)
$\rightarrow$ HIGH = ready for a new command IRQ (if enabled)
These 3 bits are reset after a read cycle of the status register at
$\rightarrow$ IRQ : logical OR of bits $4,5,6 ;$ HIGH when IRQ output is low.
CONTROL REGISTER 1 (read/write)


HIGH $=$ pen down $;$ LOW $=$ pen up (control $\overline{\text { DW }}$ output) HIGH = pen $\quad$; LOW $=$ eraser (control DIN output) HIGH = high speed write : no video (BLK output is high, mini. of memory refresh cycles) HIGH = cyclic screen (memory display write even if bit 3 of the status register is high)
HIGH = enable end of the light pen sequences IRQ
HIGH = enable VB IRQ
Interrupt masks
$\rightarrow$ HIGH = enable ready for a new command IRQ
Not used (Ofor reading)
CONTROL REGISTER 2 (read/write)


| b1 | b0 | Type of Vectors |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | Continuo |  |
| 0 | 1 | ----------- | Dotted | 2 dots on, 2 dots off |
| 1 | 0 |  | Dashed | 4 dots on, 4 dots off |
| 1 | 1 | -- - - | Dotted- <br> Dashed | 10 dots on, 2 dots off 2 dots on, 2 dots off |

Types of character orientations

$b_{3}-1, b_{2}=0$
CSIZE $=11_{16}$
E88 EF9365-26




C-SIZE REGISTER (read/write)

$P$ and $Q$ may take any value between 1 and 16. This value is given by the leftmost or rightmost 4 bits for $P$ and $Q$ respectively. Binary value ( 0 ) means 16.

X AND Y REGISTERS (read/write)


The 4 leftmost MSBs are always 0 .
XLP AND YLP REGISTERS



8 bit YLP value

## ASCII CHARACTER GENERATOR ( $5 \times 8$ matrix)



EXAMPLE OF AN APPLICATION OF THE EF9365 : $256 \times 256$ BLACK AND WHITE


Note : FMAT $=\mathbf{V}_{\mathbf{S S}}$

E88 EF9365-31


Note : FMAT $=V_{C C}$

EXAMPLE OF AN APPLICATION OF THE EF9366 : $256 \times 512$ COLOUR.
Eight colours may be obtained from the three basic colours red (R), green $(G)$, blue $(B)$.


E88 EF9365-33

Note : FMAT = VCc.

## PACKAGE MECHANICAL DATA

40 PINS - PLASTIC DIP


ORDERING INFORMATION

| Part Number | Temperature Range | Package |
| :---: | :---: | :---: |
| EF9365P | 0 to $70^{\circ} \mathrm{C}$ | DIP 40 |
| EF9366P | to $70^{\circ} \mathrm{C}$ | DIP 40 |

## MOS GRAPHIC DISPLAY PROCESSOR（GDP）

－SELECTABLE RESOLUTIONS IN BLACK AND WHITE OR COLOR ：
VERTICAL RESOLUTION ： 525 LINE MONI－ TOR（208 OR 416）． 625 LINE MONITOR（256 or 512）
HORIZONTAL RESOLUTION ：256，320＊，384＊， $512,640^{*}, 768^{*}, 1024$, FULL SCREEN．（＊）with external PROM
－HIGH SPEED VECTOR PLOT WELL SUITED TO ANIMATION－ 4 TYPES OF LINES
－MULTIPLEXED ADDRESS AND REFRESH FOR 16 K OR 64 K DYNAMIC RAMs
－NO LIMITATION ON THE NUMBER OF SELEC－ TABLE MEMORY PLANES（colors，grey levels or any other attributes）
－MULTIPAGE APPLICATION CAPABILITY
－ON－CHIP FULL ASCII CHARACTER GENERA－ TOR（96）－MAXIMUM ALPHANUMERIC SCREEN DENSITY： $170 \times 57$－PROGRAMMA－ BLE SIZES AND ORIENTATIONS
－DIRECT INTERFACING WITH THE MONITOR THROUGH THE COMPOSITE SYNCHRO AND BLANKING SIGNALS
－AUTOMATIC ALLOCATION OF DISPLAY ME－ MORY IN REFRESH，WRITE，DUMP，AND DIS－ PLAY CYCLES
－LIGHT PEN REGISTERS AND CONTROL SI－ GNALS
－THREE TYPES OF INTERRUPT REQUESTS
－FULLY STATIC DESIGN
－TTL COMPATIBLE I／O
－SINGLE＋ 5 V SUPPLY

## DESCRIPTION

This GDP is a true high resolution graphic display processor，which contains all the functions required to process vector generation at a very high speed and to generate all the timing signals required for in－ terfacing interlaced or non interlaced video data on a raster scan CRT display compatible with 525 line or the CCIR 625 line standards．


PIN CONNECTIONS

| CK |  | $\checkmark$ | 40 |  | $V_{C C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DAD5 | 2 |  | 39 | ］ | DAD1 |
| DAD4 | 3 |  | 38 | $\square$ | DAD2 |
| DAD3 | 4 |  | 37 | ， | DADO |
| DAD6 | 5 |  | 36 | $\square$ | MSL1 |
| MSLO | 6 |  | 35 | 曰 | MSL3 |
| MSL2 | 7 |  | 34 | 曰 | SYNC |
| FMAT | 8 |  | 33 | $\square$ | DO |
| A0 | 9 |  | 32 | $\square$ | D1 |
| A1 | 10 | EF9367 | 31 |  | D2 |
| A2 | 1 |  | 30 | 曰 | D3 |
| A3 | 1 |  | 29 |  | D4 |
| IRQ | 13 |  | 28 |  | D5 |
| DW | 1 |  | 27 |  | D6 |
| DIN | 1 |  | 26 |  | D7 |
| VB | － |  | 25 | 日 | BLK |
| $\bar{E}$ |  |  | 24 | 曰 | MW |
| R／W | － |  | 23 |  | WO |
| X9 |  |  | 22 |  | $\overline{\text { ALL }}$ |
| $v_{\text {SS }}$ | 2 |  | 21 |  | LPCK |

E88 EF9367－01

TYPICAL APPLICATION


TEST LOADS



## GENERAL DESCRIPTION

Developed using NMOS technology, the GDP is an intelligent raster scan video display controller, fully programmable via an eight-bit microprocessor bus. Besides all the timing logic functions required to generate the video, sync and blanking signals, the GDP includes two hardwired display processors : a vector and a character generator.
This unique feature allows an ultrafast screen writing speed (the 1024 dot diagonal may be written in less than 1.4 ms ) at almost no microprocessor processing cost.
The GDP is particularly well-suited to all applications in which the display memory is not directly addressed by the MPU. This feature allows a total asynchronism between the MPU and the GDP memory cycles and preserves the whole MPU memory addressing space.

Nevertheless, where direct exchange between the microprocessor and the memory is necessary, the on-chip allocation controller will allow this exchange without display interference.
The GDP is programmable using 11 internal registers occupying 16 consecutive addresses. These registers can also be modified by the GDP's hardwired processors while a command is being executed.
Note : A summary of data codes and registers is given in the Register address table. Hexadecimal values are subscripted 16 and the register bits are numbered as follows :


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.3 to +7.0 | V |
| $\mathrm{~V}_{\text {in }}$ | Input Voltage | -0.3 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

The GDP inputs are protected against high static voltages and electric fields ; nevertheless, normal precautions should be taken to avoid voltages above the limit values on this high impedance circuit.

STATIC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~T}_{\mathrm{A}}=0\right.$ to $70{ }^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage Except CK | $\mathrm{V}_{\mathrm{SS}}+2.2$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IHCK}}$ | Input High Voltage CK | $\mathrm{V}_{\mathrm{SS}}+3.5$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | $\mathrm{V}_{\mathrm{SS}}-0.3$ | - | $\mathrm{V}_{\mathrm{SS}}+0.8$ | V |
| $\mathrm{I}_{\text {in }}$ | Input Leakage Current $\left(\mathrm{V}_{\text {in }}=0\right.$ to $\left.5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max \right)$ | - | 1.0 | 2.5 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage $\left(\mathrm{I}_{\text {load }}=-100 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{min}\right)$ | $\mathrm{V}_{\mathrm{SS}}+2.4$ | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage $\left(\mathrm{I}_{\text {load }}=1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{min}\right)$ | - | - | $\mathrm{V}_{\mathrm{SS}}+0.4$ | V |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | - | 80 | - | mA |
| $\mathrm{C}_{\text {in }}, \mathrm{C}_{\text {out }}$ | Capacitance $\left(\mathrm{V}_{\text {in }}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$ | - | - | 12 | pF |

## DYNAMIC OPERATING CONDITIONS

( $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Time (ns) | Min. | Max. |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CK}}$ | Clock Period | 560 |  |
| tckL | CK Pulse Width, Low | 330 |  |
| tcKH | CK Pulse Width, High | 190 |  |
| CKLDAD | CK Low to Valid DAD |  | 320 |
| CKHDAD | CK High to Valid DAD |  | 180 |
| CKLSYNC | CK Low to Valid SYNC |  | 300 |
| CKLBLK | CK Low to Valid BLK |  | 310 |
| CKLVB | CK Low to Valid VB |  | 500 |
| CKLALL | CK Low to Valid ALL |  | 300 |
| CKLMSL | CK Low to Valid MSL |  | 300 |
| CKLDW | CK Low to Valid DW |  | 310 |
| CKLMFRL | CK Low to Valid MFREE Low |  | 330 |
| CKLMFRH | CK Low to Valid MFREE High |  | 500 |
| CKLDIN | CK Low to Valid DIN |  | 310 |
| CKLIRQ | CK Low to Valid $\overline{\mathrm{IRQ}}$ |  | 1500 |
| CKLWHI | CK Low to Valid WHITE |  | 530 |
| $\mathrm{t}_{\mathrm{EL}}$ | $\bar{E}$ Pulse Width, Low | 450 |  |
| $\mathrm{t}_{\mathrm{EH}}$ | $\bar{E}$ Pulse Width, High | 430 |  |
| $t_{A S}$ | Address Pre-Setup Time | 160 |  |
| $t_{\text {AH }}$ | Address Hold Time | 10 |  |
| $\mathrm{t}_{\text {DSW }}$ | Data Pre-Setup Time (write) | 195 |  |
| $\mathrm{t}_{\text {DDR }}$ | Data Setup Time (read) |  | 320 |
| $t_{\text {DHR }}$ | Data Hold Time (read) | 10 |  |
| $\mathrm{t}_{\text {IR }}$ | $\overline{\mathrm{IRQ}}$ Release Time |  | 1600 |
| LPHW | LPCK High to $\overline{\text { WHITE }}$ High (if command 08 ${ }_{16}$ ) |  | 1600 |
| LPHIRQ | LPCK High to $\overline{\mathrm{IRQ}}$ Low |  | 1600 |
| $t_{\text {LPCKH }}$ | LPCK High Hold Time | 150 |  |
| $\mathrm{t}_{\mathrm{r}}$ | CK and $\bar{E}$ Rise Times |  | 20 |
| $t_{f}$ | CK and $\overline{\mathrm{E}}$ Fall Times |  | 20 |

## CLOCK AND OUTPUT CHARACTERISTICS



E88 EF9365-05

IRO RELEASE TIME


E88 EF9365-06

MICROPROCESSOR BUS, WRITE ACCESS


MICROPROCESSOR BUS, READ ACCESS


SYNCHRONOUS SIGNALS WITH CK INPUT


E88 EF9365-09

LIGHT PEN SIGNALS


## PIN DESCRIPTION



* This pin outputs two items of data multiplexed by signal ALLL.

POWER SUPPLY, CLOCK AND OPERATING PARAMETERS

| Name | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | $\mathrm{N}^{\circ}$ | Function | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SS }}$ | S | 20 | Power Supply | Ground |
| $\mathrm{V}_{\mathrm{CC}}$ | S | 40 | Power Supply | + 5 V |
| CK | 1 | 1 | Clock | Master Clock. All internal processor states are modified on the falling edge of this signal. The whole circuit logic is static and the cycle of this clock needs only to be adjusted according to the shape and accuracy the synchronizing signals should feature. <br> DAD Memory Address Multiplexing Signal. If CK is low, low addresses (or row addresses for the memory) are those that are output on DAD. <br> The frequency of CK is a multiple of the image refresh frequency : <br> - Interlaced scanning : $\mathrm{f}(\mathrm{CK})=\mathrm{f}(1 / 2$ frame $) \times(625$ or 525$) \times 96$ <br> - Non-interlaced scanning : $\mathrm{f}(\mathrm{CK})=\mathrm{f}$ (frame) $\times$ (312 or 262) $\times 96$. |
| FMAT | 1 | 8 | Format | This pin is connected to $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{SS}}$, CK or $\overline{\mathrm{CK}}$ and sets the number of monitor and image lines: <br> $V_{C C}: 625$ line monitor, interlaced synchronization, 512 lines displayed <br> CK : 525 line monitor, interlaced synchronization, 416 lines displayed <br> $\overline{\mathrm{CK}}: 525$ line monitor, non-interlaced synchro, 208 lines displayed <br> $V_{S S}: 625$ line monitor, non-interlaced synchro, 256 lines displayed |
| WO | 1 | 23 | Write Only | When WO is high, memory refresh nor display no longer exist. The hard wired write processors may operate without being interrupted. The ALL signal is always high. |

SYNCHRONIZING AND BLANKING SIGNALS

| Name | Pin <br> Type | $\mathbf{N}^{\circ}$ | Function | Description |
| :---: | :---: | :---: | :---: | :--- |
| SYNC | O | 34 | Video Monitor <br> Synchronizing | Video Monitor Line and Frame Synchronization Signal. For example, if CK <br> is at 1.5 MHz and FMAT is high, signal SYNC is to CCIR 625 line 50 Hz <br> standard. <br> This output is independent of input WO and of register CTRL1. |
| BLK | O | 25 | Blanking | This signal is high apart from the display window (writing or refresh). It is <br> always high if bit 2 in register CTRL1 is high, but it is not affected by the <br> WO input. |
| VB | O | 16 | Vertical <br> Blanking | This signal is not affected by WO and register CTRL1. High during vertical <br> blanking. |

## DISPLAY MEMORY ADDRESSING SIGNALS

| Name | Pin <br> Type | $\mathbf{N}^{\circ}$ | Function | Description |
| :---: | :---: | :---: | :---: | :--- |
| DAD0 <br> to <br> DAD6 | O | 37,39 | Display <br> Address <br> 38,4 | Adresses that are multiplexed by the CK signal. Provided for the automatic <br> refresh of the 16 K or 64 K dynamic memories. |
| X9 | O | 19 | Memory <br> Address | Horizontal pointer extension bit for write operations (horizontal resolution <br> greater than 512). |
| MSL0 <br> to | 2 | 6,36 | Memory Select | Pixel write select signals (see section : display memory configuration). |
| MSL3 | 7,35 | 22 | Access to all <br> Memory Units | The signal makes it possible to discriminate between the collective memory <br> access to all chips (display, refresh or erase), and the memory accesses to <br> a single pixe for vector or character writing purposes. <br> The signal is low for collective access. |
| $\overline{\text { ALL }}$ | O | 2 |  |  |

## DISPLAY MEMORY CONTROL SIGNALS

| Name | Pin Type | ${ }^{\circ}$ | Function | Description |
| :---: | :---: | :---: | :---: | :---: |
| DIN | O | 15 | Display In | Selection of the memory data code corresponding to the display screen in the "off " condition (active when high). For a black-and-white display (1 bit per pixel), DIN may directly be the storage entry data. |
| DW | 0 | 14 | Display Write | Display memory write signal. Active when Low. |
| $\overline{M W}$ | 0 | 24 | Memory <br> Available | This pin outputs MFREE and WHITE signals which are externally demultiplexed by signal $\overline{\mathrm{ALL}}: \overline{\mathrm{MFREE}}=\overline{\mathrm{MW}}+\mathrm{ALL} ; \overline{\mathrm{WHITE}}=$ $\overline{M W}+\overline{A L L}$ <br> Memory Free ( $\overline{\text { MFREE }}$ ) : <br> Signal low during the next memory idle period following the $\mathrm{OF}_{16}$ command. <br> This signal allows exchanges between the microprocessor and the $X$ and the Y flagged memory segment without affecting the display. <br> Forcing to White Level (WHITE) : <br> Forces white level on video signal, for use of the light pen. <br> Active when Low. |

MICROPROCESSOR BUS SIGNALS

| Name | Pin <br> Type | $\mathbf{N}^{\circ}$ | Function | Description |
| :---: | :---: | :---: | :---: | :--- |
| D0-D7 | I/O | 33 <br> to <br> 26 | Data Bus | I/O buffers opening is controlled through $\overline{\mathrm{E}}$, and the related direction <br> through $\mathrm{R} / \mathrm{W}$. |
| A0-A3 | I | 9 <br> to <br> 12 | Address Bus | Address of the register involved in microprocessor access. |
| R/ $\overline{\mathrm{W}}$ | I | 18 | Read/Write <br> Signal | Read/Write Signal. Write when Low. |
| $\overline{\mathrm{E}}$ | I | 17 | Enable | Bus exchange synchronizing and enabling signal. |
| $\overline{\mathrm{IRQ}}$ | O | 13 | Interrupt <br> Request | Interrupt request towards the microprocessor, programmable through <br> register CTRL1. Open drain output. |

LIGHT PEN OPERATING SIGNALS

| Name | Pin <br> Type | $\mathbf{N}^{\circ}$ | Function | Description |
| :---: | :---: | :---: | :---: | :---: |
| LPCK | 1 | 21 | Light Pen <br> Strobe | Light Pen Input. When the Mechanism is set, a rising edge loads into <br> registers XLP and YLP the current display address and sets the XLP <br> register's LSB high. |

## REGISTER DESCRIPTION

X AND Y REGISTERS (addresses : 816, 916, $\mathrm{A}_{16}$, $\mathrm{B}_{16}$ )
The $X$ and $Y$ registers are 12-bit read-write registers. They indicate the position of the next dot to be written into the display memory. They have no connection at all with the video signal generating scan, but they point the write address, in the same way as the pen address on a plotter.
These 2 registers are incremented or decremented, prior to each write operation into the display memory, by the internal vector and character generators, or they may be directly positioned by the microprocessor.
This $2 \times 12$ bit write address covers a $4096 \times 4096$ point addressing space. Only the LSBs are used here, since the maximum definition of the picture actually stored is $512 \times 1024$ pixels (picture elements).
In practice, the GDP assumes that it has a memory space of $1024 \times 512$ (FMAT $=V_{\text {cc }}$ or CK) or 1024 x 256 (FMAT $=V_{S S}$ or CK ) and disables writing outside this space, unless bit 3 of CTRL 1 is set.
The above features along with the relative mode description of all picture component elements make it possible to automatically solve the great majority of edge cut-off problems.

## DELTAX AND DELTAY REGISTERS (addresses

 516, $7_{16 \text { ) }}$The DELTAX and DELTAY registers are 8-bit readwrite registers. They indicate to the vector generator the projections of the next vector to be plotted, on the X and Y axes respectively. Such values are unsigned integers. The plotting of a vector is initiated by a write operation in the command register (CMD)

## CSIZE REGISTER (address : $3_{16}$ )

The CSIZE register is an 8-bit read-write register. It indicates the scaling factors of $X$ and $Y$ registers for the symbols and characters. 98 characters are generated from a $5 \times 8$ pixel matrix defined by an internal ROM. In the standard version, it contains the alphanumeric character in the ASCII code which may be printed, together with a number of special symbols.


LSB

Each symbol can be increased by a factor $\mathrm{P}(\mathrm{X})$ or $Q(Y)$. These factors are independent integers which may each vary from 1 to 16 and which are defined by the CSIZE register. The symbol generation se-
quence is started after writing the ASCII code of the symbol to be represented in the CMD register.

## CTRL1 REGISTER (address : 1 16)

The CTRL1 register is a 7-bit read-write register, through which the general circuit operation may be fed with the required parameters.
Bit 0 : When low, this bit inhibits writing in display memory (equivalent to pen or eraser up).
When high, this bit enables writing in display memory (pen or eraser down).
This bit control the DW output.
Bit 1 : When low, this bit selects the eraser. When high, this bit selects the pen.
This bit controls the DIN output.
Bit 2 : When low, this bit selects the normal writing mode (writing apart from the display and refresh periods, which are a requirement for the dynamic storages) in display memory.
When high, this bit selects the high speed writing mode : the display periods are deleted. Only the dynamic storage refresh periods are retained.
Bit 3 : When low, this bit indicates that the 4096 x 4096 space is being used (the 12 X and Y bits are significant).
When high, this bit selects the cyclic screen operating mode.
Bit 4 : When low, this bit inhibits the interrupt triggered by the light per sequence completion. When high, this bit enables the interrupt.
Bit 5 : When low, this bit inhibits the interrupt release by vertical blanking.
When high, this bit enables the interrupt.
Bit 6 : When low, this bit inhibits the interrupt indicating that the system is ready for a new command.
When high, this bit enables the interrupt.
Bit 7 : Not used. Always low in read mode.
CTRL2 REGISTER (address : $2{ }_{16}$ )
The CTRL2 register is a 4-bit read-write register, through which the plotting of vectors and characters may be denoted by parameters.
Bit 0,1: These 2 bits define 4 types of lines (continuous, dotted, dashed, dash-dotted).
Bit 2 : When low, this bit defines straight writing. When high, it defines tilted characters.
Bit 3 : When low, this bit defines writing along an horizontal line.
When high, this bit defines writing along a vertical line.

Bit 4, 5, 6, 7 : Not used. Always low in read mode.

## CMD COMMAND REGISTER (address : 016 )

The CMD register is an 8 -bit write-only register. Each write operation in this register causes a command to be executed, upon completion of the time necessary for synchronizing the microprocessor access and the GDP's CK clock.
Several types of command are available :

- vector plotting
- character plotting
- screen erase
- light pen circuitry setting
- access to the display memory through an external circuitry
- indirect modification of the other registers (commands that make it possible for the X, Y, DELTAX, DELTAY, CTRL1, CTRL2, and CSIZE registers to be amended or scratched).


## STATUS REGISTER (address $0_{16}, F_{16}$ )

The STATUS register is an 8-bit read-only register. It is used to monitor the status of the executing statements entered into the circuit, and more specifically to avoid the need for modifying a register that is already used for the command currently executing.
Bit 0 : When low, this bit indicates that a light pen sequence is currently executing.
When high, it indicates that no light pen sequence is currently executing.
Bit 1 : This bit is high during vertical blanking. It is the VB signal recopy.
Bit 2 :When low, this bit indicates that a command is currently executing.
When high, this bbit indicates that the circuit is ready for a new command.
Bit 3 : This bit when low indicates that registers X and $Y$ are pointing within the assumed memory space.
This bit is obtained by applying the logical OR function to the unused must significant bits of registers X and Y .
If FMAT $=\mathrm{Vcc}$ or CK , the assumed memory space is $1024 \times 512$.
If FMAT $=$ Vss or CK, the assumed memory space is $1024 \times 256$.
Bit 4 :When high, this bit indicates that an interrupt has been initiated by the completion of a light pen running sequence and that this interrupt has been enabled by bit 4 in CTRL1 register.
Bit 5 : When high, this bit indicates that an interrupt has been initiated by vertical blanking and that
this interrupt has been enabled by bit 5 in CTRL1 register.
Bit 6 : When high, this bit indicates that an interrupt has been initiated by the completion of execution of a command and that this interrupt has been enabled by bit 6 in CTRL1 register.
Bit 7 : When high, this bit indicates that an interrupt has been initiated. It is the logic OR of bits 4 , 5 and 6 in STATUS register. The IRQ output state is always the opposite of the status of this bit.
Notes: Bits 4, 5, 6 and 7 are reset low by reading the STATUS register at address $0_{16}$. Reading at address $\mathrm{F}_{16}$ does not modify their state.

XLP AN YLP REGISTERS (addresses $\mathrm{C}_{16}$ and $D_{16)}$
The XLP and YLP registers are read-only registers, with 7 and 8 bits respectively. Upon completion of a high pen running sequence, they contain the display address sampled by the first edge appearing rising on the LPCK input. The use of such registers is discussed in section : Use of light pen circuitry.

## SYSTEM OPERATING PRINCIPLE

## DISPLAY MEMORY CONFIGURATION

Assume a $\mathbf{V} \times \mathbf{H}$ pixel picture. Assume that each pixel is able to adopt $2^{b}$ different states. $\mathrm{A} \mathbf{V} \times \mathbf{H} \times \mathbf{b}$ bit display memory is thus required.
In those applications where $\mathbf{H}$ features a high value, the video signal frequency exceeds the maximum frequency of memory read access.
Example: $\mathbf{H}=512$ with a television line frequency : the pixel succession period on the video signal is 83 ns .
It is mandatory that a line of $\mathbf{H}$ dots be cut into $\mathbf{h}$ adjoining segments of $\boldsymbol{n}$ bits each, read at the same time in the display memory, and thereafter converted to serial form to produce the video signal, h memory accesses per line are necessary. Each access loads b n-bit shift registers. The memory contains $\mathbf{V} \times \mathbf{h} \times \mathbf{b} \mathbf{n}$-bit words.

Notes :1. All internal registers may be read or written at any time by the microprocessor. However, the precautions outlined below should be observed:

- Do not write into the CMD register if execution of the previous command is not completed (bit 2 of STATUS register).
- Do not alter any register if it is used as an input parameter for the internal hardwired systems (e.g. : modifying the DELTAX register while a vector plotting sequence is in progress).
- Do not read a register that is being asynchronously modified by the internal hardwired systems (e.g. : reading the $X$ register while a vector plotting sequence is in progress may be erroneous if CK and $\overline{\mathrm{E}}$ are asynchronous).

2. On powering up, the writing devices may have any status. Before entering a command for the first time, it is necessary to wait until all functions currently underway are completed, which information can be derived from the STATUS register.


The EF9367 is designed for the following stored image formats :
$V=512$ or $256(50 \mathrm{~Hz})$
$V^{\prime}=416$ or $208(60 \mathrm{~Hz})$
$\mathrm{H}=\mathrm{h} \times \mathrm{n}$
$H=1024$ or lower multiples of 64
$\mathrm{h}=64$
$\mathrm{n}=16,8,4,2,1$ (or any value below 16 using ex ternal PROM encoding)
$\mathrm{b}=$ any value (addressing is same for all memory planes, management of these planes is external to the GDP).
In so far as the overflow tests are concerned, the
circuit assumes that it still has the maximum memory space for $X$ (1024). The test for $Y$ is effected in the folowing memory spaces:

512 if $\mathrm{FMAT}=\mathrm{Vcc}$ or CK
256 if $\mathrm{FMAT}=\mathrm{V}_{\text {SS }}$ or CK
512 or 256 vertical resolution : the displayed space is identical to the space in memory (unless a greater memory capacity is deliberately selected).
416 or 208 vertical resolution : the displayed space is smaller than the memory space.
Lines not displayed are displayable using an external adder to dejustify the display addresses (this arrangement may be used for smooth roll-up/rolldown.


## DAD AND MSL STATUS TABLE

The internal counters which address the display memory are made up of :

- 6 horizontal address bits ( $\mathrm{h}=64$ )
$h_{0}, h_{1}, h_{2}, h_{3}, h_{4}, h_{5}, \quad\left(h_{0}=L S B\right)$
- 9 vertical address bits ( $\mathrm{V} \leq 512$ )
$\mathrm{t}, \mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}, \mathrm{~V}_{5}, \mathrm{~V}_{6}, \mathrm{~V}_{7}$
$t$ is here the LSB. It denotes the line parity and changes every frame because of interlaced scanWithin a same frame, $V_{0}$ denotes the LSB.

FMAT $=\mathrm{V}_{\mathrm{CC}}$ or CK

|  |  | MSL |  |  |  | $\mathrm{X}_{9}$ | DAD |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALL | CK | 0 | 1 | 2 | 3 |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| 0 | 0 | $\mathrm{X}_{0}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{2}$ | $V_{1}$ | $\mathrm{X}_{9}$ | $\mathrm{h}_{5}$ | $\mathrm{h}_{4}$ | $\mathrm{h}_{3}$ | $\mathrm{h}_{2}$ | $\mathrm{h}_{1}$ | $\mathrm{h}_{0}$ | $\mathrm{V}_{0}$ |
| 0 | 1 |  |  |  |  |  | $\mathrm{V}_{7}$ | $V_{6}$ | $V_{5}$ | $\mathrm{V}_{4}$ | $V_{3}$ | $V_{2}$ | t |
| 1 | 0 | $\mathrm{X}_{0}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{2}$ | $Y_{2}$ | X ${ }_{9}$ | $\mathrm{X}_{8}$ | $\mathrm{X}_{7}$ | $\mathrm{X}_{6}$ | $\mathrm{X}_{5}$ | $\mathrm{X}_{4}$ | $\mathrm{X}_{3}$ | $Y_{1}$ |
| 1 | 1 |  |  |  |  |  | $\mathrm{Y}_{8}$ | $\mathrm{Y}_{7}$ | $Y_{6}$ | $Y_{5}$ | $Y_{4}$ | $Y_{3}$ | $Y_{0}$ |

The write address is made up of the LSBs of the $X$ and $Y$ internal registers.

$$
\begin{aligned}
& X_{0}, X_{1}, X_{2}, X_{3}, X_{4}, X_{5}, X_{6}, X_{7}, X_{8}, X_{9} \\
& Y_{0}, Y_{1}, Y_{2}, Y_{3}, Y_{4}, Y_{5}, Y_{6}, Y_{7}, Y_{8}
\end{aligned}
$$

The GDP produces addressing signals in the sequences shown in the following tables:

FMAT $=\mathrm{V}_{\mathrm{SS}}$ or $\overline{\mathrm{CK}}$

|  |  | MSL |  |  |  | $\mathrm{X}_{9}$ | DAD |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { ALL }}$ | CK | 0 | 1 | 2 | 3 |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| 0 | 0 | $\mathrm{X}_{0}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{2}$ | 1 | $\mathrm{X}_{9}$ | $\mathrm{h}_{5}$ | $\mathrm{h}_{4}$ | $\mathrm{h}_{3}$ | $\mathrm{h}_{2}$ | $\mathrm{h}_{1}$ | $\mathrm{h}_{0}$ | $V_{0}$ |
| 0 | 1 |  |  |  |  |  | $\mathrm{V}_{7}$ | $V_{6}$ | $V_{5}$ | $V_{4}$ | $V_{3}$ | $V_{2}$ | $V_{1}$ |
| 1 | 0 | $\mathrm{X}_{0}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{2}$ | 1 | $\mathrm{X}_{9}$ | $\mathrm{X}_{8}$ | $\mathrm{X}_{7}$ | $\mathrm{X}_{6}$ | $\mathrm{X}_{5}$ | $\mathrm{X}_{4}$ | $\mathrm{X}_{3}$ | $Y_{0}$ |
| 1 | 1 |  |  |  |  |  | $\mathrm{Y}_{7}$ | $\mathrm{Y}_{6}$ | $Y_{5}$ | $Y_{4}$ | $Y_{3}$ | $\mathrm{Y}_{2}$ | $Y_{1}$ |

## DESCRIPTION OF DISPLAYABLE FORMATS

Non Interlacing Scanning
$256 \times 512$ or $208 \times 512$ pixel formats ( $\mathrm{H}=\mathbf{5 1 2 , ~ n}$ = 8). Input FMAT must be low or connected to CK. The memory is made up of 16 K bytes per memory plane. The byte address is made up of 14 bits which are output on two runs on the DAD pins. The three MSLO, MSL1,MSL2 outputs are used to select one pixel out of the eight featuring the same address. They issue the number of the pixel, encoded on three bits. MSL3 is high, and is not used.
$256 \times 384$ or $208 \times 384$ pixel formats $(H=384, n$ $=6$ ). Input FMAT must be low or connected to CK. The memory is organized as 16 K words $\times 6$ bits.
The signals produced by the chip in the sequence indicated for the $256 \times 512$ format are transcoded externally as shown in the opposite diagram.
$\mathbf{2 5 6} \times \mathbf{3 2 0}$ or $\mathbf{2 0 8} \times \mathbf{3 2 0}$ pixel formats ( $\mathbf{H}=\mathbf{3 2 0}, \mathrm{n}$ $=5$ ). The same schematic as for 384 horizontal resolution should be used with a memory organized in 5 bit words.
$\mathbf{2 5 6} \times 256$ or $\mathbf{2 0 8 \times 2 5 6}$ pixel formats ( $\mathbf{H}=\mathbf{2 5 6}, \mathrm{n}$ $=4$ ). Input FMAT must be low or connected to CK. The memory is made up of 16 K words x 4 bits. The word address up of 14 bits which are output in two runs on the DAD pins. One of the four chips is selected by decoding pins MSL1 and MSL2 (that leads to ignore $X_{0}$ : the X computation space is changed to 2048 pixels horizontal overflow detected at 512 pixels).


## Interlaced Scanning

$512 \times 1024$ or $416 \times 1024$ pixel formats ( $\mathrm{H}=1024$, $\mathrm{n}=16$ ). Input FMAT must be connected to $\mathrm{V}_{\mathrm{cc}}$ or CK
The memory comprises 32 K words $\times 16$ bits, organized in two blocks of 16 K words each.
The signals produced by the circuit in the sequence indicated for the $512 \times 512$ format are combined externally as shown at the end of the data sheet.
$512 \times 768$ or $416 \times 768$ pixel formats ( $\mathrm{H}=\mathbf{7 6 8}$, n $=12$ ). Input FMAT must be connected to $\mathrm{V}_{\mathrm{cc}}$ or CK . The memory comprises 32 K words $\times 12$ bits, organized in two blocks of 16 K words each.
The signals produced by the chip in the sequence indicated for the $512 \times 512$ format are transcoded externally as shown in the diagram below.
$512 \times 640$ or $416 \times 640$ pixel formats ( $\mathbf{H}=\mathbf{6 4 0}$, n $=10)$. The same schematic as below should be used with a memory organized in 10 bit words.
$512 \times 512$ or $416 \times 512$ pixel formats $(H=512, n$ = 8). The FMAT input should be tied to $\mathrm{V}_{C C}$ or CK . The memory is made up of V xh bytes $=32 \mathrm{~K}$ bytes per memory plane.
The byte address is made up of 15 bits :

- 14 are output in 2 runs on the DAD pins for the purpose of using $16 \mathrm{~K} \times 1$ bit dynamic RAMs.
- the 15th one is output on pin MLS3.

The MLSO, 1 and 2 outputs allow to select one pixel out of the 8 featuring the same address, for pixel-topixel write applications. They issue the number of the involved pixel, encoded on 3 bits.


## MEMORY OPERATION SEQUENCE ALONG ONE FRAME

Apart from the window where the memory is used for display purposes exclusively, write operations may be performed, except during 3 refresh periods.


The three period types, D, W and R, respectively, are indicated outside the circuit through the BLK and $\overline{\mathrm{ALL}}$ signals :

|  | BLK | $\overline{\text { ALL }}$ |
| :---: | :---: | :---: |
| D | 0 | 0 |
| W | 1 | 1 |
| R | 1 | 0 |

The refresh of dynamic RAMs is automatically performed by the GDP. During display, the memory is entirely refreshed each 4 lines ( 256 accesses).
During vertical blanking, 3 refresh cycles of 4 lines each are executed.

## Exceptions:

- If bit 2 in register CTRL1 is high (high speed write), the display period is suppressed and 19 refresh cycles of 4 lines each are executed during one frame.
- As long as the WO input is high, the circuit is set to write mode, and BLK retains the same outline as it has under normal operating conditions.
In these two cases, executing codes $04_{16,}, 06_{16}, 07_{16}$ and $\mathrm{OC}_{16}$ triggers a complete D sequence for a high-speed scan of all addresses. This last two frames if FMAT is high (ortied to CK ) and one frame if FMAT is low (or tied to CK).


FRAME SEQUENCE - 625 LINE SYNCHRONIZATION
Note : $\overline{A L L}$ signal high denotes write periods.


COMPOSITE SYNC AROUND FRAME SYNC

T:CK input period ( 667 ns in typical application where TV line duration is $64 \mu \mathrm{~s}$ )


Note : If FMAT is low or tied to $\overline{\mathrm{CK}}$, the pattern of the second line is repeated for each frame.
E88 EF9367-11

## DETAILED LINE DIAGRAM



## HARDWIRED WRITE PROCESSOR OPERATION IN DISPLAY MEMORY

The hardwired write processors are sequenced by the master clock CK. They receive their parameters from the microprocessor bus. They control the $X, Y$ write address, and the DIN, DW, MW and IRQ outputs.
These hardwired processors operate in continuous mode. In the event of conflicting access to the display memory, the display and refresh processors have priority.
Since command decoding is synchronous with the CK master clock, any write operation into the (CMD) command register triggers a synchronizing mechanism which engages the circuit for a maximum of 2 CK cycles when the $\overline{\mathrm{E}}$ input returns high. The circuit remains engaged throughout command execution.
No further command should be entered as long as bit 2 in STATUS register is low.

## VECTOR PLOTTING

The internal vector generator makes it possible to modify, within the display memory, all the dots which form the approximation of a straight line segment. All vectors plotted are described by the origin dot and the projections on the axes.
The starting point co-ordinates are defined by the X , Y register value, prior to the plotting operation.
Projections onto the axes are defined as absolute values by the DELTAX and DELTAY registers, with the sign in the command byte that initiates the vector plotting process.
The vector approximation achieved here is that established by J.F. BRESENHAM ("Algorithm for computer control of a digital plotter"). This algorithm is executed by a hardwired processor which allows for a further vector component dot to be written in each CK clock cycle.
During plotting, the display memory is addressed by the $\mathrm{X}, \mathrm{Y}$ registers, which are incremented or decremented.
On completion of vector plotting, they point to the end of this vector.
All vectors may be plotted using any of the following line patterns : continuous, dotted, dashed, dash-dotted, according to the 2 LSBs in register CTRL2.
Irrespective of such patterns, the plotting speed remains unchanged. The "pen down-pen up" statement required for plotting non-continuous lines is controlled by the DW output.
For a specified non-continuous line plotted vector, defined by DELTAX, DELTAY, CTRL2, CMD, the
$\overline{\mathrm{DW}}$ sequencing during the plotting process is always the same, irrespective of vector origin and of the nature of previous plots. This feature guarantees that a specified vector can be deleted by plotting it again after moving $X$ and $Y$ to the starting point, and complementing bit 1 in register CTRL 1.
Since the vector plotting initiation command defines the sign of the projections onto the axes, all vectors may be plotted using 4 different commands.
For increased programming flexibility, the system incorporates 16 different commands, supplemented by a set of 128 commands which make it possible to plot small size vectors by ignoring the DELTAX and DELTAY registers.
Such commands are as follows :

- Basic commands

- commands which allow ignoring the DELTAX or DELTAY registers by considering them as of zero value

$\longrightarrow\left\{\begin{array}{lll}0 & 0 & \text { DELTAY ignored, DELTAX }>0 \\ 0 & 1 & \text { DELTAX ignored, DELTAY }>0 \\ 1 & 0 & \text { DELTAX ignored, DELTAY }<0 \\ 1 & 1 & \text { DELTAY ignored, DELTAX }<0\end{array}\right.$
Notes :Bits 1 and 2 always have the same sign meaning.
These 8 codes may be summarized by the following diagram :

- Commands which allow ignoring the smaller of the two DELTAX and DELTAY registers, by considering it as being equal to the larger one, which is the same as plotting vectors parallel to the axes or diagonals, using a single DELTA register.


Same direction codes as above.

EXAMPLE : PLOTTING A DOTTED VECTOR
Origin: $\left\{\begin{array}{l}X=4710 \\ Y=75_{10}\end{array}\right.$
Projection: $\left\{\begin{array}{l}\text { DELTA X }=17_{10} \\ \text { DELTAY }=13_{10}\end{array}\right.$

- Commands in which the two registers DELTAX and DELTAY may be ignored by specifying the projections through the CMD register ( 0 to 3 steps for each projection).

$C M D=13_{16}$ Corresponding to
- Basic command
- DELTAX < 0
- DELTAY > 0

CTRL1 $=03_{16}$ Pen down,
CTRL2 $=116$ Dotted vector :
2 dots on,
2 dots off.

Plotting cycle sequence : (it is assumed that the vector generator is not interrupted by the display or refresh cycle).



E88 EF9365-20
Note : Plotting a vector with DELTAX = DELTAY $=0$ writes the dot $X, Y$ in memory. It occupies the vector generator for synchroni zation, initialization and one write cycle.

## CHARACTER AND SYMBOL GENERATOR

The character generator operates in the same way as the vector generator, i.e. through incrementing or decrementing the $\mathrm{X}, \mathrm{Y}$ registers, in conjunction with a DW output control.
It receives parameters from the CSIZE, CTRL2 and CMD registers. The characters plotted are selected, according to the CMD value, out of 98 matrices ( 978 -dot high $\times 5$-dot wide rectangular matrices, and one 4 dot $x 4$ dot matrix) defined in an internal ROM. Two scaling factors may be applied to the characters plotted using $X$ and $Y$ defined by the CSIZE register. The characters may be tilted, according to the content of register CTRL2.

## BASIC MATRIX

Upon completion of a character writing process, the $X$ and $Y$ registers are positioned for writing a further character next to the previous one, with a 1 dot spacing, i.e. Y is restored to its original value and X is incremented by 6.


## SCALING FACTORS

Each individual dot in the $5 \times 8$ basic matrix may be replaced by a $P \times Q$ size block.
$P$ : $X$ co-ordinate scaling factor
Q : Y co-ordinate scaling factor
The character size becomes $5 \mathrm{P} \times 8$ Q. Upon completion of the writing process, X is incremented by 6 P . The CK clock cycle count required is $6 \mathrm{P} \times 8 \mathrm{Q}$.
$P$ and $Q$ may each take values from 1 through 16. They are defined by the CSIZE register. Each value is encoded on 4 bits, value 16 being encoded as $0_{16}$.
In register CSIZE, P is encoded on the 4 MSBs and Q on the 4 LSBs.
Among the 97 rectangular matrices available in the standard ROM, 96 correspond to CMD values ranging from $20_{16}$ to $7 \mathrm{~F}_{16}$, and the 97 th matrix to $\mathrm{OA}_{16}$. In the standard version, these values correspond to the 96 printable characters in the ASCII set. The 97th character is a $5 \mathrm{P} \times 8 \mathrm{Q}$ block which may be used for deleting the other characters.
The 98th code $\left(0 \mathrm{~B}_{16}\right)$ is used to plot a $4 \mathrm{P} \times 4 \mathrm{Q}$ graphic block. It locates $X, Y$, without spacing for the next symbol. Such a block makes it possible to pad uniform areas on the screen.


## TILTED CHARACTERS

All characters may be modified to produce tilted characters or to mark the vertical co-ordinate with straight or tilted type symbols. Such changes may be achieved using bits 2 and 3 in register CTRL2.
Note : Scaling factors P and Q are always applied within the co-ordinates of the character before conversion.

## CHARACTER DELETION

A character may be deleted using either the same command code or command code $\mathrm{OA}_{16}$. In either case, bit 1 in register CTRL1 should be inverted, the origin should be the same as prior to a character plotting operation, as should the scaling factors.
Note : Vector generator and character generator operate in similar ways:

|  | Vector | Character |
| :---: | :---: | :---: |
| Dimensions | DELTAX, DELTAY | CSIZE, tilting |
| $\overline{\text { DW }}$ Modulation | Type of Line | Character Code |

## USE OF LIGHT PEN CIRCUITRY

A rising edge on the LPCK input is used to sample the current display address in the XLP and YLP registers, provided, that this edge is present in the frame immediately following loading of the $08_{16}$ or $09_{16}$ code into the CMD register.
Here, the frame origin is counted starting with the VB falling edge. With code 0816, the MW output recopies the BLK signal from the frame origin up to the rising edge on the LPCK input, or when VB starts rising again, if the LPCK input remains low for the entire frame. With code $09_{16}$, the MW output is not activated.
The YLP address is 8 -bit coded since there are 256 display lines in each frame. The XLP address is 6bit coded since there are 64 display cycles in each line.
These 6 bits left-justified in register XLP indicate the number of the segment ( $\mathrm{h}=0$ to 63) to which the point indicated by the light pen belongs.
The address sampled into XLP corresponds to the current memory cycle. Dots detected by the light pen were addressed in the memory during the previous cycle. Hence, 1 should be subtracted from bit 2 in XLP register where the light pen electronic circuitry does not produce any additional delay.
If the rising edge on input LPCK occurs while VB is low, then the LSB in XLP is set high is set high. This bit acts as a status signal which is reset to the low state by reading register XLP or YLP.

The rising edge first received (LPCK or VB) sets bit 0 in STATUS register high. An interrupt is initiated if bit 4 in CTRL1 is high.
When commands $08_{16}$ or $09_{16}$ have been decoded, bit 2 of the status register goes high (circuit ready for any further command) and bit 0 goes low (light pen operating sequence underway).

## SCREEN BLANKING COMMANDS

Three commands (0416, 0616, 0716) will set the whole display memory to a status corresponding to a "black display screen", condition. Another command $\left(\mathrm{C}_{16}\right)$ may be used to set the whole memory to a status other than black (this condition being determined by bit 1 in register CTRL1).
The 4 commands outlined above use the planned scanning of the memory addresses achieved by the display stage. The X and Y registers are not affected by commands $04_{16}$ and $0 \mathrm{C}_{16}$. Hence, the time required is that corresponding to one frame (FMAT $=0$ or CK) or two frames (FMAT = 1 or CK). The time corresponding to the completion of the frame currently executing when the CMD register is loaded, should be added to the above time.
For the screen blanking process, the frame origin is counted starting with the VB falling edge.
The only signals affected here are the DW output, which remains low when VB is low, and the DIN output which is forced high where the 0416, $06_{16}$ and $07_{16}$ commands are entered.
Such commands are activated without requiring action by WO input or bit 2 in register CTRL1. While these commands are executing, bit 2 in STATUS register remains low.

## EXTERNAL REQUEST FOR DISPLAY MEMORY ACCESS (MW output)

One writing code $0 \mathrm{~F}_{16}$ into the CMD register, the MW output is set low by the circuitry, during the next free memory cycle.
Apart from the display and refresh periods, this cycle is the first complete cycle that occurs after input $E$ is reset high.
During this cycle, those addresses output on DAD and MSL correspond to the X and Y register contents : DW is high, ALL is high.
Should the memory be engaged in a display or refresh operation, (which is the case when ALL is low), then this cycle is postponed to be executed after ALL is reset high. The maximum waiting time is thus 64 cycles.
The $\overline{\mathrm{MW}}$ signal may be used e.g. for performing a read or write operation into a register located be-
tween the display memory and the microprocessor bus.

## INTERRUPTS OPERATION

An interrupt may be initiated by three situations denoted by internal signals :

- Circuit ready for a further command.
- Vertical blanking signal.
- Light pen sequence completed.

These three signals appear in real time in the STATUS register (bits 0, 1, 2). Each signal is cross-referenced to a mask bit in the register CTRL1 (bits 4, $5,6)$.
If the mask bit is high, the first rising edge that occurs on the interrupt initiating signal sets the related interrupt flip-flop circuit high.
The outputs from these three flip-flop circuits appear
in the STATUS register (bits 4, 5, 6). If one flip-flop circuit is high, bit 7 in the STATUS register is high, and pin $\overline{\mathrm{RQ}}$ is forced low.
A read operation in the STATUS register at address $0_{16}$ resets its 4 MSBs low, after input $E$ is reset high (a read at address $\mathrm{F}_{16}$ maintains their value).
The three interrupt control flip-flops are duplicated to prevent of an interrupt coming during a read cycle of the STATUS register.
The status of bits 4,5 and 6 corresponds to the interrupt control flip-flop circuit output, before input $\overline{\mathrm{E}}$ goes low.
An interrupt coming during a read cycle of the STATUS register does not appear in bits 4,5 and 6 during this read sequence, but during the following one. However, it may appear in bits $0,1,2$ or on pin IRQ.

Table 1 : Register Address.

| Address Register |  |  |  |  | Register Functions |  | Number of Bits |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary |  |  |  | Hexa | Read R/W = 1 | Write$R / \bar{W}=0$ |  |
| A3 | A2 | A1 | A0 |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | STATUS | CMD | 8 |
| 0 | 0 | 0 | 1 | 1 | CTRL 1 (Write Control and Interrupt Control) |  | 7 |
| 0 | 0 | 1 | 0 | 2 | CTRL 2 (Vector and Symbol Type Control) |  | 4 |
| 0 | 0 | 1 | 1 | 3 | CSIZE (Character Size) |  | 8 |
| 0 | 1 | 0 | 0 | 4 | Reserved |  | - |
| 0 | 1 | 0 | 1 | 5 | DELTAX |  | 8 |
| 0 | 1 | 1 | 0 | 6 | Reserved |  | - |
| 0 | 1 | 1 | 1 | 7 | DELTAY |  | 8 |
| 1 | 0 | 0 | 0 | 8 | X MSBs |  | 4 |
| 1 | 0 | 0 | 1 | 9 | X LSBs |  | 8 |
| 1 | 0 | 1 | 0 | A | Y MSBs |  | 4 |
| 1 | 0 | 1 | 1 | B | Y LSBs |  | 8 |
| 1 | 1 | 0 | 0 | C | XLP (light-pen) | Reserved | 7 |
| 1 | 1 | 0 | 1 | D | YLP (light-pen) | Reserved | 8 |
| 1 | 1 | 1 | 0 | E | Reserved |  | - |
| 1 | 1 | 1 | 1 | F | STATUS | Reserved | 8 |

Reserved: These addresses are reserved for future versions of the circuit. In read mode, output buffers D0-D7 force a high state on the data bus.

Table 2 : Command Register.


## OTHER REGISTERS

STATUS REGISTER (read only)


HIGH = light-pen sequences ended
HIGH = vertical blanking (idem on pin VB)
$\rightarrow$ HIGH = ready for a new command : LOW = busy
These 3 bits are not latched

HIGH = pen out of display window (logical OR of and not masked

HIGH = light-pen sequence ended IRQ (if enabled)
HIGH = vertical blanking IRQ (if enabled)
HIGH = ready for a new command IRQ (if enabled) These 3 bits are reset after a read cycle of the status register at address $0_{16}$. IRQ : logical OR of bits $4,5,6 ;$ HIGH when $\overline{\mathrm{IRQ}}$ output is low.

CONTROL REGISTER 1 (read/write)


CONTROL REGISTER 2 (read/write)


| b1 | b0 | Type of Vectors |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | Continuo |  |
| 0 | 1 |  | Dotted | 2 dots on, 2 dots off |
| 1 | 0 | - - - | Dashed | 4 dots on, 4 dots off |
| 1 | 1 |  | DottedDashed | 10 dots on, 2 dots off 2 dots on, 2 dots off |

Types of character orientations



$$
\begin{aligned}
& b 3=0, b 2=1 \\
& \operatorname{CSIZE}=11_{16}
\end{aligned}
$$

E88 EF9365-25

Types of character orientations


C-SIZE REGISTER (read/write)

$P$ and $Q$ may take any value between 1 and 16 . This value is given by the leftmost or rightmost 4 bits for $P$ and Q respectively. Binary value (0) means 16.

X AND Y REGISTERS (read/write)


The 4 leftmost MSBs are always 0 .
XLP and YLP REGISTERS


ASCII CHARACTER GENERATOR ( $5 \times 8$ matrix)




E88 EF9367-13

Notes : FMAT $=\mathrm{V}_{C c}: 512 \times 512$ resolution -50 Hz 625 line non interlaced scanning. FMAT $=$ CK : $416 \times 512$ resolution -60 Hz 525 line non interlaced scanning.

## EXAMPLE OF A COLOR APPLICATION : $208 \times 512$ or $256 \times 512$

Eight colours may be obtained from the three basic colours red (R), green (G), blue (B).


Notes : FMAT $=\mathrm{V}_{\text {SS }}: 256 \times 512$ resolution -50 Hz 625 line non interlaced scanning. $\mathrm{FMAT}=\overline{\mathrm{CK}}: 208 \times 512$ resolution -60 Hz 625 line non interlaced scanning.

EXAMPLE OF A MONOCHROME, MULTIPAGE APPLICATION : $512 \times 1024$ or $412 \times 1024$ (see page 32 for MUX command law)


E88 EF9367-15

Notes: FMAT $=V_{c c}: 512 \times 1024$ resolution -50 Hz 625 line non interlaced scanning. FMAT $=$ CK : $416 \times 1024$ resolution -60 Hz 625 line non interlaced scanning.

EXAMPLE OF A MONOCHROME, MULTIPAGE APPLICATION : $512 \times 640$ or $416 \times 640$ (see page 32 for PROM encoding)


## MUX COMMAND LAW

Following table indicates MUX command principles.

| Selected MUX Input |  | Output |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Read Cycles |  | Write Cycles |  | Address Bit |  |
| $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | $\overline{R A S}$ | $\overline{\text { CAS }}$ |  |  |
| DAD6 | DAD6 | DAD6 | DAD6 | $\mathrm{A}_{0}$ | No Mux |
| DAD5 $\mathrm{h}_{0}$ ) | DAD5 | DAD4 $\left(\mathrm{X}_{4}\right)$ | DAD5 | $\mathrm{A}_{1}$ | These six MUX are driven identically by CMD1. |
| DAD4 $\mathrm{h}_{1}$ ) | DAD4 | DAD3 $\left(X_{5}\right)$ | DAD4 | $\mathrm{A}_{2}$ |  |
| DAD3( $\mathrm{h}_{2}$ ) | DAD3 | DAD2 $\left(X_{6}\right)$ | DAD3 | $\mathrm{A}_{3}$ |  |
| DAD2 $\mathrm{h}_{3}$ ) | DAD2 | DAD1 $\left(\mathrm{X}_{7}\right)$ | DAD2 | $\mathrm{A}_{4}$ |  |
| DAD1 $\left(\mathrm{h}_{4}\right)$ | DAD1 | DAD0 $\left(\mathrm{X}_{8}\right)$ | DAD1 | $\mathrm{A}_{5}$ |  |
| DAD0( $\mathrm{h}_{5}$ ) | DADO | $\mathrm{X}_{9}$ | DAD0 | $\mathrm{A}_{6}$ |  |
| MSL3 | PAGE | MSL3 | PAGE | $\mathrm{A}_{7}$ | Driven by CMD2 |

## PROM CODING PRINCIPLES

The PROM coding consists in the use of the 10 horizontal address bits ( $\mathrm{X}_{0}, \ldots . . . . ., \mathrm{X}_{9}$ ) to access the 640 pixels (organized in 64 segments of 10 pixels each).
The 4 bits ( $b_{0}, b_{1}, b_{2}, b_{3}$ ) are coding decimal numbers. Parity is maintained by BCD coding : $\mathrm{X}_{0}$ signal is therefore not coded inside the PROM and provides directly $b_{0}$.
Example : Considering the pixel with decimal abscissa $X=378$ (17A in hexadecimal). This pixel is inside the 38th segment ( $\mathrm{h}=37 \mathrm{dec}$. or 25 hex.) with an abscissa $\mathrm{x}=8$.

The binary number 0101111010 (17A hex.) must be encoded into 1001011000 (258 hex.).
This principle allows transcoding of all horizontal address values. Transcoding must only be active (PROM selection) during write cycles $(\overline{\mathrm{ALL}}=1$ ) when horizontal addresses are output (RAS).
Note : This transcoding system may be adapted to other horizontal resolutions as $320,384,768$. Horizontal resolutions are multiples of 64 .


E88 EF9367-17

## PACKAGE MECHANICAL DATA

40 PINS - PLASTIC DIP


## HMOS2 ADVANCED GRAPHIC AND ALPHANUMERIC CONTROLLER

- FULLY PROGRAMMABLE TIMING GENERATOR
- ALPHANUMERIC AND GRAPHIC DRAWING CAPABILITY
- EASY TO USE AND POWERFUL COMMAND SET:
- VECTOR, ARC, CIRCLE WITH DOT OR PEN CONCEPT AND PROGRAMMABLE LINE STYLE,
- FLEXIBLE AREA FILL COMMAND WITH TILING PATTERN,
- VERY FAST BLOCK MOVE OPERATION,
- CHARACTER DRAWING COMMAND, ANY SIZE AND FONTS AVAILABLE
- LARGE FRAME BUFFER ADDRESSING SPACE (8 megabytes) UP TO 16 PLANES OF $2048 \times 2048$
- UP TO 256 COLOR CAPABILITIES
- MASK BIT PLANES FOR GENERAL CLIPPING PURPOSE
- FRAME BUFFER CAN BE BUILT WITH STANDARD 64 K OR 256 K DRAM OR DUAL-PORT-MEMORIES (video-RAM)
- EXTERNALSYNCHRONIZATION CAPABILITY
- ON CHIP VIDEO SHIFT REGISTERS FOR DOT RATE UP TO 18 MEGADOTS/S
- 8 OR 16-BIT BUS INTERFACE COMPATIBLE WITH MARKET STANDARD MICROPROCESSORS
- HMOS 2 TECHNOLOGY
- 68 - PIN PLCC PACKAGE, AND 64 - PIN PLASTIC DIP


FN
PLCC68
(Plastic leaded chip carrier)


P
DIP64
(Plastic Package)

## DESCRIPTION

The TS68483 is an advanced color graphic processor that drastically reduces the CPU software overhead for all graphic tasks in medium and high range graphic applications such as business and personal computer, industrial monitoring system and CAD systems.

PIN CONNECTIONS

| PLCC68 | DIP64 |  |
| :---: | :---: | :---: |
|  |  |  |
|  | C7Fid | CrFo |
|  | вLK ${ }^{2}$ | $63{ }^{\text {B1 }}$ |
|  | SnC in $]^{3}$ | ${ }_{61}^{62} \mathrm{P}^{\text {B0 }}$ |
|  | PCAS ${ }^{\text {ch }}$ | ${ }^{2} \mathrm{O} \mathrm{F}_{4}$ |
|  | Do ${ }^{6}$ | ${ }_{50} \mathrm{P}_{1}$ |
|  | ${ }^{\text {D1 }}{ }^{7}$ | ${ }_{59} \mathrm{P}^{\text {Yo }}$ |
| D4 10 O Son ADM15 | D2 $\square^{8}$ | 57 200 |
|  | ${ }^{\text {D }} \mathrm{C}^{9}$ | $56{ }^{5}$ andal |
|  | D4 $\mathrm{C}^{10}$ | 56 صasma |
|  | ${ }^{2} 5{ }^{11}$ | $54 \mathrm{P}^{\text {a ama } 22}$ |
|  | ${ }^{\text {D6 }}{ }^{12}$ |  |
|  | ${ }^{\text {D7 }} 8$ | 52 P nomo |
| $010{ }^{16}$ - 54. ADM9 | ${ }^{\text {D8 }} 8$ | 51. |
| $0110^{17}$ | ${ }^{\text {D9 }}$ - ${ }^{15}$ | 50.0 anm |
| $012{ }^{18}$ | ${ }^{10} 5^{16}$ | 49 voc |
| vss ${ }^{19}$ S ${ }^{\text {S }}$ | ${ }^{2} 117$ | 488 anm |
|  | ${ }^{2} 12{ }^{18}$ | 47 20 anas |
|  | vss ${ }^{19}$ |  |
| $013 \mathrm{C}^{22}$ | ${ }^{2} 13-20$ | 45 ص和 |
| $014 \mathrm{Cl}^{23}$ | ${ }^{14} 1421$ | 4 ¢ ano |
| ${ }^{\mathrm{D} 15} \mathrm{C}^{24}$ | ${ }_{125}{ }^{2}$ | 43.1 ance |
| $\overline{C S S}_{\overline{D S}}{ }^{25}$ | ${ }^{2} 5$ | 42 a ama |
|  | $\overline{\text { DS }} \mathrm{C}_{24}$ | 41 anomo |
|  | 生 ${ }^{\text {c }} 2$ | ${ }^{40} \mathrm{Cla}$ |
|  |  | 39 P3 |
| ¢ E88TS68483-01 | $17 \mathrm{~S}^{27}$ | ${ }_{37}{ }^{3} \mathrm{P}$ P2 |
| -88TS6848-01 | ${ }^{16} 5$ | ${ }_{7}^{37} \mathrm{P}^{\text {P1 }}$ |
|  | ${ }^{15} \mathrm{Cl}^{29}$ | ${ }_{35}^{36}$ |
|  | ${ }^{1} 3 \mathrm{Cl}_{31}$ |  |
|  | 12 | 30 al E88TS68483-02 |

Figure 1.1 : Typical Application.


## TABLE OF CONTENTS

1. GENERAL OPERATION
2. COMMANDS
3. MICROPROCESSOR INTERFACE
4. THE VIDEO TIMING GENERATOR RAM REFRESH AND DISPLAY PROCESS
5. MEMORY ORGANIZATION
6. TIMING DIAGRAM
7. REGISTER MAP AND COMMAND TABLE
8. ORDERING INFORMATION AND PACKAGE MECHANICAL DATA

## 1. GENERAL OPERATION

### 1.1. INTRODUCTION

The TS68483 is an advanced color graphics controller chip. It is directly compatible with most popular 8 or 16-bit microprocessors.
Its display memory, containing the frame buffer and the character generators, may be assembled from standard dynamic RAM components.

On-chip video shift registers and fully programmable Video Timing Generator allow the TS68483 to be used in a wide range of terminals or computer design.
Additional informations on applications can be found in the TS68483 User's Manual.

## BLOCK DIAGRAM



## PIN DESCRIPTION

MICROPROCESSOR INTERFACE

| Name | Pin Type | Function | Description |
| :---: | :---: | :---: | :---: |
| D (0:15) | I/O | Data Bus | These sixteen bidirectional pins provide communication with either an 8 or 16-bit host microprocessor data bus. |
| A (0:7) | 1 | Address Bus | These eigth pins select the internal register to be accessed. The address can be latched by AE for direct connection to address/data multiplexed microprocessor busses. |
| AE | 1 | Address Enable | When TS68483 is connected to a non-multiplexed microprocessor bus, this input must be wired to VCC. <br> For direct connection to a multiplexed microprocessor bus, the falling edge of $A E$ latches the address on $A(0: 7)$ pins and the CS input. With an Intel type microprocessor, AE is connected to the processor Address Latch Enable (ALE) signal. |
| $\overline{\mathrm{DS}}$ | 1 | Data Strobe | Active Low <br> - In non-multiplexed bus mode, $\overline{\mathrm{DS}}$ low enables the bidirectionnal data buffers and latches the $A(0: 7)$ lines on its high to low transition. Data to be written are latched on the rising edge of this signal. <br> - In multiplexed bus mode, this signal low enables the output data buffers during a read cycle. With intel microprocessors, this pin is connected to the RD signal. |
| $\mathrm{R} / \overline{\mathrm{W}}$ | 1 | Read/Write | - In non-multiplexed bus mode, this signal controls the direction of data flow through the bidirectional data buffers. - In multiplexed bus mode, this signal low enables the input data buffers. The entering data are latched on its rising edge. With Intel microprocessors, this pin is connected to the WR signal. |
| $\overline{\mathrm{CS}}$ | I | Chip Select | This input selects the TS68483 registers for the current bus cycle. A low level corresponds to an asserted chip select. In multiplexed mode, this input is strobed by $A E$. |
| $\overline{\mathrm{IRQ}}$ | 0 | Interrupt Request | This active-low open drain output acts to interrupt the microprocessor. |

## MEMORY INTERFACE

| Name | Pin Type | Function | Description |
| :---: | :---: | :--- | :--- |
| ADM (0:15) | l/O | Address/Data Memory | These multiplexed pins act as address and data bus for <br> display memory interface. |
| CYS | O | Memory Cycle Start | The falling edge of this output indicates the beginning of a <br> memory cycle. |
| Y (0:2) | O | Memory Address | These outputs provide the least significant bits of the Y <br> logical address. |
| B (0:1) | O | Bank Number | These outputs provide the number of the memory bank to <br> be accessed during the current memory cycle. |
| CYF $(0: 1)$ | O | Memory Cycle Status | These outputs indicate the nature of the current memory <br> cycle (Read, Write, Refresh, Display). |

VIDEO INTERFACE

| Name | Pin Type | Function | Description |
| :---: | :---: | :--- | :--- |
| $\mathrm{P}(0: 3)$ | O | Video Shift Register <br> Outputs | These four pins correspond to the outputs of the internal <br> video shift registers. |
| PC/HS | O | Phase Comparator/ <br> Horizontal Sync. | This output can be programmed to provide either the phase <br> comparator output or the horizontal sync. signal. |
| HVS/VS | O | Composite or Vertical <br> Sync. | This output can be programmed to provide either the <br> composite sync. signal or the vertical sync. signal. |
| SYNC IN | I | External Sync Input | This input receives an external composite sync. signal to <br> synchronize TS68483. <br> This input must be grounded if not used. |
| BLK | O | Blanking | This output provides the blanking interval information. |

## OTHER PINS

| Name | Pin Type | Function | Description |
| :---: | :---: | :--- | :--- |
| VCC | S | Power Supply | +5 V Supply |
| VSS | S | Ground | Ground |
| CLK | I | Clock | Clock Input |

### 1.2. TYPICAL APPLICATION BUILDING BLOCKS

In a typical using TS68483, a host processor drives a display unit which drives in turn a color CRT monitor.
The display unit consists of four hardware building blocks:

- an TS68483 advanced graphics controller,
- a display memory (dynamic RAM),
- a display memory interface, comprising a few TTL parts,
- a CRT interface of CRT drivers.

For enhanced graphics, the CRT interface may include a color look-up table circuit such as EF9369. For high pixel rate (over 18 Mpixels/s), the CRT interface must include high speed video shift registers.
The display memory interface and organization are discussed in full details in the User's Manual.

### 1.3. TS68483 FUNCTIONS.

All the TS68483 functions are under the control of the host microprocessor via 24 directly accessible 16 -bit registers. These registers are referred to by their decimal index (R0-R23). See figure 1.2.

1. Video timing and display processor (R4 to R10). The video timing generator is fully programmable :
any popular horizontal scanning period from $20 \mu \mathrm{~s}$ to $64 \mu$ s may be freely combined with any number of lines per field (up to 1024). The address of the display viewport (this part of the display memory to be actually displayed on the screen) is fully programmable. The display processor provides the display dynamic RAM refresh (see video timing generator section for details).
2. Drawing and access commands (R0 to R3, R12 to R23).

The 16 remaining registers are used to specify a comprehensive set of commands. The highly orthogonal drawing command set allows the user to "draw" in the display memory such basic patterns as lines, arcs, polylines, polyarcs, rectangles and characters. Efficient procedures are available for either area filling and tiling or line drawing and texturing. Lines may be drawn with a PEN in order to get thick strokes. Any drawing is specified in a $2^{13} \times 2^{13}$ drawing coordinate system.

To access the display memory, the host microprocessor has an indirect, sequential access to any "window". Access commands can be used to load the character generators as well as to load or save arbitrary windows stored in the frame buffer.

Figure 1.2. : Register Map.


### 1.4. DATA TYPE DEFINITIONS.

PIXEL : this is the smallest color spot displayable on the CRT.
PEL : a Picture Element is the coding of a PIXEL in the display memory. The TS68483 can handle 4 different PEL formats :

- 4 color bits - short
- 4 color bits +1 mask bit - short masked
- 8 color bits - long
- 8 color bits +1 mask bit - long masked

DRAWING COORDINATES : (see figure 1.3).
The drawing commands are specified and computed in a $2^{13} \times 2^{13}$ cyclical coordinate system. The drawing coordinates are clipped and mapped into the $2^{11} \times 2^{11}$ display memory addressing space. Further clipping to the actual frame buffer size may be performed by the user designed memory interface.
DISPLAY MEMORY :
This is the private memory dedicated to the display unit. This memory is addressed as four banks of 4bit plane each.
BIT PLANE :
Each bit plane has a maximum capacity of $2^{11} \times 2^{11}$ bits. A byte wide organization of each bit plane is required.
MEMORY ADDRESS : (see figure 1.4).
In order to address one bit in the display memory, the user must specify :

- A bank number (2 bits) B $=0$ to 3
- A bit plane number (2 bits) $Z=0$ to 3
- A $Y$ address (11 bits) $Y=0$ to 2047
- An X address (11 bits) X=0 to 2047

MEMORY WORD : (see figure 1.4).
A 32-bit memory word can be either read or written during each memory cycle ( 8 CLK periods), one byte at a time in each bit plane in the addressed bank. The memory bandwidth is in the 6 to $8 \mathrm{Mbytes} / \mathrm{s}$ range.

## VIEWPORT :

This is any rectangular array of pels located in the display memory.

## FRAME BUFFER :

This is the biggest viewport which can be held in the display memory. The frame buffer maps a window at the origin of the drawing coordinates. A short pel frame buffer may be located in any bank. A long pel frame buffer must be located in the "bank 0, bank 1" pair.
DISPLAY VIEWPORT :
This is the viewport which is displayed on screen.
MASK BIT PLANE :
When masked pels are used, a mask bit plane must be associated to a frame buffer. Mask bit planes may be located in any plane of bank 3.
CELL :
A CELL is any pattern stored in the display memory as a rectangular array of bit mapped elements. The drawing of any CELL may be specified with a scaling factor.
CHARACTER :
This is a one bit per element CELL. It may be stored in any bit plane, then colored and drawn in a frame buffer by use of PRINT CHARACTER command.
OBJECT:
This is a one short pel per element CELL. It may be drawn or loaded in a frame buffer. A source mask bit may be associated to each element. An OBJECT may then be printed in another location by use of a PRINT OBJECT command.
PEN :
This is the pattern which is repeatedly drawn along the coordinates defined by either a LINE or an ARC command.
The PEN may be a DOT (single pel), a CHARACTER or an OBJECT.

Figure 1.3. : Cyclical Drawing Coordinates to Display Memory Mapping.


Figure 1.4. : The Display Memory Addressing Space.


## 2. COMMANDS

### 2.1. INTRODUCTION

The command set is strongly organized in five subset or command types.
DRAWING COMMANDS :

- LINEAR (line, arc)
_ AREA (rectangle, trapezium, polygon, polyarc)
- PRINT CELL (print character, print object)


## ACCESS COMMANDS

CONTROL COMMANDS (move cursor, abort).
The commands are parametered; this means that any command can be executed with options freely selected out of a given option set. This option set is common for any command of a given type. For example, any drawing command may be parametered for destination mask bit use.
The command code also defines the command type and its parameters. A command is completely defined when a value has been set for each of its arguments.

These arguments are :

- the geometric arguments given in the drawing coordinate system for every drawing command. They are automatically mapped into the destination frame buffer ;
- the parametric values are the values required by the selected parameters ;
- the attribute values are the other values required by a drawing command ; colors or scaling factors for example ;
- the display memory addresses.

The command code is specified in register RO. Before initiating a command execution, each argument must be specified in its dedicated register :- an Xd, Yd drawing coordinate pair for example, is always located in registers R14, R15.
The monitoring of a command execution is done by reading the status register R12 or using the $\overline{\mathrm{IRQ}}$ signal.

Figure 2. 1. : Command Set Structure.

| Command | Drawing Mode | Type | Group |
| :--- | :--- | :---: | :---: |
| Line <br> Arc | Up to the Pen | Linear |  |
| Rectangle <br> Trapezium <br> Polygon <br> Polyarc | Monochrome | Area |  |
| Print Char <br> Print Object | Bichrome <br> Polychrome | Drawing |  |
| Load Viewport <br> Save Viewport <br> Modify Viewport |  | Access |  |
| Move Cursor Abort |  | Control |  |

### 2.2. POINTERS AND GEOMETRIC ARGUMENTS.

Pointers are used to specify main geometric arguments and display memory addresses.
2.2.1. Display Memory Address. A bit in the display memory is addressed by :

- a bank number
$B=0$ to 3
- a plane number
$Z=0$ to 3
- an X address
$X=0$ to 2047
- a Y address
$Y=0$ to 2047


### 2.2.2. Destination Pointer : Registers R14 to R17.

 This pointer gives the coordinate (Xd, Yd) and di-mension (DXd, DYd) of either a line or a window in the drawing coordinate system. These drawing coordinates are easily mapped into a PEL DISPLAY MEMORY address.
( $\mathrm{X}, \mathrm{Y}$ ) coordinates are clipped to 11 bits in order to get the Xd, Yd destination pel addresses.
A bank number Bd must be explicitly provided to address a destination frame buffer. When long pels are used, Bd must be even.
When masked pels are used, the destination mask plane number Zd (implicitly in bank 3) must also be provided.

Figure 2.2. : Pointers.

2.2.3. Source Pointer : Registers R20 to R23. A source cell such as a character, a pen or an object, is addressed by the source pointer in the display memory.
A source pointer specifies :

- a bank number $\mathrm{Bs}=0$ to 3
_ a Ys address Ys = 0 to 2047
- an Xs address ; this address is a byte address so that the 3 LSBs are not specified $\mathrm{Xs}=0$ to 255
- a cell dimension DXs, DYs
- a bit plane address Zs.

When a character is addressed, Zs gives the plane number into the bank Bs. When an object is addressed Zs gives the source mask plane number in the bank B3.

### 2.2.4. Notes :

1. The TRAPEZIUM command makes a special use of R21. In this case, R21 holds an X1 drawing coordinate which has the same format as Xd.
2. The ARC and POLYARC commands require two extra geometric parameters (RAD and STOP). They are specified in the drawing coordinates system and stored in registers R18, R19.
3. Any drawing command may be parametered to use short incremental dimensions, DXY in register R13 instead of the standard DXd, DYd in the "R16, R17" register pair (see figure 2.3).
4. The access commands use the destination pointer location as a data buffer. The memory addresses and dimension of the access viewport are then specified in the source pointer, independently of the data transfer.
5. DXd, DYd and DYs may specify a negative value. In this case, they must be coded by a sign ( $0=$ positive, $1=$ negative ) and an 11-bit absolute value.
Figure 2.3. : Short Dimension Register R13.


### 2.3. DESTINATION MASK AND SOURCE MASK.

A mask bit may be associated to any pel stored in the display memory.
2.3.1. Destination Mask Use (DMU). Any drawing command may be parametered for destination mask use. In this case, any destination pel cannot be modified when its mask bit is reset.
In other words :
When the destination mask use (DMU) parameter is set:

- a pel may be modified when its mask bit is set
- a pel cannot be modified when its mask bit is reset.
When the destination mask use (DMU) parameter is cleared:
- a pel may be modified, independently of its mask bit value.
This provides a very flexible clipping mechanism not restricted to rectangular windows. (See destination pointer section for destination mask bit addressing).
2.3.2. Source Mask Use (SMU). A PRINT OBJECT command may be parametered for source mask use. In this case, the source mask bit associated with any source pel is read first. When its mask bit is cleared, a source pel is considered as transparent. (See source pointer section for source mask bit addressing).
In other words :
When the SMU parameter is set, the color of a destination pel, mapped by a given source pel, may take this source color value only when this source bit mask is set. The destination pel keeps its own color value when the source bit mask is cleared.
When the SMU parameter is cleared, a source pel color may be mapped into destination pel color independently of the source bit mask value.
The source bit mask acts as a TRANSPARENCY/OPACITY flag which is enabled by SMU. A PRINT OBJECT command may be independently parametered by both SMU and DMU. This provides a very powerful tiling, print object or move mechanism.


### 2.4. DRAWING ATTRIBUTES.

The general drawing attributes are the colors, the drawing mode, and the scaling factor.
2.4.1. Colors : Registers R1 and R2 (see figure 2.4 .). Two 8 -bit color values, C 0 and C1, may be specified in registers R1 and R2. The low order 4-
bit nibble of a color value is drawn in an even bank. The high order color nibble is drawn in an odd bank. When long pels are used, banks 0 and 1 are generally addressed as the frame buffer. When short pels are used, any bank may hold a frame buffer. In this case, the bank parity selects the color nibble used. (See destination pointer section for bank addressing).
Figure 2.4. : Color Register.

2.4.2. Drawing Mode : Register RO. The drawing mode defines the transforms to be applied to the pels designated by the drawing commands. There are three drawing modes.
2.4.3. Monochrome Mode. Any AREA drawing command, RECTANGLE for instance, defines through its geometric arguments an active set of destination pels, that is to say a set of pels to be modified.
When $\mathrm{DMU}=1$, this active set is further reduced by the masking mechanism to only these destination pels with a bit mask set.
The active destination pels are then modified according to two elementary transforms coded in R0.

COLOR TRANSFORM :
The color value C of each active pel is modified according to one color transform selected out of four :

- OO - printed in $\mathrm{CO}: \mathrm{C} \leftarrow \mathrm{CO}$
- 01 - printed in C1: $\mathrm{C} \leftarrow \mathrm{C} 1$
- 10 - printed in "transparent" $: \mathrm{C} \leftarrow \mathrm{C}$
- 11-complemented $: \mathrm{C} \leftarrow \overline{\mathrm{C}}$

This yields to a reversible marker mode.

## MASK BIT TRANSFORM :

The destination mask bit of each active pel is modified according to one mask transform selected out of four :

- 00 - reset bit mask : $\mathrm{M} \leftarrow 0$
- 01 - set bit mask : $\mathrm{M} \leftarrow 1$
- 10 - no modification : $\mathrm{M} \leftarrow \mathrm{M}$
- 11 -complement bit mask : $\mathrm{M} \leftarrow \overline{\mathrm{M}}$

This scheme allows the color bits and the mask bit of any pel belonging to the active set to be modified independently. The color transform is performed first.
2.4.4. Bichrome Mode. A PRINT CHARACTER command is more complex because it involves two different active sets: FOREGROUND and BACK GROUND.
The FOREGROUND is that set of destination pels printed from set elements in the character cell. The BACKGROUND is made of all the remaining pels belonging to the destination window.
When DMU = 1 , the FOREGROUND and BACK GROUND are further reduced by the destination masking mechanism. (see figure 2.6).

A bichrome drawing mode is defined by 4 elementary and independent transforms : (see figure 2.5)

- a color transform ) For the FOREGROUND PELS
- a color transform ) For the BACKGROUND PELS

Figure 2.5. : Drawing Mode Register RO.


E88TS68483-11

Figure 2.6. : Print Character Command.

DESTINATION WINDOW


CHARACTER CELL


## MAPPED CHARACTER WINDOW


2.4.5. Polychrome Mode. A print object command defines a source window through the source pointer:
When SMU $=0$, any pel of this window is active, mapped and clipped to the destination window dimension.
When $\mathrm{SMU}=1$, only pels which have a source mask bit set are active, mapped and clipped to the destination window dimension.
In both cases, when $\mathrm{DMU}=1$, the active source pels are further reduced by the destination masking mechanism.
Both mask transforms must be programmed at "NO MODIFICATION" for correct operations. (see figure 2.5).
2.4.6. The Linear Drawing Command Case. A LINE or ARC drawing command may be executed in any drawing mode depending on the PEN.
When the pen is a DOT, this pel is printed at each active coordinate according to monochrome mode.
When the pen is a CELL, this cell is printed at each active coordinate. In the bichrome mode when the cell is a character, and in the polychrome mode when the cell is an object.
For each active coordinates, the active destination set is defined by the cell dimensions (DXs, DYs).
Note : when the cell is an object, SMU is not programmable and is implicitly set. A calculated coordinate is active when the rotated LSB linear texture bit in (R3) is set.
2.4.7. Scaling Factor and Cell Mapping : (see figure 2.7 and 2.8). Any cell may be printed with a scaling factor.

This scaling factor is an integer pair $S x, S y=1$ to 16.

This scaling factor is interpreted with the PRINT CHARACTER, PRINT OBJECT and LINEAR commands when the pen is a cell. The AREA or AC-

CESS or LINEAR (DOT) commands are never scaled.
The LINEAR (PEN) command should be used with a scaling factor of 1 because the pen is clipped at DXs, DYs.
The scaling factor is first applied to the source cell before mapping and drawing. The drawing and mapping is processed with sign bit of DYd and DYs values. (see figure 2.8).

Figure 2.7. : Scaling Factor.


Figure 2.8. : Cell Mapping Versus DYd, DYs SIGN.


## Note:

- DXs is always positive
- The DYs sign mirrors the cell
- DXd must be positive with a PRINT CELL command
- DXd and DYd may get any sign with a LINEAR DRAWING command. If a pen is used, these signs are then irrelevant to the pen drawing. The pen is mapped with positive increment values.



### 2.5. COMMAND SET OVERWIEW

2.5.1. Linear Drawing. LINE (Xd, Yd, DXd, DYd). ARC (Xd, Yd, DXd, DYd, RAD, STOP).
The curve may be drawn with any pen and with any linear texture (register R3). For each set of computed coordinates, R3 is right rotated and the pen is printed when the shifted bit is set.

### 2.5.2. Area Drawing.

- RECT (Xd, Yd, DXd, DYd)
- TRAPEZIUM (Xd, Yd, DXd, DYd, X1)
- POLYGON (Xd, Yd, DXd, DYd)
_ POLYARC (Xd, Yd, DXd, DYd, RAD, STOP)
Either RECT or TRAPEZIUM allows to draw directly all the pels inside the boundary.
Any other closed boundaries may be filled by a 3step process:

1. The mask bits inside a boundary box must be reset by a RECT command.
2. A sequence of mixed POLYGON and POLYARC commands describing the closed boundary sets the mask bits of the pels inside this boundary.
3. This area may then be painted by a RECTANGLE command defined for a bounding box, with destination masking. It may also be tiled by use of a PRINT CELL command.
Note : the mask bit of any pel lying on the boundary itself is not guaranteed to be set by step 2.
2.5.3. Print Cell Commands. PRINT CELL (Xd, Yd, DXd, DYd ; Xs, Ys, DXs, DYs).
The cell addressed by Xs, Ys, DXs, DYs is scaled then printed at location Xd, Yd and clipped at the dXd, dYd dimensions.

When dXd , dYd is much larger than DXs, DYs the command may be parametered for repeat drawing.

These commands may also be parametered for destination mask use.

Further more the PRINT OBJECT command may be parametered for source mask use.

These commands have a wide range of applications : text drawing, area tiling, print or move objects, scale and move viewports.

Note : an underlined cell is drawn when the MSB of R23 is set.

### 2.5.4. Access Commands.

- LOAD VIEWPORT (Xs, Ys, DXs, DYs)
- SAVE VIEWPORT (Xs, Ys, DXs, DYs)
- MODIFY VIEWPORT (Xs, Ys, DXs, DYs)

These commands provide sequential access to a viewport in a frame buffer from the microprocessor data base.
Data are transferred to/from the display memory, word sequentially.
The R14 to R17 registers are used as a two memory word FIFO (memory word is 8 short pels, i.e. 4 bytes).
The source pointer (R20-R23) is used to address the viewport for all access commands.
When long pels are used, the command must be executed once more when the bank number in R20 has been updated.
2.5.5. Command Execution. Each on-chip 16-bit register has four addresses. One address is used for plain read or write. The other addresses are used to initiate command execution automatically on completion of the register access.
This scheme allows the command code and its arguments to be loaded or modified in any other. An incremental line drawing command, for example, may be executed again and again with successive incremental dimensions and whithout need to reload the command code itself.

As soon as a command execution is started, the FREE bit is cleared in the STATUS register. This bit is automatically set when the execution is completed.

The commands are generally executed only during retrace intervals. However full time execution is possible when either the display is disabled or video RAM components are used.
2.5.6. Status Register (see figure 2.9). This register holds four read-only status bits :

- FREE : this status bit is set when no execution is pending
- VS : vertical synchronization state
- SEM : this status bit is set when the FIFO memory word is inacessible to the microprocessor du-
ring a viewport transfer
_ NSEM : this status bit is set when the FIFO memory word is accessible to the microprocessor during a viewport transfer.
Each of these status bits is maskable. The masked status bits are NORed to the IRQ output pin.

Figure 2.9. : Status Register.


## 3. MICROPROCESSOR INTERFACE

### 3.1. INTRODUCTION

The TS68483 is directly compatible with any popular 8 or 16-bit host microprocessor ; either Motorola type $(6809,68008,68000)$ or Intel type ( 8088 , 8086).

The host microprocessor has direct access to any of the twenty four 16 -bit on-chip registers through the microprocessor interface pins :

- $D(0: 15)$ : 16 bidirectional data pins.
$-A(0: 7): 8$ address inputs
- $\overline{A E}, \overline{D S}, R / \bar{W}, \overline{C S}: 4$ control inputs.

The twenty four registers are mapped in the host addressing space as 256 byte addresses. (see figure 3.2)
_ A(1:5) select one out of 24 registers.

- AO selects the low order byte ( $A 0=1$ ) or the high order byte ( $\mathrm{AO}=0$ ) of the selected register.
- A(6:7) provide the command execution condition.

The host microprocessor bus may be either 8 or 16 bits wide and may be address/data multiplexed or not.
The two flags MB and BW in the CONFIGURATION register R10 allow the data bus size and multi-plexed/non-mutiplexed organization to be specified. (see figure 3.1).

Figure 3.1. : MPU Selection.

| Type of MPU Bus |  | Conf. Reg. |  | TS68483 Pins |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | BW | MB | AE | $\overline{\text { DS }}$ | R/ $\bar{W}$ | AO | A (1:7) | D (8:15) |
| Non Mux | 16-bit (68000) | 0 | 0 | 1 | $\begin{aligned} & \overline{\mathrm{UDS}} \\ & \text { or } \overline{\mathrm{LDS}} \end{aligned}$ | R/W | 0 | A (1:7) | $D(8: 15)$ |
|  | 8-bit (68008) | 1 | 0 | 1 | $\overline{\mathrm{DS}}$ | RMW | AO | A (1:7) | $D(0: 7)$ |
| Mux | 16-bit (8086) | 0 | 1 | ALE | $\overline{\mathrm{RD}}$ | WR | $\bigcirc$ | AD (1:7) | AD (8:15) |
|  | 8 -bit (8088) | 1 | 1 | ALE | RD | WR | $\overline{\text { ADO }}$ | AD (1:7) | $A D(0: 7)$ |

Figure 3.2. : On-Chip Address and Byte Packing.


### 3.2. HARDWARE RECOMMENDATIONS (see ti-

 ming diagrams 1 and 2).AO-PIN :

1. When using a 16 -bit data bus, the $A 0$ input pin must be grounded. No single byte access can be performed.
2. In order to conform with the high byte/low byte on-chip packing, the AO input pin must be inverted when using an 8 -bit bus Intel type microprocessor (8088 for example).
$A(1: 7), D(0: 7), D(8: 15)$ pins :
3. With any 8 -bit data bus, the $D(0: 7)$ and $D(8: 15)$ pins must be paired in order to demultiplex the low order data bytes and the high order data bytes.
4. When using address/data multiplexed bus, the $D(0: 7)$ pins are paired with $A(0: 7)$ in order to demultiplex data from address.
$\overline{A E}, \overline{D S}, R / \bar{W}, \overline{C S}:$

See pin description.

### 3.3 SOFTWARE RECOMMENDATIONS

1. The CONFIGURATION register R10 must be first initialized.

The BW 15 flag is interpreted by the bus interface to recognize an 8 -bit/16-bit data bus.

The MB and BW 15 flags are used to decide when to initiate a command execution.
2. Each register byte has 4 addresses in the microprocessor memory map. These 4 addresses differ only by $\mathrm{A}(6: 7)$. This scheme allows a 68008 programmer to read or write any data type (byte, word, long word) and automatically initiate or not a command execution at the end of this transfer. The transfer lasts one, two or four bus cycles.
A 68000 programmer is restricted to only word and long word data types. (see figure 3.3).

Figure 3.3. : Command Execution Condition.

| Address |  | Execution Condition | Data Type Transfer |  |
| :---: | :---: | :---: | :---: | :---: |
| A7 | A6 |  | 8-bit Data Bus | 16-bit Data Bus |
| 0 | 0 | no Exec | Any Type | Any Type |
| 0 | 1 | Exec after a Bus Cycle | 1 Byte | 1 Word |
| 1 | 0 | Exec After 2 Bus Cycles | 1 Word | 1 Long Word |
| 1 | 1 | Exec after 4 Bus Cycles | 1 Long Word* | ILLEGAL |

Notes : Word transfer must respect word boundary.
Long word transfer must respect long word boundary.

* Not available with 8088 MPU type.

Figure 3.4. : Interface with TS68000/68008 MPU.


Figure 3.4. : Interface with TS68000/68008 MPU (continued).


Figure 3.5. : Interface with $8086 / 8088$ MPU.


Figure 3.5. : Interface with 8086/8088 MPU (continued).


## 4. THE VIDEO TIMING GENERATOR RAM REFRESH AND DISPLAY PROCESS

### 4.1. INTRODUCTION

The Video Timing Generator is completely synchronous with the CLK input, which provides a pixel shift frequency (up to 18 MHz ). The Video Timing Generator :

- delivers the blanking signal (BLK), the horizontal (HS) and vertical (VS) synchronization signals on respective output pins,
- schedules the memory time allocated to the display process, dynamic RAM refresh and command execution,
- is fully programmable
- can be synchronized with an external composite video sync signal connected to the SYNC IN input:


### 4.2. SCAN PARAMETERS (see table 1 and timing diagram 5)

4.2.1. Timing Units. The time unit of any vertical parameter is the scan line.
The time unit of any horizontal parameter is the memory cycle, which is 8 periods of the CLK input signal.

These two parameters are internally programmed :

- Horizontal sync pulse duration = 7 cycles
- Vertical sync pulse duration $=2.5$ lines.
4.2.2 Blanking Interval. The blanking interval starts :
- at the leading edge of the vertical sync pulse. Vertical blanking interval actual duration is 2.5 lines more than the programmed value.
- two cycles before the leading edge of the horizontal sync pulse. The actual horizontal blanking interval duration is 3 cycles more than the programmed value.

Note: During the programmed blanking interval, the video output pins $\mathrm{P}(0: 3)$ are forced low.
4.2.3. Porch and Margin Color. During the porch interval, the programmable margin color is displayed on the $\mathrm{P}(0: 3)$ outputs.
The display process may be disabled by setting DPD flag. This will be interpreted as a porch extension.

4.2.4. Memory Time Sharing (see figure 4.1). The Video Timing Generator allocates memory cycles to either the display process, RAM refresh or command execution. In this respect, the scan lines per field are split between :

- the DWY displayable lines.

When VRE $=0$, Video RAMs are not used.
The DWY x DWX cycles in the display interval are allocated to the display process when it is enabled (DPD $=0$ ). When the display process is disabled, these cycles are allocated as for non displayable lines.
When VRE $=1$, one cycle per display line is allocated to the display process. Other cycles are allocated as for non displayable lines. The last period of the BLKX signal may be used to load the internal video RAM shift register.

- the non displayable lines. In one out of nine non displayable lines, DWX cycles are allocated to the refresh process when it is enabled ( $\mathrm{RFD}=0$ ).
_ In Float cycle, an external X address must be provided. The Y address is still provided on $\operatorname{ADM}(0: 7)$ and $Y(0: 2)$, while ADM( $8: 15$ ) are in high impedance state.
4.2.5. Command Access Ratio. This allocation scheme leaves about $50 \%$ of the memory bandwidth for command access when programming a standard TV scan. This ratio drops to the $30 \%$ range when a better monitor is in use ( $32 \mu \mathrm{~s}$ out of $43 \mu \mathrm{~s}$ displayable per line, 360 lines out of 390 for a 60 Hz field rate). The higher resolution means more memory accesses in order to edit a given percentage of the screen area. In this case Video RAMs are very helpful to keep $90 \%$ of the memory bandwidth available for command access.


### 4.3. DISPLAY PROCESS

The Video Timing Generator allocates memory cycles to the Display Processor in order to read the Display Viewport from memory. The Display Viewport upper left corner address is programmable through DIB, YOR and XOR. The display viewport dimensions are related to the display interval of DWY lines by DWX cycles per field.
4.3.1. Y Addresses. When $\mathrm{INE}=0$, the fields are not interlaced. The $Y$ Display Viewport address is
initialized with YOR at the first displayable line then decremented by 1 at each scan line. The Display Viewport is thus DWY pel high.
When $\operatorname{INE}=1$, the fields are interlaced. The $Y$ Display Viewport address is initialized as shown in the table below. It is then decremented by two at each scan line. The viewport is thus $2 \times$ DWY pel high.

|  | Even Field | Odd Field |
| :--- | :---: | :---: |
| Yor Even | Yor | Yor +1 |
| Yor Odd | Yor -1 | Yor |

$Y$ Display Viewport address initialization when INE $=1$.
4.3.2. X Addresses and MODX Flags. The X Display Viewport address is initialized with XOR at the first displayable cycle of each displayable line. It is then incremented at each subsequent cycle according to MODX flags.(see table 4.3.2)

- In internal mode, the Display Viewport is 8. DWX pel wide. The on-chip video shift register are used.
- In Dummy read, the memory is read but the onchip video shift registers are not loaded, instead they retain their margin color. External video shift registers are presumed to be loaded by either 8 pels or 16 pels per cycle according to the programmed increment value.
- In Float cycle, an external X address must be provided. The Y address is still provided on $\operatorname{ADM}(0: 7)$ and $Y(0: 2)$, while ADM(8:15) are in high impedance state.
Note : See Memory Organization and Memory Timing for further details on the memory cycles.
4.3.3. The Video RAM Case (VRE = 1). In this case, the last cycle of the horizontal blanking interval is systematically allocated to the display process for DWY scan lines per field.
This cycle bears the scan line address, the bank number and the $X$ address which is always XOR.
MODX must be programmed to use external shift register (Dummy read).
4.3.4. PAN and TILT. The host can tilt or pan the Display Viewport through the frame buffer by modifying YOR or XOR arguments. Panning is performed on 8 pel boundaries.

Table: 4.3.2.

| MODX1 | MODXO | X INCR | Video Shift Register | Memory Cycle Type |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | +1 | Internal | Read |
| 0 | 1 | +1 | External | Dummy Read |
| 1 | 0 | +2 | External | Dummy Read |
| 1 | 1 |  | External | Float |

### 4.4. DYNAMIC RAM REFRESH

No memory cycles are explicity allocated to the RAM refresh when RFD $=1$.
When VRE $=0$ and DPD $=0$, the Display Process is supposed to be able to over-refresh dynamic components. This can be done by careful logical to component address mapping. During the remaining non displayable lines, the Display Viewport address continues to be incremented: Y address on each line according to INE, X address initialized by XOR then incremented according to MODX. This Display viewport address is allowed to address the memory for DWX cycles in only one line out of nine for refresh purposes.
When VRE $=1$ or DPD $=1$, any line is processed as a non displayable line with respect to the refresh process.

### 4.5. CONFIGURATION AND EXTERNAL SYNCHRONIZATION

The R10 register holds eight configuration flags. Six of these flags are dedicated to the Video Timing Generator.
_ SSP : this flag selects the synchronization output pin configuration :

- NPC, NHVS, NBLK : these three flags invert the PC/HS, HVS/VS and BLK outputs respectively. (Ex. : When NBLK = 1 blanking is active high).
The SYNC IN input pin provides an external composite synchronization signal input from which a Vertical Sync $\ln$ (VSI) signal is extracted. The SYNC IN signal is sampled on-chip at CLK frequency. Its rising sampled edge is compared to the leading edge of HS. A PC comparison signal is externally available (see SSP and NPC flags).
VSIE : this flag enables VSI to reset the internal line count.
HSIE : this flag enables the rising edge of SYNC IN to act directly on the Video Timing Generator. When the leading edge of HS does not match at 1 clock period a rising edge of SYNC $\operatorname{IN}$, one extended cycle is performed (nine clock periods instead of eight).

| Flag | Output Pins |  |
| :---: | :---: | :---: |
|  | PC/HS | HVS/VS |
| SSP $=1$ | HS | VS |
| $\mathrm{SSP}=0$ | PC | HVS |

## Table 1.

| Name | Number of Bits | Mininmum Values | Register | Description | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DWY | 10 | 1 | R9 | Number of Display lines per Field | Vertical Scan |
| INE | 1 |  | R8 | Interlace Enable when INE = 1 |  |
| BKY | 5 | 1 | R8 | Number of Lines in Vertical Blanking - 2.5 |  |
| FPY | 5 | 1 | R7 | Number of Lines in Vertical Front Porch |  |
| BPY | 8 | 3 | R6 | Number of Lines in Vertical Back Porch + 2.5 |  |
| H | 6 | 19 | R6 | Number of Double Cycles per Line | Horizontal Scan |
| FPX | 4 | 3 | R8 | Number of Cycles in Horizontal Front Porch |  |
| BKX | 4 | 4 | R8 | Number of Cycles in Horizontal Blanking - 3 |  |
| DWX | 7 | 3 | R7 | Number of Cycles of the Display Window |  |
| XOR | 8 |  | R4 | $\mathrm{X}, \mathrm{Y}$, and bank logical address in the display memory of the display viewport upper left corner | Display Process |
| YOR | 11 |  | R5 |  |  |
| DIB | 2 |  | R4 |  |  |
| MODX | 2 |  | R9 | Selection of the X Addressing Mode |  |
| MC | 4 |  | R4 | Margin Color |  |
| RFD | 1 |  | R7 | RAM Refresh Disable when RFD $=1$ | Memory Time Sharing |
| DPD | 1 |  | R7 | Display Process Disable when DPD $=1$ |  |
| VRE | 1 |  | R8 | Video RAM Enable When VRE $=1$ |  |

Note : one cycle $=8$ periods of CLK Clock.

## 5. MEMORY ORGANIZATION

### 5.1. INTRODUCTION

The display memory is logically organized as four banks of 4-bit planes. Thus a bit address in the display memory is given by the quadruplet :

- $B=$ bank number, from 0 to 3
- $Z$ = plane number, from 0 to 3
_ $\mathrm{X}=$ bit address into the plane, from 0 to 2047
- $\mathrm{Y}=$ bit address into the plane, from 0 to 2047.

In one memory cycle (8 CLK periods), the controller can access a memory word. This 32 -bit memory word holds one byte from each plane in a given bank. In order to address this memory word, the controller supplies :
$-B(0: 1)$ : binary value of the bank number
_ $X(3: 10)$ : binary value of the word address
_ $\mathrm{Y}(0: 10)$ : binary value of the word address.
$Z$ and $X(0: 2)$ are not supplied. They give only a bit address in a memory word.

### 5.2. MEMORY CYCLES

24 pins are dedicated to the memory interface.
_ ADM( $0: 15$ ) : these 16 bidirectional pins are multiplexed three times during a memory cycle (see Timing Diagram 3) :
TA : address period. Output of the $X(3: 11)$ and $Y(3: 11)$ address
TO : even data period. The even $Z$ bytes are either input or output.
T1 : odd data period. The odd $Z$ bytes are either input or output.

- $\mathrm{Y}(0: 2)$ : three LSB $Y$ address output pins (nonmultiplexed)
- $\mathrm{B}(0: 1)$ : two bank address output pins (non-multiplexed)
_ CYS: Cycle start strobe output (non-multiplexed).
CYS is at CLK/8 frequency. A CYS pulse is delivered only when a command, display or refresh cycle is performed.
_ $\operatorname{CYF}(0: 1)$ : Two cycle status outputs (non-multiplexed). Four cycle types are defined :
Command read
Command write
RAM refresh
Display access.
Because several options may be selected for RAM refresh and display access by the MODX and VRE flags (see Video Timing Section), there are more than four memory cycle types (see Timing Diagram 3 and table 2).


### 5.3. DISPLAY MEMORY DESING OVERVIEW

The display memory implementation is application dependant. The basic parameters are :

- the number of pixels to be displayed Nx.Ny
- the number of bits per pel
- the vertical scanning frequency, which must be picked in the 40 Hz to 80 Hz range (non interlaced) or in the 60 Hz to 80 Hz range (interlaced).
This yields a rough estimate of the pixel frequency. When the pixel frequency is in the 15 to 18 MHz range and 4 bits per pixel or least are required, the on-chip video registers and standard dynamic RAM components may be used. When higher pixel rates or up to 8 bits per pixel are required, the designer must provide external shift registers. Video RAM components may also be considered.
In either case, the user must design :
- A memory block. This is the hardware memory building block. It includes the video shift registers if on-chip VSR cannot be used. It implies a RAM component choice.
_ An Address Mapper, which maps the logical address into hardware address : block selection, Row Address (RAD), Column Address (CAD).
- A memory cycle controller. This controller monitors the CYF and CYS output pins from TS68483 and block address from the Mapper. It provides :
- The CLK signal to the TS68483 and a shift clock SCLK when external video shift registers are used
- RAS, $\overline{\mathrm{CAS}}, \overline{\mathrm{OE}}, \mathrm{R} / \overline{\mathrm{W}}$ signals to the memory blocks
- RAD and CAD Enable signals to the Mapper.
5.3.1. Frame Buffer (see figure 5.1.). A byte wide organization of each bit plane is required. Obviously a bit plane must contain the Display Viewport size. A straight organization implements only one bit plane per block.
It may be cost effective to implement several bit planes per block. Two basic schemes may be used:
- One block, one Z : several bit planes, belonging to different banks, but addressed by the same Z, share a given block. There is little time constraint if any.
- One block, two Z : two bit planes, belonging to the same bank share a given block. In this case, this block must be accessed twice during a memory cycle. This can be solved by two successive page mode accesses.
5.3.2. Masking Planes. Masking planes are very useful for general purpose area filling or clipping. It

ONE BLOCK-ONE Z


ONE BLOCK-TWO Z


Figure 5.1. : Frame Buffer Organization.

| Typical Block Size | $\mathbf{1 6} \mathbf{k \times 8}$ | $\mathbf{3 2} \mathbf{k \times 8}$ | $\mathbf{6 4} \mathbf{k \times 8}$ | $\mathbf{2 5 6} \mathbf{~ k ~ x ~ 8 ~}$ |
| :--- | :---: | :---: | :---: | :---: |
| One Block-one Bit Planes | $512 \times 256$ | $512 \times 512$ | $1024 \times 512$ | $2048 \times 1024$ |
| One Block-two Bit Planes | $256 \times 256$ | $512 \times 256$ | $512 \times 512$ |  |

COMPONENTS :
64K BITS : $16 \mathrm{~K} \times 4$ or $64 \mathrm{~K} \times 1$
256K BITS : $32 \mathrm{~K} \times 8,64 \mathrm{~K} \times 4,256 \mathrm{~K} \times 1$
VIDEO RAM : $64 \mathrm{~K} \times 1,64 \mathrm{~K} \times 4$
Table 2 : Memory Cycle Types.

| Output Pins |  | Function | Modx Flags <br> 10 | Multiplexed ADM |  |  | Cycle Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CYF1 | CYFO |  |  | TA | TO | T1 |  |
| 1 | 0 | Command Read |  | Y, X | Z0,Z2 | Z1, Z3 | Read |
| 1 | 1 | Command Write |  | Y,X | Z0,Z2 | Z1,Z3 | Write |
| 0 | 1 | Display | $\begin{array}{ll} \hline 0 & 0 \\ 0 & 1 \\ \hline \end{array}$ | $\begin{aligned} & Y, X \\ & Y, X \\ & \hline \end{aligned}$ | Z0,Z2 | Z1,Z3 | Read Dummy Read + 1 |
| 0 | 0 | Refresh | $\begin{array}{ll} \hline 1 & 0 \\ 1 & 1 \\ \hline \end{array}$ | $\begin{gathered} \mathrm{Y}, \mathrm{X} \\ \mathrm{Y}, \mathrm{Hi-Z} \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \text { Dummy Read }+2 \\ \text { Float X } \\ \hline \end{gathered}$ |

Refresh : dummy read cycle is performed.


E88TS68483-27
Figure 5.2. : The Multiplexing Scheme.
HIGHER BYTES

| ADMS Multiplexed Pins | $\mathbf{1 5}$ | $\mathbf{1 4}$ | $\mathbf{1 3}$ | $\mathbf{1 2}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ | $\mathbf{9}$ | $\mathbf{8}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TA : Address Period | 10 |  |  |  |  |  |  |  |
| T0 : Even Z Byte Period | 7 | X |  |  |  |  |  |  |
| T1 $:$ Odd Z Byte Period | 7 | $\mathrm{Z}=2$ |  |  |  |  |  |  |

LOWER BYTES

| ADMS Multiplexed Pins | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TA : Address Period | 10 | Y | $\mathbf{3}$ |  |  |  |  |  |
| T0 : Even Z Byte Period | 7 | $\mathrm{Z}=0$ | 0 |  |  |  |  |  |
| T1 : Odd Z Byte Period | 7 | $\mathrm{Z}=1$ | 0 |  |  |  |  |  |

may be practical to use one or two planes smaller than the color bit plane if they cyclically cover a frame buffer.
The masking planes must be in bank 3.
5.3.3. Objects and Characters. Objects may be located in unused parts of the frame buffer.

Character generators can be implemented in any plane of any bank. They can also be implemented in ROM. In this case, plane $Z=1$ or 3 offer relaxed access time requirements.

### 5.4. EXAMPLES

Figure 5.3. gives the schematic for a $512 \times 384$ non interlaced application. A CLK signal in the 15 to 18 MHz range should produce a 50 to 60 Hz refresh rate. The on-chip video shift registers may be used if no more than four bits per pixel are required. One $64 \mathrm{~K} \times 8$ memory block may be implemented using either eight $64 \mathrm{~K} \times 1$ or two $64 \mathrm{~K} \times 4$ components. One memory block holds two $512 \times 384$ color bit planes.

Figure 5.3. : Memory Organization for $512 \times 384$ Application.


E88TS68483-28


## 6. TIMING DIAGRAM

### 6.1. MICROPROCESSOR INTERFACE

TS68483 has an eight bit address bus and a sixteen bit data bus. Little external logic is needed to adapt bus control signals from most of the common multiplexed or non-multiplexed bus microprocessors.
Microprocessor interface timing : A(0:7), D(0:15), AE, $\overline{D S}, \overline{C S}, R / \bar{W}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%, T_{A}=T_{L}$ to $T_{H}, C_{L}=100 \mathrm{pF}$ on D(0:15)
Reference levels: $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ on all inputs
$\mathrm{VOL}=0.4 \mathrm{~V}$ and $\mathrm{VOH}=2.4 \mathrm{~V}$ on all outputs

UNMUX MODE

| Id. <br> Numb. | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| 1 | Address Set up Time from $\overline{\mathrm{CS}}$ | 0 |  | ns |
| 2 | Data Strobe Width (high) | 65 |  | ns |
| 3 | $\overline{\mathrm{AS}}$ Set up Time from $\overline{\mathrm{CS}}$ | 0 |  | ns |
| 4 | Data Strobe Width-low (read cycle) | 160 |  | ns |
| 5 | Address Hold Time from $\overline{\mathrm{DS}}$ | 0 |  | ns |
| 6 | Data Access time from $\overline{\mathrm{CS}}$ (read cycle) |  | 130 | ns |
| 7 | $\overline{\mathrm{DS}}$ Inactive to High Impedance State (read cycle) | 10 | 80 | ns |
| 8 | R/̄ Set up Time from $\overline{\mathrm{DS}}$ | 20 |  | ns |
| 9 | $\overline{\mathrm{DS}}$ Width-low (write cycle) | 80 |  | ns |
| 10 | $\overline{\mathrm{CS}}$ Set up Time from $\overline{\mathrm{DS}} \mathrm{Active} \mathrm{(write} \mathrm{Cycle)}$ | 0 |  | ns |
| 11 | Data in Set up Time from $\overline{\mathrm{DS}}$ active (write cycle) | 10 |  | ns |
| 12 | Data in Hold Time from $\overline{\mathrm{DS}}$ Inactive (write cycle) | 15 |  | ns |

UNMUX MODE


E88TS68483-30
WRITE CYCLE


## MUX MODE

Microprocessor Interface Timing : A (0:7), D (0:15), AE, $\overline{D S}, \overline{C S}, R \bar{W}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%, T_{A}=T_{L}$ to $T_{H}, C_{L}=100 \mathrm{pF}$ on $\mathrm{D}(0: 15)$
Reference Levels: $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ on All Inputs
$\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ on All Outputs

| Id. Numb. | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| 1 | AE Width High | 90 |  | ns |
| 2 | Address Set up Time to AE Inactive | 55 |  | ns |
| 3 | Address and $\overline{\mathrm{CS}}$ Hold Time to AE Inactive | 55 |  | ns |
| 4 | CS Set up Time to AE Inactive | 40 |  | ns |
| 5 | DS and R/W High | 150 |  | ns |
| 6 | $\overline{\text { DS }}$ Width-low (read) | 240 |  | ns |
| 7 | R/W Width-low (write) | 110 |  | ns |
| 8 | Data Access Time From DS (read) |  | 210 | ns |
| 9 | Data in Set up time from R/W Inactive (write) | 150 |  | ns |
| 10 | $\overline{\text { DS }}$ Inactive to High Impedance State (read) | 10 | 100 | ns |
| 11 | Data in Hold Time from R/W Inactive (write) | 30 |  | ns |
| 12 | AE Inactive to $\overline{\mathrm{DS}}$ Active | 20 |  | ns |
| 13 | AE Inactive to R/W Active | 20 |  | ns |
| 14 | $\overline{\mathrm{DS}}$ Inactive to AE Active | 10 |  | ns |
| 15 | R/W Inactive to AE Active | 10 |  | ns |
| 16 | R/W Inactive to Next Address Valid | 100 |  | ns |
| 17 | DS Inactive to Next Address Active | 100 |  | ns |
| 18 | Data in Set up Time from R/W Active (fast write cycle) | 10 |  | ns |

### 6.2. MEMORY INTERFACE

ADM (0:15), B (0:1), CYF (0:1), Y (0:2), CYS
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$
CLK Duty Cycle $=50 \%$, Period T
Reference Levels : $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$

| Indent <br> Number | Parameter | TS68483-15 |  | TS68483-18 | Unit |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. |  |  |
| 1 | TCLK Clock Period | 66 | 166 | 55 | 166 | ns |
| 2 | Memory Cycle Time (T = 8 X TCLK) |  |  |  |  | ns |
| 3 | Output Delay Time from CLK |  | 40 |  | 35 | ns |
| 4 | Output Data HI-Z Time from CLK |  | 40 |  | 35 | ns |
| 5 | Output Hold Time from CLK | 10 |  | 10 |  | ns |
| 6 | Input Data Hold Time from CLK (read cycle) | 10 |  | 6 |  | ns |
| 7 | Input Data Set up Time from CLK (read cycle) | 20 |  | 10 |  | ns |
| 8 | Input Data HI-Z Time from CLK |  | TCLK |  | TCLK | ns |

Note : All timing is referenced to the rising edge of CLK (see timing diagram 3).

MUX MODE
READ CYCLE


E88TS68483-32

WRITE CYCLE



### 6.3. VIDEO INTERFACE

PO, P1, P2, P3, BLK, HVS/VS, PC/HS
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}, \mathrm{CLK}$ duty cycle $=50 \%$
Reference levels : $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

## TIMING DIAGRAM 4.



E88TS68483-35

| Indent <br> Number | Parameter | TS68483-15 |  | TS68483-18 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| 1 | TCLK : CLK Period | 66 | 166 | 55 | 166 | ns |
| 2 | CLK High Pulse Width | 28 |  | 23 |  | ns |
| 3 | Output Delay from CLK Rising Edge |  | 40 |  | 30 | ns |
| 4 | CLK Low Pulse Width | 28 |  | 23 |  | ns |
| 5 | Output Hold Time | 10 |  | 10 |  | ns |



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}} \cdot$ | Supply Voltage | -0.3 to 7.0 | V |
| $\mathrm{~V}_{\mathrm{in}} \cdot$ | Input Voltage | -0.3 to 7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature Range | $\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$ <br> 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{Dm}}$ | Max Power Dissipation | 1.5 | W |

* With respect to $V_{s s}$.

Stresses above those hereby listed may cause permanent damage to the device. The ratings are stress ones only and functional operation of the device at these or any conditions beyond those indicated in the operational sections of this specifications is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Standard MOS circuits handling procedure should be used to avoid possible damage to the device.

## ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$ ) (unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.75 | 5 | 5.25 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | -0.3 |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| lin | Input Leakage Current |  |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\text {OH }}$ | Output High Voltage $\left(I_{\text {load }}=-500 \mu \mathrm{~A}\right)$ | 2.4 |  |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage <br> $I_{\text {load }}=4 \mathrm{~mA} ;$ ADM $(0: 15)$ <br> $I_{\text {load }}=1 \mathrm{~mA} ;$ other Outputs |  |  | 0.4 | V |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation |  | 700 |  | mW |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance |  |  | 15 | pF |
| $\mathrm{I}_{\text {TSI }}$ | Three State (off state) Input Current |  |  | 10 | $\mu \mathrm{~A}$ |

## SECTION 7

7.1. REGISTER MAP AND COMMAND TABLE

7.2. COMMAND TABLE

| TYPE |  |  | MNEM | CODE |  |  | PARAMETERS |  |  |  |  | ARGUMENTS |  |  |  |  |  |  | POINTERS |  |  |  |  |  |  |  | END COMMAND CURSOR POSITION |  | EXECUTION TIME |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | RO | R1 | R2 | R3 | R13 | R18 | R19 | R14 | R15 | R16 | R17 | R20 | R21 | R22 | R23 | INIT |  |  | LOOP | Per |
|  | $\begin{gathered} \mathrm{L} \\ \mathrm{I} \\ \mathrm{~N} \\ \mathrm{E} \\ \mathrm{~A} \\ \mathrm{R} \end{gathered}$ | DOT LINE |  | DLI | 0 | 0 | 0 | 0 | 0 | DMU | SP | SRU | X | X | X | X | X |  |  | X | $x$ | x | X |  |  |  |  | $X d+D X d$ | Yd+DYd | 5 T | 4 T | DOT |
|  |  | PEN LINE | PLI | 0 | 0 | 0 | POL | PEN | DMU | SP | SRU | $\times$ | $x$ | $x$ | $x$ | $x$ |  |  | X | X | $x$ | x | X | x | x | x | Xd+DXd | Yd+DYd | 5 T | CELL+4T | CELL |
|  |  | DOT ARC | DAR | 0 | 0 | 1 | 0 | 0 | DMU | SP | SRU | x | $x$ | $x$ | x | X | $x$ | X | X | $x$ | X | x |  |  |  |  | XF | YF | 15T | 10 T | DOT |
| D |  | PEN ARC | PAR | 0 | 0 | 1 | POL | PEN | DMU | SP | SRU | X | X | $x$ | x | $x$ | X | x | $x$ | X | X | X | x | x | $x$ | x | XF | YF | 15 T | CELL +10 T | CELL |
| A | $\begin{aligned} & A \\ & R \\ & E \\ & A \end{aligned}$ | RECTANGLE | REC | 1 | 1 | 1 | 1 | 0 | DMU | SP | SRU | $\times$ | $x$ | $x$ |  | $x$ |  |  | $x$ | $x$ | X | X |  |  |  |  | Xd | Yd+DYd | 10 T | 4 T |  |
| W |  | TRAPEZIUM | TRA | 0 | 1 | 0 | 1 | 0 | DMU | SP | SRU | X | X | X |  | X |  |  | X | $x$ | X | X |  | X |  |  | $X d+D X d$ | Yd+DYd | 10 T |  | AREA |
| N |  | POLYGON | FLL | 0 | 1 | 0 | 0 | BEG | DMU | SP | SRU | X | X | $x$ |  | $x$ |  |  | $x$ | $x$ | X | X |  |  |  |  | Xd + DXd | Yd+DYd | 10 T | $\begin{gathered} 4 \mathrm{~T} \\ \text { INOTE } 11 \end{gathered}$ | $\begin{array}{\|c\|} \text { MEMORY } \\ \text { WORD } \end{array}$ |
| S |  | POLYARC | FLA | 0 | 1 | 1 | 0 | BEG | DMU | SP | SRU | X | X | $x$ |  | $x$ | $\times$ | x | $x$ | x | $x$ | x |  |  |  |  | XF | YF | 15 T |  |  |
|  | $\begin{aligned} & \text { C } \\ & \text { E } \\ & \text { L } \\ & \text { L } \end{aligned}$ | PRINT CHARACTER | PCA | 1 | 0 | 1 | 1 | REP | DMU | SP | SRU | $x$ | X | x |  | $x$ |  |  | x | $\times$ | x | x | x | $x$ | X | x | Xd+DXd | Yd |  |  |  |
|  |  |  | PVS | 1 | 0 | 0 | SMU | REP | DMU | 1 | SRU | X | X |  |  | X |  |  | $x$ | $x$ | X | X | X | X | X | X | Xd+DXd | Yd | 4 T | $6 T$ | MEMORY WORD |
|  |  |  | PVF | 1 | 0 | 1 | 0 | REP | DMU | 1 | SRU | X | X |  |  | X |  |  | X | $x$ | $x$ | X | $x$ | $x$ | X | X | Xd + DXd | Yd |  |  |  |
| ACCESS |  | LOAD VIEWPORT | LDV | 1 | 1 | 1 | 0 | XFT | 0 | 0 | INC |  |  |  |  |  |  |  | x | X | X | x | $x$ | X | X | $x$ | Xs | Ys | 2 T | 5 T |  |
|  |  | SAVE VIEWPORT | SAV | 1 | 1 | 1 | 0 | XFT | 0 | 1 | INC |  |  |  |  |  |  |  | $x$ | $\times$ | x | x | x | X | x | x | , $\mathrm{X}_{\mathrm{s}}$ | Ys | 2 T | 4 T | MEMORY WORD |
|  |  | MODIFY VIEWPORT | RMV | 1 | 1 | 1 | 0 | XFT | 1 | 0 | INC |  |  |  |  |  |  |  | $x$ | $\times$ | $x$ | X | X | X | x | $\times$ | ${ }^{\prime} \mathrm{Xs}^{\prime}$ | Ys | 2 T | 10 T |  |
| CURSOR |  | UP-DOWN MOVE | UDM | 1 | 1 | 0 | 0 | 0 | 1 | DWN | SRU |  |  |  |  | x |  |  | X | $x$ | x |  |  |  |  |  | Xd | Yd + DYd | $3 T$ |  |  |
|  |  | LEFT-RIGHT MOVE | LRM | 1 | 1 | 0 | 1 | LEF | 0 | 0 | SRU |  |  |  |  | $x$ |  |  | X | $x$ |  | X |  |  |  |  | Xd+DXd | Yd | $3 T$ |  |  |
|  |  | DIAGONAL MOVE | CDM | 1 | 1 | 0 | 1 | LEF | 1 | DWN; | SRU |  |  |  |  | x |  |  | X | $\times$ | $\times$ | X |  |  |  |  | Xd+DXd | Yd+DYd | 4 T |  |  |
| CONTROL |  | NO OPERATION | NOP | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1T |  |  |
|  |  | ABORT | BRT | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 T |  |  |

$\mathrm{DMU}=1 \quad$ : Destination mask use .
$\mathrm{SP}=1 \quad:$ Short pel: long pel when $\mathrm{SP}=0$.
$\mathrm{SRU}=1 \quad$ :
SRU $=1 \quad$ Short relative register use (R13)
PFN $=0$
PEN $=0 \quad$ : The pen is a single pel
$\mathrm{PEN}=1 \quad: \mathrm{POL}=0$ : the pen is the character cell addressed by the source pointer
POL $=1$ : the pen is the object associated with a source mask addressed by the source pointer.
$\mathrm{BEG}=1 \quad$ Initiate a polygon polyarc filling
This parameter should be reset only when the second drawing is not identical 0 the first one (Ex: first polygon, then polyarc)
The source pointer is not auto-incremented.
$\mathrm{INC}=1 \quad$ : $\mathrm{XFT}=1$ : the source pointer is auto-incremented, X direction first
XFT $=0$ : The source pointer is auto-incremented or auto-decremented. $Y$ direction first
REP $=1$ : The cell is stepped and repeated through the destination window
When REP $=0$. only one cell is printed
The source mask is used (up if $\mathrm{DWN}=0$ )
$L E F=1 \quad$ : The cursor is moved left (right if $L E F=0$ )

NOTE: With PVF command. any pel with color different from 0 has its source mask implicitly set and used. In other words, pels with color value 0 are transparent.

- DXd. DYd. and DYs are signed values.
- DXs is always positive.
$T=$ memory cycle $=8$ CLK clock periods
- For execution time, add to the short pel loop in the table:

1T if SMU=1
$2 T$ if long pen are used
$2 T$ if mask printing is required
Command execution is performed only out of the display periods.
NOTE 1: for FLL and FLA commands, add $4 T$ and $8 T$ respectively per pel belonging to the boundary.

## 8. ORDERING INFORMATION AND MECHANICAL DATA

8.1. ORDERING INFORMATION

| Part Number | Temperature Range | Package | Clock |
| :--- | :---: | :---: | :---: |
| TS68483CP15 | $0{ }^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | DIP 64 | 15 MHz |
| TS68483CP18 |  |  | 18 MHz |
| TS68483CFN15 |  | C to $+70^{\circ} \mathrm{C}$ |  |
| TS68483CFN18 68 | 15 MHz |  |  |

### 8.2 PACKAGE MECHANICAL DATA

68 PINS - PLASTIC LEADED CHIP CARRIER


64 PINS - PLASTIC DIP


64 min


## COLOR PALETTE

## HMOS2 - SINGLE CHIP COLOR PALETTE

- ON CHIP COLOR LOOK-UP TABLE
- 4096 COLOR PALETTE ( 16 colors selected from 4096)
- ON-CHIP THREE 4-BIT RESOLUTION VIDEO DACs WITH $\gamma$ LAW CORRECTION
- DOT RATE UP to 30 MEGADOTS PER SECOND
- MARKING BIT FOR INLAY PURPOSE
- VERSATILE MICROPROCESSOR INTERFACE :
- DIRECTLY COMPATIBLE WITH ADDRESS/DATA MULTIPLEXED 8-BIT MICROPROCESSOR BUS SUCH AS 6801, 8051...
- DIRECTLY COMPATIBLE WITH NON-MULTIPLEXED 8 OR 16-BIT MICROPROCESSOR BUS (6809, 6502, 68008...).
- SINGLE 5 V SUPPLY
- HMOS 2 TECHNOLOGY


## DESCRIPTION

The EF9369 single chip palette provides a low cost, yet remarkable enhancement for any low to midrange color graphics application. It allows displaying up to 16 different colors, each of these colors being

freely selected out of 4096 preset values. EF9369 contains a 16 register color look-up table, three 4bit D/A converters and a microprocessor interface for color loading.

PIN CONNECTIONS


TYPICAL APPLICATION


E88-EF9369-03

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}{ }^{*}$ | Supply Voltage | -0.3 to 7.0 | V |
| $\mathrm{~V}_{\text {in }}{ }^{*}$ | Input Voltage | -0.3 to 7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature Range | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{Dm}}$ | Max Power Dissipation | 0.45 | W |

Stresses above those hereby listed may cause permanent damage to the device. The ratings are stress ones only and functional operation of the device at these or any conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Standard MOS circuits handing procedure should be used to avoid possible damage to the device.

* With respect to $\mathrm{V}_{\mathrm{ss}}$.

ELECTRICAL OPERATING CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~T}_{\mathrm{A}}=0$ to $70{ }^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.75 | 5 | 5.25 | V |
| $V_{\text {DDC }}$ | Analog Supply Voltage | - | $\mathrm{V}_{\mathrm{cc}}$ | TBD | V |
| IDDC | Analog Supply Current | - | 20 | - | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.3 | - | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage $\begin{array}{r}\text { RESET } \\ \\ \text { All Other Inputs }\end{array}$ | $\begin{aligned} & 3 \\ & 2 \end{aligned}$ | - | $V_{C C}$ <br> $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{I}_{\text {in }}$ | Input Leakage Current | - | - | 20 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ( $\mathrm{I}_{\text {load }}=-500 \mu \mathrm{~A}$ ) | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ( $I_{\text {load }}=1.6 \mathrm{~mA}$ ) | - | - | 0.4 | V |
| $P_{\text {D }}$ | Power Dissipation | - | 250 | - | mW |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance | - | - | 15 | pF |
| $I_{\text {TSI }}$ | Three State (off state) Input Current | - | - | 10 | $\mu \mathrm{A}$ |

Test Load for Digital Output


Test Load for Analog Output


|  | $\mathbf{A D}(0: 7)$ | $\mathbf{M}$ |
| :---: | :---: | :---: |
| C | 100 pF | 50 pF |
| $\mathrm{R}_{\mathrm{L}}$ | $1 \mathrm{k} \Omega$ | $3.3 \mathrm{k} \Omega$ |
| R | $4.7 \mathrm{k} \Omega$ | $4.7 \mathrm{k} \Omega$ |

MICROPROCESSOR INTERFACE TIMING AD ( $0: 7$ ), AS, DS, R $\bar{W}, \overline{C S}, ~ C S O$
$V_{C C}=5.0 \pm 5 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, C_{L}=100 \mathrm{pF}$ on $\mathrm{AD}(0: 7)$
TTL inputs are 0 to 3 volts, with input rise/fall time $\leq 3 \mathrm{~ns}$, measured between $10 \%$ and $90 \%$ points.
Timing reference at $50 \%$ for inputs and outputs.

| Indent. Number | Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | toyc | Cycle Time | 400 | - | - | ns |
| 1b | tpewx | DS Pulse Width High Time | 200 | - | - | ns |
| 1 c | tpewl | DS Pulse Width Low Time (timing 3) | 100 | - | 10000 | ns |
| 2 | $t_{\text {ASD }}$ | DS Low to AS High (timing 1) DS High or R/w high to AS high (timing 2) | 30 | - | - | ns |
| 3 | $t_{\text {ASED }}$ | AS Low to DS High (timing 1) <br> AS Low to DS Low or R/W Low (timing 2) | 30 | - | - | ns |
| 4 | $\mathrm{t}_{\text {PWEH }}$ | Write Pulse Width | 200 | - | - | ns |
| 5 | $t_{\text {PAWS }}$ | AS Pulse Width | 100 | - | - | ns |
| 6 | $t_{\text {RWS }}$ | $\mathrm{R} / \bar{W}$ to DS Setup Time (timing 1) | 100 | - | - | ns |
| 6b |  | $\mathrm{R} \overline{\mathrm{W}}, \mathrm{AS}, \overline{\mathrm{CS}}, \mathrm{CS}$ to DS Setup Time (timing 3) | 100 | - | - | ns |
| 7 | $\mathrm{t}_{\text {RWH }}$ | R/W to DS Hold Time (timing 1) | 10 | - | - | ns |
| 8 | $t_{\text {ASL }}$ | Address and $\overline{\mathrm{CS}}$, CS0 Set Up Time | 20 | - | - | ns |
| 9 | $\mathrm{t}_{\text {AHL }}$ | Address and $\overline{\mathrm{CS}}$, CSO Hold Time | 20 | - | - | ns |
| 10 | $\mathrm{t}_{\text {DSW }}$ | Data Setup Time (write cycle) | 100 | - | - | ns |
| 11 | $t_{\text {DHW }}$ | Data Hold Time (write cycle) | 10 | - | - | ns |
| 12 | $\mathrm{t}_{\text {DDR }}$ | Data Access Time from DS (read cycle) | - | - | 150 | ns |
| 13 | $\mathrm{t}_{\text {DHR }}$ | DS Inactive to High Impedance State Time (read cycle) | 10 | - | 80 | ns |
| 14 | $t_{A C C}$ | Address to Data Valid Access Time | - | - | 300 | ns |

TIMING DIAGRAM 1 - MULTIPLEXED MODE - MOTOROLA TYPE (SMI = VSS)


TIMING DIAGRAM 2 - MULTIPLEXED MODE - INTEL TYPE (SMI = VSS)


E88-EF9369-07


TIMING DIAGRAM 3 - NON-MULTIPLEXED MODE (SMI = VCc)


DIGITAL VIDEO SIGNALS - HP, P(0:3), BLK, M, RESET
$V_{C C}=5.0 \pm 5 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on M .
TTL inputs are 0 to 3 volts, with input rise/fall time $\leq 3 \mathrm{~ns}$, measured between $10 \%$ and $90 \%$ points.
Timing reference at $50 \%$ for inputs and outputs.

| Symbol | Parameter | EF9369 |  | EF9369-30 |  | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{P}}$ | HP Clock Period | 58 | 1000 | 33 | 1000 | ns |
| $\mathrm{t}_{\text {PEWH }}$ | HP High Pulse Width | 25 | - | 13 | - | ns |
| $\mathrm{t}_{\text {PEWL }}$ | HP Low Pulse Width | 25 | - | 13 | - | ns |
| $\mathrm{t}_{\text {SU }}$ | BLK and P(0 $: 3)$ Set Up Time to HP | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | BLK and P(0:3) Hold Time from HP | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\mathrm{D}}$ | M Output Delay from HP | - | 45 | - | 45 | ns |
| $\mathrm{t}_{\text {PWRL }}$ | RESET High Pulse Width | 400 | - | 400 | - | ns |

TIMING DIAGRAM 4


ANALOG VIDEO OUTPUTS - CA, CB, CC
$V_{D C C}>5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$
Table 1.

| Binary Input |  | Analog Output (V) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |
| Low Level | 0000 | - | 0.8 | - |
|  | 0001 | - | 1.18 | - |
|  | 0010 | - | 1.28 | - |
|  | 0011 | - | 1.36 | - |
|  | 0100 | - | 1.42 | - |
|  | 0101 | - | 1.47 | - |
|  | 0110 | - | 1.52 | - |
|  | 0111 | - | 1.56 | - |
|  | 1000 | - | 1.60 | - |
|  | 1001 | - | 1.63 | - |
|  | 1010 | - | 1.66 | - |
|  | 1011 | - | 1.69 | - |
|  | 1100 | - | 1.72 | - |
|  | 1101 | - | 1.75 | - |
|  | 1110 | - | 1.78 | - |
| High Level | 1111 | - | 1.80 | - |

Note : The internal A/D converters deliver on $\mathrm{CA}, \mathrm{CB}$ and CC outputs 16 levels with $\gamma$ law correction $(\gamma=2.8)$. The typical transfer characteristic is given by :

$$
V=\left(\frac{N}{15}\right)^{\frac{1}{2.8}} \cdot \frac{V_{D D C}}{5}+0.16 V_{D C C}
$$

Where N is the binary input value.
The typical analog video output impedance is $300 \Omega$ for EF9369-30 and $400 \Omega$ for EF9369.

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{D A}$ | $C A, C B, C C$ Outputs from HP | - | 80 | - | ns |

TIMING DIAGRAM 5


## BLOCK DIAGRAM



## गN DESCRIPTION

ИICROPROCESSOR INTERFACE
All the input/output pins are TTL compatible.

| Name | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | ${ }^{\circ}$ | Function | Description |
| :---: | :---: | :---: | :---: | :---: |
| AD(0:7) | 1/O | $\begin{gathered} 8-11-14 \\ 15-17 \end{gathered}$ | Multiplexed Address/data Bus | These 8 bidirectional pins are to be connected to the microprocessor system bus. |
| SMI | 1 | 3 | Interface Mode Select | When this input is connected to $\mathrm{V}_{\mathrm{CC}}$, the EF9369 is in the non multiplexed mode. <br> When this input is connected to $\mathrm{V}_{\text {SS }}$ (ground), the EF9369 is in a multiplexed mode to provide a direct interface with either Motorola or Intel Type Microprocessor. |
| AS | 1 | 22 | Address Strobe | In non-multiplexed mode, this input selects either the address register $(A S=1)$ or the data register $(A S=0)$ to be accessed. In multiplexed mode, the falling edge of this control signal latches on the $A D(0: 7)$ lines, the state of the Data Strobe (DS) and Chip Select lines (CS, CSO). When using Intel type microprocessor, this input must be connected to the ALE control line. |
| DS | 1 | 20 | Data Strobe | In non multiplexed mode, this active high control signal enables the $A D(0: 7)$ input/output buffers and strobes data to/from the EF9369. This signal is usually derived from the processor $E$ ( $\varnothing 2$ ) clock. <br> In multiplexed mode, the input is strobed by the falling edge of AS. The strobe value selects either Motorola or Intel type. When using an Intel type microprocessor, DS must be connected to the RD control line. With a Motorola type microprocessor, DS must be connected to $E(\varnothing 2)$ clock. |
| R/W | 1 | 21 | Read/write | This control signal determines whether the EF9369 is read ( $\mathrm{R} / \overline{\mathrm{W}}=1$ ) or written ( $\mathrm{R} / \overline{\mathrm{W}}=0$ ). When using Intel type microprocessor, this input must be connected to the WR control line. |
| $\begin{gathered} \overline{\overline{C S}} \\ \mathrm{CSO} \end{gathered}$ | 1 | $\begin{aligned} & 18 \\ & 19 \end{aligned}$ | Chip Select | $\overline{\mathrm{CS}}$ must be low and CS0 must be high to select the EF9369. In non multiplexed mode, the EF9369 remains selected as long as the selection condition is met. In multiplexed mode, the selection condition is latched when AS is low. |

## OTHER PINS

| Name | Pin <br> Type | $\mathbf{N}^{\circ}$ | Function | Description |
| :---: | :---: | :---: | :---: | :--- |
| $V_{C C}$ | S | 9 | Power Supply | +5 V |
| $\mathrm{~V}_{D D C}$ | S | 2 | Analog Power <br> Supply | Power supply for the internal DACs. This input can be connected <br> to $V_{C C}$ |
| $\mathrm{~V}_{S S}$ | S | 1 | Power Supply | Ground |

VIDEO INTERFACE

| Name | Pin <br> Type | $\mathbf{N}^{\circ}$ | Function | Description |
| :---: | :---: | :---: | :---: | :--- |
| $\mathrm{P}(0: 3)$ | 1 | $24-27$ | Pixel Inputs | These four TTL compatible inputs are strobed by HP into the <br> color index register to address the color look-up table. |
| HP | 1 | 28 | Dot Clock | The rising edge of this input latches the $P(0: 3)$ and BLK inputs <br> into the EF9369 and the data out of color look-up table into the <br> output registers. |
| M | 0 | 7 | Marking | This output is synchronised by HP and delivers the marking bit <br> value from the color look-up table. |
| CA | 0 | 5 | Color Outputs | These three analog high impedance outputs deliver the color <br> signal levels from the internal D/A converters (DAC). The delay <br> between CA, CB, CC outputs and the latched value P(0:3) is one <br> HP clock period plus tDA (see timing diagram 5). |
| CB |  | 4 |  | A high level on this input forces the CA, CB, CC and $M$ outputs <br> to low level. |
| BCK | 1 | 23 | Blanking | This active high input forces the CA, CB, CC, outputs to low <br> level until the next microprocessor access to the device. |
| RESET | 1 | 10 | Reset |  |

## FUNCTIONAL DESCRIPTION

EF9369 contains a 16 register Color-Look Up Table (CLUT). Each of these 13-bit register holds three 4bit color fields CA (0:3), CB (0:3) and CC (0:3) and a marking bit M .

These registers can be accessed (read or write) by the microprocessor through the microprocessor interface. These registers are also read by the video process : a 4-bit pixel value and a clock must be provided at pixel rate to the $P(0: 3)$ and HP input pins. These signals may be delivered either by 4 video shift registers and the shifting clock of a bit map CRT controller or by an alphanumeric or semigraphic CRT controller. The pixel value, after clock resynchronization, is used as a color index : it selects one out of the 16 CLUT registers. Each color field of the selected register is converted to an analog signal and delivered to one of the CA, CB or CC output. The marking bit is directly routed to the $M$ output. When the CA, CB and CC outputs are used as RGB analog signals, one color out of 4096 is associated to each pixel value. In short this process freely maps a 16 color index set into a 4096 color set.

## MICROPROCESSOR INTERFACE.

The 8-bit microprocessor interface gives access (read or write) to the CLUT which is addressed as a 32 byte table. The 13-bit color register \# N ( $\mathrm{N}=0$ to 15) is accessed at address 2 N and $2 \mathrm{~N}+1$. Even address holds CA ( $0: 3$ ) and CB ( $0: 3$ ), odd address holds CC ( $0: 3$ ) and M (see fig. 1).
EF9369 provides two bus modes through the SMI programming pin :

- Multiplexed mode for address/data multiplexed 8 bit microprocessor bus.
- Non-multiplexed mode for non-multiplexed 8 or 16-bit microprocessor bus.

MULTIPLEXED MODE (SMI connected to $\mathrm{V}_{\mathrm{SS}}$ ).
In this mode, EF9369 can be directly connected to popular address/data multiplexed microprocessor, either Motorola type (6801...) or Intel type (8048, 8051, 8088...). In this last case the EF9369 AS, DS and R/W inputs must be connected respectively to the ALE, RD and WR microprocessor control lines.
In this mode, EF9369 maps into the microprocessor addressing space as 32 CLUT byte address. Random access to one byte takes one cycle : on the falling edge of the AS input, EF9369 latches AD (0:7) into the on-chip address register, the DS and chip select lines into dedicated flip-flops. The strobed value of DS allows recognition of Intel or Motorola type for further processing. (See pin description section and microprocessor timing diagrams for details). When the EF9369 chip select lines enable selection, the addressed byte is accessed during the data phase of the cycle.
NON MULTIPLEXED MODE (SMI connected to $V_{C C}$ ).
In this mode EF9369 can be directly connected to any 8 or 16 -bit, non multiplexed, microprocessor bus (6800, 6809, 6502, 68008...).
This mode provides an indirect, auto-incremented addressing scheme. EF9369 maps into the micro-

Figure 1 : Clut Adressing

| Color Look-up Table (CLUT) |  |  |  |  |  |  |  | CLUT Byte Adress |  |  |  |  |  |  |  | Register Index |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| CB3 | CB2 | CB1 | CB0 | CA3 | CA2 | CA1 | CAO | X | X | X | 0 | 0 | 0 | 0 | 0 | 0 |
| X | X | X | M | CC3 | CC2 | CC1 | CCO | X | X | X | 0 | 0 | 0 | 0 | 1 |  |
| CB3 | CB2 | CB1 | CB0 | CA3 | CA2 | CA1 | CAO | X | X | X | 0 | 0 | 0 | 1 | 0 | 1 |
| X | X | X | M | CC3 | CC2 | CC1 | CCO | X | X | X | 0 | 0 | 0 | 1 | 1 |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CB3 | CB2 | CB1 | CB0 | CA3 | CA2 | CA1 | CAO | X | X | X | 1 | 1 | 1 | 1 | 0 | 15 |
| X | X | X | M | CC3 | CC2 | CC1 | CCO | X | X | X | 1 | 1 | 1 | 1 | 1 |  |

$X=$ Don't Care.
processor addressing space as 2 byte address only. AS is used to select one out of 2 registers:

- the write only address ( 5 bits) addressed when $A S=1$.
- the read/write data register ( 8 bits ) addressed when $\mathrm{AS}=0$.
Random access to a CLUT byte takes two bus cycles:
1/ Load the CLUT address into the address register.
2/ Access (read or write) the value in the data register.
After each access to the data register, the address register is automatically incremented modulo 32. This scheme allows sequential addressing to the CLUT without address reloading, the complete CLUT can so be reloaded in 33 bus cycles.


## VIDEO PROCESS.

The CRT controller sends to EF9369 a pixel value on pins $P(0: 3)$, a pixel rate clock on HP input and a blanking signal on pin BLK. The pixel value is latched into the color index register by the rising edge of HP. The color index register selects one register in the CLUT. The color fields of the selected register are routed to 3 DACs and M is directly routed to the M digital output.

After impedance matching, the CA, CB, and CC outputs can be used to drive a RGB analog color monitor. Alternatively one of these outputs can be used to drive a monochrome monitor thus providing up to 16 grey levels. The marking digital output can be used to drive analog video switches, thus providing video overlay facility on a color per color basis.

The blanking input forces the analog outputs and the $M$ output to low level thus allowing the beam to be switched off during retrace intervals.
Notes: 1. Each 4 bit-D/A converter is $\gamma$ corrected in order to linearize the luminance driven on the screen versus the digital value. The typical digital to voltage conversion law is given table 1. The output voltages are proportionnal to the analog supply voltage $V_{D D C}$. When required, setting $V_{D C C}$ allows a gain adjustment. But in most applications, $V_{D D C}$ and $V_{D D}$ can be derived from the same supply through independent decoupling.
2. $\mathrm{CA}, \mathrm{CB}$ and CC are high impedance outputs ( $500 \Omega$ typical) which require proper adaptation in most applications. SGSTHOMSON TEA5114 provides such a $1 \mathrm{~V}-75 \Omega$ low cost adaptation (See fig. 2).
3. As the CLUT is shared between microprocessor access and video access, a low level is forced on the CA, CB, CC and M outputs during any chip select periods. To avoid to spoil the screen with black strokes it is recommended to access the CLUT from the microprocessor only during the retrace periods.
4. RESET - This input forces CA, CB, CC and $M$ outputs to a low level until the next microprocessor access. At power on or at the beginning of a session RESET allows to keep a clean black screen proper initialization.

## NON-MULTIPLEXED BUS INTERFACE



E88-EF9369-13

## MULTIPLEXED BUS INTERFACE



Figure 2 : Typical 1 V-75 $\Omega$ Video Interface


Note : Each digital or analog ground must be separately connected to EF9369 pin 1.

## ORDERING INFORMATION

| Part Number | Temperature | Package |
| :--- | :---: | :---: |
| EF9369P | 0 to $70^{\circ} \mathrm{C}$ | DIP28 |
| EF9369P30 | 0 to $70^{\circ} \mathrm{C}$ | DIP28 |
| EF9369FN | 0 to $70^{\circ} \mathrm{C}$ | PLCC28 |

## PACKAGE MECHANICAL DATA

28 PINS - PLASTIC DIP


## 28 PINS - PLASTIC LEADED CHIP CARRIER



## HMOS2 - SINGLE CHIP COLOR PALETTE

- ON CHIP COLOR LOOK-UP TABLE
- 4096 COLOR PALETTE (16 colors selected from 4096)
- ON-CHIP THREE 4-BIT RESOLUTION VIDEO DACs
- DOT RATE UP TO 45 MEGADOTS PER SECOND
- MARKING BIT FOR INLAY PURPOSE
- VERSATILE MICROPROCESSOR INTERFACE:
- DIRECTLY COMPATIBLE WITH ADDRESS/DATA MULTIPLEXED 8-BIT MICROPROCESSOR BUS SUCH AS 6801, 8051...
- DIRECTLY COMPATIBLE WITH NON-MULTIPLEXED 8 OR 16-BIT MICROPROCESSOR BUS (6809, 6502, 68008...)
- SINGLE 5 V SUPPLY
- LOW POWER DISSIPATION
- 28 PINS DIP AND PLCC PACKAGE


## DESCRIPTION

The TS9370 single chip palette provides a low cost, yet remarkable enhancement for any low to midrange color graphics application. It allows displaying

up to 16 different colors, each of three colors being freely selected out of 4096 preset values. TS9370 contains a 16 register color look-up table, three 4bit D/A converters and a microprocessor interface for color loading.

## PIN CONNECTIONS

| DIP28 | PLCC28 |
| :---: | :---: |
| $v_{s S} \square_{1}$ |  |
| $v \mathrm{DDCO} 2$ |  |
| Smi ${ }^{3}$ | \% |
|  | can ${ }^{\text {S }}$ |
| Cs ${ }^{\text {ca }}$ | crab ${ }^{29} 9$ |
| m行 22 as | $\mathrm{MCT} \quad 23 \mathrm{drlk}$ |
| ADO ${ }^{\text {c }}$ | anods 22 pas |
|  | Vccis ${ }^{21}$ |
| resetolo 190 | RESETGIO 20 jos |
| ADI 11 |  |
|  |  |
|  |  |
| ${ }^{\text {ADA }} 414150{ }^{14}$ |  |
| E88-TS9370-01 | E88-TS9370-02 |

TYPICAL APPLICATION


## BLOCK DIAGRAM



## PIN DESCRIPTION

MICROPROCESSOR INTERFACE
All the input/output pins are TTL compatible.

| Name | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | N ${ }^{\text {}}$ | Function | Description |
| :---: | :---: | :---: | :---: | :---: |
| AD(0:7) | I/O | $\begin{gathered} \hline 8-11-14 \\ 15-17 \end{gathered}$ | Multiplexed Address/data Bus | These 8 bidirectional pins are to be connected to the microprocessor system bus. |
| SMI | 1 | 3 | Microprocessor Interface Mode Select | When this input is connected to $\mathrm{V}_{\mathrm{Cc}}$, the TS9370 is in the non multiplexed mode. <br> When this input is connected to $\mathrm{V}_{\text {SS }}$ (ground), the EF9370 is in a multiplexed mode to provide a direct interface with either Motorola or Intel Type Microprocessor. |
| AS | 1 | 22 | Address Strobe | In non-multiplexed mode, this input selects either the address register $(A S=1)$ or the data register $(A S=0)$ to be accessed. In multiplexed mode, the falling edge of this control signal latches the address on the $\mathrm{AD}(0: 7)$ lines, the state of the Data Strobe (DS) and Chip Select lines (CS, CSO). When using Intel type microprocessor, this input must be connected to the ALE control line. |
| DS | 1 | 20 | Data Strobe | In non multiplexed mode, this active high control signal enables the $A D(0: 7)$ input/output buffers and strobes data to/from the TS9370. This signal is usually derived from the processor $E$ ( $\varnothing 2$ ) clock. <br> In multiplexed mode, the input is strobed by the falling edge of AS. The strobe value selects either Motorola or Intel type. When using an Intel type microprocessor, DS must be connected to the RD control line. With a Motorola type microprocessor, DS must be connected to $\mathrm{E}(\varnothing 2)$ clock. |
| $\mathrm{R} \overline{\mathrm{W}}$ | 1 | 21 | Read/write | This control signal determines whether the TS9370 is read $(R / \bar{W}=1)$ or written ( $R \bar{W}=0$ ). When using Intel type microprocessor, this input must be connected to the $\overline{\mathrm{WR}}$ control line. |
| $\begin{aligned} & \overline{\overline{C S}} \\ & \mathrm{CSO} \end{aligned}$ | 1 | $\begin{aligned} & 18 \\ & 19 \end{aligned}$ | Chip Select | $\overline{\overline{C S}}$ must be low and CSO must be high to select the TS9370. In non multiplexed mode, the TS9370 remains selected as long as the selection condition is met. <br> In multiplexed mode, the selection condition is latched when AS is low. |

VIDEO INTERFACE

| Name | Pin <br> Type | $\mathbf{N}^{\circ}$ | Function | Description |
| :---: | :---: | :---: | :---: | :--- |
| $\mathrm{P}(0: 3)$ | 1 | $24-27$ | Pixel Inputs | These four TTL compatible inputs are strobed by HP into the <br> color index register to address the color look-up table. |
| HP | 1 | 28 | Dot Clock | The rising edge of this input latches the $P(0: 3)$ and BLK inputs <br> into the TS9370 and the data out of color look-up table into the <br> output registers. |
| M | 0 | 7 | Marking | This output is synchronised by HP and delivers the marking bit <br> value from the color look-up table. <br> The logical delay between M output and the latched value P( $0: 3)$ <br> is one HP clock period. |
| CA | 0 | 5 | Color Outputs | These three analog outputs deliver the color signal levels from <br> the internal D/A converters (DAC). The delay between CA, CB, <br> CC outputs and the latched value P(0:3) is one HP clock period <br> (see timing diagram 5). |
| CB | 6 | 4 | A high level on this input forces the CA, CB, CC and M outputs <br> to low level. |  |
| BLK | I | 23 | Blanking | This active high input forces the CA, CB, CC, outputs to low <br> level until the next microprocessor access to the device. |
| RESET | I | 10 | Reset |  |

## OTHER PINS

| Name | Pin <br> Type | $\mathbf{N}^{\circ}$ | Function | Description |
| :---: | :---: | :---: | :---: | :--- |
| $V_{C C}$ | S | 9 | Power Supply | +5 V |
| $\mathrm{~V}_{D D C}$ | S | 2 | Analog Power <br> Supply | Power supply for the internal DACs. This input can be connected <br> to $\mathrm{V}_{C C}$. |
| $\mathrm{V}_{S S}$ | S | 1 | Power Supply | Ground |

## FUNCTIONAL DESCRIPTION

TS9370 contains a 16 register Color-Look Up Table (CLUT). Each of these 13-bit register holds three 4 -bit color fields $\mathrm{CA}(0: 3), \mathrm{CB}(0: 3)$ and $\mathrm{CC}(0: 3)$ and a marking bit M .
These registers can be accessed (read or write) by the microprocessor through the microprocessor interface. These registers are also read by the video process: a 4-bit pixel data and a clock must be provided at pixel rate to the $\mathrm{P}(0: 3)$ and HP input pins. These signals may be delivered either by 4 video shift registers and the shifting clock of a bit map CRT controller or by an alphanumeric or semi-graphic CRT controller. The pixel value, after clock resynchronisation, is used as a color index : it selects one out of the 16 CLUT registers. Each color field of the selected register is converted to an analog signal and delivered to one of the CA, CB or CC output. The marking bit is directly routed to the M output. When the CA, CB and CC outputs are used as RGB analog signals, one color out of 4096 is associated to each pixel value. In short this process freely maps a 16 color index set into a 4096 color set.

## MICROPROCESSOR INTERFACE

The 8-bit microprocessor interface gives access (read or write) to the CLUT which is addressed as a 32 byte table. The 13-bit color register \# N ( $\mathrm{N}=0$ to 15) is accessed at address 2 N and $2 \mathrm{~N}+$ 1. Even address holds $C A(0: 3)$ and $C B(0: 3)$, odd address holds CC ( $0: 3$ ) and M (see fig. 1).
TS9370 provides two bus modes through the SMI programming pin :

- Multiplexed mode for address/data multiplexed 8bit microprocessor bus.
- Non-multiplexed mode for non-multiplexed 8 or 16 bit microprocessor bus.


## MULTIPLEXED MODE (SMI connected to Vss)

In this mode, TS9370 can be directly connected to popular address/data multiplexed microprocessor, either Motorola type (6801) or Intel type (8048, 8051, 8088...). In this last case the TS9370 AS, DS and R/W inputs must be connected respectively to the ALE, RD and WR microprocessor control lines.

Figure 1 : Clut Adressing.


X = Don't Care.

In this mode, TS9370 maps into the microprocessor addressing space as 32 CLUT byte address. Random access to one byte takes one cycle : on the falling edge of the AS input, TS9370 latches AD (0:7) into the on-chip address register, the DS and chip select lines into dedicated flip-flops. The strobed value of DS allows recognition of Intel or Motorola type for further processing. (See pin description section and microprocessor timing diagrams for details). When TS9370 chip select lines enable selection, the addressed byte is accessed during the data phase of the cycle.

## NON MULTIPLEXED MODE

(SMI connected to $\mathrm{V}_{\mathrm{Cc}}$ )
In this mode TS9370 can be directly connected to any 8 or 16 -bit, non-multiplexed, microprocessor bus (6800, 6809, 6502, 68008...).
This mode provides an indirect, auto-incremented addressing scheme. TS9370 maps into the microprocessor addressing space as 2 byte address only. AS is used to select one out of 2 registers:

- the write only address register ( 5 bits) addressed when $\mathrm{AS}=1$.
- the read/write data register (8 bits) addressed when $\mathrm{AS}=0$.
Random access to a CLUT byte takes two bus cycles : 1/ Load the CLUT address into the address register. $2 /$ Access (read or write) the value in the data register.
After each access to the data register, the address register is automatically incremented modulo 32. This scheme allows sequential addressing to the CLUT without address reloading, the complete CLUT can so be reloaded in 33 bus cycles.


## VIDEO PROCESS

The CRT controller sends to TS9370 a pixel value
on pins $\mathrm{P}(0: 3)$, a pixel rate clock on HP input and a blanking signal on pin BLK. The pixel value is latched into the color index register by the rising edge of HP. The color index register selects one register in the CLUT. The color fields of the selected register are routed to 3 DACs and $M$ is directly routed to the $M$ digital output. After impedance matching, the CA, CB, and CC outputs can be used to drive a RGB analog color monitor. Alternatively one of these outputs can be used to drive a monochrome monitor thus providing up to 16 grey levels. The marking digital output can be used to drive analog video switches, thus providing video overlay facility on a color per color basis.
The blanking input forces the analog outputs and the $M$ output to low level thus allowing the beam to be switched off during retrace intervals.
Notes: 1.The output voltages are proportionnal to the analog supply voltage $V_{D D C}$. When required, setting VDCC allows a gain adjustment. But in most applications, VDDC and VDD can be derived from the same supply through independent decoupling.
2.As the CLUT is shared between microprocessor access and video access, a low level is forced on the CA, CB, CC and $M$ outputs during any chip select periods. To avoid to spoil the screen with black strokes it is recommended to access the CLUT from the microprocessor only during the retrace periods.
3.RESET - This input forces CA, CB, CC and $M$ outputs to a low level until the next microprocessor access. At power on or at the beginning of a session RESET allows to keep a clean black screen until proper initialization.

## NON MULTIPLEXED MODE



MULTIPLEXED MODE - INTEL TYPE


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}{ }^{*}$ | Digital Power Supply | -0.3 to 7.0 | V |
| $\mathrm{~V}_{\text {in }}{ }^{*}$ | Input Voltage | -0.3 to 7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature Range | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {DDC }}{ }^{*}$ | Analog Power Supply | -0.3 to 9.0 | V |

Stresses above those hereby listed may cause permanent damage to the device. The ratings are stress ones only and functional operation of the device at these or any conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Standard MOS circuits handing procedure should be used to avoid possible damage to the device.

* With respect to $\mathrm{V}_{\mathrm{ss}}$.


## ELECTRICAL OPERATING CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=5.0 \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | Supply Voltage | 4.75 | 5 | 5.25 | V |
| $V_{\text {DDC }}$ | Analog Supply Voltage | - | $V_{C C}$ | 7 | V |
| IDDC | Analog Supply Current | - | 20 | - | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.3 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage $\begin{array}{r}\text { RESET } \\ \text { All Other Inputs }\end{array}$ | $\begin{aligned} & 3 \\ & 2 \end{aligned}$ | - | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}} \\ & \mathrm{~V}_{\mathrm{cc}} \end{aligned}$ | V |
| 1 in | Input Leakage Current | - | - | 20 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ( $\mathrm{l}_{\text {load }}=-500 \mu \mathrm{~A}$ ) | 2.4 | - | - | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage ( $I_{\text {load }}=1.6 \mathrm{~mA}$ ) | - | - | 0.4 | V |
| $P_{D}$ | Power Dissipation | - | 300 | 500 | mW |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance | - | - | 15 | pF |
| $\mathrm{I}_{\text {TS }}$ | Three State (off state) Input Current | - | - | 10 | $\mu \mathrm{A}$ |

Test Load for Digital Output


|  | AD $(0: 7)$ | $\mathbf{M}$ |
| :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{L}}$ | 100 pF | 50 pF |
| $\mathrm{R}_{\mathrm{L}}$ | $1 \mathrm{k} \Omega$ | $3.3 \mathrm{k} \Omega$ |
| $R$ | $4.7 \mathrm{k} \Omega$ | $4.7 \mathrm{k} \Omega$ |

Test Load for Analog Output


MICROPROCESSOR INTERFACE TIMING AD ( $0: 7$ ), AS, DS, R $\bar{W}, \overline{C S}, ~ C S O$
$V_{C C}=5.0 \pm 5 \%, T_{A}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ on $\mathrm{AD}(0: 7)$
TTL input values are 0 to 3 volts, with input rise/fall time $\leq 3 \mathrm{~ns}$, measured between $10 \%$ and $90 \%$ points. Timing reference at $50 \%$ for inputs and outputs.

| Indent. Number | Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\mathrm{crc}}$ | Cycle Time | 400 | - | - | ns |
| 1 b | $\mathrm{t}_{\text {PEWX }}$ | DS Pulse Width High Time | 200 | - | - | ns |
| 1c | $t_{\text {PEWL }}$ | DS Pulse Width Low Time (timing 3) | 120 | - | - | ns |
| 2 | $t_{\text {ASD }}$ | DS Low to AS High (timing 1 and 3) DS High or RNW high to AS high (timing 2) | 20 | - | - | ns |
| 3 | $t_{\text {ASED }}$ | AS Low to DS High (timing 1) <br> AS Low to DS Low or R/W Low (timing 2) | 20 | - | - | ns |
| 4 | tPWEH | Write Pulse Width | 200 | - | - | ns |
| 5 | tpWASH | AS Pulse Width | 100 | - | - | ns |
| 6 | trws | R/ $\bar{W}$ to DS Setup Time (timing 1) | 20 | - | - | ns |
| 6b |  | $\mathrm{R} \overline{\mathrm{W}}, \mathrm{AS}, \overline{\mathrm{CS}}, \mathrm{CSO}$ to DS Setup Time (timing 3) | 20 | - | - | ns |
| 7 | $\mathrm{t}_{\text {RWH }}$ | R/W to DS Hold Time (timing 1) | 10 | - | - | ns |
| 8 | $t_{\text {ASL }}$ | Address and $\overline{\mathrm{CS}}$, CSO Set Up Time | 20 | - | - | ns |
| 9 | $\mathrm{t}_{\text {AHL }}$ | Address and $\overline{\mathrm{CS}}$, CSO Hold Time | 20 | - | - | ns |
| 10 | $\mathrm{t}_{\text {DSW }}$ | Data Setup Time (write cycle) | 50 | - | - | ns |
| 11 | $\mathrm{t}_{\text {DHW }}$ | Data Hold Time (write cycle) | 10 | - | - | ns |
| 12 | $t_{\text {DDR }}$ | Data Access Time from DS (read cycle) | - | - | 150 | ns |
| 13 | $t_{\text {DHR }}$ | DS Inactive to High Impedance State Time (read cycle) | 10 | - | 80 | ns |
| 14 | $t_{A C C}$ | Address to Data Valid Access Time | - | - | 300 | ns |

TIMING DIAGRAM 1-MULTIPLEXED MODE - MOTOROLA TYPE (SMI = VSS)


TIMING DIAGRAM 2 - MULTIPLEXED MODE - INTEL TYPE (SMI = Vss)


TIMING DIAGRAM 3 - NON-MULTIPLEXED MODE (SMI = Vcc)


DIGITAL VIDEO SIGNALS - HP, P(0:3), BLK, M, RESET
VCC $=5.0 \pm 5 \%$, TA $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. TS9370-20 and TS9370-30

$$
\mathrm{TA}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} . \mathrm{TS} 9370-45
$$

TTL input values are 0 to 3 volts, with inputs rise/fall time $\leq 3 \mathrm{~ns}$, measured between $10 \%$ and $90 \%$ points. Timing reference at $50 \%$ for inputs and outputs.

| Symbol | Parameter | TS9370-20 |  | TS9370-30 |  | TS9370-45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $t_{p}$ | HP Clock Period | 50 | 1000 | 33 | 1000 | 22.5 | 1000 | ns |
| $\mathrm{t}_{\text {PEWH }}$ | HP High Pulse Width | 20 | - | 11 | - | 6 | - | ns |
| $t_{\text {PEWL }}$ | HP Low Pulse Width | 20 | - | 11 | - | 6 | - | ns |
| tsu | BLK and $\mathrm{P}(0: 3)$ Set Up Time to HP | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | BLK and $\mathrm{P}(0: 3)$ Hold Time from HP | 10 | - | 10 | - | 5 | - | ns |
| $t_{D}$ | M Output Delay from HP | - | 30 | - | 30 | - | 22.5 | ns |
| $t_{\text {PWRL }}$ | RESET High Pulse Width | 400 | - | 400 | - | 400 | - | ns |

## TIMING DIAGRAM 4



ANALOG VIDEO OUTPUTS CA, CB, CC
$V_{D D C}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$
$\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+=85^{\circ} \mathrm{C}$, TS9370-20, TS9370-30
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, TS9370-45

| Symbol | Parameter | TS9370-20 |  | TS9370-30 |  | TS9370-45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
|  | Analog Outputs $V$ White | 2.10 | 2.16 | 2.10 | 2.16 | 2.10 | 2.16 | V |
|  | V Black | 0.76 | 0.82 | 0.76 | 0.82 | 0.76 | 0.82 | V |
|  | Output Impedance | - | 440 | - | 290 | - | 230 | $\Omega$ |
|  | Differential non Linearity | $-1 / 2$ | $+1 / 2$ | $-1 / 2$ | + 1/2 | $-1 / 2$ | +1/2 | LSB |
|  | Monotonicity | Guaranted |  |  |  |  |  |  |
| tpd | Propagation Delay CA, CB, CC Outputs from HP | - | 30 | - | 30 | - | 20 | ns |
| $t_{R}$ | 10 to $90 \%$ Rise Time | - | 16 | - | 12 | - | 8 | ns |
| $\mathrm{t}_{\text {s }}$ | Output Setting Time to 1/2 LSB | - | 20 | - | 15 | - | 10 | ns |

## TIMING DIAGRAM 5



## VIDEO INTERFACE

The function of the video amplifier is to match up the output impedance of TS9370 with a $75 \Omega$ Monitor input. With the example of video amplifier shown in figure 2, the output video signal is compatible with the RS170 video standard.

A lot of care is needed when linking the TS9370 colors outputs to video amplifier.
Currently: $3.4 \mathrm{RC}<0.7 \mathrm{tp}$
$R=$ output impedance of TS9370 DAC
$\mathrm{C}=$ input capacitance of video amplifier
tp = video clock period

Figure 2 : Typical Low Cost Video Interface


## ORDER INFORMATION

| Part Number | Temperature | Package |
| :--- | :---: | :---: |
| TS93701P20 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | DIP28 |
| TS9370IFN20 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | PLCC28 |
| TS9370IP30 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | DIP28 |
| TS9370IFN30 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | PLCC28 |
| TS9370CP45 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | DIP28 |

PACKAGE MECHANICAL DATA
28 PINS - PLASTIC DIP


28 PINS - PLASTIC LEADED CHIP CARRIER


## APPLICATION NOTES




## EF9369 COLOR PALETTE

## DISPLAY UNIT AND MEMORY PLANE

On a monitor, the screen is partitioned into X dots and $Y$ lines. This number of dots and lines gives the definition. For example $256 \times 256,640 \times 480$, etc.
Each dot or pixel is associated with a bit in a memory plane. On a monochrome monitor, each pixel will be on or off according to its value in the memory plane. That kind of monitor has got only one gun to drive the screen.
A color monitor owns three guns (a red, a green and a blue) since it is known that all the colors are available with these three primary colors.
To drive these three guns, at least three memory planes are needed. Each memory plane can be as-

By J.F. FEVRE
sociated to a gun. So we get a red plane, a green plane and a blue plane which give eight fixed colors on the screen.
If more colors are needed on the screen at the same time, more memory planes must be used.
With $n$ planes it will be possible to get $2^{n}$ colors on the screen at the same time. But in this case, the problem is to deal with the three red, green and blue inputs of a color monitor.
Another problem is that all these sets of colors are fixed, and most of the time, in a graphic application much more colors are needed.

All these problems can be solved by using the EF9369 single chip color palette.


## PALETTE DESCRIPTION

Each pixel's intensity is represented by 1, 2, 4, 8 or more bits of memory. Several methods can be used to encode colored pictures for storage in a frame buffer. The simplest method is to define the color components of each pixel. The bits representing the pixel can be divided into three groups of bits, each
indicating the intensity of one of the three primary color components.
The simple color component encoding scheme (as described in page 1) has the disadvantage of limiting the range of colors. A more flexible scheme involves the use of a color look-up table (CLUT).

## APPLICATION NOTE

A color palette (actually a coior look-up table stored in RAM) both eases the host's task and cuts the amount of memory needed in the frame buffer. At any one time, the RAM is able of mapping all the graduations possible for each of the three primary colors.

Consequently, instead of storing these color intensities directly, the frame buffer is free to store merely their locations within the color map.

The values stored in the frame buffer are treated as addresses into the table of colors defined by their red, green and blue components. (see figure 2.1).

A major advantage of this approach is that it alleviates the chore of changing colors because the system's host processor must write each color change to only one address in the palette.
For maximum utility, the color look-up table uses read-write memory. It is then possible to assign a different set of colors to different application programs and to mix a set of colors interactively for painting purposes.

## EF9369

EP9369 contains a 16 register CLUT. Each of these 13 -bit register holds three 4-bit color field $\mathrm{CA}(0: 3)$; $\mathrm{CB}(0: 3) ; \mathrm{CC}(0: 3)$ and a marking bit M . (see figure 4).
So to use this chip ; four memory planes are needed. It is then possible to choose a set of colors amongst 4096.
The marking bit may be used for blinking or highlight purposes.
Each binary value coming from the CLUT is then converted in an analogic value in order to drive a monitor.
Each 4-bit D/A converter is $\gamma$ corrected in order to linearize the luminance driven on the screen versus the digital value. The typical digital to voltage conversion law is given table 2.2.
The output voltages are proportional to the analog supply voltage $V_{D D C}$. When required, setting $V_{D D C}$ allows a gain adjustement. But in most applications, $V_{D D C}$ and $V_{D D}$ can be derived from the same supply through independent decoupling.

Figure 2.1.


Table 2.2.

| Binary Input | Analog Output (V) |  |  |
| :---: | :---: | :---: | :---: |
|  | Low Level 0000 | - | Typ. |
| 0001 | - | 0.8 | Max. |
| 0010 | - | 1.18 | - |
| 0011 | - | 1.28 | - |
| 0100 | - | 1.36 | - |
| 0101 | - | 1.42 | - |
| 0110 | - | 1.47 | - |
| 0111 | - | 1.52 | - |
| 1000 | - | 1.56 | - |
| 1001 | - | 1.60 | - |
| 1010 | - | 1.63 | - |
| 1011 | - | 1.66 | - |
| 1100 | - | 1.69 | - |
| 1101 | - | 1.72 | - |
|  |  | 1.75 | - |
| High Level | 1111 |  | 1.76 |

Note : The internal A/D converters deliver on CA, CB and CC outputs 16 levels with $\gamma$ law correction $(\gamma=2.8)$. The typical transfer characteristic is given by :

$$
V=\left(\frac{N}{15}\right) \frac{1}{2.8} \frac{V_{D D C}}{5}+0.16 V_{D D C}
$$

Where N is the binary value.

## MICROPROCESSOR INTERFACE

EF9369 interfaces to a microprocessor through :

- a multiplexed 8-bit address/data bus ;
- non-multiplexed mode.

The mode selection is programmed through the SMI pin.
Multiplexed mode : SMI connected to VSS.
Non-multiplexed mode : SMI connected to VCC

- Non-multiplexed mode : (see figure 3.1).
- $V_{C C}, V_{D D}$ and SMI pins must be connected to +5 volts.
- VSs pin must be connected to ground.

The $\overline{\mathrm{CS}}$ signal is obtained from an address decoder. In this mode, EF9369 maps into the microprocessor addressing space as two byte address only.

- Multiplexed mode : (see figure 3.2).
- $V_{C C}$ and $V_{D D}$ pins must be connected to +5 volts.
- SMI and VSS pins must be connected to ground.
In this mode, EF9369 maps into the microprocessor addressing space as 32 byte locations.
A lot of care must be taken with the $\overline{\mathrm{CS}} . \mathrm{CSO}$ signal.


## APPLICATION NOTE

Figure 3.1: Non-multiplexed Mode - Motorola Type Microprocessor.


Figure 3.2 : Multiplexed Mode - Motorola Type Microprocessor.


Figure 3.3 : Multiplexed Mode - Intel Type Microprocessor.


## PROGRAMMING THE EF9369

It is very important to access the CLUT only during retrace intervals to avoid to spoil the screen with black spots.

## PROGRAMMING THE EF9369 IN NON-MULTIPLEXED MODE

EF9369 is located into the microprocessor addressing space in 2 addresses only.
The first one is the data register and the next one is the address register.

After each access to the data register the address register is automatically incremented modulo 32. This scheme allows sequential addressing to the CLUT without address reloading.
The flow chart and the source listing in 6809 assembler language given below show an example for loading the complete color look up table. The CLUT addressing table is given in figure 4.

Figure 4 : Clut Addressing.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{Color Look-Up Table (CLUT)} \& \multicolumn{8}{|c|}{CLUT Byte Address} \& \multirow[t]{2}{*}{Register Index \#} <br>
\hline 7 \& 6 \& 5 \& 4 \& 3 \& 2 \& 1 \& 0 \& 7 \& 6 \& 5 \& 4 \& 3 \& 2 \& 1 \& 0 \& <br>
\hline CB3 \& CB2

$\times$ \& CB1
X \& CBO

$M$ \& САЗ \& \[
$$
\begin{array}{|l|}
\hline \mathrm{CA} 2 \\
\mathrm{CC} 2 \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{array}{|l|}
\hline \text { CA1 } \\
\text { CC1 } \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{array}{|l|}
\hline \mathrm{CAO} \\
\mathrm{CCO} \\
\hline
\end{array}
$$
\] \& X

$X$ \& $$
\mathrm{X}
$$

X \& \[
$$
\begin{aligned}
& x \\
& x
\end{aligned}
$$

\] \& | 0 |
| :--- |
| 0 | \& \[

0
\]

$$
0
$$ \& 0

$$
0
$$ \& 0

0 \& 0
1 \& 0 <br>

\hline CB3 \& $$
\begin{gathered}
\text { CB2 } \\
\mathrm{x}
\end{gathered}
$$ \& \[

$$
\begin{gathered}
\mathrm{CB} 1 \\
\mathrm{X} \\
\hline
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\mathrm{CBO} \\
\mathrm{M}
\end{gathered}
$$

\] \& \[

$$
\begin{aligned}
& \text { САЗ } \\
& \text { ССЗ }
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \mathrm{CA} 2 \\
& \mathrm{CC} 2
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \text { CA1 } \\
& \text { CC1 }
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \text { CAO } \\
& \text { CCO }
\end{aligned}
$$

\] \& \[

x
\]

$$
x
$$ \& \[

$$
\begin{aligned}
& \mathrm{X} \\
& \mathrm{X}
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& x \\
& x
\end{aligned}
$$

\] \& \[

0
\]

$$
0
$$ \& \[

$$
\begin{aligned}
& 0 \\
& 0
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 0 \\
& 0
\end{aligned}
$$

\] \& \[

1
\]

$$
1
$$ \& 0

1 \& 1 <br>
\hline $\downarrow$ \& \& \& \& \& \& \& \& \& \& \& \& \& \& \& \& $\downarrow$ <br>

\hline | CB3 |
| :---: |
| x | \& | CB2 |
| :---: |
| $\times$ | \& | CB1 |
| :---: |
| $\times$ | \& CBO

$M$ \& CA3
CC3 \& CA2

CC2 \& $$
\begin{aligned}
& \text { CA1 } \\
& \text { CC1 }
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& \mathrm{CAO} \\
& \mathrm{CCO}
\end{aligned}
$$
\] \& $X$

$X$ \& \[
$$
\begin{aligned}
& \mathrm{x} \\
& \mathrm{x}
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \mathrm{X} \\
& \mathrm{x}
\end{aligned}
$$
\] \& 1

1 \& | 1 |
| :--- |
| 1 | \& 1

1 \& 1
1 \& 0
1 \& 15 <br>
\hline
\end{tabular}

$x=$ Don't care


E88 AN59T06

* Note : The address register is automatically incremented after this instruction.
PAGE 001 EF9369 .SA : 0

00001
00002
00003
00004
00005
00006
00007
00008
00009

| 00011 |  |  | F440 | A | DATA | EQU | \$F440 | EF9369 DATA REGISTER <br> EF9369 ADDRESS REGISTER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00012 |  |  | F441 | A | ADDR | EQU | DATA + 1 |  |
| 00014 |  |  | 2000 | A | STACK STACKU | EQU | $\$ 2000$ |  |
| 00015 |  |  | 1 F80 | A |  | EQU | STACK-128 |  |
| 00017A | 1000 |  |  |  |  | ORG | \$1000 |  |
| 00018A | 1000 | 10CE | 2000 | A |  | LDS | \#STACK |  |
| 00019A | 1004 | CE | 1 F80 | A |  | LDU | \#STACKU |  |
| 00020A | 1007 | 8E | 1026 | A | MAIN | LDX | \#CLOR1 LDPALE | INIT INDEX REGISTER |
| 00021A | 100A | BD | 100F | A |  | JSR |  |  |
| 00022A | 100D | 20 | FE | 100D | HERE | BRA | HERE | END OF MAIN PROGRAM |
| 00024 |  |  |  |  |  |  |  |  |
| 00025 |  |  |  |  | *LDPALE : LOAD THE WHOLE CLUT |  |  |  |
| 00026 |  |  |  |  | *ARGUMENT : X POINTS TO A 32-BYTE TABLE WHICH |  |  |  |
| 00027 |  |  |  |  | *IS TO BE LOADED INTO CLUT. |  |  |  |
| 00028 |  |  |  |  | *FOR EVERY 2-BYTE SET. THE FIRST BYTE HOLDS |  |  |  |
| 00029 |  |  |  |  | *CB (0:3) AND CA (0 : 3) FIELD. |  |  |  |
| 00030 |  |  |  |  | *THE SECOND BYTE MARKING BIT M |  |  |  |
| 00031 |  |  |  |  | *AND CC ( $0: 3$ ) FIELD. |  |  |  |
| 00032 |  |  |  |  | *EXIT : A AND B ARE DESTROYED |  |  |  |
| 00033 |  |  |  |  | * $\mathrm{X}=\mathrm{X}$ INITIAL +32 |  |  |  |
| 00034 |  |  |  |  |  |  |  |  |
| 00035 |  |  | 100F | A | LDPALE | EQU | * |  |
| 00036A | 100F | 4F |  |  |  | CLRA |  |  |
| 00037A | 1010 | B7 | F441 | A |  | STA | ADDR | INIT EF9369 ADDRESS REGISTER |
| 00038A | 1013 | 86 | 10 | A |  | LDA | \#16 |  |
| 00039A | 1015 | A7 | C2 | A |  | STA | .-U | STORE LOOP COUNTER |
| 00041A | 1017 | EC | 81 | A | LDPA10 | LDD | . $\mathrm{X}_{++}$ DATA DATA .U LDPA10 | READ 2 BYTES FROM TABLE LOAD DATA REGISTER LOAD DATA REGISTER DEC LOOP COUNTER |
| 00042A | 1019 | B7 | F440 | A |  | STA |  |  |
| 00043A | 101C | F7 | F440 | A |  | STB |  |  |
| 00044A | 101F | 6A | C4 | A |  | DEC |  |  |
| 00045 | 1021 | 26 | F4 | 1017 |  | BNE |  |  |
| 00047A | 1023 | 33 | 41 | A |  | LEAU | $1 . U$ | UPDATE U |
| 00048A | 1025 | 39 |  |  |  | RTS |  |  |
| 00051 |  |  | 1026 | A | CLOR1 | EQU | \$01, \$0A, \$15, \$08, \$9A, \$04, \$06, \$0F |  |
| 00052A | 1026 |  | 01 | A |  | FCB |  |  |  |
| 00053A | 102 E |  | 49 | A |  | FCB | \$49, \$03, \$83, \$0F, \$0E, \$04, \$AD, \$04 |  |
| 00054A | 1036 |  | F9 | A |  | FCB | \$F9, \$0C, \$3A, \$08, \$A0, \$0A, \$F8, \$05 |  |
| 00055A | 103A |  | 3C | A |  | FCB | \$3C, \$0D, \$C8, \$0B, \$18, \$09, \$49, \$07 |  |
| 00056 |  |  |  |  |  | END |  |  |  |

OPT LLE = 110
*EF9369 PROGRAMMING EXAMPLE
*THIS PROGRAM IN 6809 ASSEMBLER LANGUAGE
*SHOWS HOW THE WHOLE COLOR LOOK-UP TABLE (CLUT)
*CAN BE SEQUENTIALLY LOADED WHEN THE EF9369
*IS CONNECTED TO A NON-MULTIPLEXED
*MICROPROCESSOR.

TOTAL ERRORS 00000--00000
TOTAL WARNINGS 00000--00000

## VIDEO INTERFACE

EF9369 video outputs are high impedance ( $\approx 500 \mathrm{ohms}$ ) which require proper adaptation.
Many solutions are possible, but it is very important to notice that a lot of care is needed when linking the palette to a surrounding video amplifier.
Ground loops are deadly in video systems, particularly where analog and digital circuits are interfaced. This demands that analog and digital ground be
connected only at one point (star fashion). This point being as close to EF9369 pin 1 as possible.
The function of the required video amplifier is to match up with the circuit high impedance output and a monitor 1V-75 ohms input.

It is possible to use either the SGS-THOMSON TEA5114 as shown in figure (5.1) or the transistor video amplifier as shown in figure (5.2).

Figure 5.1.


Figure 5.2.


Table 5.3.


The set-up time of the color levels at the circuit output roughly follows the equation ( $T s=5 R C$ ) :
Ts: Set-up time
R : The output of the EF9369 may be considered as a static resistor (see table 5.3)
$C$ : Input capacitance of the video amplifier
So if the set-up time Ts has to be improved, the solution is to get a video amplier input capacitance as low as possible.
Example: $R=400 \Omega-C=20 \mathrm{pF}$
$T \mathrm{~s}=5 \times 400 \times 20=40 \mathrm{~ns}$
Figure 5.4: Video Amplifier Layout.


## COLOR COMPOSITION

When the sun light is split through a prism, one can see three main colored zones:

- blue,
- green,
- red.

These colors are called "primary colors", because by mixing them in various proportions, it is possible
to get all the colors that the human eye can see. So far with a common CRT controller it is possible to get only eight basic colors because each "primary color" can get only the value 0 or 1 .

> no color = black
> red + green = yellow
> blue + red = magenta
> green + blue = cyan

With the EF9369 each "primary color" can get sixteen different values which give the possibility of choosing a tint amongst 4096.

## A FEW EXAMPLES

The sixteen values will go from 0 to $F$ for each "primary color" in the CLUT.

- Dark and light :

Cyan is the addition of green and blue. For a dark cyan each value of green and blue must be low.
Ex: green $=3$, blue $=3$, red $=0$
For a light cyan the blue and green values must be high.
$E x$ : green $=\mathrm{D}$, blue $=\mathrm{D}$, red $=0$

- Purple :

Ex : green $=6$, blue $=9$, red $=8$

- Pink : high value of red and equal value of green and blue.
Ex : green $=3$, blue $=3$, red $=\mathrm{D}$
- Orange :

Ex : green = 3, blue = 0, red = D

- Brown :

Ex: green $=3$, blue $=1$, red $=F$
All these examples are only indications. If other colors are needed, each value of each "primary color" must be changed in order to get the right one.
4096 possibilities are available !

# EF9345 SEMI-GRAPHIC DISPLAY PROCESSOR GENERAL APPLICATION PRINCIPLES 

AUGUSTIN GIADIN


#### Abstract

Associated with a standard memory package, the EF9345 allows full implementation of a low-cost terminal display unit.


#### Abstract

The aim of this Application Note is to aid the user in using the EF9345. Design considerations and programming of the circuit in the various operating modes will be discussed.


## CONTENTS

## MICROPROCESSOR INTERFACE

GENERAL PRINCIPLES
INTERFACE WITH A NON-MULTIPLEXED BUS MICROPROCESSOR

## MEMORY INTERFACE

INTERFACE WITH 2K * 8 MEMORY
INTERFACE WITH 8K * 8 PSEUDO-STATIC RAM
INTERFACE WITH 16K * 4 RAM
PROGRAMMING THE EF9345-GENERAL PRINCIPLES
DIRECT ACCESS REGISTERS
COMMAND EXECUTION
INDIRECT ACCESS REGISTER

```
PROGRAMMING THE EF9345 IN 40 CHAR/ROW MODE
BICHROME CHARACTER CODE
QUADRICHROME CHARACTER CODE
DOR REGISTER
ACCESS TO UDS SLICES IN MEMORY
SCREEN MAPPING WITH UDS CHARACTERS
USER DEFINED CHARACTER SET (UDS)
BICHROME UDS CHARACTERS
QUADRICHROME UDS CHARACTERS
DOR REGISTER
ACCESS TO UDS SLICES IN MEMORY
SCREEN MAPPING WITH UDS CHARACTERS
PROGRAMMING EXAMPLE IN 40 CHAR/ROW
PROGRAMMING THE EF9345 IN 80 CHAR/ROW MODE
PAGE MEMORY
ACCESS TO CHARACTER CODE
PROGRAMMIN EXAMPLE EN 80 CHAR/ROW
```


## APPLICATION NOTE

## MICROPROCESSOR INTERFACE

GENERAL PRINCIPLES
The EF9345 interfaces to a microprocessor by :

- an 8-bit address/data multiplexed bus $\mathrm{AD}(0: 7)$
- four control signals : AS (Address Strobe), DS (Data Strobe), R $\bar{W}$ (Read/Write) and $\overline{\mathrm{CS}}$ (Chip Select).
Each microprocessor access is made as follows :
- First the AS signal falling edge latches the DS, $\overline{C S}$ and $A D(0: 7)$ input. The EF9345 is selected only when $\overline{C S}$ is strobed low and $A D(7: 4)$ most significant bits of the address lines are strobed with the binary value 0010. The latched level of DS signal selects either the Intel mode (DS high) or the 6801 mode (DS low).
- During the second part of the access cycle, the $\mathrm{AD}(0: 7)$ lines become the data bus. In the 6801 mode, data exchange is made while DS is high and the $R / \bar{W}$ signal specifies the data transfer direction (a write operation into the circuit is performed when $R \bar{W}$ is low). In the Intel mode, $D S$ is generally used as a $\overline{R D}$ (Read) signal and $R / \bar{W}$ as a WR (Write) signal.

So connecting the EF9345 to a multiplexed bus microprocessor is quite simple. Figures 1 and 2 show the interface with an EF6801 and an Intel type microprocessor (8085, 8051...).
Note : As the EF9345 is selected when the latched address binary value is 0010 XXXX (or 2 X in hexadecimal), the circuit takes 16 consecutive address locations in the microprocessor addressing space. These addresses correspond to 8 internal registers of the circuit, with each register selected by the three LSB of the address value (see programming description).

## INTERFACE WITH A NON-MULTIPLEXED BUS MICROPROCESSOR

When the EF9345 is used with a non-multiplexed bus microprocessor such as EF6800, EF6809, Z80..., the microprocessor address and data lines must be generally multiplexed to pins $A D(0: 7)$. The address strobe and multiplexer command signals must also generated. Figure 3 shows an example
of interfacing the EF9345 to an EF6800/6809 microprocessor, where address and data multiplexing is made with three-state buffers. The AS signal and the buffer enable signals are generated from the E signal with a few TTL-LS circuits. Figure 4 shows the associated timing diagram.
By using the principle described below, it is possible to realize the EF9345 interface with a non-multiplexed bus microprocessor without multiplexing the address and data lines. This principle allows reducing the number of TTL parts for the hardware interface implementation, but requires a few additional instructions when programming the circuit.
Figure 5 illustrates the principle for an EF6800/6809 application. The $\operatorname{AD}(0: 7)$ pins are directly connected to the microprocessor data bus and the CS input is grounded. An address decoder provides two chipselect signal CSO and CS1. Any microprocessor write operation to the address which generates CSO low will result in an AS pulse while E is high and the data present on $\mathrm{AD}(0: 7)$ are latched into the EF9345 as an "address". During an access to the address generating CS1 low, a DS pulse is generated while $E$ is high and $A D(0: 7)$ act as a normal data bus, provided that the circuit has been previously selected.
So any micoprocessor access to the EF9345 is made in two steps :

- first the microprocessor must write at address CSO a data whose binary value is 0010XXXX to select the circuit and to specify by XXXX what register is to be accessed,
- a normal data exchange (read or write operation) can then be made at address CS1 between the microprocessor and the EF9345 register selected during the first cycle.
Flowchart given in figure 6 shows how the microprocessor can read the status register RO.
This principle can be applied to any microprocessor type. Figure 7 shows an implementation example for interfacing with a $\mathrm{Z8O}$, where the AS pulse is generated during an I/O write operation at address A7 $=1, \mathrm{~A} 6=\mathrm{A} 5=0$. Access to an EF9345 register is made by an I/O read or write at address A7 $=1, \mathrm{~A} 6$ $=1$ and $A 5=0$. As DS (CS1) is high when AS occurs, the EF9345 is here in the Intel mode.

Figure 1 : Interface with EF6801.


Figure 2 : Interface with a Multiplexed Bus Intel Type Microprocessor.


Figure 3 : Interface with EF6800/6809 by Multiplexing Address and Data Bus.


Figure 4 : Timing Diagram Associated with Figure 3.


## APPLICATION NOTE

Figure 5 : Interface with EF6800/6809 without Multiplexing Address and Data Bus.


Figure 6 : Access to an EF9345 Register when Using the Non-Multiplexing scheme Interface.

$7 / 38$
267


## APPLICATION NOTE

## MEMORY INTERFACE

The EF9345 can be used with a wide variety of standard memories and manages up to 16 kbytes of private memory.
The memory interfaces is made by :
an 8 -bit address/data multiplexed bus ADM(0:7)
a 6-bit high order address bus AM(8:13)
three control signals : $\overline{\mathrm{OE}}$ (Output Enable), $\overline{\mathrm{ASM}}$ (Address Strobe Memory), WE (Write Enable).
During each memory cycle, the EF9345 outputs to ADM $(0: 7)$ low order address byte while $\overline{A S M}$ is high. The high order address bits are provided on $\mathrm{AM}(8: 13)$ during the whole memory cycle. When ASM goes low, the ADM(0:7) lines become the memory data bus. For a read operation, the OE signal is active low to enable the memory output buffers. A write operation is made when WE is low.

## INTERFACE WITH 2K*8 STATIC MEMORY

As the address lines are generally not latched by static RAMs, an external 8-bit latch (74LS373) must be used to store the low order address bits ADM $(0: 7)$ on the falling edge of ASM signal.

## INTERFACE WITH 8K* 8 PSEUDO-STATIC RAM

The EF9345 can be directly connected to an $8 \mathrm{~K}^{*} 8$ pseudo-static RAM (NEC $\mu$ PD 4168, INTEL 2187, INMOS 2630...). The ASM signal is fed to the CE input which latches the address lines. As the EF9345 performs DRAM refresh, the memory internal refresh circuitry is not use.
The schematic diagram of figure 8 gives a design example which allows interfacing the EF9345 to $2 \mathrm{~K}^{*} 8$ or $8 \mathrm{~K}^{*} 8$ memory. With static memory, the 8 jumpers of S 8 are connected to provide the low order address lines from the 8 -bit latch 74LS373. With pseudo-static memory, the 74LS373 is useless and the 8 jumpers of S 7 are connected. Jumpers S 1 to S6 are set in position 2 for $2 \mathrm{~K}^{*} 8$ RAMs, and in position 1 for $8 \mathrm{~K}^{* 8}$ RAMs.

## INTERFACE WITH 16K*8 DRAM (see figure 9)

When using $16 \mathrm{~K}^{*} 4$ dynamic RAMs, the address provided by the EF9345 must be multiplexed to obtain the Row and Column address. ASM can be used directly as the RAS (Row Address Strobe) signal, but the CAS signal must be externally generated. Figure 9 shows an example of generating CAS and the multiplexer command signals from ASM.

As previously, refresh operation is performed by the EF9345.

## PROGRAMMING THE EF9345-GENERAL PRINCIPLES

## DIRECT ACCESS REGISTERS

As described in the microprocessor interface chapter, the EF9345 is accessed by the microprocessor at 16 consecutive locations from address XX20 to XX2F (hexadecimal), where XX is determined by the user's address decoding. These 16 addresses correspond to 8 internal registers RO to R7 (see figure 10). Each register can be accessed at two addresses : a lower address (bit $3=0$ ) and an upper address (bit $3=1$ ). For example, if the EF9345 is mapped in the microprocessor addressing space from F420 to F42F, register R1 can be read or written at both addresses F421 and F429.
However, a command present in register RO is executed only after an access to a register at an upper address. This scheme allows re-executing a same command by loading only one argument into an upper address register.

## COMMAND EXECUTION

RO is a write command register and a read status register. A command present in RO is executed with the arguments in the other direct access registers after any access to a register at an upper address (from XX28 to XX2F).
Before any access to a register, the Busy status in the Status register bit 7 must be tested to check a command is not currently executing. However, after power-up a NOP command should be executed without testing the Busy state to set the circuit into a determined state before further operation. A move command with no stop condition can also be aborted by executing a NOP command.

## INDIRECT ACCESS REGISTER (figure 11)

The EF9345 has 5 indirect access registers which define the various operating modes of the circuit : TGS, MAT, PAT, DOR, ROR. Each of these registers is assigned an index $r$ and is indirectly accessed through register R1. Data is transfered between R1 and an indirect access register with the IND command, which specifies the transfer direction (bit R/W) and the register index $r$ (bits 0 to 2).
Flowchart of figure 12 gives an example of indirect access register loading.

Figure 8 : EF9345 Interface with $2 \mathrm{~K} \times 8$ and $8 \mathrm{~K} \times 8$ Memory.


Figure 9 : Interface with $16 \times 4$ Dram.


Figure 10 : Direct Access Registers.

| Write or read register | X×20 | R0 | COMMAND/STATUTS |
| :---: | :---: | :---: | :---: |
|  | X $\times 21$ | R1 |  |
|  | XX22 | R2 | DATA REGISTERS |
|  | XX23 | R3 |  |
|  | XX24 | R4 | AUXIUARY POINTER |
|  | XX25 | R5 | auxiliart pointer |
|  | XX26 | R6 |  |
|  | XX27 | R7 | MAIN POINTER |
| Write or read register and execute command | XX28 | R0 |  |
|  | X×29 | R2 |  |
|  | X×2A | R2 |  |
|  | X $\times 2 \mathrm{~B}$ | R3 |  |
|  | X×2C | R4 |  |
|  | XX2D | R5 |  |
|  | XX2E | R6 |  |
|  | XX2F | R7 |  |
| E88-AN44T-10 |  |  |  |

Figure 11 : Indirect Access Registers.

$$
\begin{array}{llllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0
\end{array}
$$



IND COMMAND

| R1 | X |
| :---: | :---: |
| R2 | - |
| R3 | - |
| R4 | - |
| R5 | - |
| R6 | - |
| R7 | - |


| $r$ | Register |
| :---: | :---: |
| 1 | TGS |
| 2 | MAT |
| 3 | PAT |
| 4 | DOR |
| 5 | - |
| 6 | - |
| 7 | ROR |

## APPLICATION NOTE

Figure 12 : Indirect Register Loading Example.


## PROGRAMMING THE EF9345 IN 40 CHAR/ROW MODE

In the char/row mode, a page displayed by the EF9345 is made of 25 or 21 rows, each containing 40 character windows. A window is composed by 8 pixels and 10 lines.
Each window is associated with a character code in a page memory. One of three character code formats can be selected for a page :

- Fixed long codes (24 bits)
- Fixed short codes (16 bits)
- Variable codes ( $8 / 24$ bits).

In this document, only fixed long code format will be discussed. With this format, each character window on the screen is associated with a 3 byte code, namely the C, B and A bytes. Interpretation of these bytes depends on the character type.

## BICHROME CHARACTER CODE

For a bichrome character, the A byte defines :

- a background color
- a foreground color
- the negative (reverse video) attribute N
- the flash (blink) attribute F.

The B byte defines :

- a character set
- insert, double height, double width, and conceal attributes.
For bichrome characters, bits $B(7: 6)$ must differ from 11.
The C byte selects one of 128 characters in a character set. With the fixed long code format, bit C7 is don't care.
Example : to write a " B " with the following attributes :
- background color = blue
- foreground color = yellow
- flashing
- alphanumeric set $\mathrm{G}_{0}$.

The hexadecimal values for the character code bytes are :

- C byte $=42$
- B byte $=00$
- A byte =3C.

Figure 13 : 40 Char/Row Fixed Long Codes.


## APPLICATION NOTE

## QUADRICHROME CHARACTER CODE

Quadrichrome characters allow displaying up to 4 different colors in any 8 pixels by the 10 lines window, at the penalty of a halved horizontal resolution. By programming the R attribute in the character code B byte, the vertical resolution can be kept or halved.

For each quadrichrome character window, the A byte defines an ordered 4 color palette from 8 possible colors. Each bit is associated with a color which is selected when the corresponding bit is set. If more than 4 bits are set, higher ranking bits are ignored. When less than 4 bits are set, the color palette is implicitly completed with "white" value.
Example : A = 54 selects the red, yellow, blue and cyan colors.
$A=73$ selects the black, red, blue and magenta colors. Bit 6 is set but ignored.
The character code $B$ byte defines :

- a set number Q0 to Q7 by bits B (3:5)
- high or low resolution bit R. Bit R = 0 selects a high resolution quadrichrome and bit k is don't care.
If $R=1$, the character is a low resolution quadrichrome and k definies a subset index.
- bit i definies the character to be inserted or not.

The character code C byte selects one from 100 characters in a set. This byte can take values from 00 to 03 and from 20 to $7 F$ (hexa).

## HANDLING LONG CHARACTER CODE

The KRF command allows an easy, $\mathrm{X}, \mathrm{Y}$ random access or an X sequential access to the page memory. Data registers R1, R2 and R3 are used to transfer respectively the character code $\mathrm{C}, \mathrm{B}$ and A bytes. The Main Pointer is used to address the page memory and specifies :

- a row number $Y=(0 ; 8$ to 31$)$
- a column position on a row $\mathrm{X}=(0$ to 39$)$
- the first block number of the page memory $Z(0: 3)$.

Notes :1. R6(6) is used by the Auxiliary Pointer
2. Order of bits Z0-Z1 are reversed in R7
3. When using pointer incrementation in KRF command (bit $0=1$ in the command code), only the $X$ part of $R 7$ is incrementated modulo 40 after the command execution. No Y incrementation is made when $X$ overflows from 39 to 00.
4. The cursor position one the screen is given by the Main Pointer.
A character code loading flowchart example is given in figure 14.

Figure 14 : Long Character Code Loading Example.


## PAGE MEMORY SELECTION

In 40 char/row with the long code format, each character window on the screen is associated with 3 bytes in a page memory. As each displayed page contains up to 1000 windows ( 25 rows of 40 characters each), a page memory is made of three 1 Kbyte blocks. The first block holds the C bytes, the second one the $B$ bytes and the last one the $A$ bytes.
As the EF9345 can address up to 16 Kbytes of external memory, a page memory address must be
selected by the user with the following requirements :

- the three blocks must be consecutive and lie in the same district, i.e. the two MSB Z3-Z2 of the block numbers must be the same
- the first block number must be even $(Z 0=0)$.

The base address of the page memory to be displayed on the screen, which is the first block number, is given in register ROR(5:7). As Z0 is implicity 0 , it is not specified in ROR.


Example : with the displayed page memory starting from block number $4, Z 3-\mathrm{Z2}-\mathrm{Z} 1-\mathrm{Z0}=0100$ and ROR7-ROR6-ROR5 $=001$.
Notes: 1. Order of bits $\mathrm{Z} 1-\mathrm{Z} 2$ is reversed in ROR.
2. Each page displayed by the EF9345 comprises a service row, which is always displayed on the stop of the screen, and 24 remaining rows. When accessing to the page memory, the service row number is $\mathrm{Y}=0$ and the remaining row number ranges from 08 to 31 . Bits ROR(0:4) constitute the YOR origin register, which specifies the number of the first row displayed after the service row. By programming YOR from 8 to 31 , the user can realise roll-up and roll-down operation.

## USER DEFINED CHARACTER SET (UDS)

In 40 char/row mode, the User Defined Character Set (UDS) allows the user to define additional characters whose shapes can be dynamically loaded into the external character generator. The EF9345 can provide up to :

- 100 alphanumeric type UDS character (G'o set)
- 200 semi-graphic type UDS characters (G'1x set)
- 800 quadrichrome UDS characters ( $Q_{0}$ to Q7 sets).
Alphanumeric and semi-graphic UDS are bichrome characters, with the difference that only alphanumerics can be underlined.


## BICHROME UDS CHARACTERS

The shape of a bichrome character is defined in a 8 pixels by 10 lines dot matrix. Each line of the dot matrix is coded in the external character generator by an 8 bit value, or a slice byte. So a bichrome UDS character is defined by 10 slice bytes.

A slice byte value is obtained in the following way : on a line of the dot matrix, the dots defining the character shape are coded by a " 1 ", the other dots by a " 0 ". This eight bit result is then order reversed to obtain the value to be loaded into the external character generator. Figure 15 shows a slice coding example for a bichrome UDS character.

## QUADRICHROME UDS CHARACTERS

An 8 pixels by 10 lines window displaying a quadrichrome character on the screen is composed by elementary "dots" whose size is :

- 2 pixels by 1 line for high resolution quadrichrome
- 2 pixels by 2 lines for low resolution quadrichrome.

Each dot can take one of the 4 colors selected by the palette A byte of the character code associated to the window. So a quadrichrome character shape is defined by a 4 * 10 or 4 * 5 dot matrix, with each dot coded bit a two-bit value. Each line of the dot matrix is coded by a slice byte in the external character generator. A high resolution quadrichrome requires 10 slice bytes to be defined, and a low resolution quadrichrome 5 slice bytes.

Figure 15 : Bichrome UDS Slice Coding Example.


Figure 16 : Quadrichrome Slice Coding Example.


The 4 colors selected by the character code A byte are ordered. For example, if the A byte hexadecimal value is 5 A , the 4 ordered colors are :

- Red with the binary rank 00
- Yellow with the binary rank 01
- Blue with the binary rank 10
- Cyan with the binary rank 11.

A slice byte is obtained by assigning to each dot the binary rank of its color, with the value for the right dots placed in the most significant position of the slice byte. Figure 16 shows a slice coding example for a quadrichrome character.

## DOR REGISTER

During the display process, the base address for each UDS character generator is given in DOR register (see figure 17) :

- DOR $(0: 3)$ hold the number of the block which contains the alphanumeric UDS slices (G'0).
- For semi-graphic UDS, the slice block number is given by $\operatorname{DOR}(4: 6)$ and bit 4 of the character code B byte. So for UDS G'10 the slice block number is even $(B 4=0)$ and the following block contains slices for UDS G'11 (B4 =1).
- For each quadrichrome UDS (Q0 to Q7), the slice block number is given by DOR7 and bits $\mathrm{B}(5: 3)$ of the character code, which select also the set.


## ACCESS TO UDS SLICES IN MEMORY

A UDS slice address in memory is given by :

- a block number $\mathrm{Z}(0: 3)$
- the character code C byte : $\mathrm{C}(0: 6)$
- the slice number NT. For bichrome and high resolution quadrichrome, NT ranges from 0 to 9 . For low resolution, quadrichrome, NT ranges from 0 to 9 . For low resolution quadrichrome, NT ranges from 0 to 4 when $\mathrm{K}=0$ and from 5 to 9 when $\mathrm{k}=1$ ( $k$ is in bit 2 of character code B byte).

A UDS slice can be written into or read from the EF9345 private memory with the OCT command. This command uses register R1 for slice transfer and the Main or Auxiliary Pointer for slice addressing. As the Main Pointer generally points to the cursor position on the screen and is used for character code access, the Auxiliary Pointer should rather be used for slice access. Figure 18 shows how the Auxiliary Pointer value is obtained from the slice address:

- R4 holds bits $\mathrm{C}(2: 6)$ of the character code and bit Z2 of the block number
- R5 holds bits C(0:1), the slice number NT and bits Z0-Z1
- Bit 6 of R6 holds bit Z3 of the block number.

Figure 19 shows a flowchart example for loading 10 slices.

Note : As the slice number NT is not in the least significant bits of R5, executing the OCT command with pointer incrementation does not result in slice number incrementation.

## SCREEN MAPPING WITH UDS CHARACTERS

In 40 char/row mode, the screen is made of 1000 windows. Each window can be assigned a UDS character to obtain a likely bit-mapped screen and to produce complex pictures. Up to 300 screen windows can be mapped with a 320 by 250 resolution and independant two color set in each window by bichrome characters. In the same way, quadrichrome characters allow mapping up to 800 (resp. 1600) windows with a 160 * 250 (resp. 160 * 125) resolution and with a selectable four color set for each window.

## APPLICATION NOTE

Figure 17 : UDS Fetch to Display.


Figure 18 : Accessing a Character Slice in Memory Using Oct Command with Auxiliary Pointer.


Figure 19 : UDS Slice Loading Flowchart.


NOTE: BIT Z3 OF BLOCK NUMBER MUST BE INITIALIZED IN R6(6).

Note : Bit Z3 of block number must be initialized in R6(6).

APPLICATION NOTE

PROGRAMMING EXAMPLE IN 40 CHAR/ROW


```
PAGE 002 EF40 .SA:0
00058
00059 * MAT REGISTER INITIALIZATION :
00060 * MAT(2:0) = 100 : MARGIN COLOR = BLUE
00061 * MAT3 = 1 : I SIGNAL IS HIGH DURING MARGIN PERIOD
00062 * MAT(5:4) = 00 : FIXED COMPLEMENTED CURSOR
00063 * MAT6 = 1 : CURSOR DISPLAY ENABLED
00064 * MAT7 = 0 : NO ZOOM MODE
00055
```



```
00073 *
00074 * PAT REGISTER INITIALIZATION :
00075 * PATO = 1 : SERVICE ROW ENABLED
00076 * PAT1 = 1 : UPPER BULK ENABLED
00077 * PAT2 = 1 : LOWER BULK ENABLED
00078 * PAT3 = 1 : CONCEAL ENABLED
00079 * PAT(5:4) = 11 : I SIGNAL IS HIGH DURING THE
00080
                                    ACTIVE DISPLAYED AREA.
00081 * PAT6 = 1 : FLASHING ENABLED
00082 * PAT7 = 0 : 40 CHAR/ROW MODE, LONG CODE
00083
\begin{tabular}{llllllll} 
O0085A 1026 BD & 10DB & A & JSR & BUSY & \\
00086A 1029 86 & 7F & A & LDA & \(\# \$ 7 F\) & LOAD VALUE INTO R1 \\
00087A 102B B7 & F421 & A & STA & R1 & \\
00088A 102E 86 & 83 & A & LDA & \(\# \$ 83\) & "IND" COMMAND TO LOAD PAT ( \(r=3\) ) \\
00089A 1030 B7 & F428 & A & STA & RO+8 & LOAD AND EXECUTE COMMAND.
\end{tabular}
00091 *
00092 * DOR REGISTER INITIALIZATION :
00093 * DOR(3:0)=0011 : ALPHA UDS SLICES IN BLOCK 3
00094
00095
* DOR(6:4) = 001 : SEMIGRAPHIC UDS SLICES IN BLOCKS 2 AND 3
* DOR 1 = 0 : QUADRICHROME SLICES FROM BLOCK 0
00096
```



```
00102A 103D B7 F428 A STA RO+8 LOAD AND EXECUTE COMMAND.
```

SCS-THOMSON
WICROELECTRONICS



## APPLICATION NOTE




## APPLICATION NOTE

```
PAGE OO7 EF40 .SA:0
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 00289A & 1120 & A6 & 62 & A & & LDA & 2,5 & RESTORE \(23-Z 0\) ARGUMENT \\
\hline 00290A & 112F & 84 & 08 & A & & ANDA & \#S08 & TEST \(\mathrm{Z3}\) \\
\hline 00291A & 1131 & 27 & 08 & 113E & & BEQ & AXPNTS & \\
\hline 00292A & 1133 & B6 & F426 & A & & LDA & YP & \(Z 3=1: Y P(6)=1\). \\
\hline 00293A & 1136 & 8A & 40 & A & & ORA & \# 540 & \\
\hline 00294A & 1138 & B7 & F426 & A & & STA & YP & \\
\hline 00296A & 1138 & 32 & 64 & \(\wedge\) & & leas & 4,5 & UPDATE STACK POINTER \\
\hline 00297A & 113 D & 39 & & & & RTS & & \\
\hline 00299A & 113E & B6 & F426 & A & AXPNT5 & LDA & YP & \(Z 3=0\) : \(Y P(6)=0\). \\
\hline 00300A & 1141 & 84 & BF & A & & ANDA & \#SPF & \\
\hline 00301A & 1143 & B7 & F426 & A & & STA & YP & \\
\hline 00303A & 1146 & 32 & 64 & A & & Leas & 4,5 & update stack pointer \\
\hline
\end{tabular}
00304A 1148 39
00305
00306
00307
00308
00309
00310
00311
00312
00313
00314
00315 * AUXILIARY POINTER IS USED : BIT 2 = p OF
00316 * "BYTE LOAD" COMMAND =1
00318A 1149 BD 1103 A WRSLAL JSR AXPNT SET AUXILIARY POINTER.
00320A 114C 86 34 A LDA #$34 "BYTE WRITE COMMAND "
00321A 114E B7 F420 A STA RO STORE COMMAND WITHOUT EXEC
INIT LOOP COUNTER FOR 10 SLICES.
00324A 1153 A6 80 A WRSLA1 LDA 0,X+ STORE A SLICE AND EXECUTE
00325A 1155 B7 F429 A STA R1+8 TRANSFER INTO MEMORY
00326A 1158 BD 10DB A JSR BUS
00328A 115B 86 04 A LDA #S04 INC. SLICE CNTER = R5(5:2)
00329A 115D BB F425 A ADDA R5
00330A 1160 B7 F425 A STA R5
```



```
00335A 1166 39 RTS
```



## PROGRAMMING THE EF9345 IN 80 CHAR/ROW MODE

CHARACTER CODE (figures 20 and 21)
In 80 char/row mode, the screen is made of 25 or 21 rows of 80 characters.

Each character is displayed in a 6 pixels by 10 lines window, which is associated with a character code in a page memory.
For a page, one of two character code formats must be selected:

- Long codes (12 bits), which consist of a C byte and an attribute A nibble.
- Short codes ( 8 bits), which consist of only a C byte (see figure 20).
With short codes, the C byte selects one of the 128 internal alphanumeric characters ( $\mathrm{G}_{0}$ set), and characters are displayed without attributes.

Long code format provides an additional 1024 mosaic character set and four attributes: D (color select), N (negative), U (underline) and F (flash). For each character, the foreground/background colors and the insert attribute are selected by bits D and N from the values programmed in DOR and MAT registers.

## PAGE MEMORY

With long character code format, a page memory consists of three 1 Kbyte blocks. The same rules as in 40 char/row mode apply to page memory selection. The first (resp. second) block holds the C bytes of the characters in even (resp. odd) position on the rows. Every two consecutive characters have their A nibble concatened to make a byte stored in the third block.
Short character codes are similarly packed in two consecutive blocks which hold only C bytes.

## ACCESS TO CHARACTER CODE

KRL command performs long character code transfer between registers R1-R3 and the memory. R1 is used for C byte transfer and R3 for A nibble transfer. When loading a character code, the A nibble must be repeated in R3.
KRC command is similarly used for short character code access between R1 and the memory.

Both KRL and KRC commands use the Main Pointer (R6, R7) for memory addressing. With a page memory starting from block number $\mathrm{Z}(0: 3)$, R6 holds the Y row number and $\mathrm{Z3}-\mathrm{Z} 2$. As the character position on a row is given by $\mathrm{X}(0: 5)$ and ZO , it must be transcoded to obtain the R7 value with Z0-Z1 in the most significant bits (see figure 22).

## APPLICATION NOTE

Figure 20 : 80 Char/Row Character Code.


Figure 21 : Color Selection.


Figure 22 : Transcoding an Horizontal Screen Location into a R7 Pointer.


## PROGRAMMING THE EF9345 IN 80 CHAR/ROW MODE



```
PAGE OO2 EF80 .SA:0
```

00058
00059
00060
00061
00062
00063
00064
00065

| 00067A 1019 BD | 10D2 | A | JSR | BUSY |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 00068A 101C 86 | 4C | A | LDA | \#S4C | LOAD VALUE INTO R1 |
| 00069A 101E B7 | F421 | A | STA | R1 |  |
| 00070A 1021 86 | 82 | A | LDA | \# 582 | "IND" COMMAND TO LOAD MAT ( $r=2$ ) |
| 00071A 1023 B7 | F428 | A | STA | RO+8 | LOAD AND EXECUTE COMMAND. |

00073
00074
00075
00076
00077
00078
00079
00080
00081
00082
00083

| 00085A 1026 BD | 10D2 | A | JSR | BUSY |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 00086A 1029 86 | 7F | A | LDA | $\# S 7 F$ | LOAD VALUE INTO R1 |  |
| 00087A 102B B7 | F421 | A | STA | R1 |  |  |
| 00088A $102 E 86$ | 83 | A | LDA | $\# \$ 83$ | "IND" COMMAND TO LOAD PAT ( $r=3$ ) |  |
| 00089A | 1030 B7 | F428 | A | STA | RO+8 | LOAD AND EXECUTE COMMAND. |

00091
00092
00093
00094
00095
00096

| 00098A | 1033 BD | 10 D 2 | A | JSR | BuSY | LOAD VALUE INTO R1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00099A | 103686 | 8 F | A | LDA | \#\$8F |  |  |  |  |  |
| 00100A | 1038 B7 | F421 | A | STA | R1 |  |  |  |  |  |
| 00101A | 103886 | 84 | A | LDA | \#584 | "IND" | COMM | ND To | LOAD DOR | ( $r=4$ ) |
| 00102A | 103D B7 | F428 | A | STA | RO+8 |  |  | ECUTE | comm |  |

## APPLICATION NOTE




## APPLICATION NOTE

```
Page 005 EF8O .SA:O
```



```
00218 00219 * MPFILL : FILL THE 3-bLOCK Page MEMORY starting from block 0
0 0 2 2 0 ~ * ~ W I T H ~ T H E ~ S A M E ~ L O N G ~ C H A R A C T E R ~ C O D E ~
00221 * ENTRY : THE 1RST block IS FILLED WITH ACC. A CONTENTS
00222 * THE 2ND BLOCK WITH X REG. (MSB) CONTENTS
00223 * THE 3RD BLOCK WITH X REG. (LSB) CONTENTS.
00224 *
00226 10D8 A MPFILL EQU
```



```
00230A 10DE BF F422 A STX R2
OO232A 10E1 4F CLRA INIT MAIN POINTER TO THE BEGINNING
00233A 10E2 B7 F426 A STA R6 OF THE SERVICE ROW : R6 = R7 = 0.
00234A 10E5 B7 F427 A STA R7
00236A 10E8 86 05 A LDA #SO5 LOAD AND EXECUTE "CLF" COMMAND
00237A 10EA B7 F428 A STA RO+
```



```
00241A 10F2 26 FC 10FO BNE FILL30
O0243A 10F4 86 91 A LDA #S91 EXECUTE A "NOP" COMMAND
00244A 10F6 B7 F428 A STA RO+8 TO ABORT "CLF"
00246A 10F9 39 RTS
0 0 2 4 8 ~ E N D
```

TOTAL ERRORS 00000-00000
TOTAL WARNINGS $00000-00000$

COMMAND TABLE

| Type | Memo | Code |  |  |  | Parameter |  |  |  | Status |  |  |  | Arguments |  |  |  |  | Execution Time (1) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | AI |  |  | R17 |  | R2 | R3 | R4 R5 | 6 R7 | Write | Read |
| Ir direct | IND | 1 | 0 | 0 | 0 | RWV | - | r | - | 0 | 0 | 0 | 0 | D | - | - | - - | MP | 2 | 3.5 |
| 40 Characters - 24 Bits | KRF | 0 | 0 | 0 | 0 | RW | 0 | 0 | 1 | X | X | 0 | 0 | C | B | A | - - | MP | 4 | 7.5 |
| 40 Characters - 16 Bits | KRG | 0 | 0 | 0 | 0 | RWW | 0 | 1 | 1 | X | X | 0 | 0 | $A^{*}$ | B | W | - - | MP | 5.5 | 7.5 |
| 80 Characters - 8 Bits | KRC | 0 | 1 | 0 | 0 | RWW | 0 | 0 | 1 | X | X | 0 | 0 | C | - | - | - - | MP | 9 | 9.5 |
| 80 Characters - 12 Bits | KRL | 0 | 1 | 0 | 1 | RWW | 0 | 0 | 1 | X | X | 0 | 0 | C | - | A | - | MP | 12.5 | 11.5 |
| 40 Characters Variable | KRV | 0 | 0 | 1 | 0 | RWW | 0 | 0 | 1 | X | X | X | X | C | B | A | - XF | MP | (2) $3+3+$ j | $3.5+6 * j$ |
| Expansion | EXP | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | X | 0 | X | 0 | C | B | A | PW XF | MP | (3) < 247 | - |
| Compression | CMP | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | X | 0 | X | 0 | C | B | A | PW XF | MP | (3) < 402 | - |
| Expanded Characters | KRE | 0 | 0 | 0 | 1 | RW | 0 | 0 | 1 | X | X | 0 | 0 | C | B | A | PW | MP | 4 | 7.5 |
| Byte | OCT | 0 | 0 | 1 | 1 | RWW | p | 0 | 1 | X | X | X | 0 | D | - | - | AP | MP | 4 | 4.5 |
| Move Buffer | MVB | 1 | 1 | 0 | 1 | $s$ | 5 | $\overline{\mathrm{a}}$ | a | 0 | 0 | 0 | 0 | W | - | - | AP | MP | (2) $2+4 . n$ | - |
| Move Double Buffer | MVD | 1 | 1 | 1 | 0 | 5 | $\bar{s}$ | 高 | a | 0 | 0 | 0 | 0 | W | - | - | AP | MP | (2) $2+8 . n$ | - |
| Move Triple Buffer | MVT | 1 | 1 | 1 | 1 | 5 | 5 | $\overline{\text { a }}$ | a | 0 | 0 | 0 | 0 | W | - | - | AP | MP | (2) $2+12 . n$ | - |
| Clear Page (4) - 24 Bits | CLF | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | X | X | 0 | 0 | C | B | A | - - | MP | $<4700$ (1 K code) | - |
| Clear Page (4) - 16 Bits | CLG | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | X | X | 0 | 0 | $A^{+}$ | B | W | - - | MP | < 5800 (1 K code) | - |
| Vertical Sync Mask Set | VSM | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | - | - | - | - - | - | 1 | - |
| Vertical Sync Mask Reset | VRM | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | - | - | - | - | - | - | - | - | - | 1 | - |
| Ir crement Y | INY | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - | - | - | - - | Y - | TBD | - |
| No Operation | NOP | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | - | - | - | - | - | - | - | - | - | 1 | - |

p : Pointer Select
1 : Auxiliary Pointer
0 : Main Pointer.
s. $\overline{\mathbf{3}}$ : Source Destination

01: Source = MP; Destination =AP
$10:$ Source $=M P ;$ Destination $=A P$
10 Source $=A P ;$ Destination $=m P$
a.a : Stop Condition

01 : Stop at End of Butfer
10: No Stop
$r$ : Indirect Register Number

## Not Affected

Used as Working Register
Worklng Butfer
Set or Reset
$X$ File
Polnter Incrementation
Data
Main Pointer
Auxiliary Pointer.

1) Unit : 12 clock periocs ( $=1 \mu \mathrm{~s}$ ) without possible suspension
(2) $n$ : total number of words $\leq 40 ; 1=1$ tor long codes. $j=0$ for short codes.
(3) Worst case ( 20 long codes +20 short codes)
2) These commands repeat KRF or KRG with $Y$ incrementation when $X$ overlows. When the last position is reached in a row. $Y$ is incremented and the process starts again on the next row. These commands stop only with abort.

## POINTERS



## INDIRECT REGISTERS



40 CHAR VAR
40 CHAR SHORT 80 CHAR LONG

80 CHAR SHORT


| $\quad$ INSERT MODE | PAT $_{5}$ | PAT $_{4}$ |
| :--- | :---: | :---: |
| INLAY | 0 | 0 |
| BOXING | 0 | 1 |
| CHARACTER MARK | 1 | 0 |
| ACTIVE AREA MARK | 1 | 1 |



NOTA : PROGRAMMING BIT VALUE
$1=$ True
$0=$ False

## DOR in 40 char/row



## DOR in $\mathbf{8 0}$ char/row



40 Char/Row Fixed Long Codes


| Type and Set Code: B (4:7) |  |  |  | Number of Character Per Set | Set Name | Set Type | Cell Location |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | C (0:6) |  |  |  |
| 0 | 0 | 1 1 | 0 1 | 128 Standard Mosaïcs 32 Strokes | $\begin{aligned} & \mathbf{G}_{10} \\ & \mathbf{G}_{11} \end{aligned}$ | SEMI-GR. | $\begin{aligned} & \text { ON-CHIP } \\ & \text { ROM } \end{aligned}$ |
|  | 0 | 0 | U | 128 Alphanumerics | G0 | ALPHA |  |
|  | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{N} \\ & \mathrm{D} \\ & \mathrm{E} \\ & \mathrm{R} \end{aligned}$ | Accentued Lower Case Alpha | $\begin{aligned} & \text { G20 } \\ & \text { G21 } \\ & \text { G'0 } \end{aligned}$ |  |  |
| 1 | 0 | 1 | $\begin{aligned} & 1 \\ & 1 \\ & \mathrm{~N} \\ & \mathrm{E} \end{aligned}$ | 100 Alpha UDS |  |  | EXTERNAL MEMORY |
|  | 0 | $\begin{aligned} & \hline 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | 100 Semi-graphic UDS 100 Semi-graphic UDS | $\begin{aligned} & \mathrm{G}^{\prime} 10 \\ & \mathrm{G}^{\prime} 11 \\ & \hline \end{aligned}$ | SEMI-GR. |  |
|  | 1 | X | X | $8 \text { Sets of } 100$ <br> Quadrichrome Character | $\begin{aligned} & \text { Q0 } \\ & \text { to } \\ & \text { Q7 } \end{aligned}$ | QUADRICHROME |  |

Nota : Programming bit value

[^2]80 Char/Row Character Code


## COLOR SELECTION

| $\mathbf{D}$ | $\mathbf{N}$ | BACKGND <br> COLOR | FOREGND <br> COLOR | $\mathbf{i}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $\mathrm{C}_{\mathrm{M}}$ | $\mathrm{C}_{0}$ | i 0 |
| 0 | 1 | $\mathrm{C}_{0}$ | $\mathrm{C}_{\mathrm{M}}$ | $i 0$ |
| 1 | 0 | $\mathrm{C}_{\mathrm{M}}$ | $\mathrm{C}_{1}$ | i 1 |
| 1 | 1 | $\mathrm{C}_{1}$ | $\mathrm{C}_{\mathrm{M}}$ | i 1 |

( $\mathrm{C}_{0}, \mathrm{C}_{1}, \mathrm{iO}, \mathrm{i1}$ ) : defined in DOR
$\mathrm{C}_{\mathrm{M}}$ : margin color defined in MAT

## AUSTRALIA

NSW 2027 EDGECLIFF
Suite 211, Edgecliff centre 203-233, New South Head Road Tel. (61-2) 327.39.22
Telex: 071126911 TCAUS
Telefax: (61-2) 327.61.76

## BRAZIL

05413 SÃO PAULO
R. Henrique Schaumann 286-CJ33 Tel. (55-11) 883-5455 Telex: (39-11) 37988 "UMBR BR"

## CANADA

BRAMPTON, ONTARIO
341 Main St. North
Tel. (416) 455-0505
Telefax: 416-455-2606

## CHINA

## BEIJING

Beijing No. 5 Semiconductor Device Factory
14 Wu Lu Tong Road
Da Shang Mau Wai
Tel. (861) 2024378
Telex 222722 STM CH

## DENMARK

## 2730 HERLEV

Herlev Torv, 4
Tel. (45-2) 94.85.33
Telex: 35411
Telefax: (45-2) 948694

## FRANCE

94253 GENTILLY Cedex
7 - avenue Gallieni - BP. 93 Tel.: (33-1) 47.40.75.75 Telex: 632570 STMHQ Telefax: (33-1) 47.40.79.10

## 67000 STRASBOURG

20, Place des Halles
Tel. (33) 88.25.49.90
Telex: 870001F
Telefax: (33) 88.22.29.32

## HONG KONG

## WANCHAI

22nd Floor - Hopewell centre 183 Queen's Road East Tel. (852-5) 8615788 Telex: 60955 ESGIES HX Telefax: (852-5) 8656589

## INDIA

## NEW DELHI 110048

Liason Office
S114, Greater Kailash Part 2
Tel. (91) 6414537
Telex: 31-62000 SGSS IN

## ITALY

## 20090 ASSAGO (MI)

V.le Milanofiori - Strada 4 - Palazzo A/4/A

Tel. (39-2) 8244131 (10 linee)
Telex: 330131-330141 SGSAGR
Telefax: (39-2) 8250449

## 40033 CASALECCHIO DI RENO (BO)

Via R. Fucini, 12
Tel. (39-51) 591914
Telex: 226363
Telefax: (39-51) 591305

## 00161 ROMA

Via A. Torlonia, 15
Tel. (39-6) 8443341/2/3/4/5
Telex: 620653 SGSATE
Telefax: (39-6) 8444474

## JAPAN

TOKYO 141
Shinagawa-Ku, Nishi Gotanda
8-11-7, Collins Bidg 8
Tel. (81-3) 491-8611
Telefax: (81-3) 491-8735

## KOREA

SEOUL 121
8th floor Shinwon Building
823-14, Yuksam-Dong
Kang-Nam-Gu
Tel. (82-2) 552-0399
Telex: SGSKOR K29998
Telefax: (82-2) 552-1051

## NETHERLANDS

5612 AM EINDHOVEN
Dillenburgstraat 25
Tel.: (31-40) 550015
Telex: 51186
Telefax: (31-40) 528835

## SINGAPORE

## SINGAPORE 2056

28 Ang Mo Kio - Industrial Park 2
Tel. (65) 4821411
Telex: RS 55201 ESGIES
Telefax: (65) 4820240

## SPAIN

## BARCELONA

Calle Platon, $64^{\circ} / 5^{\text {a }}$
Tel. (34-3) 2022017-2020316
Telefax: (34-3) 2021461

## 28027 MADRID

Calle Albacete, 5
Tel. (34-1) 4051615
Telex: 46033 TCCEE
Telefax: (34-1) 4031134

## SWEDEN

## S-16421 KISTA

Borgarfjordsgatan, 13-Box 1094
Tel.: (46-8) 7939220
Telex: 12078 THSWS
Telefax: (46-8) 7504950

## SWITZERLAND

1218 GRAND-SACONNEX (GENĖVE)
Chemin François-Lehmann, 18/A
Tel. (41-22) 7986462
Telex: 415493 STM CH
Telefax: (41-22) 7984869

## TAIWAN

## KAOHSIUNG

7FL-2 No
5 Chung Chen 3rd Road
Tel. (886-7) 2011702
Telefax: (886-7) 2011703

## TAIPEI

6th Floor, Pacific Commercial Building
285 Chung Hsiao E. Road - SEC, 4
Tel. (886-2) 7728203
Telex: 10310 ESGIE TW
Telefax: (886-2) 7413837

## UNITED KINGDOM

## MARLOW, BUCKS

Planar House, Parkway
Globe Park
Tel.: (44-628) 890800
Telex: 847458
Telefax: (44-628) 890391

## U.S.A.

NORTH \& SOUTH AMERICAN MARKETING HEADQUARTERS
1000 East Bell Road
Phoenix, AZ 85022
(1)-(602) 867-6100

SALES \& REPS COVERAGE BY STATE
AL
Huntsville - (205) 533-5995
Huntsville (Rep) - (205) 881-9270

## AZ

Phoenix - (602) 867-6340

## CA

Fountain Valley (Rep) - (714) 545-3255
Irvine - (714) 250-0455
Los Angeles (Rep) - (213) 879-0770
San Diego (Rep) - (619) 693-1111
San Josè - (408) 452-8585
Santa Clara (Rep) - (408) 727-3406
CO
Boulder (303) 449-9000
Wheat Ridge (Rep) - (303) 422-8957
FL
Altamonte Springs (Rep) - (305) 682-4800
Deerfield Beach (Rep) - (305) 426-4601
St. Petersburg (Rep) - (813) 823-6221

## GA

Tucker (Rep) - (404) 938-4358
IL
Schaumburg - (312) 517-1890
IN
Fort Wayne (Rep) - (219) 436-3023
Greenwood (Rep) - (317) 881-0110
Kokomo - (317) 459-4700
IA
Cedar Rapids (Rep) - (319) 362-2526
MD
Glen Burnie (Rep) - (301) 761-6000

## MA

Waltham - (617) 890-6688

## MI

Southfield - (313) 358-4250
Southfield (Rep) - (313) 358-4151

## MN

Bloomington (Rep) - (612) 884-6515

## MO

Florissant (Rep) - (314) 839-0033
Kansas City (Rep) - (816) 436-6445

## NC

Charlotte (Rep) - (704) 563-5554
Morrisville (Rep) - (919) 469-9997
Raleigh - (919) 832-7775

## NJ

Voorhees - (609) 772-6222

## NY

Binghamton (Rep) - (607) 772-0651
E. Rochester (Rep) - (716) 381-8500

Jericho (Rep) - (516) 935-3200
Pittsford (Rep) - (716) 381-3186
Poughkeepsie - (914) 454-8813
Skaneateles (Rep) - (315) 685-5703

## OH

Chagrin Falls (Rep) - (216) 247-6655
Dayton (Rep) - (513) 866-6699

## OR

Beaverton (Rep) - (503) 627-0838
Tigard - (503) 620-5517

## PA

Butler (Rep) - (412) 285-1313
Horsham (Rep) - (215) 441-4300

## TN

Jefferson City (Rep) - (615) 475-9012

## TX

Austin - (512) 339-4191
Carrollton - (214) 466-8844
UT
Salt Lake City (Rep) - (801) 269-0419

## WA

Bellevue (Rep) - (206) 451-3500
Seattle - (206) 524-6421

## CANADA

Burnaby (Rep) - (604) 421-9111
Mississauga (Rep) - (416) 673-0011
Nepean (Rep) - (613) 825-0545
Quebec (Rep) - (514) 337-5022
Winnipeg (Rep) - (204) 783-4387

## COLUMBIA

Bogota (Rep) - (011) 57-1-257-8824

## MEXICO

Mexico City (Rep) - (905) 577-1883

## PUERTO RICO

Rio Piedras (Rep) - (809) 790-4090

## URUGUARY

Montevideo (Rep) - (011) 598-2-594-888

FOR RF AND MICROWAVE
POWER TRANSISTORS CONTACT
THE FOLLOWING REGIONAL
OFFICES IN THE U.S.A.
CA
Hawthorne - (213) 675-0742
NJ
Totowa - (201) 890-0884
PA
Montgomeryville - (215) 362-8500
TX
Carrollton - (214) 466-8844

## WEST GERMANY

6000 FRANKFURT 71
Rennbahnstrasse 72-74
Tel. (49-69) 6708191
Telex: 176997689
Telefax: (49-69) 674377
Teletex: 6997689 =csfbef

## D-8011 GRASBRUNN BEI MÜNCHEN

Bretonischer Ring 4
P.B. 1122

Tel.: (49-89) 460060
Telex: 528211
Telefax: (49-89) 4605454
Teletex: $897107=$ STDISTR

## 3000 HANNOVER 1

Eckenerstrasse 5
Tel. (49-511) 634191
Telex 175118418
Teletex: 5118418 csfbeh
Telefax: (49-511) 633552

## 8500 NÜRNBERG 20

Erlenstegenstrasse, 72
Tel.: (49-911) 597032
Telex: 626243
Telefax: (49-911) 5980701

## 5200 SIEGBURG

Frankfurter Str. 22a
Tel. (49-2241) 660 84-86
Telex: 889510
Telefax: (49-2241) 67584

## 7000 STUTTGART 1

Oberer Kirchhaldenweg 135
Tel. (49-711) 692041
Telex: 721718
Telefax: (49-711) 691408

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1989 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - China - France - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - United Kingdom - U.S.A. - West Germany



[^0]:    E88 EF9345-05

[^1]:    Reserved: These addresses are reserved for future versions of the circuit. In read mode, output buffers D0-D7 force a high state on the data bus.

[^2]:    1 = True
    $0=$ False.

