
GILICON GENERAL LINEAR INTEGRATED CIRCUITS

VOLTAGE REGULATORS OPERATIONAL AMPLIFIERS INTERFACE CIRCUITS TRANSISTOR ARRAYS OTHER CIRCUITS



PRODUCT CATALOG 1973

INTRODUCTION

Silicon General is the only semiconductor manufacturer committed totally to one discipline — linear IC's. Our entire organization is dedicated to this one area of specialization and has been since inception in 1969. During this time we have assembled one of the industry's broadest product lines. Most industry-standard linears are available from stock through our worldwide distributor network, and we have achieved an excellent reputation as an alternate source for all types of industrial, military and Hi-Rel requirements.

Silicon General has also made significant innovative contributions, particularly in the design of new proprietary voltage regulating and power control devices. The SG1524/2524/3524 Regulating Pulse Width Modulator has rapidly captured the attention of power supply designers who have utilized this device to achieve much greater efficiency and lower costs in switching supplies. Silicon General will soon introduce other new, highly advanced and original power control devices and we will continue to provide an alternate source for significant new linear devices.

This new catalog provides all the essential information you need to specify Silicon General devices. Please note that these devices are available in chip form and in a wide range of standard packages. All devices are manufactured to the strict requirements of MIL-STD-883, Level B and a complete range of screening and testing capabilities to higher levels is available.

For additional information, please contact our local representative or distributor in your area, or one of our factory applications engineers will be glad to assist you.

PRODUCT SELECTOR GUIDE

REGULATORS

REGULAIORS	
Positive Adjustable Pa 100/200/300 105/205/305/305/305/305/305/305/305/305/305/3	age No. 10 10 13 19 27
Negative Adjustable 104/204/304 1511/3511	11 22
Dual Tracking 1501A/2501A/3501A 1568/1468 4194/4194C 4501	20 31 32 20
Dual Tracking Adjustable 1502/2502/3502	21
Positive Fixed Voltage 109/209/309 123/223/323 7805/7805C (140/340-05) 7805/7806C (140/340-06) 7808/7808C (140/340-12) 7815/7815C (140/340-12) 7815/7815C (140/340-13) 7815/7815C (140/340-24) 7805A/7805AC 7805A/7805AC 7806A/7806AC 7808A/7808AC 7815A/7815AC 7815A/7815AC 7815A/7815AC 7815A/7815AC 7815A/7815AC 7815A/7815AC 7815A/7815AC 7815A/7815AC 7815A/7815AC	12 18 33 33 33 33 33 33 33 33 33 33 36 36 36
120/220/320-05 120/220/320-52 120/220/320-08 120/220/320-12 120/220/320-15 7905/7905C 7905/7905C 7905/7905C 7912/7915C Regulating Pulse Width Modulators 1524/2524/3524	15 15 15 15 39 39 39 39 39 39
OPERATIONAL Amplifiers	
General Purpose, Compensated 107/207/307 741/741C 1760 1217/3217	45 45 53 45
General Purpose, Pa Uncompensated 101/201 101A/201A/301A 748/748C 777/777C 1660	ige No. 43 43 50 50 53

194

High Voltage, Compensated	Page No.
1536/1436/1436C	52
Dual Compensated 747/747C	49
1558/1458	49 49
High Performance	
1556/1456/1456C	52
108/208/308	46
108A/208A/308A 1118/2118/3118	46 46
1118A/2118A/3118A	46
Micropower/Programm	
1250/2250/3250	51
4250/4250C	51
Voltage Followers 102/202/302	44
110/210/310	44
High Slew Rate	
741S/741SC Quad	48
124/224/324	47
INTERFACE CI	RCUITS
Sense Amplifiers	Page No.
5520*/7520 5521*/7521	64 64
5522*/7522	64 64
5523*/7523	64
5524*/7524	64
5525*/7525	64 64
5527*/7527 5528*/7528	64 64
5529*/7529	64
5534*/7534	64
5535*/7535 5538*/7538	64 64
5539*/7539	64 64
Line Driver	
1488	58
Line Receivers 1489/1489A	59
55154/75154	66
Bus Transceivers	
55138/75138	65
Comparators	<u>.</u>
111/211/311 710/710C	55 57
711/711C	57
Quad Comparators	
139/239/339	56
139A/239A/339A	56
3302 Dual Perinheral Driver	56
Dual Peripheral Drivers 55450B/75450B	67
55451B/75451B	
55452B/75452B	
55453B/75453B 55454B/75454B	
55460/75460	67
55461/75461	
55462/75462	
55463/75463 55464/75464	
UUTUT/ / UTUT	

	Memory Drivers 55325/75325	Page No.
	High Current	
	Output Drivers 1627/3627	60
	Switch Drivers 1629/3629	62
	TRANSISTOR ARR	AYS
	Transistor Arrays	
	2001/2002/2003	69
	3018/3018A 3045/3046/3146	70 70
	3081/3082	70
	3083/3183/3183A	72
	3086	70
	3821/3822/3823 3851/3852/3853	70 73
	3851/3852/3853	73
	OTHER CIRCUIT	rs
	Wideband Amplifiers	Page No.
1	733/733C	77
1	1401/2401/3401 1402/2402/3402	78 79
1	3001	82
	Multipliers	
	1595/1495	80
	Modulators	
	1596/1496	81
	Zero Voltage Switches	
T.	3058/3059/3079	83
	Timers 555/555C	75
1	556/556C	76
		DTES
	Applications Notes	Page No.
1	SG117 Voltage Regualtor	14
	SG1401 Video Amplifier	, 85
	SG1402 Wideband Amplifie Multiplier	r/ 87
	SG1501A Dual Tracking	0/
	Regulator	91
	SG1524 Regulating Pulse	p = 1 with $r = 1$
	Width Modulator	95
	OTHER INFORMAT	TION
d si	Other Information	
32	Ordering Information Product Quality Assurance	3
	Cross Reference Guide	4
	Package Outlines	110
	Package Cross	
1	Reference Guide Distributors	112 113
	Representatives	113
	*Contact factory for data.	
1		
	Data subject to change with	out notice
	tice.	

New Prod

SG1543/2543/3543. Power Supply Output Supervisory Circuit. Refer to page 116. SG1503/2503/3503. Precision 2.5 Volt. Refer to page 119.

ORDERING INFORMATION

Inquiries may be directed to the nearest distributor, representative or the factory. Headquarters' offices are located at 11651 Monarch Street, Garden Grove, California 92641. Telephone: (714) 892-5531, TWX: 910-596-1804. Telex. 69-2411.

MIL-STD-883 Program — Parts tested and processed to 883 Level A, B or C are marked with the appropriate level immediately after the part no., i.e., SG101AT/883A, SG101AT/883B, SG101AT/ 883C.

Integrated Circuit Marking and Product Code Explanation --Where Silicon General is second-sourcing an existing device, the company will use the number assigned by the company which introduced the circuit, adding only an SG prefix.

Part number may include suffix letter "A" indicating an improved electrical specification (SG101AT). Suffix letter "C" indicates Commercial temperature range (SG741CT).

Federal Supply Code Number – Silicon General's Federal Manufacturer's Supply Code Number is 34333.




TABLE A

Package Description	Silicon General Package Designation [*]	MIL-M-38510 Package Designation	Package Description	Silicon General Package Designation	MIL-M-38510 Package Designation	
2 Pin Metal Can TO-3	к	Y	16 Pin 1/4" x 7/8" Plastic Dip	N	·	
2 Pin Metal Can TO-66	R	· · ·	8 Pin 1/4" x 3/8" Ceramic Minidip	Y	_	
3 Pin Metal Can TO-5 or TO-39	Т	X	14 Pin 1/4" x 3/4" Ceramic Dip	J	С	
3 Pin 3/8" x 3/8" Plastic TO-220	Р	<u> </u>	16 Pin 1/4" x 7/8" Ceramic Dip	J	E	
8 Pin Metal Can TO-99	Т	G	14 Pin 1/4" x 3/4" Metal/Glass Dip	D	С	
9 Pin Metal Can TO-66	R	-	16 Pin 1/4" x 3/4" Metal/Glass Dip	D	E	
10 Pin Metal Can TO-100 & TO-96	Т	1.5	10 Pin 1/4" x 1/4" Metal Flat Pack	F	н	
12 Pin Metal Can TO-101	Т	-	14 Pin 1/4" x 1/4" Metal Flat Pack	F	A	
8 Pin 1/4" x 3/8" Plastic Minidip	M	- 11 - 11	16 Pin 1/4" x 3/8" Metal Flat Pack	F	F	
14 Pin 1/4" x 3/4" Plastic Dip	N	· ·			·····	

*See page 113 for details of package outlines.

CROSS REFERENCE

Package Package	Text Nations	as institution	L Million	NOIOIO	RU	Raving	Signet	ies
3, 8, 10 Pin Metal Can	т	н	Ð	L	G	Т	т	Ţ
8 Pin Plastic DIL	м	N	т	Ρ	PI	E	N	v
14, 16 Pin Plastic DIL	N	N	Р	N	Ρ	E	CH DB	N
14, 16 Pin Ceramic DIL	J	J	D	J	L	F	DC DD	F
3 Pin TO-3 Power	к	к	к	1	к		LK	DA
8 Pin Ceramic DIL	Y	-	-	1	υ	-	-	
3 Pin TO-220 Plastic	Р	т	υ	к	Т	-	Y	-
3, 9 Pin TO-66 Power	R		J	5	R	_	тк	DF

PACKAGE

RAYTHEON

Raytheon	SG Direct Replacement	Raytheon	SG Direct Replacement	Raytheon	SG Direct Replacement	Raytheon	SG Direct Replacement
RM101D	SG101D	RC105T	SG305T	RC723D	SG723CD	RC1458T	SG1458T
RM101Q	SG101F	RC105AT	SG305AT	RM723T	SG723⊤	RC1488D	SG1488J
RM101T	SG101T	RC107D	\$G307D	RC723T	SG723CT	RC1489D	SG1489J
RM101AD	SG101AD	RC107Q	SG307F	RC723DP	SG723CN	RC1489AJ	SG1489AJ
RM101AQ	SG101AF	RC107DN	SG307M	RM733D	SG733D	RC1556T	SG1456AT
RM101AT	SG101AT	RC107DP	SG307N	RC733D	SG733CD	RC1556T	SG1456T
RM105Q	SG105F	RC107T	SG307T	RM733T	SG733T	RM1556AT	SG1556AT
RM105T	SG105T	RC108D	SG308D	RC733T	SG733CT	RM1556T	SG1556T
RM107D	SG107D	RC108Q	SG308F	RC733DP	SG733CN	RC1558T	SG1558T
RM107Q	SG107F	RC108T	SG308T	RM741D	SG741D	RM4194L	SG4194J
RM107T	SG107T	RC108AD	SG308AD	RC741D	SG741CD	RC4194L	SG4194CJ
RM108D	SG108D	RC108AT	SG308AT	RM741Q	SG741F	RM4194TK	SG4194R
RM108Q	SG108F	RC109H	SG309T	RC741Q	SG741CF	RC4194TK	SG4194CR
RM108T	SG108T	RC109L	SG309K	RM741T	SG741T	RC7520M	SG7520J
RM108AD	SG108AD	RM555T	SG555T	RC741T	SG741CT	RC7520MP	SG7520N
RM108AQ	SG108AF	RC555T	SG555CT	RC741DN	SG741CM	RC7521M	SG7521J
RM108AT	SG108AT	RC555N	SG555CM	RC741DP	SG741CN	RC7521MP	SG7521N
RM109H	SG109T	RM710T	SG710T	RM747D	SG747D	RC7522M	SG7522J
RM109L	SG109K	RM710AT	SG710AT	BM747T	SG747T	RC7522MP	SG7522N
RM101T	SG301T	RC710T	SG710CT	RC747DF	SG747CD	RC7523M	SG7523J
RC101AD	SG301AD	RC710DP	SG710CN	RC747T	SG747CT	RC7523MP	SG7523N
BC101AQ	SG301AF	BM711T	SG711T	BM748T	SG748T	RC7524M	SG7524J
RC101DN	SG301AM	RC711T	SG711CT	RC748T	SG748CT	RC7524MP	SG7524N
RC101DP	SG301AN	RC711DP	SG711CN	RC748DP	SG748N	RC7525M	SG7525J
RC101AT	SG301AT	RM723D	SG723D	RC1458N	SG1458M	RC7525MP	SG7525N
RC105DP	SG305N						

FAIRCHILD

Fairchild	SG Direct Replacement	Fairchild	SG Direct Replacement	Fairchild	SG Direct Replacement
710F	SG710F	747DC	SG747CD	7815HM	SG7815T
710H	SG710T	747AHM	SG747AT	7815HC	SG7815CT
710HC	SG710CT	747ADM	SG747AJ	7815KM	SG7815K
710D	SG710D	747EHC	SG747ET	7815KC	SG7815CK
710DC	SG710CD	747EDC	SG747EJ	7818HM	SG7818T
711F	SG711F	748F	SG748F	7818HC	SG7818CT
711H	SG711T	748H	SG748T	7818KM	SG7818K
711D	SG711D	748HC	SG748CT	7818KC	SG7818CK
711DC	SG711CD	748D	SG748D	7824HM	SG7824T
723H	SG723T	748DC	SG748CD	7824HC	SG7824CT
723HC	SG723CT	776H	SG1250T*	7824KM	SG7824K
723D	SG723D	776HC	SG3250T*	7824KC	SG7824CK
723DC	SG723CD	777H	SG777T	9665D	SG2001J
733F	SG733F	777HC	SG777CT	9666D	SG2002J
733H	SG733T	777CT	SG777CM	9667D	SG2003J
733HC	SG733CT	7805HM	SG7805T	78M05HM	SG7805T*
733D	SG733D	7805HC	SG7805CT	78M06HM	SG7806T*
733DC	SG733CD	7805KM	SG7805K	78M08HM	SG7808T*
741F	SG741F	7805KC	SG7805CK	78M12HM	SG7812T*
741H	SG741T	7806HM	SG7806T	78M15HM	SG7815T*
741HC	SG741CT	7806HC	SG7806CT	78M24HM	SG7824T*
741D	SG741D	7806KM	SG7806K	78M05HC	SG7805CT*
741DC	SG741CD	7806KC	SG7806CK	78M06HC	SG7806CT*
741CT	SG741CM	7808HM	SG7808T	78M08HC	SG7808CT*
741 AHM	SG741AT	7808HC	SG7808CT	78M12HC	SG7812CT*
741ADM	SG741AJ	7808KM	SG7808K	78M15HC	SG7815CT*
741EHC	SG741ET	7808KC	SG7808CK	78M24HC	SG7824CT*
741 EDC	SG741EJ	7812HM	SG7812T	75450AN	SG75450BN
747H	SG747T	7812HC	SG7812CT	75450AJ	SG75450BJ
747HC	SG747CT	7812KM	SG7812K	75460AJ	SG75460J
747D	SG747D	7812KC	SG7812CK	75460AN	SG75460N

MOTOROLA

Motorola	SG Direct Replacement	Motorola	SG Direct Replacement	Motorola	SG Direct Replacement
MC1436G	SG1436T	MC1711CF	SG711CF	MC7806CG	SG7806CT
MC1436CG	SG1436CT	MC1711CG	SG711CT	MC7806K	SG7806K
MC1455CG	SG555CT	MC1711CL	SG711CD	MC7806CK	SG7806CK
MC1455CP 1	SG555CM	MC1711F	DG711F	MC7808G	SG7808T
MC1456CG	SG1456CT	MC1711G	SG711T	MC7808CG	SG7808CT
MC1456G	SG1456T	MC1711L	SG711D	MC7808K	SG7808K
MC1458P 1	SG1458M	MC1723CG	SG723CT	MC7808CK	SG7808CK
MC1458G	SG1458T	MC1723G	\$G723T	MC7812G	SG7812T
MC1468G	SG1468T	MC1723CL	SG723CD	MC7812CG	SG7812CT
MC1468L	SG1468J	MC1723L	SG723D	MC7812K	SG7812K
MC1468P	SG1468N	MC1741CF	SG741CF	MC7812CK	SG7812CK
MC1488L	SG1488J	MC1741CG	SG741CT	MC7815G	SG7815T
MC1489L	SG1489J	MC1741CL	SG741CD	MC7815CG	SG7815CT
MC1489AL	SG1489AJ	MC1741CP-1	SG741CM	MC7815K	SG7815K
MC1495L	SG1495D	MC1741CP-2	SG741CN	MC7815CK	SG7815CK
MC1496G	SG1496T	MC1741F	SG741F	MC7818G	SG7818T
MC1536G	SG1536T	MC1741G	SG741T	MC7818CG	SG7818CT
MC1555G	SG555T	MC1741L	SG741D	MC7818K	SG7818K
MC1556G	SG1556T	MC1741SG	SG741ST	MC7818CK	SG7818CK
MC1558G	SG1558T	MC1741SCG	SG741SCT	MC7824G	SG7824T
MC1568G	SG1568T	MC1741SCP-1	DG741SCM	MC7824CG	SG7824CT
MC1568L	SG1568J	MC1748G	SG748T	MC7824K	SG7824K
MC1595L	SG1595D	MC1748CG	SG748CT	MC7824CK	SG7824CK
MC1596G	SG1596T	MC3302P-I	SG3302N	MC7905CK	SG320K-05
MC1710CF	SG710CF	MC3302L	SG3302L	MC7912CK	SG320K-12
MC1710CG	SG710CT	MC7805G	SG7805T	MC7915CK	SG320K-15
MC1710CL	SG710CD	MC7805CG	SG7805CT	MC7952CK	SG320K-5.2
MC1710F	SG710F	MC7805K	SG7805K	MC75450P	SG75450BN
MC1710G	SG710T	MC7805CK	SG7805CK	MC75450L	SG75450BJ
MC1710L	SG710D	MC7806G	SG7806T	and the first	

*Similar, not identical



NATIONAL

National	SG Direct Replacement	National	SG Direct Replacement	National	SG Direct Replacement	National	SG Direct Replacement
LM100H	SG100T	LM140K-18	SG140K-18	LM309H	SG309T	LM723CH	SG723CT
LM101D	SG101D	LM140H-24	SG140T-24	LM309K	SG309K	LM723CN	SG723CN
LM101F	SG101F	LM140K-24	SG140K-24	LM310H	SG310T	LM741F	SG741F
LM101H	SG101T	LM200H	SG200T	LM311H	SG311T	LM741H	SG741T
LM101AD	SG101AD	LM201H	SG201T	LM312H	SG3118AT	LM741CH	SG741CT
LM101AF	SG101AF	LM201AH	SG201AT	LM317T	SG317T	LM741CN	SG741CM
LM101AH	SG101AT	LM202H	SG202T	LM317K	SG317K	LM741AD	SG741AJ
LM102H	SG102T	LM204H	SG204T	LM320H-05	SG320T-05	LM741AH	SG741AT
LM104H	SG104T	LM205H	SG205T	LM320K-05	SG320K-05	LM747D	SG747D
LM105F	SG105F	LM207H	SG207T	LM320H-5.2	SG320T-5.2	LM747CD	SG747CD
LM105H	SG105T	LM208H	SG208T	LM320K-5.2	SG320K-5.2	LM747F	SG747F
LM107D	SG107D	LM209H	SG209T	LM320H-12	SG320T-12	LM747H	SG747T
LM107F	SG107F	LM210H	SG210T	LM320K-12	SG320K-12	LM747CH	SG747CT
LM107H	SG107T	LM211H	SG211T	LM320H-15	SG320T-15	LM747CN	SG747CN
LM108D	SG108D	LM212H	SG2118AT	LM320K-15	SG320K-15	LM747AD	SG747AJ
LM108F	SG108F	LM217T	SG217T	LM323K	SG320K-15	LM747AH	SG747AJ
LM108H	SG108T	LM217K	SG217K	LM324D	DG324J	LM748H	SG747AT
LM108AD	SG108AD	LM220H-05	SG220T-05	LM324D	SG3245	LM748H	SG7481
LM108AF	SG108AF	LM220K-05	SG220K-05	LM339D	SG324N SG339J	LM748CH	SG748CI SG748CM
LM108AH	SG108AT	LM220H-5.2	SG220K-05	LM339D	SG339J SG339AJ	LM148CN	
LM109H	SG109T	LM220K-5.2	SG2201-5.2	LM339AD	SG339AJ SG339N		SG1458M
LM109K	SG1091	LM220K-5.2	SG220K-5.2			LM1458H	SG1458T
LM110H	SG110T	LM220H-12	SG2201-12	LM339AN LM340H-05	SG339AN	LM1496N	SG1496N
LM111H	SG111T	LM220K-12	SG220K-12		SG340T-05	LM1496H	SG1496T
LM112H	SG1118AT	LM220H-15	SG2201-15 SG220K-15	LM340K-05	SG340K-05	LM1558H	SG1558T
LM112H	SG117T	LM220K-15	SG220K-15	LM340H-06	SG340T-06	LM1596H	SG1596T
LM117K	SG117K			LM340K-06	SG340K-06	LM3302D	SG3302J
LM1120H-05	SG120T-05	LM224D	SG224J	LM340H-08	SG340T-08	LM3302N	SG3302N
LM120H-05			SG239J	LM340K-08	SG340K-08	LM4250H	SG4250T
	SG120K-05	LM239AD	SG239AJ	LM340H-12	SG340T-12	LM4250CH	SG4250CT
LM120H-5.2	SG120T-5.2	LM239N	SG239N	LM340K-12	SG340K-12	LM4250CN	SG4250CM
LM120K~5.2	SG120K-5.2	LM239AN	SG239AN	LM340H-15	LM340T-15	LM7520D	SG7520J
LM120H-12	SG120T-12	LM300H	SG300T	LM340K-15	LM340K-15	LM7520N	SG7520N
LM120K-12	SG120K-12	LM301AH	SG301AT	LM340H-18	LM340T-18	LM7521D	SG7521J
LM120H-15	SG120T-15	LM301AD	SG301AD	LM340K-18	LM340K-18	LM7521N	SG7521N
LM120K-15	SG120K-15	LM301AF	SG301AF	LM340H-24	LM340T-24	LM7522D	SG7522J
LM123K	SG123K	LM301AN	S-3301 AM	LM340K-24	LM340K-24	LM7522N	SG7522N
LM124D	SG124J	LM302H	SG302T	LM367N	SG305M	LM7523D	SG7523J
LM139D	SG139J	LM304H	SG304T	LM555H	SG555T	LM7523N	SG7523N
LM139AD	SG139AJ	LM305H	SG305T	LM555C	SG555CT	LM7524D	SG7524J
LM140H-05	SG140T-05	LM305AH	SG305AT	LM555N	SG555CM	LM7524N	SG7524N
LM140K-05	SG140K-05	LM307D	SG307D	LM710H	SG710T	LM7525D	SG7525J
LM140H-06	SG140T-06	LM307F	SG307F	LM710AH	SG710AT	LM7525N	SG7525N
LM140K-06	SG140K-06	LM307H	SG307T	LM710CH	SG710CT	LM7528D	SG7528J
LM140H-08	SG140T-08	LM307N	SG308M	LM710CN	SG710CN	LM7528N	SG7528N
LM140K-08	SG140K-08	LM308D	SG308D	LM711H	SG711T	LM7529D	SG7529J
LM140H-12	SG140T-12	LM308F	SG308F	LM711CH	SG711CT	LM7529N	SG7529N
LM140K~12	SG140K-12	LM308H	SG308T	LM711CN	SG711CN	LM75450N	SG75450BM
LM140H-15	SG140T-15	LM308AD	SG308AD	LM723D	SG723D		
LM140K-15	SG140K-15	LM308AF	SG308AF	LM723CD	SG723CD		
LM140H-18	SG140T-18	LM308AH	SG308AT	LM723H	SG723T		

SIGNETICS

Signetics	SG Direct Replacement								
LM1001AF	SG101AD	#A711CA	SG711CN						
LM101AK	SG101AT	#A711CK	SG711CT						
LM101F	SG101D	UA723L	SG723T						
LM101Q	SG101F	#A723CL	SG723CT						
LM101K	SG101T	#A723CA	SG723CN						
LM107K	SG107T	#A733K	SG733T						
LM109DB	SG109T	µA7331	SG733J						
LM109DA,	SG109K	44733CA	SG733CN						
LM201AF	SG201AD	#A733CK	SG733CT						
LM201AK	SG201AT	#A733CI	SG733CJ						
LM201DF	SG201D	μA741T	SG741IT						
LM201K	SG201T	#A741CA	SG741CN						
LM201AN-14	SG201AN	μA741CT	SG741CT						
LM201 Y	SG201M	µA741CV	SG741CM						
LM201Q	SG201F	μΑ747Τ	SG747T						
LM207K	SG207T	μA747CA	SG747CN						
LM207Y	SG207M	μА747СК	SG747CT						
LM209DB	SG209⊤	μΑ748Τ	SG748T						
LM209KDA	SG209K	μA748CA	SG748CN						
LM301AF	SG301AD	μА748СТ	SG748CT						
LM301AH	SG301AT	μA748C∨	SG748CM						
LM301AN-14	SG301AN	S5556K	SG1556T						
LM301AN	SG301AM	N5556K	SG1456T						
LM307K	SG307T	N5556V	SG1456M						
LM307A	SG307M	S558K	SG1558T						
LM309DB	SG309T	N5558K	SG1458T						
LM309K	SG309K	N5558V	SG1458M						
SE555K	SG555CT	S5596K	SG1596T						
NE555F	SG555CT	N5596A	SG1496N						
NE555Y	SG555CM	N5596K	SG1496T						
SE556K	SG556T	SN7520A	SG7520N						
NE556K	SG556CT	SN7521 A	SG7521N						
μA710Q	SG710F	SN7522A	SG7522N						
μΑ710Κ	SG710T	SN7523A	SG7523N						
#A710CA	SG710CN	SN7524A	SG7524N						
#A710CK	SG710CT	SN7525A	SG7525N						
μA711Q	SG711F	SN75450A	SG75450BN						
μA711H	SG711T	1	1						

RCA

RCA	SG Direct Replacement		
CA3001	SG3001	CA3083E	SG3083N
CA3018T	SG3018T	CA3083F	SG3083J
CA3018AT	SG3018AT	CA3086E	SG3086N
CA3026T	SG3822T	CA3086F	SG3086J
CA3045F	SG3821J	CA3146E	SG3146N
CA3046E	SG3821N	CA3183E	SG3183N
CA3054E	SG3822N	CA3183AE	SG3183AN
CA3055T	SG300T	CA3741T	SG3741T
CA3058F	SG3058J	CA3741CT	SG741CT
CA3059F/E	SG3059J/N	CA3747CT	SG747CT
CA3079E	SG3079N	CA3747E	SG747N
CA3081E	SG3081 N	CA3747T	SG747T
CA3081F	SG3081J	CA3748CT	SG748CT
CA3082E	SG3082N	CA3748T	SG748T
CA3082F	SG3082J		

TEXAS INSTRUMENTS

Texas Instruments	SG Direct Replacement										
ULN2001J	SG2001J	SN52108L	SG108T	SN55450BJ	SG55450BJ	SN72308J	SG308D	SN7520J	SG7520J	SN75138J	SG75138J
ULN2002J	SG2002J	SN52108AF	SG108AF	SN55451J	SG55451J	SN72308L	SG308T	SN7520N	SG7520N	SN75138N	SG75138N
ULN2003J	SG2003J	SN52108AJ	SG108AD	SN55452J	SG55452J	SN72308AZ	SG308AF	SN7521J	SG7521J	SG75154J	SG75154J
SN5520J	SG5520J	SN52108AL	SG108AT	SN55453J	SG55453J	SN72308J	SG308D	SN7521N	SG7521N	SG75325J	SG75325J
SN5521J	SG5521J	SN52555L	SG555T	SN55454J	SG55454J	SN72308L	SG308T	SN7522J	SG7522J	SN75325N	SG75325N
SN5522J	SG5522J	SN52710J	SG710D	SN55460J	SG55460J	SN72555L	SG555CT	SN7522N	SG7522N	SN75450BN	SG75450BN
SN5523J	SG5523J	SN52710L	SG710T	SN55461J	SG55461J	SN72555P	SG555CM	SN7523J	SG7523J	SN75450BJ	SG75450BJ
SN5524J	SG5524J	SN52710S	SG710F	SN55462J	SG55462J	SN72710J	SG710CD	SG7523N	SG7523N	SN75451J	SG75451J
SN5525J	SG5525J	SN52711J	SG711D	SN55463J	SG55463J	SN72710L	SG710CT	SN7524J	SG7524J	SN75452J	SG75452J
SN5526J	SG5526J	SN52711L	SG711T	SN55464J	SG55464J	SN72711J	SG711CD	SN7524N	SG7524N	SN75453J	SG75453J
SN5527J	SG5527J	SN52711Z	SG711F	SN55471J	SG55471J	SN72711L	SG711CT	SN7525J	SG7525J	SN75454J	SG75454J
SN5528J	SG5528J	SN52733L	SG733T	SN55472J	SG55472J	SN72733L	SG733CT	SN7525N	SG7525N	SN75460N	SG75460N
SN5529J	SG5529J	SN52733N	SG733N	SN55473J	SG55473J	SN72733N	SG733CD	SN7528J	SG7528J	SN75460J	SG75460J
SN5534J	SG5534J	SN52741F	SG741F	SN55474J	SG55474J	SN72741Z	SG741CF	SN7528N	SG7528N	SN75461J	SG75461J
SN5535J	SG5535J	SN52741J	SG741D	SN72301J	SG101D	SN72741J	SG741CD	SN7529J	SG7529J	SN75462J	SG75462J
SN5536J	SG5536J	SN52741L	SG741T	SN72301L	SG201T	SN72741L	SG741CT	SN7529N	SG7529N	SN75463J	SG75463J
SN5537J	SG5537J	SN52747J	SG747D	SN72301Z	SG201F	SN72741P	SG741CM	SN7534J	SG7534J	SN75464J	SG75464J
SN5538J	SG5538J	SN52747L	SG747T	SN72301AJ	SG301 AD	SN72741N	SG741CN	SN7534N	SG7534N	SN75471J	SG75471J
SN5539J	SG5539J	SN52748F	SG748F	SN72301AL	SG301AT	SN72747J	SG747CD	SN7535J	SG7535J	SN75472J	SG75472J
SN52107J	SG107D	SN52748J	SG748D	SN72301 AZ	SG301AF	SN72747L	SG747CT	SN7535N	SG7535N	SN75473J	SG75473J
SN52107L	SG107T	SN52748L	SG748T	SN72307J	SG307D	SN72747M	SG747CN	SN7538J	SG7538J	SN75474J	SG75474J
SN52107Z	SG107F	SN55138J	SG55138J	SN72307L	SG307T	SN72748F	SG748CF	SN7538N	SG7538N	SG1524	SG1524
SN52108F	SG108F	SN55154J	SG55154J	SN72307Z	SG307F	SN72748J	SG748CD	SN7539J	SG7539J	SG2524	SG2524
SN52108J	SG108D	SN55325J	SG55325J	SN72308Z	SG308F	SN72748L	SG748CT	SN7539N	SG7539N	SG3524	SG3524

MIL-M-38510

PRODUCT QUALITY ASSURANCE

Silicon General is totally committed to the manufacture of high-reliability integrated circuits. This commitment extends throughout the organization from initial product design to final shipment.

Every Silicon General Integrated circuit is manufactured and examined to meet or exceed the requirements of MIL-STD-883A, Level B and, in addition, the Company has implemented the capability for complete screening and lesting to the requirements of MIL-M-38610.

Silicon General's manufacturing flow and standard quality assurance procedures are outlined. If more complete information is required, the Silicon General Quality and Reliability Manual is available on request.

Under the eye of the electron scatting microscope, a 16,000 times magnification shows the smooth transition of an aluminum interconnect accoss an oxide step.

PRODUCT QUALITY ASSURANCE

Silicon General is totally committed to the manufacture of highreliability integrated circuits. This commitment extends throughout the organization from initial product design to final shipment.

Silicon General integrated circuits are manufactured and examined to meet or exceed the requirements of MIL-STD-883, and, in addition, the Company has implemented the capability for

Processing and Assembly Flow – The outline below describes the standard production processing procedures used exclusively at Silicon General to insure that all products are manufactured in full conformance to the requirements of MIL-Q-9858A and MIL-STD-883 Condition B as a minimum.

Post-Assembly Screening Procedures — The company's unique flexibility allows ready accommodations to special customer requirements, including post assembly screening procedures in compliance to MIL-M-38510 and MIL-STD-883, Method 5004.

STANDARD QUALITY ASSURANCE PROCEDURE

BASIC RAW MATERIALS - Silicon, Chemical, Masks, Headers, Wire, etc. ▼ OC SAMPLE INSPECTION — Each arriving shipment is assigned a lot code identification to assure traceability and is then sample-processed through mechanical, visual, electrical, and functional lot acceptance testing prior to stocking. WAFER FABRICATION 100% QC INSPECTION — At each photomasking step, examining for: Mask alignment and resolution Oxide and diffusion quality In-process electrical evaluation 100% ELECTRICAL PROBE OF COMPLETED WAFER -Complete product performance testing on Teradyne J273 automatic test equipment to data sheet or customer specified limits QC SAMPLE INSPECTION OF PROBING — Performed on continuous sampling basis for evidence of adequate probe contact, correct inking, and freedom from probe point damage. MANUFACTURING WAFER INVENTORY WAFER SCRIBE AND BREAK 100% DIE SORT AT 100X MAGNIFICATION ▼ QC SAMPLE INSPECTION (each lot) — Per MIL-STD-883, Method 2010, Condition B minimum magnification of 100X. **DIE ATTACH** ▼ QC CONTINUOUS SAMPLING INSPECTION -Per MIL-STD-883A, Method 2010 , Condition B minimum; Including die shear strength testing per Method 2019. SHIP

complete screening and testing to the requirements of M1L-M-38510.

Silicon General's manufacturing flow and standard quality assurance procedures are outlined below. If more complete information is required, the Silicon General Quality and Reliability Manual is available on request.

Additional screens available on special request include: Scanning Electron Microscope, Method 2018; Moisture Resistance, Method 1004; Variable Frequency Vibration, Method 2007 and Salt Atmosphere, Method 1009.

MIL-M-38510 Qualification and Quality Conformance Inspection – Group B, C and D tests are performed on a periodic basis or when specified by the customer. This testing is in compliance to MIL-M-38510 as detailed in MIL-STD-883, Method 5005.

LEAD BOND

- OC CONTINUOUS SAMPLING INSPECTION --Per MIL-STD-883, Method 2010, Condition B minimum; including bond pull testing per Method 2011, Condition D.
- 100% PRESEAL OPTICAL INSPECTION OF COM-PLETED DEVICE – Per MIL-STD-883, Method 2010 Condition B minimum.
 - OC SAMPLE INSPECTION MIL-STD-883 Method 2010, Condition B minimum, magnification of 40X and 100X.
- FINAL SEAL Hermetically sealed in a controlled, drynitrogen environment.
 - ▼ QC LOT INSPECTION SAMPLING AND ACCEPTANCE — Post cap visual inspection per MIL-STD-883, Method 2010, Condition B; including Bond Pull Strength testing per Method 2011, Condition D, and Die Shear Strength testing per Method 2019.
- MANUFACTURING POST-ASSEMBLY SCREENING
- **100% ELECTRICAL TEST AND CLASSIFICATION** Complete performance testing of all specified parameters to either data sheet or customer specified limits.
- MARKING To customer specified or Silicon General identification plus date code traceable to seal or lot acceptance date.

PRESHIP PACKING

▼ QUALITY ASSURANCE — Group A Preship Electrical Test and Final Visual Inspection per MIL-STD-883, Method 2009.

Post Assembly Screening Procedures

Silicon General manufactures products to the three standard levels of quality assurance processing outlined below. In addition, the company's unique flexibility allows ready accommodations to special customer requirements. The following screening procedures are in compliance to MIL-M-38510 and all methods are as detailed in MIL-STD-883, Method 5004.

MIL-STD-883, CLASS A		ASS A	MIL-STD-883, CL	ASS B	STANDARD PR	RD PRODUCT		
SCREEN	METHOD	REQM'T	METHOD	REQM'T	METHOD	REQM'T		
Internal Visual Pre or Post Cap	2010, Condition A	100%	2010, Condition B	100%	2010, Condition B	100%		
Stabilization Bake	1008, Condition C 24 Hours @ 150 ⁰ C	100%	1008, Condition C 24 Hours @ 150 ⁰ C	100%	1008, Condition C 24 Hours @ 150 ⁰ C	100%		
Temperature Cycling	1010, Condition C 10 Cycles, –65 ⁰ C to +150 ⁰ C	100%	1010, Condition C 10 Cycles, 65 ^o C to +150 ^o C	100%	1010, Condition C 10 Cycles –65 ⁰ C to +150 ⁰ C	100%		
Constant Acceleration	2001, Condition E 30,000 g Y ₂ then Y ₁	100%	2001, Condition E 30,000 g, Y ₁ Plane	100%				
Hermeticity a) Fine	1014, Condition A Helium, 10 ⁻⁸ , atm/cc/sec	100%	1014, Condition A Helium 5 X 10 ⁻⁸ , atm/cc/sec	100%	1014, Condition A Helium 10 ⁻⁷ , atm/cc/sec	5% LTPD		
b) Gross	1014, Condition C2 Fluorocarbon	100%	1014, Condition C2 Fluorocarbon	100%	1014, Condition C2 Fluorocarbon	5% LTPD		
Pre-Burn-in Electrical Test	Per Applicable Procurement Document	100%	Per Applicable Procurement Document	100%				
Burn₊in Test	1015, Condition A 240 Hours @ 125ºC	100%	1015, Condition A or F 168 Hours @ 125 ⁰ C	100%	Per Applicable Procurement Document			
Final Electrical Test	Per Applicable Procurement Document		Per Applicable Procurement Document		Per Applicable Procurement Document			
a) DC @ 25 ⁰ C		100%	황합 - 영화 - 영	100%		100%		
b) DC @ Max and Min Rated Temperature		100%		100%				
c) Dynamic @ 25 ⁰ C		100%		100%				
d) Functional @ 25 ⁰ C		100%		100%		100%		
Radiographic	Method 2012	100%						
Qualification and Quality Conformance Testing	Method 5005	Per Applicable Document	Method 5005	Per Applicable Document	DC Electrical @ 25 ⁰ C	5% LTPD		
External Visual	Method 2009	100%	Method 2009	100%	Method 2009	100%		

NOTE:

Additional Screens Available on Special Request -

- Scanning Electron Microscope, Method 2018
- Moisture Resistance, Method 1004
- Variable Frequency Vibration, Method 2007
- Salt Atmosphere, Method 1009

VOLTAGE REGULATORS

Positive Adjustable Regulators Negative Adjustable Regulators 3-Terminal, Adjustable Regulators 3-Terminal, Fixed Positive Regulators 3-Terminal, Fixed Negative Regulators 3-Terminal, 3-Amp, 5V Regulators Precision Negative Regulator Dual Polarity Tracking Regulators Adjustable Dual Polarity Regulators Switching Regulators

Positive Voltage Regulators

SG100/200/300

This circuit is a positive voltage regulator designed for both linear and switching applications. With an input voltage rating of up to 40V, this device will provide 20mA of load current by itself and more than 5 amps with the aid of external transistors. Additional features include low standby power dissipation, fast transient response, and freedom from oscillations.

- Output voltage adjustable from 2 to 30V
- Load regulation better than 0.05%/mA
- Line regulation better than 0.20%/V
- 1.0% maximum temperature variation

SG105/205/305/305A

This circuit is a positive voltage regulator designed for both linear and switching applications. Inherent component tracking of the monolithic integrated circuit process provides a high degree of stability and accuracy in addition to fast response to both line and load transients. With an input voltage rating of up to 50V, this device will deliver load currents of 20mA (45mA with 305A). Adding external transistors will increase the current capability to greater than 10 amps and further improve regulation.

- Output voltage adjustable from 4.5 to 40V
- Load regulation better than 0.01%/mA
- Line regulation better than 0.06%/V
- Ripple rejection of 0.01%/V
- 1.0% maximum temperature variation

PARAMETERS*	100	200	300	105	205	305	305A	UNIT
Operating Temperature Range	-55 to +125	0 to +70	0 to +70	-55 to +125	-25 to +85	0 to +70	0 to 70	°C
Package Types	Т, Ј, Ү	T, J, Y	, M, N	T, J, Y	T, J, Y	, M, N	Т	-
Input Voltage Range	8.5 to 4	0	8.0 to 30	8.5	to 50	8.0 to 40	8.5 to 50	V
Output Voltage Range	2.0 to 3	0	2.0 to 20	4.5	to 40	4.5 to 30	4.5 to 40	V
Input/Output Differential	3.0 to 3	0	3.0 to 20	3.0 1	to 30	3.0 to 30	3.0 to 30	V
Load Regulation		0.5 1,2		0.1	2,3	0.12,3	2.0 ^{2,3}	%
Line Regulation Vin − V _{out} ≤ 5V Vin − V _{out} > 5V		0.2 0.1				0.0 6 0.03		%/∨
Ripple Feed thru Cref = 10µf, f = 120Hz	a hara ta na si sa s		Section 194	0.01		0.01	0.003 (typ)	%/V
Temperature Stability	1.0		2.0	1.0		1.0	1.0	%
Output Noise Voltage (10 Hz ≤ f ≤ 10 KHz, C _{ref} = 0)	0.005 (t	:yp)	0.005 (typ)	0.00	15 (typ)	0.005 (typ)	0.005 (typ)	%
Feedback Sense Voltage	1.8 (typ)	1.8 (typ)	1.7	(typ)	1.7 (typ)	1.55 to 1.85	V
Standby Current Drain	3.0		3.0	2.0		2.0	2.0	mA
Minimum Load Current	3.0	a series and	3.0	0		0	0	mA
Long Term Stability	1.0		1.0	1.0		1.0	1.0	%


*Parameters apply at junction temperatures equal to or less than operating temperature range, and for a divider Impedance seen by the feedback terminal of $2V\Omega$, unless otherwise specified.

 1 I₁ < 12mA, Rsc = 0 Ω . Output current and load regulation can be improved with external transistors.

Improvement factors will be approx. equal to the composite current gain of added transistors.


²Applies for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.

³Same as Note 1, except Rsc = 10Ω .





SG100/200/300 Chip (See T-Package diagram for pad functions)


Regulator Connected for 2-Amp Output



CONNECTION DIAGRAMS







SG105/205/305 Chip (See T-Package diagram for pad functions)

Negative Voltage Regulators

SG104/204/304

This circuit is a negative voltage regulator designed for both linear and switching applications. It is a complement of the SG 100/200/300, SG 105/205/305 and SG 723/723C intended for systems requiring regulated negative voltages having a common ground with the unregulated supply. With an input voltage rating of up to 50V, this device will deliver load currents to 25mA. Adding external transistors will increase the current capability to greater than 10 amos and further improve regulation.

- Output voltage adjustable from 15mV to 40V
- 1mV regulation no load to full load
- 0.01%/V line regulation
- 1% maximum temperature variation


PARAMETERS*	104	204	304	UNITS
Operating Temperature Range	-55 to +125	-25 to +85	0 to +70	°C
Package Types		т		
Input Voltage Range	50 to	8	-40 to -8	V
Output Voltage Range	-40 to	-0.015	-30 to -0.035	V
Input/Output Differential I _o = 20 mA ¹	2.0 to 5	0	2.0 to 40	V
Load Regulation ² $0 \le I_0 \le 20$ mA, $R_{sc} = 15\Omega$		5mV		-
Line Regulation ³ Vout < -5V		0.1		%
Ripple Feed thru C ₁₉ = $10\mu f$, f = $120Hz$, $-7V \le V_{in} \le -15V$	1.0		1.0	mV/V
Output Voltage Scale Factor $R_{23} = 2.4k\Omega$	1.8 to 2.2		1.8 to 2.2	V/kΩ
Temperature Stability Vo ≤ -1V	1.0		1.0	%
Output Noise Voltage C ₁₉ = 0μ F BW = 10Hz to 10KHz V ₀ < -5V	0.007 (typ)		0.007 (typ)	%
Standby Current Drain Vo = 0, IL = 5 mA	2.5		2.5	mA
Long Term Stability Vo < -1V	1.0		1.0	%

*Parameters apply at junction temperatures equal to or less than operating temperature range unless otherwise specified. The line and load regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.

¹With I₀ = 5 mA, min differential is 0.5V. With external transistors differential is increased, in the worst case, by approx. 1V.


²Output current and load regulation can be improved with external transistors. Improvement factor will be approx. equal to the composite current gain of added transistors.


³With zero output, the dc line regulation is determined from the ripple rejection. Hence, with output voltages between 0 volts and -5 volts, a dc output variation, determined from the ripple rejection, must be added to find the worst-case line regulation.



SG104/204/304 Chip (See T-package diagram for pad functions)

CONNECTION DIAGRAM





SG109/209/309

The SG109 series is a completely self-contained 5V regulator. Designed to provide local regulation at currents up to 1 amp for digital logic cards, this device is available in two commonly used transistor packages - the solid header TO-5 and the TO-3 power package.

A major feature of the SG109's design is its built-in protective features which make it essentially blowout proof. These consist of both current limiting to control the peak currents and thermal shutdown to protect against excessive power dissipation. With the only added component being the possible need for an input bypass capacitor, this regulator becomes extremely easy to apply.

- Fully compatible with TTL and DTL
- Output current in excess of 1 amp
- Internal thermal overload protection
- No additional external components

PARAMETERS ¹	109	209	309	UNITS				
Operating Temperature Range	-55 to +150	-25 to +150	0 to +125	oC				
Package Types	Т, К		т, к					
Output Voltage	4.9 to 5	.1	4.8 to 5.2	V				
Line Regulation 7V ≤ V _{in} ≤ 25V		50	4	mV				
Load Regulation 5mA ≤ I _{out} ≤ 0.5A (1.5A for TO-3)	TO-5: 5	0; TO-3: 100		mV				
Total Output Voltage Tolerance ²		4.75 to 5.25		V				
Quiescent Current V _{in} ≤ 25V		10		mA				
Ripple Rejection 10 Hz ≤ f ≤ 10kHz		75 (typ)		dB				
Output Noise Voltage 10Hz ≤ f ≤ 100kHz		40 (typ)		μVrms				
Output Impedance 10Hz ≤ f ≤ 10kHz		0.1 (typ)		Ω				
Long Term Stability		10	Start and State	mV				
			مهنأ المراجة والمتساب والمسابعة والمسابقة					


¹Unless otherwise specified, $T_j = 25^{\circ}C$, $V_{in} = 10$ Volts, and $I_{out} = 0.1A$.

 2 7V \leq V_{in} \leq 25V, 5mA \leq I_{out} \leq 1.0A (0.2A for TO-5), P \leq 20W (2W for TO-5), Δ T_j max.


Timax = --55°C to +150°C for the SG109


= -25°C to +150°C for the SG209

= 0°C to +125°C for the SG309



† ALTHOUGH NO OUTPUT CAPACITOR IS NEEDED FOR STABILITY, IT DOES IMPROVE TRANSIENT RESPONSE.





Three Terminal Adjustable Voltage Regulator

SG117 / SG217 / SG317

Description

This monolithic integrated circuit is an adjustable 3-terminal positive voltage regulator designed to supply more than 1.5 amps of load current with an output voltage adjustable over a 1.2 to 37 volt range. Although ease of setting the output voltage to any desired value with only two external resistors is a major feature of this circuit, exceptional line and load regulation are also offered. In addition, full overload protection consisting of current limiting, thermal shutdown and safe-area control are included in this device which is packaged in proven-reliability steel TO-3, TO-66 and solid-based TO-39 packages. The SG117 is rated for operation from -55°C to +150° C, the SG217 from -25° C to +150° C and the SG317 from 0° C to +125° C.

Features


- Output adjustable between 1.2 and 37 volts
- Output current in excess of 1.5 amps
- Floating operation for high voltages
- 0.1% line and load regulation
- Full overload protection
- High-reliability, hermetically-sealed package
- SG317 available in TO-220

CONNECTION DIAGRAMS

Absolute Maximum Ratings

Power Dissination Internally Limited Input-Output Voltage Differential Storage Temperature -65°C to +150°C **Operating Junction Temperature Range** SG117 -55°C to +150°C SG217 -25°C to +150°C SG317 0°C to +125°C





Electrical Characteristics (See Note)

				\$G117/	217		SG317		
PARAMETER	CONDIT	IONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Line Regulation	T _A ≠ 25°C, 3V ≤ (V	IN – VO) ≤ 40V		0.01	0.02		0.01	0.04	%/∨
Load Regulation	T _A = 25°C,	V0 ≤ 2		5	15		5	25	mV
	10 mA ≤ I _O ≤ I _{MA}	x v ₀ ≥ 5v		0.1	0.3		0.1	0.5	%
Adjustment Pin Current				50	100		50	100	μA
Adjustment Pin Current Change	$2.5V \leq (V_{1N} - V_{1N})$ 10 mA $\leq I_0 \leq V_{1N}$	•		0.2	5		0.2	5	μА
Reference Voltage	3∨ ≤ (∨ _{IN} - \ 10 mA ≤ I _O ≤ I _M	•	1.20	1.25	1.30	1.20	1.25	1.30	V
Line Regulation	3∨ ≤ (V _{IN} –	v ₀) ≤ 40∨		0.02	0.05		0.02	0.07	%/∨
Load Regulation	T _A = 25°C,	C _{ADJ} = 0		20	50		20	70	mV
	f = 120 Hz	C _{ADJ} = 10 mfd		0.3	1.0		0.3	1.5	%
Temperature Stability	т _{міN} ≤ т _ј	≤ τ _{MAX}		1.0			1.0		%
Minimum Load Current	(V _{IN} - V _O)	= 40V		3.5	5.0	-	3.5	10	mA
Current Limit	(V _{IN} - V _O)	≤ 15∨	1.5	2.2		1.5	2.2		A
	(V _{IN} - V _O)	= 40V		0.4			0.4		A
Output Noise, RMS	T _A = 25 ^o C, 10 Hz	≤ f ≤ 10 kHz		0.003			0.003		%
Ripple Rejection	T _A = 25°C,	C _{ADJ} = 0	1.1	65			65		db
	f = 120 Hz	C _{ADJ} = 10 mfd	66	80		66	80		db
Long Term Stability	T _A = 12	5°C		0.3	1		0.3	1	%/khr
Thermal Resistance, Junction to Case	K Pack	age		2.3	3		2.3	3	°C/W
	T Pack	age		12	15		12	15	°C/W

40V



TO-220 Package

Front

 \sim

NOTE: Unless otherwise noted, the above specifications apply over the following conditions

-55°C ≤ Ti ≤ 150°C

SG117: SG217: SG317

i


-25°C ≤ Ti ≤ 150°C $0^{\circ}C \leq T_i \leq 125^{\circ}C$

$$(V_{101} - V_0) = 5V_1 = 0.5A_1 Max = 1.5A$$

All regulation specifications are measured at constant junction temperatures using low duty-cycle pulse testing.

Three Terminal Adjustable Voltage Regulator

Typical Performance Characteristics






The SG117 adjustable 3-terminal regulator is actually designed to provide a fixed 1.25 volt reference voltage between the output and adjustment terminals. This voltage is converted to a programming current by the action of R1 as shown in Figure 1 and this constant current then flows through R2 to ground. The output voltage of the regulator is then:

$$V_{OUT} = V_{REF} \left(1 + \frac{R2}{R1} \right) + I_{ADJ} R2$$

Since I_{ADJ} is controlled to less than 100 μ A, the error associated with this term is negligible. It should be noted that the method of keeping I_{ADJ} small is to return all the regulator quiescent current to the output terminal. This imposes the requirement for a minimum load current. If the load is less than this minimum, the output will rise.

Since the SG117 is a floating regulator, it is only the inputoutput voltage differential which is important to regulator performance and operation at high voltages with respect to ground are possible.

Good load regulation can be achieved with the SG117 even without remote sensing, since the case is the output terminal of the regulator which can be a very low impedance point. For best performance, the programming resistor (R1) should




be connected as close to the regulator as possible; perhaps even with a separate connection to the case. The ground end of R2 can be used as a remote sense lead and should be connected as close to the load as possible.

ZO 3 INPUT-OUTPUT DIFFERENTIAL (V)

No external capacitors are required with the SG117, but in some applications, performance may be improved with added capacitance as follows:

- An input capacitor at 0.1 mfd will protect against problems when high line impedance is present. The device can be more sensitive to input impedance when output or adjustment capacitors are used.
- Bypassing the adjustment terminal to ground with a 10 mfd capacitor will improve the ripple rejection by about 15 dB.
- A 1 mfd tantalum capacitor on the output will improve transient response and keep the regulator from ringing due to light capacitive loading.

In addition to external capacitors, it is sometimes good practice to add protection diodes as shown in Figure 2 if there is a chance that a capacitor may discharge through the regulator IC.




Three Terminal Negative Regulator Series

SG120/220/320


The SG120 series of negative regulators offer self-contained fixed-voltage capability up to 1.5 amps of load current. With four factory set output voltages (-5V, -5.2V, -12V and -15V) and four package options, this regulator series is an optimum complement to the SG7800/140 line of three terminal positive regulators.

Since these regulators require only a single output capacitor for satisfactory performance, and are protected from overload conditions by internal current limiting and thermal shutdown protection, ease of application is assured.

Although designed as fixed-voltage regulators, the output voltage can be increased through the use of a simple voltage divider. The low quiescent drain current of the device insures good regulation when this method is used. Product is available in hermetically sealed TO-39, TO-66 and TO-3 power packages and commercial product is also available in TO-220.



- Output voltage set internally to ±3%
- · One volt minimum input-output differential
- · Excellent line and load regulation
- Short circuit current limited
- Thermal overload protection





ABSOLUTE MAXIMUM RATINGS

Device Output Voltage	Input Voltage	Differential
5.0 volts	-25V	25V
['] 5.2 volts	-25V	25V
8.0 volts	-35V	30V
12 volts	-35V	30V
15 volts	-40V	30V
Power dissipation		Internally Limited
Operating junction temperatu	ire range	
SG120 series		-55°C to +150°C
SG220 series		-25°C to +150°C
SG320 series		0°C to +125°C
Storage temperature range		-65°C to +150°C
Lead temperature (soldering,	10 sec)	300°Ċ

Input-Output







NOTE: This circuit will allow each output to be adjusted approximately ±1 volt around its nominal value. While there is some interaction in the adjustments, it is typically less than 10%. The linearity of the adjustment is a function of the potentioneur resistance with lower values increasing the linearity at the expense of power dissipation. The diodes protect the regulators from output polarity reversal due to indevtent overloads or variations in input voltage sequencing.

This same technique may be used with other voltages and/or regulators in the series by merely adjusting the circuit values.

DEVICE TYPE (Note 5)	na se i più se i se i pe	1	20/220 -	-5	S. 1 - 1	20/220 -	-5.2	1	20/220 -	-8	1:	20/220 -	-12	12	20/220 -	15	Units
NOMINAL OUTPUT VO	DLTAGE		-5			-5.2			-8			-12			-15		Volts
INPUT VOLTAGE (Uni	ess Otherwise Noted)		-10			-10			-13			-17			-20		Volts
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage	T _j = 25°C, I _O = 5 mA	-4.9		-5.1	-5.1		-5.3	-7.80		-8.20	-11.7		-12.3	-14.7		-15.3	Volts
Line Regulation (Note 4)	T _j = 25 ^o C, I _O = 5 mA ∆V _{IN} Range	(-7V	5 ≤V _{IN} ≤	25 ≨-25∨)	(-8V	6 ≤VIN ≤	25 ≤-25∨)	(-10.5)	10 V ≪V _{IN}	25 ≪-25V)	(-14V	4 ′≤VIN [≤]	10 ≤-32V)'	(-17∨	5 ∕≦VIN≦	10 ≤-35V)	mV
Line Regulation	T _j = 25 ^o C, I _O = 5 mA	(-8V	3 ≪VIN ≪	15 ≦-12V)	(-9V	6 ≪v _{IN} ≪	15 ≼-12V)	(-11V	8 ≪v _{iN} ≪	15 ≤-17V)	(-16V	8 ≪vin ≪	5 ≤-22V)	(-20∨	8 ≪VIN ≪	5 ≦-26∨)	mV
Load Regulation P, R, K-Package T-Package (Note 3)	T _j = 25ºC 5 mA ≤ I _O ≤ 1.5A 5 mA ≤ I _O ≤ 500 mA		15 5	50 40		20 6	- 60 50		24 7	80 25		28 8	80 25		30 10	80 25	mV mV
Load Regulation P, R, K-Package T-Package (Note 3)	T _j = 25ºC 250 mA ≤I _O ≤750 mA 100 mA ≤I _O ≤250 mA		15 5	25 20		20 6	30 25		50 7	40 15		28 8	40 15		30 10	40 15	mV mV
Total Output Voltage Tolerance K-Package T-Package R, P-Package	$ΔI_O Range$ 5 mA ≤I _O ≤1.0A, P ≤20W 5 mA ≤I _O ≤200 mA, P ≤2W 5 mA ≤I _O ≤1.0A, P ≤15W	(-7.5∨ -4.8	/ ≤v _{IN} ⁴	<-25∨) -5.2	(-7.7∨ -5.0	/ ≤v _{in} :	≤-25V) 5.4	(-10.5\ -7.65	/ ≪VIN 	<-25V) -8.35	(-14.5V -11.5	<u>, </u>	≪-32V) -12.5	(-17.5V -14.5	′ ≤V _{IN} :	<-35V) -15.5	Volts
Quiescent Current	T _j = 25°C	1	1	2		1	2		1	2		1.5	4		1.5	4	mA
Quiescent Current Change	Line ΔV _{IN} Range Load ΔI _O Range			1.3 .5			1.3 .5			1.0 .5			1.0 .5			1.0 .5	mA mA
Long Term Stability	1000 hours at T _j = 125°C			20			24			32			48			60	mV
Temperature Coefficient	IO = 5 mA		-0.5			-0.5	1		-0.6			-0.8			-1.0		mV/ºC
Ripple Rejection	f = 120 Hz, ΔV _{IN} = 10V	54	60		54	60		54	60		54	60		54	60		dB
Output Noise Voltage	T _j = 25ºC, 10 Hz ≤f ≤ 100 kHz		40			45			52		1.	75			90	a sa	µ∨ rms
Dropout Voltage	T _j = 25°C, I _O = 1.0A (Note 3)		2.0			2.0			2.0			2.0			2.0		Volts
Short Circuit Current	T _j = 25°C (Note 6)		2.1			2.0	1. 		1.8			1.5			1.3		Amps
Peak Output Current	T _j = 25ºC (Note 3)		2.5			2.5			2.5			2.5			2.2		Amps
Thermal Shutdown	I _O = 5 mA (Note 3)		175			175		1	175			175			175		°C

120/220 ELECTRICAL CHARACTERISTICS (See Notes 1 & 2)

1. Ti = -55°C to +150°C, IOUT = 500 mA for R, P and K-Package and 100 mA for T-Package, unless otherwise noted.

2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing. 3. Specifications at operating currents above 500 mA do not apply to T-Package.

4. ΔVIN min. @ -55°C must maintain an input/output differential of 2.5V.

.5. P-Package available only in SG220. 6. Short circuit protection is only assured over ΔV_{IN} range. **Three Terminal Negative Regulator Series**

320 ELECTRICAL CHARACTERISTICS (See Notes 1 & 2)

DEVICE TYPE			320 -5			320 -5.	2		320 -8			320 -12			320 -15	6	Units
NOMINAL OUTPUT VO	DLTAGE		-5			-5.2			-8			-12			-15		Volts
INPUT VOLTAGE (Unit	ess Otherwise Noted)		-10			-10		-	-13			-17			-20		Volts
PARAMETER	CONDITIONS	MIN	TYP	мах	MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	түр	MAX	MIN	ТҮР	MAX	
Output Voltage	T _j = 25°C, I _O = 5 mA	-4.8		-5.2	-5.0		-5.4	-7.7		-8.3	-11.6		-12.4	-14.6		-15.4	Volts
Line Regulation	Tj = 25 ^o C, I _O = 5 mA ∆V _{IN} Range	(-7V [:]	5 ≤VIN ≤	40 -25∨)	(-8V	6 ≪v _{IN} ≪	40 25∨)	(-10.5\	15 / ≤V _{IN}	40 ≪-25∨)	(-14∨	4 ≪v _{IN} ≪	20 ≦-32∨)	(-17V	15 ≪V _{IN} ≪	20 ≤-35∨)	mV
Line Regulation	Tj = 25°C, I _O = 5 mA	(-8∨	5 ≪v _{IN} ≪	25 ≦-12V)	(-9V	6 ≪v _{IN} ≪	25 ≦-12∨)	(-11V	8 ≪VIN ≪	40 ≦-17V)	(-16V	12 ≤VIN [≤]	₆₀ ≤-22∨)	(-17.5	15 v ≤v _{IN}	₇₅ ≤-30∨)	mV
Load Regulation P, R, K-Package T-Package (Note 3)	$T_j = 25^{\circ}C$ 5 mA ≤ I _O ≤ 1.5A 5 mA ≤ I _O ≤ 500 mA		15 5	100 50		20 6	100 50		12 4	100 40		28 8	80 40		30 10	80 40	mV mV
Load Regulation P, R, K-Package T-Package (Note 3)	T _j = 25ºC 250 mA ≤I _O ≤750 mA 100 mA ≤I _O ≤250 mA		15 5	50 25		20 6	50 25		50 7	50 25		28 8	40 20		30 10	40 20	mV mV
Total Output Voltage Tolerance K-Package T-Package R, P-Package	5 mA ≤IO ≤1.0A, P ≤20W 5 mA ≤IO ≤200 mA, P ≤2W 5 mA ≤IO ≤1.0A, P ≤15W	(-7.5∨ -4.75	≤v _{IN} •	≤-25V) -5.25	(-7.7∖ -4.95	<vin s<="" td=""><td>≤-25V) -5.45</td><td>(-10.5\ -7.6</td><td>/ ≪v_{IN} :</td><td>≤-25V) -8.4</td><td>(-14.5\ -11.4</td><td>∕ ≪v_{in} :</td><td>≪-32V) -12.6</td><td>(-17.5\ -14.4</td><td>v≤vin</td><td><-35∨) -15.6</td><td>Volts</td></vin>	≤-25V) -5.45	(-10.5\ -7.6	/ ≪v _{IN} :	≤-25V) -8.4	(-14.5\ -11.4	∕ ≪v _{in} :	≪-32V) -12.6	(-17.5\ -14.4	v≤vin	<-35∨) -15.6	Volts
Quiescent Current	Т _ј = 25 ⁰ С		1	2		1	2		1	2		1.5	4		1.5	4	mA
Quiescent Current Change	Line ∆V _{IN} Range Load ∆I _O Range			1.3 .5			1.3 .5			1.0 .5			1.0 .5			1.0 .5	mA mA
Long Term Stability	1000 hours at T _j = 125 ^o C			20			24			32			48			60	m∨
Temperature Coefficient	I _O = 5 mA		-0.5			-0.5			-0.6			-0.8			-1.0		mV/⁰C
Ripple Rejection	f = 120 Hz, ΔV _{IN} = 10V	54	60		54	60		54	60		54	60		54	60		dB
Output Noise Voltage	T _j = 25ºC, 10 Hz ≤f ≤ 100 kHz		40			45			52			75			90		µV rms
Dropout Voltage	T _j = 25 ^o C, I _O = 1.0A(Note 3)		2.0			2.0			2.0			2.0			2.0		Volts
Short Circuit Current	T _j = 25°C (Note 4)		2.1			2.0			1.8			1.5			1.3		Amps
Peak Output Current	T _j = 25°C (Note 3)		2.5			2.5		-	2.5			2.5			2.2		Amps
Thermal Shutdown	I _O = 5 mA (Note 3)		175			175			175			175			175		°C

Three Terminal Negative Regulator Series

1. T_j = 0°C to +125°C, IOUT = 500 mA for R, P and K-Package and 100 mA for T-Package, unless otherwise noted.

2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.

3. Specifications at operating currents above 500 mA do not apply to T-Package.

4. Short circuit protection is only assured over ΔV_{IN} range.

3 Amp, 5 Volt Positive Regulator

SG123 / SG223 / SG323


Description

The SG123 is a three terminal, three amp, five volt regulator similar to the LM123 but with a special low voltage zener instead of the band gap reference. The SG123 has superior load regulation, lower input-output differential minimums, lower quiescent current, and better temperature coefficient. The circuit is specified identically to the LM123 and is pin for pin compatible with that device. The SG123 uses special processing techniques to achieve reliable operation at high temperatures and high current levels for extended periods of time.

The SG123 has been designed for ease of operation as well as performance. It is completely internally phase compensated, and requires no external capacitors unless used with long lead lengths or high speed transients. The device is protected by thermal shutdown, standard current limiting, and an instantaneous power limiting circuit sensitive to high input voltages. In addition, the power transistor is an upgrade of previous three terminal designs and is unusually rugged.

Operation is guaranteed over the junction temperature range of $-55^\circ C$ to $+150^\circ C$. The SG223 is a similar device guaranteed to operate from $-25^\circ C$ to $+150^\circ C$. The SG323 is guaranteed over the junction temperature range of 0°C to $+125^\circ C$.

CONNECTION DIAGRAM



TOP VIEW K-Package TO-3


Electrical Characteristics (Note 1)

CHIP LAYOUT

Features

• 3A Output Currents

- Full Internal Protection
- 7.0 V Minimum Input Voltage, Typical
- Zener Reference for Top Performance



Absolute Maximum Ratings

Input Voltage	20V
Power Dissipation	Internally Limited
Operating Junction Temperature Range	
SG123	-55°C to +150°C
SG223	-25°C to +150°C
SG323	0°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C

PARAMETER	CONDITIONS	SG	123/SG	223		SG323		UNITS
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Output Voltage	$T = 25^{\circ}C$ V = 7.5V, I = 0	4.7	5	5.3	4.8	5	5.2	۷
Output Voltage	$\begin{array}{l} \textbf{7.5V} \leq \textbf{V} & \leq \textbf{15V} \\ \textbf{0} \leq \textbf{I} \leq \textbf{3A}, \textbf{P} \leq \textbf{30W} \end{array}$	4.6		5.4	4.75		5.25	۷
Line Regulation (Note 2)	$\begin{array}{l} T = 25^{\circ}C \\ 7.5V \leq V \\ \leq 15V \end{array}$		5	25		5	25	mV
Load Regulation (Note 2)	$ \begin{array}{l} T = 25^{\circ}\text{C}, V = 7.5V \\ 0 \leq I \leq 3\text{A} \end{array} $		25	100		25	100	mV
Quiescent Current	$\begin{array}{l} 7.5V \leq V \leq 15V, \\ 0 \leq I \leq 3A \end{array}$		12	20		12	20	mA
Short Circuit Current Limit	$T = 25^{\circ}C$ V = 15V V = 7.5V		3 4	4.5 5		3 4	4.5 5	A A
Long Term Stability				35	1. S.		35	mV
Thermal Resistance Junction to Case (Note 3)			2		f the second sec	2		°C/W

Note 1: Unless otherwise noted, specifications apply for -55° C <T $<+150^\circ$ C for the SG123, -25° C \leq T $\leq+150^\circ$ C for the SG223, and 0° <T $<+125^\circ$ C for the SG323. Specifications apply for P < 30W.

Note 2: Load and line regulation are specified with high speed tests in order to separate their effects from temperature coefficient. Pulse testing is required with a pulse width < 1 ms and a duty cycle < 5%.

Note 3: The junction to ambient thermal resistance of the TO-3 package is about 35°C/W.

General-Purpose Positive Regulator

SG723/723C

This regulator is designed for use with either positive or negative supplies as a series, shunt, switching, or floating regulator with currents up to 150mA. Higher current requirements may be accommodated through the use of external NPN or PNP power transistors.

- Positive or negative supply operation
- 0.03% line and load regulation
- Output adjustable from 2 to 37V
- Low standby current drain
- 0.002%/^OC average temperature variation


PARAMETERS	723 ¹	723C ¹	UNITS
Operating Temperature Range	-55 to +125	0 to +70	°C
Package Types	T*, J	T*, J, N	-
Input Voltage Range	9.5 to 50	9.5 to 50	V
Output Voltage Range	2.0 to 37	2.0 to 37	V
Input/Output Differential	3.0 to 38	3.0 to 38	V
Load Regulation ^{2,3}	0.15	0.2	% Vout
Line Regulation V _{in} = 12 to 40V	0.2	0.5	% Vout
Ripple Rejection $C_{ref} = 5\mu F$; f = 50Hz to 10KHz	86 (typ)	86 (typ)	dB
Reference Voltage	6.95 - 7.35	6.80 - 7.50	V
Temperature Stability	0.015	0.015	%/ºC
Output Noise Voltage C _{ref} = 0; BW = 100Hz to 10KHz	20 (typ)	20 (typ)	μV rms
Standby Current Drain	3.5	4.0	mA
Minimum Load Current	0	0	mA
Long Term Stability	0.1 (typ)	0.1 (typ)	%/khr

¹Parameters apply at $T_A = +25^{\circ}C$, except temperature stability is over temperature ranges.


²Applies for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.

 ${}^{3}I_{L} = 1$ to 50 mA.

*T-package is TO-96 (can height: 240" max., 230" min.)





SG723/723C Chip (See T-Package for pad functions) Note: Vz (Pin X) is available only in J or N-Package




High Current Regulator External NPN Transistor I_L = 1A


CONNECTION DIAGRAMS







Basic High Voltage Regulator Vout = 7 to 37 volts



Basic Low Voltage Regulator Vout ⁼ 2 to 7 volts

19

Dual-Polarity Tracking Regulators

SG1501A/2501A/3501A/4501


SG1501A dual tracking regulators are factory set to provide balanced \pm 15V outputs, but a single external adjustment can be used to change both outputs simultaneously. Line regulation of 20 mV and load regulation of 30 mV is guaranteed and, stability, over temperature, is 1% or less. Provision is made for adjustable current limiting and operation in excess of 2 amps is feasible with external transistors.

In the SG1501A, a built-in sensing circuit monitors junction temperature and shuts down the regulator above 170°C eliminating the need for concern about power dissipation under short circuit conditions. The SG1501A series also offers superior input/output voltage range and current handling capability (refer to table of specifications).

- Thermal shutdown protection
- ±35V inputs
- Output current to 200mA
- Output adjustable from ±10V to ±23V


PARAMETERS ¹	1501A	2501A	3501A	4501	UNITS
Operating Temperature Range	-55 to +125	0 to +70	0 to +70	0 to +70	°C
Package Types	Т, Ј		T,J,N		
Output Voltage	±14.8/1	5.2	±14.5/15.5	±14.25/15.75	v
Input Voltage	±35		±30	±30	V
Input/Output Differential	2		2	2	V
Output Voltage Balance	150		300	300	mV
Line Regulation (Vin = 17 to Vmax) ⁵	20		20	20	mV
Load Regulation (IL = 0 to 50mA) ⁵	30	en en selection de la companya de la	30	30	mV
Output Voltage Range	10 to 23	Bartin a da anta	10 to 23	10 to 23	V
Input Voltage Range (8V _{OUT})	10 to 3	5	10 to 30	12 to 30 ⁴	V
Ripple Rejection (f = 120Hz)	75 (typ		75 (typ)	75 (typ)	dB
Temperature Stability	1.0		1.0	1.0	%
Short Circuit Current Limit ²	60 (typ	a she angel	60 (typ)	60 (typ)	mA
Output Noise Voltage ³	50 (typ)	50 (typ)	50 (typ)	μVrms
Positive Standby Current	4		4	4	mA
Negative Standby Current	5		5	5	mA
Long Term Stability	0.1 (typ)	0.1 (typ)	0.1 (typ)	%/khr
Output Current	200		200	100	mA
Thermal Shutdown Protection	yes		yes	yes	_

¹All specifications apply to both positive and negative sides of the regulator, either singly or together. Unless otherwise specified $T_A = +25^{\circ}C$, $V_{in} = 20V$, $V_{out} = 15V$, $I_L = 0$, Rsc = 0Ω , C1 = C2 = 0.01 mfd, C3 = C4 = 1.0 mfd, voltage adjust pin open ² Rsc = 10Ω ³ BW = 100Hz to 10kHz
⁴ 10V output
⁵ Over temperature range



SG1501A/2501A/3501A Chip (See T-package diagram for pad functions) Note: Balance Adjust (Pin X) is available only on D or N package.)

CONNECTION DIAGRAMS



See Applications Notes for additional information

VIE

NEG. INPUT V-

NEG. OUTPUT

NEG. SENSE

NEG. STAB.

VOLT ADJ

NC

NC

Adjustable Dual-Polarity Tracking Regulators

SG1502/2502/3502

This circuit is identical to the SG1501 series of dual polarity tracking regulators except that the internal voltage setting resistors are not included and the current limit inputs have been disconnected from the pass transistors. While this circuit does require external divider resistors, maximum versatility is offered in adjusting the output voltage levels, and additional current-limit inputs ease the application of foldback current limiting. In all other respects, this circuit performs as the SG1501.

- Positive and negative output voltages
 independently adjustable from 10 to 28V
- Output currents to 100mA
- Line and load regulation of 0.1%
- 1% maximum temperature variation
 Standby current drain only 4mA
- Internal thermal shutdown protection


PARAMETERS*	1502	2502	3502	UNITS		
Operating Temperature Range	-55 to +125	0 to +70	0 to +70	°C		
Package Types	J, N ⁴		J, N	_		
Input Voltage Range	±12/		±12/25	v		
Output Voltage Range	±10/	28	±10/23	v		
Input/Output Differential	2		2	v		
Line Regulation $(\Delta V_{in} = 10V)^5$	0.2	0.2				
Load Regulation (IL = 0 to 50mA)	0.3	0.3				
Temperature Stability	1.0	1.0				
Current Limit Sense Voltage	0.6 (1	0.6 (typ)		% V _{out} V		
Reference Voltage	6.3/6	6.3/6.6		6.3/6.6 6.2/6.8		v
Ripple Rejection f = 120Hz	75 (t	75 (typ)		75 (typ) 75 (typ)		dB
Output Noise Voltage ²	50 (t	50 (typ)		μVrms		
Positive Standby Current ³	4	4				
Negative Standby Current ³	5	5				
Long Term Stability	0.1 (1	0.1 (typ)				

¹All specifications apply to both positive and negative sides of the regulator either singly or together. Unless otherwise specified $T_A = +25^{\circ}C$, $V_{in} = +20V$, $V_{out} = +15V$, $I_L = 0$, $R_{sc} = 0\Omega$, C1 = C2 = 0.01 mfd, C3 = C4 = 1.0 mfd.

²BW = 100Hz to 10kHz ³Divider 1 = 0.5mA ⁴1502 not available in plastic

⁵Over temperature range


BASIC REGULATOR CIRCUIT




NEGATIVE VO - 6.2 R1 , POSITIVE VO - R4 NEGATIVE VO

For best temperature performance, the parallel impedance of R1 and R2 should be 6.3 K ohm while that of R3 and R4 should be 10 K. Increasing the value of C1 and C2 will reduce the frequency response while transient response may be improved by increasing C3 and C4. For very low-noise applications, a 4.7 mfd capacitor for Cref may be added. Rsc is selected such that a sense voltage of 0.6 volts (at Tj = 250C) is developed at the maximum load current desired.

CONNECTION DIAGRAM





See Applications Notes for additional information

Precision Negative Regulator

SG1511 / SG3511


Description

This monolithic voltage regulator is designed for negative applications as a complement to the popular SG723 positive regulator and has the same high degree of versatility, and wide range of applications. The SG1511/ 3511 regulator consists of a temperature compensated reference, error amplifier, series pass transistor, temperature compensated, low-threshold current limit and remote shutdown circuitry. This device by itself will supply load currents of up to 50mA with higher current requirements easily accommodated through the use of external NPN or PNP power transistors.


The SG1511 is specified to operate over the full military temperature range of -55°C to +125°C while the SG3511 is designed for commercial applications of 0°C to +70°C.

Absolute Maximum Ratings

Input voltage	-40 volts
Input-output voltage differential	-40 volts
Maximum output current	—50mA
Current from V _{REF}	— 5mA
Power dissipation	680mW
Derate above 25°C	5.4 mW/°C
Operating temperature range	-55°C to +125°C
Storage temperature range	-65°C to +150°C



CONNECTION DIAGRAMS



Features

- Output adjustable from -2 to -37 volts
- **Output current to 50mA** .
- .002% / °C average temperature variation ٠
- Temperature compensated current limiting
- .03% line and load regulation .

Electrical Characteristics Unless otherwise specified, $\Omega\Omega C = 2200 \text{ pf}$ R - 00

Parameters	Conditions	Min.	Тур.	Max.	Units
Input Voltage Range		9.5		-40	V
Output Voltage Range		-2.0		37	V V
Input-Output Differential		3.0		- 38	V
Line Regulation	$V_{in} = -9 \text{ to } -12 \text{V}$.01	0.1	% V ₀
	$V_{in} = -12$ to $-40V$.02	0.2	% V ₀
Load Regulation	$I_{\rm L} = 1$ to 20mA	in the second	.03	0.1	% Vo
Ripple Rejection	f = 50 Hz to 10 kHz		86		db
Temperature Stability	Over Operating Range		.002	.015	%/°C
Current Limit Sense Voltage			70		mV
Current Limit T _c			±0.2		mV/°C
Reference Voltage			-6.2	-6.5	V
Shutdown Resistance (R _{sD})		2.0	3.0	5.0	K ohm
Standby Current Drain	$V_{in} = -30V$		1.5	2.5	mA
Output Noise Voltage	BW = 100Hz to 10KHz		20		μV_{rms}
Long Term Stability			0.1		%/Khr

Applications

Basic Negative Voltage Regulator (Fig. 1)

1. For low voltage applications, (V_o = -2 to -6V):

$$V_0 = \frac{V_{REF} R_2}{R_1 + R_2}$$
, $R_3 = \frac{R_1 R_2}{R_1 + R_2}$


 $\frac{V_{REF}}{R_1 + R_2} < 500 \,\mu\text{A}, \quad R_4 = \infty$ R1

- 2. For high voltage application, ($V_0 = -6$ to -37V)
- $V_{o} = \frac{V_{REF} \left(R_{3} + R_{4}\right)}{R}$ $R_3 R_4$, $R_1 = \frac{\kappa_3}{R_3 + \kappa_3}$ $R_2 = \infty$ R4 R.
- 3. For constant-current limiting:
- $R_{sc} = \frac{70 \text{ m}}{I_{sc} \text{ (max)}}$
- 4. If shut-down is not required, set $R_{sD} = 0$. Regulator will shut-down when $R_{sD} > 5K$ ohms.

High Current Applications (Fig. 2)

- 1. Select R1, R2, R3 and R4 as per basic regulator application.
- 2. For thermal shutdown, mount thermistor $R_{\rm sp}$ with close
- thermal coupling to the 2N3055 power transistor.

3. R₅ and R₆ provide foldback current limiting: 70mV 70mV V_o R ١... Imax = - $+\frac{1}{R_{sc}(R_{5}+R_{6})}$ R., Rac



Regulating Pulse Width Modulator

SG1524 / SG2524 / SG3524

Description


This monolithic integrated circuit contains all the control circuitry for a regulating power supply inverter or switching regulator. Included in a 16-pin dual-in-line package is the voltage reference, error-amplifier, oscillator, pulse width modulator, pulse steering flip-flop, dual alternating output switches and current limiting and shut-down circuitry. This device can be used for switching regulators of either polarity, transformer coupled DC to DC converters, transformer-less voltage doublers and polarity converters, as well as other power control applications. The SG1524 is specified for operation over the full military temperature range of -55° C to $+125^{\circ}$ C, while the SG2524 and SG3524 are designed for commercial applications of 0^{\circ}C to $+70^{\circ}$ C.

Features

- Complete PWM power control circuitry
- Single ended or push-pull outputs
- Line and load regulation of 0.2%
- 1% maximum temperature variation
- Total supply current less than 10mA
- Operation beyond 100kHz

Derate above 25°C Operating Temperature Range SG1524 SG2524/SG3524 Storage Temperature Range	8mW/°C -55°C to +125°C 0°C to +70°C -65°C to +150°C	
	Derate above 25°C Operating Temperature Range SG1524 SG2524/SG3524	Operating Temperature Range SG1524 -55°C to +125°C SG2524/SG3524 0°C to +70°C






CONNECTION DIAGRAM

TOP VIEW

Compensation	9	8	Ground
Shutdown	10	7] c 7
Emitter A	11	6	
Collector A	12	5) C.L. Sense
Collector B	13	4	(+) C.L. Sense
Emitter B	14	3	Osc. Output
Vin [15	2	Non. Inv. Input
Vier [16	1	Invert Input
		_	


CHIP LAYOUT



SG1524 / SG2524 / SG3524

Electrical Characteristics (Unless otherwise stated, these specifications apply for $T_A = -55^{\circ}C$ to +125°C for the SG1524 and 0°C to +70°C for the SG2524 and SG3524, $V_{1N} = 20V$, and $f = 20kH_2$)

			524	SG2524		SG352			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Reference Section:									
Output Voltage:	집 그 같은 것은 것을 같은 것이다.	4.8	5.0	5.2	4.6	5.0	5.4	v	
Line Regulation	V _{IN} = 8 to 40 Volts		10	20	-	10	30	mV	
Load Regulation	IL = 0 to 20mA	-	20	50	-	20	50	mV	
Ripple Rejection	f = 120 Hz, T _A = 25°C	-	66	-	-	66	-	dB	
Short Circuit Current Limit	V _{REF} = 0, T _A = 25°C		100	-	-	100	-	mA	
Temperature Stability	Over Operating Temperature Range	-	0.3	1	-	0.3	1	%	
Long Term Stability	T _A = 25°C		20		-	20		mV/kh	
Oscillator Section:			12110						
Maximum Frequency	$C_T = .001 \text{ mfd}, R_T = 2k\Omega$		300	$2^{\circ}2^{\circ}$	-	300		kHz	
Initial Accuracy	R _T and C _T constant	-	5		· · _ · ·	5	-	%	
Voltage Stability	V _{IN} = 8 to 40 Volts, T _A = 25°C	_	_	1		-	1	%	
Temperature Stability	Over Operating Temperature Range	-		2			2	%	
Output Amplitude	Pin 3, T _A = 25°C	_	3.5		-	3.5		V	
Output Pulse Width	$C_{T} = .01 \text{ mfd}, T_{A} = 25^{\circ}\text{C}$		0.5	_	_	0.5		μS	
and the second	-1		0.0			0.0			
Error Amplifier Section:	V _{CM} = 2.5 Volts								
Input Offset Voltage	$V_{CM} = 2.5$ Volts		0.5	5		2	10	mV	
Input Bias Current	V _{CM} = 2.5 Volts	-		10	-		10	μΑ	
Open Loop Voltage Gain		72	80		60	80		dB	
Common Mode Voltage	$T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$	1.8		3.4	1.8	-	3.4	V	
Common Mode Rejection Ratio		- <u>-</u>	70	-		70	-	dB	
Small Signal Bandwidth	A _V = 0JB, T _A = 25°C	-	3	-	-	3	-	MHz	
Output Voltage	T _A = 25°C	0.5	+	3.8	0.5	-	3.8	V	
Comparator Section:	ومعاجبته فترجع كالجهار البيب تصبيني	et a la com	i per salaar		1.2 · · · · · · ·			1.44	
Duty Cycle	% Each Output On	0	···	45	0	- 1	45	%.	
Input Threshold	Zero Duty Cycle	2 - 11	1			1	1 - ¹	V	
Input Threshold	Max. Duty Cycle	. - · ·	3.5		-	3.5		V	
Input Bias Current		-	1			1		μA	
Current Limiting Section:	Pin 9 = 2V with Error Amplifier				1				
Sense Voltage	Set for Max Out, $T_A = 25^{\circ}C$	190	200	210	180	200	220	mV	
Sense Voltage T.C.		150	0.2	- 210		0.2		mv/°c	
Common Mode Voltage		-1	0.2	+1	-1	0.2	+1	V V	
Output Section: (Each Output)		anain.	ALC: NO			2.5			
Collector-Emitter Voltage		40			40	-		V	
Collector Leakage Current	V _{CE} = 40V		0.1	50		0.1	50	μΑ	
Saturation Voltage	l _c = 50mA	-	1	2		1	2	V	
Emitter Output Voltage	V _{IN} = 20V	17	18	$(1, 1, \frac{1}{2}, \frac{1}{2})$	17	18	-	V	
Rise Time	R _C = 2K ohm, T _A = 25°C		0.2	<u> </u>	-	0.2	-	μS	
Fall Time	R _C = 2K ohm, T _A = 25°C	_	0.1	$\mathbb{C} \to \mathbb{C}$	-	0.1	-	μS	
Total Standby Current:	V _{IN} = 40V	_	8	10		8	10	mA	
(Excluding oscillator charging current, error and current limit dividers, and with outputs open)									



Regulating Pulse Width Modulator

SG1524 / SG2524 / SG3524

Oscillator


The oscillator in the SG1524 uses an external resistor (R_{T}) to establish a constant charging current into an external capacitor (C_T). While this uses more current than a series connected RC, it provides a linear ramp voltage on the capacitor which is also used as a reference for the comparator. The charging current is equal to 3.6V \div R_T and should be kept within the range of approximately $30 \,\mu\text{A}$ to $2 \,\text{mA}$, i.e., 1.8k $< R_{T} <$ 100k. The range of values for C_{T} also has limits as the discharge time of C_T determines the pulse width of the oscillator output pulse. This pulse is used (among other things) as a blanking pulse to both outputs to insure that there is no possibility of having both outputs on simultaneously during transitions. This output dead time relationship is shown in Figure 1. A pulse width below approximately 0.5 microseconds may allow false triggering of one output by removing the blanking pulse prior to the flip-flop's reaching a stable state. If small values of C_T must be used, the pulse width may still be expanded by adding a shunt capacitance (\approx 100 pf) to ground at the oscillator output. (Note: Although the oscillator output is a convenient oscilloscope sync input, the cable and input capacitance may increase the blanking pulse width slightly.) Obviously, the upper limit to the pulse width is determined by the maximum duty cycle acceptable. Practical values of C_T fall between .001 and 1.0 mfd.


The oscillator period is approximately $t = R_T C_T$ where t is in microseconds when R_T = ohms and C_T = microfarads.

The use of Figure 2 will allow selection of R_T and C_T for a wide range of operating frequencies. Note that for series regulator applications, the two outputs can be connected in parallel for an effective 0 - 90% duty cycle and the frequency of the oscillator is the frequency of the output. For push-pull applications, the outputs are separated and the flip-flop divides the frequency such that each output's duty cycle is 0 - 45% and the overall frequency is $\frac{1}{2}$ that of the oscillator.

If it is desired to synchronize the SG1524 to an external clock, a pulse of \approx + 3 volts may be applied to the oscillator output terminal with $R_T C_T$ set slightly greater than the clock period. The same considerations of pulse width apply. The impedance to ground at this point is approximately 2k ohms.

If two or more SG1524's must be synchronized together, the easiest method is to interconnect all pin 3 terminals, tie all pin 7's together and to a single C_T , leave all pin 6's open except one which is connected to a single R_T .





Regulating Pulse Width Modulator

SG1524 / SG2524 / SG3524

Current Limiting

The current limiting circuitry of the SG1524 is shown in Figure 3.

By matching the base-emitter voltages of Q1 and Q2, and assuming negligible voltage drop across R_1 ,


Threshold =
$$V_{BE}$$
 (Q1) + $I_1R_2 - V_{BE}$ (Q2) = I_1R_2
 $\approx 200 \text{ mV}$


Although this curcuit provides a relatively small threshold with a negligible temperature coefficient, there are some limitations to its use, the most important of which is the ± 1 volt common mode range which requires sensing in the ground line. Another factor to consider is that the frequency compensation provided by R_1C_1 and Q1 provides a rolloff pole at approximately 300 Hertz.

Since the gain of this circuit is relatively low, there is a


transition region as the current limit amplifier takes over pulse width control from the error amplifier. For testing purposes, threshold is defined as the input voltage to get 25% duty cycle with the error amplifier signaling maximum duty cycle.

If this current limit circuitry is unused, pins 4 and 5 should both be grounded.





In this conventional single-ended regulator circuit, the two outputs of the SG1524 are connected in parallel for effective 0 - 90% duty-cycle modulation. The use of an output inductor requires and R-C phase compensation network for loop stability.



Push-pull outputs are used in this transformer-coupled DC-DC regulating converter. Note that the oscillator must be set at twice the desired output frequency as the SG1524's internal flip-flop divides the frequency by 2 as it switches the P.W.M. signal from one output to the other. Current limiting is done here in the primary so that the pulse width will be reduced should transformer saturation occur.

Precision General-Purpose Regulator

SG1532 | SG2532 | SG3532

DESCRIPTION

This monolithic integrated circuit is a versatile, generalpurpose voltage regulator designed as a substantially improved replacement for the popular SG723 device. The SG1532 series regulators retain all the versatility of the SG723 but have the added benefits of operation with input voltages as low as 4.5 volts and as high as 50 volts; a low noise, low voltage reference; temperature compensated, low threshold current limiting; and orotective circuits which include thermal shutdown and independent current limiting of both the reference and output voltages. Also included is a separate remote shutdown terminal and — in the dual-in-line package — open collector outputs for low input-output differential applications.


These devices are available in both hermetic 14-pin cerdip DIL and 10-pin TO-96 packages. In the T-package, these units are interchangeable with the LAS-1000 and LAS-1000 regulators. The SG1532 is rated for operation over the temperature range of -55°C to +125°C while the SG2532 and SG3532 are intended for industrial applications of 0°C to +70°C.


FEATURES:

- Input voltage range of 4.5 to 50 volts
- 2.5 volt low noise reference
- Independent shutdown terminal
- Improved line and load regulation
- 80 mV current limit sense voltage
- Fully protected including thermal shutdown
- Useful output current to 150 mA

ABSOLUTE MAXIMUM RATINGS:

Input Voltage	
SG1532/2532	50 Volts
SG3532	40 Volts
Output Current	250 mA
Reference Current	25 mA
Zener current (J-package only)	25 mA
Storage Temperature Range	-65°C to +150°C
Power Dissipation T-Package (TO-96) Derate Above 25 ⁰ C	800 mW 6.4 mW/ ^o C
J–Package (TO−116) Derate Above 25 ⁰ C →	1000 mW 8 mW/ºC
Operating Temperature Range SG1532 SG2532.and SG3532	-55°C to +125°C 0°C to +70°C





SIMPLIFIED SCHEMATIC

January 1978

27

Data subject to change without notice.


SG1532 / SG2532 / SG3532

ELECTRICAL CHARACTERISTICS (See Notes 1 & 2)

		SG	1532/2	532				
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Voltage	TA = 25°C	4.5	$(\underline{C_{2}})$	50	4.5	$[\cdot] = [t_i]$	40	Volts
Input Voltage	Over Temperature Range	4.7	_	50	4.7	-	40	Volts
Output Voltage		2.0		38	2.0	-	38	Volts
Max Output Current	R _{SC} = 0, V _O = 0, T _A = 25°C		175	250		175	250	mA
Min (VIN – VO)	IO = 100 mA, TA = 25°C	5.5 <u>-</u> 5.5	1.7	2.0		1.7	2.0	Volts
Reference Voltage	TA = 25°C	2.40	2.50	2.60	2.40	2.50	2.60	Volts
Reference Voltage	Over Temperature Range	2.35		2.65	2.35	۲	2.65	Volts
Temperature Stability		_	.005	.015	_	.005	.015	%/0C
Ref Short Ckt Current	VREF = 0, TA = 25°C	_	15	25	· ·	15	25	mA
Line Regulation	8V ≤ V _{IN} ≤ 40V	-	.005	.01	_	.005	.02	%/V
Line Regulation	$8V \le V_{IN} \le 20V$, IO = 25 mA	_	.01	.02	_	.01	.03	%/V
Load Regulation	1 mA ≤ IO ≤ 25 mA	_	.002	.004		.002	.004	%/mA
Load Regulation	$1 \text{ mA} \leq I_0 \leq 100 \text{ mA}$.002	.005	-	.002	.005	%/mA
Current Limit Sense Voltage	R _{SC} = 100Ω, V _O = 0	.06	.08	.10	.06	.08	.10	Volts
Shutdown Voltage Threshold		.40	.70	1.0	.40	.70	1.0	Volts
Shutdown Source Current	VO = high	100	200	300	100	200	300	μA
Zener Voltage	J-Package only	6.0	6.4	7.0	6.0	6.4	7.0	Volts
Standby Current	VIN = 40V		2.5	3.5	-	2.5	3.5	mA
Error Amplifier Offset Voltage		-	2.0	10		2.0	15	mV
Error Amplifier Input Bias Current		_	4	15		4	20	μA
Open Loop Gain	TA = 25°C	66	68	72	60	68	72	dB
Ripple Rejection	f = 120Hz, TA = 25°C		66	-	-	66	· /	dB
Output Noise	10Hz ≤ f ≤ 100kHz, TA = 25°C		50	<u></u>		50	1 - <u>1</u> - 1	μVrms
Long Term Stability	VIN = 30V, TA = 125°C	-	0.3	1.0		0.3	1.0	%/kH
Thermal Shutdown		-	175	-	-	175	-	oC


Note 1: Unless otherwise specified, $V_{IN} = 10V$, $V_O = 5V$, $I_O = 1$ mA, T_A – specified operating range. Note 2: All regulation specifications are measured at constant junction temperature using low duty-cycle

pulse test.



Precision General-Purpose Regulator

SG1532 | SG2532 | SG3532




29

Precision General-Purpose Regulator

SG1532 | SG2532 | SG3532

APPLICATIONS



30


SG1568/1468


SG1568/1468 is a dual polarity tracking regulator designed to provide balanced positive and negative output voltages at currents to 100mA. The device is set internally for ±15V outputs but a single external adjustment can be used to change both outputs simultaneously from 14.5 to 20 volts. Input voltages up to ±30 volts can be used and there is provision for adjustable current limiting.


- Outputs balanced to within 1% (SG1568) •
- Line and load regulation of 0.06%
- 1% maximum output variation due to temperature changes .
- Standby current drain of 3.0mA •
- **Remote sensing provisions** •

NIT	
с	
hΑ	
с	
,	
,	
١V	
mV	
•	
mV .	
,	
в	
,	
hΑ	
V(rms)	
A	
A	
/k Hr	










SG1568/1468 Chip (See J-Packa diagram for pad functions)

(VCC = +20V, VEE = -20V, C1 = C2 = 1500 pF, C3 = C4 = 1.0 μ F, R_{SC}⁺ = R_{SC}⁻ = 4.0 Ω , $I_L^+ = I_L^- = 0$, $T_C^- = +25^{\circ}C$ unless otherwise noted.)


 $T_{low} = 0^{\circ}C \text{ for } 1468$ = --55°C for 1568

²T_{high} = +75^oC for 1468 = +125^oC for 1568

±1.5 Amp Regulator (Short Circuit Protected, with Proper Heatsinking)







C1 and C2 should be located as close To the device as possible. A 0.1μ F ceramic capacitor may be required on the input lines if the device is located an appreciable distance from the rectifier filter capacitors.

C3 and C4 may be increased to improve load transient response and to reduce the output noise voltage. At low temperature operation it may be necessary to bypass C4 with a 0.1µF ceramic disc capacitor.

See Applications Notes for additional information.

SG4194


DESCRIPTION

The SG4194 is a dual polarity tracking regulator designed to provide balanced or unbalanced output voltages at currents up to 200 mA. Both output voltages may be programmed between the limits of ± 100 mV and ± 42 volts by a single resistor. A balance terminal allows adjustment for non-symmetrical positive and negative output voltages.


This device is designed for ease of application with a minimal number of external components. In addition, internal current limiting and thermal shutdown provide full overload protection.

The SG4194 regulator is available in two package types to meet a wide range of dissipation requirements. The R (TO-66) power package is rated at 3W at T_A = 250C, while the J (TO-116) 14-pin ceramic DIP will dissipate 1W at T_A = 250C.

Balanced Output Voltage -








ELECTRICAL CHARACTERISTICS

- Simultaneously adjustable outputs with one resistor to ±42V
- Load current ±200mA
- Internal thermal shutdown at T = 175° C
- Provision for $\pm V$ unbalancing
- 3W power dissipation
- .2% load regulation

ABSOLUTE MAXIMUM RATINGS

Input Voltage ±V to Ground	SG4194; ±45V
	SG4194C: ±35V
Input-Output Voltage Differential	SG4194: ±45V
	SG4194C: ±35V
Power Dissipation at TA = 25°C	
J Package	1.0W
Derate above 25°C	8 mW/ºC
R Package	3.0W
Derate above 25°C	24 mW/ºC
Load Current	
J Package	150 mA
R Package	250 mA
Operation Junction Temperature Range	É de la companya de l
SG4194	55°C to +150°C
SG4194C	0°C to +125°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s)	+300°C

CONNECTION DIAGRAMS





R-Package Pin Numbers

	SG41		SG4194			1. S.			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Line Regulation	∆Vin = 0.1Vin		0.02	0.1	10.000	0.02	0.1	% Vout	
Load Regulation	4194R: IL = 1 to 200 mA 4194J: IL = 1 to 100 mA		0.001	0.002		0.001	0.004	% Vo/mA	
TC of Output Voltage		1.1.1.1.1	0.002	0.015		0.003	0.015	%/ºC	
Stand-By Current Drain	Vin = Vmax, Vo = 0V	1.1.1.1.1.1	+0.3	+1.0	g de la de	+0.3	+1.5	mA	
(Note 1)	Vin = Vmax, Vo = 0V	1.4	-1.2	-2.0		-1.2	-3.0		
Input Voltage Range		±9.5		±45	±9.5		±35	V	
Output Voltage Scale Factor	Rset = 71.5K, Tj = 25°C	2.45	2.5	2.55	2.38	2.5	2.62	κΩ/ν	
Output Voltage Range	Rset = 71.5K	0.10		±42	0.10	18.97	±32	V	
Output Voltage Tracking				1.0			2.0	%	
Ripple Rejection	f = 120Hz, Tj = 25°C		70	1000	(S. 1794)	70	Sagar S	dB	
Input-Output Voltage Differential	IL = 50mA	3.0			3.0			v	
Output Short Circuit Current	Vin = ±30V Max		300	a Longer		300	i i i i i i i i i i i i i i i i i i i	mA	
Output Noise Voltage	$C_L = 4.7 \mu F$, $V_0 = \pm 15 V$ f = 10Hz to 100kHz		250			250		μV RMS	
Internal Thermal Shutdown			175		148.63	175	1.999 - 22	00	

Note 1: $\pm I$ Quiescent will increase by 50 μ A/V_{out} on positive side and 100 μ A/V_{out} on negative side.

Voltage Regulators


SG7800/140/340 Series – 3-Terminal Positive Regulators

The SG7800/140/340 series of voltage regulators are monolithic integrated circuits designed to provide fixed output voltages at currents in excess of one amp. These devices feature self-contained protective features which make them essentially blow-out proof. These consist of peak current limiting, safe-area control, and thermal shutdown for protection against excessive power dissipation.

In addition to providing fixed voltages by themselves, these regulators can be used with external components for adjustable outputs and are available in TO-220 as well as hermetically sealed TO-39, TO-66 and TO-3 power packages.


input voltage	+35V, except +40 for SG7824
Power dissipation (Note 1)	Internally limited
Storage temperature range	-65° to +150°C
Operating junction temperature range	
SG7800 series	0 to +150°C
SG7800C series	0 to +125°C
SG140 series	-55° C to +150° C
SG240 series	0 to +150° C
SG340 series	0 to +125°C
Lead temperature (soldering, 10 sec.)	+300° C


- Output current in excess of one amp
- Internal thermal shutdown protection
- Self-contained foldback current limiting
- Hermetically sealed steel power package



SG7800/ SERIES SUMMARY

Part No.	Description
SG7805/7805C, SG140-05/340-05	Positive 5-Volt Regulator
SG7806/7806C, SG140-06/340-06	Positive 6-Volt Regulator
SG7808/7808C, SG140-08/340-08	Positive 8-Volt Regulator
SG7812/7812C, SG140-12/340-12	Positive 12-Volt Regulator
SG7815/7815C, SG140-15/340-15	Positive 15-Volt Regulator
SG7818/7818C, SG140-18/340-18	Positive 18-Volt Regulator
SG7824/7824C, SG140-24/340-24	Positive 24-Volt Regulator





7800/140 ELECTRICAL CHARACTERISTICS (See Notes 1 & 2)

				7806 140-06			7808 140-08				7812 140-12	e de la composición d		7815 140-15			7818 140-1	в		Units			
		5 10			6 11			8 14				12			15	-		18		24			Volts
											19				23		27			33			Volts
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage	T _j = 25°C	4.8		5.2	5.75		6.25	7.7		8.3	11.5		12.5	14.4		15.6	17.3		18.7	23.0		25.0	Volts
Line Regulation (Note 4)	Tj = 25°C	(7V =	5 ≼∨in ≤	50 ≦25∨)	(8∨ =	6 ≼∨in ≤	60 ≦25∨)	(10.5\	8 ≤VIN	80 ≤25∨)	(14.5)	12 /≤VIN	120 (≤30V)	(17.5\	15 /≤∨IN	150 (≤30V)	(21V	20 ≤∨IN	180 ≤33V)	(27∨	25 ≤VIN *	240 ≤38V)	mV
Line Regulation (Note 4)	Tj = 25°C	(8∨ ≤	5 ≼∨ _{IN} ≪	25 12V)	(9V ^s	6 ≼∨ _{IN} ≤	30 (13V)	(11V	8 ≪v _{IN} ≪	40 ≦17V)	(16V	12 ≤∨ _{IN} :	60 ≪22∨)	(20V	15 ≤VIN -	75 ≤26∨)	(24V	20 ≤V1N ≤	90 ≦30∨)	(30V	25 ≤V _{IN} ≤	120 ≼36∨)	mV
Load Regulation R, K-Package T-Package (Note 3)	$\label{eq:transformation} \begin{split} T_{j} &= 25^{o}C\\ 5\text{mA} &\leq I_{O} &\leq 1.5A\\ 5\text{mA} &\leq I_{O} &\leq 500\text{mA} \end{split}$		15 5	50 25		20 6	60 30		24 7	80 40		28 8	120 60		30 10	150 75		40 12	180 90		50 16	240 120	mV mV
Load Regulation R, K-Package T-Package (Note 3)	$T_j = 25^{0}C$ 250 mA ≤1 ₀ ≤750 mA 100 mA ≤1 ₀ ≤250 mA		15 5	25 15		20 6	30 15		24 7	40 20		28 8	60 30		30 10	75 40		40 12	90 45		50 16	120 .60	mV mV
Total Output Voltage Tolerance	۵/ ₀ Range K-Pkg: 5 m A ≤ I ₀ ≤ 1.0 A, P ≤ 20W T-Pkg: 5 m A ≤ I ₀ ≤ 200 m A, P ≤ 2W R-Pkg: 5 m A ≤ I ₀ ≤ 1.0 A P ≤ 15W	4.75 (8∨ ≤	≤vin≤	5.25 20V)	5.7 (9V ≤	≤vin ≤	6.3 ≨21V)	7.6 (11.5	v ≤i0 ∗	8.4 ≶23V)	11.4 (15.5\	V≦VIN	12.6 ≤27V)	14.25 (18.5V	v≪vin	15.75 ≪30V)	•	≤vin	18.9 ≤33V)	22.8 (28V	V ≦VIN *	25.2 ≤38V)	Volts
Quiescent Current	Tj = 25°C		4	6.0		4	6.0		4	6.0		4	6.0		4	6.0	33	4	6.0		4	6.0	mA
ΔV _{IN} Range	T _j = -55°C to +150°C	(8∨ ≤	≤vin≤	25V)	(9∨ ≤∨ _{IN} ≤25∨)		1 ≦25∨)	{11.5V ≤V _{IN}		 ≪25∨)	(15∨ ≤∨ _{IN} ≤30∨)		 ≼30∨)	(18.5V ≤V _{IN} ≤		≤30∨)	(22V	22∨ ≤∨ _{IN} ≤33∨)		(28∨ ≤∨ _{IN}		≦38V)	
Quiescent Current Change	Over Line Regulation Rangs Over Load Reನ್ರಚಾನion Range			1.3 0.5			1.3 0.5			1.0 0.5			1.0 0.5			1.0 0.5			1.0 0.5			1.0 0.5	mA mA
Long Term Stability	1000 hours at T _j = 125°C			20			24			32			48			60			72			96	m∨
Temperature Coefficient	I _O = 5 mA		-0.5			-0.5			-0.6			-0.8			-1.0			-1.2			-1.5		mV/ºC
Ripple Rejection	f = 120 Hz, ΔV _{IN} = 10V		78			75			72			71			70		n ar ei	69			66		dB
Output Noise Voltage	T _j = 25°C, 10 Hz \leq f \leq 100 kHz		40			45			52			75			90			110			170		μV rms
Dropout Voltage	$T_j = 25^{\circ}C, I_0 = 1.0A (K-Pkg. only)$		2.0			2.0			2.0			2.0			2.0			2.0			2.0		Volts
Short Circuit Current	T _j = 25°C (Note 5)		2.1			2.0			1.8			1.5			1.3			1.0			0.7		Amps
Peak Output Current	Tj = 25°C		2.5			2.5			2.5			2.5			2.2			2.2			2.2		Amps
Thermal Shutdown	l _O = 5 mA		175			175		1.00 	175			175			175			175			175		•c

Voltage Regulators

1. T_j = -55°C to +150°C, I_{OUT} = 500 mA for R, K-Package and 100 mA for T-Package, unless otherwise noted. 2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.

4. ΔV_{IN} min. @ -55°C must maintain an input/output differential of 2.5V. 5. Short circuit protection is only assured over ΔV_{IN} range.

3. Specifications at operating currents above 500 mA do not apply to T-Package.

7800C/340 ELECTRICAL CHARACTERISTICS (See Notes 1 & 2)

	····														·						-		
DEVICE TYPE	PE		7805C 340-05			7806C 340-06			7808C 340-08			7812C 340-12			7815C 340-15			78180 340-1			Units		
NOMINAL OUTPUT VOLTAGE		5			6			8			12				15		18			24			Volts
INPUT VOLTAGE (Unless Otherwise Noted)		10			11 .			14			19			23			27			33			Volts
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	мах	MIN	түр	MAX	MIN	TYP	MAX	MIN	түр	MAX	MIN	TYP	MAX	
Output Voltage	T _j = 25°C	4.8		5.2	5.75		6.25	7.7		8.3	11.5		12.5	14.4		15.6	17.3		18.7	23.0		25.0	Volts
Line Regulation	Tj = 25⁰C	(7∨ ≤	5 ≤∨in ≤	100 25∨)	(8∨ ≤	6 ≦∨in ≤	120 25V)	(10.5V	8 ≤v _{IN}	160 ≤25V)	(14.5∨	12 <≤∨ _{IN}	240 ≤30V)	(17.5∨	15 ≪∨in	300 ≤30V)	(21)	20 ≪ViN [≴]	360 ≤33∨)	(27V	25 ≤∨IN *	480 ≤38∨)	mV
Line Regulation	T _j = 25 ^o C	 (8∨ ≤	5 ≼v _{in} ≪ 	50 12V)	(9∨ ≤	6 ≦VIN ≤	60 13V)	(11V	8 ≪v _{IN} ≪	80 ≦17∨)	(16V	12 ≪VIN [≰]	120 ≦22V)	(20V	15 ≪Vin ≪	150 ≦26∨)	(24∨ ≤	20 ≤V _{IN} ≤	180 ≦30∨)	(30V	25 ≪VIN [≼]	240 ≼36∨)	mV
Load Regulation	T _j = 25°C	1																					
P, R, K-Package T-Package (Note 3)	$5 \text{ mA} \leq I_{\text{O}} \leq 1.5 \text{A}$ $5 \text{ mA} \leq I_{\text{O}} \leq 500 \text{ mA}$		15 5	100 50		20 6	120 60	•	24 7	160 80		28 8	240 120		30 10	300 150		40 12	360 180		50 16	480 240	mV mV
Load Regulation P, R, K-Package T-Package (Note 3)	$T_j = 25^{\circ}C$. 250 mA ≤ I_O ≤750 mA 100 mA ≤ I_O ≤250 mA		15 5	50 25		20 6	,60 30		24 7	80 40		28 8	120 60		30 10	150 75		40 12	180 90		50 16	240 120	'mV mV
Total Output Voltage Tolerance	∆I _O Range K-Pkg: 5 mA ≤ I _O ≤ 1.0A, P ≤ 20W T-Pkg: 5 mA ≤ I _O ≤ 200 mA, P ≤ 2W P, R-Pkg: 5 mA ≤ I _O ≤ 1.0A P ≤ 15W	4.75 {7∨ ≤	v _{IN} ≤2	5.25 0V)	5.7 (8V :	≤v _{in} ≤	6.3 (21V)	7.6 (10.5V	≤vin	8.4 ≪23V)	11.4	≤vin≤	12.6 ≤27V})	14.25 (17.5v	≤VIN	15.75 ≪30V)	17.1 (21V)	 ≪vin *	18.9 ≤33∨)	22.8 (27V	≪vin	25.2 ≪38V)	Volts
Quiescent Current	T _j = 25°C		4	8.0		4	8.0		4	8.0		4	8.0		4	8.0		4	8.0		4	8.0	mA
∆V _{IN} Range	T _j = 0°C to +125°C	(7∨ ≤	≤Vin ≤	25V)	(8∨ ≤	≦vin≤	25V)	(10.5V	≤vin	≤25∨)	(14.5V	l ≪vin	<30V)	(17.5V	≤vin	≤30V)	(21∨ ≤	≤v _{IN} ≮	 ≼33∨)	(27∨	≪∨in *	≤38V)	
Quiescent Current Change	With Line ∆V _{IN} Range With Load ∆I _O Range			1.3 0.5			1.3 0.5			1.0 0.5			1.0 0.5			1.0 0.5			1.0 0.5			1.0 0.5	mA mA
Long Term Stability	1000 hours at T _j = 125°C			20			24			32			48			60			72			96	mV
Temperature Coefficient	I _O = 5 mA		-0.5			-0.5			-0.6			-0.8			-1.0			-1.2			·-1.5		mV/⁰C
Ripple Rejection	f = 120 Hz, ∆V _{IN} = 10V		78			75			72			71			70			69			66		dB
Output Noise Voltage	T _j = 25°C, 10 Hz \leq f \leq 100 kHz		40			45			52			75'			90			110			170		µV rms
Dropout Voltage	$T_j = 25^{\circ}C, I_0 = 1.0A (K-Pkg. only)$		2.0			2.0			2.0			2.0			2.0			2.0			2.0		Volts
Short Circuit Current	T _j = 25°C (Note 4)		2.1			2.0			1.8			1.5			1.3			1.0			0.7		Amps
Peak Output Current	T _j = 25°C		2.5			2.5			2.5			2.5			2.2			2.2			2.2		Amps
Thermal Shutdown	10 = 5 mA		175			175			175			175			175			175			175		°C

T_j = 0°C to +125°C, I_{OUT} = 500 mA for P, R, K-Package and 100 mA for T-Package, unless otherwise noted.
 All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.

 $^\circ$ 3. Specifications at operating currents above 500 mA do not apply to T-Package. 4. Short circuit protection is only assured over $~\Delta V_{1N}$ range.

ដ្ឋ

Voltage Regulators

Precision Positive Fixed Voltage Regulators

SG7800A / SG7800AC

The SG7800A and SG7800AC series of voltage regulators are monolithic integrated circuits designed to provide fixed output voltages at currents in excess of one amp. These units feature a unique on-chip trimming system to set the output voltage to within ±1.5% of nominal. In addition, improvements in input voltage capability and line and load regulation have made these devices substantially superior while being completely interchangeable with the standard SG7800, SG140 and SG340 series devices.

All protective features of thermal shutdown, current limiting, and safe-area control have been designed into these units with added reliability offered by the hermetically sealed TO-39, TO-66 and TO-3 power packages. The commerical grade is also available in TO-220 package.


ABSOLUTE MAXIMUM RATINGS:


Input voltage Power dissipation (Note 1) Operating junction temperature range SG7800A series SG7800AC series Storage temperature range Lead temperature (soldering, 10 sec) 50 volts Internally limited


-55°C to +150°C 0°C to +125°C -65°C to +150°C 300°C

APPLICATIONS

- Output voltage set to within ±1.5% tolerance
- Input voltage range to 50 volts max
- Output current to 1.5 amp
- Improved line and load regulation
- Complete self-contained protective features
- · Hermetically sealed steel power package







PACKAGES

7800A ELECTRICAL CHARACTERISTICS (See Notes 1 & 2)

DEVICE TYPE			7805A			7806A			7808A			7812A			7815A			7818A			7824A		Units
NOMINAL OUTPUT VO	LTAGE		5			6			. 8	-		12			15			18			24		Volts
INPUT VOLTAGE (Unle	ss Otherwise Noted)		10			11			14			19			23			27			33		Voits
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	түр	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	ТҮР	мах	MIN	түр	мах	MIN	ТҮР	MAX	
Output Voltage	Τ _j = 25°C	4.9		5.1	5.9		6.1	7.85		8.15	11.8		12.2	14.8		15.2	17.7		18.3	23.6		24.4	Volts
Line Regulation (Note 4)	T _j = 25°C	(7∨ ∜	5 ≤∨in ≤	25 25V)	(8∨ ≤	6 ≦∨in ≤	30 25V)	(10.5V	8 ≤∨ _{IN}	40 ≤25V)	(14.5)	12 (≤VIN	60 ≤30∨)	(17.5V	15 ≤∨in	75 ≤30V)	(21 V -	20 ≪VIN [≰]	90 ≤33∨)	(27V	25 ≤VIN *	120 ≤38V)	m∨
Line Regulation (Note 4)	T _j = 25°C	(8∨ ≶	5 ≦v _{in} ≪	12 12V)	(9∨ ≤	6 ≦∨IN ≤	15 13V)	(11V	8 ≪v _{IN} ≤	20 ≦17∨)	(16∨	12 ≪V _{IN} ≪	30 ≤22∨)	(20V	15 ≪Vin ≪	40 ≦26∨)	(20∨ ≉	20 ≤Vin ≤	45 ≦30∨)	(30∨	25 ≪VIN [≼]	60 ≤36∨)	m∨
Load Regulation R, K-Package T-Package (Note 3)	$T_{j} = 25^{0}C$ $5 \text{ mA} \leq I_{O} \leq 1.5A$ $5 \text{ mA} \leq I_{O} \leq 500 \text{ mA}$		15 5	50 25		20 6	60 30		24 7	70 35		28 8	80 40		30 10	100 50		40 12	120 60		50 16	160 80	∵mV mV
Load Regulation R, K-Package T-Package (Note 3)	T; = 25°C 250 mA ≤I _O ≤750 mA 100 mA ≤I _O ≤250 mA		15 5	25 12		20 6	30 15		24 7	35 17		28 8	40 20		30 10	50 25		40 12	60 30		50 16	80 40	mV mV
Total Output Voltage Tolerance	∆l _O Range K-Pkg: 5 mA ≤ I _O ≤ 1.0A, P ≤ 20W T-Pkg: 5 mA ≤ I _O ≤ 200 mA, P ≤ 2W R-Pkg: 5 mA ≤ I _O ≤ 1.0A P ≤ 15W	4.8 (8∨ ≋	≤vin≤	5.2 20V)	5.8 (9∨ ≤	≦vin ≤	6.2 21V)	7.75 (11.5V	≤vin	8.25 ≪23∨)	11.7 (15.5V	v≤vin	12.3 ≤27V)	14.6 (18.5V	≪vin	15.4 ≤30V)	17.5 (22V	≤vin	18.5 ≤33V)	23.3 (28V	v ≪vin •	24.7 ≤38V)	Volts
Quiescent Current	T _j = 25°C		4	6.0		4	6.0		4	6.0		4	6.0		4	6.0		4	6.0		4	6.0	mA
∆V _{IN} Range	T _j = -55 ^o C to +150 ^o C	(8V ^s	≤v _{in} ≤	25V)	(9∨ ≉	≤vin ≤	25V)	(11.5V	≤v _{IN}	≤25V)	(15V	 ≪v _{in} ≪	† ≼30∨)	(18.5V	≤vin	≪30V)	(22V	≪vin ≪	 ≤33V)	(28∨	≪v _{in} ≪	≦38V)	
Quiescent Current Change	With Line ΔV _{IN} Range With Load ΔI _O Range	÷		1.3 0.5			1.3 0.5			1.0 0.5			1.0 0.5			1.0 0.5			1.0 0.5			1.0 0.5	mA mA
Long Term Stability	1000 hours at $T_j = 125^{\circ}C$			20			24			32			48			60			72			96	m∨
Temperature Coefficient	IO = 5 mA		-0.5			-0.5			-0.6			-0.8			-1.0			-1.2			-1.5		mV/⁰C
Ripple Rejection	f = 120 Hz, Δv _{IN} = 10v		78			75			72			71			70			69			66		dB
Output Noise Voltage	T _j = 25°C, 10 Hz \leq f \leq 100 kHz		40			45			52			75			90			110			170		µV rms.
Dropout Voltage	$T_j = 25^{\circ}C, I_0 = 1.0A (K-Pkg. only)$		2.0			2.0			2.0			2.0			2.0			2.0			2.0		Volts
Short Circuit Current	Tj = 25°C (Note 5)		2.1			2.0			1.8			1.5			1.3			1.0			0.7		Amps
Peak Output Current	T _j = 25°C		2.5			2.5			2.5			2.5			2.2			2.2			2.2		Amps
Thermal Shutdown	i ₀ = 5 mA		175			175			175			175			175			175			175		°C

1. $T_A = -55^{\circ}C$ to +150°C, $I_{OUT} = 500$ mA for R, K-Package and 100 mA for T-Package, unless otherwise noted. 2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.

4. ΔVIN min. @ -55°C must maintain an input/output differential of 2.5V. 5. Short circuit protection is only assured over ΔVIN range.

7800AC ELECTRICAL CHARACTERISTICS (See Notes 1 & 2)

DEVICE TYPE			7805A	c		7806A	c		7808A	5		7812AC		1952) 1970)	7815A	ана. Собрания Собрания	11.00	7818AC	, Mer Polyte		7824A0	C	Units
NOMINAL OUTPUT VO	DLTAGE		5			6			8			12			15			18			24		Volts
INPUT VOLTAGE (Unle	ess Otherwise Noted)		10			11			. 14			19			23		-	27			33		Volts
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	TYP	MAX	
Output Voltage	T _j = 25°C	4.9		5.1	5.9		6.1	7.85		8.15	11.8		12.2	14.8		15.2	17.7		18.3	23.6		24.4	Volts
Line Regulation	Tj = 25°C	(7V	5 ≤∨in ≤	50 ≤25∨)	(8) :	6 ≤∨IN <	60 ≨25∨)	(10.5\	8 ∕ ≤ VIN	80 ≤25∨)	(14.5)	12 / ≤ VIN	120 ≤30V)	(17.5\	15 / ≤ VIN	150 ≤30V)	(21V	20 ≪∨IN *	180 ≤33V)	(27∨	25 ≤VIN	240 ≤38V)	mV
Line Regulation	T _j = 25°C	(8V :	5 ≤v _{IN} ≤	25 (12V)	(9V =	6 ≤v _{IN} ≤	30 13V)	(11V	8 ≪Vin ≮	40 ≦17V)	(16V	12 ≤VIN *	60 ≤22V)	(20∨	15 ≤VIN *	75 ≤26∨)	(24V	20 ≤∨IN ≤	90 ≦30∨)	(30∨	25 ∕ ≤∨ _{IN} ≮	120 ≪36∨)	mV
Load Regulation P, R, K-Package T-Package (Note 3)	$\label{eq:transformation} \begin{split} T_{j} &= 25^{o}C\\ 5\text{mA} &\leq I_{O} \leqslant 1.5A\\ 5\text{mA} \leqslant I_{O} \leqslant 500\text{mA} \end{split}$		15 5	50 25		20 6	60 30		24 7	80 40		28 8	120 60		30 10	150 75		40 12	180 90		50 16	240 120	mV mV
Load Regulation P, R, K-Package T-Package (Note 3)	T _i = 25°C 250 mA ≤i _O ≤750 mA 100 mA ≤i _O ≤250 mA		15 5	25 15		20 6	30 15		24 7	40 20		28 8	60 30		30 10	75 40		40 12	90 45		50 16	120 60	mV mV
Total Output Voitage Tolerance	۵/ ₀ Range K-Pkg: 5 mA ≤ I ₀ ≤ 1.0A, P ≤ 20W T-Pkg: 5 mA ≤ I ₀ ≤ 200 mA, P ≤ 2W P, R-Pkg: 5 mA ≤ I ₀ ≤ 1.0A P ≤ 15W	4.8 (7∨ -	≤v _{IN} ≤	5.2 ≦20V)	5.8 (8V *	≤v _{in} ≤	6.2 21V)	7.75 (10.5	≪vin ≪	8.25 ≦23V)	11.7 (14.5\	/≤v _{in}	12.3 ≪27V)	14.6 (17.5)	V≪VIN	15.4 ≪30V)	17.5 (21)	′≤v _{iN} :	18.5 ≤33V)	23.3	V ≪VIN -	24.7 ≤38V)	Volts
Quiescent Current	Tj = 25°C		4	6.0		4	6.0		4	6.0		4	6.0		4	6.0		4	6.0		4	6.0	mA
∆V _{IN} Range	T _j = 0°C to +125°C	(7V -	† ≤vin≤	≦25V)	(8∨ ≤	≤vin ≤	25V)	(10.5V	 ≤v _{IN}	 ≤25V)	(14.5V	¦ ′≤∨in	 ≪30V)	(17.5V	¦ ≪vin	≤30V)	(211	≤vin ≤	 ≼33V)	(27V	 ≤vin≉	 ≤38V)	
Quiescent Current Change	With Line ΔV _{IN} Range With Load ΔI _O Range			1.3 0.5			1.3 0.5			1.0 0.5			1.0 0.5			1.0 0.5			1.0 0.5			1.0 0.5	mA mA
Long Term Stability	1000 hours at T _j = 125°C			20			24			32			48	1.11		60			72			96	mV
Temperature Coefficient	I _O = 5 mA		-0.5	riger i L		-0.5			-0.6			-0.8			-1.0			-1.2			-1.5		mV/ºC
Ripple Rejection	f = 120 Hz, ΔV _{IN} = 10V		78			75			72			71			70			69			66		dB
Output Noise Voltage	T _j = 25°C, 10 Hz \leq f \leq 100 kHz		40			45			52			75			90			110			170		μV rms
Dropout Voltage	$T_j = 25^{\circ}C, I_O = 1.0A (K-Pkg. only)$		2.0			2.0			2.0			2.0			2.0			2.0			2.0		Volts
Short Circuit Current	T _j = 25°C (Note 4)		2.1			2.0			1.8			1.5		24. j. 1955	1.3			1.0			0.7		Amps
Peak Output Current	Tj = 25°C		2.5			2.5			2.5			2.5			2.2			2.2			2.2		Amps
Thermal Shutdown	I _O = 5 mA		175			175			175			175			175			175			175		°C

Precision Positive Fixed Voltage Regulators

1. T_j = 0°C to +125°C, I_{OUT} = 500 mA for R, P, K-Package and 100 mA for T-Package, unless otherwise noted. 2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing. 3. Specifications at operating currents above 500 mA do not apply to T-Package. 4. Short circuit protection is only assured over ΔV_{IN} range.


Three Terminal Negative Regulator Series

SG7900/SG7900C


The 7900 series of negative regulators offer self-contained, fixedvoltage capability up to 1.5 amps of load current. With four factory set output voltages (-5V, -5.2V, -12V, and -15V) and four package options, this regulator series is an optimum complement to the SG7800/140 line of three terminal positive regulators.

Since these regulators require only a single output capacitor for satisfactory performance, and are protected from overload conditions by internal current limiting and thermal shutdown protection, ease of application is assured.

Although designed as fixed-voltage regulators, the output voltage can be increased through the use of a simple voltage divider. The low quiescent drain current of the device insures good regulation when this method is used. Product is available in hermetically sealed TO-39, TO-66 and TO-3 power packages and commercial product is also available in TO-220.



- Output voltage set internally to ±3%
- One volt minimum input-output differential
- Excellent line and load regulation
- Short circuit current limited
- Thermal overload protection



ABSOLUTE MAXIMUM RATINGS


		input output
Device Output Voltage	Input Voltage	Differential
5.0 volts	-25 V	25V
5.2 volts	-25 V	25V
8.0 volts	-35V	30V
12 volts	-35V	30V
15 volts	-40V	30V
Power dissipation		Internally Limited
Operating junction temperature	range	
SG7900 series		-55°C to +150°C
SG7900C series		0°C to +125°C
Storage temperature range		-65°C to +150°C
Lead temperature (soldering, 10	sec)	300°C

Input-Output

APPLICATIONS

C١ C2 2.2µF 1.0µF SG7900 INPUT OUTPUT C_1 is required only if regulator is separated from rectifier filter. Both C_1 and C_2 should be low E.S.R. types such as solid tantalum. If aluminum detroihtics are used, at least 10 times values shown should be selected. If large output capacities are used, the regulators must be protected from momentary input shorts. A high current diode from output to input will suffice. NOTE 3. Circuit for Increasing Output Voltage C3 25 Cı C2 2.24 .0µF INPUT SG7900 OUTPUT NOTE: C3 optional for improved transient response and ripple rejection. VOUT = V(REGULATOR) $\frac{R_1 + R_2}{R_2}$ $\begin{array}{rcl} \mbox{WHERE} & R_2 &=& 300\Omega \mbox{ FOR SG120.5 AND SG120.5.2} \\ R_2 &=& 750\Omega \mbox{ FOR SG120.12} \\ R_2 &=& 1000\Omega \mbox{ FOR SG120.15} \end{array}$

Fixed Output Regulator



NOTE: This circuit will allow each output to be adjusted approximately 41 volt around its nominal value. While there is some interaction in the adjustments, it is typically less than 10%. The linearity of the adjustment is a function of the potentionmetre resistance with lower values increasing the linearity at the expense of power dissipation. The diodes protect the regulators from output polarity reversal due to indevtent overfloads or variations in input voltage sequencing.

This same technique may be used with other voltages and/or regulators in the series by merely adjusting the circuit values.

hree **Terminal Negative Regulator Serie** S

DEVICE TYPE		1.00	7905			7905.2			7908			7912			7915		Units
NOMINAL OUTPUT VO	DĽTAGE		-5			-5.2			-8			-12		- 1. 1. 1.	-15		Volts
INPUT VOLTAGE (Uni	ess Otherwise Noted)		-10			-10		1	-14			-19			-23		Volts
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	МАХ	MIN	ТҮР	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	
Output Voltage	T _j = 25°C, I _O = 5 mA	-4.8		-5.2	-5.0		-5.4	-7.7		-8.3	-11.5		-12.5	-14.4		-15.6	Volts
Line Regulation	T _j = 25°C, I _O = 5 mA ΔV _{IN} Range	(-7V	5 ≪v _{IN} ≪	50 -25V)	(-8V	6 ≪v _{IN} ≪	50 -25∨)	(-10.5)	8 ∕ ≪∨IN	80 ≪-25V)	(-14.5)	12 √ ≤V _{IN}	120 ≪30V)	(-17.5\	15 ∕ ≪∨IN	150 ≪-35V)	mV
Line Regulation	T _j = 25°C, I _O = 5 mA	(-8∨ :	5 ≪v _{IN} ≪	25 -12V)	(-9V	6 ≪v _{IN} ≪	25 -12∨)	(-11V	8 ≪V _{IN} ≪	40 ⊊-17V)	(-16V	12 ≪V _{IN} ≪	60 -22∨)	(-20∨	15 ≤V _{IN} ≤	75 ≦-26V)	mV
Load Regulation R, K-Package T-Package (Note 3)	Tj = 25°C 5 mA ≤ I _O ≤ 1.5A 5 mA ≤ I _O ≤ 500 mA		15 5	50 25		20 6	60 30		12 4	80 40		28 8	120 60		30 10	150 75	mV mV
Load Regulation R, K-Package T-Package (Note 3)	T _j = 25ºC 250 mA ≤I _O ≤750 mA 100 mA ≤I _O ≤250 mA	an a	15 5	25 15		20. 6	30 20		12 4	40 25		28 8	60 40		30 10	75 60	mV mV
Total Output Voltage Tolerance P, R, K-Package (T-Package) (Note 3)	(ΔI _O Range) 5 mA ≤I _O ≤1.0A, P ≤15W (5 mA ≤I _O ≤200 mA, P ≤2W)	(-8V	≤v _{IN} ≤	-20V) -5.25	(-9∨ -4.95	≪vin <	-21V) -5.45	(-11.5\ -7.6	∕ ≪v _{in}	<-23V) -8.4	(-15.5) -11.4	/ ≤∨IN	<-27V) -12.6	(-18.5\ -14.25	v≪vin	<-30V) -15.75	Volts
Quiescent Current	T _j = 25°C		1.	2		1	Ż		1	2		1.5	3		1.5	. 3	mA
Quiescent Current Change	With Line ΔV _{IN} Range With Load ΔIO Range			1.3 .5			1.3 .5			1.0 .5			1.0 .5			1.0 .5	mA mA
Long Term Stability	1000 hours at T _j = 125 ^o C			20			24			32			48			60	m∨
Temperature Coefficient	I _O = 5 mA		-0.5			-0.5			-0.6			-0.8			-1.0		mV/⁰C
Ripple Rejection	f = 120 Hz, ΔV _{IN} = 10V	54	60		54	60		54	60		54	60		54	60		dB
Output Noise Voltage	T _j = 25ºC, 10 Hz ≤f ≤ 100 kHz		40			45			52			75			90		μV rms
Dropout Voltage	T _j = 25°C, I _O = 1.0A (Note 3)		2.0			2.0			2.0			2.0			2.0		Volts
Short Circuit Current	T _j = 25°C (Note 5)		2.1			2.0			1.8			1.5			1.3		Amps
Peak Output Current	T _j = 25°C (Note 3)		2.5			2.5			2.5			2.5			2.2		Amps
Thermal Shutdown	I _O = 5 mA (Note 3)		175			175			175		1 · · · · ·	175			175		oc

1. T_j = -55°C to <+150°C, I_{OUT} = 500 mA for R, P and K-Package and 100 mA for T-Package, unless otherwise noted. 2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.

3. Specifications at operating currents above 500 mA do not apply to T-Package.

40

4. ΔV_{IN} min. @ -55°C must maintain an input/output differential of 2.5V. 5. Short circuit protection is only assured over ΔV_{IN} range.

7900C ELECTRICAL CHARACTERISTICS (See Notes 1 & 2)

DEVICE TYPE	· · · · · · · · · · · · · · · · · · ·		7905Ċ			7905.20	;		7908C			7912C			7915C		Units
NOMINAL OUTPUT VO	DLTAGE		-5			-5.2			-8			-12			-15		Volts
INPUT VOLTAGE (Uni	ess Otherwise Noted)		-10			-11			-14			-19			-23		Volts
PARAMETER	CONDITIONS	MIN	ТҮР	мах	MIN	ТҮР	MAX	MIN	ТҮР	'мах	MIN	түр	MAX	MIN	ТҮР	MAX	
Output Voltage	T _j = 25 ^o C, I _O = 5 mA	-4.8		-5.2	-5.0		-5.4	-7.7		-8.3	-11.5		-12.5	-14.4		-15.6	Volts
Line Regulation	T _j = 25 ^o C, I _O = 5 mA ΔV _{IN} Range	(-7∨ ⁵	3 ≪VIN ≪	100 -25V)	(~8V	6 ≪V _{IN} ≪	100 ⊊-25∨)	(-10.5\	8 √ ≪∨IN	160 ≪-25V)	(-14.5)	12 / ≤VIN	240 ≪-30V)	(-17.5)	15 / ≪V _{IN} 	300 ≪-30V)	mV
Line Regulation	T _j = 25°C, I _O = 5 mA	(-8∨	3 ≪VIN [≰]	50 ≤-12V)	(-9v	6 ≪ViN≛	100 ≤-12V)	(-11v	8 /≪VIN*	80 ≤-17V)	(-16\	12 ≪VIN *	120 ≤-22V)	(-20∨	15 ≪VIN	150 ≤-26V)	mV
Load Regulation P, R, K-Package T-Package (Note 3)	T _j = 25°C 5 mA ≤ I _O ≤ 1.5A 5 mA ≤ I _O ≤ 500 mA		15 5	100 50		20 6	100 50		24 7	160 80		28 8	240 120		30 10	300 150	.mV mV
Load Regulation P, R, K-Package T-Package (Note 3)	T _j = 25°C 250 mA ≤I _O ≤750 mA 100 mA ≤I _O ≤250 mA		15 5	50 25		20 6	50 25		24 7	80 40		28 8	120 60		30 10	150 75	mV mV
Total Output Voltage Tolerance P, R, K-Package (T-Package) (Note 3)	(∆I _Q Range) 5 mA ≤I _Q ≤1.0A, P ≤15W (5 mA ≤I _Q ≤200 mA, P ≤2W)	(-7V ≮ -4.75	≤v _{in} ≤	-20V) -5.25	(-9∨ -4.95	≪v _{in}	-21V) -5.45	(-10.5 -7.6	≪v _{in} ≪	⊊-23V) -8.4	(-14.5∨ -11.4	′ ≪V _{IN} :	<-27V) -12.6	(-17.5) -14.25	/≪v _{in}	≪-30V) -15.75	Volts
Quiescent Current	Т _ј = 25 ^о С		1	2		1	2		1	2		1.5	3		1.5	3	mA
Quiescent Current Change	With Line ΔV _{IN} Range With Load ΔI _O Range			1.3 .5			1.3 .5			1.0 .5			1.0 .5			1.0 .5	mA / mA
Long Term Stability	1000 hours at T _j = 125 ^o C			20			24			32			48			60	mV
Temperature Coefficient	I _O = 5 mA		-0.5			-0.5			-0.6			-0.8			-1.0		mV/⁰C
Ripple Rejection	f = 120 Hz, ΔV _{IN} = 10V	54	60		54	60		54	60		54	60		54	60		dB
Output Noise Voltage	T _j = 25ºC, 10 Hz ≤f ≤100 kHz		40			45			52			75			90		μV rms
Dropout Voltage	T _j = 25°C, I _O = 1.0A (Note 3)		2.0			2.0			2.0			2.0			2.0		Volts
Short Circuit Current	T _j = 25°C (Note 4)		2.1			2.0			1.8			1.5			1.3		Amps
Peak Output Current	T _j = 25°C (Note 3)		2.5			2.5			2.5			2.5			2.2		Amps
Thermal Shutdown	I _O = 5 mA (Note 3)		175			175			175			175			175		°C

1. T_j = 0°C to +125°C, IOUT = 500 mA for R, P and K-Package and 100 mA for T-Package, unless otherwise noted.

2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.

3. Specifications at operating currents above 500 mA do not apply to 1-Package.

4. Short circuit protection is only assured over ΔV_{IN} range.

OPERATIONAL AMPLIFIERS

aller alle

General Purpose, Compensated Op Amps General Purpose, Uncompensated Op Amps Dual, Compensated Op Amps Quad Op Amps High Performance Op Amps High Voltage Op Amps Low Power Op Amps Voltage Followers

Uncompensated Operational Amplifiers

SG101/201

The SG101/201 are general purpose operational amplifiers. Features include excellent input bias/current and drift characteristics plus short circuit protection and pin compatibility with many industry-standard operational amplifiers.

- Frequency compensated with a single capacitor no resistor . required
- Low current drain: 1.8mA at ±20V
- **Continuous short circuit protection**
- -Operation as a comparator with differential inputs as high as±30V
- No latch up when common mode range is exceeded

SG101A/201A/301A


The SG101A/201A/301A offer improved performance over the SG101/ 201 operational amplifiers and also provide short circuit protection and pin compatibility with industry standard types.

- 3mV offset voltage over temperature
- 100nA input current over temperature
- 20nA offset current over temperature .
- **Guaranteed drift characteristics** .
- Offsets guaranteed over full common mode range

PARAMETERS*	101	201	101A	201A	301 A	UNITS
Supply Voltage	±5 to ±20	±5 to ±20	±5 to ±	20	±5 to ±15	v
Operating Temperature Range	-55 to +125	0 to +70	-55 to +125	-25 to +85	0 to +70	oC
Package Types	T, Y, J, F	T,Y,J,F,N,M	T, Y, J, F	T, Y, J,	, F, N, M	-
Input Offset Voltage	5.0	7.5	2.0 (3	3.0)	7.5 (10)	mV
Input Offset Current	200 (500)	500 (750)	10 (2	0)	50 (70)	nA
Input Bias Current	0.5 (1.5)	1.5 (2.0)	0.075	(0.1)	0.25 (0.30)	μA
Temp Coeff Input Offset Voltage	(3.0 typ)	(6.0 typ)	15		30	μV/ºC
Temp Coeff INput Offset Current	_		0.2		0.6	nA/ºC
Large Signal Voltage Gain ¹	50 (25)	20 (15)	50 (25)	25 (15)	V/mV
Common Mode Rejection	(70)	(65)	(80)		(80)	dB
Power Supply Rejection	(316)	(316)	(100)	(100)	μV/V
Input Common Mode Voltage Range ²	(±12)	(<u>+</u> 12)	(+15	, —12)	(+15, -12)	v
Differential Input Voltage	±30	±30	±30		±30	V
Slew Rate A _v = 1,	0.2	0.2	0.2		0.2	244.0
A _v = 10	3 (typ)	3 (typ)	3 (ty	(q	3 (typ)	V/µS
Unity Gain Bandwidth	0.5 (typ)	0.5 (typ)	0.5 (typ)	0.5 (typ)	MHz
Supply Current	3.0	3.0	3.0		3.0	mA
$V_{out} R_L = 2k\Omega$	±10	±10	±10		±10	v
$R_L = 10k\Omega$	±12	±12	±12		±12	V
Noise $R_s = 1k\Omega$ f = 10Hz to 10kHz	4	4	4		4	μV (rm
$R_s = 500k\Omega$ f = 10Hz to 10kHz	25	25	25		25	(typ)

*Parameters apply over supply voltage range and are min./max. limits either at T_A = 25°C (or over operating temperature range if enclosed in parentheses), unless otherwise indicated $^{2}v_{s} = \pm 15v$

 $^{1}R_{L} = 2k\Omega$




SG101/201, SG101A/201A/301A Chip (See T-package diagram for pad functions)

Feedforward Compensation INCREASES SLEW RATE AND GAIN BANDWIDTH TYPICALLY BY A FACTOR OF 10.

 $\overline{}$



Compensation and Optional **Balancing Circuit**



OFFSET ADJUST

COMPENSATION 1

OUTPUT 7

NC 10



Minidip M or Y

Package

v-4 NON-INVERTING INPUT 3 INVERTING INPUT 2 OFFSET ADJUST/COMP.

11 NC

NON-INVERTING

OFFSET ADJUST

INVERTING

CONNECTION DIAGRAMS




NCF



2 NC

1 NC



OUTPUT

V+

TOP VIEW Flatpack F Package

Voltage Followers

SG102/202/302

The SG 102/202/302 are high-gain operational amplifiers designed specifically for unity-gain non-inverting voltage follower applications. The devices incorporate advanced super-beta transistor processing techniques to obtain very low input current and high input impedance. The input transisters are operated at zero collector-base voltage to virtually eliminate high temperature leakage currents resulting in extremely low input current and low offset voltage drift.

- Low input bias current 100 nA
- High input resistance 10,000M Ω
- Internal frequency compensation
- Fast slewing 10V/µs typ
- Simple offset balancing with 1k potentiometer

SG110/210/310

The SG110/210/310 are high gain operational amplifiers internally connected as unity-gain non-inverting amplifiers. Super-beta transistors are used in the input stage to obtain extremely low bias currents without sacrificing speed. These devices are directly interchangeable with the 101, 102, 741 and 709 in voltage follower applications. Internal frequency compensation and offset balancing are provided. The SG110 family is useful in fast sample and hold circuits, active filters or as general purpose buffers.

- 10nA input current max over temperature
- 20MHz small signal bandwidth typ
- 30V/µs slew rate typ
- ±5V to ±18V supply voltage range
- No external frequency compensation necessary

					·····		
PARAMETERS*	102	202	302	110	210	310	UNITS
Supply Voltage	±15	±15	±15	±5 to ±18	±5 to ±18	±5 to ±18	V
Operating Temperature Range	-55 to +125	-25 to +85	0 to +70	-55 to +125	-25 to +85	0 to +70	oC
Package Types	T, J, Y	T, J, M	, N, Y	T, J, Y	T, J, N	И, N, Y	
Input Offset Voltage	5.0 (7.5)	10 (15)	15 (20)	4.0 (6.0)	4.0 (6.0)	7.5 (10)	mV
Input Bias Current	10 (100)	15 (50)	30 (50)	3.0 (10)	3.0 (10)	7.0 (10)	nA
Temp Coeff Input Offset Voltage	6 (typ)	15 (typ)	20 (typ)	12 (typ)	6 (typ)	10 (typ)	µV/⁰C
Large Signal Voltage Gain	(0.999)	0.999	0.9985	0.999	0.999	0.999	V/V
Power Supply Rejection	60	60	60	70	70	70	dB
Input Common Mode Range	±10	±10	±10	±10	±10	±10	±10
Input Resistance	1010	1010	10 ⁹	1010	1010	1010	Ω
Output Resistance	2.5	2.5	2.5	2.5	2.5	2.5	Ω
V _{os} Adjust	1kΩPot	1kΩPot	1kΩPot	1kΩPot	1kΩPot	1kΩPot	-
Slew Rate A _V = 1	10 (typ)	10 (typ)	10 (typ)	30 (typ)	30 (typ)	30 (typ)	V/µS
Unity Gain Bandwidth (typ, MHz)	8 (typ)	8 (typ)	8 (typ)	12 (typ)	12 (typ)	12 (typ)	MHz
Supply Current	5.5	5.5	5.5	5.5	5.5	5.5	mA
V_{out} R _L = 10k Ω	±10	±10	±10	±10	±10	±10	V


*Parameters apply over supply voltage range and are min./max. limits either at T_A = 25⁰C (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.

CONNECTION DIAGRAMS




SG102/202/302, SG110/210/310 Chip (See T-package diagram for pad functions)










Increasing Negative Swing Under load



May be added to reduce internal dissipation

General-Purpose Compensated Operational Amplifiers

SG107/207/307

The SG107/207/307 offer excellent input bias currents and drift characteristics as well as short circuit protection and pin compatibility with the 741 class of amplifiers.

- 3mV max offset voltage over temperature
- 100 nA max input bias current over temperature
- 20nA max offset current over temperature
- Offsets guaranteed over full common mode range
- Guaranteed drift characteristics

SG741/741C

SG741/741C are pin compatible with the most widely accepted operational amplifiers and provide excellent performance for a wide range of applications.

- **Complete short circuit protection**
- Offset voltage null capability
- High common mode voltage range
- High differential input voltage range


SG1217/3217

These devices are identical to the SG741/ 741C types, except internal compensation is reduced from 30pF to 3pF. Frequency response is ten times that of the standard device. Stability is unconditional from open loop to a closed loop gain of 20dB. These devices are especially useful in hybrid applications since higher bandpass is achieved without an outboard capacitor.

- Slew rate typically 5V/µsec
- 10 times frequency response 741/741C
- Ideal chip for hybrid applications

PARAMETERS*	107	207	307	741	741C	1217	3217	Units
Supply Voltage	±5 to .	±20	±5 to ±20	±15	±15	±15	±15	v
Operating Temperature Range	-55 to +125	-25 to +85	0 to +70	-55 to +125	0 to +70	-55 to +125	0 to +70	oC
Package Types (See Page 55)	T, J, F, Y	T, J, F	Y, M, N	T, J, F, Y	T,J,Y,F,M,N	T, J, F, Y	T,J,Y,F,M,N	-
Input Offset Voltage	2.0 (3.	D)	7.5 (10)	5.0 (6.0)	6.0 (7.5)	5.0 (6.0)	6.0 (7.5)	mV
Input Offset Current	10 (20)	50 (70)	200 (500)	200 (300)	200 (500)	200 (500)	nA
Input Bias Current	0.075	0.1)	0.25 (0.3)	0.5 (1.5)	0.5 (0.8)	0.5 (1.5)	0.5 (0.8)	μA
Temp. Coeff. Input Offset Voltage	(15) ²		(30) ²	(3.0 typ)	(6.0 typ)	(3.0 typ)	(6.0 typ)	µV/ºC
Temp. Coeff. Input Offset Current	<u>(</u> 0.2)		(0.6)	(0.5 typ)	(0.5 typ)	(0.5 typ)	(0.5 typ)	nA/ºC
Large Signal Voltage Gain	50 (20)	25 (15)	50 (25)	20 (15)	50 (25)	20 (15)	V/mV
Common Mode Rejection	(80)		(80)	(70)	70	(70)	70	dB
Power Supply Rejection	(100)		(100)	(150)	150	(150)	150	μV/V
Input Common Mode Range	+15,	12	+15, -12	±12	±12	±12	±12	v
Differential Input Voltage	±30		±30	±30	±30	±30	±30	V
Unity Gain Bandwidth	0.5 (ty	p)	0.5 (typ)	0.8 (typ)	0.8 (typ)	0.8 (typ)	0.8 (typ)	MHz
Slew Rate	0.2		0.2	0.3	0.3	5.0 (typ) ³	5.0 (typ) ³	V/µS
Supply Current	3.0		3.0	2.8	2.8	2.8	2.8	mA
Output Voltage Swing								
$R_L = 2k\Omega$	±10		±10	±10	±10	±10	±10	v
R _L = 10kΩ	±12		±12	±12	-	±12		V
Noise (typ)								
R _s = 1kΩ f = 10Hz to 10kHz	4		4	3	3	3	3	μV (rms
R _s = 500kΩ f = 10Hz to 10kHz	25		25	25	25	25	25	(typ)

*Parameters apply over supply voltage range and are min./max. limits either at T_A = 25°C (or over operating temperature range if enclosed in parentheses), unless otherwise indicated. $^{2}T_{\Delta}$ = +25°C \leq +125°C






OFFSET

OUTPUT 6


V+ 7


NC F





iMΩ







TINC

TOP VIEV Flatpack E.Packan

V+ 🚺

NC 🗉

NC III

High Performance Operational Amplifiers

SG108/208/308 SG108A/208A/308A SG1118/2118/3118 SG1118A/2118A/3118A

This series provides input currents and offset voltages which approach performance levels previously associated only with FET or chopper stabilized amplifiers. Superior power supply rejection ratio allows use of unregulated supplies and internal short circuit protection makes application nearly foolproof. Also, these devices feature low power consumption over a wide range of supply voltages. Frequency compensation for the 108 series is accomplished with a single external capacitor.


The SG1118 types are internally compensated versions of the 108 devices. Since a 30pF capacitor is built into the chip, no external components are needed for frequency compensation. In addition, provision is made for paralleling the internal capacitor making it possible to over-compensate to increase stability margin. The "A" versions are high performance selections from the 108 and 1118 types.


- Extremely low input bias currents
- Offset currents less than 1.0nA
- Guaranteed voltage and current drift characteristics
- 300^(LA) power supply current
- Internal compensation on 1118/2118/3118 types

PARAMETERS*1	108/1118	208/2118	308/3118	108A/1118A	208A/2118A	308A/3118A	UNITS
Supply Voltage	±5 to ±	20	±5 to ±15	±5 t	o ±20	±5 to ±15	V
Operating Temperature Range	-55 to +125	-25 to +85	0 to +70	-55 to +125	-25 to +85	0 to +70	°C
Package Types	J, Y, T, F	J, Y, T	, F, M	J, Y, T, F	J, Y, 1	Г, F, М	
Input Offset Voltage	2.0 (3.0))	7.5 (10)	0.5	(1.0)	0.5 (0.73)	mV
Input Offset Current	0.2 (0.4	I)	1.0 (1.5)	0.2	(0.4)	1.0 (1.5)	nA
Input Bias Current	2.0 (3.0))	7 (10)	2.0	(3.0)	7 (10)	nA
Temp Coeff Input Offset Voltage	(15)		(30)	(5.0)	(5.0)	µV/⁰C
Temp Coeff Input Offset Current	(2.5)		(10)	(2.5)	(10)	pA/ºC
Large Signal Voltage Gain	50 (25)		25 (15)	80 (40)	80 (60)	V/mV
Common Mode Rejection	(85)		(80)	(96)		(96)	dB
Power Supply Rejection	(100)		(100)	(16)		(16)	μV/V
Input Common Mode Range	(±13.5)	n i s	(±13.5)	(±1:	3.5)	(±13.5)	V
Slew Rate A _v = 1	0.1		0.1	0.1		0.1	
A _v = 10	3 (typ)		3 (typ)	3 (t)	/p)	3 (typ)	V/µS
Unity Gain Bandwidth	0.3 (typ	o)	0.3 (typ)	0.3	(typ)	0.3 (typ)	MHz
Supply Current	0.6		0.8	0.6		0.8	mA
V_{out} $R_L = 10k\Omega$	±13		<u>+</u> 13	±13		±13	V
Noise $R_s = 1k\Omega$ f = 10Hz to 10kHz	4		4	4		4	μV(rms
$R_s = 500k\Omega$ f = 10Hz to 10kHz	20		20	20		20	(typ)

*Parameters apply over supply voltage range and are min./max. limits either at T_A = 25°C (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.

¹Inputs are shunted with back-to-back diodes for overvoltage protection. Excessive current will flow if a differential input voltage in excess of one volt is applied between the inputs unless some limiting resistance is used.











SG1118/1118A Chip (See T-package diagram







Quad Operational Amplifier

SG124/224/324

The SG124 series integrated circuit contains four true-differential, independent operational amplifiers. Each amplifier has been designed to operate from either a single supply voltage or plus and minus voltages and features internal frequency compensation, high gain, and very low supply current requirements. An additional significant advantage of these amplifiers is that when using a single supply, the input and output can be operated down to ground potential. Thus, they can be powered by a standard +5V DC logic supply and still be compatible with all forms of logic inputs and outputs.


- Four internally compensated op amps in a single peckage
- outs and out uts can go to ground with a single in.
- Input bias curr int is both low and constant with
- Wide supply voltage compatibility with low current
- Avai ble in 14-pin plastic or cerdip package

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V ⁺	32VDC or ±16VDC
Differential Input Voltage	32VDC
Input Voltage	-0.3VDC to +32VDC
Power Dissipation (Note 1)	
N Package (plastic)	600mW
Derate above 25°C	6.0mW/ºC
J Package (cerdip)	1000mW
Derate above 25°C	6.7mW/ºC
Output Short-Circuit to Gnd (Note 2)	Continuous
V ⁺ ≤15V _{DC} and T _A = 25°C	
Operating Temperature Range	
SG124	-55°C to +125°C
SG224	25°C to +85°C
SG324	0°C to +70°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C

CONNECTION DIAGRAM

-N



12

CHIP BONDING DIAGRAM

Note 1: For operating at high temperatures, the SG324 must be derated based on a +125°C maximum junction temperature and a thermal resistance of 175°C/W which applies for the device soldered in a printed circuit board, operating in a still air amb-ent. The SG224 and SG124 can be derated based on a +150°C meximum junction temperature.

maximum percenters. Note 2: Short circuits from the output to V⁺ can cause excessive heating and eventual destruction. The maximum output current is approximately 40 mA independent of the magnitude of V⁺. At values of supply voltage in excess of +15VDC, con-

tinuous short-circuits can exceed the power dissipation ratings ntual destruction

Note 3: The destruction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.

Note 4: The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V⁺-1.5V, but either or both inputs can go to +30V_{DC} without damage.


put of the amplifier, a resistor should be used, from the output of the amp-lifier to ground to increase the class A biss current and prevent crossover distortion. Where the load is directly coupled, as in DC applications, there

Capacitive loads which are applied directly to the output of the amp-lifier roduce the loop stability margin. Values of 50 pF can be accommo-dated using the worst-case non-inverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger load capaci-


APPLICATIONS INFORMATION

To reduce the power supply current drain, the amplifiers have a class A output stage for small signal levels which converts to class B in a large signal mode. This allows the amplifiers to both source and sink large out-put currents. Therefore both NPN and PNP external current boost tran-sistors can be used to extend the power capability of the basic amplifiers. The output voltage needs to raise approximately 1 diode drop above ground to bias the on-chip vertical PNP transistor for output current sinking application

For AC applications, where the load is capacitively coupled to the out-



R. TTL TTL INTERFACE



47

is no crossover distortion.

tance must be driven by the amplifier.


SINGLE SUPPLY NON-INVERTING DC AMPLIFIER (OV INPUT = OV OUTPUT)

High Slew Rate Operational Amplifier


SG741S/SG741SC

The SG741S/741SC has been designed to provide a slew rate in excess of 20 times that of the popular SG741 circuit and yet be fully interchangeable in all other aspects. With input and output protection, internal compensation, and single-component offster nulling, this amplifier has all the features which have made the SG741 so easy to use. A guaranteed minimum slew rate of 10 volts per microsecond makes this device ideally suited for D to A converters and all applications requiring greater power bandwidth.

- 10 V/µs minimum slew rate
- Internally compensated
- Wide common mode and differential voltage range
- M, T, and Y Packages available



Response Comparison, SG741S vs. SG741, 10uS/div., 5V/div




Slew Rate, 1 µS/div., 5V/div.


MAXIMUM RATINGS (T_A = +25°C unless otherwise noted)


Rating	SG741S	SG741SC	Unit
Power Supply Voltage	+22 -22	+18 -18	Vdc
Differential Input Signal Voltage	÷	30	Volts
Common-Mode Input Voltage Swing (See Note 1)	±1	5	Volts
Output Short-Circuit Duration (See Note 2)	Conti	nuous	
Power Dissipation (Package Limitation) T-Package TO-99 Metal Can Derate above T _A = +25 ^o C M-Package-Plastic Dual In-Line Minidip Derate above T _A = +25 ^o C	6	.6	mW mW/ ^o C mW mW/ ^o C
Operating Temperature Range	-55 to +12	5 0 to +75	°C
Storage Temperature Range T-Package M-Package		o +150 o +125	°C

Note 1. For supply voltages less than ±15 Vdc, the absolute maximum input voltage is equal to the supply voltage.

Note 2. Supply voltage equal to or less than 15 Vdc.







ELECTRICAL CHARACTERISTICS (V+ = +15 Vdc, V- = -15 Vdc, TA = +25°C unless otherwise noted)

		SG741S	1.1		SG741SC **	•	
Characteristic	Min.	Typ.	Max.	Min.	Тур.	Max.	Unit
Power Bandwidth $A_v = 1$, $R_L = 2.0 \text{ k}\Omega$, THD = 5%, $V_O = 20 \text{ V(p-p)}$	150	200		150	200	-	kHz
Large-Signal Transient Response (Slew Rate)				1			1
V() to V(+)	10	20		10	20	- <u>-</u>	V/µs
V(+) to V(-)	. 10	12		10	12	- 222	
Settling Time (to within 0.1%)	1 - C	3.0	· _ · ·	1	3.0	· ·	μs
Small-Signal Transient Response (Gain = 1, Ein = 20 mV)							1
Rise Time	<u> </u>	0.25		1.1.2.1.1	0.25	<u></u>	μs
Fall Time	_	0.25		_	0.25	1. <u>1</u> . 1. 1.	μs
Propagation Delay Time	1.2	0.25	· · · · · ·	1.12	0.25	- ·	μs
Overshoot	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	20		1 2 3 4	20		%
Short-Circuit Output Currents	±10	-	±35	±10		±35	mA
Open-Loop Voltage Gain (R ₁ = 2.0 k Ω)					5.5		1
$V_O = \pm 10 \text{ V}, T_A = \pm 25^{\circ}C$	50.000	200,000		20,000	100,000	<u></u>	1.
$V_0 = \pm 10 V$, $T_A = T_{10W}^*$ to T_{high}^*	25,000	200,000	8.2 - 5	15,000			1.11
Output Impedance (f = 20 Hz)	20,000	75		15,000	75	· -	Ω
nput Impedance (f = 20 Hz)	0.3	1.0		0.3	1.0		MΩ
Dutput Voltage Swing	0.5	1.0		0.5	1.0		Vpk
$R_L = 10 k\Omega, T_A = +25^{\circ}C$	±12	`±14		±12	±14		₹рк
$R_L = 2.0 k\Omega, T_A = +25^{\circ}C$	±10	±13	- T (.	±10	±13	. I.J.	1
		113		±10	113	I.	1.1
RL = 2.0 kΩ, TA = T _{low} to T _{high} Input Common-Mode Voltage Swing	±10	in the second					1.
Common-Mode Voltage Swing	±12	±13		±12	±13	<u> </u>	V _{pk} dB
Input Bias Current	70	90		70	90		
$T_A = +25^{\circ}C$	1 Second					0.5	μΑ
	1. Test.	0.2	0.5		0.2	0.5	1
TA = Tiow	+	0.5	1.5	+	-	0.8	
Input Offset Current	1.1.1			a di second		1.1.1	μΑ
$T_{A} = +25^{\circ}C$	-	0.03	0.2		0.03	0.2	
TA = Tlow to Thigh			0.5	-		0.3	
Input Offset Voltage ($R_S = \leq 10 \text{ k}\Omega$)				1.11			mV
$T_A = +25^{\circ}C$	-	1.0	5.0	1	2.0	6.0	1 1 1
TA = Tlow to Thigh			6.0	-	-	7.5	
Average Temperature Coefficient of Input Offset Voltage	A State	110 6					1.1
$(T_A = T_{low} \text{ to } T_{high})$	1.1	1	1 - 1 - 1 - 1	1	1.1.1.1.1.1.1	13.12	UV/0
$R_{S} = 50\Omega$		3.0			3.0	1	μν/~
$R_{S} = 10 \text{ k}\Omega$		6.0	-		6.0		
Average Temperature Coefficient of Input Offset Current	1.5						nA/0
(TA = Tlow to Thigh)		30	-	1 -	30	×. –	12
DC Power Dissipation (Power Supply = ±15 V, V _O = 0)		30	85		30	85	mW
Positive Voltage Supply Sensitivity (V- constant)	_	2.0	150	-	2.0	150	μν/\
Negative Voltage Supply Sensitivity (V+ constant)		10	150		10	150	μν/ν



CONNECTION DIAGRAMS





Tiow = 0 for SG741SC = -55°C for SG741S Thigh = +75°C for SG741SC **Plan = +125°C for SG741S range

Plastic Minidip (M-package) offered in limited temperatur range device only

Dual Compensated Operational Amplifiers

SG747/747C

The SG747/747C are dual operational amplifiers offering performance which is identical to that of the 741/741C.

- **Complete short circuit protection**
- Offset voltage null capability
- High common mode voltage range
- High differential input voltage range

SG1558/1458

SG1558/1458 are internally compensated dual operational amplifiers intended for a wide range of analog applications where board space and/or weight are important. High common mode voltage range and absence of "latch-up" make these devices ideal for use as voltage followers. High gain and wide operating voltage range provide superior performance in integrator, summing amplifier and general feedback applications.

- internally compensated
- Short-circuit protected
- Low power consumption
- 6dB/octave roll-off
- Minidip package

PARAMETERS*	747 ^{2,5}	747C ^{2,5}	1558 ²	1458 ²	1458C ²	Units
Supply Voltage	±15	±15	±15	±15	±15	V
Operating Temperature Range	-55 to +125	0 to +70	-55 to +125	0 to 75	0 to 75	°C
Package Types	Т, Ј	I, N		Т, М		
Input Offset Voltage	5.0 (6.0)	6.0 (7.5)	5.0 (6.0)	6.0 (7.5)	10.0 (12.0)	mV
Input Offset Current	200 (500)	200 (300)	200 (500)	200 (300)	300 (400)	nA
Input Bias Current	0.5 (1.5)	0.5 (0.8)	0.5 (1.5)	0.5 (0.8)	0.7 (1.0)	μA
Temp Coeff Input Offset Voltage	(3.0 typ)	(6.0 typ)	(3.0 typ)	(6.0 typ)	(6.0 typ)	μV/ºC
Temp Coeff Input Offset Current	(0.5 typ)	0.5 typ)	(0.5 typ)	(0.5 typ)	(0.5 typ)	nA/ºC
Large Signal Voltage Gain	50 (25) ³	20 (15) ³	50 (25) ³	20 (15) ³	20 (15) ⁴	V/mV
Common Mode Rejection	(70)	70	(70)	70	60	dB
Power Supply Rejection	(150)	150	(150)	150	30 typ	μV/V
Input Common Mode Range	±12 ¹	±12 ¹	±12 ¹	±12 ¹	±11 ¹	v
Differential Input Voltage	±30	±30	±30	±30	±30	V
Unity Gain Bandwidth	0.8 (typ)	MHz				
Slew Rate	0.3	0.3	0.3	0.3	0.3	V/µS
Supply Current	2.8 ²	2.8 ²	2.8 ²	2.8 ²	4.0 ²	mA
Output Voltage Swing $R_L = 2k\Omega$	±10	±10	±10	±10	±9	·v
R _L = 10kΩ	±12		±12	±12	±11	v
Noise R _s = 1kΩ f = 10Hz to 10kHz	3 (typ)					
$R_s = 500k\Omega$ f = 10Hz to 10kHz	25 (typ)	μV(rms				


*Parameters apply over supply voltage range and are min./max. limits either at TA = 25°C (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.


⁴ R_L = 10k

 $^{1}V_{s} = \pm 15V$

²Each half ³RL = 2k

Balancing Circuit (optional) (J or N Package only)







SG747/747C Chip (See 747J-Package for pad functions)

 $(\mathbf{0})$

Vour








 5 V + A and V + B are internally connected

SG1558/1458 Chip (See 1558 M-Package for pad functions)



Uncompensated Operational Amplifiers

SG748/748C

The SG748/748C are high performance devices which are similar to the 741/741C but without internal compensation. The 748/748C are functional and pin for pin replacements for the 301A and 201 type operational amplifiers.

- **Complete short circuit protection**
- Offset voltage null capability
- High common mode voltage range High differential input voltage range
- •
- Available in minidip •


SG777/777C

The SG777/777C are precision operational amplifiers featuring low input offset current and low bias current. This device is available in most popular package styles, including minidip.

- Low input bias current 25nA
- Low input offset current 3nA
- Low input offset voltage 2mV
- Low offset voltage and current drift
- Short circuit protection

PARAM	NETERS*	748	748C	777	777C	UNITS
Supply Voltage		±15 .	±15	±15	±15	V
Operating Tempera	ature Range	-55 to +125	0 to +70	-55 to +125	0 to +70	°C
Package Types		T, J, F, Y	T, J, F, Y, N, M	'T, J, F, Y	T, Y, J, F, N, M	- 1 - 1 - 1
Input Offset Volta	ge	5.0 (6.0)	6.0 (7.5)	2.0 (3.0)	(5.0)	mV
Input Offset Curre	nt	200 (500)	200 (300)	3.0 (10.0)	20 (40)	nA
Input Bias Current		500 (1500)	500 (800)	25 (75)	100 (200)	nA
Temp Coeff Input	Offset Voltage	(3.0 typ)	(6.0 typ)	15	30	µV/⁰C
Temp Coeff Input	Offset Current	(0.5 typ)	(0.5 typ)	0.15	0.6	nA/ºC
Large Signal Volta	ge Gain	50 (25)	25 (15)	50 (25)	25 (15)	V/mV
Common Mode Re	jection	(70)	70	(80)	(70)	dB
Power Supply Reje	ection	(150)	150	(100)	(150)	μV/V
Input Common Mo	ode Voltage Range	±12	±12	(±12)	(±12)	V
Differential Input	Voltage	±30	±30	±30	±30	V
Slew Rate	A _v = 1,	0.3	0.3	0.5 (typ)	0.5 (typ)	
	A _v = 10 3 (typ)	3 (typ)	3 (typ)	5.5 (typ)	5.5 (typ)	V/µS
Unity Gain Bandw	idth (typ)	0.8	0.8	0.5	0.5	MHz
Supply Current	이 옷이 있는 것을 많다.	2.8	2.8	2.8	2.8	mA
Vout	$R_L = 2k\Omega$	(±10)	±10	(±10)	(±10)	v
	RL = 10kΩ	(±12)		(±12)	(±12)	v
Noise B _a = 1kΩ	f = 10Hz to 10kHz	4	4	4	4	μV(rms
	f = 10Hz to 10kHz	25	25	25	25	typ

*Parameters apply over supply voltage range and are min./max. limits either at TA = 25°C (or over operating temperature range if enclosed in parentheses), unless otherwise indicated,



Low Power Operational Amplifiers

SG1250/2250/3250

The SG1250/2250/3250 operational amplifiers are designed to offer exceptional performance under conditions of extremely low internal power consumption. Since the quiescent current is determined by a single external resistor, operation over a wide range of currents and voltages is possible.

This device is similar to the μ A 776/776C and is frequently a desirable replacement due to its superior performance.

- Adjustable power consumption to less than 20µW
- Supply voltages from ±0.75 to ±18V

SG4250/4250C

The SG4250/4250C are intended for applications requiring extremely low internal power consumption. The device is pin compatible with the 741 type operational amplifiers and is an exact replacement for the industry standard 4250/4250C.

- ±1V to ±18V power supply operation
- 20µW standby power consumption
- 5nA input bias current
- 35nV√Hz input noise voltage (typ)
- Internally compensated


PARAMETEI	RS/CONDITIONS	1250 ¹	2250 ¹	3250 ¹	4250 ²	4250C ²	UNITS
Operating Temperature Range		-55 to +125	0 to 70	0 to 70	-55 to +125	0 to +70	oC
Supply Voltage				±18			
Differential Input Voltage	3			±15			
Common Mode Range ³	·			±15			
Package Types		Т, Ү	Т, Ү	Y, M	Т, Ү	Т, Ү, М	
Input Offset Voltage	R _S ≤ 100KΩ R _S ≤ 10KΩ		 3 (4)	- 6.0 (7.5)	3 (4)	 7.5	mV
Input Bias Current	V _S = ±3V V _S = ±15V	18 (20) 12 (15)	18 (20) 12 (15)	40 (50) 25 (30)	(15) ²	30 (50) ²	nA
Input Offset Current		5 (8)	5 (8)	10 (15)	(5)	10 (15)	nA
Input Resistance		3	3	3	3	3	MΩ
Large Signal Voltage Gain	$R_{L} = 10K\Omega \frac{V_{S} = \pm 3V}{V_{S} = \pm 15V}$	40 (25) 400 (50)	40 (25) 100 (50)	40 (25) 75 (50)	- 100 (50) ²	<u>-</u> 75 (50) ²	V/mV
Output Voltage Swing	$V_{S} = \pm 3V, R_{L} = 10K\Omega$ $V_{S} = \pm 15V, R_{L} = 10K\Omega$	±1.5 (±1.0) ±11 (±10)		$\begin{bmatrix} -\\ \pm 11 \ (\pm 10)^2 \end{bmatrix}$	- ±11 ²	V	
CMRR $R_S \le 10K\Omega$		(70)	(70)	(70)	(70)	(70)	dB
PSRR R _S ≤ 10KΩ	V _S = ±3V V _S = ±15V	(200) (150)	(200) (150)	(200) (150)	(150) ²	(150) 2	μ V /V
Power Consumption	V _S = ±3V V _S = ±15V , R _L = 0	(240) (1200)	(240) (1200)	(240) (1200)	(480) ²	(600) 2	μW
Average TC of Offset Volt	age R _S = 10K (±15V for 1250)	4 (typ)	4 (typ)	6 (typ)	5 (typ)	5 (typ)	μV/0C
Average TC of Offset Curr	ent R _S = 10K (±15V for 1250)	2 (typ)	2 (typ)	1 (typ)	1.7 (typ)	1 (typ)	pA/oC
Equiv. Input Noise Voltag	e f = 10Hz (±15V for 1250)	35 (typ)	35 (typ)	35 (typ)	35 (typ)	35 (typ)	nV/√Hz
Equiv. Input Noise Curren	t f = 10Hz (±15V for 1250)	0.5 (typ)	0.5 (typ)	0.5 (typ)	0.5 (typ)	0.5 (typ)	pA/√Hz
Slew Rate RL = 20K, CL	= 100pF	0.2 (typ)	0.2 (typ)	0.2 (typ)	0.16 (typ)	0.16 (typ)	V/µS
Small Signal Unity Gain-B Vin = 20mV, RL = 20KΩ	andwidth, R _f = O,	-	-	-	250 (typ)	250 (typ)	kHz


¹Parameters for 1250/2250/3250 are min/max limits either at $T_A = 25^{\circ}C$ (or over operating temperature range if enclosed in parentheses), for supply voltage of ±3V to ±15V and for a quiescent current of 30 μ A established by an R_{set} of 1.1 M Ω for V_S ±3V and 7.5 M Ω for V_S = ±15V.


²Parameters for 4250/4250C are min/max limits either at $T_A = 25^{\circ}C$ (or over operating temperature range if enclosed in parentheses), for supply voltage of $\pm 6V$ and quiescent current of 30 μA .

³Not to exceed either supply voltage


SETTING QUIESCENT CURRENT







SG1250/3250, SG4250/4250C Chip See T-package diagram for pad functions)



General-Purpose Compensated Operational Amplifiers

SG1536/1436/1436C

SG1536/1436/1436C are intended specifically for use in high voltage applications where high common mode input ranges, high output voltage swings and low input currents are required. These devices are internally compensated and are pin compatible with industry-standard operational amplifiers.

Provides up to ±30V output voltage swing

• Usable with up to ±40V supplies

Common mode voltages to ±24V Input current 35nA max over temperature SG1556/1456/1456C

This series offers excellent input characteristics plus a five-times improvement in slew rate over conventional amplifiers.

- Low bias current 15nA max
- Low input offset voltage 4.0mV max
- Fast slew rate 2.5V/µs typical
- Low power consumption 45mW max
- **Output short circuit protection**

PARAMETERS*	1536 ¹	1436 ¹	1436C ¹	1556	1456	1456C	UNITS
Supply Voltage	±40	±34	±30	±15	±15	±15	V
Operating Temperature Range	-55 to +125	0 to +75	0 to +75	-55 to +125	0 to +75	0 to +75	°C
Package Types		Т, Ү			Т, Ү		-
Input Offset Voltage	5.0 (7.0)	10	12	4.0 (6.0)	10 (14)	12	mV
Input Offset Current	3.0 (7.0)	10 (14)	25	2.0 (5.0)	10 (14)	30	nA
Input Bias Current	20 (35)	40 (55)	90	15 (30)	30 (40)	90	nA
Large Signal Voltage Gain	100 (50)	70 (50)	50	100 (40)	70 (40)	25 ³	V/mV
Common Mode Rejection	80	70	50	80	70	110 (typ)	dB
Power Supply Rejection	100	200	50	100	200	75 (typ)	μV/V
Input Common Mode Range ²	±24	±22	±18	±12	±11	±10.5	V
Differential Input Voltage (V)	±(V	++ V- -3	/)	±Vs	±Vs	±Vs	V
Unity Gain Bandwidth	1.0 (typ)	1.0 (typ)	1.0 (typ)	1.0 (typ)	1.0 (typ)	1.0 (typ)	MHz
Slew Rate ⁴	2.0 (typ)	2.0 (typ)	2.0 (typ)	2.5 (typ)	2.5 (typ)	2.5 (typ)	V/µS
Supply Current	4.0	5.0	5.0	1.5	3.0	4.0	mA
Output Voltage Swing $R_L = 2k\Omega$	±22 ¹	±20 ¹	±20 ¹	±12	±11	±10	V
R _L = 10kΩ	±30 ⁵	-	-	-	-		V
Noise (typ) Ay = 100, R _s = $10k\Omega$, f = 1.0 KHz, BW = 1.0Hz	50	50	50	45	45	45	nV/(Hz)½ (typ)

*Parameters apply over supply voltage range and are min./max. limits either at T_A = 25°C (or over operating temperature range if enclosed in parentheses), unless otherwise indicated. ³Inputs are shunted with back-to-back diodes for over voltage protection


= +28V

SG1536/1436/1436C Chip (S

$$R_L = 5 k\Omega$$


 $^{2}V_{s} = \pm 15V$


 ${}^{5}R_{L} = 5.0k\Omega, V_{s} = \pm 36V.$



SG1556/1456/1456C Chip (See T-package diagram for pad function







High Performance Operational Amplifiers

SG1660

SG1760

The SG1660 is a superior, functional, and pin for pin, replacement for the 301A, 748C and 201 operational amplifiers. The SG1660 is also frequently a desirable replacement for the 308/308A types due to its lower cost.

The SG 1760 is an internally compensated version of the SG 1660 and is a superior replacement for the 307 and 741 type op amps.

- 15nA input bias current
- 2.0nA input offset current
- Low power 7.5mW (typ)
- CMRR of 80dB
- PSRR of 80dB
- Available in minidip

- 15 nA input bias current
- 2.0 nA input offset current
- Low power 7.5 mW (typ)
- CMRR of 80 dB
- PSRR of 80 dB
- Available in minidip

PARAMETERS*	1660	1760	UNITS
Supply Voltage	±5 to ±15	±5 to ±15	v
Operating Temperature Range	0 to +70	0 to +70	°C
Package Types	T, J, I	M, Y, F	-
Input Offset Voltage	7.5 (10.0)	7.5 (10.0)	mV
Input Offset Current	2.0 (4)	2.0 (4)	nA
Input Bias Current	15 (25)	15 (25)	nA
Temp Coeff. Input Offset Voltage	30	30	μ ∨/ ⁰C
Temp Coeff. Input Offset Current	0.04	0.04	nV/ºC
Large Signal Voltage Gain	25 (15) ¹	25 (15) ¹	V/mV
Common Mode Rejection	(80)	(80)	dB
Power Supply Rejection	(80)	(80)	μV/V
Input Common Mode Voltage Range ³	(±13.5) ³	(±13.5) ³	V
Differential Input Voltage	±1 ⁴	±1 ⁴	V
$A_v = 1$,	0.1	0.1	
Slew Rate $\frac{A_V}{A_V} = 10$	1 (typ)	1 (typ)	V/µS
Unity Gain Bandwidth	0.3 (typ)	0.3 (typ)	MHz
Supply Current	0.75 ²	0.75 ²	mA
$V_{out} R_L = 10k\Omega$	±13	±13	V
Noise			
$R_s = 1k\Omega$ f = 10Hz to 10kHz	4	4	μV(rms)
$R_s = 500k\Omega$ f = 10Hz to 10kHz	20	20	(typ)


*Parameters apply over supply voltage range and are min./max. limits either at $T_{\rm A}=25^{\rm OC}$ (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.

 $^{2}T_{A} = 70^{\circ}C (1000 \,\mu A \text{ at } 0^{\circ}C)$


³∨_s = ±15∨


⁴ Inputs are shunted with back-to-back diodes for overvoltage protection.

Compensation Circuit




(not required for 1760)





SG1760 Chip (See T-package diagram for pad functions)





INTERFACE CIRCUITS

Line Drivers Line Receivers Quad Line Receivers Quad Bus Receivers Quad Bus Tranceivers Voltage Comparators Quad Comparators Dual Peripheral Drivers

Voltage Comparators

SG111/211/311

The SG111/211/311 are medium speed, high input impedance devices which are especially well suited for use in level detection and low level voltage sensing applications. Operation may be obtained from supply voltages ranging from $\pm 15V$ down to a single $\pm 5V$ source.

- Differential input voltage range of ±30V
- 150nA maximum bias current
- Consumes 135mW at ±15V

The output, an open collector NPN capable of switching 50V and 50mA, can drive RTL, DTL, TTL, MOS logic, relays or lamps. Both input and output can be isolated from ground and the output can drive loads referred to a positive supply, ground or a negative supply. These devices also offer offset balance, strobe capability and pin configuration of the SG710 Comparator.


PARAMETERS*	111	211	311	UNITS
Operating Temperature Range	-55 to +125	-25 to +85	0 to +70	oC
Package Types	T,J	Т, .	J, M	
Supply Voltage		±15		V
Input Offset Voltage R _S ≤ 50k	3 (4.	.0) ²	7.5 (10.0) ²	mV
Input Offset Current	10 (:	20) ²	50 (70) ²	nA
Input Bias Current	100	(150)	250 (300)	nA
Voltage Gain	200	200 (typ) 200 (typ)		V/mV
Response Time ¹	200	200 (typ)		nS
Saturation Voltage Isink = 50 mA	1.5		1.5	V
$V^+ = 4.5V$ $V^- = 0V$ $I_{sink} = 8 mA$	0.4		0.4	v
Output Leakage Current	10 (!	500)	50	nA
Differential Input Voltage max	±30		±30	V
Total Supply Voltage, V84 max	36		36	V
Input Voltage Range	±14	(typ)	±14 (typ)	V
Positive Supply Current	6.0		7.5	mA
Negative Supply Current	5.0		5.0	mA
Output Voltage, V74	50 ³		40 ³	V

*Parameters apply over supply voltage range and are min./max. limits either at $T_A = 25^{\circ}C$ (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.


 $^1 {\rm The}$ response time specified is for a 100mV input step with 5mV overdrive.

² The offset voltages and offset currents given are the maximum values required to drive the output down to 1V or up to 14V with 1mA load.

³Output voltage levels can be changed for compatibility with DTL and T2L logic levels.



SG111/211/311 Chip (See T-package diagram for pad functions)



Ouad Comparators

SG139/239/339 SG139A/239A/339A / SG3302*

Para

The SG139 series describes a monolithic IC containing four independent voltage comparators designed to provide maximum utility and versatility in a single package. Unique features of this device include the ability to operate with either a single or dual-polarity power supply and a common-mode voltage range including ground, even when using a single supply voltage. Additionally, the open-collector output stage provides easy interfacing with all types of logic circuitry.

- Wide supply voltage range: 2 to 36 volts or ±1 to ±18 volts.
- Low supply curre ent (0.8 mA) insensitive to supply voltage.
- Indut bias current of 25 nA typically.
- Compare voltages at ground common mode
- Output compatible with DTL, TTL, ECL, MOS, and CMOS Logic.

Min

SC 120


\$6220/220 SG139A SG239A/339A Typ. Max. Min. Typ. Max.

Linite

ELECTRICAL CHARACTERISTICS (TA = 25°C, see Note 3)

ABSOLUTE MAXIMUM RATINGS	· · · · · ·
Supply Voltage	+36V or ±18V
Differential Input Voltage	36V
Input Voltage Range (Note 1)	-0.3V to +36V
Input Current (VIN <-0.3Vdc)	50mA
Output Sink Current	20mA
Power Dissipation	
N Package (plastic)	600mW
Derate above 25°C	6.0mW/ºC
J Package (cerdip)	1000mW
Derate above 25°C	6.7mW/ºC
Output Short Circuit to Gnd (Note 2)	Continuous
Operating Temperature Range	
SG139 (J-pkg only)	-55°C to +125°C
SG239	-25°C to +85°C
\$G339	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C

CONNECTION DIAGRAM



Input Offset Voltage	At Output Switch Point, V ₀ ≅ 1.4 V _{DC} , V _{REF} =		±2.0	±5.0		±2.0	±5.0	mVDC
	+1.4 VDC and Rs = 0Ω			1.1				
"A" Versions				±2.0			±2.0	mVDC
Input Bias Current (Note 4)	IIN(+) or IIN(-) With Output in Linear Range		25	100		25	250	nADC
Input Offset Current	1IN(+) - 1IN(-)		±3.0	±25		±5.0	±50	nADC
Input Common-Mode Voltage Range (Note 1)		0		V+-1.5	0		V+-1.5	VDC
Supply Current	RL = ∞ On All Comparators		0.8	2.0		0.8	2.0	mADC
Voltage Gain	R _L ≥ 15kΩ		200			200	· · · ·	V/mV
Large Signal Response Time	VIN = TTL Logic Swing,	1.1	300			300		ns
a series and the series of the	VREF = +1.4 VDC, VRL = 5.0 VDC and RL = 5.1kΩ							
Response Time (Note 5)	VRL = 5.0 VDC and RL = 5.1 kΩ		1.3			1.3		μs
Output Sink Current	$V_{IN(-)} \ge + 1.0V_{DC}, V_{IN(+)} = 0$ and $V_0 \le + 1.5 V_{DC}$	6	16		6	16		mADC
Saturation Voltage	$V_{IN(-)} \ge + 1.0 V_{DC}, V_{IN(+)} = 0$ and ISINK $\le 4.0 \text{ mA}$		250	500		250	500	mVDC
Output Leakage Current	V _{IN(+)} ≥+ 1.0 V _{DC} , V _{IN(-)} = 0 and V _{OUT} = 5.0 V _{DC}		0.1			0.1		nADC

Condition

'A =	Operatin	ig i em	perature	e Kange
Input	Offset V	oltage		

Input Offset Voltage	At Output Switch Point, V0 ≅		· · ·	<u>±9.0</u>			<u>+</u> 9.0	mVDC
	1.4 VDC, VREF = +1.4 VDC and $R_S = 0\Omega$							
Input Offset Current	1IN(+) - 1IN(-)	100		±100			±150	nADC
Input Bias Current	IIN(+) or IIN(-) With Output in Linear Range			300		1 217	400	nADC
Input Common-Mode Voltage Range		0	· .	V ⁺ -2.0	0		V+-2.0	VDC
Saturation Voltage	$V_{IN(-)} \ge + 1.0 V_{DC}, V_{IN(+)} = 0$ and $I_{SINK} \le 4.0 \text{ mA}$			700			700	mVDC
Output Leakage Current	VIN(+) ≥ + 1.0 VDC, VIN(-) = 0 and VOUT = 30 VDC			1.0	-	1.1	1.0	μADC
Differential Input Voltage	Keep All V _{IN} 's ≥ 0 V _{DC} (or V⁻, if used)			36			36	VDC

Note 11 . ty outputs. This co Va can caura avcantiva bast uits fre ing a

* Contact factory for 3302 test limits.

tated them specifications apply for V+ = 5

volts for the SG139, 239 and 1339: and V $^{+}$ = 15 volts for the SG139A, 239A, and 339A.

is out of the IC due to

The response time specified is for a 100 mV input step with overdrive. For larger overdrive signals 300 ns can be obtained.

APPLICATIONS INFORMATION


These comparators are high gain, wide bandwidth devices; which, like most circuits of this type, can easily oscillate with stray feedback paths from output to input. This only occurs during the output voltage transition intervals as the comparator changes state and can be minimized by reducing the value of the input resistors to less than $10k\Omega$. using P.C. board wiring rather than sockets, or providing a small amount of positive feedback to cause rapid transitions. Power supply bypassing is not normally required with this circuit,


All pins of any unused comparators should be grounded.

The differential input voltage may be larger than V+ without causing damage but if negative excursions greater than -0.3 volt are possible, protection should be provided by a clamp diode and/or input resistor.

The output of this comparator is an uncommitted collector of a grounded-emitter NPN transistor. Several collectors may be tied together to provide a wired-OR function. An output pull-up resistor can be connected to any available power supply voltage up to 36 volts with respect to the GND terminal, regardless of the voltage level applied to the V+ terminal. The output can also be used as a simple SPST switch to ground when no pull-up resistor is used.

The amount of current which the output transistor can sink is limited by its drive to about 16 mA. Exceeding this current will cause, the transistor to come out of saturation and the output voltage will





Voltage Comparators

SG710/710C

SG711/711C

The SG710/710C are high-speed voltage comparators designed for use in level detection, low-level sensing and memory applications. Inherent, component matching provides low offset voltage and drift as well as high accuracy and fast response. The output of the comparator is compatible with all forms of saturating logic.

The SG711/SG711C are dual voltage comparators designed for use in core-memory sense amplifier applications, pulse height detectors, and as a double-ended limit sensor for automatic go/no-go test equipment. Inherent component matching provides low offset voltage and drift as well as high accuracy and fast response. With an output compatible with all forms of saturation logic, the device also has provisions for independent strobing of each comparator channel.

PARAMETERS*	710	710C	711 ³	711C ³	UNITS
Operating Temperature Range	55 to +125	0 to +70	-55 to +125	0 to +70	°C
Package Types	T, J, N	4	T, J, I	N :	_
Supply Voltage (max)	+14.0, -7.0	+14.0, -7.0	+14.0, -7.0	+14.0, -7.0	v
Input Offset Voltage ²	2.0 (3.0)	5.0 (6.5)	3.5 (6.0)	5.0 (10)	mV
Input Offset Current ²	3.0 (7.0)	5.0 (7.5)	10 (20)	15 (25)	μA
Input Bias Current	20 (45)	25 (40)	75 (150)	100 (150)	μA
Voltage Gain	1250 (1000)	1000 (800)	750 (500)	700 (500)	V/V
Response Time ¹ (typ)	40 (typ)	40 (typ)	60 (max)	40 (typ)	nS
Differential Input Voltage	±5.0	±5.0	±5.0	±5.0	v
Output Sink Current	2.0 (0.5)	1.6 (0.5)	0.E	0.5	mA
Positive Output Voltage	2.5/4.0	2.5/4.0	2.5/5.0	2.5/5.0	V
Negative Output Voltage	-1.0/0	-1.0/0	-1.0/0	-1.0/0	V
Input Common Mode Range	±5.0	±5.0	±5.0	±5.0	v
Common Mode Rejection Ratio	80	70	-	-	dB
Power Supply Current	9.0	9.0	10.0	7.2 (typ)	mA
Power Consumption	150	150	150	150	mW
Strobe Current	-	-	2.5	2.5	mA
			the second s	the second se	


*Parameters apply over supply voltage range and are min./max. limits either at T_A = 25^oC (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.

 1 The response time specified is for a 100mV input step with 5mV overdrive.

²The offset voltages and offset currents given are the maximum values required to drive the output to 1.4Vdc at 25°C, 1.8Vdc at 0° or --55°C, 1.0Vdc at +70° or 125°C.

³Each comparator.





Line Drivers


SG1488


The SG1488 is a monolithic guad line driver designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS-232C.

- **Current limited output** • 10mA typ
- Power-Off source impedance 300 ohms minimum
- Simple slew rate control with external capacitor
- Flexible operating supply range Compatible with all DTL and
- **TTL** logic families

PARAMETERS*	1488	UNIT
Supply Voltage (max, T _A = 25°C)	+15,15	V
Input Signal Voltage (max, T _A = 25°C)	-15 ≤ V in ≤ 7.0	V
Output Signal Voltage (max, T _A = 25°C)	±15	V
Package Types	J	· · · · -
Operating Temperature Range	0 to +75	°C
Forward Input Current (V _{in} = 0 Vdc)	1.6	mA
Reverse Input Current (Vin = +5.0 Vdc)	10	μΑ
Output Voltage High		
$(V_{in} = 0.8 \text{ Vdc}, \text{R}_{\text{L}} = 3.0 \text{k}\Omega, \text{V}^+ = +9.0 \text{ Vdc}, \text{V}^- = -9.0 \text{ Vdc})$	+6.0	
$(V_{in} = 0.8 \text{ Vdc}, \text{R}_{\text{L}} = 3.0 \text{k}\Omega, \text{V}^+ = +13.2 \text{ Vdc}, \text{V}^- = -13.2 \text{ Vdc})$	+9.0	V
Output Voltage Low		1
$(V_{in} = 1.9 \text{ Vdc}, \text{R}_{L} = 3.0 \text{k}\Omega, \text{V}^{+} = +9.0 \text{ Vdc}, \text{V}^{-} = -9.0 \text{ Vdc})$	-6.0	
$(V_{in} = 1.9 \text{ Vdc}, \text{R}_{L} = 3.0 \text{k}\Omega, \text{V}^{+} = +13.2 \text{ Vdc}, \text{V}^{-} = -13.2 \text{ Vdc})$	-9.0	V
Positive Output Short-Circuit Current	+6.0/+12	mA
Negative Output Short-Circuit Current	-6.0/-12	mA
Output Resistance ($V^+ = V^- = 0$, $ V_0 = \pm 2.0V$)	300 (min)	Ω
Positive Supply Current (R _L = ∞)		
$V_{in} = 0.8/1.9V$ V ⁺ = +9V	6/20	
V ⁺ = 12V	7/25	mA
V ⁺ = 15V	12/34	
Negative Supply Current (RL = ∞)		
$V_{in} = 0.8/1.9V$ $V^{-} = -9V$	0/-17	e in the
V [−] = −12V	0/-23	mA
V ⁻ = -15V	-2.5/-34	ta data -
Power Dissipation		
(V ⁺ = 9.0 Vdc, V ⁻ = -9.0 Vdc)	333	
$(V^+ = 12 \text{ Vdc}, V^- = -12 \text{ Vdc})$	576	mW
SWITCHING CHARACTERISTICS (V ⁺ = +9.0 \pm 1% Vdc, V ⁻ = -9.0	0 ± 1% Vdc, T _A = +25ºC)	
Propagation Delay Time ($Z_L = 3.0k$ and 15 pF)	200	nS
Fall Time (Z _L = 3.0k and 15 pF)	75	nS
Propagation Delay Time (Z _L = 3.0k and 15 pF)	120	nS
Rise Time (ZL = 3.0k and 15 pF)	100	nS


*Parameters are min/max limits with V⁺ = +9.0 \pm 1% Vdc, V⁻ = -9.0 \pm 1% Vdc, T_A = 0 to +75°C unless otherwise noted.











Line Receivers


SG1489/1489A


The SG1489 monolithic quad line receivers are designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS-232C.


- Input Resistance 3.0k to 7.0kΩ
- Input Signal Range ±30 Volts
- Input Threshold Hysteresis Built In
- Response Control
 - a) Logic Threshold Shifting
 - b) Input Noise Filtering

	PARAMETERS*	1489/1489A	UNITS
Power Supply Voltage (m	ax, T _A = 25°C)	10	V
Input Signal Range (max,	T _A = 25°C)	±30	V
Output Load Current (TA	= 25°C)	20	mA
Package Types		J	-
Power Dissipation (Packag	e Limitation, Ceramic Dual In-Line Package)	1000	mW
Derate above $T_A = +25^{\circ}$	6.7	mW/ºC	
Operating Temperature R	ange	0 to +75	°C
Storage Temperature Ran	ge	-65 to +175	°C
Positive Input Current	(Ѷ _{in} = +25 Vdc)	3.6/8.3	
	(V _{in} = +3.0 Vdc)	0.43	mA
Negative Input Current	(V _{in} =25 Vdc)	-3.6/8.3	
	0.43	mA	
Input Turn-On Threshold ($T_A = +25^{\circ}C, V_{OL} \le 0$	Voltage .45V) SG1489J	1.0/1.5	
	SG1489AJ	1.75/2.25	V
Input Turn-Off Threshold	Voltage .5V, IL = -0.5 mA) SG1489J	0.75/1.25	
(TA = 120-0, VOH # 2	SG1489AJ	0.75/1.25	v
Output Voltage High	$(V_{in} = 0.75V, I_1 = -0.5mA)$	2.6/5.0	
Cutput Voltage ingn	(Input Open Circuit, I ₁ = -0.5 mA)	2.6/5.0	v
Output Voltage Low	(V _{in} = 3.0V, I _L = 10mA)	0.45	V
Power Supply Current	(V _{in} = +5.0Vdc)	26	mA
Power Consumption	(V _{in} = +5.0Vdc)	130	mW
SWITCHING CHARACTE	RISTICS (T _A = +25°C)		
Propagation Delay Time	$(R_L = 3.9k\Omega)$	85	nS
Rise Time	$(R_{L} = 3.9k\Omega)$	175	nS
Propagation Delay Time	(R _L = 390 Ω)	50	nS
Fall Time	(R _L = 390 Ω)	20	nS

*Parameters are min./max. limits with response control pin open, V^+ = +5.0 Vdc ±1%, T_A = 0 to +75^oC unless otherwise noted.







DUAL HIGH-CURRENT OUTPUT DRIVER

SG1627 / SG3627

DESCRIPTION


The SG1627 and SG3627 devices are monolithic, highspeed driver integrated circuits designed to interface digital control logic with high current loads. Each device contains two independent drivers which will either source or sink up to 500 mA of current. The sink transistor is designed as a saturating switch while the source transistor can be used either as a switch or as a constant current generator with external resistor programming.

Each half of this device contains both inverting and noninverting inputs which have two volt thresholds for high noise immunity. Either input can be used alone to switch the output, or one input can be strobed with the other. These units have been designed to directy interface with the SG1524 Regulating Pulse Width Modulator Circuit.


These devices are supplied in ceramic 16-pin D.I.L. packages. The SG1627 is specified for operation over a -55°C to +125°C temperature range while the SG3627 is intended for industrial applications of 0°C to +100°C.

FEATURES


- Two independent driver circuits
- Outputs will source or sink currents to 500 mA
- 100 nSec response time
- Full compatibility with SG1524 PWM circuit
- Constant current drive capability
- Two volt threshold for high noise immunity
 Source and sink can be separated for complementary outputs



CHIP LAYOUT



CONNECTION DIAGRAM (TO-116 OUTLINE)



DUAL HIGH-CURRENT OUTPUT DRIVER

SG1627 / SG3627

ABSOLUTE MAXIMUM RATINGS


Supply Voltage, V _{CC} Output Collector Voltage Source or Sink Current	30V 30V 500 mA	Operating Temperature Range SG1627 SG3627	-55°C to +125°C 0°C to +100°C		
Input Voltage	5.5V	Storage Temperature Range	-65°C to +150°C		
Input Current	10 mA	Note 1: Total power distinction	is the sum of the control		
Avg. Total Power Dissipation (Note 1) Derate Above 50°C	1000 mW 10 mW/ºC	logic poner plus the poner of cush bourse and think			

ELECTRICAL CHARACTERISITICS


Unless otherwise stated, these specifications apply for T_J = -55°C to +125°C for the SG1627 and 0°C to +100°C for the SG3627. V_{CC} = 5V.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
High-Level Input Voltage		2.8	_	5.5	Volts
Low-Level Input Voltage		0	-	1.4	Volts
Input Threshold		-	2.0	-	Volts
Low-Level Input Current	V ₁ = 0	-	-1.0	-2.0	mA [·]
Source Off, Leakage Current	Collector V = 30V	-	0.3	1.0	mA
Source On, Collector Sat.	I _{source} = 50 mA	-	1.1	1.7	Volts
(Source Emitter Grounded,	I _{source} = 300 mA	-	1.2	1.9	Volts
R _{SC} = 0)	I _{source} = 500 mA	-	1.3	2.0	Volts
Source On, Emitter Voltage	I _{source} = -50 mA	(V _{cc} -3V)		-	Volts
Sink Off, Leakage Current	Collector V = 30V	-	1.0	100	μA
	I _{sink} = 50 mA	-	0.2	0.4	Volts
Sink On, Collector Sat.	I _{sink} = 300 mA, V _{CC} = 20V		0.5	0.7	Volts
	I _{sink} = 500 mA, I _{boost} = 25 mA		0.5	0.7	Volts
Current Limit Sense Voltage	R _{SC} = 10Ω, T _A = 25°C	600	700	800	mV
Sense Voltage Temp. Coef.	R _{SC} = 10Ω	-	1.8	-	mV/ºC
Supply Current	V _{CC} = 5V		15	20	mA
(Both sink transistors on)	V _{CC} = 20V		50	65	mA
	V _{CC} = 30V		80	90	mA
Output Response, Turn On	Fig. 4, RL = 24Ω, TA = 25°C	-	50	-	nS
Output Response, Turn Off	Fig. 4, RL = 24Ω, TA = 25°C	-	100		nS
Thermal Resistance θ_{JA}		-	80	110	°C/W
Thermal Resistance θ_{JC}		-	45	60	°C/W

TOTEM POLE OUTPUT SWITCH CIRCUIT







High-Current Switch Driver

device specifications are subject to change.

Note: Performance data described herein represent design goals. Final

ADVANCE DATA SG1629 / 3629

The SG1629 and SG3629 are monolithic integrated circuits designed to generate the positive and negative base drive currents (l_{b1} and l_{b2}) required for high-speed, high power switching transistors. These units are intended to interface between the secondary of a drive transformer and the base of an NPN switching device. Positive drive current can be made constant with an external programming resistor, or can be clamped with a diode to keep the switching device out of saturation. Negative turn-off current is derived from a negative voltage generated in an external capacitor. All operating power is supplied by the transformer secondary and these devices can be floated at high levels with respect to ground for off-line, bridge converters.

For medium power applications, these units are available in an 8-pin, minicerdip, D.I.L. package; while high power capability is offered in a 9-pin, TO-66 case. In either package, the SG1629 is specified for operation over a -55°C to +125°C temperature range while the SG3629 is intended for industrial applications of 0°C to +100°C.


- Self-generating positive and negative currents
- Constant source current (I_{b1}) to one amp
- Two amp peak sink current (Ib2) to negative voltage
- Floating operation
- Baker clamp input for non-saturated switching
- 200 nanosecond response

Electrical Characteristics:

(Unless otherwise stated, these specifications apply for T_A = -55°C to +125°C for the SG1629 and 0°C to +100°C for the SG3629.


Parameter	Conditions	Typ.	Units
Collector to Emitter Voltage Source or Sink	V _{BE} = 0	30	v
Source Saturation Voltage	I source = 100 mA	1	V
	I source = 500 mA	1.5	v
化苯丙酰氨基 化乙酰氨酸化	I source = 1 A	2	V
Clamp Current	+Vin = 20V	18	mA
Current Limit Sense Voltage	I source = 100 mA	.65	V
	I source = 1 A	.7	V
Sink Saturation Voltage	l sink = 100 mA	1.0	V
Force Beta = 100	$I_{sink} = 500 \text{ mA}$	1.2	V
	leink = 2 A	1.5	V
Sink Current Gain	I sink = 2 A	500	
Collector to Emitter Leakage Source or Sink	V _{BE} = 0, V _{CE} = 20V	5	μΑ
Sink Rectifier Forward Voltage	IF = 50 mA	1	V
Sink Rectifier Leakage Current	V _R = 40	1	μΑ
Source Response			1.441
Turn On		200	nSec
Turn Off		200	nSec
Sink Response			a de la composición d
Turn On		200	nSec
Turn Off		400	nSec
Thermal Resistance R-Package			
σ _{JA}		40	°C/W
σ _{JC}		7	°C/M
Y-Package			
σJA		125	°C/M
αJC		. 40	°C/M

Connection Diagrams:





Schematic:




Absolute Maximum Ratings:


Input Voltage + or - Inputs	20V
Collector to Emitter Voltage, Source or Sink	20V
Source Current	2.0 A
Sink Current	3.0 A
Sink Rectifier Current	100 mA
Average Total Power Dissipation (Note 1)	57
R-Package (TO-66)	2500 mW
Derate above 50°C	25 mW/ºC
Y-Package (Mini-ceridip)	800 mW
Derate above 50°C	8 mW/ºC
Operating Temperature Range	
SG1629	-55°C to +125°C
SG3629	0°C to +100°C
Storage Temperature Range	-65°C to +150°C

Note 1: Total power dissipation must include the power in both source and sink transistors times the duty cycle for each.

SG1629/3629

L








Figure 2. Maximum drive current consistant with load demand is provided by anti-saturation clamp diode D1, a high-voltage, high-speed, device.




Figure 3. A non-centertapped secondary can also be used to generate a negative bias voltage by the voltage drop across R4. In any of the above applications, R5 can be used to keep the switching transistor off under static conditions while the use of C1 alone to the sink drive will provide dynamic turn-off without a steady-state discharge of C2.

SG5520/7520 Series Sense Amplifiers

SG7520/39 — High Speed Sense Amplifiers will detect bipolar differential signals from memory core arrays and provide logic-level outputs for interfacting with external logic. These devices are intended for systems requiring threshold voltage levels of ± 15 mV to ± 40 mV.

 $\rm SG7520/21$ — Two sense amplifiers are connected to a common output stage with capability of being flip-flop connected as part of the memory output register.

SG7522/23 — Two sense amplifiers are connected to a common output stage. Open collector output transistors may be used as wired-OR.

SG7524/25 — Two sense amplifiers with independent output stages.

SG7528/29 — Similar to SG7524/25 except analog test points are brought out.

SG7534/35 — Similar to the SG7524/25 except it has logically inverted outputs with open collectors for wired-OR.

SG7538/39 — Similar to the SG7528/29 except it has logically inverted outputs with open collectors for wired-OR.

SG55XX Series - Available for operation over full temperature range.

PARAMETE	:RS ¹			c	ONDITIONS		SG7520 21, 22, 2 24,25,28 34,35,38	23 3,29	UNIT
Operating Temperature Rang	8	F	ree Air				0 to +70		°C
Package Types							J, N (16	pin)	°C
Differential Input Threshold	Voltage (min/typ/max)		′ _{ref} = 15mV ′ _{ref} = 40mV	SG7521 SG7520	, 22, 24, 28, , 23, 25, 29, , 22, 24, 28, , 23, 25, 29,	35, 39 34, 38	11/15/1 8/15/22 36/40/4 33/40/4	4	mV
Common Mode Input Firing	Voltage ³	tr	^{- = t} f ≤ 15ns,	t _{p(in)} = 5			±2 (typ))	v
Differential Input Bias Currer	nt				V, V _{inD} = Oi		75		μA
Logical 1 Input Voltage (gate	& strobe inputs)				V, V _{in(0)} = 0		2		V
Logical O Input Voltage (gate	& strobe inputs)				/, V _{in(1)} = 2\		0.8		V
Logical O Level Input Current					V, V _{in(0)} = 0		-1.6		mA
Logical 1 Level Input Current	(gate & strobe inputs)				V, V _{in} (1) = 2	2.4V	40		μA
			with $V_{in}(1) =$				1		mA
Logical 1 Output Voltage			'+ = 4.75V, V 'in(1) = 2V, V		V, I _{load} =4 8V	100μA ,	2.4		v
Logical 0 Output Voltage			V+ = 4.75V, V- = -4.75V, I _{sink} = 16mA V _{in(0)} = 0.8V			= 0.4		V	
V+ Supply Current		Т	T _A = 25°C			28 (typ)		mA	
V – Supply Current		а, — • Т	T _A = 25°C			-15 (ty	p)	mA	
Dutput Short Circuit Current	(except 7520/21Q)	V	V+ = 5.25V, V- = -5.25V			2.1/3.5		mA	
Output Q Short Circuit Curre	nt 7520/21	IN	V ⁺ = 5.25V, V ⁻ = 5.25V			3.3/5.0	a ser pla	mA	
Output Leakage Current (752	2/23/34/35/38/39)	V	$V + = 4.75V, V - = -4.75V, V_{out} = 5.25V, V_{in} = 2V$			V 250		μA	
Differential Input Overload R	lecovery Time ⁴	V	$V_{inD} = 2V$, $t_r = t_f = 20ns T_A = 25^{\circ}C$			20 (typ)		nS	
Common Mode Input Overloa	ad Recovery Time ⁵	V	$V_{inCM} = \pm 2V$, $t_r = t_f = 20ns T_A = 25^{\circ}C$			20 (typ)		nS	
Minimum Cycle Time		Т	A = 25°C	4.1			200 (typ	b)	nS
PROPAGATION DELAY TIMES (T _A = 25°C)	7520/21 (nS MA OUTPUT Q OUT	X) IPUT Q	7522/23	(nS MAX)	7524/25 7528/29	(nS MAX)	7534/35 7538/39	(nS MA)	
Input: $A_1 - A_2$ or $B_1 - B_2$	tpd(1)D (40) tpd(0)D (55)	tpd(0)D	(45)	tpd(1)D	(40)	tpd(0)D	(40)	
Input: Strobe A or B	tpd(1)S (30) tpd(0)S (55)	tpd(0)S	(40)	tpd(1)S	(30)	tpd(0)S	(30)	
Input: Gate Q	tpd(1)GQ (20) tpd(0)GQ (30)	tpd(0)G	(25)					
Input: Gate Q	tpd (1)Gō							


¹Parameters are min./max. limits with V+ = 5V, V- = -5V, T_A = 0°C to +70°C unless otherwise specified.


 2 V_T is defined as the d-c input voltage required to force the output of the sense amplifier to the logic gate threshold voltage level.


³ V_{CMF} is the common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable signal present.


⁴ Time necessary for the device to recover from the specified differential-input-overload signal prior to the strobe-enable signal.

⁵ Time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.









Quad Bus Transceiver

SG55138 / SG75138

Description:

The SG55138 and SG75138 Quad Bus Transceiver are designed for two way data communication over single ended transmission lines. Each of the four identical channels consists of a TTL input driver and a TTL output receiver. The driver output is of the open-collector type. and is designed to handle loads of up to 100 mA (50 ohms to 5V). The receiver input is internally connected to the driver output, and has a high impedance to minimize loading of the transmission line. Because of the high driver current, and the high receiver impedance, . a very large number (typically hundreds) of transceivers may be connected to a single data bus. The receiver design also features a threshold of 2.3V (typical), providing a greater noise margin than would be possible with a TTL threshold receiver. This device also features a common driver strobe which turns off all drivers (high impedance), but does not affect receiver operation. This circuit is designed for operation from a single 5 volt supply, and it includes a provision to minimize loading of the data bus when the power supply voltage is zero. This circuit is available in the 16-pin ceramic (J) package. The SG75138 is characterized for industrial temperature range operation (0°C to 70°C), and the SN55138 is characterized for military temperature range operation (-50°C to 125°C).

Features:

- Single 5V Supply •
- **High Threshold Receivers**
- High Input Impedance Receivers
- Four Independent Channels **Common Driver Strobe**
- TTL/DTL Compatible Driver and Strobe Inputs
- With Clamp Diodes
- High Speed Operation
- 100 mA Open-Collector Driver Outputs •
- **TTL Compatible Receiver Outputs**
- Available in 16-Pin Ceramic (J) Packages

Absolute Maximum Ratings

Supply voltage, Vcc			7.0V
Input voltage, V _{IN}			5.5V
Driver output sink current			150 mA
Storage temperature		65°C to	150°C
Operating free air temperature	4		
	SG55138	-55°C to	125°C
	SG75138	0°C to	70°C

Electrical Characteristics over recommended operating free-air temperature range.

	PARAMETER	TEST CON	DITIONS	MIN.	TYP.	MAX.	UNIT
V _{IH}	High Level Input Voltage, Driver or Strobe Inputs			2.0			v
	High Level Input	$V_8 = 2.0V$ $V_{0L} = 0.4V$	SG55138	3.2		• (٧
VIH(R)	Voltage, Rec. Input	$V_{OL} = 0.4V$ $I_{OL} = 16mA$	SG75138	2.9			٧
VIL	Low Level Input Voltage, Driver or Strobe Inputs		-			0.8	v
	Low Level Input	$V_{\rm B} = 2.0V$	SG55138			1.5	v
VIL(R)	Voltage, Rec. Input	$V_{OH} = 2.4V$ $I_{OH} = 0.4mA$	SG75138			1.8	٧
V _{он}	High Level Output Voltage, Rec. Output	$\begin{array}{l} \text{Vcc}=\text{MIN., } \text{I}_{\text{OH}}=4\text{mA}\\ \text{V}_{\text{IL}(\text{R})}=\text{MAX, } \text{V}_{\text{S}}=2.0\text{V} \end{array}$		2.4	3.5		v
Vol	Low Level Output Voltage, Rec. Output	$\begin{array}{l} \mbox{Vcc} = \mbox{MIN., } \mbox{I}_{OL} = \mbox{16mA} \\ \mbox{V}_{IH(R)} = \mbox{MIN., } \mbox{V}_{R} = \mbox{2.0V} \end{array}$				400	mV
Vol	Low Level Output Voltage, Driver Output	$\begin{array}{l} \text{Vcc} = \text{MIN., } \text{I}_{\text{o}} \\ \text{V}_{\text{s}} = \text{0.8V, } \text{V}_{\text{b}} \end{array}$	L = 100mA = 2.0V			450	۳V
I _{TH}	High Level Input Current,	Vcc = MAX.	$V_1 = 2.4V$			40	μA
чн	Driver or Strobe Inputs	vec = mrot.	$V_1 = Vcc$			1	mA
I _{1Н}	High Level Input Current, Receiver Input	$\begin{array}{c} \text{Vcc}=\text{5.0V, V_{I}}\\ \text{V}_{s}=\text{2.0V} \end{array}$	= 4.5V		25	300	μΑ
I _{IL}	Low Level Input Current Driver or Strobe Inputs	Vcc = MAX., V	, = 0.4V		-1	-1.6	mA
I _{IL}	Low Level Input Current, Receiver Input	Vcc = MAX., V $V_8 = 2.0V$	n = 0.45V		-	50	μA
I ₀₈ •	Short Circuit Output Current, Rec. Output	$\begin{array}{c} V_8 = 0.8 V, V_D \\ Vcc = MAX. \end{array}$	= 2.0V	-18	-30	55	mA
Iccl	Supply Current, All Drivers On	$\begin{array}{c} Vcc = MAX., V\\ V_{\rm p} = 2.0V \end{array}$	′ _s == 0.8∨		50	65	mA
I _{CCH}	Supply Current, All Drivers Off	$\begin{array}{c} Vcc = MAX., V\\ V_R = 3.5V \end{array}$	₈ = 2.0V		42	55	m/
R _{IN}	Input Current with Power Off, Receiver Input	$Vcc = 0.0V, V_1 = \dot{4}.5V$			1.1	1.5	m/
Vic	Input Clamp Voltage Strobe, Driver Inputs	Vcc = MIN., I,	= -12mA			-1.5	v

* Not more than one output at a time should be shorted.


Recommended Operating Conditions

	MIN.	NOM.	MAX.	UNIT	
Supply Voltage, Vcc, SG55138	4.5	5.0	5.5	v	
Supply Voltage, Vcc, SG75138	4.75	5.0	5.25	v	
Driver Output Low Current, IoL(B)			100	mA	
Receiver Output Low Current IOL(B)			16	mA	
Receiver Output High Current, IOH(B)			4	mA	
Operating Free-Air Temp.,					1
SG55138	55		+125	°C	
Operating Free-Air Temp.,					
SG75138	0		+70	°C	


Switching Characteristics, $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$

	PARAMETER	TEST COND.	MIN.	NOM.	MAX.	UNITS
t _{PLH} (D-B)	Propagation delay, low to high level bus output from driver input.	Vs ==0.4V CL ==50pf RL ==500 VL ==5.0V		15	24	ns
t _{PH L} (D·B)	Propagation delay, high to low level bus output from driver input.			14	24	ns
t _{PLH} (S-B)	Propagation delay, low to high level bus output from strobe input.	V _D == 2.4V C _L == 50pf R _L == 50Ω V _L == 5.0V		18	28	ns
t _{PHL} (S·B)	Propagation delay, high to low level bus output from strobe input.			22	32	ns
t _{PLH} (B·R)	Propagation delay, low to high level receiver output from bus input.	V ₈ =2.4V C _L =15pf R _L =4000 V _L =5.0V		7	15	ns
t _{PHL} (8-R)	Propagation delay, high to low level receiver output from bus input.			8	15	ns

LOGIC DIAGRAM



CHIP LAYOUT



Quad Line Receiver

SG55154 / SG75154

Description

The SG55154 and SG75154 are monolithic Quadruple Line Receivers designed to meet the requirements of EIA Standard RS-232-C. These devices are intended to interface between data terminal equipment and communication equipment but they can also be used for many other types of relatively short, single-line, point-to-point data transmission systems. While these devices are normally operated from a single 5-volt supply, a built-in regulator allows operation to 12 volts without additional components.

Two forms of hysteresis are provided: For normal operation, the threshold-control terminals are connected to V_{CC1} , pin 15 and the circuit operates with a wide hysteresis loop which yields no change in the output should the inputs go to zero. In the fail-safe mode of operation, the threshold-control terminals are left open and the hysteresis loop is reduced such that the output will always go high if the input goes to zero.

These units are packaged in a 16-pin hermetic cerdip dualin-line package. The SG55154 is rated for -55° to +125°C operation while the SG75154 is specified for operation over a 0° to +70°C range.


Features

- Fail-safe capability with adjustable input threshold
- 3 kΩ to 7 kΩ input resistance
- Outputs compatible with DTL or TTL
- Built-in hysteresis
- 5V or 12V single supply operation


Absolute Maximum Ratings Normal Supply Voltage (pin 15)	7۷
Alternate Supply Voltage (16 pin)	14V
Input Voltage to $T_A = 70^{\circ}C$ to $T_A = 125^{\circ}C$	±25∨ ±10∨
Operating Temperature Range SG55154 SG75154	-55 ^o C to 125 ^o C 0 ^o to 70 ^o C
Storage Temperature Range	-65°C to +150°C
Power Dissipation Derate above 25 ^o C	1000 mW 8 mW/ ^o C

Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted) (See Note 1)

PARAMETER		TEST CONDITIONS		MIN TYP MAX (SEE NOTE 2)				
VIH	High-level input voltage			3		di di	v	
VIL	Low-level input voltage			-	a > b	-3	v	
V _{T+} Positive-going threshold voltag	Positive-going	Normal operation		0.8	2.2	3		
	threshold voltage	Fail-safe operation		0.8	2.2	3		
VT- Negative-going threshold voltage	Normal operation		-3	-1.1	0	v		
	Fail-safe operation		0.8	1.4	3] `		
V _{T+} -V _{T-} Hysteresis			Normal operation		0.8	3.3	6	v
	Hysteresis	Fail-safe operation		0	0.8	2.2		
VOH	High-level output voltage		I _{OH} = -400 μA	2.4	3.5		V	
VOL	Low-level output voltage		I _{OL} = 16 mA		0.23	0.4		
			$\Delta V_{I} = -25V \text{ to } -10V^{*}$	3	5	7		
	Input resistance		$\Delta V_{1} = -10V \text{ to } -3V$	3	5	7	kΩ	
ri i i			$\Delta V_1 = -3V \text{ to } 3V$	3	6			
			$\Delta V_{I} = 3V$ to 10V	3	5	7		
			$\Delta V_{I} = 10V \text{ to } 25V^*$	3	5	7		
VI(open)	Open-circuit input voltage		lj = 0	0	0.2	2	v	
los	OS Short-circuit output current**		V _{CC1} = 5.5V, V ₁ = -5V	-10	-20	-40	mA	
ICC1	Supply current from VCC	1	V _{CC1} = 5.5V, T _A = 25°C		20	35	mA	
ICC2 Supply current from VCC2		V _{CC2} = 13.2V, T _A = 25°C		23	40] "```		



CHIP LAYOUT



DUAL-IN-LINE

PACKAGE

(TOP VIEW)

*T_A = +70°C Maximum

**Not more than one output should be shorted at a time.

NOTE 1: Above specifications guaranteed over -55°C < T_A < +125°C for SG55154 and 0° < T_A < 70°C for SG75154. All typical values are at V_{CC1} = 5V, T_A = 25°C.

NOTE 2: The algebraic convention where the most-positive (least-negative) limit is designed as maximum is used in this data sheet for logic and threshold levels only, e.g., when -3V is the maximum, the minimum limit is a more-negative voltage.

Switching Characteristics, $V_{CC1} = 5V$, $T_A = 25^{\circ}C$, N = 10

10	PARAMETER	TEST CONDITIONS	MIN TYP	МАХ	UNIT
t PLH	Propagation delay time, low-to-high level output		22		ns
TPHL	Propagation delay time, high-to-low level output	$C_1 = 50 pF$, $R_1 = 390 \Omega$	20		ns
TLH	Transition time, low-to-high output	- CL = 50 pF, HL - 390 32	9		ns
^t THL	Transition time, high-to-low output		6		ns

Dual Peripheral Drivers

SG55450B/75450B

SG55460/75460

The SG55450B and SG55460 Series are general purpose dual peripheral drivers whose output stage includes a completely uncommitted, high-voltage, high current NPN transistor. Inputs to the standard TTL gates are diode clamped and fully DTL/TTL compatible. The output transistors of the SG55450B and SG75450B are capable of sinking 300 mA and will withstand 30 volts when off. The SG55460 and SG75460 devices have the same current rating but with higher voltage capability of 40 volts and only slight reduction in switching speeds.

The SG55450B and SG55460 are characterized for operation over the full military temperature range of -55°C to +125°C while the SG75450B and SG75460 are designed for 0°C to +70°C operation.

- Current capacity of 300 mA per driver
- High output voltage capability
- High-speed switching characteristics
- Both military and commercial tem
 - perature ranges

ABSOLUTE MAXIMUM	SG55450B	SG55460	
RATINGS (Note 1)	SG75450B	SG75460	
Supply Voltage, VCC	7V	7V	
Input Voltage	5.5V	5.5V	
V _{CC} to Substrate Voltage	35V	40V	
Collector to Substrate Voltage	35V	40V	
Collector to Base Voltage	35V	40V	
Collector to Emitter Voltage (Note 2)	30V	40V	
Emitter to Base Voltage	5V	5V	
Collector Current (Note 3)	300mA	300mA	
Power Dissipation			
N Package (plastic)	600mW	600mW	
Derate above 25°C	6.0mW/ ^o C	6.0mW/ ^o C	
J Package (cerdip)	1000mW	1000mW	
Derata above 25°C	6.7mW/ ^o C	6.7mW/ ⁰ C	
Operating, Free Air Temperature Range			
SG55450B, SG55460	-55°C 1	o +125 ⁰ C	
SG75450B, SG75460	0°C to +70°C		
Storage Temperature Range	-65°C 1	o +150 ⁰ C	
NOTES:	U.		

in are with respect to ground terminal unless 1. Voltage values show otherwise specified.

2. With base-to-emitter resistance less than 500 $\Omega_{\rm c}$

Both sides of circuit may conduct rated current simultaneously provided power dissipation rating is not exceeded.

ELECTRICAL CHARACTERISTICS

-.

(over operating temperature range and with V_{CC} = 5V \pm 5%, unless otherwise specified)


Parameter	Test Conditions	Min.	Typ.	Max.	Units
High-level input voltage, VIH	VOL < 0.4V, IOL = 16mA	2			v
Low-level input voltage, VIL	V _{OH} > 2.4V, I _{OH} =4mA			0.8	v
High-level output voltage, VOH	VIL = 0.8V, IOH =4mA	2.4	3.3		V
Low-level output voltage, VOL	VIH = 2.0V, IOL = 16 mA		.25	0.4	V
Input clamp voltage, Vi	ij = -12mA		- 1.2	- 1.5	V
High-level input current, ItH	VI = 2.4V		·	40	μΑ
High-level strobe current, ISH	VI = 2.4V			80	μΑ
Low-level input current, IIL	V ₁ = 0.4V			1.6	mA
Low-level strobe current, ISL	Vi = 0.4V			-3.2	mA
Input current at max. V, 1	Vi = 5.5V			1.0	mA
Strobe current at max. V, 1s	V _S = 5.5V			2.0	mA
Output short circuit current, IOS		-18	-35	-65	mA
Supply current, high out, ICCH	V ₁ = 0		2	4	mA
Supply current, low out, ICCL	V ₁ = 5V		6	11	mA

UTPUT TRANSISTORS (High current measurements made with pulse tech

Parameter	Test Conditions	55450B	75450B	55460 40	75460 40	Units
Collector-base breakdown BVCBO	$i_{\rm C} = 100 \mu A, i_{\rm E} = 0$	35	35			V min.
Collector-emitter breakdown BVCER	$I_{C} = 100 \mu A$, $R_{BE} = 500 \Omega$	30	30	40	40	V min.
Emitter-base breakdown BVEBO	IE = 100µA, IC = 0	5	5	5	5	V min.
Base-emitter voltage VBE	IB = 10mA, IC = 100 mA	1.2	1.0	1.2	1.0	V max.
	IB = 30mA, IC = 300 mA	1.4	1.2	1.4	1.2	V max.
Collector-emitter saturation VCE (SAT)	IB = 10mA, IC = 100mA	.5	.4	.5	.4	V max.
	I _B = 30mA, I _C = 300mA	.8	.7	.8	.7	V max.
Current transfer ratio hFE	VCE = 3V, IC = 100mA, TA = 25°C	25	25	25	25	min.
	VCE = 3V, IC = 300mA, TA = 25°G	30	30	30	30	min.
	VCE = 3V, IC = 100mA, TA = min.	10	20	10	20	min.
	VCE = 3V, IC = 300 mA, TA = min.	15	25	15	25	min.

SWITCHING CHARACTERISTICS (VCC = 5V, TA = 25°C)

		55450B, 75450B		55460		
Parameter	Test Conditions	Typ.	Max.	Typ.	Max.	Unit
TTL GATES	· · · · · · · · · · · · · · · · · · ·					
Propagation delay time						
Low-to-high-level output, tpLH	CL = 15 pF	12	22	22		nS
Propagation delay time						
High-to-low-level output, tPHL	R ₁ = 400Ω	8	15	8		nS
OUTPUT TRANSISTORS					4	
Delay time, t _d	I _C = 200mA	8	15	10		nS
Rise time, t _r	Ib(1) = 20mA	12	20	16		nS
	¹ b(2) = -40mA					
Storage time, t _s	VBE(OH) = -1V	7	15	23		nS
Fall time, tr	CL = 15 pF,	6	15	14		nS
	$R_{L} = 50\Omega$					
GATES & TRANSISTORS COMBINED		· · · · · · · · · · · · · · · · · · ·				
Propagation delay time		·				
Low-to-high-level out, tpLH	IC = 200mA	20	30	45	65	nS
High-to-low-level out, tpHL	CL = 15 pF	20	30	35	50	nS
Transition time						
Low-to-high-level out, tTLH	$R_L = 50\Omega$	7	12	10	20	nS
High-to-low-level out, tTHL		9	15	10	20	nS



Note: The substrate (pin 8) must always be at the most negative voltage for proper device operation.





TRANSISTOR ARRAYS

High Voltage, Medium Current Driver Arrays

SG2001 / SG2002 / SG2003

Description

These high voltage, medium current driver arrays are comprised of seven silicon NPN Darlington pairs on a common monolithic substrate. All units feature open collector outputs and integral suppression diodes for inductive loads. Peak inrush currents to 600mA are allowable, making them ideal for driving tungsten filament lamps also.

Three different input configurations provide optimized designs for interfacing with TTL, DTL, PMOS, or CMOS drive signals.


In all cases, the individual Darlington pair collector current rating is 500mA. However, outputs may be paralleled for higher load current capability. All devices are supplied in a 16-pin dual in-line ceramic package.

Absolute Maximum Ratings (at 25°C free-air temperature for any one Darlington unless otherwise noted). Output Voltage, V_{cs} 50V Input Voltage, Vin 20V Peak Collector Current, IC 600mA Continuous Collector Current, IC 500mA Continuous Base Current, IB 25mA Power Dissipation, PD (per device) 1 OW Total Package* Limitation 2.0W Derating Factor above 25°C 13mW/*C Ambient Temperature Range (Operating) TA --55°C to +125°C -65°C to +175°C Storage Temperature Range, TS

*Under normal operating conditions, these per output with VCC == 1.6V at 70°C with and a duty cycle of 30%. ill sustain 350mA

Features

- Collector currents to 600mA
- Low saturation voltage
- High speed switching
- Closely matched parameters



Electrical Characteristics at 25°C (unless otherwise noted)

			Limits		
CHARACTERISTICS	SYMBOL	TEST CONDITIONS	Min.	Max.	Units
Output Leakage Current	ICEX	$V_{CE} = 50V; T_A = 70^{\circ}C$		100	μA
Collector-Emitter Saturation Voltage	V _{CE} (Sat)	$I_{c} = 350$ mA; $I_{B} = 500\mu$ A $I_{c} = 100$ mA; $I_{B} = 250\mu$ A		1.6 1.1	v v
Input Current Type SG-2002 Type SG-2003	l _{in} on	$V_{in} = 17V$ $V_{in} = 3.85V$		1.3 1.35	mA mA
Input Current SG-2002	l _{in} off	$V_{in} = 6V, T_A = 70^{\circ}C$		50	μA
Input Voltage Type SG-2002 Type SG-2003	V _{in} on	$\begin{array}{l} V_{_{CE}}=2V; \ I_{_{C}}=350 \text{mA} \\ V_{_{CE}}=2V; \ I_{_{C}}=350 \text{mA} \end{array}$		13 3.5	v
DC Forward Current Transfer Ratio Type SG-2001	h _{FE}	$V_{CE} = 2V; IC = 350 mA$	1000		
Input Capacitance	Cin			30	pf
Turn-On Delay	t _{PLM}	0.5E _{in} to 0.5E _{out}		5	μS
Turn-Off Delay	t _{PHL}	0.5E _{in} to 0.5E _{out}		5	μS
Clamp Diode Leakage Current	I _R	$V_R = 50V$	·	50	Aų
Clamp Diode Forward Voltage	V _F	I _F == 350mA		2.0	V


CONNECTION DIAGRAM


5


16

5









Transistor Arrays

SG3018/3018A/3821/3822/3823/3086 (CA3018/3018A) (CA3045, 3046) (CA3026/3054) (CA3086)

These transistor arrays offer VBE typically matched to ± 0.5 mV, less than 10% variation in hfe, operation from dc to 300 MHz, high current gain from 10 μ A to 10 mA and high voltage capability.

SG3018/SG3018A (CA3018, 3018A) Darlington Transistor Pairs – consists of four monolithic transistors. Two of the four are internally connected into a Darlington configuration with a typical current gain of 4000. The other two transistors are separate conventional types. SG3821 (CA3046, 3045) Matched Transistor Array – five general purpose monolithic NPN transistors internally connected to form two independent differential amplifiers, each with its associated current source transistor. SG3822 (CA3026, 3054) Dual Differential Transistors – six monolithic NPN transistors internally connected to form two independent differential amplifiers, each with its associated current source transistor. SG3823 Dual Darlington Transistor Array – six monolithic transistors. Four are internally connected as two independent Darlington Amplifiers with a typical gain of 4000. The other two transistors are separate conventional types.

ABSOLUTE MAXIMUM RATINGS


Collector-substrate Voltage Collector-base Voltage Collector-emitter Voltage 40V (CA Series 20V) 40V (CA Series 20V) 25V (CA Series 15V) Emitter-base Voltage Collector-Current Operating Temperature Range 5V 50mA 0—125°C (CA Series 0 - 70°C)

				1
PARAMETERS*	CONDITIONS	3018, 3018A, 3821, 3822, 3823,	CA3018/3026/3054 3045/3046/3086	UNITS
Collector-Substrate Breakdown	I _C = 10μA, I _B = 0	40	20	V
Collector-Base Breakdown	$I_{\rm C} = 10\mu {\rm A}, I_{\rm E} = 0$	40	20	V
Collector-Emitter Breakdown	I _C = 100μA, I _B = 0	25	15	v
Emitter-Base Breakdown	$I_{\rm E} = 10\mu A, I_{\rm C} = 0$	5	5	V
Collector-Substrate Leakage	V _{CS} = 20V, I _B = 0	80	80	nA
Collector-Base Leakage	V _{CB} = 20V, I _E = 0	40	40	nA
Collector-Emitter Leakage	V _{CE} = 20V, I _B = 0	500	500	nA
Forward Current-Transfer Ratio	$V_{CE} = 5V, I_{C} = 10\mu A$	80 (typ)	80 (typ)	-
Forward Current-Transfer Ratio	V _{CE} = 5V, I _C = 1mA	50/400	50/400	-
Forward Current-Transfer Ratio	V _{CE} = 5V, I _C = 10mA	80 (typ)	80 (typ)	· - · ·
Collector-Emitter Saturation	I _C = 10mA, I _B = 1mA	0.5 (typ)	0.5 (typ)	V
Gain-Bandwidth Product	V _{CE} = 5V, I _C = 3mA	500 (typ)	500 (typ)	MHz
Collector-Substrate Capacitance	V _{CS} = 5V, I _C = 0	2.0 (typ)	2.0 (typ)	pF
Collector-Base Capacitance	$V_{CB} = 5V, I_{C} = 0$	0.4 (typ)	0.4 (typ)	pF
Noise Figure	$f = 1kc, V_{CE} = 5V, I_{C} = 100\mu A, R_{S} = 1k\Omega$	4 (typ)	4 (typ)	dB
Input Offset Voltage for any two transistors	V _{CE} = 5V, I _C = 1mA	5	5	mV
Input Offset Current for any two transistors	V _{CE} = 5V, I _C = 1mA	4	2	μA
Forward Current Transfer Ratio (Darlington Pair), SG3018/3018A/3823	V _{CE} = 5V, I _C = 1mA	1500	1500	-


*Parameters apply for $T_A = 25^{\circ}C$ and are min/max limits unless otherwise specified.


Note: Substrate pin (///) must be connected to the most negative DC potential -- which should also be a good AC ground -- for proper isolation between transistors.


SG3018/3018A is offered in 12-pin metal can. All other 3800 Series arrays are offered in N and J 14-pin dual-in-line packages.




3821/3046/3045/3086









Transistor Arrays

500

750

6.67

-40 to +85 °C

-55 to +150 °C

mW

mW

mW/ºC

SG3081/3082

_

Power Dissipation: Any one transistor

Operating

Storage

Total package** Above 25°C

Ambient Temperature Range:

The SG3081 and SG3082 each have seven high-current silicon NPN transistors integrated into a single monolithic chip. The SG3081 has all seven emitters common while the SG3082 is connected in a common collector configuration. Both devices have a separate substrate pin for more versatile applications. With current capability to 100 mA per transistor, these arrays are ideally suited for driving all types of seven-segment displays as well as other general purpose driver applications.

MAXIMUM RATINGS, Absolute-Maximum Values at T_A = 25°C

Derate linearly


- Collector current to 100mA
- Low saturation voltage
- Closely matched parameters

The following ratings apply for each trans	istor in the	device:
Collector-to-Emitter Voltage (VCEO)	16	v
Collector-to-Base Voltage (VCBO)	20	v
Collector-to-Substrate Voltage (V _{CSO})	20	v
Emitter-to-Base Voltage (V _{EBO})	5	v
Collector Current (I _C)	100	mA
Base Current (IB)	20	mA


**SG3081 and SG3082 are available in N and J 16-Pin dual-in-line packages

PARAMETERS*	SYMBOL	CONDITIONS	SG3081/SG3082	UNITS
Collector-Base Breakdown Voltage	BVCBO	$I_{C} = 500 \mu A, I_{E} = 0$	20	V
Collector-Substrate Breakdown Voltage	BVCSO	ICI = 500µA, IE = 0, IB = 0	20	V
Collector-Emitter Breakdown Voltage	BVCEO	I _C = 1mA, I _B = 0	16	V
Emitter-Base Breakdown Voltage	BVEBO	I _C = 500μA	5	V
DC Forward-Current Transfer Batio	h	V _{CE} = 5.0 V, I _C = 30mA	50	
DC Forward-Current Transfer Ratio	hFE	V _{CE} = 5.0 V, I _C = 50mA	40	1
Base-Emitter Saturation Voltage	VBEsat	I _C = 30mA, I _B = 1mA	1.0	V
Collector-Emitter Saturation Voltage:				· · ·
SG3081, SG3082	!	I _C = 30mA, I _B = 1mA	0.5	
SG3081	VCEsat	I _C = 50mA, I _B = 5mA	0.7	V
\$G3082		I _C = 50mA, I _B = 5mA	0.8	
Collector-Cutoff-Current	ICEO	V _{CE} = 10V, I _B = 0	10	μΑ
Collector-Cutoff Current	СВО	$V_{CB} = 10V, I_{E} = 0$	1	μΑ

Parameters are for $T_A = 25^{\circ}C$ and are min/max limits.









NOTE: Substrate pin (///) must be connected to the most negative DC potential — which should also be a good AC ground — for proper isolation between transistors.

High Current NPN Transistor Arrays

SG3083 SG3183/3183A


This series of arrays consists of five closely-matched, high current NPN transistors. Although sharing a common monolithic substrate, the transistors are connected such that all terminals are independent, including the substrate bias connector. With current capability to 100 mA per transistor, these arrays are ideally suited for all types of driving applications including relays, lamps, and thyristors. The SG3183 and SG3183A are higher voltage versions of the SG3083.


ABSOLUTE MAXIMUM RATINGS

Power Dissipations:

- Any one transistor Total package Above 25°C derate linearly Ambient Temperature Range: Operating (N-Package) Operating (J-Package) Storage (both packages) Maximum Collector Current Maximum Base Current
- 500 mW 750 mW 6.67 mW/°C

-40 to +85°C -55 to +125°C -65 to +150°C 100 mA 20 mA





FEATURES

High voltage capability

Low saturation voltage

Collector current to 100 mA

Closely matched parameters

NOTE: The collector of each transistor is isolated from the subtarete by an integral diade which must be reverse biased by connecting the subtare the subtaret of the subtaret subtaret of the subcould be the transitions, the subtrast connection should be connected to an AC or DC ground.

ELECTRICAL CHARACTERISTICS AT TA = 25°C

PARAMETER SYMBOL CONDITIONS	MIN.	TYP.	MAX.	UNITS
Collector-Substrate Breakdown Voltage, BVCSO, IC = 100 µA				
SG3083	20	60		v
SG3183	40	70	-	v
SG3183A	50	70		v
Collector-Base Breakdown Voltage, BV _{CBO} , I _C = 100 µA				1.1
SG3083	20	60	- 1	v
SG3183	40	70	_	· v
SG3183A	50	70	, 19 ° -	v
Collector-Emitter Breakdown Voltage, BV _{CEO} , I _C = 1 mA				
SG3083	15	24		v
SG3183	30	40		v
SG3183A	40	50	-	· v
Emitter-Base Breakdown Voltage, BVEBO, IE = 100 µA		n da series	tere interes	alaa ta ta
All types	5	6.9	<u>`</u>	v
Collector Cutoff Current, ICEO, VCE = 10V	-		10	μA
Collector Cutoff Current, ICBO, VCR = 10V		~	1	μA
DC Forward Current Transfer Ratio, hFE				
All types V _{CE} = 3V, I _C = 10 mA	50	100		
V _{CE} = 5V, I _C = 50 mA	40	75		
Collector-Emitter Saturation Voltage, VCE (SAT)				1. N. M. G. S.
SG3083 I _C = 50 mA, I _B = 5 mA	-	0.40	0.70	v
SG3183 /SG3183A I _C = 50 mA, I _B = 5 mA	·	1.7	3.0	V
Base to Emitter Voltage, V _{BE} , V _{CE} = 3V, I _C = 10 mA	0.65	0.75	0.85	V
For Q ₁ and Q ₂ Matched Pair				
Input Offset Voltage IVIOI VCE = 3V, IC = 1 mA	1. 1. 1. <u>-</u>	1.2	5	mV
Input Offset Current II IOI VCE = 3V, IC = 1 mA	1. s. 1 4 .	0.7	, 2.5	μA

High Voltage, High Current Darlington Transistor Arrays

SG3851 / SG3852 / SG3853

Description

These high voltage, high current Darlington transistor arrays are comprised of seven silicon NPN Darlington pairs on a common monolithic substrate. All units feature open collector outputs and integral suppression diodes for inductive loads. Peak inrush currents to 750mA are allowable, making them ideal for driving tungsten filament lamps also.

Three different input configurations provide optimized designs for interfacing with TTL, DTL, PMOS, or CMOS drive signals.

In all cases, the individual Darlington pair collector current rating is 600mA. However, outputs may be paralleled for higher load current capability. All devices are supplied in a 16-pin dual in-line ceramic package.

for any one Darlington unless otherwise noted). Output Voltage, V_{CE} 50V Input Voltage, Vin 251/ Peak Collector Current, IC 750mA Continuous Collector Current, IC 600mA Continuous Base Current, IB 25mA Power Dissipation, PD (per device) 1.0W Total Package* Limitation 2.0W Derating Factor above 25°C 13mW/°C Ambient Temperature Range (Operating) TA -55°C to +125°C


Absolute Maximum Ratings (at 25°C free-air temperature


Storage Temperature Range, TS


°Under normal operating conditions, these units will sustain 350mA per output with VCC \pm 1.6V at 70°C with a pulse width of 20ms and a duty cycle of 30%.

Features

- **Collector currents to 750mA**
- Low saturation voltage
- High speed switching
- Closely matched parameters








-65°C to +175°C


Electrical Characteristics at 25°C (unless otherwise noted)

			Lir	nits	
CHARACTERISTICS	SYMBOL	TEST CONDITIONS	Min.	Max.	Units
Output Leakage Current	· I _{CEX}	$V_{CE} = 50V; T_A = 70^{\circ}C$		100	μA
Collector-Emitter Saturation Voltage	V _{CE} (Sat)	$I_{c} = 500$ mA; $I_{B} = 800$ µA $I_{c} = 100$ mA; $I_{B} = 250$ µA		2.0 1.1	v v
Input Current Type SG-3852 Type SG-3853	l _{in} on	$V_{in} = 24V$ $V_{in} = 5.0V$		3.0 3.0	mA mA
Input Current SG-3852	I _{in} off	$V_{in} = 6V, T_A = 70^{\circ}C$		50	μA
Input Voltage Type SG-3852 Type SG-3853	V _{in} on	$\begin{array}{l} V_{_{\rm CE}} = 2 \text{V}; \ \text{I}_{_{\rm C}} = 500 \text{mA} \\ V_{_{\rm CE}} = 2 \text{V}; \ \text{I}_{_{\rm C}} = 350 \text{mA} \end{array}$		17 3.5	vv
DC Forward Current Transfer Ratio Type SG-3851	h _{PE}	$V_{\rm CE}=2V;$ IC = 350mA	1000		
Input Capacitance	Cin			30	pf
Turn-On Delay	t _{plm}	0.5E _{in} to 0.5E _{out}		0.5	μS
Turn-Off Delay	t _{PHL}	0.5E _{in} to 0.5E _{out}		0.5	μS
Clamp Diode Leakage Current	I _R	$V_{R} = 50V$		50	μA
Clamp Diode Forward Voltage	V _F	$I_F = 500 \text{mA}$		3.0	V

CONNECTION DIAGRAM








TYPICAL APPLICATIONS

PMOS TO LOAD

TTL TO LOAD



PMOS

OTHER CIRCUITS

Video Amplifiers Wideband Amplifiers/Multipliers Wideband Video Amplifiers Multipliers Modulators Zero Voltage Switches Timers Dual Timers


Timer

SG555/SG555C

The SG555 integrated circuit has been designed to generate accurate time delays with provisions for remote triggering or resetting. An external resistor and capacitor will provide precise control of time delays from microseconds to hours. This circuit can also be used as a stable oscillator with accurate control of both frequency and duty cycle through the use of two external resistors and a single capacitor. The output circuit is designed for use with load currents to 200 mA and is fully compatible with TTL circuitry.

- Direct replacement for SE555/NE555
- Both astable and monostable mode of operation
- Timing range from microseconds through
 hours
- 200 mA output capability (source or sink)
- .005%/^oC temperature stability
- TTL compatible

Supply Voltage	+18V
Power Dissipation	
T-Package (TO-99)	680mW
Derate above 25°C	5.4mW/ºC
M-Package (Minidip)	400mW
Derate above 25°C	4.0mW/°C
Operating Temperature Range	
SG555	-55°C to +125°C
SG555C	0°C to +70°C
Storage Temperature Range	-65ºC to +150ºC
Lead Temperature (Soldering, 60 seconds) +300°C



CHIP BONDING DIAGRAM




ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$, $V^+ = +5V$ to +15V unless otherwise specified)

		SG555 SG555C		J	
Parameter	Conditions	Min. Typ. Max.	Min. Typ. Max.	Units	
Supply Voltage		4.5 18	4.5 16	v	
Supply Current	V ⁺ = 5V, R _L = ∞ V ⁺ = 15V, R _L = ∞ Low State (Note 1)	3 5 10 12	3 6 10 15	mA mA	
Timing Error Initial Accuracy Drift with Temperature Drift with Supply Voltage	R_A , $R_B = 1K\Omega$ to 100KΩ C = 0.1µF (Note 2)	0.5 2 30 100 0.005 0 .2	1 50 0.01	% ppm/ª %/Vol	
Threshold Voltage		2/3	2/3	x v+	
Trigger Voltage	V ⁺ = 15V V ⁺ = 5V	4.8 5 5.2 1.45 1.67 1.9	5 1.67	v v	
Trigger Current		0.5	0.5	μA	
Reset Voltage		0.4 0.7 1.0	0.4 0.7 1.0	V	
Reset Current		0.1	0.1	mA	
Threshold Current	(Note 3)	0.1 .25	0.1 .25	μA	
Control Voltage Level	V ⁺ = 15V V ⁺ = 5V	9.6 10 10.4 2.9 3.33 3.8	9.0 10 11 2.6 3.33 4	v	
Output Voltage Drop (low)	V ⁺ = 15V I _{SINK} = 10mA I _{SINK} = 50mA I _{SINK} = 100 mA I _{SINK} = 200mA V ⁺ = 5V I _{SINK} = 8mA I _{SINK} = 5mA	0.1 0.15 0.4 0.5 2.0 2.2 2.5 0.1 0.25 	0.1 .25 0.4 .75 2.0 2.5 2.5 25 .35	v v v v	
Output Voltage Drop (high)					
	SOURCE = 200mA	12.5	12.5	v	
	ISOURCE = 100mA V ⁺ = 15V V ⁺ = 5V	13.0 13.3 3.0 3.3	12.75 13.3 2.75 3.3	v	
Rise Time of Output		100	100	nsec	
Fall Time of Output		100	100	nsec	


CONNECTION







MONOSTABLE



ASTABLE

Note 1: Supply Current when output high typically 1mA less. Note 2: Tested at V⁺ = 5V and V⁺ = 15V. Note 2: Tested at V⁺ = 5V and V⁺ = 15V. Note 3: This will determine the maximum value of R_A + R_i For 15V operation, the max total R = 20 megohm.

Dual Timer

SG556/SG556C

The SG556/SG556C IC timing circuit is the equivalent of two 555type timers in one 14-pin dual-in-line package. Each section of the device is capable of producing accurate time delays or oscillations. A resistor and a capacitor are the only external parts needed to control time delays from microseconds through hours. For use as an oscillator, two external resistors and a capacitor provide control of the free running frequency and duty cycle. Triggering and resetting terminals are provided and the circuit will trigger and reset on falling waveforms.

The SG556/SG556C Dual Timer lowers over-all system cost, reduces board space and assembly time required and provides matching and tracking characteristics which are superior to two separate timers.

- Direct replacement for SE556/NE556
- Both astable and monostable mode of operation
- Timing range from microseconds through hours
- 200 mA output capability (source or sink)
- .005%/°C temperature stability
- TTL compatible

ABSOLUTE MAXIMUM RATINGS


Supply Voltage	+18V
Power Dissipation	
N-Package (plastic)	600 mW
Derate above 25°C	6.0 mW/ºC
J-Package (cerdip)	1000 mW
Derate above 25°C	6.7 mW/ºC
Operating Temperature Range	
SG556	-55°C to +125°C
SG556C	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 6	0 seconds) +300°C

c

THR

DISC


CONNECTION DIAGRAM




ELECTRICAL CHARACTERISTICS (TA = 25°C, V⁺ = +5 to +15 V unless otherwise specified)


= 5 V, $R_L = \infty$ = 15 V, $R_L = \infty$ w State (Note 1) , $R_B = 2 k\Omega$ to 100 k Ω 0.1 μ F (Note 2) , $R_B = 2 k\Omega$ to 100 k Ω 0.1 μ F (Note 2) = 15 V = 5 V = 5 V = 5 V	4.5 4.8 1.45 0.4	 3 10 0.5 30 0.05 1.5 90 0.15 2/3 5 1.67 0.5 0.7	18 5 11 1.5 100 0.2 5.2 1.9 1.0	4.5			V mA mA % ppm/0 %/Volt %/Volt X V+ V V
= 15 ∨, Ř _L = ∞ y State (Note 1) , Rg = 2 kΩ to 100 kΩ 0.1 μF (Note 2) , Rg = 2 kΩ to 100 kΩ 0.1 μF (Note 2) = 15 ∨ = 15 ∨	 4.8 1.45 0.4	10 0.5 30 0.05 90 0.15 2/3 5 1.67 0.5 0.7	11 1.5 100 0.2 5.2 1.9 		0.75 50 0.1 2.25 150 0.3 2/3 5 1.67	14	mA % ppm/oi %/Volt %/Volt X V* V V
Rg = 2 kΩ to 100 kΩ 0.1 μF (Note 2) Rg = 2 kΩ to 100 kΩ 0.1 μF (Note 2) = 15 V = 5 V	 4.8 1.45 0.4	30 0.05 1.5 90 0.15 2/3 5 1.67 0.5 0.7	100 0.2 5.2 1.9 		50 0.1 2.25 150 0.3 2/3 5 1.67		ppm/ ⁰ %/Volt % ppm/ ⁰ %/Volt X V ⁺ V V
, R _B = 2 kΩ to 100 kΩ 0.1 μF (Note 2) = 15 V = 5 V	 4.8 1.45 0.4	30 0.05 1.5 90 0.15 2/3 5 1.67 0.5 0.7	100 0.2 5.2 1.9 		50 0.1 2.25 150 0.3 2/3 5 1.67		ppm/0 %/Vol % ppm/0 %/Vol X V ⁺ V V
0.1 μF (Note 2) = 15 V = 5 V	 4.8 1.45 0.4	30 0.05 1.5 90 0.15 2/3 5 1.67 0.5 0.7	100 0.2 5.2 1.9 		50 0.1 2.25 150 0.3 2/3 5 1.67		ppm/0 %/Vol % ppm/0 %/Vol X V ⁺ V V
0.1 μF (Note 2) = 15 V = 5 V	 4.8 1.45 0.4	0.05 1.5 90 0.15 2/3 5 1.67 0.5 0.7	0.2 5.2 1.9 		0.1 2.25 150 0.3 2/3 5 1.67		%/Vol % ppm/0 %/Vol X V ⁺ V V
0.1 μF (Note 2) = 15 V = 5 V	 4.8 1.45 0.4	90 0.15 2/3 5 1.67 0.5 0.7	 5.2 1.9		150 0.3 2/3 5 1.67		ppm/0 %/Vol: X V* V V
= 5 V	 4.8 1.45 0.4	90 0.15 2/3 5 1.67 0.5 0.7	 5.2 1.9		150 0.3 2/3 5 1.67		ppm/0 %/Vol: X V* V V
= 5 V	 4.8 1.45 0.4	0.15 2/3 5 1.67 0.5 0.7	 5.2 1.9		0.3 2/3 5 1.67		%/Vol: X V* V V
= 5 V	4.8 1.45 0.4	2/3 5 1.67 0.5 0.7	 5.2 1.9		2/3 5 1.67		x v* v v
= 5 V	4.8 1.45 0.4	5 1.67 0.5 0.7	5.2 1.9		5 1.67		v
= 5 V	1.45 0.4	1.67 0.5 0.7	1.9		1.67		V
	0.4	0.5 0.7					
ote 3)	0.4	0.7			0.5	diam'r	
ote 3)			10				μA
ote 3)			1.0	0.4	0.7	1.0	V
ote 3)		0.1			0.1		mA
		0.03	0.1		0.03	0.1	μA
= 15 V	9.6	10 .	10.4	9.0	10	11	, v .
= 5 V	2.9	3.33	3.8	2.6	3.33	4	V
= 15 V		0.1	0.15	1.1.1.1	0.1	0.25	v
NK = 10 mA NK = 50 mA		0.4	0.15		0.4	0.25	v
	11 <u>11</u> 11	2	2.25		2	2.75	v
NK = 200 mA = 5 V		2.5		-	2.5		v
NK = 8 mA		0.1	0.25				v
NK = 5 mA					0.25	0.35	V
OURCE = 200 mA = 15 V		12.5	1		12.5		v
URCE = 100 mA = 15 V	13	13.3	· ·	12.75	13.3		v
= 5 V	3	3.3		2.75	3.3	· '; '	v
		100			100		ns
		100			100		ns 👘
		20	100		20	100	nA
			0.1		0.1	0.2	*
		±10					ppm/0 %/Vol
	= 5 V VK = 8 mA VK = 5 mA URCE = 200 mA = 15 V URCE = 100 mA = 15 V	YK = 200 mA = 5 V KK = 8 mA URCE = 200 mA = 15 V 13 = 5 V 3	wk = 200 mA 2.5 = 5 V 0.1 KK = 5 mA 0.1 WK = 5 mA 12.5 URCE = 200 mA 12.5 URCE = 100 mA 13 13.3 = 5 V 3 3.3 100 100 20 100 20 100	WR = 200 mA 2.5 5 V 0.1 0.25 KK = 5 mA URCE = 200 mA 12.5 URCE = 100 mA 13 13.3 5 V 3 3.3 100 100 100 100 20 100 20 100 20 100 20 100 20 100 20 100 20 100 20 10 20 10 20 10 20 10 20 10 20 10 20 20 10 20	WR = 200 mA 2.5 5 V 0.1 0.25 KR = 5 mA 0.1 0.25 VIRCE = 200 mA URCE = 100 mA 12.5 URCE = 100 mA 13 13.3 12.75 5 V 3 3.3 2.76 100 100 20 100 20 100 20 100	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

CHIP BONDING DIAGRAM









NOTES: (1) Supply current when output is high is typically 1.0 mA less. (2) Tested at V⁺ = 5 V and V⁺ = 15 V. (3) This will determine the maximum value of R_A + R_B. For 15 V operation, the maximum total R = 20 meg-ohms.

Video Amplifiers


SG733/733C

The SG733/733C are monolithic two-stage wideband amplifiers. These devices offer excellent gain stability at any gain setting and provide fixed gain options of 10, 100 and 400 without external components. All stages are current source biased to obtain high common mode and power supply rejection and emitter followers are used at the output to minimize the effects of capacitive loading. The devices are particularly well suited for applications requiring a fast linear function such as video and pulse amplifiers.

- 120MHz bandwidth
- Gain options of 10, 100, 400 without external components
- 250k介 input resistance
- No external frequency compensation necessary


PARAMETERS*	733	733C	UNITS
Supply Voltage	±6V	±6V	v
Operating Temperature Range	-55 to +125	0 to +70	о С
Package Types	Т, Ј	T, J, N	-
Differential Voltage Gain			
Gain 1 ¹	300/500	250/600	v/v
Gain 2 ²	90/110	80/120	v/v
Gain 3 ³	` 9/11	8/12	
Bandwidth			
Gain 1)	40 (typ)	40 (typ)	
$Gain 2 $ $R_s = 50\Omega$	90 (typ)	90 (typ)	MHz
Gain 3)	120 (typ)	120 (typ)	
Risetime			
Gain 2, R _s = 50Ω, V _{out} = 1V _{p-p}	10	12	nS
Propagation Delay		······	
Gain 2, R _s = 50Ω, V _{out} = 1V _{p-p}	10	10	nS
Input Resistance			
Gain 2	. 20	10	kΩ
Input Capacitance			
Gain 2	2 (typ)	2 (typ)	pF
Input Offset Current	3	5	μA
Input Bias Current	20	30	μA
Input Voltage Range	±1 ′	±1	v
Common Mode Rejection Ratio			
Gain 2 V _{cm} ± 1V, f ≤ 100kHz	60	60	
$V_{cm} \pm 1V$, f = 5MHz	60 (typ)	60 (typ)	dB
Supply Rejection Ratio			
Gain 2 $\Delta V_s = \pm 0.5 V$	50	50	dB
Output Offset Voltage			
Gain 1	1.5	1.5	
Gain 2, Gain 3	1.0	1.5	V
Output Common Mode Voltage	2.4/3.4	2.4/3.4	V
Output Voltage Swing	3	3	V _{p-p}
Output Sink Current	2.5	2.5	mA
Output Resistance	20 (typ)	20 (typ)	Ω
Power Supply Current	24	24	mA


CONNECTION DIAGRAMS





(See T-package diagra for pad functions)





*Parameters apply for V_S = ± 6 V, at 25^oC only and are min/max limits unless otherwise specified.

 $^1\text{Gain}$ Select pins $\text{G}_{1\text{A}}$ and $\text{G}_{1\text{B}}$ connected together.

 2 Gain Select pins G_{2A} and G_{2B} connected together.

³All Gain Select pins open.

Video Amplifiers

SG1401/2401/3401

The SG 1401/2401/3401 video amplifiers are useful over a frequency range from DC to 200MHz. Internal emitter followers are used to achieve high input and low output impedances, allowing simple capacitor coupling. Biasing and gain-setting resistors are internally diffused, eliminating external resistor networks. The gain may be externally varied through the use of AGC diodes which are included in the circuit.


- 20dB voltage gain at 100MHz
- 5nsec rise and fall times
- Fixed or variable gain
- Single power supply voltage
- Minimum external components
- Symmetrical limiting

PARAMETERS/CONDITIONS*	1401	2401	3401	UNITS
Operating Temperature Range	-55 to +125	0 to +70	0 to +70	oC
Package Types	T, J	Т, Ј	, N	· · ·
Supply Voltage	6/20		6/20	V
Power Consumption, no AGC voltage	110		120	mW
DC Output Voltage	8.7 (ty	/p)	8.7 (typ)	V
Peak-to-Peak Output, Pin 3 (4) to AC gnd	4 (typ		3 (typ)	V
Voltage Gain, Pin 3 (4) ² open	2.2/3.2	2	2.2/3.2	dB
Voltage Gain, Pin 3 (4) ² coupled to Pin 8 (11) ²	9/11	a la sel conse	9/11	dB
Voltage Gain, Pin 3 $(4)^2$ coupled to Pin 9 $(12)^2$	18/21		18/21	dB
Voltage Gain, Pin 3 (4) ² to AC gnd	26/31		24/31	dB
Unity Gain Frequency, Pin 3 (4) ² to AC gnd	200 (t	yp)	200 (typ)	MHz
Input Resistance, 20 dB gain	2.5 (ty	(p)	2.5 (typ)	kΩ
Output Resistançe, 20 dB gain	25 (ty	p)	50 (typ)	Ω
Input Capacitance, 20 dB gain	5 (typ)	5 (typ)	рF
Maximum Power Gain, 20 dB gain, RL = 50Ω	30 (ty	p)	30 (typ)	dB
Temperature Stability, 20 dB gain	±1 ¹		±2 ¹	dB
AGC Range	20 (m	in)	22 (typ)	dB
Noise Figure, 20 dB gain, R _S = 1k	8 (min)	6 (typ)	dB

*Parameters apply only for $T_A = 25^{\circ}C$, $V_S = +12V$, and f = 1 MHz, and are min/max limits unless otherwise specified.


¹Over operating temperature range.

inge. ²Numbers in parentheses refer to dual-in-line package.




 $C_S = 0$ to 10 pF to minimize high frequency peaking.

CF



NC 1

GND



See Applications Notes for additional information.

2 NC

AGC


Wideband Amplifier/Multiplier

SG1402/2402/3402

SG1402/2402/3402 are monolithic four guadrant multipliers offering excellent frequency response and provision for use as a variable gain amplifier with both non-inverting and inverting outputs available. In addition to linear amplification, the device is also ideal for balanced modulation, pulse or gated amplification, and coincidence detection.

- Single power supply voltage
- Self-contained biasing •
- 25dB voltage gain
- Differential or single ended inputs and outputs •
- Large bandwidth .
- Low power dissipation

PARAMETERS, CONDITIONS*	1402	2402	3402	UNITS
Supply Voltage	+1	8	+18	V
Load Current	15		15	mA
Operating Temperature Range	-55 to +125	0 to +70	0 to +70	oC
Package Types	J, T	J, ⁻	T, N	-
Maximum Voltage Gain, single ended	23		20	dB
Variable Gain Range, with ext. balance	55		40	dB
Frequency Response, f – 3 dB	40 (min)		50 (typ)	MHz
Input Impedance, Pin 5 or 7 (7 or 10) ¹	1.2	2 (typ)	1.2 (typ)	KΩ
Input Impedance, Pin 2 or 9 (3 or 12) ¹	1.8	B (typ)	1.8	KΩ
Output Impedance, Pin 3 or 8 (4 or 11)	1 10	0 (typ)	100 (typ)	Ω
Output Voltage Swing R _L = 100K	3		3	Vpp
RL = 1K	1.3	3	1.3	•pp
Quiescent DC Levels Pins 5, 6 and 7 (7, 8 & 10) ¹	3.6	S (typ)	3.6 (typ)	v
Pins 2 and 9 (3 & 12) ¹	1.8	3 (typ)	1.8 (typ)	v
Pins 3 and 8 (4 & 11) ¹	6.5	5/7.5	7.0 (typ)	V
Output Offset Voltage Minimum Gain	10		300	mV
Maximum Gain	20	0	500	
DC Output Shift, with max gain change	10	100 200		mV
Differential Control Voltage, for max gain change	20	0 (typ)	200 (typ)	mV
Maximum Gain Variation, over temperature	2		3	dB
Equivalent Input Noise (BW = 10MHz, R _S = 50Ω)	25	(typ)	25	μVrms
Power Consumption	85		85	mW




*Parameters are for $T_A = 25^{\circ}C$, $V^+ = 10V$, f = 100KHz and are min./max. limits unless otherwise specified.

¹Numbers in parentheses refer to dual-in-line package.









See Applications Notes for additional information.

BALANCE

.

TOP VIEW

NC 🛛

INPUT TO

OUTPUT 1

CONTROL 12

NC 12

GND 4

INPUT

6 NC

5 BIAS

2 NC

1 V+

4 OUTPUT


3 CONTROL

SG1595/1495

The SG1595/1495 four quadrant analog multipliers are designed for applications where the output voltage required is a linear product of two input voltages. Both types provide excellent linearity and operation over a wide supply range and input voltage range. Applications include use as multipliers, dividers, squarers, phase detectors, frequency doublers and as balanced modulators.

- Excellent linearity
- Adjustable scale factor
- Excellent temperature stability
- Wide bandwidth
- High input voltage range
- Wide supply voltage operation


Multiply with Op Amp Level Shift




*Parameters apply over operating temperature range and are min/max limits unless otherwise specified.

¹f = 20 Hz


² voltage applied between pins 2-1, 14-1, 1-9, 1-12, 1-4, 1-8, 12-7, 9-7, 8-7, 4-7.



RESISTOR.	R1	R5	R ₆	R7	R ₈	Rg	R13	RA	RB	RL	RX	Ry
TOLERANCE	5%	1%	1%	1%	1%	1%	1%	5%	20%	0.5%	5%	5%
V ⁺ = +32 V, V = −15 V -10 V ≤V _X ≤+10 V -10 V ≤V _X ≤+10 V	9.1	121	100	11	121	15	13.7	12	5.0	11	15	15
V ⁺ = +15 V, V ^{-−} = −15 V −5 V <v<sub>X < +5 V −5 V <v<sub>X < +5 V</v<sub></v<sub>	3.0	300	100	100	300		13.7	12	5.0	3.4	8.2	8.2
V ⁺ = +15 V, V ⁻ = −15 V −10 V <v<sub>X ≤+10 V −10 V <v<sub>V ≤+10 V</v<sub></v<sub>	1.2	121	100	11	910	13.7	13.7	12	5.0	1.5	15	15
	TOLERANCE $V^+ = +32 V, V^- = -15 V$ $-10 V < V_x <+10 V$ $-10 V < V_y <+10 V$ $V^+ = +15 V, V^- = -15 V$ $-5 V < V_x <+5 V$ $-5 V < V_y <+5 V$ $V^+ = +15 V, V^- = -15 V$ $-10 V < V_x <+10 V$	$\begin{array}{llllllllllllllllllllllllllllllllllll$	TOLERANCE 5% 1% $V^+ = +32$ $V, V^- = -15$ $V10$ $V10$ $V10$ -10 $V_{V} < +10$ $V10$ $V10$ $V10$ $V^+ = +15$ $V = -15$ $V5$ $VV_+ < +5$ $V5$ $VV_+ < +5$ -5 $V_+ < +5$ $V = -15$ $V10$ $V10$ $V10$ $V^+ = +15$ $V = -15$ -10 $V10$ $V10$ $V10$		$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	TOLERANCE 5% 1% 1% 1% 1% $v^+ = +32$ $v^- = -15$ 9.1 121 100 11 121 -10 $v_{V_a} < <10$ 9.1 121 100 11 121 -10 $v_{V_a} <<10$ 9.1 121 100 11 121 $v^+ = +15$ $v_{-a} <<10$ $v_{V_a} <<10$ 3.0 3.00 100 300 $5 \vee < V_a < <5$ $v_{-a} <=15$ $v_{-a} <<10$ $v_{-a} <10$ $v_$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $



SG1595/1495 Chip (See D-package diagram



CONNECTION DIAGRAM

Modulators

SG1596/1496

The SG1596/1496 are monolithic double-balanced modulator/demodulator devices designed for use where the output voltage is a product of an input voltage (signal) and a switching function (carrier). Typical applications include modulation and demodulation of AM, SSB, DSB, FSK, FM and phase encoded signals. Additional uses include frequency doubling, linear mixing and chopping.

- Excellent carrier suppression
- Fully balanced inputs and output
- Low offsets and drift
- High common mode rejection
- Adjustable gain and signal handling
- Useful to 100MHz


Depresting Temperature Range Applied Voltage ¹ Differential Input Signal, $(V_7 - V_8)$ Differential Input Signal, $(V_2 - V_1)$ nput Signal, $(V_2 - V_1, V_3 - V_4)$ Package Types Carrier Feedthrough $v_c = 60 \text{ mV(rms)}$ sine wave, $f_c = 1.0\text{kHz}$, offset adjusted (typ) $v_c = 300 \text{ mV}_{\text{pp}}$ square wave, $f_c = 1.0\text{kHz}$, offset adjusted (typ) $v_c = 300 \text{ mV}_{\text{pp}}$ square wave, $f_c = 1.0\text{kHz}$, offset adjusted (max) $v_c = 300 \text{ mV}_{\text{pp}}$ square wave, $f_c = 1.0\text{kHz}$, offset not adjusted (max) $v_c = 300 \text{ mV}_{\text{pp}}$ square wave, $f_c = 1.0\text{kHz}$, offset not adjusted (max) Carrier Suppression $f_s = 10\text{kHz}$, 300 mV(rms), $f_c = 500\text{kHz}$, 60 mV(rms) sine wave offset adjusted (min)	-55 to +125 30 ±5.0 ±(5 + 1; 5.0 J, T 40 140 0.2 100 50	0 to +70 30 ±5.0 5 R _e) 5.0 J, T, N 40 140 0.4 200	ο <u>C</u> V V V
Differential Input Signal, $(V_7 - V_8)$ Differential Input Signal, $(V_4 - V_1)$ nput Signal, $(V_2 - V_1, V_3 - V_4)$ Package Types Carrier Feedthrough $v_c = 60 \text{ mV(rms)}$ sine wave, $f_c = 1.0\text{kHz}$, offset adjusted (typ) $v_c = 60 \text{ mV(rms)}$ sine wave, $f_c = 1.0\text{kHz}$, offset adjusted (typ) $v_c = 300 \text{ mV}_{pp}$ square wave, $f_c = 1.0\text{kHz}$, offset adjusted (max) $v_c = 300 \text{ mV}_{pp}$ square wave, $f_c = 1.0\text{kHz}$, offset not adjusted (max) $v_c = 300 \text{ mV}_{pp}$ square wave, $f_c = 1.0\text{kHz}$, offset not adjusted (max) $v_c = 10\text{ kHz}$, 300 mV(rms), $f_c = 500\text{ kHz}$, 60 mV(rms) sine wave offset adjusted (min)	±5.0 ±(5 + 1) 5.0 J, T 40 140 0.2 100	±5.0 5 R _e) 5.0 J, T, N 40 140 0.4	v v v
$\label{eq:constraint} \begin{array}{ c c c c c c c c c c c c c c c c c c c$	±(5 + 1) 5.0 J, T 40 140 0.2 100	5 R _e) 5.0 J, T, N 40 140 0.4	v v
nput Signal, $(V_2 - V_1, V_3 - V_4)$ Package Types Carrier Feedthrough $v_c = 60 \text{ mV(rms)}$ sine wave, $f_c = 1.0\text{kHz}$, offset adjusted (typ) $v_c = 60 \text{ mV(rms)}$ sine wave, $f_c = 1.0\text{kHz}$, offset adjusted (typ) $v_c = 300 \text{ mV}_{pp}$ square wave, $f_c = 1.0\text{kHz}$, offset adjusted (max) $v_c = 300 \text{ mV}_{pp}$ square wave, $f_c = 1.0\text{kHz}$, offset not adjusted (max) $c_r = 300 \text{ mV}_{pp}$ square wave, $f_c = 1.0\text{kHz}$, offset not adjusted (max) Carrier Suppression $f_s = 10\text{kHz}$, 300 mV(rms), $f_c = 500\text{kHz}$, 60 mV(rms) sine wave offset adjusted (min)	5.0 J, T 40 140 0.2 100	5.0 J, T, N 40 140 0.4	v
Package Types Carrier Feedthrough $v_c = 60 \text{ mV(rms)}$ sine wave, $f_c = 1.0 \text{kHz}$, offset adjusted (typ) $v_c = 60 \text{ mV(rms)}$ sine wave, $f_c = 1.0 \text{kHz}$, offset adjusted (typ) $v_c = 300 \text{ mV}_{\text{pp}}$ square wave, $f_c = 1.0 \text{kHz}$, offset adjusted (max) $v_c = 300 \text{ mV}_{\text{pp}}$ square wave, $f_c = 1.0 \text{kHz}$, offset not adjusted (max) Carrier Suppression $f_s = 10 \text{kHz}$, 300 mV(rms), $f_c = 500 \text{kHz}$, 60 mV(rms) sine wave offset adjusted (min)	40 140 0.2 100	J, T, N 40 140 0.4	
Carrier Feedthrough $v_c = 60 \text{ mV}(\text{rms})$ sine wave, $f_c = 1.0\text{kHz}$, offset adjusted (typ) $v_c = 60 \text{ mV}(\text{rms})$ sine wave, $f_c = 10\text{MHz}$, offset adjusted (typ) $v_c = 300 \text{ mV}_{\text{pp}}$ square wave, $f_c = 1.0\text{kHz}$, offset adjusted (max) $v_c = 300 \text{ mV}_{\text{pp}}$ square wave, $f_c = 1.0\text{kHz}$, offset not adjusted (max) Carrier Suppression $f_s = 10\text{kHz}$, 300 mV(rms), $f_c = 500\text{kHz}$, 60 mV(rms) sine wave offset adjusted (min)	40 140 0.2 100	40 140 0.4	
$ v_c = 60 \text{ mV(rms)} \text{ sine wave, } f_c = 1.0 \text{kHz}, \text{ offset adjusted (typ)} \\ v_c = 60 \text{ mV(rms)} \text{ sine wave, } f_c = 10 \text{MHz}, \text{ offset adjusted (typ)} \\ v_c = 300 \text{ mV}_{\text{pp}} \text{ square wave, } f_c = 1.0 \text{kHz}, \text{ offset adjusted (max)} \\ v_c = 300 \text{ mV}_{\text{pp}} \text{ square wave, } f_c = 1.0 \text{kHz}, \text{ offset not adjusted (max)} \\ \overline{v_c} = 300 \text{ mV}_{\text{pp}} \text{ square wave, } f_c = 1.0 \text{kHz}, \text{ offset not adjusted (max)} \\ \overline{v_c} = 10 \text{ kHz}, 300 \text{ mV}(\text{rms}), f_c = 500 \text{kHz}, 60 \text{ mV}(\text{rms}) \text{ sine wave offset adjusted (min)} \\ $	140 0.2 100	140 0.4	µVrms
$ v_c = 60 \text{ mV}(\text{rms}) \text{ sine wave, } f_c = 10 \text{MHz}, \text{ offset adjusted (typ)} \\ v_c = 300 \text{ mV}_{\text{pp}} \text{ square wave, } f_c = 1.0 \text{kHz}, \text{ offset adjusted (max)} \\ v_c = 300 \text{ mV}_{\text{pp}} \text{ square wave, } f_c = 1.0 \text{kHz}, \text{ offset not adjusted (max)} \\ Carrier Suppression \\ f_s = 10 \text{kHz}, 300 \text{ mV}(\text{rms}), f_c = 500 \text{kHz}, 60 \text{ mV}(\text{rms}) \text{ sine wave offset adjusted (min)} \\ $	140 0.2 100	140 0.4	µVrms
$\label{eq:vc} \begin{split} v_c &= 300 \text{ mV}_{pp} \text{ square wave, } f_c = 1.0 \text{kHz}, \text{ offset adjusted (max)} \\ v_c &= 300 \text{ mV}_{pp} \text{ square wave, } f_c = 1.0 \text{kHz}, \text{ offset not adjusted (max)} \\ \\ \hline \text{Carrier Suppression} \\ f_s &= 10 \text{kHz}, 300 \text{ mV}(\text{rms}), \ f_c = 500 \text{kHz}, 60 \text{ mV}(\text{rms}) \text{ sine wave offset adjusted (min)} \\ \end{split}$	0.2 100	0.4	μVrms
$v_c = 300 \text{ mV}_{pp}$ square wave, $f_c = 1.0\text{kHz}$, offset not adjusted (max) Carrier Suppression $f_s = 10\text{kHz}$, 300 mV(rms), $f_c = 500\text{kHz}$, 60 mV(rms) sine wave offset adjusted (min)	100		μvrans
Carrier Suppression f _s = 10kHz, 300 mV(rms), f _C = 500kHz, 60 mV(rms) sine wave offset adjusted (min)		200	
f _s = 10kHz, 300 mV(rms), f _c = 500kHz, 60 mV(rms) sine wave offset adjusted (min)	50		
	50	1 1	
		40	
$f_s = 10$ kHz, 300 mV(rms), $f_c = 10$ MHz, 60 mV(rms) sine wave offset adjusted (typ)	50	50	dB
Transadmittance Bandwidth			
$R_L = 50\Omega$, Carrier Input Port, $v_c = 60 \text{ mV}$ (rms) sine wave, $f_s = 1.0 \text{kHz}$, 300 mV (rms) sine wave	300 (typ)	300 (typ)	
Signal Input Port, v _s = 300 mV (rms) sine wave ²	80 (typ)	80 (typ)	MHz
/oltage Gain, Signal Channel v _s = 100 mV(rms), f = 1.0kHz ²	2.5	2.5	V/V
nput Resistance, Signal Port f = 5.0MHz ²	200 (typ)	200 (typ)	kΩ
nput Capacitance, Signal Port f = 5.0MHz ²	2.0 (typ)	2.0 (typ)	pF
Single Ended Output Resistance f = 10MHz	40 (typ)	40 (typ).	kΩ
Single Ended Output Capacitance, f = 10MHz	5.0 (typ)	5.0 (typ)	pF
nput Bias Current (I1 + I4)/2 or (I7 + I8)/2	25	30	μA
nput Offset Current $(I_1 - I_4)$ or $(I_7 - I_8)$	5.0	7.0	μA
Average TC of Input Offset Current	2.0 (typ)	2.0 (typ)	nA/ºC
Dutput Offset Current (I6 – Ig)	50	80	μA
Average TC of Output Offset Current	90 (typ)	90 (typ)	nA/ºC
Signal Port Common Mode Input Voltage Range fs = 1.0kHz	5.0 (typ)	5.0 (typ)	V _{p-p}
Signal Port Common Mode Rejection Ratio ²	-85 (typ)	-85 (typ)	dB
Common Mode Quiescent Output Voltage	8.0 (typ)	8.0 (typ)	v
Differential Output Swing Capability	8.0 (typ)	8.0 (typ)	V _{p-p}
Positive Supply Current (I6 + Ig)	3.0	4.0	μΑ
Negative Supply Current (110)	4.0	5.0	mA
Power Dissipation	33 (typ)	33 (typ)	mW

*Parameters are for $T_A = 25^{\circ}C$ and are min/max limits unless otherwise specified.


¹Voltage applied between pins 6-7, 8-1, 9-7, 9-8, 7-4, 7-1, 8-4, 6-8, 2-5 and 3-5.


 $^{2}v_{7} - v_{8} = 0.5 \, \text{Vdc}$

TYPICAL MODULATOR CIRCUIT



CARR CARRIE • \odot GAIN ADJUST • SIGNAL





SG1596/1496 Chip (See J-for pad functions)

Wide-Band Video Amplifier

SG3001T

Description ,

The SG3001T High Frequency Video amplifier is designed for broad-band operation to 30 MHz. This monolithic integrated circuit features differential inputs and outputs, a voltage gain of 19 dB and AGC capability of 60 dB. The SG3001T is designed for operation over the full military temperature range of -55° C to $+125^{\circ}$ C and is packaged in a 12-pin TO-5 style hermetic package.

Features


- Full differential operation
- 150 kΩ input impedance
- 45 Ω output impedance
- 30 MHz bandwidth
- 19 dB voltage gain

Absolute Maximum Ratings		Output Current	25 mA
Positive Supply Voltage	10V	Power Dissipation	450 mW
Negative Supply Voltage	-10V	Derate above +85°C	5 mW/ºC
Differential Input Voltage	±2.5V	Operating Temperature	-55°C to +125°C
Common Mode Input Voltage	±2.5V•	Storage Temperature	-65°C to +150°C




CHIP LAYOUT





CONNECTION DIAGRAM



Electrical Characteristics (T_A = 25^oC, V_{CC} = +6V, V_{EE} = -6V, f = 1.75 MHz, R_L = 1 MΩ)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage		-	1.5		mV
Input Offset Current			1	10	μA
Input Bias Current			16	36	μA
Output Offset Voltage	R _S = 1 kΩ		54	300	mV
Quiescent Output Voltage	Pins 4 and 5 open	3.8	4.4	5.0	v
	Pin 5 to -V _{EE}	-	4.8	-	V
	Pin 4 to -V _{EE}	ling , the s	2.7	-	V
Quiescent Power Dissipation	Pins 4 and 5 open	60	78	120	mW
	Pin 5 to -V _{EE}	1 - 1 - 1 - 1	71	-	mW
	Pin 4 to -V _{EE}	-	110	-	mW
Differential Voltage Gain		16	19	lasi si − ti si	dB
	f = 20 MHz	10	14		dB
3 dB Bandwidth	R _S = 50 Ω	16	30		MHz
Maximum Output Swing	R _S = 50 Ω		5	and the second	V _{p-p}
Noise Figure	R _S = 1k		5		dB
Common Mode Rejection Ratio	f = 1 kHz	-	88	1. 11 1 . 1 . 1. 1.	dB
Input Impedance		94.5 <u>–</u>	150	E -	kΩ
Input Capacitance			3.4		pf
Output Resistance		-	45		Ω
AGC Range		55	60	(2010 년 (영화)	dB

Zero Voltage Switch

SG3058 | SG3059 | SG3079

Description

The SG3058, SG3059 and SG3079 zero crossing switching circuits are designed for a wide variety of AC power applications. These devices will operate with AC input voltages of 24 to 277 volts at frequencies of 50 to 400 Hertz and will provide an output capable of controlling most common triacs and thyristors. Each circuit contains a limiting power supply, a differential sensing amplifier, a zero-crossing detector and a triac gating circuit. The SG3058 and SG3059 additionally contain protective circuits to inhibit thyristor firing under abnormal conditions. The SG3058 is specified over the full military


Absolute Maximum Ratings

DC Supply Voltage (between pins 2 & 7)	
SG3058, SG3059	14 V
SG3079	10 V
Peak Supply Current	
(between pins 5 & 7)	±50 mA
Output Pulse Current (pin 4)	150 mA
Power Dissipation	
J Package (cerdip) SG3058 J	1000 mW
Derate above 25°C	6.7 mW/°C
N Package (plastic)SG3059N/SG307	9N 600 mW
Derate above 25°C	6.0 mW/°C
Operating Temperature Range	
SG3058J	55°C to +125°C
SG3059N, SG3079N	40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering 60 sec.)	+300°C
,	•••••

temperature range of -55° C to $+125^{\circ}$ C while the SG3059 and SG3079 are designed for -40° C to $+85^{\circ}$ C applications.

Features

- 24V, 120V, 220V, 277V operation at 50, 60 or 400 Hz
- Built-in power supply
- · High-gain differential sensing amplifier
- Output synchronized with zero crossing for minimum R.F.I.
- 150 mA output pulse current




Note: Pins 12, 1, 14 and 6 are not specified for operation in SG3079 See table for value of R_a = 2 to 100KΩ for SG3058 and SG3059. = 2 to 50KΩ for SG3079

Electrical Characteristics (T $_{\Lambda}$ = 25°C, AC Line Voltage = 120 Vrms, 50-60 Hz unless otherwise specified)

		Limits			
Parameter	Conditions	Min.	Тур.	Max.	Units
DC Supply Voltage: Inhibit Mode					
@ 50/60 Hz	$R_{s} = 10k, I_{L} = 0$	6.1	6.5	7.0	V
@ 400 Hz	$R_{s} = 10k, I_{L} = 0$	—	6.8	<u> </u>	V
@ 50/60 Hz	$R_s = 5k$, $I_L = 2mA$		6.4		v
Pulse Mode					
@ 50/60 Hz	$R_{s} = 10k, I_{L} = 0$	6.0	6.4	7.0	v
@ 400 Hz @ 50/60 Hz	$ \begin{array}{l} \mathbf{R}_{s} = \mathbf{10k}, \mathbf{I}_{L} = 0 \\ \mathbf{R}_{s} = \mathbf{5k}, \mathbf{I}_{L} = \mathbf{2mA} \end{array} $		6.7 6.3		v
@ 50/60 Hz, SG3058	$R_{s} = 3K, I_{L} = 2mA$ $R_{s} = 10k, I_{r} = 0$	5.5	0.3	7.5	v
e 30/00 Hz, 303030	$T_{\Lambda} = -55^{\circ}C \text{ to } +125^{\circ}C$	5.5		7.5	· ·
Peak Output Pulse Current	Pin 3 open, $V_{gr} = 0$	50	84		mA
	Pin 3 & 2 connected, $V_{GT} = 0$	90	124	—	mA
Inhibit Input Ratio: All Types	Pin 9 to 2 Voltage Ratio	.465	.485	.520	
SG3058	T _λ =55°C to +125°C	.450	_	.520	
Total Gate Pulse Duration:					
Positive $\frac{dv}{dt}$ $\begin{cases} 50.60 \text{ Hz} \\ 400 \text{ Hz} \end{cases}$		70	100	140	μS
dt L 400 Hz			12		μS
Negative $\frac{dv}{dt}$ $\begin{bmatrix} 50.60 & Hz \\ 400 & Hz \end{bmatrix}$		70	100	140	μS
Hegative dt 1 400 Hz			10		, µ S
Output Leakage Current: All Types			.001	10	μA
SG3058	T _Λ =55°C to +125°C			.20	μA
Input Bias Current: SG3058, SG3059		-	220	1000	nA
SG3079			220	2000	nA
Common Mode Input Voltage Range	Pins 9 and 13 connected	-	1.5 to 5		V
Pulse Mode Sensitivity	ΔV at pin 13 to change output		6	-	mV

AC Input Voltage (50/60 or 400 Hz) ver Rating Input Serie for R_s Resistor (R.) VAC KΩ w 24 120 0.5 10 2.0 208/230 4.0 20 25

CHIP LAYOUT



Applications Data (SG3058 and SG3059 only)

- Fail-safe protection (pin 14) When pin 14 is connected to pin 13, a special protection circuit is activated which inhibits the output if the sensor either shorts or opens. To assure proper operation of this protection, the following conditions should be observed:
 - a. Limit the output current to 2 mA with a 5K dropping resistor.
 - b. Set the value of $R_{\rm p}$ and the sensor resistance, Rx, between 2K and 100K ohms.
 - c. Maintain a ratio of $R_{\rm X}$ to $R_{\rm P}$ between 0.33 and 3.0 over all operating conditions.
- 2. Inhibit command (pin 1) A priority inhibit command at pin 1 will eliminate any output pulse. This signal

should be at least 1.2V at $10\,\mu\text{A}$ and is compatible with DTL or T^2L logic outputs.

- External Trigger (pin 6) The base of the Darlington NPN output stage is brought out on pin 6 for direct control of the output. Signal requirements are the same as for pin 1.
- 4. DC Mode (pin 12) Connecting pins 7 and 12 disables the zero-crossing detector and allows the flow of output current on demand from the differential sensing amplifier. This mode of operation is useful when comparator operation is desired or when inductive loads are switched. To avoid overloading the internal power supply, the output current should be limited to 2mA with a 5K dropping resistor.

APPLICATIONS NOTES

SG1401 Video Amplifier SG1402 Wideband Amplifier/Multiplier SG1501A Dual Polarity Tracking Regulator SG1524 Regulating Pulse Width Modulator

Applications Notes – The SG1401 Video Amplifier

The SG1401-SG3401 has been designed to provide maximum versatility as a general-purpose, single-ended amplifier. With its broad frequency capability, this circuit will be useful in a wide range of applications provided that the usual considerations for high-frequency circuit designs are observed. The following information is presented toward aiding in the optimization of the many possible configurations of this device.

FIXED GAIN

In the circuit configuration shown in Figure 1, the overall voltage gain is approximated by resistors R1 and the parallel combination of R2 and R3, as

$$Av \approx 1 + \frac{R_1}{R}$$
, where $R = \frac{R_2R_3}{R_2 + R_3}$




Figure 1.





Figure 2. External Gain Control.



VARIABLE GAIN

Since the dynamic impedance of a forward-biased diode is inversely proportional to the current through it, a convenient gain control can be achieved by using a pair of diodes as a variable impedance. In the circuit of Figure 4, R3 has been replaced by two diodes whose impedances act in parallel due to the decoupling of CD. If the diodes are driven from a voltage source, a logarithmic relationship between gain and control signal is achieved (see Figure 5); while if a current source is used, the relationship is linear as shown in Figure 6.

There are two limitations on this form of gain control. First, the diodes' capacitance limits their effectiveness to frequencies below 20 MHz and, secondly, the signal voltage across the diodes should be held to less than 50 millivolts RMS to minimize self-modulation of amplifier gain. Additionally, the AGC current should be limited to 3 mA maximum to keep the diodes out of saturation.

With no external connections, the voltage gain is determined solely by R1 and R2 and is $1\frac{1}{2}$ or 3 dB. Decreasing the effective value of R2 by capacitively coupling a lower resistor in parallel, raises the gain. Four fixed gain settings are provided internal to the circuit; however, any other setting within the maximum gain of the amplifier is possible with external resistors as shown in Figure 2.

The value of the coupling capacitor, CF is determined by the low frequency response desired, as its capacitive reactance will add to the value of the resistance it couples. Therefore, the lower cutoff frequency will be

$$f_c \approx \frac{1}{2\pi R_3 C_F}$$

Utilizing the internal 90 or 460 ohm resistors for higher gain settings provides the added advantage of maximum temperature stability since the close tracking of adjacent diffused resistors keeps their ratio constant. Typical temperature variation of this circuit is shown below:

Applications Notes - The SG1401 Video Amplifier





Figure 4.






Figure 6. Gain vs. AGC Diode Current.




Figure 7. Frequency Respon

HIGH FREQUENCY STABILITY

With the capability of operation at 100 MHz, the SG1401-SG3401 also has some susceptibility to external stray reactances; however, with reasonable care, complete stability may be assured. Some general precautions which should be considered include the following:

- (1) Power supply decoupling close to the circuit terminals (a 0.1 mfd capacitor is usually adequate).
- (2) Maintain separation of input and output lines.
- (3) Minimize load capacitance or insert a series resistor (up to 50 ohms) in the output.
- (4) Purposely limit the high frequency response with a stabilizing capacitor C_S between pins 3 and 4.

Since the gain of this circuit is reduced by increasing the amount of feedback, the potential for instability is greatest when the gain is at its minimum value. This characteristic and the stabilizing effects of a 4.7 picofarad capacitor between pins 4 and 3 are illustrated in the frequency response curves presented in Figure 7. The relationship between the value of Cs and the upper cutoff frequency of a 20 dB gain setting is shown in Figure 8 below.




Figure 8. Upper Cutoff Frequency vs. CS Value.

Application Notes-SG1402- Wideband Amplifier/Multiplier

INTRODUCTION

Rapid advances in the state-of-the-art of processing monolithic linear integrated circuits have made the use of tightly matched components a practical reality. This in turn has opened the doors to a new class of circuit characterized by its utility, versatility, and ease of application. It is now possible to include on a monolithic chip, many of the components which, because of relatively poor tolerances, were formerly required to be external to the circuit. The SG1402, shown schematically in Figure 1, illustrates this capability both by its inclusion of all necessary biasing networks and by the nature of the circuit itself which requires extremely well matched component parameters for successful operation.




Figure 1. SG1402 Schematic Diagram.

HOW IT WORKS

The heart of the SG 1402 is a four quadrant multiplier consisting of two cross-coupled differential amplifiers which are jointly controlled by a third differential amplifier. This part of the circuit is shown in simplified form as Figure 2. The constant current, I_0 , is divided by Q6 and Q10 and divided again by each of the upper diff amps such that, for balanced operation, transistors Q5, Q7, Q9, and Q12 each have $% I_0$ flowing through them. An examination of the way in which the above diff amps are cross-coupled will show that while the collector load resistors receive a portion of their current from each diff amp, the signals will arrive out of phase with respect to each other. This is because the input voltage, v_c , is amplified common emitter — with 1800 phase shift — through Q9 and summed at resistor R7 with the signal which has gone common collector-common base — with 00 phase shift — through Q1 and Q5. Therefore, with the circuit perfectly balanced, the two signals completely cancel out and the output has zero signal. This can be shown mathematically as follows:




Figure 2. Simplified Schematic of the Multiplier Section of the SG 1402.

The collector current in one side of a simple differential amplifier (Q5 and Q7, for example) is:

$$i_{c1} = \frac{I_{E1}}{1 + \exp\left(\frac{q}{kT}v_{c}\right)}$$

where: I_{E1} = sum of currents in each collector

 kT
 q

 q
 = 26 millivolts at 25°C

 v_c
 = differential input voltage

This equation can be differentiated to obtain the transconductance which, for small values of v_{C} , is:

$$gm = \frac{di_{c1}}{dv_c} = \frac{ql_{E1}}{4kT}$$

In a similar manner, the transconductance through Q9 is:

$$gm = \frac{di_{c2}}{dv_a} = \frac{ql_{E2}}{4kT}$$


and the total voltage gain, Av is:


$$Av = R_L \frac{di_{C1}}{dv_c} + \frac{di_{C2}}{dv_c}$$
$$= \frac{R_L q}{4kT} (I_{E2} - I_{E1})$$

Since $I_{E1} + I_{E2} = I_0$, it can be seen that when $v_m = 0$, $I_{E1} = I_{E2} = \frac{1}{2}$ I₀ and Av = 0. With I_{E1} and I_{E2} being collector currents of another differential amplifier, the total small-sional gain equation may be written:

$$Av = \frac{v_o}{v_c} = \frac{R_L l_o q}{4 kT} \left[\frac{1}{1 + exp\left(\frac{q}{kT} v_m\right)} - \frac{1}{1 + exp\left(\frac{q}{-kT} v_m\right)} \right]$$

The circuit gain of the SG 1402 is less than that predicted by the above equation due to the local feedback offered by the 20 ohm emitter resistors. The actual relationship between Av and v_m is shown in Figure 3 while Figure 4 graphs the full four-quadrant transfer function between the input voltage, v_c , the control voltage, v_m , and the output voltage. Note that the 20 ohm emitter resistors provide linearity for ± 60 millivolts of input voltage while the modulating voltage is only linear for approximately half that value. It should be recognized from Figure 4 that output limiting occurs at a constant input voltage regardless of the modulating voltage. In other words, reducing the gain reduces the maximum peak-to-peak output swing.





BIASING CIRCUITRY

Key to the utility of the SG1402 is the inclusion of all the biasing and level shifting circuitry normally required as external components. This is provided by matched current sources and low impedance voltage sources.

Resistors R1, R2, R3 and R4 are directly across the supply voltage and establish a current:

$$b = \frac{V_S - V_{BEQ1}}{R1 + R2 + R3 + R4} = 1 \text{ mA at } 10 \text{ volts}$$

Transistors Q14 and Q16 have the same geometries and emitter resistors as Q1 and therefore, with the same base voltage, they each are also conducting one milliamp and provide the loads for the output emitter followers, Q13 and Q15. This saves chip area as a transistor requires less space than a resistor which would establish the same current.

Transistor Q8 has four times the emitter area and $\frac{1}{2}$ the emitter resistor as Q1 and thus defines a current level I₀ of 4 milliamps.

The bias voltage levels required at different points in the circuit are all defined by the same resistors which set the current levels but there is no mutual interaction due to the insertion of Q2 and Q3 which act as low-impedance isolators.

Transistors Q4 and Q11 serve only as common-base stages to isolate the load resistor from the collector capacitance of the parallel diff-amp transistors. Thus, frequency response is improved with only slight increase in circuit complexity.

The chip layout of the SG1402 was done to optimize the component matching regardless of mask registration and process variations. From the photomicrograph shown in Figure 5, it can be seen how the symmetrical nature of the circuit was exploited to obtain matched parameters. The chip has an area of 48 by 39 mils.




Figure 5. Photomicrograph of SG1402 Chip.

Applications Notes — Wideband Amplifier/Multiplier

VARIABLE GAIN AMPLIFICATION

The circuit of Figure 6 shows the simplest application of the SG 1402 as a single-ended, variable-gain amplifier. The signals at the two outputs are always equal in magnitude and opposite in phase. As the gain control potentiometer is moved from one end to the other, each output will start with a maximum signal, reduce to a minimum when the pot is centered, and increase to maximum again in the opposite phase as the wiper gets to the other end of the potentiometer.




Figure 6. Single-Ended Variable-Gain Amplifier Configuration with Manual Gain Control to Provide Maximum Output of Either Phase.

For applications where a phase change is not desired, the incorporation of a diode as shown in Figure 7 will allow a DC control voltage to vary the input-output transfer function from a gain of +25 dB to an attenuation of -25 dB. This relationship is plotted in the graph of Figure 8.

Since this change in transfer function is accomplished with no net change in either operating currents or bias levels, it is transient-free and extremely fast-reacting. Thus, the circuit of Figure 7 may also be used as a gated amplifier with the control requirements compatible with 0 to 5 volt logic levels. The waveform in Figure 9 shows a 1 MHz signal controlled with a 10 microsecond pulse.




Figure 7. Addition of Diode Provides Gain Control Without Phase Change. Balance May be Eliminated if Maximum Attenuation is not Required.




Figure 8. Gain Variation as a Function of Control Voltage with Diode Coupled Input.




Figure 9. Gate Amplifier or Pulse Modulator Response. Input is 10 mVrms, 1 MHz and Control Voltage is 0 to 5 Volt Square Wave with f = 50 kHz.

MODULATION

The multiplying function of the SG1402 can be used to provide both balanced and amplitude modulation tilizing the basic circuit shown in Figure 10. With the potentiometer adjusted for optimum balance, the carrier signal is canceled out producing a doublesideband waveform at the output. Depending upon the amplitude of the carrier signal, higher frequency harmonics can also be generated; however, if only the lower sideband is used, filtering of the upper sideband will also eliminate all the harmonics. It should be noted that this balanced modulation is achieved without the need for the usual transformers and only capacitive coupling is required. Typical waveforms are shown in Figure 11.




Figure 10. Balanced Modulator.

Applications Notes – Wideband Amplifier/Multiplier




Figure 11. Balanced Modulator Output Waveform. (0.1V/cm, 50 μ s/cm, f_c = 1 MHz, f_m = 10 KHz).

If the potentiometer is adjusted so that the circuit is unbalanced, then the carrier is included in the output signal and amplitude modulation as shown in Figure 12 results. The optimum adjustment can most readily be made while observing the output waveform on an oscilloscope. Care should be taken that neither signal overdrive the circuit.






Figure 12. Amplitude Modulator Output Waveform. (0.2V/cm, $50 \ \mu s/div, f_c = 1 \ MHz, f_m = 10 \ KHz$).

By using a signal to modulate itself with the circuit shown in Figure 13, the input is squared and since

$$\cos^2 \omega t = \frac{1}{2} [1 + \cos 2 \omega t]$$

the output frequency is twice that of the input. Typical waveforms for this frequency doubler application are shown in Figure 14.









Figure 14. Frequency Doubler Input and Output Waveform. (50mV/cm, 0.2 μ s/div, f₁ = 1 MHz, f₂ = 2 MHz).

DEMODULATORS

The same features which make the SG 1402 an excellent modulator provide superior performance when the circuit is used as a single or double sideband demodulator. The circuit of Figure 15 illustrates the simplicity of this application. The balance pot is not necessary since the inserted carrier is eliminated by the low-pass filter at the output.



The same general approach may be used for amplitude modulation and a block diagram of a simple AM detector is shown in Figure 16. Thus, the SG1402 can be used in receivers which combine SSB and AM to provide complete signal transformation in either mode of operation.




Figure 16. AM Detector Block Diagram.

CONCLUSIONS

With the introduction of the SG 1402, Silicon General has provided a powerful tool to the communications engineer and all others working with information processing. Because of its versatility and capability, this device opens the way to a much greater utilization of carrier transmission schemes for data handling in applications ranging from outer space to home kitchens.

CIRCUIT OPERATION

The first IC to combine a positive and negative voltage regulator on a single chip was the SG1501, and this device has since been supplemented with three new tracking regulator designs — the SG1502, the SG1501A, and the SG1568.

All four of these tracking regulators operate in a similar manner which is best visualized through the block diagram shown in Figure 1. This circuit is fundamentally a tracking regulator. That is, the negative voltage is regulated and the positive output tracks the negative. (Note: In the SG 1568, the circuit is reversed in that the negative side tracks the regulated positive output; however, the principle is the same.) Negative regulation is accomplished by providing a constant-voltage reference for the negative error amplifier, but the reference input to the positive error amplifier is grounded. This amplifier forces its other input, which is the center-tap between equal resistors, to also be at zero volts, thus requiring the positive output.




Figure 1. Block Diagram

With this technique, a single adjustment of the negative voltage divider — which changes the negative output level — will also provide exactly the same change to the positive output voltage. This tracking will hold all the way from approximately one volt above the reference voltage to a maximum value of about two volts less than the input supply voltage.

DESIGNER'S CHOICE

With four IC's to choose from some discussion of the significant features of each type is in order. Three of the devices, the SG1501A, the SG1501 and the SG1568 are factory set at \pm 15V regulators while the fourth, the SG1502, is user-adjusted to provide outputs from \pm 8V to \pm 28V.




Figure 2. Basic ±15V, 50 mA Regulator

The SG1501 and SG1501A are interchangeable and both can be used by themselves to provide load currents to the maximum defined by package dissipation, or can be combined with external pass transistors for currents in excess of two amps. Both devices feature constant current limiting with the value set by an external resistor. The SG1568 is similar in all respects to the SG1501 except that it is frequency compensated in a slightly different way.

The SG 1502 uses the same basic circuit as the SG 1501 but has two important differences. First, the voltage setting resistors are external to the device providing greater flexibility in adjusting the output voltage levels to other than $\pm 15V$. Secondly, the current limit circuitry has been changed to allow its use in a foldback mode. Foldback current limiting provides for a short circuit current value less than the maximum load current and is a significant feature when the major power dissipation is in external pass transistors rather than the IC.

Self-contained thermal shutdown is the primary improvement offered by the SG1501A although increases in both the maximum input voltage and load current have also been made. With thermal shutdown, temperature sensing circuitry on the chip is designed to turn off the output current when the junction temperature exceeds a safe limit – typically 170°C. The significance of this feature is that the designer now need not design around short-circuit power dissipation limits – the device will take care of itself. Since short-circuit power is typically more than twice as much as maximum operating power, this means a two-times, or better, improvement in load current is possible. It should be noted that even with thermal limiting circuitry, the maximum current must be controlled to allow time for this protection to react.

APPLICATIONS

The simplest way to use the SG1501 and SG1501A is in the basic circuit shown in Figure 2. In this form, the device will handle 50 to 100 mA, depending on the heat sinking (more about this later) and will provide $\pm 15V$ outputs with typically less than two millivolts of sensitivity to either line or load variations. Because of this excellent line regulation, there is no need for symmetrical input supply voltage levels. The only requirement is that each level be greater than its associated output and that the total voltage between positive and negative supplies be less than 60V (70V for the SG1501A). The minimum input voltage is defined by the regulator dropout characteristics shown in Figure 3.






Figure 3. Regulator Dropout Voltage






When operating from a single voltage source, an ungrounded supply is required. An artificial ground can be provided as shown in Figure 4. In this circuit, the external transistors will conduct as necessary to accommodate unbalanced load requirements and while the outputs will float between the two input levels, they will be held constant with respect to this artificial ground.

CURRENT LIMITING

Current sensing is provided by transistors Q12 and Q13 (see schematic, Figure 5) which are normally held off by an external base-to-emitter resistor, Rsc. When the load current passing through this resistor develops enough voltage, the transistor turns on and diverts drive current away from the series pass transistors. The sense voltage is equal to approximately 0.6V at Tj = 25° C, but it is temperature dependent decreasing to 0.4V at 125° C as shown in Figure 6. Note that it is junction temperature that determines the sense level, and thus increasing the power dissipation within the circuit can lower the value at which limiting will occur. The value of the limiting resistor, Rsc, should be selected by:

where, for maximum regulation, the allowable short circuit current should be at least 20% more than the maximum expected load current.

Under some conditions, a low-level oscillation may be present on the negative side when the device goes into current limiting. Should this be a problem, it may be eliminated by by-passing Rsc with a capacitor whose





value is such that the time constant, Rsc C, is equal to 10×10^{-6} second. This capacitor, as well as the output capacitors, C3 and C4, must be low ESR types such as solid tantalum.




Figure 6. Current Limiting Characteristics

POWER CONSIDERATIONS

Although these dual regulators are designed to handle large load currents and high input voltages, the product of the two can easily exceed the maximum total device dissipation allowed by the package. The functional limitation which should be considered for each application is that for maximum reliability the junction temperature of the chip should not exceed 170° C. This is usually derated to give a maximum design operating Tj of 150° C.

To evaluate the maximum junction temperature possible in a given application, the following three parameters must be known:

- 1. The power dissipation within the chip
- 2. The thermal resistance from junction to ambient (or heat sink)
- 3. The ambient (or heat sink) temperature

The power dissipation within the chip is equal to the sum of the input voltage times the standby current plus the input-output voltage differential times the load current, for each side of the regulator. For example, the total power dissipation for $\pm 20V$ inputs, $\pm 15V$ outputs, and 50 mA load currents is:

Pd = 20 (2) + 20 (3) + 5 (50) + 5 (50) = 100 mW standby + 500 mW load current = 600 mW

The thermal resistance is the resistance to heat flow from the junction to the ultimate heat sink. For parts mounted in the open, still air, the thermal resistance ($\partial_j A$) is equal to 185° C/watt for the T0-100 metal can and 125° C/watt for the T0-116 ceramic DIP. Blowing air across the package, or the use of some form of heat radiator can significantly reduce these numbers. For example, the use of IERC's model TXBF-032-025B top hat radiator on the T0-100 package, reduces $\partial_j A$ to 130° C/watt, while their model LIC-214A-2B radiator for the T0-116 will give an $\partial_j A$ of 50° C/watt for that package. Finally, a perfect heat sink reduces $\partial_j A$ to $\partial_j C$ which is 50° C/watt for the T0-100 and 20° C/watt for the T0-116.

With the above information, the maximum power handling capability of the package can be determined as follows:

1. Calculate the maximum allowable junction temperature rise:

$$\Delta T j = 150^{\circ}C - T_A (max)$$

2. Calculate the power availability:


$$Pd = \Delta T j / \theta j A$$

3. From this number, subtract the maximum standby dissipation:

Psb = (V+ max) (Isb+) + (V- max) (Isb-)

4. The remainder can be used to determine the maximum load current as a function of input-output voltage differential.


The curves of Figure 7 show these relationships for each package under the assumptions of 25°C ambient, and symmetrical input and output voltages and load currents.



EXTERNAL POWER TRANSISTORS

Additional current handling capability may be provided through the use of external power transistors in the configuration shown in Figure 8. In this circuit, the 75 ohm base-to-emitter resistors provide a path for the regulator standby current and should not be increased in value. An additional consideration is the use of solid tantalum output capacitors as most common electrolytic types have too high an equivalent series resistance, particularly at high frequencies.


The power transistors are not critical and can be selected on the basis of current and voltage capability, and on mechanical requirements for practical heat sinking. Note that only one transistor need be used if only one side has excessive load current. Although low-frequency devices will minimize the risk of oscillation, unique transistor characteristics may require a small capacitor (0.1 mfd) from base to ground or a larger value (5 mfd) from base to emitter for complete stability.





FOLDBACK CURRENT LIMITING

With constant-current limiting as shown in Figure 8, the power dissipation in the pass transistors under short circuit conditions can be substantial. Here, the thermal limiting feature of the SG1501A can't do much good since it senses the IC temperature rather than the external transistors. To eliminate the problem of having to heat sink a short circuit power two to three times normal operating levels, the use of the SG1502 in the circuit of Figure 9 should be considered. The dividers of R5'and R6 pre-bias the current limiting such that when the output is shorted, the maximum current is substantially reduced from its normal operating level. The values for R5 and R6 are most easily determined from an itterative solution of the equations below with the trade-off being that a greater amount of foldback requires a larger voltage drop across Rsc:



VOLTAGE ADJUSTMENTS

With both output voltage levels internally set for 15V, ($\pm 200 \text{ mV}$ for the SG1501/2501 and $\pm 500 \text{ mV}$ for the SG3501) these devices require no additional resistors for many applications. It is possible, however, to externally vary the output voltages from ± 10 to $\pm 23V$ by using external resistors to shunt one or both of the internal resistors which set the negative output level. The positive output will, of course, track the negative value.




Figure 10. External parallel resistor required for voltages other than $\pm 15V$.

The simplest way of changing the output levels is to use a single resistor

in parallel with R17 (see Figure 5) for voltages less than 15V and in parallel with R16 for voltages above 15V. The graph of Figure 10 shows the approximate value to use in either case.

This method of adjusting output levels has one disadvantage, however. Diffused resistors have a positive temperature coefficient and while they can be made to track each other extremely well, with one of them shunted this tracking becomes degraded. A method offering greater temperature stability is the use of a pair of resistors with values low enough to swamp out the internal divider. By shunting R16 with 1.2k, and R17 with a resistor selected by:

R17" =
$$\frac{1.2 (V_0 - 6.2)}{6.2} k\Omega$$

where Vo is the desired output voltage, a four-fold improvement in temperature performance is achieved at the expense of the additional divider current. Figure 11 shows that temperature variation which may be expected both with a single shunt resistor and with a divider drawing approximately five milliamps of current. Note that these temperature shifts are caused by changes in chip temperature which could result from variations of either ambient temperature or internal power dissipation.




Figure 11. Temperature Coefficient of Output Voltage

In the 14 pin dual-in-line package, a connection is provided to the junction of R21 and R22. An external resistor divider can be used here in the same manner to either balance the two outputs so that they are exactly equal in magnitude or to unbalance them for non-symmetrical output levels.

Although all of these dual regulator types have provisions for adjustment of the output voltage levels, with its user-supplied voltage setting resistors, the SG1502 is the best choice for applications very far from \pm 15V. The divider resistors (see Figure 9) are selected as follows:

Negative Vo =
$$\frac{6.2 (R1 + R2)}{R1}$$

Positive Vo = $\frac{R3}{R4}$ (Negative Vo)

One common application for positive and negative voltages is as a power source for the widely used 710 and 711 IC voltage comparators. Since these devices are designed for +12 and -6V operation, it takes a circuit as shown in Figure 12 to get around the \pm 8V minimum output

limitation of these regulators. Here, the nominal $\pm 15V$ output of the SG 1501 has been reduced to $\pm 12V$ by the 2.0k and 1.8k voltage divider. Six volts are then subtracted from the negative output by the IN4735 zener diode. Because the diode is outside the feedback loop, some minor variations in the -6V output may be observed due to its temperature coefficient or dynamic impedance. These variations have negligible effect on the comparators, however, as the negative voltage is used only to bias high impedance current sources.




Figure 12. Using the SG1501 to provide +12 and -6V outputs.

Zener diodes can also be put to use in applications requiring high input voltages. In the circuit of Figure 13, the small signal zener diodes reduce the voltage applied to the IC while allowing the easily heat-sinked power transistors to absorb the added power dissipation caused by a large inputoutput differential.




Figure 13. Zener diodes used to prevent high input voltages from appearing across the device.

CONCLUSIONS

With two complete regulators in a single IC, these new regulators offer an improved approach to power distribution. Their high degree of performance and freedom from large numbers of external components make "on-card", or distributed regulation a practical reality. By regulating at the point of use, the system designer has eliminated many knotty problems such as lead inductance, decoupling, line drop through connectors, etc. In addition, since each circuit card or module can now regulate its own voltage, complete interchangeability is more nearly assured and the problems of equipment maintenance are greatly eased.

Application Notes-SG1524

SIMPLIFYING CONVERTER DESIGN WITH A NEW INTEGRATED REGULATING PULSE WIDTH MODULATOR

٠

Bob Mammano Director, Advanced Development SILICON GENERAL, INC. Westminster, California

Abstract


A new monolithic integrated circuit is described which contains all the control circuitry for a regulating power supply converter or switching regulator. Included in this 16-pin dual-in-line package is the voltage reference, error amplifier, oscillator, pulse width modulator, pulse steering flip-flop, dual alternating output switches, and current limiting and shutdown circuitry. This device can be used for switching regulators of either polarity, transformer coupled DC to DC converters, transformer-less voltage doublers and polarity converters, as well as other power control applications.

INTRODUCTION

Implementing a switching power supply has just become significantly easier with the introduction of the SG1524 series of Regulating Pulse Width Modulator integrated circuits. Long recognized as offering greatly improved efficiencies, the development of switching supplies has been hampered by the complexity of the low-level circuitry required to provide the proper signals for adequate control of the switching transistors. As a result, these supplies have tended to be more costly, larger in size, and with poorer reliability than could be justified by their improved efficiency. Even when threats of higher energy costs and potential brown-outs have made switching supplies mandatory, their complexity has made the engineering design task a most formidable undertaking.

With the introduction of the SG1524, a major portion of the complex low-level control circuitry has been integrated into a single LSI linear integrated circuit. This monolithic chip, packaged in a 16-pin dual-in-line outline, implements the entire block diagram shown in Figure 1.

It is the integration of all these different functions into a single IC that qualifies the SG1524 as one of the best examples to date of large scale integration as applied to analog circuits. The remainder of this paper will describe each of the individual blocks in the following diagram in considerable detail and then offer a few basic application suggestions.



VOLTAGE REFERENCE

The reference circuit of the SG1524 is shown in Figure 2. This is a complete linear regulator designed to provide a constant 5 volt output with input voltage variations of 8 to 40 volts. It is internally compensated and short circuit protected. It is used both to generate a reference voltage and as the regulated source for all the internal timing and controlling circuitry. This regulator may be bypassed for operation from a fixed 5 volt source by connecting pins 15 and 16 together to the input voltage. In this configuration, the maximum input voltage is 6 volts. While discussing input power, it should be mentioned that the entire SG1524 IC draws less than 10 mA of current, regardless of input voltage.




FIGURE 2 - SG1524 REFERENCE CIRCUIT

This reference regulator may be used as a 5 volt source for other circuitry. It will provide up to 50 mA of output current itself and can easily be expanded to higher currents with an external PNP transistor as shown in Figure 3.




FIGURE 3 - SG1524 EXPANDED CURRENT SOURCE

OSCILLATOR

The oscillator in the SG1524 uses an external resistor (R_T) to establish a constant charging current into an external capacitor (C_T). This constant-current charging gives a linear ramp voltage which provides an overall linear relationship between error voltage and output pulse width. The SG1524 oscillator circuits is shown in Figure 4.




FIGURE 4 - SG1524 OSCILLATOR CIRCUIT

A second output from the oscillator is a narrow clock pulse which occurs each time C_T is discharged. This output pulse is used for several functions as outlined below:

- (1) As a blanking pulse to both outputs to insure that there is no possibility of having both outputs on simultaneously during transitions. The width of this blanking pulse can be controlled to some extent by the value selected for C_T.
- (2) As a trigger for an internal flip-flop which directs the PWM signal to alternate between the two outputs. Note that for single-ended applications, the two outputs can be connected in parallel and the frequency of the output is the frequency of the oscillator. For push-pull applications, the outputs are separated and the action of the flip-flop provides an output frequency ½ that of the oscillator.
- (3) As a convenient place to synchronize an oscilloscope for system de-bugging and maintenance.
- (4) As a bi-directional port for external timing synchronization. The output pulse from this oscillator – which is stable to within 2% over variations in both input voltage and temperature – can be used as a master clock for other circuitry, including other SG1524's. It thus follows that a positive pulse applied to this terminal can synchronize the SG1524 to an external clock signal.

The waveforms of the two outputs from the oscillator are shown in Figure 5.




FIGURE 5 - SG1524 OSCILLATOR WAVEFORMS

ERROR AMPLIFIER

The error amplifier circuit, shown in Figure 6, is a simple differential input, transconductance amplifier. Both inputs and the





FIGURE 6 - SG1524 ERROR AMPLIFIER SCHEMATIC

output are available for maximum versatility. The gain of this amplifier is nominally 10,000 (80 dB) but can be easily reduced by either feedback or by shunting the output to ground with an external resistor. The overall frequency response of this amplifier which, by the way, is not internally compensated but yet is stable with unity gain feedback, is plotted with various values of external load resistance in Figure 7.



Phase shifting to compensate for an output filter pole may readily be accomplished with an external series R-C combination at the output terminal of the amplifier.

Since the error amplifier is powered by the 5-volt reference voltage, the acceptable common-mode input voltage range is restricted to 1.8 to 3.4 volts. This means the reference must be divided down to be compatible with the amplifier input, but yet provides the advantage of being able to be used to regulate negative output voltages. Required input dividers are shown in Figure 8.




FIGURE 8 - ERROR AMPLIFIER CONNECTIONS

Since this amplifier is a transconductance design, the output is a very high impedance (approximately 5 M Ω) and can source or sink only 200 microamps. This makes the output terminal (Pin 9) a very convenient place to insert any programming signal which is to override the error amplifier. Internal shutdown and current limit circuits are connected here, but any other circuit which can sink 200 μ A can pull this point to ground, thereby shutting off both outputs.

For example, the soft start circuit of Figure 9 can be used to hold Pin 9 to ground — and thus both outputs off— when power is first applied. As the capacitor charges, the output pulse slowly increases from zero to the point where the feedback loop takes control. The diode then isolates this turn-on circuit from whatever frequency stabilizing network might also be connected to Pin 9.




FIGURE 9 - SG1524 SOFT START CIRCUITRY

CURRENT LIMITING

The current limiting circuit, while shown in the block diagram as an op amp, is really only a single transistor amplifier as shown in Figure 10. It is frequency compensated and has a second transistor to provide temperature compensation and a reduction of input threshold to 200 mV. When this threshold




FIGURE 10 - SG1524 CURRENT LIMITING

is exceeded, the amplifying transistor turns on and, by pulling the output of the error amplifier toward ground, linearly decreases the output pulse width. One consideration in using this circuit is that the sense terminals have a ± 1 volt common mode range which requires sensing in the ground line. However, since differential inputs are available, foldback current limiting can be implemented as shown in Figure 11.





FIGURE 11 - FOLDBACK CURRENT LIMITING


While on the subject of protection circuitry, although overvoltage protection is not built into the SG1524, it is relatively easy to add by using the internal shutdown circuit in conjunction with a few external components as shown in Figure 12.



This circuit will provide a low level sensing and latching function and while it won't protect against a shorted output transistor, it will remove the drive signals with no power dissipation.

OUTPUT STAGES

The outputs of the SG1524 are two identical NPN transistors with both collectors and emitters uncommitted. These circuits are as shown in Figure 13 and include an antisaturation network for fast response and current limiting set for a maximum output current of approximately 100 mA.





The availability of both collectors and emitters allows maximum versatility to enable driving either NPN or PNP external transistors; however, it must be remembered that this is only a switch which closes and opens. Power transistor turn-off drive must be developed externally. Some suggestions for output drive circuits are shown in Figure 14.




FIGURE 14 - DRIVING EXTERNAL TRANSISTORS

APPLICATIONS

In considering applications for the SG1524, it appears that there are three general classifications of switching power supply systems. Included in the first are the transformerless voltage multiplier circuits shown in Figure 15. These circuits are primarily used for low level applications but can step up, step




FIGURE 15 - CAPACITOR/DIODE OUTPUT CIRCUITS

down, or change the polarity of an input voltage. The switches shown can be either the output stages of the SG1524 or external transistors. Note that one extra diode is required to protect the emitter-base junction of switch S_A during the times when both switches are open.

For higher current applications, the single-ended inductor circuits of Figure 16 represent another classification. Here the two




FIGURE 16 - SINGLE-ENDED INDUCTOR CIRCUITS

outputs of the SG1524 are connected in parallel, but note that this does not give twice the current as the switches are alternating internally. This does not affect external performance, however, and the SG1524 can be used to provide 0-90% duty cycle modulation in any of the configurations shown.

The third general classification of power supply systems are transformer coupled, two types of which are shown in Figure 17.




FIGURE 17 - TRANSFORMER COUPLED CIRCUITS

The push-pull circuit represents the conventional DC to DC converter with each switch being controlled for 0 - 45% duty cycle modulation. The second transformer circuit is a single-ended flyback converter, useful at light loads without a separate output inductor.

To illustrate the use of the SG1524 in each of the above general classifications, the following simple, but practical, circuits are presented:

Figure 18 shows the use of the SG1524 as a low current polarity converter providing a regulated -5 volt output at currents up to 20 mA from a single positive input voltage. The external




FIGURE 18 - LOW CURRENT POLARITY CONVERTER

components required include the divider resistors to interface the reference and output voltages with the error amplifier, a resistor/capacitor to set the operating frequency, and the output diodes and capacitors. The combination of the built-in current limiting of the SG1524 output stages and the capacitor coupling of the output signal provide full protection against short circuits and the current limit amplifier is unused. Since this circuit has no inductor, the output capacitor is more than enough to stabilize the-regulating loop and no additional compensation is required.

 -8V
 -28K
 8K
 Vin
 300
 1M 0.1
 200
 100
 90
 100
 90
 100
 90
 100
 100
 90
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100
 100</td

Another low-level circuit is the flyback converter shown in Figure 19.

FIGURE 19 - +5 TO ±15 VOLT, FLYBACK CONVERTER

This circuit is designed to develop a regulated ± 15 volt supply from a single ± 5 volt source. Note that the reference terminal is tied to the input, disabling the internal regulator. The error amplifier resistors are also tied to the input line so the output regulation can be no better than the input; however, an external reference could just as easily have been used.

In this application, the two output stages are connected in parallel and used as emitter followers to drive a single external transistor. Since the currents in the secondary of a flyback transformer are out of phase with the primary current, current limiting is very difficult to achieve. In this circuit, protection was provided through the use of a soft-start circuit. If either output is shorted, the transformer will saturate, providing more current through the drive transistor. This current is sensed and used to turn on the 2N2222 which resets the soft-start circuit and turns off the drive signal. If the short remains, the regulator will repetitively try to start up and reset with a time constant set by the soft-start circuit. Removing the short will then allow the regulating loop to re-establish control.

For higher current applications, the single-ended conventional switching regulator of Figure 20 is shown.




FIGURE 20 – 1 AMP, SINGLE-ENDED SWITCHING REGULATOR

In this case, an external PNP darlington is used to provide a 1-amp current switch. The SG1524 has the two outputs in parallel, connected as a grounded emitter amplifier. The current sense resistor is inserted in the ground line and the voltage across it used for constant current limiting. Note that in addition to the divider resistors and frequency setting R_TC_T , a phase compensation resistor and capacitor is used to stabilize the loop now that an inductor has been added.

A fourth application would have to be a push-pull, DC to DC regulating converter as shown in Figure 21.




FIGURE 21 - 5V, 25W, DC TO DC CONVERTER

Here the outputs of the SG1524 are connected as separate emitter followers driving external transistors. Current limiting in this application is done in the primary for several reasons: First, it's easier to live within the ± 1 volt common mode limits of the current limit amplifier; second, since this is a step-down application, the current — and therefore the power in the sense resistor — is lower; and third, if the output drive were to become non-symmetrical causing the transformer to approach saturation, the resultant current spikes will shorten the pulse width on a pulse-by-pulse basis, providing a first order correction. Note that the oscillator is set to run at 40 kHz to obtain a 20 kHz signal at the transformer.

This application as shown does not provide input-output isolation and, of course, that feature is difficult to achieve within a single IC. There are a couple of ways the SG1524 can be used with isolated power supply systems, however. The first is shown in Figure 22 where the SG1524 is direct coupled

separate reference and error amplifier (most easily implemented with a SG723 regulator IC) is connected on the secondary and then optically coupled back to the primary side.

As should be evident from the above, the SG1524 was designed as the first of what will undoubtedly become a larger family of regulator ICs specifically designed for switching power supplies. As such, versatility was the primary design goal of this device and hopefully this goal has been achieved to the degree that will allow the SG1524 to find application to a wide range of power control systems.






FIGURE 22 - INPUT/OUTPUT ISOLATION

on the secondary side of the output transformer. The outputs from the IC are transformer-coupled back to the primary side to drive the switching transistors. Of course, a separate start-up power source is needed for the SG1524 but that shouldn't present much of a problem remembering that the IC draws less than 10 mA of supply current.

A different method of providing isolation is shown in Figure 23 where the IC is direct coupled on the primary side. Here a





Application Notes-SG1524


DEADBAND CONTROL WITH THE SG1524 REGULATING PULSE WIDTH MODULATOR CIRCUIT

The SG1524 Regulating P.W.M. integrated circuit provides two outputs which alternate in turning on for pushpull inverter applications. The internal oscillator sends a momentary blanking pulse to both outputs at the end of each period to provide a deadband so that there cannot be a condition when both outputs are on at the same time. The amount of deadband is determined by the width of the blanking pulse appearing on pin 3 and can be controlled by four techniques:

1. For 0.2 to 1.0 microseconds, the deadband is controlled by the timing capacitor, C_T , on pin 7. The relationship between C_T and deadband is shown in Figure 3 on the SG1524 data sheet. Of course, since C_T also helps determine the operating frequency, the range of control is somewhat limited.

2. For 0.5 to 3.0 microseconds, the blanking pulse may be extended by adding a small capacitor from pin 3 to ground. The value of the capacitor must be less than 1000 pf or triggering will become unreliable.

3. For longer and more well-controlled blanking pulses, a simple one-shot latch similar to the circuit shown below should be used:



TRANSISTORS – Small-signal general purpose types. For 5 μ sec width, C_B = 200 pf, R_B = 10k


When this circuit is triggered by the oscillator output

pulse, it will latch for a period determined by $C_B R_B$ providing a well-defined deadband.

Another use for this circuit is as a buffer when several other circuits are to be synchronized to one master oscillator. This one-shot latch will provide an adequate signal to insure that all the slave circuits are completely reset before allowing the next timing period to begin.

Note that with this circuit, the blanking pulse holds off the oscillator so its width must be subtracted from the overall period when selecting R_T and C_T .

4. Another way of providing greater deadband is just to limit the maximum pulse width. This can be done by using a clamp to limit the output voltage from the error amplifier. A simple way of achieving this clamp is with the circuit below:



This circuit will limit the error amplifier's voltage range since its current source output will only supply $200\mu A$. Additionally, this circuit will not affect the operating frequency.

Application Notes-SG1524

IMPROVING SWITCHING REGULATOR DYNAMIC RESPONSE

Bob Mammano Director, Advanced Development Silicon General, Inc. Westminster, California

ABSTRACT


Recent introductions of LSI integrated circuits for P.W.M. control have offered considerable simplification to the job of optimizing the design of switching regulators. In addition to greatly reducing the necessary circuitry, the linear transfer function of these devices eases the task of stabilizing the feedback loop and offers several possibilities for improved response. Experimental methods for evaluating, the response characteristics of the P.W.M. switching and output stages can be used to confirm simplifying assumptions of linear operation. With this data, several approaches to equalization networks can be compared for performance optimization.

The past few years have seen a major revolution take place in the field of power supply design. Whether forced upon us by the need for energy conservation or finally made practical thru recent advances in semiconductor technology, switching regulators are now the name of the game in voltage control. Novices soon learn, however, that the implementation of a welldesigned switching supply involves a little more skill than that required for a linear regulator.

Although the theory of switching regulation has long been known, there is much practical technology – or art – in designing efficient and reliable systems. This is still true even though recently introduced semiconductor devices have made the job at least a little easier. It is the purpose of this discussion to cover a few of the practical aspects of implementing and stabilizing switching regulators using these newer devices.

INTEGRATED P.W.M. CONTROL CIRCUITS

Recognizing a rapidly growing market, many component suppliers have introduced new devices designed specifically for switching regulator applications. These include faster power transistors with improved S.O.A., low E.S.R. electrolytic capacitors, hybrid power devices which include a matched commutating diode,⁽¹⁾ and monolithic IC control devices such as the SG1524⁽²⁾ which contain all of the P.W.M. control circuitry in a single 16-pin, dual-in-line package.





From the block diagram shown in Figure 1, it can be seen that the SG1524 contains the elements necessary to implement either single-ended switching regulators or DC to DC converters of several different configurations. This device includes a voltage reference, error amplifier, constant frequency oscillator, pulse width modulator, pulse steering logic, dual alternating output switches, and current limiting and shutdown circuitry. Since many of the different types of applications for this IC have been discussed earlier⁽²⁾ it should suffice to review only two of the more common usages as shown in Figures 2 and 3.

The single-ended regulator of Figure 2 is unique because of its simplicity. This circuit combines an SG1524 with a Unitrode PIC-625 to build a 5 volt, 5 amp regulator with all the semi-

conductor devices contained in only two packages. This circuit has an efficiency of over 70% with an input voltage range of 20 to 30 volts, 0.1% line and load regulation, and some added benefits of constant frequency operation and short circuit protection.




Figure 2. SG1524 Single-Ended Switching Regulator

Figure 3 shows the same 5-volt, 5 amp output requirement met this time with a DC to DC converter. The use of high speed transistors and Shottky rectifiers keep the efficiency more than 80% – significant for a low-voltage output – while maintaining all the other benefits included in the single-ended circuit.




Figure 3. SG1524 Regulating DC-DC Converter

It should be recognized that the above circuits represent very basic applications of an IC control chip. Most practical power supply systems would probably incorporate many other features which may be accomplished by interfacing these IC's with a small amount of external circuitry to add characteristics such as: soft-start, oscillator synchronization, dead-band controls, additional current and/or voltage step-up stages, input-output isolation, remote overvoltage or overload shutdown, and response modifying circuitry. It is this latter subject we wish to explore more fully below.

SWITCHING REGULATOR CONTROL

The basic switching regulator control loop which applies to the most common forms of implementation is illustrated in Figure 4. In analyzing this control loop stability, the obvious immediate problem is the transfer function of the P.W.M. and output stage. A detailed and accurate analysis of the nonlinear characteristics of this stage is an extremely difficult and complex task if one is to account for all the parameters which could possibly be a factor.^(3,4,5) On the other hand, if this stage could be assumed to have a linear transfer function, analysis becomes a relatively simple application of basic feedback theory.




Figure 4. Basic Regulating Control Loop

A significance of the SG1524 is that it uses a design approach which makes a linear assumption accurate enough for most applications. The fact that this device features constant frequency operation, a linear-slope ramp for P.W.M., and fastresponse logic and output circuitry all contribute to minimizing the errors associated with a linear assumption. Of course, there are factors external to the IC which could destroy this assumption. Such things as excessive delay in the switching transistors, parasitic ringing or oscillation in the power stages, or nonlinear operation of the magnetics could all cause a resultant nonlinear performance. A first exercise for the designer, then, is to confirm linear operation of the P.W.M. and output stages of his regulator by evaluating his early breadboard models.

OUTPUT STAGE ANALYSIS

The pulse width modulation is accomplished in the SG1524 by comparing the output of the error amplifier with a linear ramp, or saw-tooth signal from the oscillator. Because the comparator has both high gain and high input impedance, and the error amplifier has a high output impedance, this node (pin-9) becomes a very convenient place for inserting a test signal. A voltage source applied as shown in Figure 5 will completely override the error amplifier and essentially open the loop without actually breaking any connections. In addition, the test signal is easily managed because the voltage gain from this point to the output is relatively low. (A voltage level on pin 9 of from 1 to 4 volts will change the pulse width from zero to maximum which will yield zero to maximum output voltage.)




Figure 5. Measuring Output Stage Transfer Function

In experimentally attempting to confirm satisfactory operation of the output stages, the designer hopes to prove that a linear equivalent circuit model is valid for reasonable analysis. One such model as proposed by Middlebrook⁽⁶⁾ is shown in Figure 6. This model describes the overall AC and DC transfer function and input and output impedances in terms of the duty cycle and modulation constant. This model assumes that the effects of operating frequency, switching delays, and parasitic elements are well above the frequencies of interest as defined by the output LC filter.




Figure 6. Linear Equivalent Circuit

Values for the inductor and capacitor are normally calculated on the basis of output ripple current and voltage as follows:

For constant frequency operation,

$$L = \frac{V_0 (V_{IN} - V_0)}{V_{IN} f(\Delta I_L)}$$

and

$$C = \frac{V_O(V_{IN} - V_O)}{8Lf^2 V_{IN}(\Delta V_O)}$$

where:

V_{IN} = peak input voltage to the inductor

 V_0 = output voltage across the capacitor

f = switching frequency

 ΔI_L = peak-to-peak current variation in the inductor ΔV_0 = peak-to-peak ripple voltage across the capacitor.

Note that the actual ripple voltage at the output of the filter will be ΔV_{Ω_2} plus ΔI_1 times the capacitor E.S.R.

Regardless of the requirements for minimizing the output ripple, an additional requirement on the filter is that its cutoff frequency be well below the switching frequency if our original goal of simple linear analysis is to be met. Specifically, the switching operation introduces a second order lag at one-half the switching frequency and for the output filter to dominate, its cutoff should be at least an order of magnitude below that number, or

$$\frac{1}{2\pi\sqrt{LC}} \leq \frac{f}{20}$$

To verify the performance of the resultant hardware, a Bode plot of the output stage response can be most meaningful. Ideally, a plot as shown in Figure 7 should show a flat response to the filter cutoff and then a linear 12 dB/octave rolloff with a




Figure 7. Linear Output Stage Response

180° phase shift. By making these plots with varying input voltage and load current, factors affecting stability such as leakage inductance, capacitor E.S.R., and either saturation or discontinuous operation of the magnetics may be evaluated over the operating conditions of interest. Figure 8 shows typical plots with less than ideal component parameters. With the characteristics of the output stage defined, attention can be turned to the error amplifier to develop an equalizing network which will allow satisfactory closing of the loop.

ERROR AMPLIFIER COMPENSATION

The error amplifier contained within the SG1524 is a transconductance amplifier in that it has a high-impedance, current source output. The gain is a function of the output loading and can be reduced from a nominal 80 dB by shunt resistance as shown in Figure 9. Note also in Figure 9 that the uncompen-




Figure 8. Measured Output Stage Response




Figure 9. Open-Loop Error Amplifier Response

sated amplifier has a single pole at 300 Hz and 90° of phase shift. The unity gain cross-over frequency is 3 MHz and the large scale slew rate is 0.5 volt per microsecond.

This type of amplifier can be compensated in two ways: The compensation network can go from the output to ground or it can be connected from output back to the inverting input.⁽⁷⁾ In the first case, the voltage gain is:

$$A_{v} = gmZ_{c} = \frac{8I_{c}Z_{c}}{2kT} \approx 0.002Z_{c}$$

where Z_C is the complex compensation network impedance. If a feedback approach is used, the gain is:

$$A_v = \frac{Z_c}{Z_s}$$

where Z_s is the source impedance driving the input. In cases where relatively low impedances are desired in a feedback network, it may be necessary to buffer the high output impedance of the error amplifier. Figure 10c shows the use of an external emitter follower to provide a low driving impedance for the feedback network.





Figure 10. Error Amplifier Compensation Networks


To stabilize the overall regulator feedback loop of Figure 4, it should be apparent that the uncompensated loop contains at least two poles in the oùtput filter and one more in the error amplifier, a situation which typically results in significant gain remaining when the total loop phase equals 360°. One of the simplest compensation schemes is to convert the error amplifier to an integrator by adding a single dominate pole at a frequency so low that the loop gain falls below unity well before the cutoff frequency of the output filter. While this approach yields a stable closed loop gain as shown in Figure 11, the response to



disturbances is very slow. For example, the waveforms of Figure 12 show the response to a 20%, or one amp, step change in load to the circuit of Figure 3 when compensated with a 0.2 mfd capacitor around the error amplifier.

106

If instead of slowing down the error amplifier, a zero, or lead network is added to cancel one of the output filter poles, we can keep the total loop phase less than 360° to well beyond the output filter cutoff.



STIMULUS: ONE AMP STEP CHANGE IN IO UPPER TRACE: ERROR AMP OUTPUT, 500 mV/DIV LOWER TRACE: REGULATOR OUTPUT, 200 mV/DIV TIME BASE: 5 MILLISECONDS/DIV

Figure 12. Integrator Compensation Step Response

Figure 13 shows a circuit for accomplishing this by moving the amplifier pole lower in frequency and adding a zero at the output filter cutoff frequency. Figure 14 shows the effects of this network on the Bode plot of the error amplifier, and Figure 15 indicates the improvement in recovery from the same one-amp load change. Note how the output of the error amplifier overshoots to give a boost to the output.



Figure 13. Series RC Phase Compensation




Figure 14. Phase Compensated Bode Plot

Even faster response can be achieved by providing additional lead networks. For example, another zero may be added by bypassing the sense feedback resistor. As can be seen in Figure 16, this greatly improves loop response but offers the hazard of coupling ripple noise directly into the error amplifier.






Figure 15. Phase Compensated Step Response





STIMULUS: ONE AMP STEP CHANGE IN I_O UPPER TRACE: TEROR AMP OUTPUT, 500 mV/DIV LOWER TRACE: REGULATOR OUTPUT, 50 mV/DIV TIME BASE: 2 MILLISECONDS/DIV

Figure 16. Double Zero Compensated Step Response

TWO LOOP CONTROL

From the examples presented above, it should be apparent that the integration method of error amplifier compensation provides good stability by making the dominate pole so low in frequency that variations in all other circuit parameters become inconsequential. This technique also provides high accuracy at DC where high gain can be used and is the type of feedback one would want to take directly from the output of a regulator since a user might add additional external capacitance, thereby changing the output filter characteristics. Another reason for using single-pole compensation is to accommodate the use of a two-stage output filter which can add phase shifts well beyond 180°.

The problem of poor response can then be accommodated by adding a differentiated signal taken from somewhere else in the loop. If the time constants and gain factors are properly selected, the differentiated signal can compensate for the error in the integrated signal taken from the regulated output.

While it may be possible to combine these two signals with passive signal conditioning at the input to the error amplifier, a more straightforward approach is with two separate op amps as shown in Figure 17. Here the error amplifier in the SG 1524 has





Figure 17. Two-Loop Signal Conditioning

been connected as a unity gain summing amplifier and two op amps from an SG124 quad IC are used as gain stages for signal conditioning. Since these are single-supply op amps, they are powered directly from the 5-volt reference voltage supplied by the SG1524.

Amplifier A1 provides the DC gain and gets its signal directly from the output of the regulator. There are several possibilities, however, for providing the differentiated correction signal through A2. If rapid response to changes in input voltage is required, A2's input may be taken through a resistive divider directly to the input line.⁽⁸⁾ This is, of course, not a feedback signal but the feed forward of an open loop, short-duration correction signal. The waveforms of Figure 18 show the improvement which this feed-forward signal can offer.

If load transients are the problem, A2's input might be connected to a point where output current could be sensed. This would best be accomplished by using a current transformer in series with the output capacitor although the voltage across the capacitor E.S.R. might also serve as a sense point. In either case, a low-pass filter with a cuttoff frequency of approximately 1/4



UPPER TRACE: INPUT VOLTAGE STEP CHANGE, 5V/DIV MIDDLE TRACE: OUTPUT WITH DC FEEDBACK ONLY, 100 mV/DIV LOWER TRACE: OUTPUT WITH AC FEED FORWARD ALSO, 100 mV/DIV TIME BASE: 2 MILLISECONDS/DIV

Figure 18. Feed Forward Compensation

the switching frequency is necessary to remove the ripple voltage before attempting a differentiation. A third possible signal input is to put a secondary winding on the output filter inductor. This gives an AC signal proportional to $V_{IN} - V_O$ and will therefore respond to disturbances at either input or output.

SUMMARY

Although integrated circuit controllers for switching supplies have removed much of the circuit complexity from this type of regulator, the dynamic analysis of the control loop must still be optimized for each application. This optimization is made easier, however, if a linear approximation of the switching stages can be shown to be valid. The SG1524 controller offers benefits in this regard as it does provide a linear transfer function through its pulse width modulation scheme. Therefore, experimental techniques can be used to simply confirm proper operation of the power switches and output filter.

With a linear output stage, conventional feedback analysis can be used to define the best equalizing network achieving a compromise between stability and fast response. In some cases it may even be desirable to provide separate signal paths for these two parameters but thus, too, can be adapted to the SG1524 controller with a minimum of external circuitry.


Obviously, no recipes for optimum performance have been provided herein. Only a few directions which, it is hoped, will point the way toward the development of specific solutions for specific applications.


REFERENCES

(1) Unitrode Corporation, "Switching Regulator Design Guide," Unitrode Publication No. U-68, 1974

- (2) R. A. Mammano, "Simplifying Converter Design with A New Integrated Circuit Regulating P.W.M.," Powercon 3 Proceedings, June, 1976
- (3) F. C. Lee, Y. Yu, and J. E. Triner, "Modeling of Switching Regulator Power Stages With and Without Zero Inductor Current Dwell Time," IEEE P.E.S.C., Record, 1976
- (4) A. Capel, J. G. Ferrante, and R. Prajuuk, "State Variable Stability Analysis of Multi-Loop PWM Controlled Regulator in Light and Heavy Mode," IEEE P.E.S.C., Record, 1975
- (5) Y. Yu, J. Bless, and A. Schoenfeld, "The Application of Standardized Control and Interface Circuits to Three DC to DC Power Converters," IEEE P.E.S.C., Record, 1973
- (6) R. D. Middlebrook and S. Cuk, "A General Unified Approach to Modeling Switch Converter Power Stages," IEEE P.E.S.C., Record, June 1976
- (7) J. Graeme, G. Tobey, "Operational Amplifiers, Design and Applications," McGraw Hill Publishing Co., 1971
- (8) D. E. Nelson and N. O. Sokal, "Improving Load and Line Transient Response of Switching Regulators by Feed Forward Techniques," Powercon 2 Proceedings, 1975


Package Outlines







PLASTIC PACKAGES

0.008




N-PACKAGE 14-PIN PLASTIC










Package Outlines



111

INDUSTRY PACKAGE CROSS-REFERENCE

	Silicon General	NSC	Signetics	Fairchild	Motorola	TI	RCA	AMD	Raytheor
8-1	stic DIP .eed M and 16-Leed N	N	V A B	T	P	P	E	PC PC	N DN DP MP
(Package 26)	0-220 p	T	U	U		кс			
Low T Gase F Fist Ps	emperature Iermetic F ck F			P N L N M		W		FM	
	9-66 nd 9-Lead R				R				R
Glass/Me Fist-Pack	tal	F	٩	F	F	F, S	K		J, F, Q
TO-5, TO-38 TO-99, TO-1	, TO-96, 00 and TO-101 T	н	Т, К, L, DB	н	G	L	s•, v1••	на сталония 1993 — Настояния 1993 — Настояния 1994 — Параления 1994 — Пар	т, н
Concrete Con)IP Y	J	F	R					DC DD
T0-3	(Steel) K	к					ĸ		К,
	(Aluminum)	кс	DA	К	ĸ	К			LK, TK

Distributors

ALABAMA

Powell Electronics 700 Arcadia Circle Huntsville, Alabama 35801 (205) 539-2731 TWX: 810-726-2231

ARIZONA

Kachina Electronics 1425 North 27th Lane Phoenix, Arizona 85009 (602) 269-6201

R. V. Weatherford 3355 W. Earll Drive Phoenix, Arizona 85017 (602) 272-7144 TWX: 910-951-0636

CALIFORNIA (Northern)

Diplomat West 1118 Elko Drive Sunnyvale, California 94086 (408) 734-1900

Intermark Electronics 1020 Stewart Drive Sunnyvale, California 94086 (408) 738-1111

P. H. Components 2255 Martin Avenue, Suite E Santa Clara, California 95050 (408) 244–8424 TWX: 910–338–0587

Western Microtechnology 977 Benicia Ave. Sunnyvale, California 94086 (408) 737-1660

CALIFORNIA (Southern)

Intermark Electronics 1082 E. Carnegie Santa Ana, California 92705 (714) 540-1322

Intermark Electronics 4040 Sorrento Valley Road San Diego, California 92121 (714) 279-5200

Semicomp 3185 Airway Avenue "A" Costa Mesa, California 92626 (714) 549-8600 TWX: 910-595-1572

Jaco Electronics 21201 Oxnard Street Woodland Hills, California 91364 (213) 884-4560 TWX: 910-494-4917

R. V. Weatherford 1550 Babbitt Avenue Anaheim, California 92805 (714) 547-0891 TWX: 910-593-1334

R. V. Weatherford 6921 San Fernando Road Glendale, California 91201 (213) 849-3451 TWX: 910-498-2223 R. V. Weatherford 1095 East 3rd Street Pomona, California 91766 (714) 623-1261 (213) 966-8461 TWX: 910-581-3811

R. V. Weatherford 7872 Raytheon Road San Diego, California 92111 (714) 278-7400 TWX: 910-335-1570

COLORADO

R. V. Weatherford 3905 S. Mariposa Englewood, Colorado 80110 (303) 761-5432 TWX: 910-933-0173

CONNECTICUT

J. V. Electronics 690 Main Street East Haven, Connecticut 06152) (203) 469-2321

FLORIDA

Diplomat/Southland 2120 Calumet Street Clearwater, Florida 33515 (813) 443-4514

Powell Electronics 1744 N. W. 69th Avenue Miami Springs, Florida 33166 (305) 592-3260 TWX: 810-848-8040

ILLINOIS R. M. Electronics 47 Chestnut Lane Westmont, Illinois 60599 (312) 323-9670

Diplomat/Lakeland 2451 Brickvale Drive Elk Grove Village, Illinois 60007 (312) 595-1000

Newark Electronics 500 N. Pulski Road Chicago, Illinois 60624 (312) 638-4411 TWX: 910-221-0268

INDIANA

Sheridan Sales 8790 Purdue Road Indianapolis, Indiana 46268 (317) 297-3146

IOWA Deeco 2500 16th Avenue, S.W. Cedar Rapids, Iowa 52406 (319) 365-7551

TWX: 910-525-1332 MARYLAND Powell Electronics

10728 Hanna Street Beltsville, Maryland 20705 (301) 937–4030 TWX: 710–828–9710 Technico Inc. 9130 Red Branch Road Columbia, Maryland 21045 (301) 461-2200

MASSACHUSETTS

Diplomat/IPC 559 East Street Chicopee Falls, Mass. 01020 (413) 592-9441

Diplomat/New England, Inc. Kuniholm Drive Holliston, Massachusetts 01746 (617) 429–4120

Gerber Electronics 852 Providence Highway Dedham, Massachusetts 02626 (617) 329-2400 TWX: 710-394-0634

Green-Shaw Company 70 Bridge Street Newton, Massachusetts 02195 (617) 969-8900 TLX: 92-2498

MICHIGAN Diplomat/Northland 32708 W. 8 Mile Road Farmington, Michigan 48024 (313) 477-3200

Sheridan Sales P. O. Box 529 Farmington, Michigan 48024 (313) 477-3800

MINNESOTA

Diplomat/Electro-Com 3816 Chandler Drive Minneapolis, Minnesota 55421 (612) 788-8601

Industrial Components 5280 West 74th Street Edina, Minnesota 55435 (612) 831-2666 TWX: 910-576-3153

MISSOURI

Diplomat, Inc. 2725 Mercantile Drive St. Louis, Missouri 63144 (314) 645-8550

Olive Industrial Elect. 9910 Page Blvd. St. Louis, Missouri 63132 (314) 426-4500 TWX: 910-763-0720

Sheridan Sales P. O. Box 677 Florissant, Missouri 63033 (314) 837-5200

NEW JERSEY Diplomat/IPC

Diplomat/IPC 490 S. Riverview Road Totowa, New Jersey 07512 (201) 785-1830

NEW MEXICO

Contact Factory

NEW YORK

Diplomat Electronics 303 Crossways Park Drive Woodbury, New York 11797 (516) 921–9373 TLX: 14–4678

Summit Electronics 916 Main Street Buffalo, New York 14202 (716) 884-3450 TWX: 710-522-1692

Summit Electronics 292 Commerce Drive Rochester, New York 14623 (716) 334-8110

Zeus Components Inc. 500 Executive Blvd. Elmsford, New York 10523 (914) 592-4120 TWX: 710-567-1248

оню

Sheridan Sales 23224 Commerce Park Road Beachwood, Ohio 44122 (216) 831-0130

Sheridan Sales P. O. Box 37826 Cincinnati, Ohio 45222 (513) 761–5432

Sheridan Sales 2501 Neff Avenue Dayton, Ohio 45414 (513) 223-3332

OREGON

Parrott Electronics, Inc. 7910 S.W. Cirrus Drive Beaverton, Oregon 97005 (503) 641-3355 TWX: 910-467-8720

PENNSYLVANIA

Powell Electronics South Island Road Philadelphia, Pennsylvania 19101 (215) 365-1900 TWX: 710-670-0465

Sheridan Sales 1717 Penn Avenue, Suite 5009 Pittsburgh, Pennsylvania 15221 (412) 244-1640

TEXAS

Harrison Equipment 1616 McGowen Houston, Texas 77004 (713) 652-4750 TWX: 910-881-2601 Quality Components 300 Huntland, Suite 236 Austin, Texas 78752 (512) 458-4181

Quality Components 13628 Neutron Road Dallas, Texas 75240 (214) 387-4949

Quality Components 6126 Westline Houston, Texas 77036 (713) 789-9320

R. V. Weatherford 10836 Grissom Lane Dallas, Texas 75229 (214) 243-1571 TWX: 910-860-5544

R. V. Weatherford 3500 W. T.C. Jester Blvd. Houston, Texas 77018 (713) 688-7406 TWX: 910-881-6222

UTAH

Diplomat/Alta 3007 South West Temple Salt Lake City, Utah 84115 (801) 486-7227

WASHINGTON

R. V. Weatherford 541 Industry Drive Seattle, Washington 98188 (206) 243–6340 TWX: 910–444–2270

WISCONSIN

Marsh Electronics 1536 So. 101st Street Milwaukee, Wisconsin 53214 (414) 475-6000 TWX: 910-262-3322

CANADA

Future Electronics Corp. 44 Fasken Drive, Unit 24 Rexdale, Ontario (416) 677-7820

Future Electronics Corp 5647 Ferrier Street Montreal, Quebec (514) 735-5775 TWX: 610-421-3251

Intek Electronics Ltd. 7204 Main Street Vancouver, B.C. V5X3J4 (604) 324-6831 TWX: 610-922-5032

REPRESENTATIVES

ALABAMA Contact Factory

ALASKA Contact Factory

ARIZONA O. T. Wiles & Associates 3101 E. Shea Blvd., Ste. 219 Phoenix, AZ 85028 (602) 971-6250 TWX 910-950-1199

ARKANSAS

West Associates 13608 Midway, Suite 103 Dallas, TX 75241 (214) 661-9400 (910) 860-5433

CALIFORNIA (Northern) Brooks Technical Group 2465 E. Bayshore Road Palo Alto, CA 94303 (415) 328-3232 TWX 910-373-1198

CALIFORNIA (Southern) Q. T. Wiles & Associates 11340 W. Olympic Blvd., #355 Los Angeles, CA 90064 (213) 478-0183 TWX 910-342-6997

Q. T. Wiles & Associates 17632 Irvine Blvd., #D Tustin, CA 92680 (714) 832-4952

COLORADO D-Z Associates, Inc. 70 W. 6th Ave., No. 109 Denver, CO 80204 (303) 534-3649 Tlx: 45-720

CONNECTICUT Bell Controls 111 Lock Street Nashua, NH 03060 (603) 882-6984 TWX 710-228-6753

DELAWARE Conroy Sales 26 W. Pennsylvania Ave. Baltimore, MD 21204 (301) 296-2444

DISTRICT OF COLUMBIA Conroy Sales 26 W. Pennsylvania Ave. Baltimore, MD 21204 (301) 296-2444

FLORIDA H. H. P. 1651 W. McNab Road Ft. Lauderdale, FL 33309 (305) 971-5750 TWX 510-956-9402

H. H. P. 139 Candace Drive Maitland, FL 32751 (305) 831-2474 TWX 810-853-0256 GEORGIA Contact Factory

HAWAII Brooks Technical Group 2465 E. Bayshore Road Palo Alto, CA 94303 (415) 328-3232 TWX 910-373-1198

IDAHO N. R. Schultz Company P.O. Box 156 Beaverton, OR 97005 (503) 643-1644 TWX 910-467-8707

ILLINOIS The John G. Twist Co. 1301 Higgins Road Elk Grove Village, IL 60007 (312) 593-0200 TWX 910-222-0433

INDIANA SAI Marketing Corp. 2420 Burton Dr., S. E. Grand Rapids, Mi 49506 (616) 942-2504 TWX 810-242-1518

IOWA S & O Sales P.O. Box 667 Cedar Rapids, IA 52406 (319) 393-1845 TWX 910-525-1317

KANSAS The John G. Twist Co. 3500 West 75th Street Prairie Village, KS 66208 (913) 236-4646 TWX 910-743-6843

The John G. Twist Co. 260 No. Rock Rd., 240 Wichita, KS 67220 (316) 686-6685 TWX 910-741-6874

KENTUCKY SAI Marketing Corp. 35 Compark Road Centerville, OH 45459 (513) 435–3181 TWX 810–459–1647

LOUISIANA

West Associates 13608 Midway, Suite 103 Dallas, TX 75241 (214) 661-9400 (910) 860-5433

MAINE Bell Controls 111 Lock Street Nashua, NH 03060 (603) 882-6984 TWX 710-228-6753

MARYLAND Conroy Sales 26 W. Pennsylvania Ave. Baltimore, MD 21204 (301) 296-2444 MASSACHUSETTS Bell Controls 111 Lock Street Nashua, NH 03060 (603) 882-6984 TWX 710-228-6753

MICHIGAN SAI Marketing Corp. P. O. Box N Brighton, MI 48116 (313) 227-1786 TWX 810-242-1518

SAI Marketing Corp. 2420 Burton Dr., S. E. Grand Rapids, MI 49506 (616) 942-2504 TWX 810-242-1518

MINNESOTA Comstrand 6279 University Ave. Minneapolis, MN 55432 (612) 571-0000 TWX 910-576-0924

MISSISSIPPI Contact Factory

MISSOURI The John G. Twist Co. 677 Craig Road St. Louis, MO 63141 (314) 432-2830 TWX 910-764-0823

NEBRASKA The John G. Twist Co. 3100 No. 14th Street Lincoln, NB 68521 (402) 474-5151

NEVADA (Clark County only)

O. T. Wiles & Associates 3101 E. Shea Blvd., Ste. 219 Phoenix, AZ 85028 (602) 971-6250 TWX 910-950-1199

NEVADA (Except Clark County) Brooks Technical Group 2465 E. Bayshore Road Palo Alto, CA 94303 (415) 328-3232 TWX 910-373-1198

NEW HAMPSHIRE Bell Controls 111 Lock Street Nashua, NH 03060 (603) 882-6984 TWX 710-228-6753

NEW JERSEY R. T. Reid Associates, Inc. 705 Cedar Lane Teaneck, NJ 07666 (201) 692-0200 TWX 710-990-5086

NEW MEXICO Contact Factory NEW YORK (Except NYC) Ontec Electronic Marketing 474 Thurston Road Rochester, NY 14619 (716) 464-8636 TWX 510-253-3841

NEW YORK CITY R. T. Reid Associates, Inc. 705 Cedar Lane Teaneck, NJ 07666 (201) 692-0200 TWX 710-990-5086

NORTH CAROLINA Component Sales P.O. Box 18821 Raleigh, NC 27609 (919) 782-8433 TWX 510-928-0513

NORTH DAKOTA Comstrand 6279 University Ave. Minneepolis, MN 55432 (612) 571–0000 TWX 910–576–0924

OHIO SAI Marketing Corp.

SAI Marketing Corp. 3 Commerce Park Bldg., Ste. 140H Beachwood, OH 44122 (216) 292-2982 TWX 810-427-9443

SAI Marketing Corp. 35 Compark Road Centerville, OH 45459 (513) 435-3181 TWX 810-459-1647

OKLAHOMA

West Associates 13608 Midway, Suite 103 Dallas, TX 75241 (214) 661-9400 (910) 860-5433

OREGON N. R. Schultz Company P.O. Box 156 Beaverton, OR 97005 (503) 643-1644 TWX 910-467-8707

PENNSYLVANIA (Eastern)

Conroy Sales 26 W. Pennsylvania Ave. Baltimore, MD 21204 (301) 296-2444

PENNSYLVANIA (Western)

SAI Marketing Corp. 1050 Freeport Road Pittsburgh, PA 15238 (412) 782-5120 TWX 810-427-9443

REPRESENTATIVES

RHODE ISLAND Bell Controls 111 Lock Street Nashua, NH 03060 (603) 882-6984 TWX 710-228-6753

SOUTH CAROLINA Component Sales P. O. Box 18821 Raleigh, NC 27609 (919) 782-8433 TWX 510-928-0513

SOUTH DAKOTA Comstrand 6279 University Ave. Minneapolis, MN 55432 (612) 571–0000

TWX 910-576-0924

TENNESSEE Component Sales P.O. Box 18821 Raleigh, NC 27609 (919) 782-8433 TWX 510-928-0513

TEXAS

West Associates 13608 Midway, Suite 103 Dallas, TX 75241 (214) 661-9400 (910) 860-5433

UTAH D-Z Associates, Inc. 70 W. 6th Ave., No. 109 Denver, CO 80204 (303) 534-3649 Tlx: 45-720

VERMONT **Beil Controls** 111 Lock Street Nashua, NH 03060 (603) 882-6984 TWX 710-228-6753

VIRGINIA Conroy Sales 26 W. Pennsylvania Ave. Baltimore, MD 21204 (301) 296-2444

WASHINGTON N. R. Schultz

N. H. Schultz P. O. Box 159 Bellevue, WA 98009 (206) 454-0300 TWX 910-443-2329

WEST VIRGINIA SAI Marketing Corp. 3 Commerce Park Bldg., Ste. 140H Beachwood, OH 44122 (216) 292-2982 TWX 810-427-9443

WISCONSIN (Northern) Comstrand 6279 University Ave. Minneapolis, MN 55432 (612) 571-0000 TWX 910-576-0924

WISCONSIN (Southern) The John G. Twist Co. 909 No. Mayfair Road Wauwatosa, WI 53226 (414) 475-7755 TWX 910-262-1185

WYOMING D-Z Associates, Inc. 70 W. 6th Ave., No. 109 Denver, CO 80204 (303) 534-3649 TIx: 45-720

FOREIGN AUSTRALIA AUSTRALIA A. J. Ferguson (Adelaide) Pty. Ltd. 44 Prospect Road Prospect, S. Australia 5082 Tel: 51-6895 Tix: 82635

AUSTRIA Bacher GMBH A1120 Wien Meidlinger Hauptstrasse 78 Tel: 93-0143

BELGIUM Sotronic N. V. Rue Pere De Deken 14 Pater De Deken Straat 14 1040 Brussels Tel: 02/7361007 Tix: 846-21420

CANADA (Except B. C.) RFQ Limited 385 The West Mall, 209 Etobicoke, Ontario M9C1E7 Tel: (416) 626-1445 TWX 610-492-2540

BEO Limited P. O. Box 213 Dollard Des Ormeaux Quebec H9G2H8 (514) 626-8324

CANADA (B. C. only) N. R. Schultz N. R. Schultz P. O. Box 159 Bellevue, WA 98009 (206) 454-0300 TWX 910-443-2329

DENMARK E. V. Johanssen Elektronik E. V. Jonanssen Ei 15 Titangade DK-2200 Copenhagen N Tel: (01) 105622 Tix: 885-16522

FINLAND Hilvanen Technical Products P. O. Box 201 00251 Helsinki 25 Tel: (90) 440082 Tix: 12-1886

FRANCE Radio Equipements-Antares Boite Postale No. 5 92301 Levallois-Perret Paris, France Tel: 758-11-11 Tix: 842-620630

GERMANY Neumuller GMBH 8021 Munchen/Taufkirchen Eschenstr, 2 Tel: 089/6118-1 Tix: 5-22106

INDIA Zenith Electronics 541, Panchratna Mama Parmanand Marg. Bombay-400 004 Tel: 384214 Tix: 011-3152

ISRAEL Talviton Electronics Ltd. P.O.B. 21104 9, Biltmor Street Tel Aviv, Israel Tel: 44-45-72 Tix: VITKO 03-3400

ITALY I.S.A.B. Spa. 20125 Milano Via Achille Bizzoni 2 Italy Tel: 68-86-306 Tix: 36655

NORWAY Henaco Okern Torgvei 13 Boks 248 Okern, Oslo 5, Norway Tel: 15-75-50 TIx: 16716 HENACN

JAPAN Hakuto Co. Ltd. C.P.O. Box 25 Tokyo 100-91, Japan Tel: 03-502-2211 Tix: J 22912A SOUTH AFRICA Electronic Bldg. Elements South Africa (Pty) Ltd. P.O. Box 4609 Pretoria, S.A. Tel: 78-9221 Tlx: 960-440181

SWEDEN Svensk Teleindustri AB Box 502 S-16205 Vallingby 5 Sweden Tel: 08-91-04-40 Tix: 11043

SWITZERLAND Dimos AG Badenerstrasse 701 CH8048 Zurich Tel: 01-626-140 Tix: 855/52028

UNITED KINGDOM

REL Equipment & Components REL Equipment & Component Croft House, Bancroft, Hitchin Hertfordshire SG51BU Tel: Hitchin 0462-50551 Tix: 82431

POWER SUPPLY OUTPUT SUPERVISORY CIRCUIT

SG1543 / SG2543 / SG3543

ADVANCE DATA

Performance data described herein represent design goals. Final device specifications are subject to change.

DESCRIPTION


This monolithic integrated circuit contains all the functions necessary to monitor and control the output of a. sophisticated power supply system. Over-voltage (O.V.) sensing with provision to trigger an external SCR "crowbar" shutdown; and under-voltage (U.V.) circuit which can be used to monitor either the output or to sample the input line voltage; and a third op amp/comparator usable for current sensing (C.L.) are all included in this IC, together with an independent, accurate reference generator.

Both over and under voltage sensing circuits can be externally programmed for minimum time duration of fault before triggering. All functions contain open collector outputs which can be used independently or wire-or'ed together, and although the SCR trigger is directly connected only to the over voltage sensing circuit, it may be optionally activated by any of the other outputs, or the outputs from additional external comparators like the SG139/239/339 for multiple-output monitoring. The O.V. circuit also includes an optional latch and external reset capability.

The current sense circuit may be used with external compensation as a linear amplifier or as a high-gain comparator. Although nominally set for zero input offset, a fixed threshold may be added with an external resistor. Instead of current limiting, this circuit may also be used as an additional voltage monitor.

The reference generator circuit is internally trimmed to eliminate the need for external potentiometers and the entire circuit may be powered directly from either the output being monitored or from a separate bias voltage.

The SG1543 is specified for operation over the full military temperature range of -55°C to +125°C, while the SG2543 and SG3543 are designed for commercial applications of 0°C to +70°C.



BLOCK DIAGRAM

FEATURES


- Over-voltage, under-voltage, and current sensing circuits all included
- Reference voltage trimmed to 1% accuracy.
- SCR "Crowbar" drive of 200 mA
- Programmable time delays
- Open-collector outputs and remote activation capability
- Total standby current less than 10 mA

CHIP LAYOUT



CONNECTION DIAGRAM

TO-116 CERDIP PACKAGE



ADVANCE DATA

POWER SUPPLY OUTPUT SUPERVISORY CIRCUIT

SG1543 / SG2543 / SG3543

ABSOLUTE MAXIMUM RATINGS

Input Supply Voltage	40V
Sense Inputs	V _{IN} -1.5V
SCR Trigger Current	300 mA
Indicator Output Voltage	40V
Indicator Output Sink Current	50 mA
Power Dissipation (Package Limitation) Derate Above 25°C) 1000 mW 8.0 mW/⁰C

Operating Temperature Range SG1543 SG2543/3543 Storage Temperature Range


-55°C to +125°C 0°C to +70°C -65°C to +150°C

ELECTRICAL CHARACTERISTICS

(Unless otherwise stated, this specifications apply for $T_J = -55^{\circ}$ C to $+125^{\circ}$ C for the SG1543 and 0° to $+70^{\circ}$ C for the SG2543 and SG3543; and for VIN = 5 Volts to 15 Volts.)


		SG1543/2543			SG3543			
PARAMETER	CONDITIONS	MIN	түр	MAX	MIN	ТҮР	MAX	UNITS
Input Voltage	T _A =25 ⁰ C	4.5		40	4.5		40	Volts
Supply Current	VIN = 40V, Outputs Open	-		10	-		10	mA
REFERENCE SECTION (pin 15)	,						
Output Voltage	V _{IN} = 10V, T _J = 25°C	2.48	2.50	2.52	2.48	2.50	2.52	Volts
Output Voltage		2.45	-	2.55	2.45	-	2.55	Volts
Line Regulation	VIN = 5 to 30V	-		10	-		10	mV
Load Regulation	IREF = 0 to 10 mA	-		10	-		10	mV
Short Circuit Current	V _{REF} = 0	12		25	12		25	mA
SCR TRIGGER SECTION	(Pins 1, 2, 3)							
Peak Output Current	VO = 0	100	200	300	100	200	300	mA
Peak Output Voltage	I _O = 100 mA	(V _{IN} -2V)	-		(V _{IN} -2V)		-	Volts
Output Off Voltage	V _{IN} = 40V	-	0	0.1	-	0	0.1	Volts
Propagation Delay	VIN = 10V, VOD = 100 mV							μS
Output Current Rise Time	IO = 100 mA, TJ = 25 ^o C							mΑ/μS
Remote Activate Current	VIN = 15V, Pin 2 = 0V		0.5			0.5		mA
Remote Activate Voltage	Pin 2 Open	0.5		6	0.5		6	Volts
Reset Current	V _{IN} = 15V, Pin 3 = 0V		0.5			0.5		mA
Reset Voltage	Pin 3 Open, Pin 2 = 0V	0.5		6	0.5		6	mA
COMPARATOR SECTION	l (Pins 6, 7, 10, 11)						ł	
Input Voltage Range		0	_	(V _{IN} -1.5)	0	-	(V _{IN} -1.5)	Volts
Input Offset Voltage	R _S = 0	-	5	-	-	5	-	mV
C.L. Offset Adj.	10kΩ from Pin 12-14		50			50		mV
Input Bias Current		-	100			100		nA
Delay Charging Current			200			200		μA
Ind. Output Leakage Current	V _O = 30V			100			100	nA
Ind. Output Saturation Voltage	I _O = -10 mA	_	0.2	0.4	_	0.2	0.4	Volts
Current Limit AVOL	R _O = 2k to V _{IN}	_	10	_	_	10	-	V/mV
Propagation Delay (OV/UV)	V _{IN} @10V, T _J = 25 ^o C V _{overdrive} = 100 mV	_		-	-	•	_	μS
Propagation Delay (C.L.)	$R_0 = 2k$ to V_{IN} , $T_J = 25^{\circ}C$	-		_	-		-	μS

APPLICATIONS




TYPICAL APPLICATION


SENSING MULTIPLE SUPPLY VOLTAGES



INPUT LINE MONITOR







PRECISION 2.5 VOLT REFERENCE

SG1503 / SG2503 / SG3503

DESCRIPTION

This monolithic integrated circuit is a fully self-contained precision voltage reference generator, interally trimmed for \pm 1% accuracy. Requiring less than 2 mA in quiescent current, this device can deliver in excess of 10 mA with total load and line induced tolerances of less than 0.5%. In addition to voltage accuracy, internal trimming achieves a temperature coefficient of output voltage of typically 10 ppm/°C. As a result, these references are excellent choices for application to critical instrumentation and D to A converter systems. The SG1503 is specified for operation over the full military temperature range of -55°C to +125°C, while the SG2503 and SG3503 are designed for commercial applications of 0°C to +70°C.

FEATURES

- Output voltage trimmed to ±1%
- Input voltage range of 4.5 to 40V
- Temperature coefficient of 10 ppm/°C
- Quiescent current typically 1.5 mA
- Output current in excess of 10 mA
- Interchangeable with MC1503 and AD580


ABSOLUTE MAXIMUM RATINGS


Input Voltage Power Dissipation Derate Over 25°C 4.5 – 40V 600 mW 4.8 mW/^oC Operating Temperature Range SG1503 SG2503/3503 Storage Temperature Range

-55°C to +125°C 0°C to +70°C -65°C to +150°C

CONNECTION DIAGRAMS

CHIP LAYOUT





PRECISION 2.5 VOLT REFERENCE


SG1503 / SG2503 / SG3503

ELECTRICAL CHARACTERISTICS

(Input Voltage = 15V, IL = 0 mA, TA = Operating Temperature Range unless otherwise stated.)


		SG1503/2503						
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS
Output Voltage	T _A = 25°C	2.485	2.50	2.515	2,475	2.50	2.525	Volts
Input Voltage Range	T _A = 25°C	4.5	10 -3 11	40	4.5		40	Volts
Input Voltage Range	Over Operating Temperature	4.7		40	4.7	-	40	Volts
Line Regulation	VIN = 5 to 15V		1	3	-	1	3	mV
Line Regulation	V _{IN} = 15 to 40V	·	3	5	<u> </u>	3	10	mV
Load Regulation	ΔIL = 10 mA	¹	3	5	· · · · · · ·	3	10	mV
Load Regulation	$\Delta I_L = 10 \text{ mA}, V_{IN} = 30 \text{V}$		4	8	-	4	15	mV
Temperature Regulation	-55° to +125°C		15	20	-	-	-	mV
Temperature Regulation	0°C to +70°C	-	2.5	5	-	5	10	mV
Quiescent Current	V _{IN} = 40V	-	1.5	2.0		1.5	2.0	mA
Short Circuit Current		15	20	30	15	20	30	mA
Ripple Rejection	f = 120 Hz, T _A = 25°C		76	-		76	-	dB
Output Noise	B.W. = 10 kHz, T _A = 25°C	-	100	-	-	100	(μV _{rms}
Stability			250	-		250		μV/ _{kHι}

OUTPUT VOLTAGE vs. TEMPERATURE



Silicon General

RIPPLE REJECTION



Data subject to change without notice.

MAIL TO > This catalog belongs to:



11651 Monarch Street • Garden Grove, CA 92641 • (714) 892-5531 • TWX: 910-596-1804 • Telex: 69-2411