# fillifnn Aenmpali LINEAR INTEGRATED CIRCUITS 

## voltage regulators

OPERATIONAL AMPLIFIERS
INTERFACE CIRCUITS
TRANSISTOR ARRAYS
OTHER CIRCUITS

Silicon General is the only semiconductor manufacturer committed totally to one discipline - linear IC's. Our entire organization is dedicated to this one area of specialization and has been since inception in 1969. During this time we have assembled one of the industry's broadest product lines. Most industry-standard linears are available from stock through our worldwide distributor network, and we have achieved an excellent reputation as an alternate source for all types of industrial, military and Hi -Rel requirements.

Silicon General has also made significant innovative contributions, particularly in the design of new proprietary voltage regulating and power control devices. The SG1524/2524/3524 Regulating Pulse Width Modulator has rapidly captured the attention of power supply designers who have utilized this device to achieve much greater efficiency and lower costs in switching supplies. Silicon General will soon introduce other new, highly advanced and original power control devices and we will continue to provide an alternate source for significant new linear devices.

This new catalog provides all the essential information you need to specify Silicon General devices. Please note that these devices are available in chip form and in a wide range of standard packages. All devices are manufactured to the strict requirements of MIL-STD-883, Level B and a complete range of screening and testing capabilities to higher levels is available.

For additional information, please contact our local representative or distributor in your area, or one of our factory applications engineers will be glad to assist you.


## ORDERING INFORMATION

Inquiries may be directed to the nearest distributor, representative or the factory. Headquarters' offices are located at 11651 Monarch Street, Garden Grove, California 92641. Telephone: (714) 892-5531, TWX: 910-596-1804. Telex. 69-2411.

MIL-STD-883 Program - Parts tested and processed to 883 Level A, B or C are marked with the appropriate level immediately after the part no., i.e., SG101AT/883A, SG101AT/883B, SG101AT/ 883C.

Integrated Circuit Marking and Product Code Explanation Where Silicon General is second-sourcing an existing device, the
company will use the number assigned by the company which introduced the circuit, adding only an SG prefix.

Part number may include suffix letter " $A$ " indicating an improved electrical specification (SG101AT). Suffix letter " $C$ " indicates Commercial temperature range (SG741CT).

Federal Supply Code Number - Silicon General's Federal Manufacturer's Supply Code Number is 34333.


TABLE A

| Package Description | Silicon General Package Designation* | MIL-M-38510 <br> Package Designation | Package Description | Silicon General Package Designation | MIL-M-38510 <br> Package <br> Designation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 Pin Metal Can TO-3 | K | Y | 16 Pin $1 / 4^{\prime \prime} \times 7 / 8^{\prime \prime}$ Plastic Dip | N | - |
| 2 Pin Metal Can TO-66 | R | - | 8 Pin $1 / 4^{\prime \prime} \times 3 / 8^{\prime \prime}$ Ceramic Minidip | Y | - |
| 3 Pin Metal Can TO-5 or TO-39 | T | X | 14 Pin $1 / 4^{\prime \prime} \times 3 / 4^{\prime \prime}$ Ceramic Dip | $J$ | C |
| 3 Pin 3/8' $\times 3 / 8^{\prime \prime}$ Plastic TO-220 | P | - | 16 Pin $1 / 4^{\prime \prime} \times 7 / 8^{\prime \prime}$ Ceramic Dip | $J$ | E |
| 8 Pin Metal Can TO-99 | T | G | 14 Pin $1 / 4^{\prime \prime} \times 3 / 4^{\prime \prime}$ Metal/Glass Dip | D | C |
| 9 Pin Metal Can TO-66 | R | - | 16 Pin $1 / 4^{\prime \prime} \times 3 / 4^{\prime \prime}$ Metal/Glass Dip | D | E |
| 10 Pin Metal Can TO-100 \& TO-96 | T | 1 | 10 Pin $1 / 4^{\prime \prime} \times 1 / 4^{\prime \prime}$ Metal Flat Pack | F | H |
| 12 Pin Metal Can TO-101 | T | - | 14 Pin $1 / 4^{\prime \prime} \times 1 / 4^{\prime \prime}$ Metal Flat Pack | F | A |
| 8 Pin $1 / 4^{\prime \prime} \times 3 / 8^{\prime \prime}$ Plastic Minidip | M | - | 16 Pin $1 / 4^{\prime \prime} \times 3 / 8^{\prime \prime}$ Metal Flat Pack | F | F |
| 14 Pin $1 / 4^{\prime \prime} \times 3 / 4^{\prime \prime}$ Plastic Dip | N | - |  |  |  |

[^0]
# CROSS REFERENCE 

## PACKAGE SUFFIXES



See page 112 for addition of package information

## RAYTHEON

| Raytheon | SG Direct Replacement | Raytheon | SG Direct Replacement | Raytheon | SG Direct Replacement | Raytheon | SG Direct Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RM101D | SG101D | RC105T | SG305T | RC723D | SG723CD | RC1458T | SG1458T |
| RM1010 | SG101F | RC105AT | SG305AT | RM723T | SG723T | RC1488D | SG1488J |
| RM101T | SG101T | RC107D | SG307D | RC723T | SG723CT | RC1489D | SG1489J |
| RM101AD | SG101AD | RC1070 | SG307F | RC723DP | SG723CN | RC1489AJ | SG1489AJ |
| RM101AQ | SG101AF | RC107DN | SG307M | RM733D | SG733D | RC1556T | SG1456AT |
| RM101AT | SG101AT | RC107DP | SG307N | RC733D | SG733CD | RC1556T | SG1456T |
| RM105Q | SG105F | RC107T | SG307T | RM733T | SG733T | RM1556AT | SG1556AT |
| RM105T | SG105T | RC108D | SG308D | RC733T | SG733CT | RM1556T | SG1556T |
| RM107D | SG107D | RC108Q | SG308F | RC733DP | SG733CN | RC1558T | SG1558T |
| RM1070 | SG107F | RC108T | SG308T | RM741D | SG741D | RM4194L | SG4194J |
| RM107T | SG107T | RC108AD | SG308AD | RC741D | SG741CD | RC4194L | SG4194CJ |
| RM108D | SG108D | RC108AT | SG308AT | RM7410 | SG741F | RM4194TK | SG4194R |
| RM108Q | SG108F | RC109H | SG309T | RC7410 | SG741CF | RC4194TK | SG4194CR |
| RM108T | SG108T | RC109L | SG309K | RM741T | SG741 ${ }^{\text {T }}$ | RC7520M | SG7520J |
| RM108AD | SG108AD | RM555T | SG555T | RC741T | SG741CT | RC7520MP | SG7520N |
| RM108AQ | SG108AF | RC555T | SG555CT | RC741DN | SG741CM | RC7521M | SG7521J |
| RM108AT | SG108AT | RC555N | SG555CM | RC741DP | SG741CN | RC7521MP | SG7521N |
| RM109H | SG109T | RM710T | SG710T | RM747D | SG7470 | RC7522M | SG7522J |
| RM109L | SG109K | RM710AT | SG710AT | RM747T | SG747T | RC7522MP | SG7522N |
| RM101T | SG301T | RC710T | SG710CT | RC747DF | SG747CD | RC7523M | SG7523J |
| RC101AD | SG301AD | RC7100p | SG710CN | RC747T | SG747CT | RC7523MP | SG7523N |
| RC101AQ | SG301AF | RM711T | SG711T | RM748T | SG748T | RC7524M | SG7524J |
| RC101DN | SG301AM | RC711T | SG711CT | RC748T | SG748CT | RC7524MP | SG7524N |
| RC101DP | SG301AN | RC711DP | SG711CN | RC748DP | SG748N | RC7525M | SG7525J |
| RC101AT | SG301AT | RM723D | SG723D | RC1458N | SG1458M | RC7525MP | SG7525N |

FAIRCHILD

| Fairchild | SG Direct Replacement | Fairchild | SG Direct Replacement | Fairchild | SG Direct Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 710F | SG710F | 747DC | SG747CD | 7815HM | SG7815T |
| 710 H | SG710T | 747AHM | SG747AT | 7815HC | SG7815CT |
| 710HC | SG710CT | 747ADM | SG747AJ | 7815 KM | SG7815K |
| 7100 | SG7100 | 747EHC | SG747ET | 7815KC | SG7815CK |
| 710DC | SG710CD | 747EDC | SG747EJ | 7818HM | SG7818T |
| 711F | SG711F | 748F | SG748F | 7818HC | SG7818CT |
| 711H | SG711T | 748H | SG748T | 7818 KM | SG7818K |
| 7110 | SG711D | 748HC | SG748CT | 7818KC | SG7818CK |
| 7110C | SG711CD | 748D | SG748D | 7824HM | SG7824T |
| 723H | SG723T | 748DC | SG748CD | 7824HC | SG7824CT |
| 723HC | SG723CT | 776H | SG1250\%** | 7824KM | SG7824K |
| 7230 | SG723D | 776HC | SG3250T** | 7824KC | SG7824CK |
| 723DC | SG723CD | 777H | SG777T | 9665 D | SG2001J |
| 733 F | SG733F | 777HC | SG777CT | 9666D | SG2002J |
| 733H | SG733T | 777CT | SG777CM | 96670 | SG2003J |
| 733HC | SG733CT | 7805HM | SG7805T | 78M05HM | SG7805T* |
| 733D | SG733D | 7805HC | SG7805CT | 78М06Нм | SG7806T** |
| 733DC | SG733CD | 7805KM | SG7805K | 78M08HM | SG7808T* |
| 741F | SG741F | 7805KC | SG7805CK | 78M12HM | SG7812T* |
| 741H | SG741T | 7806HM | SG7806T | 78M15HM | SG7815T** |
| 741HC | SG741CT | 7806HC | SG7806CT | 78M24HM | SG7824T** |
| 7410 | SG741 D | 7806KM | SG7806K | 78M05HC | SG7805CT* |
| 741 DC | SG741CD | 7806KC | SG7806CK | 78M06HC | SG7806CT* |
| 741CT | SG741 CM | 7808HM | SG7808T | 78МО8нс | SG7808CT* |
| 741 AHM | SG741AT | 7808HC | SG7808CT | 78M12HC | SG7812CT* |
| 741ADM | SG741AJ | 7808 KM | SG7808K | 78M15HC | SG7815CT* |
| 741EHC | SG741ET | 7808KC | SG7808CK | 78M24HC | SG7824CT* |
| 741EDC | SG741EJ | 7812HM | SG7812T | 75450AN | SG75450BN |
| 747H | SG747T | 7812HC | SG7812CT | 75450AJ | SG75450BJ |
| 747HC | SG747CT | 7812KM | SG7812K | 75460AJ | SG75460J |
| 747D | SG747D | 7812KC | SG7812CK | 75460AN | SG75460N |

MOTOROLA

| Motorola | SG Direct Replacement | Motorola | SG Direct Replacement | Motorola | SG Direct Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MC1436G | SG1436T | MC1711CF | SG711CF | MC7806CG | SG7806CT |
| MC1436CG | SG1436CT | MC1711CG | SG711CT | MC7806K | SG7806K |
| MC1455CG | SG555CT | MC1711CL | SG711CD | MC7806CK | SG7806CK |
| MC1455CP 1 | SG555CM | MC1711F | DG711F | MC7808G | SG7808T |
| MC1456CG | SG1456CT | MC1711G | SG711T | MC7808CG | SG7808CT |
| MC1456G | SG1456T | MC1711L | SG711D | MC7808K | SG7808K |
| MC1458P 1 | SG1458M | MC1723CG | SG723CT | MC7808CK | SG7808CK |
| MC1458G | SG1458T | MC1723G | SG723T | MC7812G | SG7812T |
| MC1468G | SG1468T | MC1723CL | SG723CD | MC7812CG | SG7812CT |
| MC1468L | SG1468J | MC1723L | SG723D | MC7812K | SG7812K |
| MC1468P | SG1468N | MC1741CF | SG741CF | MC7812CK | SG7812CK |
| MC1488L | SG1488J | MC1741CG | SG741CT | MC7815G | SG7815T |
| MC1489L | SG1489J | MC1741CL | SG741CD | MC7815CG | SG7815CT |
| MC1489AL | SG1489AJ | MC1741CP-1 | SG741CM | MC7815K | SG7815K |
| MC1495L | SG1495D | MC1741CP-2 | SG741CN | MC7815CK | SG7815CK |
| MC1496G | SG1496T | MC1741F | SG741F | MC7818G | SG7818T |
| MC1536G | SG1536T | MC1741G | SG741T | MC7818CG | SG7818CT |
| MC1555G | SG555T | MC1741L | SG741D | MC7818K | SG7818K |
| MC1556G | SG1556T | MC1741SG | SG741ST | MC7818CK | SG7818CK |
| MC1558G | SG1558T | MC1741SCG | SG741SCT | MC7824G | SG7824T |
| MC1568G | SG1568T | MC1741SCP-1 | DG741SCM | MC7824CG | SG7824CT |
| MC1568L | SG1568J | MC1748G | SG748T | MC7824K | SG7824K |
| MC1595L | SG1595D | MC1748CG | SG748CT | MC7824CK | SG7824CK |
| MC1596G | SG1596T | MC3302P-1 | SG3302N | MC7905CK | SG320K-05 |
| MC1710CF | SG710CF | MC3302L | SG3302L | MC7912CK | SG320K-12 |
| MC1710CG | SG710CT | MC7805G | SG7805T | MC7915CK | SG320K-15 |
| MC1710CL | SG710CD | MC7805CG | SG7805CT | MC7952CK | SG320K-5.2 |
| MC1710F | SG710F | MC7805K | SG7805K | MC75450P | SG75450BN |
| MC1710G | SG710T | MC7805CK | SG7805CK | MC75450L | SG75450BJ |
| MC1710L | SG710D | MC7806G | SG7806T |  |  |

SIGNETICS

NATIONAL

| National | SG Direct Replecement | National | SG Direct Replecement | National | SG Direct Roplacement | National | sG Diroct Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 100 H | SG100T | LM140K－18 | SG140K－18 | LM309H | SG309T | LM723CH | SG723CT |
| LM101D | SG101D | LM140H－24 | SG140T－24 | LM309K | SG309K | LM723CN | SG723CN |
| L．M101F | SG101F | LM140K－24 | SG140K－24 | LM310H | SG310T | LM741F | SG741F |
| LM101H | SG101T | LM200H | SG200T | LM311H | SG311T | LM741H | SG741T |
| Lm101AD | SG101 AD | LM201H | SG201T | LM312H | SG3118AT | LM741CH | SG741CT |
| LM101AF | SG101AF | LM201AH | SG201AT | LM317T | SG317T | LM741CN | SG741CM |
| LM101AH | SG101AT | LM202H | SG202T | LM317K | SG317K | LM741AD | SG741AJ |
| LM102H | SG102T | LM204H | SG204T | LM320H－05 | SG320T－05 | LM741AH | SG741AT |
| LM104H | SG104T | LM205H | SG205T | LM320K－05 | SG320K－05 | LM747D | SG7470 |
| LM105F | SG105F | L．M207H | SG207T | LM320H－5．2 | SG320T－5．2 | LM747CD | SG747CD |
| LM105H | SG105T | LM208H | SG208T | LM320K－5．2 | SG320K－5．2 | LM747F | SG747F |
| LM107D | SG107D | LM209H | SG209T | LM320H－12 | SG320T－12 | LM747H | SG747T |
| LM107F | SG107F | LM210H | SG210T | LM320K－12 | SG320K－12 | LM747CH | SG747CT |
| LM107H | SG107T | LM211H | SG21 1T | LM320H－15 | SG320T－15 | LM747CN | SG747CN |
| LM108D | SG108D | LM212H | SG21 18AT | LM320K－15 | SG320K－15 | LM747AD | SG747AJ |
| LM108F | SG108F | LM217T | SG21 7 T | LM323K | SG323K | LM ${ }^{\text {m74AA }}$ | SG747AT |
| LM108H | SG108T | LM217K | SG217K | LM324D | DG324J | LM748H | SG748T |
| LM108AD | SG108AD | LM220H－05 | SG220T－05 | LM324N | SG324N | LM748CH | SG748CT |
| LM108AF | SG108AF | LM220K－05 | SG220K－05 | LM339D | SG339J | LM748CN | SG748CM |
| LM108AH | SG108AT | LM220H－5．2 | SG220T－5．2 | Lm339Ad | SG339AJ | LM1458N | SG1458M |
| LM109H | SG109T | LM220K－5．2 | SG220K－5．2 | LM339N | SG339N | LM1458H | SG1458T |
| LM109K | SG109K． | LM220H－12 | SG220T－12 | LM339AN | SG339AN | LM1496N | SG1496N |
| LM110H | SG110T | LM220K－12 | SG220K－12 | LM340H－05 | SG340T－05 | LM1496H | SG1496T |
| LM111H | SG111T | LM220H－15 | SG220T－15 | LM340K－05 | SG340K－05 | LM1558H | SG1558T |
| LM112H | SG1118AT | LM220K－15 | SG220K－15 | LM340H－06 | SG340T－06 | LM1596H | SG1596T |
| LM117T | SG117T | LM223K | SG223K | LM340K－06 | SG340K－06 | LM3302D | SG3302J |
| LM117K | SG117K | LM224D | SG224J | LM340H－08 | SG340T－08 | LM3302N | SG3302N |
| LM1 20H－05 | SG120T－05 | LM239D | SG239， | LM340K－08 | SG340K－08 | LM4250H | SG4250T |
| LM120K－05 | SG120K－05 | LM239ad | SG239AJ | LM340H－12 | SG340T－12 | LM4250CH | SG4250CT |
| LM120H－5．2 | SG120T－5．2 | LM239N | SG239N | LM340K－12 | SG340K－12 | LM4250CN | SG4250CM |
| LM120K－5．2 | SG120K－5．2 | LM239AN | SG239AN | LM340H－15 | LM340T－15 | LM7520D | SG7520J |
| LM120H－12 | SG120T－12 | LM300H | SG300T | LM340K－15 | LM340K－15 | LM7520N | SG7520N |
| LM120K－12 | SG120K－12 | LM301AH | SG301AT | LM340H－18 | LM340T－18 | LM7521D | SG7521J |
| LM120H－15 | SG120T－15 | LM301AD | SG301AD | LM340K－18 | LM340K－18 | LM7521N | SG7521N |
| LM120K－15 | SG120K－15 | LM301AF | SG301AF | LM340H－24 | LM340T－24 | LM7522D | SG7522 J |
| LM123K | SG123K | LM301AN | S． 3301 AM | LM340K－24 | LM340K－24 | LM7522N | SG7522N |
| LM124D | SG124J | LM302H | SG302T | LM367N | SG305M | LM7523D | SG7523J |
| LM139D | SG139J | LM304H | SG304T | LM555H | SG555T | LM7523N | SG7523N |
| LM139AD | SG139AJ | LM305H | SG305T | LM555C | SG555CT | LM7524D | SG7524J |
| LM140H－05 | SG140T－05 | LM305AH | SG305AT | LM555N | SG555CM | LM7524N | SG7524N |
| LM140K－05 | SG140K－05 | LM307D | SG3070 | LM710H | SG710T | LM7525D | SG7525J |
| LM140H－06 | SG140T－06 | LM307F | SG307F | LM710AH | SG710at | LM7525N | SG7525N |
| LM140K－06 | SG140K－06 | LM307H | SG307T | LM710CH | SG710CT | LM7528D． | SG7528J |
| LM140H－08 | SG140T－08 | LM307N | SG308M | LM710CN | SG710CN | LM7528N | SG7528N |
| LM140K－08 | SG140K－08 | LM308D | SG308D | LM711H | SG711T | LM7529D | SG7529， |
| LM140H－12 | SG140T－12 | LM308F | SG308F | LM711CH | SG711CT | LM7529N | SG7529N |
| LM140K－12 | SG140K－12 | LM308H | SG308T | LM711CN | SG711CN | LM75450N | SG75450BN |
| LM140H－15 | SG140T－15 | LM308AD | SG308AD | LM723D | SG723D |  |  |
| LM140K－15 | SG140K－15 | LM308AF | SG308AF | LM723CD | SG723CD |  |  |
| LM1 40H－18 | SG140T－18 | LM308AH | SG308AT | LM723H | SG723T |  |  |


| Signotics | SG Direct Reptacement |  |  |
| :---: | :---: | :---: | :---: |
| LM1001AF | SG101AD | MA711CA | SG711CN |
| LM101AK | SG101AT | $\mu \mathrm{A} 11 \mathrm{CK}$ | SG711CT |
| LM101F | SG101D | ｜ 4 A 723 L | SG723T |
| LM101Q | SG101F | $\mu \mathrm{A} 723 \mathrm{CL}$ | SG723CT |
| LM101K | SG101T | $\mu \mathrm{A} 23 \mathrm{CLA}$ | SG723CN |
| LM107K | SG107\％ | $\mu$ А 733 K | SG733T |
| LM109DB | SG109T | $\mu \mathrm{A} 7331$ | SG733J |
| LM109DA， | SG109K＿ | －${ }^{\text {－}}$ 733CA | SG733CN |
| LM201AF | SG201 AD | $\mu \mathrm{A} 333 \mathrm{CK}$ | SG733CT |
| LM201AK | SG201AT | $\mu \mathrm{A} 733 \mathrm{Cl}$ | SG733CJ |
| LM201DF | SG2010 | $\mu \mathrm{A} 741 \mathrm{~T}$ | SG741T |
| LM201K | SG201T | $\mu \mathrm{A} 711 \mathrm{CA}$ | SG741CN |
| LM201AN－14 | SG201AN | $\mu \mathrm{A} 71 \mathrm{Cl}^{\text {ct }}$ | SG741CT |
| LM201Y | SG201M ${ }^{\text {．}}$ | $\mu \mathrm{A} 711 \mathrm{CV}$ | SG741CM |
| LM2019 | SG201F | $\mu \mathrm{A} 747 \mathrm{~T}$ | SG747T |
| LM207K | SG207T | $\mu \mathrm{A} 747 \mathrm{CA}$ | SG747CN |
| LM207Y | SG207M | $\mu \mathrm{A} 747 \mathrm{CK}$ | SG747CT |
| LM209DB | SG209T | $\mu \mathrm{A} 748 \mathrm{~T}$ | SG748T |
| LM209KDA | SG209K | $\mu \mathrm{A} 748 \mathrm{CA}$ | SG748CN |
| lm301af | SG301AD | $\mu \mathrm{A} 748 \mathrm{CT}$ | SG748CT |
| LM301AH | SG301AT | $\mu \mathrm{A} 488 \mathrm{CV}$ | SG748CM |
| LM301AN－14 | SG301AN | S5556K | SG1556T |
| LM301AN | SG301AM | N5556K | SG1456T |
| LM307K | SG307T | N5556V | SG1456M |
| LM307A | SG307M | S558K | SG1558T |
| LM309DB | SG309T | N5558K | SG1458T |
| LM309K | SG309K | N5558V | SG1458M |
| SE555K | SG555CT | S5596K | SG1596T |
| NE555F | SG555CT | N5596A | SG1496N |
| NE555Y | SG555CM | N5596K | SG 1496T |
| SE556K | SG556T | SN7520A | SG7520N |
| NE556K | SG556CT | SN7521A | SG7521N |
| $\mu \mathrm{A} 7100$ | SG710F | SN7522A | SG7522N |
| $\mu \mathrm{A} 710 \mathrm{~K}$ | SG710T | SN7523A | SG7523N |
| $\mu A 710 C A$ | SG710CN | SN7524A | SG7524N |
| $\mu \mathrm{A} 710 \mathrm{CK}$ | SG710CT | SN7525A | SG7525N |
| MA7110 | SG711F | SN75450A | SG75450BN |
| $\mu \mathrm{A} 711 \mathrm{H}$ | SG711T |  |  |
| RCA |  |  |  |
| RCA | SG Direct Replacement |  |  |
| CA3001 | SG3001 | CA3083E | SG3083N |
| CA3018T | SG3018T | CA3083F | SG3083J |
| CA3018AT | SG3018AT | CA3086E | SG3086N |
| CA3026T | SG3822T | CA3086F | SG3086J |
| CA3045F | SG3821J | CA3146E | SG3146N |
| CA3046E | SG3821N | CA3183E | SG3183N |
| CA3054E | SG3822N | CA3183AE | SG3183AN |
| CA3055T | SG300T | CA3741T | SG3741T |
| CA3058F | SG3058J | CA3741CT | SG741CT |
| CA3059F／E | SG3059J／N | CA3747CT | SG747CT |
| CA3079E | SG3079N | CA3747E | SG747N |
| CA3081E | SG3081N | CA3747T | SG747T |
| CA3081F | SG3081J | CA3748CT | SG748CT |
| CA3082E | SG3082N | CA3748T | SG748T |
| CA3082F | SG3082J |  |  |

## TEXAS INSTRUMENTS

| Texas Instruments | SG Direct Replacement | $\begin{gathered} \text { Toxas } \\ \text { Instruments } \end{gathered}$ | sG Direct Replacement | $\begin{gathered} \text { Texas } \\ \text { Instruments } \end{gathered}$ | SG Direct Replacement | Texas Instruments | SG Direct Replacement | Texas Instruments | SG Direct Replacement | $\begin{gathered} \text { Texas } \\ \text { Instruments } \end{gathered}$ | SG Direct Replacement |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ULN2001J | SG2001J | SN52108L | SG108T | SN55450BJ | SG55450BJ | SN72308S | SG308D | SN7520J | SG7520J | SN75138J | SG75138J |
| ULN2002J | SG2002J | SN52108AF | SG108AF | SN55451J | SG55451J | SN72308L | SG308T | SN7520N | SG7520N | SN75138N | SG75138N |
| ULN2003J | SG2003J | SN52108AJ | SG108AD | SN55452J | SG55452J | SN72308AZ | SG308AF | SN7521J | SG7521J | SG75154J | SG75154J |
| SN5520J | SG5520J | SN52108AL | SG108AT | SN55453J | SG55453J | SN72308 | SG3080 | SN7521N | SG7521N | SG75325J | SG75325J |
| SN5521J | SG5521J | SN52555L | SG555T | SN55454J | SG55454J | SN72308L | SG308T | SN7522J | SG7522J | SN75325N | SG75325N |
| SN5522J | SG5522J | SN52710」 | SG710D | SN55460J | SG55460J | SN72555L | SG555CT | SN7522N | SG7522N | SN75450BN | SG75450BN |
| SN5523J | SG5523J | SN52710L | SG710T | SN55461J | SG55461 ${ }^{\text {J }}$ | SN72555P | SG555CM | SN7523J | SG7523J | N75450BJ | SG75450BJ |
| SN5524J | SG5524J | SN52710S | SG710F | SN55462J | SG55462J | SN72710」 | SG710CD | SG7523N | SG7523N | N75451． | SG75451J |
| SN5525J | SG5525J | SN52711J | SG7110 | SN55463」 | SG55463J | SN72710L | SG710CT | SN7524J | SG7524J | SN75452J | SG75452J |
| SN5526J | SG5526J | SN52711L | SG711T | SN55464J | SG55464J | SN72711J | SG711CD | SN7524N | SG7524N | SN75453J | SG75453J |
| SN5527J | SG5527J | SN527112 | SG711F | SN55471J | SG55471J | SN72711L | SG711CT | SN7525J | SG7525J | SN75454J | SG75454J |
| SN5528J | SG5528J | SN52733L | SG733T | SN55472J | SG55472J | SN72733L | SG733CT | N7525 | SG7525N | N75460N | SG7546JN |
| SN5529］ | SG5529 ${ }^{\text {S }}$ | SN52733N | SG733N | SN55473」 | SG55473J | SN72733N | SG733CD | SN7528J | SG7528 | SN75460J | SG75460J |
| SN5534J | SG5534J | SN52741F | SG741F | SN55474」 | SG55474J | SN727412 | SG741CF | SN7528N | SG7528N | SN75461J | SG75461J |
| SN5535J | SG5535J | SN52741J | SG7410 | SN72301 J | SG101D | SN72741J | SG741CD | SN7529」 | SG7529J | SN75462J | SG75462J |
| SN5536J | SG5536J | SN52741L | SG741T | SN72301L | SG201T | SN72741L | SG741CT | SN7529N | SG7529N | SN75463J | SG75463J |
| SN5537J | SG5537J | SN52747J | SG7470 | SN723012 | SG201F | SN72741P | SG741CM | SN7534」 | SG7534J | SN75464J | SG75464J |
| SN5538J | SG5538J | SN52747L | SG747T | SN72301AJ | SG301 AD | SN72741N | SG741CN | SN7534N | SG7534N | SN75471J | SG75471J |
| SN5539J | SG5539］ | SN52748F | SG748F | SN72301AL | SG301AT | SN72747J | SG747CD | SN7535J | SG7535J | SN75472J | SG75472J |
| SN52107J | SG107D | SN52748J | SG748D | SN72301AZ | SG301 AF | SN72747L | SG747CT | SN7535N | SG7535N | SN75473J | SG75473J |
| SN52107L | SG107T | SN52748L | SG748T | SN72307J | SG307D | SN72747M | SG747CN | SN7538J | SG7538J | SN75474」 | SG75474J |
| SN521072 | SG107F | SN55138 | SG551381 | SN72307L | SG307T | SN72748F | SG748CF | SN7538N | SG7538N | SG1524 | SG1524 |
| SN52108F | SG108F | SN55154J | SG55154J | SN723072 | SG307F | SN72748J | SG748CD | SN7539 J | SG7539J | SG2524 | SG2524 |
| SN52108J | SG108D | SN55325J | SG55325J | SN72308Z | SG308F | SN72748L | SG748CT | SN7539N | SG7539N | SG3524 | SG3524 |



## PRODUCT QUALITY ASSURANCE

Silicon General is totally committed to the manufacture of highreliability integrated circuits. This commitment extends throughout the organization from initial product design to final shipment.
Silicon General integrated circuits are manufactured and examined to meet or exceed the requirements of MIL-STD-883, and, in addition, the Company has implemented the capability for
complete screening and testing to the requirements of MIL-M-38510.

Silicon General's manufacturing flow and standard quality assurance procedures are outlined below. If more complete information is required, the Silicon General Quality and Reliability Manual is available on request.

Processing and Assembly Flow - The outline below describes the standard production processing procedures used exclusively at Silicon General to insure that all products are manufactured in full conformance to the requirements of MIL-Q-9858A and MIL-STD-883 Condition B as a minimum.
Post-Assembly Screening Procedures - The company's unique flexibility allows ready accommodations to special customer requirements, including post assembly. screening procedures in compliance to MIL-M-38510 and MIL-STD-883, Method 5004.

Additional screens available on special request include: Scanning Electron Microscope, Method 2018; Moisture Resistance, Method 1004; Variable Frequency Vibration, Method 2007 and Salt Atmosphere, Method 1009.
MIL-M-38510 Qualification and Quality Conformance Inspection - Group B, C and D tests are performed on a periodic basis or when specified by the customer. This testing is in compliance to MIL-M-38510 as detailed in MIL-STD-883, Method 5005.

## STANDARD QUALITY ASSURANCE PROCEDURE

BASIC RAW MATERIALS - Silicon, Chemical, Masks, Headers, Wire, etc.

QC SAMPLE INSPECTION - Each arriving shipment is assigned a lot code identification to assure traceability and is then sample-processed through mechanical, visual, electrical, and functional lot acceptance testing prior to stocking.

## WAFER FABRICATION

$\checkmark$ 100\% OC INSPECTION - At each photomasking step, examining for:

- Mask alignment and resolution
- Oxide and diffusion quality
- In-process electrical evaluation

100\% ELECTRICAL PROBE OF COMPLETED WAFER -
Complete product performance testing on Teradyne J273
automatic test equipment to data sheet or customer specified limits

- QC SAMPLE INSPECTION OF PROBING Performed on continuous sampling basis for evidence of adequate probe contact, correct inking, and freedom from probe point damage.


## MANUFACTURING WAFER INVENTORY

WAFER SCRIBE AND BREAK
100\% DIE SORT AT 100X MAGNIFICATION
$\longrightarrow$ QC SAMPLE INSPECTION (each lot) - Per MIL-STD-883, Method 2010, Condition B minimum magnification of 100X.

DIE ATTACH
$\checkmark$ QC CONTINUOUS SAMPLING INSPECTION Per MIL-STD-883A, Method 2010 , Condition B minimum; Including die shear strength testing per Method 2019.

## LEAD BOND

QC CONTINUOUS SAMPLING INSPECTION -Per MIL-STD-883, Method 2010, Condition B minimum; including bond pull testing per Method 2011, Condition D.

100\% PRESEAL OPTICAL INSPECTION OF COM-
PLETED DEVICE - Per MIL-STD-883, Method 2010 Condition B minimum.

QC SAMPLE INSPECTION - MIL-STD-883
Method 2010, Condition B minimum, magnification of 40X and 100X.

FINAL SEAL - Hermetically sealed in a controlled, drynitrogen environment.

QC LOT INSPECTION SAMPLING AND ACCEPTANCE - Post cap visual inspection per MIL-STD-883, Method 2010, Condition B; including Bond Pull Strength testing per Method 2011, Condition D, and Die Shear Strength testing per Method 2019.

## MANUFACTURING POST-ASSEMBLY SCREENING

100\% ELECTRICAL TEST AND CLASSIFICATION -
Complete performance testing of all specified parameters to either data sheet or customer specified limits.

MARKING - To customer specified or Silicon General identification plus date code traceable to seal or lot acceptance date.

PRESHIP PACKING

- QUALITY ASSURANCE - Group A Preship

Electrical Test and Final Visual Inspection per MIL-STD-883, Method 2009.

SHIP

## Post Assembly Screening Procedures

Silicon General manufactures products to the three standard levels of quality assurance processing outlined below. In addition, the company's unique flexibility allows ready accommodations to special customer requirements. The following screening procedures are in compliance to MIL-M-38510 and all methods are as detailed in MIL-STD-883, Method 5004.

|  | MIL-STD-883, CLASS A |  | MIL-STD-883, CLASS B |  | STANDARD PRODUCT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCREEN | METHOD | REQM'T | METHOD | REQM'T | METHOD | REQM'T |
| Internal Visual Pre or Post Cap | 2010, Condition A | 100\% | 2010, Condition B | 100\% | 2010, Condition B | 100\% |
| Stabilization Bake | 1008, Condition C 24 Hours @ $150^{\circ} \mathrm{C}$ | 100\% | 1008, Condition C 24 Hours @ $150^{\circ} \mathrm{C}$ | 100\% | 1008, Condition C 24 Hours @ $150^{\circ} \mathrm{C}$ | 100\% |
| Temperature Cycling | 1010, Condition C 10 Cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 100\% | 1010, Condition C 10 Cycles, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 100\% | $\begin{aligned} & \text { 1010, Condition C } \\ & 10 \mathrm{Cycles} \\ & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \end{aligned}$ | 100\% |
| Constant Acceleration | $\begin{aligned} & \text { 2001, Condition } \mathrm{E} \\ & 30,000 \mathrm{~g} \mathrm{Y} \\ & 2 \end{aligned} \text { then } \mathrm{Y}_{1} .$ | 100\% | 2001, Condition E $30,000 \mathrm{~g}, \mathrm{Y}_{1}$ Plane | 100\% |  |  |
| Hermeticity <br> a) Fine | 1014, Condition A Helium, $10^{-8}$, $\mathrm{atm} / \mathrm{cc} / \mathrm{sec}$ | 100\% | 1014, Condition A Helium $5 \times 10^{-8}$, atm $/ \mathrm{cc} / \mathrm{sec}$ | 100\% | 1014, Condition A Helium 10-7, $\mathrm{atm} / \mathrm{cc} / \mathrm{sec}$ | $\begin{aligned} & 5 \% \\ & \text { LTPD } \end{aligned}$ |
| b) Gross | 1014, Condition C2 Fluorocarbon | 100\% | 1014, Condition C2 Fluorocarbon | 100\% | 1014, Condition C2 <br> Fluorocarbon | $\begin{gathered} 5 \% \\ \text { LTPD } \end{gathered}$ |
| Pre-Burn-in Electrical Test | Per Applicable Procurement Document | 100\% | Per Applicable Procurement Document | 100\% |  |  |
| Burn-in Test | 1015, Condition A <br> 240 Hours @ $125^{\circ} \mathrm{C}$ | 100\% | 1015, Condition A or $F$ <br> 168 Hours @ $125^{\circ} \mathrm{C}$ | 100\% | Per Applicable Procurement Document |  |
| Final Electrical Test | Per Applicable Procurement Document |  | Per Applicable Procurement Document |  | Per Applicable Procurement Document |  |
| a) $\mathrm{DC} @ 25^{\circ} \mathrm{C}$ |  | 100\% |  | 100\% |  | 100\% |
| b) DC @ Max <br> and Min <br> Rated <br> Temperature |  | 100\% |  | 100\% |  |  |
| c) Dynamic @ $25^{\circ} \mathrm{C}$ |  | $100 \%$ |  | $100 \%$ |  |  |
| d) Functional @ $25^{\circ} \mathrm{C}$ |  | 100\% |  | 100\% |  | 100\% |
| Radiographic | Method 2012 | 100\% |  |  |  |  |
| Qualification and Quality Conformance Testing | Method 5005 | Per <br> Applicable Document | Method 5005 | Per <br> Applicable Document | DC Electrical <br> @ $25^{\circ} \mathrm{C}$ | $\begin{gathered} 5 \% \\ \text { LTPD } \end{gathered}$ |
| External Visual | Method 2009 | 100\% | Method 2009 | 100\% | Method 2009 | 100\% |

## NOTE:

Additional Screens Available on Special Request -

- Scanning Electron Microscope, Method 2018
- Moisture Resistance, Method 1004
- Variable Frequency Vibration, Method 2007
- Salt Atmosphere, Method 1009


# VOLTAGE REGULATORS 

Positive Adjustable Regulators
Negative Adjustable Regulators
3-Terminal, Adjustable Regulators
3-Terminal, Fixed Positive Regulators
3-Terminal, Fixed Negative Regulators
3-Terminal, 3-Amp, 5V Regulators
Precision Negative Regulator
Dual Polarity Tracking Regulators
Adjustable Dual Polarity Regulators
Switching Regulators

## Positive Voltage Regulators

## SG100/200/300

This circuit is a positive voltage regulator designed for both linear and switching applications. With an input voltage rating of up to 40V, this device will provide 20 mA of load current by itself and more than 5 amps with the aid of external transistors. Additional features include low standby power dissipation, fast transient response, and freedom from oscillations.

## SG105/205/305/305A

This circuit is a positive voltage regulator designed for both linear and switching applications. Inherent component tracking of the monolithic integrated circuit process provides a high degree of stability and accuracy in addition to fast response to both line and load transients. With an input voltage rating of up to 50 V , this device will deliver load currents of 20 mA ( 45 mA with 305A). Adding external transistors will increase the current capability to greater than 10 amps and further improve regulation.

- Output voltage adjustable from 4.5 to 40 V
- Load regulation better than $0.01 \% / \mathrm{mA}$
- Line regulation better than $0.06 \% / \mathrm{V}$
- Ripple rejection of $0.01 \% / \mathbf{V}$
- $1.0 \%$ maximum temperature variation

| PARAMETERS* | 100 | 200 | 300 | 105 | 205 | 305 | 305A | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Temperature Range | -55 to +125 | 0 to +70 | 0 to +70 | -55 to +125 | -25 to +85 | 0 to +70 | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T, J, Y | T, J, Y, M, N |  | T, J, Y | T, J, Y, M, N |  | T | - |
| Input Voltage Range | 8.5 to 40 |  | 8.0 to 30 | 8.5 to 50 |  | 8.0 to 40 | 8.5 to 50 | V |
| Output Voltage Range | 2.0 to 30 |  | 2.0 to 20 |  | 40 | 4.5 to 30 | 4.5 to 40 | $V$ |
| Input/Output Differential | 3.0 to 30 |  | 3.0 to 20 |  | 30 | 3.0 to 30 | 3.0 to 30 | V |
| Load Regulation | $0.5{ }^{1,2}$ |  |  |  |  | $0.1^{2,3}$ | $2.0{ }^{2,3}$ | \% |
| Line Regulation $\begin{aligned} & V_{\text {in }}-V_{\text {out }} \leqslant 5 \mathrm{~V} \\ & V_{\text {in }}-V_{\text {out }}>5 \mathrm{~V}\end{aligned}$ | 0.2 |  |  | 0.06 |  |  |  | \%/V |
| Ripple Feed thru Cref $=10 \mu \mathrm{f}, \mathrm{f}=120 \mathrm{~Hz}$ | - | - |  | 0.0 |  | 0.01 | 0.003 (typ) | \%/V |
| Temperature Stability | 1.0 |  | 2.0 | 1.0 |  | 1.0 | 1.0 | \% |
| Output Noise Voltage $\left(10 \mathrm{~Hz} \leqslant \mathrm{f} \leqslant 10 \mathrm{KHz}, \mathrm{C}_{\text {ref }}=0\right)$ | 0.005 (typ) |  | 0.005 (typ) | 0.005 (typ) |  | 0.005 (typ) | 0.005 (typ) | \% |
| Feedback Sense Voltage | 1.8 (typ) |  | 1.8 (typ) |  |  | 1.7 (typ) | 1.55 to 1.85 | V |
| Standby Current Drain | 3.0 |  | 3.0 | 2.0 |  | 2.0 | 2.0 | mA |
| Minimum Load Current | 3.0 |  | 3.0 | 0 |  | 0 | 0 | mA |
| Long Term Stability | 1.0 |  | 1.0 | 1.0 |  | 1.0 | 1.0 | \% |

*Parameters apply at junction temperatures equal to or less than operating temperature range, and for a divider Impedance seen by the feedback terminal of $2 \mathrm{~V} \Omega$, unless otherwise specified
${ }^{1} I_{L}<12 \mathrm{~mA}$, Rsc $=0 \Omega$. Output current and load regulation can be improved with external transistors.
improvement factors will be approx. equal to the composite current gain of added transistors.
${ }^{2}$ Applies for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.
${ }^{3}$ Same as Note 1, except Rsc $=10 \Omega$.

## CONNECTION DIAGRAMS



Regulator Connected for 2-Amp Output



SG105/205/305 Chip (See TPackage diagram for pad functions)

## Negative Voltage Regulators

## SG104/204/304

This circuit is a negative voltage regulator dasigned for both linear and switching applications. It is a complement of the SG100/200/300, SG105/ 205/305 and SG723/723C intended for systems requiring regulated negative voltages having a common ground with the unregulated supply. With an input voltage rating of up to 50V, this device will deliver load currents to $\mathbf{2 5 m A}$. Adding external transistors will increase the current capability to greater than 10 amps and further improve regulation.

- Output voltage adjustable from 15 mV to 40 V
- 1 mV regulation no load to full load
- 0.01\%/V line regulation
- 1\% maximum temperature variation

| PARAMETERS* | 104 | 204 | 304 | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Operating Temperature Range | -55 to +125 | -25 to +85 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T |  |  |  |
| Input Voltage Range | -50 to -8 |  | -40 to -8 | V |
| Output Voltage Range | -40 to -0.015 |  | -30 to -0.035 | V |
| Input/Output Differential $I_{0}=20 \mathrm{~mA}^{1}$ | 2.0 to 50 |  | 2.0 to 40 | V |
| Load Regulation ${ }^{2} 0 \leqslant I_{0}<20 \mathrm{~mA}, \mathrm{R}_{\text {sc }}=15 \Omega$ | 5 mV |  |  | - |
| $\begin{array}{ll}\text { Line Regulation }{ }^{3} & \begin{array}{l}V_{\text {out }} \leqslant-5 \mathrm{~V} \\ \Delta V_{\text {in }}\end{array}=0.1 \mathrm{~V}_{\text {in }}\end{array}$ | 0.1 |  |  | \% |
| Ripple Feed thru $\mathrm{C}_{19}=10 \mu \mathrm{f}, \mathrm{f}=120 \mathrm{~Hz},-7 \mathrm{~V} \leqslant \mathrm{~V}_{\text {in }} \leqslant-15 \mathrm{~V}$ | 1.0 |  | 1.0 | mV/V |
| Output Voltage Scale Factor $\mathrm{R}_{23}=2.4 \mathrm{k} \Omega$ | 1.8 to 2.2 |  | 1.8 to 2.2 | $\mathrm{V} / \mathrm{k} \Omega$ |
| Temperature Stability $\mathrm{V}_{0} \leqslant-1 \mathrm{~V}$ | 1.0 |  | 1.0 | \% |
| Output Noise Voltage $\mathrm{C}_{19}=0 \mu \mathrm{~F} \quad \mathrm{BW}=10 \mathrm{~Hz}$ to $10 \mathrm{KHz} \mathrm{V}_{0} \leqslant-5 \mathrm{~V}$ | 0.007 (typ) |  | 0.007 (typ) | \% |
| Standby Current Drain $\mathrm{V}_{0}=0, \mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA}$ | 2.5 |  | 2.5 | mA |
| Long Term Stability $\mathrm{V}_{0} \leqslant-1 \mathrm{~V}$, | 1.0 |  | 1.0 | \% |

*Parameters apply at junction temperatures equal to or less than operating temperature range unless otherwise specified. The line and load regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.
${ }^{1}$ With $I_{0}=5 \mathrm{~mA}$, min differential is 0.5 V . With external transistors differential is increased, in the worst case, by approx. 1 V .
${ }^{2}$ Output current and load regulation can be improved with external transistors. Improvement factor will be approx. equal to the composite current gain of added transistors.
${ }^{3}$ With zero output, the dc line regulation is determined from the ripple rejection. Hence, with output voltages between 0 volts and -5 volts, a dc output variation, determined from the ripple rejection, must be added to find the worst-case line regulation.


SG104/204/304 Chip (See T.package diagram for pad functions)

CONNECTION DIAGRAM
CURRENT UREGULATED


## 5 Volt Fixed Voltage Regulators

## SG109/209/309

The SG109 series is a completely self-contained 5V regulator. Designed to provide local regulation at currents up to 1 amp for digital logic cards, this device is available in two commonly used transistor packages - the solid header TO-5 and the TO-3 power package.

A major feature of the SG109's design is its built-in protective features which make it essentially blowout proof. These consist of both current limiting to control the peak currents and thermal shutdown to protect against excessive power dissipation. With the only added component being the possible need for an input bypass capacitor, this regulator becomes extremely easy to apply.

- Fully compatible with TTL and DTL
- Output current in excess of 1 amp
- Internal thermal overload protection
- No additional external components

| PARAMETERS ${ }^{1}$ | 109 | 209 | 309 | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Operating Temperature Range | -55 to +150 | -25 to +150 | 0 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T, K |  | T, K | - |
| Output Voltage | 4.9 to |  | 4.8 to 5.2 | V |
| Line Regulation $7 \mathrm{~V} \leqslant \mathrm{~V}_{\text {in }} \leqslant 25 \mathrm{~V}$ | 50 |  |  | mV |
| Load Regulation 5mA $\leqslant I_{\text {out }} \leqslant 0.5 \mathrm{~A}(1.5 \mathrm{~A}$ for TO-3) | TO-5: 50; TO-3: 100 |  |  | mV |
| Total Output Voltage Tolerance ${ }^{2}$ | 4.75 to 5.25 |  |  | V |
| Quiescent Current $\mathrm{V}_{\text {in }} \leqslant 25 \mathrm{~V}$ | 10 |  |  | mA |
| Ripple Rejection $10 \mathrm{~Hz} \leqslant \mathrm{f} \leqslant 10 \mathrm{kHz}$ | 75 (typ) |  |  | dB |
| Output Noise Voltage $10 \mathrm{~Hz} \leqslant \mathrm{f} \leqslant 100 \mathrm{kHz}$ | 40 (typ) |  |  | $\mu$ Vrms |
| Output Impedance $10 \mathrm{~Hz} \leqslant \mathrm{f} \leqslant 10 \mathrm{kHz}$ | 0.1 (typ) |  |  | $\Omega$ |
| Long Term Stability | 10 |  |  | mV |

${ }^{1}$ Unless otherwise specified, $T_{j}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {in }}=10$ Volts, and $\mathrm{I}_{\text {out }}=0.1 \mathrm{~A}$.
${ }^{2} 7 \mathrm{~V} \leqslant \mathrm{~V}_{\text {in }} \leqslant 25 \mathrm{~V}, 5 \mathrm{~mA} \leqslant \mathrm{I}_{\text {out }} \leqslant 1.0 \mathrm{~A}\left(0.2 A\right.$ for $T O-5$ ), $\mathrm{P} \leqslant 20 \mathrm{~W}$ ( 2 W for TO-5), $\Delta T_{j}$ max. $T_{j}$ max $=-550^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ for the SG109
$=-25^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ for the SG209
$=0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the SG309

CONNECTION DIAGRAMS


Fixed 5V Regulator



- determines output current


SG109/209/309 Chip


## Three Terminal Adjustable Voltage Regulator

## SG117 | SG217 / SG317

## Description

This monolithic integrated circuit is an adjustable 3-terminal positive voltage regulator designed to supply more than 1.5 amps of load current with an output voltage adjustable over a 1.2 to 37 volt range. Although ease of setting the output voltage to any desired value with only two external resistors is a major feature of this circuit, exceptional line and load regulation are also offered. In addition, full overload protection consisting of current limiting, thermal shutdown and safe-area control are included in this device which is packaged in proven-reliability steel TO-3, TO-66 and solid-based TO-39 packages. The SG117 is rated for operation from $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, the SG217 from $-25^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ and the SG 317 from $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## Features

- Output adjustable between 1.2 and 37 volts
- Output current in excess of 1.5 amps
- Floating operation for high voltages
- 0.1\% line and load regulation
- Full overload protection
- High-reliability, hermetically-sealed package
- SG317 available in TO-220


## Absolute Maximum Ratings

| Power Dissipation | Internally Limited |
| :--- | ---: |
| Input-Output Voltage Differential | 40 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range |  |
| SG117 | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| SG217 | $-25^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| SG317 | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Electrical Characteristics (See Note)

| PARAMETER | CONDITIONS | SG117/217 |  |  | SG317 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Line Regulation | $T_{A}=25^{\circ} \mathrm{C}, 3 \mathrm{~V} \leqslant\left(V_{1 N}-V_{O}\right) \leqslant 40 \mathrm{~V}$ |  | 0.01 | 0.02 |  | 0.01 | 0.04 | \%/V |
| Load Regulation | $T_{A}=25^{\circ} \mathrm{C}, \quad V_{0} \leqslant 5 \mathrm{~V}$ |  | 5 | 15 |  | 5 | 25 | mV |
|  | $10 \mathrm{~mA} \leqslant 1_{0} \leqslant I_{\text {MAX }} \mathrm{V}_{\mathrm{O}} \geqslant 5 \mathrm{~V}$ |  | 0.1 | 0.3 |  | 0.1 | 0.5 | \% |
| Adjustment Pin Current |  |  | 50 | 100 |  | 50 | 100 | $\mu \mathrm{A}$ |
| Adjustment Pin Current Change | $\begin{aligned} & 2.5 \mathrm{~V} \leqslant\left(V_{1 \mathrm{~N}}-\mathrm{V}_{\mathrm{O}}\right) \leqslant 40 \mathrm{~V} . \\ & 10 \mathrm{~mA} \leqslant \mathrm{I}_{\mathrm{O}} \leqslant \mathrm{I}_{\mathrm{MAX}} \end{aligned}$ |  | 0.2 | 5 | . | $0.2$ | 5 | $\mu \mathrm{A}$ |
| Reference Voltage | $\begin{gathered} 3 V \leqslant\left(V_{I N}-v_{O}\right) \leqslant 40 V \\ 10 \mathrm{~mA} \leqslant I_{0} \leqslant I_{\text {MAX }}, P \leqslant P_{\text {MAX }} \end{gathered}$ | 1.20 | 1.25 | 1.30 | 1.20 | 1.25 | 1.30 | V |
| Line Regulation | $3 \mathrm{~V} \leqslant\left(\mathrm{~V}_{1 \mathrm{~N}}-\mathrm{V}_{0}\right) \leqslant 40 \mathrm{~V}$ |  | 0.02 | 0.05 |  | 0.02 | 0.07 | \%/V |
| Load Regulation | $\mathrm{T}_{A}=25^{\circ} \mathrm{C}, \quad \mathrm{C}_{\text {ADJ }}=0$ |  | 20 | 50 |  | 20 | 70 | mV |
|  | $f=120 \mathrm{~Hz} \quad \mathrm{C}_{\text {ADJ }}=10 \mathrm{mfd}$ |  | 0.3 | 1.0 |  | 0.3 | 1.5 | \% |
| Temperature Stability | $T_{\text {MIN }} \leqslant T_{j} \leqslant T_{\text {MAX }}$ |  | 1.0 |  |  | 1.0 |  | \% |
| Minimum Load Current | $\left(V_{1 N}-V_{O}\right)=40 \mathrm{~V}$ |  | 3.5 | 5.0 |  | 3.5 | 10 | mA |
| Current Limit | $\begin{aligned} & \left(v_{1 N}-v_{O}\right) \leqslant 15 V \\ & \left(v_{1 N}-V_{O}\right)=40 V \end{aligned}$ | 1.5 | $\begin{aligned} & 2.2 \\ & 0.4 \end{aligned}$ |  | 1.5 | $\begin{aligned} & 2.2 \\ & 0.4 \end{aligned}$ |  | $\begin{aligned} & \mathbf{A} \\ & \mathbf{A} \end{aligned}$ |
| Output Noise, RMS | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leqslant \mathrm{f} \leqslant 10 \mathrm{kHz}$ |  | 0.003 |  |  | 0.003 |  | \% |
| Ripple Rejection | $T_{A}=25^{\circ} \mathrm{C}, \quad \mathrm{C}_{\text {ADJ }}=0$ | . | 65 |  |  | 65 |  | db |
|  | $f=120 \mathrm{~Hz} \quad \mathrm{C}_{\text {ADJ }}=10 \mathrm{mfd}$ | 66 | 80 |  | 66 | 80 |  | db |
| Long Term Stability | $T_{A}=125^{\circ} \mathrm{C}$ |  | 0.3 | 1 |  | 0.3 | 1 | \%/khr |
| Thermal Resistance, Junction to Case | $K$ Package |  | 2.3 | 3 |  | 2.3 | 3 | ${ }^{\circ} \mathrm{CM}$ |
|  | T Package |  | 12 | 15 |  | 12 | 15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |



NOTE: Unless otherwise noted, the above specifications apply over the following conditions

| SG117: | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{j}} \leqslant 150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| SG217: | $-25^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{j}} \leqslant 150^{\circ} \mathrm{C}$ |
| SG317: | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{j}} \leqslant 125^{\circ} \mathrm{C}$ |
| K-Package: | $\left(V_{I N}-V_{O}\right)=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~A}, \mathrm{I}_{\mathrm{MAX}}=1.5 \mathrm{~A}$ |
| T-Package: | $\left(\mathrm{V}_{I N}-V_{O}\right)=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0.1 \mathrm{~A}, \mathrm{I}_{\mathrm{MAX}}=0.5 \mathrm{~A}$ |

All regulation specifications are measured at constant junction temperatures using low duty-cycle pulse testing.

Typical Performance Characteristics


## APPLICATION DATA

The SG117 adjustable 3-terminal regulator is actually designed to provide a fixed $\mathbf{1 . 2 5}$ volt reference voltage between the output and adjustment terminals. This voltage is converted to a programming current by the action of R1 as shown in Figure 1 and this constant current then flows through R2 to ground. The output voltage of the regulator is then:

$$
v_{\text {OUT }}=v_{\text {REF }}\left(1+\frac{R 2}{R 1}\right)+I_{A D J} R 2
$$

Since $I_{A D J}$ is controlled to less than $100 \mu \mathrm{~A}$, the error associated with this term is negligible. It should be noted that the method of keeping $I_{A D J}$ small is to return all the regulator quiescent current to the output terminal. This imposes the requirement for a minimum load current. If the load is less than this minimum, the output will rise.

Since the SG117 is a floating regulator, it is only the inputoutput voltage differential which is important to regulator performance and operation at high voltages with respect to ground are possible.

Good load regulation can be achieved with the SG117 even without remote sensing, since the case is the output terminal of the regulator which can be a very low impedance point. For best performance, the programming resistor (R1) should
be connected as close to the regulator as possible; perhaps even with a separate connection to the case. The ground end of R2 can be used as a remote sense lead and should be connected as close to the load as possible.

No external capacitors are required with the SG117, but in some applications, performance may be improved with added capacitance as follows:

1. An input capacitor at 0.1 mfd will protect against problems when high line impedance is present. The device can be more sensitive to input impedance when output or adjustment capacitors are used.
2. Bypassing the adjustment terminal to ground with a 10 mfd capacitor will improve the ripple rejection by about 15 dB .
3. A 1 mfd tantalum capacitor on the output will improve transient response and keep the regulator from ringing due to light capacitive loading.

In addition to external capacitors, it is sometimes good practice to add protection diodes as shown in Figure 2 if there is a chance that a capacitor may discharge through the regulator IC.


FIGURE 1. Basic Adjustable Regulator Circuit


FIGURE 2. Diode D1 protects against C3 with an input short Diode D2 protects against C2 with an output short

## Three Terminal Negative Regulator Series

## SG120/220/320

The SG120 series of negative regulators offer self-contained fixedvoltage capability up to 1.5 amps of load current. With four factory set output voltages ( $-5 \mathrm{~V},-5.2 \mathrm{~V},-12 \mathrm{~V}$ and -15 V ) and four package options, this regulator series is an optimum complement to the SG7800/140 line of three terminal positive regulators.
Since these regulators require only a single output capacitor for satisfactory performance, and are protected from overload conditions by internal current limiting and thermal shutdown protection, ease of application is assured
Although designed as fixed-voltage regulators, the output voltage can be increased through the use of a simple voltage divider. The low quiescent drain current of the device insures good regulation when this method is used. Product is available in hermetically sealed TO-39, TO-66 and TO-3 power packages and commercial product is also available in TO-220.


- Output voltage set internally to $\pm 3 \%$
- One volt minimum input-output differential
- Excellent line and load regulation
- Short circuit current limited
- Thermal overload protection


ABSOLUTE MAXIMUM RATINGS

| Device Output Voltage | Input Voltage | Input-Output Differential |
| :---: | :---: | :---: |
| 5.0 volts | -25V | 25V |
| ' 5.2 volts | -25V | 25V |
| 8.0 volts | -35V | 30 V |
| 12 volts | -35V | 30 V |
| 15 volts | -40V | 30V |
| Power dissipation |  | Internally Limited |
| Operating junction temperature range |  |  |
| SG120 saries : |  | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| SG220 series |  | $-25^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| SG320 series |  | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead temperature (soldering, 10 sec ) |  | $300^{\circ} \mathrm{C}$ |

## APPLICATIONS



Dual Polarity, Trimmed Supply


NOTE: This circuit will allow each output to be adjusted approximately $\pm 1$ volt around its nominal value. While there is some interaction in the adjustments, it is typically less than 10\%. The linearity of the adjustment is a function of the potentiometer resistance with lower values increasing the linearity at the expense of power dissipation. The diodes protect the regulators from output polarity reversal due to inadvertent overloads or variations in input voltage sequencing.
This same technique may be used with other voltages and/or regulators in the series by merely adjusting the circuit values.

120/220 ELECTRICAL CHARACTERISTICS (See Notes 1 \& 2)

| DEVICE TYPE (Note 5) |  | 120/220-5 |  |  | 120/220-5.2 |  |  | 120/220 - 8 |  |  | 120/220-12 |  |  | 120/220-15 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOMINAL OUTPUT VOLTAGE |  | -5 |  |  | -5.2 |  |  | -8 |  |  | -12 |  |  | -15 |  |  | Volts |
| INPUT VOLTAGE (Uniess Otherwise Noted) |  | -10 |  |  | -10 |  |  | -13 |  |  | -17 |  |  | -20 |  |  | Volts |
| PARAMETER | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Output Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{IO}=5 \mathrm{~mA}$ | -4.9 |  | -5.1 | -5.1 |  | -5.3 | -7.80 |  | -8.20 | -11.7 |  | -12.3 | -14.7 |  | -15.3 | Volts |
| Line Regulation (Note 4) | $\begin{gathered} T_{j}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA} \\ \Delta V_{\text {IN }} \text { Range } \end{gathered}$ | $\left.\left.\right\|_{(-7 V \leqslant} \leqslant V_{I N} \leqslant-25 V\right)$ |  |  | $\left(-8 V \leqslant v_{I N}^{6} \leqslant-25 V\right)$ |  |  | $\begin{array}{\|c\|c\|c\|} \hline & 10 & 25 \\ \hline\left(-10.5 \mathrm{~V} \leqslant \mathrm{~V}_{1 \mathrm{~N}} \leqslant-25 \mathrm{~V}\right) \\ \hline & & \\ \hline \end{array}$ |  |  | $\left(-14 v \leqslant v_{I N} \leqslant-32 v\right)^{\prime}$ |  |  | $\left(-17 v \leqslant v_{1 N} \leqslant-35 V\right)$ |  |  | mV |
| Line Regulation | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 1 \mathrm{O}=5 \mathrm{~mA}$ | $\left(-8 V \leqslant v_{I N} \leqslant-12 V\right)$ |  |  | $\left(-9 v \leqslant v_{1 N} \leqslant-12 V\right)$ |  |  | $\left(-11 V \leqslant V_{1 N} \leqslant-17 V\right)$ |  |  | $\left(-16 V \leqslant v_{I N} \leqslant-22 V\right)$ |  |  | $\underset{\left(-20 V \leqslant v_{I N} \leqslant-26 V\right)}{8} \left\lvert\, \begin{gathered} 5 \\ \end{gathered}\right.$ |  |  | mV |
| Load Regulation P, R, K-Package T-Package (Note 3) | $\begin{gathered} \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ 5 \mathrm{~mA} \leqslant 10 \leqslant 1.5 \mathrm{~A} \\ 5 \mathrm{~mA} \leqslant 10 \leqslant 500 \mathrm{~mA} \end{gathered}$ |  | 15 5 | $\begin{aligned} & 50 \\ & 40 \end{aligned}$ |  | 20 6 | $\begin{array}{r} -60 \\ 50 \end{array}$ |  | 24 7 | 80 |  | 28 8 | $\begin{aligned} & 80 \\ & 25 \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 80 \\ & 25 \end{aligned}$ | $\begin{aligned} & m V \\ & m V \end{aligned}$ |
| Load Regulation P, R, K-Package T-Package (Note 3) | $\begin{gathered} T_{j}=25^{\circ} \mathrm{C} \\ 250 \mathrm{~mA} \leqslant 1_{\mathrm{O}} \leqslant 750 \mathrm{~mA} \\ 100 \mathrm{~mA} \leqslant 1_{\mathrm{O}} \leqslant 250 \mathrm{~mA} \end{gathered}$ |  | 15 5 | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ |  | 20 | 30 25 |  | 50 | 40 15 |  | 28 8 | 40 15 |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 40 \\ & 15 \end{aligned}$ | $\begin{gathered} m V \\ m V \end{gathered}$ |
| Total Output Voltage Tolerance K-Package T-Package R, P-Package | $\Delta_{0} \mathrm{O}$ Range $\begin{gathered} 5 \mathrm{~mA} \leqslant 1_{0} \leqslant 1.0 \mathrm{~A}, \mathrm{P} \leqslant 20 \mathrm{~W} \\ 5 \mathrm{~mA} \leqslant 1_{0} \leqslant 200 \mathrm{~mA}, \mathrm{P} \leqslant 2 \mathrm{~W} \\ 5 \mathrm{~mA} \leqslant 1_{\mathrm{O}} \leqslant 1.0 \mathrm{~A}, \mathrm{P} \leqslant 15 \mathrm{~W} \end{gathered}$ | $(-7.5 \mathrm{~V}$ <br> $-4.8$ | $\leqslant \mathrm{V}_{\text {IN }}$ | $\begin{gathered} \text { E-25V) } \\ -5.2 \end{gathered}$ | $(-7.7 \mathrm{~V}$ $-5.0$ | $\leqslant \mathrm{V}_{\text {IN }}$ | $\begin{aligned} & \leqslant-25 \mathrm{~V}) \\ & \left\lvert\, \begin{array}{r} -5.4 \end{array}\right. \end{aligned}$ | $\begin{aligned} & 1-10.5 \mathrm{~V} \\ & -7.65 \end{aligned}$ | $\leqslant \mathrm{V}_{\text {IN }}$ | $\begin{aligned} & \leqslant-25 \mathrm{~V}) \\ & -8.35 \end{aligned}$ | $\begin{array}{\|c\|} \hline-14.5 V \\ -11.5 \end{array}$ | $\leqslant \mathrm{V}_{\text {IN }}$ | $\leqslant-32 V)$ | $\begin{gathered} 1-17.5 \mathrm{~V} \\ -14.5 \end{gathered}$ | $\leqslant \mathrm{V}_{\text {IN }} \leqslant$ | $\begin{aligned} & \leqslant-35 V) \\ & -15.5 \end{aligned}$ | Volts |
| Quiescent Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 1 | 2 |  | 1 | 2 |  | 1 | 2 |  | 1.5 | 4 |  | 1.5 | 4 | mA |
| Quiescent Current Change | Line $\Delta V_{I N}$ Range Load $\Delta I_{\mathrm{O}}$ Range |  |  | 1.3 .5 |  |  | 1.3 .5 |  |  | 1.0 .5 |  |  | $\begin{gathered} 1.0 \\ .5 \end{gathered}$ |  |  | $\begin{gathered} 1.0 \\ .5 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Long Term Stability | 1000 hours at $T_{j}=125^{\circ} \mathrm{C}$ |  |  | 20. |  |  | 24 |  |  | 32 |  |  | 48 |  |  | 60 | mV |
| Temperature Coefficient | $\mathrm{I}^{\prime} \mathrm{O}=5 \mathrm{~mA}$ |  | -0.5 |  |  | -0.5 |  |  | -0.6 |  |  | -0.8 |  |  | -1.0 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Ripple Rejection | $f=120 \mathrm{~Hz}, \Delta \mathrm{~V}_{\text {IN }}=10 \mathrm{~V}$ | 54 | 60 |  | 54 | 60 |  | 54 | 60 |  | 54 | 60 |  | 54 | 60 |  | dB |
| Output Noise Voltage | $\mathrm{T}_{\mathrm{j}}=25{ }^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leqslant \mathrm{f} \leqslant 100 \mathrm{kHz}$ |  | 40 |  |  | 45 |  |  | 52 |  |  | 75 |  |  | 90 |  | $\mu \mathrm{V}$ rms |
| Dropout Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{IO}^{2}=1.0 \mathrm{~A}($ Note 3) |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  | Volts |
| Short Circuit Current | $\mathrm{T}_{\mathrm{i}}=25^{\circ} \mathrm{C}$ (Note 6) |  | 2.1 |  |  | 2.0 |  |  | 1.8 |  |  | 1.5 |  |  | 1.3 |  | Amps |
| Peak Output Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ (Note 3) |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.2 |  | Amps |
| Thermal Shutdown | $10=5 \mathrm{~mA}($ Note 3) |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  | ${ }^{\circ} \mathrm{C}$ |

1. $T_{j}=-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, IOUT $=500 \mathrm{~mA}$ for $R, P$ and $K-P a c k a g e$ and 100 mA for $T$-Package, unless otherwise noted. 2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.
2. Specifications at operating currents above 500 mA do not apply to T-Package
3. $\Delta V_{\text {IN }} \mathrm{min}$. @ $-55^{\circ} \mathrm{C}$ must maintain an input/output differential of 2.5 V .
4. P-Package available only in SG220.
5. Short circuit protection is only assured over $\Delta V_{I N}$ range.

320 ELECTRICAL CHARACTERISTICS (See Notes 1 \& 2)

| DEVICE TYPE |  |  |  |  | 320-5.2 |  |  |  |  |  | 320-12 |  |  | 320-15 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOMINAL OUTPUT VOL | ltage | -5 |  |  | -5.2 |  |  | -8 |  |  | -12 |  |  | -15 |  |  | Volts |
| INPUT VOLTAGE (Unless Otherwise Noted) |  | -10 |  |  | -10 |  |  | -13 |  |  | -17 |  |  | -20 |  |  | Volts |
| PARAMETER | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Output Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 10=5 \mathrm{~mA}$ | -4.8 |  | -5.2 | -5.0 |  | -5.4 | -7.7 |  | -8.3 | -11.6 |  | -12.4 | -14.6 |  | -15.4 | Volts |
| Line Regulation | $\begin{gathered} T_{j}=25^{\circ} \mathrm{C}, I_{O}=5 \mathrm{~mA} \\ \Delta V_{\text {IN }} \text { Range } \end{gathered}$ | $\left.\right\|_{(-7 V \underset{\sim}{\leqslant} \mid} ^{5} \mid 40$ |  |  | $\left(-8 V \leqslant V_{I N} \leqslant-25 V\right)$ |  |  | $\underset{\left(-10.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant-25 \mathrm{~V}\right)}{15}$ |  |  | $\left(-14 V \leqslant V_{I N} \leqslant-32 V\right)$ |  |  | $\left(-17 V \leqslant V_{I N} \leqslant-35 V\right)$ |  |  | mV |
| Line Regulation | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{0}=5 \mathrm{~mA}$ | $\left(-8 V \leqslant V_{I N} \leqslant-12 V\right)$ |  |  | $\left(-9 V \leqslant V_{I N} \leqslant-12 V\right)$ |  |  | $\begin{array}{cc} 180 \\ \left(-11 \mathrm{~V} \leqslant v_{I N} \leqslant-17 \mathrm{~V}\right) \\ \hdashline \end{array}$ |  |  | $\begin{gathered} 12 \\ \left(-16 V \leqslant V_{I N} \leqslant-22 V\right) \end{gathered}$ |  |  | $\begin{array}{r\|c\|c} 15 & 75 \\ (-17.5 \mathrm{~V} & \left.\leqslant \mathrm{V}_{\text {IN }} \leqslant-30 \mathrm{~V}\right) \\ \hline \end{array}$ |  |  | mV |
| Load Regulation P, R, K-Package T-Package (Note 3) | $\begin{gathered} T_{j}=25^{\circ} \mathrm{C} \\ 5 \mathrm{~mA} \leqslant 10 \leqslant 1.5 \mathrm{~A} \\ 5 \mathrm{~mA} \leqslant 10 \leqslant 500 \mathrm{~mA} \end{gathered}$ |  | 15 5 | $\begin{gathered} 100 \\ 50 \end{gathered}$ |  | 20 6 | 100 50 |  | 12 4 | $\begin{array}{r} 100 \\ 40 \end{array}$ |  | 28 8 | 80 40 |  | 30 10 | 80 40 | $\begin{aligned} & m V \\ & m V \end{aligned}$ |
| Load Regulation P, R, K-Package T-Package (Note 3) | $\begin{gathered} T_{j}=25^{\circ} \mathrm{C} \\ 250 \mathrm{~mA} \leqslant 1_{\mathrm{O}} \leqslant 750 \mathrm{~mA} \\ 100 \mathrm{~mA} \leqslant 1_{\mathrm{O}} \leqslant 250 \mathrm{~mA} \end{gathered}$ |  | 15 5 | 50 25 |  | 20 6 | 50 25 |  | 50 7 | 50 25 |  | 28 8 | 40 |  | 30 10 | 40 20 | $\begin{aligned} & m V \\ & m V \end{aligned}$ |
| Total Output Voltage Tolerance K-Package T-Package R, P-Package | $\begin{aligned} 5 \mathrm{~mA} & \leqslant 10 \\ 5 \mathrm{~mA} & \leqslant 1.0 \mathrm{l} \leqslant 200 \mathrm{~mA} \end{aligned} \leqslant 20 \mathrm{P} \leqslant 2 \mathrm{~W}, \mathrm{P}$ |  |  |  |  |  |  | $\begin{aligned} & \left(-10.5 \mathrm{~V} \leqslant \mathrm{~V}_{I N} \leqslant-25 \mathrm{~V}\right) \\ & -7.6 \end{aligned}$ |  |  | $\begin{array}{\|c\|l\|l\|} \hline\left(-14.5 \mathrm{~V} \leqslant \mathrm{v}_{\mathrm{IN}} \leqslant-32 \mathrm{~V}\right) \\ & \\ -11.4 & & -12.6 \end{array}$ |  |  | $\begin{array}{\|l\|l\|l\|} \hline\left(-17.5 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant-35 \mathrm{~V}\right) \\ \\ -14.4 & & -15.6 \end{array}$ |  |  | Volts |
| Quiescent Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 1 | 2 |  | 1 | 2 |  | 1 | 2 |  | 1.5 | 4 |  | 1.5 | 4 | mA |
| Quiescent Current Change | Line $\Delta V_{I N}$ Range Load $\mathrm{Al}_{\mathrm{O}}$ Range |  |  | 1.3 .5 |  |  | $\begin{gathered} 1.3 \\ .5 \end{gathered}$ |  |  | 1.0 .5 |  |  | 1.0 .5 |  |  | 1.0 .5 | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \end{gathered}$ |
| Long Term Stability | 1000 hours at $\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ |  |  | 20 |  |  | 24 |  |  | 32 |  |  | 48 |  |  | 60 | mV |
| Temperature Coefficient | $10=5 \mathrm{~mA}$ |  | -0.5 |  |  | -0.5 |  |  | -0.6 |  |  | -0.8 |  |  | -1.0 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Ripple Rejection | $f=120 \mathrm{~Hz}, \Delta \mathrm{~V}_{1 \mathrm{~N}}=10 \mathrm{~V}$ | 54 | 60 |  | 54 | 60 |  | 54 | 60 |  | 54 | 60 |  | 54 | 60 |  | dB |
| Output Noise Voltage | $\mathrm{T}_{\mathrm{i}}=25{ }^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leqslant \mathrm{f} \leqslant 100 \mathrm{kHz}$ |  | 40 |  |  | 45 |  |  | 52 |  |  | 75 |  |  | 90 |  | $\mu \mathrm{V} \mathrm{rms}$ |
| Dropout Voltage | $\mathrm{T}_{\mathrm{j}}=25{ }^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=1.0 \mathrm{~A}$ ( Note 3) |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  | Volts |
| Short Circuit Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ ( Note 4$)$ |  | 2.1 |  |  | 2.0 |  |  | 1.8 |  |  | 1.5 |  |  | 1.3 |  | Amps |
| Peak Output Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ (Note 3) |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.2 |  | Amps |
| Thermal Shutdown | $10=5 \mathrm{~mA}($ Note 3) |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  | ${ }^{\circ} \mathrm{C}$ |

1. $T_{j}=0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, IOUT $=500 \mathrm{~mA}$ for $R, P$ and $K-P a c k a g e$ and 100 mA for $T$-Package, unless otherwise noted.
2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.
3. Specifications at operating currents above 500 mA do not apply to T-Package.
4. Short circuit protection is only assured over $\Delta V_{I N}$ range.

## 3 Amp, 5 Volt Positive Regulator

## SG123 / SG223 / SG323

## Description

The SG123 is a three terminal, three amp, five volt regulator similar to the LM123 but with a special low voltage zener instead of the band gap reference. The SG123 has superior load regulation, lower input-output differential minimums, lower quiescent current, and better temperature coefficient. The circuit is specified identically to the LM123 and is pin for pin compatible with that device. The SG123 uses special processing techniques to achieve reliable operation at high temperatures and high current levels for extended periods of time.
The SG123 has been designed for ease of operation as well as performance. It is completely internally phase compensated, and requires no external capacitors unless used with long lead lengths or high speed transients. The device is protected by thermal shutdown, standard current limiting, and an instantaneous power limiting circuit sensitive to high input voltages. In addition, the power transistor is an upgrade of previous three terminal designs and is unusually rugged.

Operation is guaranteed over the junction temperature range of $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$. The SG223 is a similar device guaranteed to operate from $-25^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$. The SG323 is guaranteed over the junction temperature range of $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## Features

- 3A Output Currents
- Full Internal Protection
- 7.0 V Minimum Input Voltage, Typical
- Zener Reference for Top Performance



CHIP LAYOUT


## Absolute Maximum Ratings

| Input Voltage | 20V |
| :--- | ---: |
| Power Dissipation |  |
| Operating Junction Temperature Range |  |
| SG123 |  |
| SG223 | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| SG323 | $-25^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  | $300^{\circ} \mathrm{C}$ |.

Electrical Characteristics (Note 1)

| PARAMETER | CONDITIONS | SG123/SG223 |  |  | SG323 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Output Voltage | $\begin{aligned} & \mathrm{T}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}=7.5 \mathrm{~V}, \mathrm{I}=0 \end{aligned}$ | 4.7 | 5 | 5.3 | 4.8 | 5 | 5.2 | V |
| Output Voltage | $\begin{aligned} & 7.5 \mathrm{~V} \leq \mathrm{V} \leq 15 \mathrm{~V} \\ & 0 \leq 1 \leq 3 \mathrm{~A}, \mathrm{P} \leq 30 \mathrm{~W} \end{aligned}$ | 4.6 |  | 5.4 | 4.75 |  | 5.25 | V |
| Line Regulation (Note 2) | $\begin{aligned} & \mathrm{T}=25^{\circ} \mathrm{C} \\ & 7.5 \mathrm{~V} \leq \mathrm{V} \leq 15 \mathrm{~V} \end{aligned}$ | - | 5 | 25 |  | 5 | 25 | mV |
| Load Regulation (Note 2) | $\begin{aligned} & T=25^{\circ} \mathrm{C}, \mathrm{~V}=7.5 \mathrm{~V} \\ & 0 \leq 1 \leq 3 \mathrm{~A} \end{aligned}$ |  | 25 | 100 |  | 25 | 100 | mV |
| Quiescent Current | $\begin{aligned} & 7.5 \mathrm{~V} \leq \mathrm{V} \leq 15 \mathrm{~V}, \\ & 0 \leq 1 \leq 3 \mathrm{~A} \end{aligned}$ |  | 12 | 20 |  | 12 | 20 | mA |
| Short Circuit Current Limit | $\begin{aligned} & \mathrm{T}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}=15 \mathrm{~V} \\ & \mathrm{~V}=7.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5 \end{aligned}$ | $\begin{aligned} & \text { A } \\ & \text { A } \end{aligned}$ |
| Long Term Stability |  |  |  | 35 |  |  | 35 | mV |
| Thermal Resistance Junction to Case (Note 3) |  |  | 2 |  |  | 2 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Note 1: Unless otherwise noted, specifications apply for $-55^{\circ} \mathrm{C}<\mathrm{T}<+150^{\circ} \mathrm{C}$ for the SG123, $-25^{\circ} \mathrm{C} \leq \mathrm{T} \leq+150^{\circ} \mathrm{C}$ for the SG223, and $0^{\circ} \leq T<+125^{\circ} \mathrm{C}$ for the SG323. Specifications apply for $P<30 W$.
Note 2: Load and line regulation are specified with high speed tests in order to separate their effects from temperature coefficient. Pulse testing is required with a pulse width $<1 \mathrm{~ms}$ and a duty cycle $<5 \%$.
Note 3: The junction to ambient thermal resistance of the TO-3 package is about $35^{\circ} \mathrm{C} / \mathrm{W}$.

## General-Purpose Positive Regulator

## SG723/723C

This regulator is designed for use with either positive or negative supplies as a series, shunt, switching, or floating regulator with currents up to 150 mA . Higher current requirements may be accommodated through the use of external NPN or PNP power transistors.

- Positive or negative supply operation
- 0.03\% line and load regulation
- Output adjustable from 2 to 37 V
- Low standby current drain
- $0.002 \% /{ }^{\circ} \mathrm{C}$ average temperature variation

| PARAMETERS | $723{ }^{1}$ | 723C ${ }^{1}$ | UNITS |
| :---: | :---: | :---: | :---: |
| Operating Temperature Range | -55 to +125 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T*, J | T*, J, N | - |
| Input Voltage Range | 9.5 to 50 | 9.5 to 50 | V |
| Output Voltage Range | 2.0 to 37 | 2.0 to 37 | V |
| Input/Output Differential | 3.0 to 38 | 3.0 to 38 | V |
| Load Regulation ${ }^{2,3}$ | 0.15 | 0.2 | \% $\mathrm{V}_{\text {out }}$ |
| Line Regulation $\mathrm{V}_{\text {in }}=12$ to 40V | 0.2 | 0.5 | \% Vout |
| Ripple Rejection $\mathrm{C}_{\text {ref }}=5 \mu \mathrm{~F} ; \mathrm{f}=50 \mathrm{~Hz}$ to 10 KHz | 86 (typ) | 86 (typ) | dB |
| Reference Voltage | 6.95-7.35 | 6.80-7.50 | V |
| Temperature Stability | 0.015 | 0.015 | \%/ ${ }^{\circ} \mathrm{C}$ |
| Output Noise Voltage $\mathrm{C}_{\text {ref }}=0 ; \mathrm{BW}=100 \mathrm{~Hz}$ to 10 KHz | 20 (typ) | 20 (typ) | $\mu \mathrm{V}$ rms |
| Standby Current Drain | 3.5 | 4.0 | mA |
| Minimum Load Current | 0 | 0 | mA |
| Long Term Stability | 0.1 (typ) | 0.1 (typ) | \%/khr |

${ }^{1}$ Parameters apply at $T_{A}=+25^{\circ} \mathrm{C}$, except temperature stability is over temperature ranges.
${ }^{2}$ Applies for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.
$3_{I_{L}}=1$ to 50 mA .
*T-package is TO-96 (can height: 240" max., 230" min.)


SG723/723C Chip
(See T-Package for pad functions) Note: $\mathrm{V}_{z}$ (Pin X) is available only in $J$ or N-Package


High Current Regulator External NPN Transistor $I_{L}=1 A$


Basic High Voltage Regulator $V_{\text {out }}=7$ to 37 volts


Basic Low Voltage
Regulator
$V_{\text {out }}=2$ to 7 volts

VZ available only in J or N Package

## Dual-Polarity Tracking Regulators

## SG1501A/2501A/3501A/4501

SG1501A dual tracking regulators are factory set to provide balanced $\pm 15 \mathrm{~V}$ outputs, but a single external adjustment can be used to change both outputs simultaneously. Line regulation of 20 mV and load regulation of 30 mV is guaranteed and, stability, over temperature, is $1 \%$ or less. Provision is made for adjustable current limiting and operation in excess of 2 amps is feasible with external transistors.

In the SG1501A, a built-in sensing circuit monitors junction temperature and shuts down the regulator above $170^{\circ} \mathrm{C}$ eliminating the need for concern about power dissipation under short circuit conditions. The SG 1501A series also offers superior input/output voltage range and current handling capability (refer to table of specifications).

- Thermal shutdown protection
- $\pm 35 \mathrm{~V}$ inputs
- Output current to $\mathbf{2 0 0} \mathrm{mA}$
- Output adjustable from $\pm 10 \mathrm{~V}$ to $\pm 23 \mathrm{~V}$

| PARAMETERS ${ }^{1}$ | 1501A | 2501 A | 3501 A | 4501 | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Temperature Range | -55 to +125 | 0 to +70 | 0 to +70 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T, J | T,J,N |  |  | - |
| Output Voltage | $\pm 14.8 / 15.2$ |  | $\pm 14.5 / 15.5$ | $\pm 14.25 / 15.75$ | $V$ |
| Input Voltage | $\pm 35$ |  | $\pm 30$ | $\pm 30$ | V |
| Input/Output Differential | 2 |  | 2 | 2 | V |
| Output Voltage Balance | 150 |  | 300 | 300 | mV |
| Line Regulation ( $\mathrm{V}_{\text {in }}=17$ to $\left.\mathrm{V}_{\text {max }}\right)^{5}$ | 20 |  | 20 | 20 | mV |
| Load Regulation ( $\mathrm{L}_{\mathrm{L}}=0$ to 50 mA ) ${ }^{5}$ | 30 |  | 30 | 30 | mV |
| Output Voltage Range | 10 to 23 |  | 10 to 23 | 10 to 23 | V |
| Input Voltage Range ( $8 \mathrm{~V}_{\text {out }}$ ) | 10 to 35 |  | 10 to 30 | 12 to $30^{4}$ | V |
| Ripple Rejection ( $\mathrm{f}=\mathbf{1 2 0 H z}$ ) | 75 (typ) |  | 75 (typ) | 75 (typ) | dB |
| Temperature Stability | 1.0 |  | 1.0 | 1.0 | \% |
| Short Circuit Current Limit ${ }^{2}$ | 60 (typ) |  | 60 (typ) | 60 (typ) | mA |
| Output Noise Voltage ${ }^{3}$ | 50 (typ) |  | 50 (typ) | 50 (typ) | $\mu$ Vrms |
| Positive Standby Current | 4 |  | 4 | 4 | mA |
| Negative Standby Current | 5 |  | 5 | 5 | mA |
| Long Term Stability | 0.1 (typ) |  | 0.1 (typ) | 0.1 (typ) | \%/khr |
| Output Current | 200 |  | 200 | 100 | mA |
| Thermal Shutdown Protection | yes |  | yes | yes | - |

${ }^{1}$ All specifications apply to both positive and negative sides of the regulator, either singly or together. Unless otherwise specified $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {in }}=20 \mathrm{~V}, \mathrm{~V}_{\text {out }}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=0, \mathrm{RsC}=0 \Omega, \mathrm{C} 1=\mathrm{C} 2=0.01 \mathrm{mfd}, \mathrm{C} 3=\mathrm{C} 4=1.0 \mathrm{mfd}$, voltage adjust pin open
${ }^{2} \mathrm{RSC}=10 \Omega \quad{ }^{3} \mathrm{BW}=100 \mathrm{~Hz}$ to $10 \mathrm{kHz} \quad{ }^{4} 10 \mathrm{~V}$ output $\quad{ }^{5}$ Over temperature range


SG1501A/2501A/3501A Chip (See T-package diagram
or pad functions) Note:
available only on $D$ or $N$ package.)

## CONNECTION DIAGRAMS



## Adjustable Dual-Polarity Tracking Regulators

## SG1502/2502/3502

This circuit is identical to the SG 1501 series of dual polarity tracking regulators except that the internal voltage setting resistors are not included and the current limit inputs have been disconnected from the pass transistors. While this circuit does require external divider resistors, maximum versatility is offered in adjusting the output voltage levels, and additional current-limit inputs ease the application of foldback current limiting. In all other respects, this circuit performs as the SG1501.

| PARAMETERS* | 1502 2502 | 3502 | UNITS |
| :---: | :---: | :---: | :---: |
| Operating Temperature Range | -55 to +125 0 to +70 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | J, ${ }^{4}$ | J, N | - |
| Input Voltage Range | $\pm 12 / 30$ | $\pm 12 / 25$ | V |
| Output Voltage Range | $\pm 10 / 28$ | $\pm 10 / 23$ | V |
| Input/Output Differential | 2 | 2 | V |
| Line Regulation ( $\left.\Delta \mathrm{V}_{\text {in }}=10 \mathrm{~V}\right)^{5}$ | 0.2 | 0.2 | \% Vout |
| Load Regulation ( $1_{L}=0$ to 50 mA ). | 0.3 | 0.3 | \% V ${ }_{\text {out }}$ |
| Temperature Stability | 1.0 | 1.0 | \% V ${ }_{\text {out }}$ |
| Current Limit Sense Voltage | 0.6 (typ) | 0.6 (typ) | V |
| Reference Voltage | 6.3/6.6 | 6.2/6.8 | V |
| Ripple Rejection $f=120 \mathrm{~Hz}$ | 75 (typ) | 75 (typ) | dB |
| Output Noise Voltage ${ }^{2}$ | 50 (typ) | 50 | $\mu \mathrm{Vrms}$ |
| Positive Standby Current ${ }^{3}$ | 4 | 4 | mA |
| Negative Standby Current ${ }^{3}$ | 5 | 5 | mA |
| Long Term Stability | 0.1 (typ) | 0.1 (typ) | \%/khr |

${ }^{1}$ All specifications apply to both positive and negative sides of the regulator either singly or together. Unless otherwise specified $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {in }}=+20 \mathrm{~V}, \mathrm{~V}_{\text {out }}=+15 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=0, \mathrm{R}_{\mathrm{SC}}=0 \Omega, \mathrm{C} 1=\mathrm{C} 2=0.01 \mathrm{mfd}, \mathrm{C} 3=\mathrm{C} 4=1.0 \mathrm{mfd}$.
${ }^{2} \mathrm{BW}=100 \mathrm{~Hz}$ to $10 \mathrm{kHz} \quad{ }^{3}$ Divider $1=0.5 \mathrm{~mA} \quad{ }^{4} 1502$ not available in plastic $\quad{ }^{5}$ Over temperature range

BASIC REGULATOR CIRCUIT


For best temperature performance, the parallel impedance of R1 and R2 should be 6.3 K ohm while that of R3 and R4 should be 10 K . Increasing the value of $\mathbf{C 1}$ and $\mathbf{C 2}$ will reduce the frequency response while transient response may be improved by increasing C3 and C4. For very low-noise applications, a 4.7 mfd capacitor for Cref may be added. Rsc is selected such that a sense voltage of 0.6 volts (at $\mathrm{Tj}=25^{\circ} \mathrm{C}$ ) is developed at the maximum load current desired.

CONNECTION DIAGRAM


## Precision Negative Regulator

## SG1511 / SG3511

Description
This monolithic voltage regulator is designed for negative applications as a complement to the popular SG723 positive regulator and has the same high degree of versatility, and wide range of applications. The SG1511/ 3511 regulator consists of a temperature compensated reference, error amplifier, series pass transistor, temperature compensated, low-threshold current limit and remote shutdown circuitry. This device by itself will supply load currents of up to 50 mA with higher current requirements easily accommodated through the use of external NPN or PNP power transistors.
The SG1511 is specified to operate over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ while the SG3511 is designed for commercial applications of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## Features

- Output adjustable from -2 to - $\mathbf{- 3 7}$ volts
- Output current to 50 mA
- . $002 \% /{ }^{\circ} \mathrm{C}$ average temperature variation
- Temperature compensated current limiting
- .03\% line and load regulation


## Absolute Maximum Ratings

Input voltage
-40 volts
-40 volts
Maximum output current
Maximum output current
Current from $\mathrm{V}_{\mathrm{REF}}$
Power dissipation
Derate above $25^{\circ} \mathrm{C}$
Operating temperature range
Storage temperature range
$-50 \mathrm{~mA}$
$-5 \mathrm{~mA}$
680 mW
$5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$


## CONNECTION DIAGRAMS



Note: Pin 5 is connected to case

Electrical Characteristics Unless otherwise specified,
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{in}}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=-5 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}, \mathrm{R}_{\mathrm{SC}}=0 \Omega, \mathrm{C}=2200 \mathrm{pf}, \mathrm{R}_{\mathrm{SD}}=0 \Omega$.

| Parameters | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage Range |  | -9.5 |  | -40 | V |
| Output Voltage Range |  | -2.0 |  | -37 | V |
| Input-Output Differential |  | -3.0 |  | - 38 | V |
| Line Regulation | $V_{\text {in }}=-9$ to -12 V |  | . 01 | 0.1 | \% $\mathrm{V}_{0}$ |
|  | $\mathrm{V}_{\mathrm{in}}=-12$ to -40 V |  | . 02 | 0.2 | \% $\mathrm{V}_{0}$ |
| Load Regulation | $\mathrm{I}_{\mathrm{f}}=1$ to 20 mA |  | . 03 | 0.1 | \% $\mathrm{V}_{0}$ |
| Ripple Rejection | $f=50 \mathrm{~Hz}$ to 10 kHz |  | 86 |  | db |
| Temperature Stability | Over Operating Range |  | . 002 | . 015 | $\% /{ }^{\circ} \mathrm{C}$ |
| Current Limit Sense Voltage |  |  | 70 |  | mV |
| Current Limit $\mathrm{T}_{\mathbf{C}}$ |  |  | $\pm 0.2$ |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Reference Voltage |  | -5.9 | -6.2 | -6.5 | V |
| Shutdown Resistance ( $\mathrm{R}_{\text {s11 }}$ ) |  | 2.0 | 3.0 | 5.0 | K ohm |
| Standby Current Drain | $\mathrm{V}_{\mathrm{iII}}=-30 \mathrm{~V}$ |  | 1.5 | 2.5 | mA |
| Output Noise Voltage | $\mathrm{BW}=100 \mathrm{~Hz}$ to 10 KHz |  | 20 |  | $\mu \mathrm{V}$ rms |
| Long Term Stability |  |  | 0.1 |  | \%/Khr. |

## Applications

Basic Negative Voltage Regulator (Fig. 1)

1. For low voltage applications, $\left(\mathrm{V}_{0}=-2\right.$ to $\left.-6 \mathrm{~V}\right)$
$\mathbf{V}_{\mathbf{0}}=\frac{\mathbf{V}_{\mathbf{R E F}} \mathbf{R}_{\mathbf{2}}}{\mathbf{R}_{\mathbf{1}}+\mathbf{R}_{\mathbf{2}}} \quad, \quad \mathbf{R}_{\mathbf{3}}=\frac{\mathbf{R}_{\mathbf{1}} \mathbf{R}_{\mathbf{2}}}{\mathbf{R}_{1}+\mathbf{R}_{\mathbf{2}}}$
$\frac{V_{\text {REF }}}{R_{1}+R_{2}}<500 \mu \mathrm{~A}, \quad R_{1}=\infty$
2. For high voltage application, $\left(V_{0}=-6\right.$ to $\left.-37 \mathrm{~V}\right)$
$\mathbf{V}_{\mathbf{0}}=\frac{\mathbf{V}_{\mathbf{R E F}}\left(\mathbf{R}_{\mathbf{3}}+\mathbf{R}_{\mathbf{4}}\right)}{\mathbf{R}_{\mathbf{4}}}, \quad \mathbf{R}_{\mathbf{1}}=\frac{\mathbf{R}_{\mathbf{3}} \mathbf{R}_{\mathbf{4}}}{\mathbf{R}_{\mathbf{3}}+\mathbf{R}_{\mathbf{4}}}, \quad \mathbf{R}_{\mathbf{2}}=\infty$
3. For constant-current limiting:

$$
R_{\mathrm{sc}}=\frac{70 \mathrm{mV}}{\mathrm{I}_{\mathrm{s} \cdot}(\max )}
$$

4. If shut-down is not required, set $R_{s D}=0$.

Regulator will shut-down when $R_{\text {sD }}>5 \mathrm{~K}$ ohms.

## High Current Applications (Fig. 2)

1. Select $\mathbf{R}_{\mathbf{1}}, \mathbf{R}_{2}, \mathbf{R}_{\mathbf{3}}$ and $\mathbf{R}_{\mathbf{4}}$ as per basic regulator application.
2. For thermal shutdown, mount thermistor $R_{s p}$ with close thermal coupling to the 2N3055 power transistor.
3. $\mathbf{R}_{5}$ and $\mathbf{R}_{\mathbf{6}}$ provide foldback current limiting: $I_{s e}=\frac{70 \mathrm{mV}}{\mathbf{R}_{\mathrm{sc}}}, \quad \mathrm{I}_{\max }=\frac{70 \mathrm{mV}}{\mathbf{R}_{\mathrm{s}} .}+\frac{V_{0} \mathbf{R}_{5}}{\mathbf{R}_{\mathrm{sk}} \cdot\left(\mathbf{R}_{5}+\mathbf{R}_{6}\right)}$
(Fig. 1)

(Fig. 2)

## Regulating Pulse Width Modulator

## SG1524 | SG2524 | SG3524

## Description

This monolithic integrated circuit contains all the control circuitry for a regulating power supply inverter or switching regulator. Included in a 16 -pin dual-in-line package is the voltage reference, error-amplifier, oscillator, pulse width modulator, pulse steering flip-flop, dual alternating output switches and current limiting and shut-down circuitry. This device can be used for switching regulators of either polarity, transformer coupled DC to DC converters, transformerless voltage doublers and polarity converters, as well as other power control applications. The SG1524 is specified for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, while the SG2524 and SG3524 are designed for commercial applications of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## Features

- Complete PWM power control circuitry
- Single ended or push-pull outputs
- Line and load regulation of 0.2\%
- $1 \%$ maximum temperature variation
- Total supply current less than 10 mA
- Operation beyond 100 kHz


## Absolute Maximum Ratings

| Input Voltage | 40 V |
| :--- | ---: |
| Output Current (each output) | 100 mA |
| Reference Output Current | 50 mA |
| Oscillator Charging Current | 5 mA |


| Power Dissipation (package limitation) | 1000 mW |
| :--- | ---: |
| Derate above $25^{\circ} \mathrm{C}$ | $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| SG1524 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SG2524/SG3524 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

BLOCK DIAGRAM


## CONNECTION DIAGRAM

TOP VIEW


CHIP LAYOUT


## Regulating Pulse Width Modulator

## SG1524 | SG2524 | SG3524

Electrical Characteristics (Unless otherwise stated, these specifications apply for $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the SG 1524 and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for the SG2524 and SG3524, $V_{i N}=20 \mathrm{~V}$, and $\mathrm{f}=20 \mathrm{kHz}$ )

| PARAMETER | CONDITIONS | SG1524 |  | SG2524 | SG3524 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Reference Section: |  |  |  |  |  |  |  |  |
| Output Voltage: |  | 4.8 | 5.0 | 5.2 | 4.6 | 5.0 | 5.4 | V |
| Line Regulation | $\mathrm{V}_{\text {IN }}=8$ to 40 Volts | - | 10 | 20 | - | 10 | 30 | mV |
| Load Regulation | $\mathrm{I}_{\mathrm{L}}=0$ to 20 mA | - | 20 | 50 | - | 20 | 50 | mV |
| Ripple Rejection | $f=120 \mathrm{~Hz}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 66 | - | - | 66 | - | dB |
| Short Circuit Current Limit | $\mathrm{V}_{\text {REF }}=0, T_{A}=25^{\circ} \mathrm{C}$ | - | 100 | - | - | 100 | - | mA |
| Temperature Stability | Over Operating Temperature Range | - | 0.3 | 1 | - | 0.3 | 1 | \% |
| Long Term Stability | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 20 | - | - | 20 | - | $\mathrm{mV} / \mathrm{khr}$ |
| Oscillator Section: |  |  |  |  |  |  |  |  |
| Maximum Frequency | $\mathrm{C}_{\mathrm{T}}=.001 \mathrm{mfd}, \mathrm{R}_{\mathrm{T}}=2 \mathrm{k} \Omega$ | - | 300 | - | - | 300 | - | kHz |
| Initial Accuracy | $\mathrm{R}_{T}$ and $\mathrm{C}_{\mathrm{T}}$ constant | - | 5 | - | - | 5 | - | \% |
| Voltage Stability | $V_{\text {IN }}=8$ to 40 Volts, $T_{A}=25^{\circ} \mathrm{C}$ | - | - | 1 | - | - | 1 | \% |
| Temperature Stability | Over Operating Temperature Range | - | - | 2 | - | - | 2 | \% |
| Output Amplitude | Pin $3, T_{A}=25^{\circ} \mathrm{C}$ | - | 3.5 | - | - | 3.5 | - | V |
| Output Pulse Width | $\mathrm{C}_{T}=.01 \mathrm{mfd}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 0.5 | - | - | 0.5 | - | $\mu \mathrm{S}$ |
| Error Amplifier Section: |  |  |  |  |  |  |  |  |
| Input Offset Voltage | $V_{C M}=2.5$ Volts | - | 0.5 | 5 | - | 2 | 10 | mV |
| Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=2.5$ Volts | - | 2 | 10 | - | 2 | 10 | $\mu \mathrm{A}$ |
| Open Loop Voltage Gain |  | 72 | 80 | - | 60 | 80 | - | dB |
| Common Mode Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1.8 | - | 3.4 | 1.8 | - | 3.4 | V |
| Common Mode Rejection Ratio | $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ | - | 70 | - | - | 70 | - | dB |
| Small Signal Bandwidth | $A_{V}=O_{u} B_{1}, T_{A}=25^{\circ} \mathrm{C}$ | - | 3 | - | - | 3 | - | MHz |
| Output Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.5 | - | 3.8 | 0.5 | - | 3.8 | V |
| Comparator Section: |  |  |  |  |  |  |  |  |
| Duty Cycle | \% Each Output On | 0 | - | 45 | 0 | - | 45 | \%. |
| Input Threshold | Zero Duty Cycle | - | 1 | - | - | 1 | - | V |
| Input Threshold | Max. Duty Cycle | - | 3.5 | - | - | 3.5 | - | V |
| Input Bias Current |  | - | 1 | - | - | 1 | - | $\mu \mathrm{A}$ |
| Current Limiting Section: $\quad$ Pin $9=2 \mathrm{~V}$ with Error Amplifier |  |  |  |  |  |  |  |  |
| Sense Voltage | Set for Max Out, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 190 | 200 | 210 | 180 | 200 | 220 | mV |
| Sense Voltage T.C. |  | - | 0.2 | - | - | 0.2 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Common Mode Voltage |  | -1 | - | +1 | -1 | - | +1 | V |
| Output Section: (Each Output) |  |  |  |  |  |  |  |  |
| Collector-Emitter Voltage |  | 40 | - | - | 40 | - | - | $v$ |
| Collector Leakage Current | $\mathrm{V}_{\mathrm{CE}}=40 \mathrm{~V}$ | - | 0.1 | 50 | - | 0.1 | 50 | $\mu \mathrm{A}$ |
| Saturation Voltage | $\mathrm{I}_{\mathrm{c}}=50 \mathrm{~mA}$ | - | 1 | 2 | - | 1 | 2 | V |
| Emitter Output Voltage | $\mathrm{V}_{\text {IN }}=20 \mathrm{~V}$ | 17 | 18 | - | 17 | 18 | - | V |
| Rise Time | $\mathrm{R}_{\mathrm{C}}=2 \mathrm{Kohm}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 0.2 | - | - | 0.2 | - | $\mu \mathrm{S}$ |
| Fall Time. | $\mathrm{R}_{\mathrm{C}}=2 \mathrm{Kohm}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 0.1 | - | - | 0.1 | - | $\mu \mathrm{S}$ |
| Total Standby Current: | $\mathrm{V}_{\text {IN }}=40 \mathrm{~V}$ | - | 8 | 10 | - | 8 | 10 | mA |
| (Excluding oscillator charging current, error and current limit dividers, and with outputs open) |  |  |  |  |  |  |  |  |

OPEN LOOP TEST CIRCUIT


## Regulating Pulse Width Modulator

## SG1524 | SG2524 / SG3524

## Oscillator

The oscillator in the SG1524 uses an external resistor ( $\mathrm{R}_{\mathrm{T}}$ ) to establish a constant charging current into an external capacitor ( $\mathrm{C}_{\mathrm{T}}$ ). While this uses more current than a series connected RC, it provides a linear ramp voltage on the capacitor which is also used as a reference for the comparator. The charging current is equal to $3.6 \mathrm{~V} \div \mathrm{R}_{\mathrm{T}}$ and should be kept within the range of approximately $30 \mu \mathrm{~A}$ to 2 mA , i.e., $1.8 \mathrm{k}<\mathrm{R}_{\mathrm{T}}<100 \mathrm{k}$. The range of values for $\mathrm{C}_{\mathrm{T}}$ also has limits as the discharge time of $\mathrm{C}_{\boldsymbol{T}}$ determines the pulse width of the oscillator output pulse. This pulse is used (among other things) as a blanking pulse to both outputs to insure that there is no possibility of having both outputs on simultaneously during transitions. This output dead time relationship is shown in Figure 1. A pulse width below approximately 0.5 microseconds may allow false triggering of one output by removing the blanking pulse prior to the flip-flop's reaching a stable state. If small values of $\mathrm{C}_{\mathrm{T}}$ must be used, the pulse width may still be expanded by adding a shunt capacitance ( $\approx 100 \mathrm{pf}$ ) to ground at the oscillator output. (Note: Although the oscillator output is a convenient oscilloscope sync input, the cable and input capacitance may increase the blanking pulse width slightly.) Obviously, the upper limit to the pulse width is determined by the maximum duty cycle acceptable. Practical values of $C_{T}$ fall between .001 and 1.0 mfd .

The oscillator period is approximately $t=R_{T} C_{T}$ where $t$ is in microseconds when $R_{T}=$ ohms and $C_{T}=$ microfarads.


FIGURE 1. Output stage dead time as a function of the timing capacitor value.

The use of Figure 2 will allow selection of $\mathbf{R}_{\mathbf{T}}$ and $\mathbf{C}_{\mathbf{T}}$ for a wide range of operating frequencies. Note that for series regulator applications, the two outputs can be connected in parallel for an effective 0-90\% duty cycle and the frequency of the oscillator is the frequency of the output. For push-pull applications, the outputs are separated and the flip-flop divides the frequency such that each output's duty cycle is $\mathbf{0 - 4 5 \%}$ and the overall frequency is $1 / 2$ that of the oscillator.

If it is desired to synchronize the SG1524 to an external clock, a pulse of $\approx+3$ volts may be applied to the oscillator output terminal with $\mathrm{R}_{\mathrm{T}} \mathrm{C}_{\mathrm{T}}$ set slightly greater than the clock period. The same considerations of pulse width apply. The impedance to ground at this point is approximately $\mathbf{2 k}$ ohms.

If two or more SG1524's must be synchronized together, the easiest method is to interconnect all pin 3 terminals, tie all pin 7's together and to a single $C_{T}$, leave all pin 6 's open except one which is connected to a single $\mathbf{R}_{\mathrm{T}}$.


FIGURE 2. Oscillator period as a function of $R_{T}$ and $C_{T}$.

## SG1524 | SG2524 | SG3524

## Current Limiting

The current limiting circuitry of the SG1524 is shown in Figure 3.
By matching the base-emitter voltages of Q1 and O2, and assuming negligible voltage drop across $R_{1}$,

$$
\begin{aligned}
\text { Threshold } & =V_{B E}(Q 1)+I_{1} R_{2}-V_{B E}(Q 2)=I_{1} R_{2} \\
& \approx 200 \mathrm{mV}
\end{aligned}
$$

Although this curcuit provides a relatively small threshold with a negligible temperature coefficient, there are some limitations to its use, the most important of which is the $\pm 1$ volt common mode range which requires sensing in the ground line. Another factor to consider is that the frequency compensation provided by $\mathrm{R}_{1} \mathrm{C}_{1}$ and Q 1 provides a rolloff pole at approximately 300 Hertz.
Since the gain of this circuit is relatively low, there is a
transition region as the current limit amplifier takes over pulse width control from the error amplifier. For testing purposes, threshold is defined as the input voltage to get $25 \%$ duty cycle with the error amplifier signaling maximum duty cycle.

If this current limit circuitry is unused, pins 4 and $\mathbf{5}$ should both be grounded.


FIGURE 3. Current Limiting Circuitry of the SG1524.


In this conventional single-ended regulator circuit, the two outputs of the SG1524 are connected in parallel for effective $0-90 \%$ duty-cycle modulation. The use of an output inductor requires and $R-C$ phase compensation network for loop stability.


Push-pull outputs are used in this transformer-coupled DC-DC regulating converter. Note that the oscillator must be set at twice the desired output frequency as the SG1524's internal flip-flop divides the frequency by 2 as it switches the P.W.M. signal from one output to the other. Current limiting is done here in the primary so that the pulse width will be reduced should transformer saturation occur.

## Precision General-Purpose Regulator

## SG1532 | SG2532 | SG3532

## DESCRIPTION

This monolithic integrated circuit is a versatile, generalpurpose voltage regulator designed as a substantially improved replacement for the popular SG723 device. The SG 1532 series regulators retain all the versatility of the SG723 but have the added benefits of operation with input voltages as low as 4.5 volts and as high as 50 volts; a low noise, low voltage reference; temperature compensated, low threshold current limiting; and orotective circuits which include thermal shutdown and independent current limiting of both the reference and output voltages. Also included is a separate remote shutdown terminal and - in the dual-in-line package - open collector outputs for low input-output differential applications.

These devices are available in both hermetic 14-pin cerdip DIL and 10-pin TO-96 packages. In the T-package, these units are interchangeable with the LAS-1000 and LAS-1 100 regulators. The SG1532 is rated for operation over the temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ while the SG2532 and SG3532 are intended for industrial applications of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## FEATURES:

- Input voltage range of $\mathbf{4 . 5}$ to $\mathbf{5 0}$ volts
- 2.5 volt low noise reference
- Independent shutdown terminal
- Improved line and load regulation
- 80 mV current limit sense voltage
- Fully protected including thermal shutdown
- Useful output current to $\mathbf{1 5 0} \mathbf{~ m A}$


## ABSOLUTE MAXIMUM RATINGS:

Input Voltage
SG1532/2532 50 Volts
SG3532 40 Volts
Output Current 250 mA
Reference Current . 25 mA
Zener current (J-package only) 25 mA
Storage Temperature Range
Power Dissipation
T-Package (TO-96)
Derate Above $25^{\circ} \mathrm{C}$
j-Package (TO-116)
$.4 \mathrm{~mW} / \mathrm{o}^{\mathrm{C}}$
1000 mW
Derate Above $25^{\circ} \mathrm{C}$
Operating Temperature Range
SG1532
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$


CHIP LAYOUT (J-pkg)


SIMPLIFIED SCHEMATIC
Pins numbered for J-Package - T-Package numbers in parenthesis


## Precision General-Purpose Regulator

## SG1532 / SG2532 / SG3532

## ELECTRICAL CHARACTERISTICS (See Notes 1 \& 2)

| PARAMETER | CONDITIONS | SG1532/2532 |  |  | SG3532 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Voltage | $T_{A}=250 \mathrm{C}$ | 4.5 | - | 50 | 4.5 | - | 40 | Volts |
| Input Voltage | Over Temperature Range | 4.7 | - | 50 | 4.7 | - | 40 | Volts |
| Output Voltage |  | 2.0 | - | 38 | 2.0 | - | 38 | Volts |
| Max Output Current | $\mathrm{R}_{S C}=0, \mathrm{~V}_{\mathrm{O}}=0, T_{A}=250 \mathrm{C}$ | - | 175 | 250 | - | 175 | 250 | mA |
| $\operatorname{Min}\left(V_{\text {IN }}-V_{O}\right.$ ) | $10=100 \mathrm{~mA}, \mathrm{TA}=25{ }^{\circ} \mathrm{C}$ | - | 1.7 | 2.0 | - | 1.7 | 2.0 | Volts |
| Reference Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 2.40 | 2.50 | 2.60 | 2.40 | 2.50 | 2.60 | Volts |
| Reference Voltage | Over Temperature Range | 2.35 | - | 2.65 | 2.35 | - | 2.65 | Volts |
| Temperature Stability |  | - | . 005 | . 015 | - | . 005 | . 015 | \%/0C |
| Ref Short Ckt Current | $V_{\text {REF }}=0, T_{A}=250 \mathrm{C}$ | - | 15 | 25 | - | 15 | 25 | mA |
| Line Regulation | $8 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 40 \mathrm{~V}$ | - | . 005 | . 01 | - | . 005 | . 02 | \%/V |
| Line Regulation | $8 \mathrm{~V} \leqslant \mathrm{VIN} \leqslant 20 \mathrm{~V}, 10=25 \mathrm{~mA}$ | - | . 01 | . 02 | - | . 01 | . 03 | \%/V |
| Load Regulation | $1 \mathrm{~mA} \leqslant 10 \leqslant 25 \mathrm{~mA}$ | - | . 002 | . 004 | - | . 002 | . 004 | \%/mA |
| Load Regulation | $1 \mathrm{~mA} \leqslant 10 \leqslant 100 \mathrm{~mA}$ | - | . 002 | . 005 | - | . 002 | . 005 | \%/mA |
| Current Limit Sense Voltage | $\mathrm{R}_{S C}=100 \Omega, \mathrm{~V}_{\mathrm{O}}=0$ | . 06 | . 08 | . 10 | . 06 | . 08 | . 10 | Volts |
| Shutdown Voltage Threshold |  | . 40 | . 70 | 1.0 | . 40 | . 70 | 1.0 | Volts |
| Shutdown Source Current | $\mathrm{V}_{\mathrm{O}}=$ high | 100 | 200 | 300 | 100 | 200 | 300 | $\mu \mathrm{A}$ |
| Zener Voltage | J-Package only | 6.0 | 6.4 | 7.0 | 6.0 | 6.4 | 7.0 | Volts |
| Standby Current | V IN $=40 \mathrm{~V}$ | - | 2.5 | 3.5 | - | 2.5 | 3.5 | mA |
| Error Amplifier Offset Voltage |  | - | 2.0 | 10 | - | 2.0 | 15 | mV |
| Error Amplifier Input Bias Current |  | - | 4 | 15 | - | 4 | 20 | $\mu \mathrm{A}$ |
| Open Loop Gain | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 66 | 68 | 72 | 60 | 68 | 72 | dB |
| Ripple Rejection | $f=120 \mathrm{~Hz}, \mathrm{~T}_{\mathrm{A}}=250 \mathrm{C}$ | - | 66 | - | - | 66 | - | dB |
| Output Noise | $10 \mathrm{~Hz} \leqslant \mathrm{f} \leqslant 100 \mathrm{kHz}, \mathrm{TA}=250 \mathrm{C}$ | - | 50 | - | - | 50 | - | $\mu \mathrm{V}_{\text {rms }}$ |
| Long Term Stability | $\mathrm{V}_{\text {IN }}=30 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=1250 \mathrm{C}$ | - | 0.3 | 1.0 | - | 0.3 | 1.0 | \%/kHr |
| Thermal Shutdown |  | - | 175 | - | - | 175 | - | ${ }^{\circ} \mathrm{C}$ |

Note 1: Unless otherwise specified, $\mathrm{V}_{I N}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}$ - specified operating range.
Note 2: All regulation specifications are measured at constant junction temperature using low duty-cycle pulse test.


## Precision General-Purpose Regulator

## SG1532 | SG2532 | SG3532



## Precision General-Purpose Regulator

## SG1532 | SG2532 | SG3532

## APPLICATIONS



## Dual-Polarity Tracking Regulators

## SG1568/1468

SG1568/1468 is a dual polarity tracking regulator designed to provide balanced positive and negative output voltages at currents to 100 mA . The device is set internally for $\pm 15 \mathrm{~V}$ outputs but a single external adjustment can be used to change both outputs simultaneously from $\mathbf{1 4 . 5}$ to 20 volts. Input voltages up to $\pm 30$ volts can be used and there is provision for adjustable current limiting.

- Outputs balanced to within 1\% (SG1568)
- Line and load regulation of $\mathbf{0 . 0 6 \%}$
- 1\% maximum output variation due to temperature changes
- Standby current drain of 3.0 mA
- Remote sensing provisions

| PARAMETERS* | SG1568 | SG 1468 | UNIT |
| :---: | :---: | :---: | :---: |
| Operating Temperature Range | -55 to +125 | 0 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T, J | T, J, N | - |
| Peak Load Current | 100 |  | mA |
| Storage Junction Temp Range | -65 to +175 |  | ${ }^{\circ} \mathrm{C}$ |
| Output Voltage | 14.8/15.2 | 14.5/15.5 | V |
| Input Voltage | 30 | 30 | V |
| Input-Output Voltage Differential | 2.0 | 2.0 | V |
| Output Voltage Balance | $\pm 150$ | $\pm 300$ | mV |
| Line Regulation Voltage $\begin{aligned} & \left(\mathrm{V}_{\text {in }}=18 \mathrm{~V} \text { to } 30 \mathrm{~V}\right) \\ & \left(\mathrm{T}_{\text {low }}{ }^{1} \text { to } \mathrm{T}_{\text {high }}{ }^{2}\right) \end{aligned}$ | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | mV |
| Load Regulation Voltage $\begin{aligned} & \text { ( } I_{L}=0 \text { to } 50 \mathrm{~mA}, T_{J}=\text { constant) } \\ & \left(T_{A}=T_{\text {low }} \text { to } T_{\text {high }}\right. \text { ) } \end{aligned}$ | $\begin{aligned} & 10 \\ & 30 \end{aligned}$ | $\begin{aligned} & 10 \\ & 30 \end{aligned}$ | mV |
| Output Voltage Range | 14.5/20 | 14.5/20 | V |
| Ripple Rejection ( $\mathrm{f}=\mathbf{1 2 0 H z}$ ) | 75 (typ) | 75 (typ) | dB |
| Output Voltage Temperature Stability (Tlow to $\left.T_{\text {high }}\right)$ | 1.0 | 1.0 | \% |
| Short-Circuit Current Limit $\left(R_{S C}=10 \text { ohms }\right)$ | 60 (typ) | 60 (typ) | mA |
| Output Noise Voltage $(B W=100 \mathrm{~Hz}-10 \mathrm{kHz})$ | 100 (typ) | 100 (typ) | $\mu \mathrm{V}$ (rms) |
| Positive Standby Current $\left(\mathrm{V}_{\mathrm{in}}=+30 \mathrm{~V}\right)$ | 4.0 | 4.0 | mA |
| Negative Standby Current $\left(\mathrm{V}_{\mathrm{in}}=-30 \mathrm{~V}\right)$ | 3.0 | 3.0 | mA |
| Long-Term Stability | 0.2 (typ) | 0.2 (typ) | \%/k Hr |

$\left(\mathrm{VCC}=+20 \mathrm{~V}, \mathrm{VEE}^{\prime}=-20 \mathrm{~V}, \mathrm{Cl}=\mathrm{C} 2=1500 \mathrm{pF}, \mathrm{C} 3=\mathrm{C} 4=1.0 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{SC}}{ }^{+}=\mathrm{R}_{\mathrm{SC}}-=4.0 \Omega\right.$, $I_{L}{ }^{+}=I_{L}{ }^{-}=0, T_{C}=+25^{\circ} \mathrm{C}$ unless otherwise noted.)
$\begin{array}{rlrl}1 \\ T_{\text {low }} & =0^{\circ} \mathrm{C} \text { for } 1468 & { }^{2} \mathrm{~T}_{\text {nigh }} & =+75^{\circ} \mathrm{C} \text { for } 1468 \\ & =-55^{\circ} \mathrm{C} \text { for } 1568 & & =+125^{\circ} \mathrm{C} \text { for } 1568\end{array}$
士1.6 Amp Regulator (Short Circuit Protected, with Proper Heatsinking)


C1 and C2 should be located as close to the device as possible. A $0.1 \mu \mathrm{~F}$ ceramic capacitor may be required on the input lines if the device is located the input lines if the device is located
an appreciable distance from the an appreciable distanc

C3 and C4 may be increased to improve load transient response and to reduce the output noise voltage. At low temperature operation it may be necessary to bypass C4 with a $0.1 \mu \mathrm{~F}$ necessary to bypass
ceramic disc capacitor.


See Applications Notes for additional information.

## Dual Tracking Voltage Regulator

## SG4194

## DESCRIPTION

The SG4194 is a dual polarity tracking regulator designed to provide balanced or unbalanced output voltages at currents up to 200 mA . Both output voltages may be programmed between the limits of $\pm 100 \mathrm{mV}$ and $\pm 42$ volts by a single resistor. A balance terminal allows adjustment for non-symmetrical positive and negative output voltages.

This device is designed for ease of application with a minimal number of external components. In addition, internal current limiting and thermal shutdown provide full overload protection.

The SG4194 regulator is available in two package types to meet a wide range of dissipation requirements. The R (TO-66) power package is rated at 3 W at $T_{A}=25^{\circ} \mathrm{C}$, while the J (TO-116) 14 -pin ceramic DIP will dissipate 1 W at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## Balanced Output Voltage -



Unbalanced Output Voltage -


- Simultaneously adjustable outputs with one resistor to $\pm 42 \mathrm{~V}$
- Load current $\pm 200 \mathrm{~mA}$
- Internal thermal shutdown at $\mathbf{T}=175^{\circ} \mathrm{C}$
- Provision for $\pm \mathbf{V}$ unbalancing
- 3W power dissipation
-. $2 \%$ load regulation

ABSOLUTE MAXIMUM RATINGS

| Input Voltage $\pm \mathrm{V}$ to Ground | $\begin{aligned} & \text { SG4194: } \pm 45 \mathrm{~V} \\ & \text { SG4194C: } \pm 35 \mathrm{~V} \end{aligned}$ |
| :---: | :---: |
| Input-Output Voltage Differential | SG4194: $\pm 45 \mathrm{~V}$ |
|  | SG4194C: $\pm 35 \mathrm{~V}$ |
| Power Dissipation at TA $=25^{\circ} \mathrm{C}$ |  |
| $J$ Package. | . 1.0W |
| Derate above $\mathbf{2 5}^{\circ} \mathrm{C}$ | $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| R Package | . 3.0W |
| Derate above $25^{\circ} \mathrm{C}$, | $24 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Load Current |  |
| $J$ Package. | 150 mA |
| R Package | 250 mA |
| Operation Junction Temperature Range |  |
| SG4194 | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| SG4194C | . $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range. | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10s) | $+300{ }^{\circ} \mathrm{C}$ |

CONNECTION DIAGRAMS


## ELECTRICAL CHARACTERISTICS

| PARAMETER | CONDITIONS | SG4194 |  |  | SG4194C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TVP | MAX | MIN | TYP | MAX |  |
| Line Regulation | $\Delta V_{\text {in }}=0.1 \mathrm{~V}_{\text {in }}$ |  | 0.02 | 0.1 |  | 0.02 | 0.1 | \% Vout |
| Load Regulation | $\begin{aligned} & \text { 4194R: } \mathrm{IL}=1 \text { to } 200 \mathrm{~mA} \\ & 4194 \mathrm{~J}: \mathrm{IL}=1 \text { to } 100 \mathrm{~mA} \end{aligned}$ |  | 0.001 | 0.002 |  | 0.001 | 0.004 | \% VolmA |
| TC of Output Voltage |  |  | 0.002 | 0.015 |  | 0.003 | 0.015 | \%/ ${ }^{\circ} \mathrm{C}$ |
| Stand-By Current Drain (Note 1) | $V_{\text {in }}=V_{\text {max }}, V_{0}=0 \mathrm{~V}$ |  | +0.3 | +1:0 |  | +0.3 | +1.5 | mA |
|  | $V_{\text {in }}=V_{\text {max }}, V_{0}=0 \mathrm{~V}$ |  | -1.2 | -2.0 |  | -1.2 | -3.0 |  |
| Input Voltage Range |  | $\pm 9.5$ |  | $\pm 45$ | $\pm 9.5$ |  | $\pm 35$ | V |
| Output Voltage Scale Factor | $R_{\text {set }}=71.5 \mathrm{~K}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | 2.45 | 2.5 | 2.55 | 2.38 | 2.5 | 2.62 | $\mathrm{K} \Omega / \mathrm{V}$ |
| Output Voltage Range | $\mathrm{R}_{\text {set }}=71.5 \mathrm{~K}$ | 0.10 |  | $\pm 42$ | 0.10 |  | $\pm 32$ | V |
| Output Voltage Tracking |  |  |  | 1.0 |  |  | 2.0 | \% |
| Ripple Rejection | $\mathrm{f}=120 \mathrm{~Hz}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 70 | , |  | 70 |  | dB |
| Input-Output Voltage Differential | $\mathrm{IL}=50 \mathrm{~mA}$ | 3.0 |  |  | 3.0 |  |  | V |
| Output Short Circuit Current | $\mathrm{V}_{\text {in }}= \pm 30 \mathrm{~V}$ Max |  | 300 |  |  | 300 |  | mA |
| Output Noise Voltage | $\begin{aligned} & \mathrm{CL}=4.7 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{O}}= \pm 15 \mathrm{~V} \\ & \mathrm{f}=10 \mathrm{~Hz} \text { to } 100 \mathrm{kHz} \end{aligned}$ |  | 250 |  |  | 250 |  | $\mu \vee \mathrm{RMS}$ |
| Internal Thermal Shutdown |  |  | 175 |  |  | 175 |  | ${ }^{\circ} \mathrm{C}$ |

Note 1: $\pm 1$ Quiescent will increase by $50 \mu \mathrm{~A} / \mathrm{V}_{\text {out }}$ on positive side and $100 \mu \mathrm{~A} / \mathrm{V}_{\text {out }}$ on negative side.

## Voltage Regulators

## SG7800/140/340 Series - 3-Terminal Positive Regulators

The SG7800/140/340 series of voltage regulators are monolithic integrated circuits designed to provide fixed output voltages at currents in exccess of one amp. These devices feature self-contained protective features which make them essentially blow-out proof. These consist of peak current limiting, safe-area control, and thermal shutdown for protection against excessive power dissipation.

In addition to providing fixed voltages by themselves, these regulators can be used with external components for adjustable outputs and are available in TO-220 as well as hermetically sealed TO-39, TO-66 and TO-3 power packages.

Input voltage
Power dissipation (Note 1)
Storage temperature range
Operating junction temperature range
SG7800 series
SG7800C series
SG140 series
SG240 series
SG340 series
Lead temperature (soldering, 10 sec.)
+35 V , except +40 for SG7824
Internally limited
$-65^{\circ}$ to $+150^{\circ} \mathrm{C}$

0 to $+150^{\circ} \mathrm{C}$
0 to $+125^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
0 to $+150^{\circ} \mathrm{C}$
0 to $+125^{\circ} \mathrm{C}$
$+300^{\circ} \mathrm{C}$

- Output current in excess of one amp
- Internal thermal shutdown protection
- Self-contained foldback current limiting
- Hermetically sealed steel power package


SG7800/SERIES SUMMARY

| Part No. | Description |
| :---: | :---: |
| SG7805/7805C, SG140-05/340-05 | Positive 5-Volt Regulator |
| SG7806/7806C, SG140-06/340-06 | Positive 6-Volt Regulator |
| SG7808/7808C, SG140-08/340-08 | Positive 8-Volt Regulator |
| SG7812/7812C, SG140-12/340-12 | Positive 12-Volt Regulator |
| SG7815/7815C, SG140-15/340-15 | Positive 15-Volt Regulator |
| SG7818/7818C, SG140-18/340-18 | Positive 18-Volt Regulator |
| SG7824/7824C, SG140-24/340-24 | Positive 24-Volt Regulator |



7800/140 ELECTRICAL CHARACTERISTICS (See Notes 1 \& 2)

| DEVICE TYPE |  | $\begin{gathered} 7805 \\ 140-05 \end{gathered}$ |  |  | $\begin{gathered} 7806 \\ 140-06 \end{gathered}$ |  |  | $\begin{gathered} 7808 \\ 140-08 \end{gathered}$ |  |  | $\begin{gathered} 7812 \\ 140-12 \end{gathered}$ |  |  | $\begin{gathered} 7815 \\ 140-15 \end{gathered}$ |  |  | $\begin{gathered} 7818 \\ 140-18 \end{gathered}$ |  |  | $\begin{gathered} 7824 \\ 140-24 \end{gathered}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOMINAL OUTPUT VOLTAGE |  | 5 |  |  | 6 |  |  | 8 |  |  | 12 |  |  | 15 |  |  | 18 |  |  | 24 |  |  | Volts |
| input voltage iunle | less Otherwise Noted) | 10 |  |  | 11 |  |  | 14 |  |  | 19 |  |  | 23 |  |  | 27 |  |  | 33 |  |  | Volts |
| PARAMETER | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | max | min | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Output Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | 4.8 |  | 5.2 | 5.75 |  | 6.25 | 7.7 |  | 8.3 | 11.5 |  | 12.5 | 14.4 |  | 15.6 | 17.3 |  | 18.7 | 23.0 |  | 25.0 | Volts |
| Line Regulation (Note 4) | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | $\left(7 \mathrm{~V} \leqslant \mathrm{~V}_{1 N} \leqslant 25 \mathrm{~V}\right)$ |  |  | $\left(8 \mathrm{~V} \leqslant \mathrm{v}_{1 N} \leqslant 25 \mathrm{~V}\right)$ |  |  |  | $\left(10.5 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 25 \mathrm{~V}\right)$ | 80 $\leqslant 25 \mathrm{~V})$ |  | $\left(14.5 \mathrm{v} \leqslant \mathrm{v}_{\text {IN }} \leqslant 30 \mathrm{~V}\right)$ |  | $\left(17.5 \mathrm{v} \leqslant \mathrm{v}_{\text {IN }} \leqslant 30 \mathrm{v}\right)$ |  |  | $\left(21 \mathrm{v} \leqslant \mathrm{v}_{1 N} \leqslant 33 \mathrm{~V}\right)$ |  |  | $\left(27 \mathrm{~V} \leqslant \mathrm{v}_{1 N} \leqslant 38 \mathrm{~V}\right)$ |  |  | mV |
| Line Regulation (Note 4) | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | $\left(8 \mathrm{~V} \leqslant \mathrm{~V}_{1 N} \leqslant 12 \mathrm{~V}\right)$ |  |  | $\left(9 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 13 \mathrm{~V}\right)$ |  |  | $\left.\right\|_{\left(11 \mathrm{~V} \leqslant V_{\text {IN }} \leqslant 17 \mathrm{~V}\right)} ^{8}$ |  |  | $\begin{array}{\|c\|r} \|12\| & 60 \\ \left(16 \mathrm{~V} \leqslant v_{I N} \leqslant 22 \mathrm{~V}\right) \end{array}$ |  |  | $\underset{\left(20 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 26 \mathrm{~V}\right)}{ }$ |  |  | $\left.\right\|_{\left(24 \mathrm{~V} \leqslant \mathrm{~V}_{1 N} \leqslant 30 \mathrm{~V}\right)} ^{20} 90$ |  |  | $\begin{array}{\|c\|c\|c} \mid 25 & 120 \\ \left(30 \mathrm{~V} \leqslant \mathrm{~V}_{1 N} \leqslant 36 \mathrm{~V}\right) \\ \hline \end{array}$ |  |  | mV |
| Load Regulation <br> \|R, K-Package T-Package (Note 3) | $\begin{gathered} T_{j}=250 \mathrm{C} \\ 5 \mathrm{~mA} \leqslant 10 \leqslant 1.5 \mathrm{~A} \\ 5 \mathrm{~mA} \leqslant 10 \leqslant 500 \mathrm{~mA} \end{gathered}$ |  | $\begin{array}{r} 15 \\ 5 \end{array}$ | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ |  | $\begin{array}{r} 20 \\ 6 \end{array}$ | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ |  | $\begin{array}{r} 24 \\ 7 \end{array}$ | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ |  | $\begin{gathered} 28 \\ 8 \end{gathered}$ | $\begin{aligned} & 120 \\ & 60 \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{gathered} 150 \\ 75 \end{gathered}$ |  | $\begin{aligned} & 40 \\ & 12 \end{aligned}$ | $\begin{aligned} & 180 \\ & 90 \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 16 \end{aligned}$ | $\begin{aligned} & 240 \\ & 120 \end{aligned}$ | $\begin{aligned} & m v \\ & m v \end{aligned}$ |
| Load Regulation <br> \|R, K-Package <br> T-Package (Note 3) | $\begin{gathered} \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ 250 \mathrm{~mA} \leqslant I_{\mathrm{O}} \leqslant 750 \mathrm{~mA} \\ 100 \mathrm{~mA} \leqslant \mathrm{I}_{\mathrm{O}} \leqslant 250 \mathrm{~mA} \end{gathered}$ |  | 15 5 | $\begin{aligned} & 25 \\ & 15 \end{aligned}$ |  | 20 6 | $\begin{aligned} & 30 \\ & 15 \end{aligned}$ |  | 24 7 | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ |  | 28 8 | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 75 \\ & 40 \end{aligned}$ |  | 40 12 | $\begin{aligned} & 90 \\ & 45 \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 16 \end{aligned}$ | $\begin{aligned} & 120 \\ & 60 \end{aligned}$ | $\begin{aligned} & m v \\ & m v \end{aligned}$ |
| Total Output Voltage Tolerance | $\Delta_{\mathrm{O}}^{\mathrm{O}} \text { Range }$ | $\left.\right\|_{\left(8 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant 20 \mathrm{~V}\right)}{ }^{5.35}$ |  |  | $\left(9 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 21 \mathrm{~V}\right)$ |  |  | 7.6 111.5 | $\leqslant 10$ | 8.4 $23 \mathrm{~V})$ | (15.5V | $\leqslant v_{\text {IN }} \leqslant$ | $\begin{array}{\|c} 12.6 \\ \leq 27 \mathrm{VI} \\ \hline \end{array}$ | (18.5V $\left.\leqslant \mathrm{V}_{\text {IN }} \leqslant 30 \mathrm{~V}\right)$ |  | $\begin{array}{r} 15.75 \\ \leqslant 30 \mathrm{~V} \\ \hline \end{array}$ | $\left(22 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 33 \mathrm{~V}\right)$ |  | 18.9 <br> $\leqslant 33 \mathrm{~V}$ ) | $\left(28 \mathrm{~V} \leqslant \mathrm{~V}_{1 \mathrm{~N}} \leqslant 38 \mathrm{~V}\right)$ |  | 25.2 <br> 38 V ) | Volts |
| Quiescent Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 4 | 6.0 |  | 4 | 6.0 |  | 4 | 6.0 |  | 4 | 6.0 |  | 4 | 6.0 |  | 4 | 6.0 |  | 4 | 6.0 | mA |
| $\Delta \mathrm{V}_{\text {IN }}$ Range | $\mathrm{T}_{\mathrm{j}}=-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $\left(8 \mathrm{~V} \leqslant \mathrm{~V}_{1 N} \leqslant 25 \mathrm{~V}\right)$ |  |  | (9V $\left.\leqslant v_{\text {IN }} \leqslant 25 \mathrm{~V}\right)$ |  |  | $\left(11.5 \mathrm{v} \leqslant \mathrm{v}_{\text {IN }} \leqslant 25 \mathrm{~V}\right)$ |  |  | $\left(15 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 30 \mathrm{~V}\right)$ |  |  | $\left(18.5 \mathrm{~V} \leqslant \mathrm{~V}_{1 N} \leqslant 30 \mathrm{~V}\right)$ |  |  | $\left(22 \mathrm{~V} \leqslant \mathrm{~V}_{1 N} \leqslant 33 \mathrm{~V}\right)$ |  |  | $\left(28 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 38 \mathrm{~V}\right)$ |  |  |  |
| Quiescent Current Change | Over Line Regulation Ranga Over Load Reşulation Range |  |  | $\begin{aligned} & 1.3 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.3 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Long Term Stability | 1000 hours at $\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ |  |  | 20 |  |  | 24 |  |  | 32 |  |  | 48 |  |  | 60 |  |  | 72 |  |  | 96 | mv |
| Temperature Coefficient | $\mathrm{I}^{\prime}=5 \mathrm{~mA}$ |  | -0.5 |  |  | -0.5 |  |  | -0.6 |  |  | -0.8 |  |  | -1.0 |  |  | -1.2 |  |  | -1.5 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Ripple Rejection | $f=120 \mathrm{~Hz}, \Delta \mathrm{~V}_{\text {IN }}=10 \mathrm{~V}$ |  | 78 |  |  | 75 |  |  | 72 |  |  | 71 |  |  | 70 |  |  | 69 |  |  | 66 |  | dB |
| Output Noise Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leqslant \mathrm{f} \leqslant 100 \mathrm{kHz}$ |  | 40 |  |  | 45 |  |  | 52 |  |  | 75 |  |  | 90 |  |  | 110 |  |  | 170 |  | $\mu \mathrm{V} \mathrm{rms}$ |
| Dropout Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 10=1.0 \mathrm{~A}$ ( $\mathrm{K}-\mathrm{Pkg}$. only) |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  | Volts |
| Short Circuit Current | $\mathrm{T}_{\mathrm{i}}=25^{\circ} \mathrm{C}$ (Note 5) |  | 2.1 |  |  | 2.0 |  |  | 1.8 |  |  | 1.5 |  |  | 1.3 |  |  | 1.0 |  |  | 0.7 |  | Amps |
| Peak Output Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.2 |  |  | 2.2 |  |  | 2.2 |  | Amps |
| Thermal Shutdown | $10=5 \mathrm{~mA}$ |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  | ${ }^{\circ} \mathrm{C}$ |

1. $\mathrm{T}_{\mathrm{j}}=-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, lOUT $=500 \mathrm{~mA}$ for $\mathrm{R}, \mathrm{K}$-Package and 100 mA for $T$-Package, unless otherwise noted,
. Alr temperature with low duty-cycte pulse testing.
Specifications to currents above 500 mA do not apply to $T$-Package
2. $\Delta V_{I N} \min , @-55^{\circ} \mathrm{C}$ must maintain an input/output differential of 2.5 V .
3. Short circuit protection is only assured over $\Delta V / \mathbb{N}$ range.

7800C/340 ELECTRICAL CHARACTERISTICS (See Notes 1 \& 2)

| DEvice type |  | $\begin{aligned} & 7805 \mathrm{C} \\ & 340-05 \end{aligned}$ |  |  | $\begin{aligned} & 7806 \mathrm{C} \\ & 340-06 \end{aligned}$ |  |  | $\begin{aligned} & 7808 \mathrm{C} \\ & 340-08 \end{aligned}$ |  |  | $\begin{gathered} \text { 7812C } \\ 340-12 \end{gathered}$ |  |  | $\begin{aligned} & 7815 \mathrm{C} \\ & 340-15 \end{aligned}$ |  |  | $\begin{gathered} 7818 \mathrm{C} \\ 340-18 \end{gathered}$ |  |  | $\begin{aligned} & 7824 \mathrm{C} \\ & 340-24 \end{aligned}$ |  |  | Units <br> Volts <br> , |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| nominal output voltage |  | 5 |  |  | 6 |  |  | 8 |  |  | 12 |  |  | 15 |  |  | 18 |  |  | 24 |  |  |  |
| InPut Voltage (Unless Otherwise Noted) |  | 10 |  |  | 11 |  |  | 14 |  |  | 19 |  |  | 23 |  |  | 27 |  |  | 33 |  |  | Volts |
| PARAMETER | CONDITIONS | MIN | TYP | MAX | min | TYP | MAX | MIN | TYP | max | MIN | TYP | MAX | MIN | TYP | Max | MIN | TYP | max | MIN | TYP | Max |  |
| Output Voitage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | 4.8 |  | 5.2 | 5.75 |  | 6.25 | 7.7 |  | 8.3 | 11.5 |  | 12.5 | 14.4 |  | 15.6 | 17.3 |  | 18.7 | 23.0 |  | 25.0 | Volts |
| Line Regulation | $\mathrm{T}_{\mathrm{i}}=25^{\circ} \mathrm{C}$ | $\left(7 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 25 \mathrm{~V}\right.$ ) |  |  | $18 \mathrm{~V} \leqslant$ | ${ }^{6}$ | 120 $25 \mathrm{~V})$ | 110.5 V | 8 $\leqslant v_{\text {IN }}$ | 160 <br> $\leqslant 25 \mathrm{~V})$ | $\left(14.5 \mathrm{~V} \leqslant \mathrm{v}_{1 N} \leqslant 30 \mathrm{~V}\right)$ |  | 240 | $\left(17.5 \mathrm{~V} \leqslant \mathrm{v}_{1 \mathrm{~N}} \leqslant 30 \mathrm{~V}\right)$ |  | 300 | $\left(21 \mathrm{~V} \leqslant \mathrm{v}_{1 N} \leqslant 33 \mathrm{~V}\right)$ |  |  | $\left(27 \mathrm{~V} \leqslant \mathrm{v}_{1 N} \leqslant 38 \mathrm{~V}\right)$ |  |  | mv |
| Line Regulation | $\mathrm{T}_{\mathrm{j}}=25{ }^{\circ} \mathrm{C}$ | $\left(8 \mathrm{~V} \leqslant \mathrm{~V}_{1 N} \leqslant 12 \mathrm{~V}\right)$ |  |  | $\left.19 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 13 \mathrm{~V}\right)$ |  |  | $\left.\right\|_{\left(11 \mathrm{~V} \leqslant V_{\text {IN }} \leqslant 17 \mathrm{~V}\right)} ^{8} 80$ |  |  |  |  |  | $\underset{\left(20 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 26 \mathrm{~V}\right)}{ } 15 \mid 150$ |  |  | $\underset{\left(24 \mathrm{~V} \leqslant V_{1 N} \leqslant 30 \mathrm{~V}\right)}{ }$ |  |  | $\underset{\left(30 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 36 \mathrm{~V}\right)}{ } 25{ }^{2} \mid$ |  |  | $\square$ |
| Load Regulation <br> P, R, K-Package. T-Package (Note 3) | $\begin{gathered} T_{j}=25^{\circ} \mathrm{C} \\ 5 \mathrm{~mA} \leqslant 10 \leqslant 1.5 \mathrm{~A} \\ 5 \mathrm{~mA} \leqslant 10 \leqslant 500 \mathrm{~mA} \end{gathered}$ |  | $\begin{array}{r} 15 \\ 5 \end{array}$ | $\begin{gathered} 100 \\ 50 \end{gathered}$ |  | $\begin{array}{r} 20 \\ 6 \end{array}$ | $\begin{gathered} 120 \\ 60 \end{gathered}$ |  | $\begin{array}{r} 24 \\ 7 \end{array}$ | $\begin{aligned} & 160 \\ & 80 \end{aligned}$ |  | $\begin{array}{r} 28 \\ 8 \end{array}$ | $\begin{aligned} & 240 \\ & 120 \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 12 \end{aligned}$ | $\begin{aligned} & 360 \\ & 180 \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 16 \end{aligned}$ | $\begin{aligned} & 480 \\ & 240 \end{aligned}$ |  |
| Load Regulation <br> P, R, K-Package T-Package (Note 3) | $\begin{gathered} \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} . \\ 250 \mathrm{~mA} \leqslant 1_{\mathrm{O}} \leqslant 750 \mathrm{~mA} \\ 100 \mathrm{~mA} \leqslant I_{\mathrm{O}} \leqslant 250 \mathrm{~mA} \end{gathered}$ |  | 15 5 | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ |  | 20 6 | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ |  | 24 7 | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ |  | 28 8 | $\begin{array}{r} 120 \\ 60 \end{array}$ |  | 30 10 | $\begin{array}{r} 150 \\ 75 \end{array}$ |  | 40 12 | $\begin{array}{r} 180 \\ 90 \end{array}$ |  | 50 16 | $\begin{aligned} & 240 \\ & 120 \end{aligned}$ | $\begin{aligned} & \mathrm{mv} \\ & \mathrm{mv} \end{aligned}$ |
| Total Output Voltage Tolerance | $\Delta{ }^{\prime} \mathrm{R}$ Range <br> K-Pkg: $5 \mathrm{~mA} \leqslant 10 \leqslant 1.0 \mathrm{~A}, \mathrm{P} \leqslant 20 \mathrm{~W}$ <br> T-Pkg: $5 \mathrm{~mA} \leqslant 1_{0} \leqslant 200 \mathrm{~mA}, \mathrm{P} \leqslant 2 \mathrm{~W}$ <br> P, R-Pkg: $5 \mathrm{~mA} \leqslant 10 \leqslant 1.0 \mathrm{~A} \quad \mathrm{P} \leqslant 15 \mathrm{~W}$ | $\left.4.75\right\|_{\left(7 \mathrm{~V} \leqslant \mathrm{v}_{1 \mathrm{~N}} \leqslant 20 \mathrm{~V}\right) .} ^{5.25}$ |  |  | $\left.5.7\right\|_{\left(8 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 21 \mathrm{~V}\right)} ^{6.3}$ |  |  | $\underset{\left(10.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant 23 \mathrm{~V}\right)}{7.6}$ |  |  | $\left.11.4\right\|_{\left.\left(14.5 \leqslant v_{\text {IN }} \leqslant 27 \mathrm{~V}\right)\right)} ^{12.6}$ |  |  | $\underbrace{14.25}{ }_{\left(17.5 \mathrm{~V} \leqslant \mathrm{v}_{\mathrm{IN}} \leqslant 30 \mathrm{~V}\right)}^{15.75}$ |  |  | $\underset{\substack{\left(21 \mathrm{~V} \leqslant \mathrm{v}_{\mathrm{IN}} \leqslant 33 \mathrm{~V}\right)}}{18.9}$ |  |  | $\left.\underset{(22.8}{22.8}\right\|^{25.2}$ |  |  |  |
| Quiescent Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 4 | 8.0 |  | 4 | 8.0 |  | 4 | 8.0 |  | 4 | 8.0 |  | 4 | 8.0 |  | 4 | 8.0 |  | 4 | 8.0 |  |
| $\Delta \mathrm{V}_{\text {IN }}$ Range | $\mathrm{T}_{\mathrm{j}}=0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\left(7 \mathrm{~V} \leqslant \mathrm{v}_{1 N} \leqslant 25 \mathrm{~V}\right)$ |  |  | $\left(8 \mathrm{~V} \leqslant \mathrm{~V}_{1 \mathrm{~N}} \leqslant 25 \mathrm{~V}\right)$ |  |  | $\left(10.5 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 25 \mathrm{~V}\right)$ |  |  | $\left(14.5 \mathrm{~V} \leqslant \mathrm{v}_{1 N} \leqslant 30 \mathrm{~V}\right)$ |  |  | $\left(17.5 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 30 \mathrm{~V}\right)$ |  |  | $\left(21 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 33 \mathrm{~V}\right)$ |  |  | $\left(27 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 38 \mathrm{~V}\right)$ |  |  |  |
| Quiescent Current Change | With Line $\Delta V_{\text {IN }}$ Range With Load $\Delta I_{O}$ Range |  |  | $\begin{aligned} & 1.3 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.3 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ |  |  | $\begin{gathered} 1.0 \\ 0.5 \end{gathered}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ |  |
| Long Term Stability | 1000 hours at $\mathrm{T}_{\mathrm{i}}=125{ }^{\circ} \mathrm{C}$ |  |  | 20 |  |  | 24 |  |  | 32 |  |  | 48 |  |  | 60 |  |  | 72 |  |  | 96 | mV |
| Temperature Coefficient | $\mathrm{I}^{\prime}=5 \mathrm{~mA}$ |  | -0.5 |  |  | -0.5 |  |  | -0.6 |  |  | -0.8 |  |  | -1.0 |  |  | -1.2 |  |  | -1.5 |  | mv/oc |
| Ripple Rejection | $f=120 \mathrm{~Hz}, \Delta \mathrm{~V}_{1 \mathrm{~N}}=10 \mathrm{~V}$ |  | 78 |  |  | 75 |  |  | 72 |  |  | 71 |  |  | 70 |  |  | 69 |  |  | 66 |  | dB |
| Output Noise Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leqslant \mathrm{f} \leqslant 100 \mathrm{kHz}$ |  | 40 |  |  | 45 |  |  | 52 |  |  | $75^{\prime}$ |  |  | 90 |  |  | 110 |  |  | 170 |  | $\mu \mathrm{V}$ rms |
| Dropout Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{0}=1.0 \mathrm{~A}(\mathrm{~K}-\mathrm{Pkg}$. oniv) |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  | Volts |
| Short Circuit Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ (Note 4) |  | 2.1 |  |  | 2.0 |  |  | 1.8 |  |  | 1.5 |  |  | 1.3 |  |  | 1.0 |  |  | 0.7 |  | Amps |
| Peak Output Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.2 |  |  | 2.2 |  |  | 2.2 |  | Amps |
| Thermal Shutdown | $10=5 \mathrm{~mA}$ |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  | ${ }^{\circ} \mathrm{C}$ |

2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.
[^1]
## Precision Positive Fixed Voltage Regulators

## SG7800A / SG7800AC

The SG7800A and SG7800AC series of voltage regulators are monolithic integrated circuits designed to provide fixed output voltages at currents in excess of one amp. These units feature a unique on-chip trimming system to set the output voltage to within $\pm 1.5 \%$ of nominal. In addition, improvements in input voltage capability and line and load regulation have made these devices substantially superior while being completely interchangeable with the standard SG7800, SG140 and SG340 series devices.

All protective features of thermal shutdown, current limiting, and safe-area control have been designed into these units with added reliability offered by the hermetically sealed TO-39, TO-66 and TO-3 power packages. The commerical grade is also available in TO-220 package.

ABSOLUTE MAXIMUM RATINGS:

Input voltage
Power dissipation (Note 1)
Operating junction temperature range

## SG7800A series

50 volts
Internally limited

SG7800AC series
Storage temperature range
Lead temperature (soldering, $10 \mathbf{s e c}$ )
$-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$

- Output voltage set to within $\pm 1.5 \%$ tolerance
- Input voltage range to $\mathbf{5 0}$ volts max
- Output current to 1.5 amp
- Improved line and load regulation
- Complete self-contained protective features
- Hermetically sealed steel power package



7800A ELECTRICAL CHARACTERISTICS (See Notes 1 \& 2)

| DEVICE TYPE |  | 7805A |  |  | 7806A |  |  | 7808A |  |  | 7812A |  |  | 7815A |  |  | 7818A |  |  | 7824A |  |  | Units <br> Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOMINAL OUTPUT VOLTAGE |  | 5 |  |  | 6 |  |  | 8 |  |  | 12 |  |  | 15 |  |  | 18 |  |  | 24 |  |  |  |
| INPUT VOLTAGE (Unless Otherwise Noted) |  | 10 |  |  | 11 |  |  | 14 |  |  | 19 |  |  | 23 |  |  | 27 |  |  | 33 |  |  | Volts |
| PARAMETER | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Output Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | 4.9 |  | 5.1 | 5.9 |  | 6.1 | 7.85 |  | 8.15 | 11.8 |  | 12.2 | 14.8 |  | 15.2 | 17.7 |  | 18.3 | 23.6 |  | 24.4 | Volts |
| Line Regulation (Note 4) | $T_{j}=25{ }^{\circ} \mathrm{C}$ | $\left(7 \mathrm{~V} \leqslant \mathrm{v}_{1 N} \leqslant 25 \mathrm{~V}\right)$ |  |  | $\left(8 \mathrm{~V} \leqslant \mathrm{v}_{1 N} \leqslant 25 \mathrm{~V}\right)$ |  |  | 8$\left(10.5 \mathrm{v} \leqslant \mathrm{v}_{\text {IN }} \leqslant 25 \mathrm{v}\right)$ |  |  |  12 60 <br> $\left(14.5 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 30 \mathrm{~V}\right)$   |  |  | $\left(17.5 \mathrm{~V} \leqslant \mathrm{v}_{1 N} \leqslant 30 \mathrm{~V}\right)$ |  |  | $\begin{array}{c\|c\|c} \mid 20 & 90 \\ \left(21 \mathrm{~V} \leqslant \mathrm{v}_{1 N} \leqslant 33 \mathrm{~V}\right) \end{array}$ |  |  | $\left(27 \mathrm{~V} \leqslant \mathrm{v}_{1 \mathrm{~N}} \leqslant 38 \mathrm{~V}\right)$ |  |  | mv |
| Line Regulation (Note 4) | $\mathrm{T}_{\mathrm{j}}=25{ }^{\circ} \mathrm{C}$ | $\left.18 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 12 \mathrm{~V}\right)$ |  |  | $\left(9 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 13 \mathrm{~V}\right)$ |  |  | $\left(11 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 17 \mathrm{l}\right)$ |  |  | $\left\lvert\, \begin{array}{c\|c} 12 & 30 \\ \left(16 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant 22 \mathrm{~V}\right) \end{array}\right.$ |  |  | $\begin{gathered} \|15\| \\ \left(20 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant 26 \mathrm{~V}\right) \\ \mid \end{gathered}$ |  |  | $\begin{array}{c\|c\|c} \mid 20 & 45 \\ \left(20 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 30 \mathrm{~V}\right) \\ \hline \end{array}$ |  |  | $\begin{array}{c\|c\|c} \|25\| & 60 \\ \left(30 \mathrm{~V} \leqslant \mathrm{v}_{\mathrm{IN}} \leqslant 36 \mathrm{~V}\right) \\ 1 & 1 \\ \hline \end{array}$ |  |  | mV |
| Load Regulation <br> R, K-Package T-Package (Note 3) | $\begin{gathered} T_{j}=25^{\circ} \mathrm{C} \\ 5 \mathrm{~mA} \leqslant 10 \leqslant 1.5 \mathrm{~A} \\ 5 \mathrm{~mA} \leqslant 10 \leqslant 500 \mathrm{~mA} \end{gathered}$ |  | $\begin{array}{r} 15 \\ 5 \end{array}$ | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ |  | $\begin{array}{r} 20 \\ 6 \end{array}$ | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ |  | $\begin{array}{r} 24 \\ 7 \end{array}$ | $\begin{aligned} & 70 \\ & 35 \end{aligned}$ |  | $\begin{array}{r} 28 \\ 8 \end{array}$ | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{array}{r} 100 \\ 50 \end{array}$ |  | $\begin{aligned} & 40 \\ & 12 \end{aligned}$ | $\begin{array}{r} 120 \\ 60 \end{array}$ |  | $\begin{aligned} & 50 \\ & 16 \end{aligned}$ | $\begin{array}{r} 160 \\ 80 \end{array}$ | $\begin{aligned} & m v \\ & m v \end{aligned}$ |
| Load Regulation <br> R, K-Package <br> T-Package (Note 3) | $\begin{aligned} T_{j} & =25^{\circ} \mathrm{C} \\ 250 \mathrm{~mA} & \leqslant 1_{\mathrm{O}} \leqslant 750 \mathrm{~mA} \\ 100 \mathrm{~mA} & \leqslant 1_{0} \leqslant 250 \mathrm{~mA} \end{aligned}$ |  | 15 5 | $\begin{aligned} & 25 \\ & 12 \end{aligned}$ |  | 20 6 | $\begin{aligned} & 30 \\ & 15 \end{aligned}$ |  | 24 7 | $\begin{aligned} & 35 \\ & 17 \end{aligned}$ |  | 28 8 | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ |  | 30 10 | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ |  | 40 | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 16 \end{aligned}$ | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ | $\begin{aligned} & m v \\ & m v \end{aligned}$ |
| Total Output Voltage Tolerance | $\Delta^{\prime} \mathrm{O}$ Range $\begin{aligned} & \text { K-Pkg: } 5 \mathrm{~mA} \leqslant I_{O} \leqslant 1.0 \mathrm{~A}, \mathrm{P} \leqslant 20 \mathrm{~W} \\ & \text { T-Pkg: } 5 \mathrm{~mA} \leqslant 1_{0} \leqslant 200 \mathrm{~mA}, \mathrm{P} \leqslant 2 \mathrm{~W} \\ & \text { R-Pkg: } 5 \mathrm{~mA} \leqslant I_{\mathrm{O}} \leqslant 1.0 \mathrm{~A} \quad \mathrm{P} \leqslant 15 \mathrm{~W} \end{aligned}$ | $\left.4.8\right\|_{\left.18 \mathrm{~V} \leqslant \mathrm{v}_{I N} \leqslant 20 \mathrm{~V}\right)} ^{5.2}$ |  |  | $\left.5.8\right\|_{\left(9 \mathrm{~V} \leqslant \mathrm{v}_{\mathrm{IN}} \leqslant 21 \mathrm{~V}\right)} 6.2$ |  |  | $\left\lvert\, \begin{array}{l\|l\|l} 7.75 & 8.25 \\ \left(11.5 \mathrm{~V} \leqslant \mathrm{v}_{\mathrm{IN}} \leqslant 23 \mathrm{~V}\right) \end{array}\right.$ |  |  | $\left\lvert\, \begin{array}{c\|c} 11.7 & 12.3 \\ \left(15.5 \mathrm{v} \leqslant \mathrm{v}_{\text {IN }} \leqslant 27 \mathrm{~V}\right) \end{array}\right.$ |  |  | $\left\lvert\, \begin{array}{l\|} 14.6 \\ \left(18.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant 30 \mathrm{~V}\right) \end{array}\right.$ |  |  | $\underset{\left(22 \mathrm{~V} \leqslant \mathrm{~V}_{1 \mathrm{~N}} \leqslant 33 \mathrm{~V}\right)}{17.5}$ |  |  |  |  |  | mA |
| Quiescent Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 4 | 6.0 |  | 4 | 6.0 |  | 4 | 6.0 |  | 4 | 6.0 |  | 4 | 6.0 |  | 4 | 6.0 |  | 4 | 6.0 |  |
| $\Delta \mathrm{V}_{\text {IN }}$ Range | $\mathrm{T}_{\mathrm{j}}=-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $\left(8 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 25 \mathrm{~V}\right.$ ) |  |  | $\left(9 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 25 \mathrm{~V}\right)$ |  |  | $\left(11.5 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 25 \mathrm{~V}\right)$ |  |  | $\left(15 \mathrm{~V} \leqslant \mathrm{v}_{10} \leqslant 30 \mathrm{~V}\right)$ |  |  | $\left(18.5 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 30 \mathrm{~V}\right)$ |  |  | $\left(22 \mathrm{v} \leqslant \mathrm{v}_{1 \mathrm{~N}} \leqslant 33 \mathrm{~V}\right)$ |  |  | $\left(28 \mathrm{~V} \leqslant \mathrm{v}_{1 N} \leqslant 38 \mathrm{~V}\right)$ |  |  |  |
| Quiescent Current Change | With Line $\Delta V_{\text {IN }}$ Range With Load $\Delta I_{O}$ Range |  |  | $\begin{aligned} & 1.3 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.3 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ |  |  | $\begin{gathered} 1.0 \\ 0.5 \end{gathered}$ |  |  | $\begin{gathered} 1.0 \\ 0.5 \end{gathered}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Long Term Stability | 1000 hours at $\mathrm{T}_{\mathrm{j}}=125{ }^{\circ} \mathrm{C}$ |  |  | 20 |  |  | 24 | . |  | 32 |  |  | 48 |  |  | 60 |  |  | 72 |  |  | 96 | mv |
| Temperature Coefficient | $10=5 \mathrm{~mA}$ |  | -0.5 |  |  | -0.5 |  |  | -0.6 |  |  | -0.8 |  |  | -1.0 |  |  | -1.2 |  |  | -1.5 |  | mV/oc |
| Ripple Rejection | $f=120 \mathrm{~Hz}, \Delta \mathrm{~V}_{1 \mathrm{~N}}=10 \mathrm{~V}$ |  | 78 |  |  | 75 |  |  | 72 |  |  | 71 |  |  | 70 |  |  | 69 |  |  | 66 |  | dB |
| Output Noise Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leqslant \mathrm{f} \leqslant 100 \mathrm{kHz}$ |  | 40 |  |  | 45 |  |  | 52 |  |  | 75 |  |  | 90 |  |  | 110 |  |  | 170 |  | $\mu \mathrm{V}$ rms |
| Dropout Voltage | $\mathrm{T}_{\mathrm{j}}=25{ }^{\circ} \mathrm{C}, 10=1.0 \mathrm{~A}(\mathrm{~K}-\mathrm{Pkg}$. only $)$ |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  | Volts |
| Short Circuit Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ (Note 5) |  | 2.1 |  |  | 2.0 |  |  | 1.8 |  |  | 1.5 |  |  | 1.3 |  |  | 1.0 |  |  | 0.7 |  | Amps |
| Peak Output Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.2 |  |  | 2.2 |  |  | 2.2 |  | Amps |
| Thermal Shutdown | $10=5 \mathrm{~mA}$ |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  | ${ }^{\circ} \mathrm{C}$ |

1. $T_{A}=-550^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, IOUT $=500 \mathrm{~mA}$ for $\mathrm{R}, \mathrm{K}$-Package and 100 mA for $T$-Package, unless otherwise noted
2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.
3. $\Delta \mathrm{V}_{\text {IN }}$ min.@ $@-55^{\circ} \mathrm{C}$ must maintain an input/output differential of $\mathbf{2 . 5 V}$
4. Short circuit protection is only assured over $\Delta \mathrm{V}_{\text {IN }}$ range.

7800AC ELECTRICAL CHARACTERISTICS (See Notes 1 \& 2)

| DEVICE TYPE |  | 7805AC |  |  | 7806AC |  |  | 7808AC |  |  | 7812AC |  |  | 7815AC |  |  | 7818AC |  |  | 7824AC |  |  | Units <br> Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOMINAL OUTPUT VOLTAGE |  | 5 |  |  | 6 |  |  | 8 |  |  | 12 |  |  | 15 |  |  | 18 |  |  | 24 |  |  |  |
| INPUT VOLTAGE (Unless Otherwise Noted) |  | 10 |  |  | 11 |  |  | 14 |  |  | 19 |  |  | 23 |  |  | 27 |  |  | 33 |  |  | Volts |
| PARAMETER | CONDITIONS | MIN | TYP | MAX | min | TYP | max | MIN | TYP | MAX | MIN | TYP | max | MIN | TYP | max | MIN | TYP | Max | MIN | TYP | MAX |  |
| Output Voitage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | 4.9 |  | 5.1 | 5.9 |  | 6.1 | 7.85 |  | 8.15 | 11.8 |  | 12.2 | 14.8 |  | 15.2 | 17.7 |  | 18.3 | 23.6 |  | 24.4 | Volts |
| Line Regulation | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | $\left(7 v \leqslant v_{1 N} \leqslant 25 v\right)$ |  |  | $\left(8 \mathrm{~V} \leqslant \mathrm{v}_{1 \mathrm{~N}} \leqslant 25 \mathrm{~V}\right)$ |  |  | 10.5 V | $\mid 8$ | $\begin{gathered} 80 \\ \leqslant 25 \mathrm{~V}) \end{gathered}$ | 114.5 V | $\leqslant \mathrm{v}_{\text {IN }}$ | $\begin{array}{\|l\|} \hline 120 \\ \leqslant 30 \mathrm{~V}) \end{array}$ | 117.5 V | 15 | $\begin{gathered} 150 \\ \leqslant 30 \mathrm{~V}) \end{gathered}$ | 121 V | 20 | $\begin{gathered} 180 \\ (33 \mathrm{~V}) \end{gathered}$ | $\left(27 \mathrm{v} \leqslant \mathrm{v}_{1 N} \leqslant 38 \mathrm{~V}\right)$ |  |  | mV |
| Line Regulation | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | $\left.\left.\right\|_{\left(8 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 12 \mathrm{~V}\right)} ^{5}\right\|^{2}$ |  |  | $\left.\right\|_{\left(9 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 13 \mathrm{~V}\right)} ^{6} \mid 30$ |  |  | $\left(11 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 17 \mathrm{~V}\right)$ |  |  | $\begin{array}{r\|r} \|12\| & 60 \\ \left(16 \mathrm{~V} \leqslant \mathrm{~V}_{\mathbb{N}} \leqslant 22 \mathrm{~V}\right) \end{array}$ |  |  | $\underset{\left(20 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 26 \mathrm{~V}\right)}{15}$ |  |  | $\left.\right\|_{\left(24 \mathrm{~V} \leqslant \mathrm{~V}_{I N} \leqslant 30 \mathrm{~V}\right)}$ |  |  | $\underset{\left(30 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 36 \mathrm{~V}\right)}{\|25\| 120}$ |  |  | mv |
| Load Regulation <br> P, R, K-Package <br> T-Package (Note 3) | $\begin{gathered} T_{j}=25^{\circ} \mathrm{C} \\ 5 \mathrm{~mA} \leqslant 1_{0} \leqslant 1.5 \mathrm{~A} \\ 5 \mathrm{~mA} \leqslant 1_{0} \leqslant 500 \mathrm{~mA} \end{gathered}$ |  | $\begin{array}{r} 15 \\ 5 \end{array}$ | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ |  | $\begin{array}{r} 20 \\ 6 \end{array}$ | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ |  | $\begin{array}{r} 24 \\ 7 \end{array}$ | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ |  | $\begin{array}{r} 28 \\ 8 \end{array}$ | $\begin{aligned} & 120 \\ & 60 \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{gathered} 150 \\ 75 \end{gathered}$ |  | $\begin{aligned} & 40 \\ & 12 \end{aligned}$ | $\begin{aligned} & 180 \\ & 90 \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 16 \end{aligned}$ | $\begin{aligned} & 240 \\ & 120 \end{aligned}$ | $\begin{aligned} & m V \\ & m V \end{aligned}$ |
| Load Regulation <br> P, R, K-Package T-Package (Note 3) | $\begin{aligned} & \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & 250 \mathrm{~mA} \leqslant 10 \leqslant 750 \mathrm{~mA} \\ & 100 \mathrm{~mA} \leqslant 10 \leqslant 250 \mathrm{~mA} \end{aligned}$ |  | 15 5 | $\begin{aligned} & 25 \\ & 15 \end{aligned}$ |  | 20 6 | $\begin{aligned} & 30 \\ & 15 \end{aligned}$ |  | 24 7 | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ |  | 28 8 | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 75 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 12 \end{aligned}$ | $\begin{aligned} & 90 \\ & 45 \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 16 \end{aligned}$ | $\begin{aligned} & 120 \\ & 60 \end{aligned}$ | $\begin{aligned} & m v \\ & m v \end{aligned}$ |
| Total Output Voltage Tolerance | $\Delta I_{O}$ Range $\begin{aligned} & \text { K-Pkg: } 5 \mathrm{~mA} \leqslant 10 \leqslant 1.0 \mathrm{~A}, \mathrm{P} \leqslant 20 \mathrm{~W} \\ & \mathrm{~T} \text {-Pkg: } 5 \mathrm{~mA} \leqslant 10 \leqslant 200 \mathrm{~mA}, \mathrm{P} \leqslant 2 \mathrm{~W} \\ & \text { P, R-Pkg: } 5 \mathrm{~mA} \leqslant 1 \mathrm{O} \leqslant 1.0 \mathrm{PA} \leqslant 15 \mathrm{~W} \end{aligned}$ | 4.8 $17 v$ | $\leqslant v_{\text {IN }} \leqslant$ | 20V) 5 | $\left(8 \mathrm{~V} \leqslant \mathrm{v}_{1 \mathrm{~N}} \leqslant 21 \mathrm{~V}\right)$ |  |  | 7.75 110.5 | $\leqslant v_{\text {IN }} \leqslant$ | 8.25 23 V ) | $\begin{aligned} & 11.7 \\ & 114.5 \mathrm{~V} \end{aligned}$ | $\leqslant \mathrm{V}_{\text {IN }} \leqslant$ | $\begin{array}{r} 12.3 \\ \leqslant 27 \mathrm{~V}) \\ \hline \end{array}$ | 14.6 | $\leqslant v_{\text {IN }}$ | $\begin{array}{r} 15.4 \\ \leqslant 30 \mathrm{~V}) \\ \hline \end{array}$ | 17.5 $121 v$ | $\leqslant v_{\text {IN }}$ | 18.5 <br> 33V) | $\left(27 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 38 \mathrm{~V}\right)$ |  |  | $\begin{array}{\|c\|} \hline \text { Volts } \\ \hline \text { mA } \\ \hline \end{array}$ |
| Quiescent Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 4 | 6.0 |  | 4 | 6.0 |  | 4 | 6.0 |  | 4 | 6.0 |  | 4 | 6.0 |  | 4 | 6.0 |  | 4 | 6.0 |  |
| $\Delta V_{\text {IN }}$ Range | $\mathrm{T}_{\mathrm{j}}=0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\left(7 v \leqslant v_{\text {IN }} \leqslant 25 \mathrm{~V}\right.$ ) |  |  | $18 \mathrm{~V} \leqslant \mathrm{v}_{1 N} \leqslant 25 \mathrm{v}$ ) |  |  | $\left(10.5 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 25 \mathrm{~V}\right)$ |  |  | $\left(14.5 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 30 \mathrm{~V}\right)$ |  |  | $\left(17.5 \mathrm{~V} \leqslant \mathrm{v}_{\text {IN }} \leqslant 30 \mathrm{~V}\right)$ |  |  | $\left(21 \mathrm{v} \leqslant \mathrm{v}_{1} \mid 1 \leq 33 \mathrm{~V}\right)$ |  |  | $\left(27 \mathrm{~V} \leqslant \mathrm{v}_{1 N} \leqslant 38 \mathrm{~V}\right)$ |  |  |  |
| Quiescent Current Change | With Line $\Delta V_{\text {IN }}$ Range With Load $\Delta I_{O}$ Range |  |  | $\begin{gathered} 1.3 \\ 0.5 \end{gathered}$ |  |  | $\begin{aligned} & 1.3 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ |  | $\cdots$ | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & m A \\ & m A \end{aligned}$ |
| Long Term Stability | 1000 hours at $\mathrm{T}_{\mathrm{j}}=125{ }^{\circ} \mathrm{C}$ |  |  | 20 |  |  | 24 |  |  | 32 |  |  | 48 |  |  | 60 |  |  | 72 |  |  | 96 | mV |
| Temperature Coefficient | $10=5 \mathrm{~mA}$ |  | -0.5 |  |  | -0.5 |  |  | -0.6 |  |  | -0.8 |  |  | -1.0 |  |  | -1.2 |  |  | -1.5 |  | $\mathrm{mv} / \mathrm{cc}$ |
| Ripple Rejection | $f=120 \mathrm{~Hz}, \Delta \mathrm{~V}_{1 \mathrm{~N}}=10 \mathrm{~V}$ |  | 78 |  |  | 75 |  |  | 72 |  |  | 71 |  |  | 70 |  |  | 69 |  |  | 66 |  | dB |
| Output Noise Voltage | $T_{j}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leqslant \mathrm{f} \leqslant 100 \mathrm{kHz}$ |  | 40 |  |  | 45 |  |  | 52 |  |  | 75 |  |  | 90 |  |  | 110 |  |  | 170 |  | $\mu \mathrm{V} \mathrm{rms}$ |
| Dropout Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{0}=1.0 \mathrm{~A}$ ( $\mathrm{K}-\mathrm{Pkg}$. only) |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  | Volts |
| Short Circuit Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ ( Note 4) |  | 2.1 |  |  | 2.0 |  |  | 1.8 |  |  | 1.5 |  |  | 1.3 |  |  | 1.0 |  |  | 0.7 |  | Amps |
| Peak Output Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.2 |  |  | 2.2 |  |  | 2.2 |  | Amps |
| Thermal Shutdown | $10=5 \mathrm{~mA}$ |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  | ${ }^{\circ} \mathrm{C}$ |

1. $\mathrm{T}_{\mathrm{j}}=0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, IOUT $=500 \mathrm{~mA}$ for $\mathrm{R}, \mathrm{P}, \mathrm{K}$-Package and 100 mA for $T$-Package, unless otherwise noted.
2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.
3. Specifications at operating currents above 500 mA do not apply to $T$-Package. 4. Short circuit protection is only assured over $\Delta V_{\text {IN }}$ range

Three Terminal Negative Regulator Series

## SG7900/SG7900C

The 7900 series of negative regulators offer self-contained, fixedvoltage capability up to 1.5 amps of load current. With four factory set output voltages ( $-5 \mathrm{~V},-5.2 \mathrm{~V},-12 \mathrm{~V}$, and -15 V ) and four package options, this regulator series is an optimum complement to the SG7800/140 line of three terminal positive regulators.

Since these regulators require only a single output capacitor for satisfactory performance, and are protected from overload conditions by internal current limiting and thermal shutdown protection, ease of application is assured.

Although designed as fixed-voltage regulators, the output voltage can be increased through the use of a simple voltage divider. The low quiescent drain current of the device insures good regulation when this method is used. Product is available in hermetically sealed TO-39, TO-66 and TO-3 power packages and commercial product is also available in TO-220.


- Output voltage set internally to $\pm \mathbf{3} \%$
- One volt minimum input-output differential
- Excellent line and load regulation
- Short circuit current limited
- Thermal overload protection


ABSOLUTE MAXIMUM RATINGS

| Device Output Voltage Inp | Input Voltage | Input-Output Differential |
| :---: | :---: | :---: |
| 5.0 volts | -25V | 25V |
| 5.2 voits | -25V | 25V |
| 8.0 volts | -35V | 30V |
| 12 volts | -35V | 30 V |
| 15 volts | -40V | 30V |
| Power dissipation |  | Internally Limited |
| Operating junction temperature range |  |  |
| SG7900 series |  | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| SG7900C series |  | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead temperature (soldering, 10 sec) |  | $300^{\circ} \mathrm{C}$ |



7900 ELECTRICAL CHARACTERISTICS (See Notes $1 \& 2$ )

| DEVICE TYPE |  | 7905 |  |  | 7905.2 |  |  | 7908 |  |  | 7912 |  |  | 7915 |  |  | Units <br> Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOMINAL OUTPUT VOLTAGE |  | -5 |  |  | -5.2 |  |  | -8 |  |  | -12 |  |  | -15 |  |  |  |
| INPUT VOLTAGE (Unless Otherwise Noted) |  | -10 |  |  | -10 |  |  | -14 |  |  | -19 |  |  | -23 |  |  | Volts |
| PARAMETER | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Output Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{0}=5 \mathrm{~mA}$ | -4.8 |  | -5.2 | -5.0 |  | - -5.4 | -7.7 |  | -8.3 | -11.5 |  | -12.5 | -14.4 |  | -15.6 | Volts |
| Line Regulation | $\begin{gathered} T_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{IO}_{\mathrm{O}}=5 \mathrm{~mA} \\ \Delta \mathrm{~V}_{\mathrm{IN}} \text { Range } \end{gathered}$ | $\left(-7 V \leqslant v_{I N} \leqslant-25 V\right)$ |  |  | $\left(-8 V \leqslant V_{I N} \leqslant-25 V\right)$ |  |  | $\begin{array}{\|c\|c\|c\|} \hline\left(-10.5 \mathrm{~V} \leqslant \mathrm{~V}_{I N} \leqslant-25 \mathrm{~V}\right) \\ \hline & 80 \\ \hline \end{array}$ |  |  | $\begin{array}{\|c\|c\|c\|} \hline 12 & 120 \\ \hline\left(-14.5 \mathrm{~V} \leqslant v_{I N} \leqslant-30 \mathrm{~V}\right) \\ \hline \end{array}$ |  |  |  15 150 <br> $\left(-17.5 \mathrm{~V} \leqslant \mathrm{~V}_{1 \mathrm{~N}} \leqslant-35 \mathrm{~V}\right)$   |  |  | mV |
| Line Regulation | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{IO}^{\prime}=5 \mathrm{~mA}$ | $\left(-8 V \leqslant V_{I N} \leqslant-12 V\right)$ |  |  | $\underset{\left(-9 V \leqslant V_{I N} \leqslant-12 V\right)}{6}$ |  |  | $\begin{gathered} 8 \\ \left(-11 V \leqslant V_{I N} \leqslant-17 V\right) \\ \hline \end{gathered}$ |  |  | $\left(-16 V \leqslant V_{I N} \leqslant-22 V\right)$ |  |  | $\left(-20 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant-26 \mathrm{~V}\right)$ |  |  | mV |
| Load Regulation <br> R, K-Package <br> T-Package (Note 3) | $\begin{gathered} T_{j}=25^{\circ} \mathrm{C} \\ 5 \mathrm{~mA} \leqslant 10 \leqslant 1.5 \mathrm{~A} \\ 5 \mathrm{~mA} \leqslant 10 \leqslant 500 \mathrm{~mA} \end{gathered}$ |  | $\begin{gathered} 15 \\ 5 \end{gathered}$ | 50 25 |  | 20 6 | 60 30 |  | 12 | 80 40 |  | 28 | $\begin{gathered} 120 \\ 60 \end{gathered}$ |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{gathered} 150 \\ 75 \end{gathered}$ | $\begin{aligned} & m v \\ & m V \end{aligned}$ |
| Load Regulation <br> R, K-Package <br> T-Package (Note 3) | $\begin{gathered} \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ 250 \mathrm{~mA} \leqslant 1_{\mathrm{O}} \leqslant 750 \mathrm{~mA} \\ 100 \mathrm{~mA} \leqslant 1_{\mathrm{O}} \leqslant 250 \mathrm{~mA} \end{gathered}$ |  | 15 5 | 25 15 |  | 20. 6 | 30 |  | 12 4 | 40 25 |  | 28 8 | $\begin{aligned} & 60 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 75 \\ & 60 \end{aligned}$ | $\begin{aligned} & m V \\ & m V \end{aligned}$ |
| Total Output <br> Voltage Tolerance <br> P, R, K-Package <br> (T-Package) (Note 3) | $\begin{gathered} \text { ( } \Delta I_{O} \text { Ranye) } \\ 5 \mathrm{~mA} \leqslant 1_{O} \leqslant 1.0 \mathrm{~A}, \mathrm{P} \leqslant 15 \mathrm{~W} \\ \left(5 \mathrm{~mA} \leqslant 1_{\mathrm{O}} \leqslant 200 \mathrm{~mA}, \mathrm{P} \leqslant 2 \mathrm{~W}\right) \end{gathered}$ | $\left. \right\rvert\, \begin{aligned} & -5.25 \end{aligned}$ |  |  | $\begin{aligned} & \left(-9 v \leqslant v_{I N} \leqslant-21 \mathrm{~V}\right) \\ & -4.95\|\quad\| \begin{array}{l} -5.45 \end{array} \end{aligned}$ |  |  | $\begin{array}{\|l\|l\|l} \left(-11.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant-23 \mathrm{~V}\right) \\ -7.6 & & -8.4 \end{array}$ |  |  | $\left(-15.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant-27 \mathrm{~V}\right)$-11.4 |  |  | $$ |  |  | Volts |
| Quiescent Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 1 | 2 |  | 1 | 2 |  | 1 | 2 |  | 1.5 | 3 |  | 1.5 | 3 | mA |
| Quiescent Current Change | With Line $\Delta V_{\text {IN }}$ Range With Load $\Delta^{\prime} \mathrm{O}$ Range |  |  | 1.3 .5 |  |  | 1.3 .5 |  |  | 1.0 .5 |  |  | 1.0 .5 |  |  | 1.0 .5 | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \end{gathered}$ |
| Long Term Stability | 1000 hours at $\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ |  |  | 20 |  |  | 24 |  |  | 32 |  |  | 48 |  |  | 60 | mV |
| Temperature Coefficient | $\mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}$ |  | -0.5 |  |  | -0.5 |  |  | -0.6 |  |  | -0.8 |  |  | -1.0 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Ripple Rejection | $\mathrm{f}=120 \mathrm{~Hz}, \Delta \mathrm{~V}_{\text {IN }}=10 \mathrm{~V}$ | 54 | 60 |  | 54 | 60 |  | 54 | 60 |  | 54 | 60 |  | 54 | 60 |  | dB |
| Output Noise Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leqslant \mathrm{f} \leqslant 100 \mathrm{kHz}$ |  | 40 |  |  | 45 |  |  | 52 |  |  | 75 |  |  | 90 |  | $\mu \mathrm{V}$ rms |
| Dropout Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=1.0 \mathrm{~A}$ (Note 3) |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  | Volts |
| Short Circuit Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ (Note 5) |  | 2.1 |  |  | 2.0 |  |  | 1.8 |  |  | 1.5 |  |  | 1.3 |  | Amps |
| Peak Output Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ (Note 3) |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.2 |  | Amps |
| Thermal Shutdown | $10=5 \mathrm{~mA}$ (Note 3) |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  | ${ }^{\circ} \mathrm{C}$ |

1. $T_{j}=-55^{\circ} \mathrm{C}$ to $<+150^{\circ} \mathrm{C}$, IOUT $=500 \mathrm{~mA}$ for $R, P$ and $K-P a c k a g e$ and 100 mA for $T$-Package, unless otherwise noted.
2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.
3. Specifications at operating currents above 500 mA do not apply to T -Package.

7900C ELECTRICAL CHARACTERISTICS (See Notes $1 \& 2$ )

| DEVICE TYPE |  | 7905C |  |  | 7905.2C |  |  | 7908C |  |  | 7912C |  |  | 7915C |  |  | Units <br> Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOMINAL OUTPUT VOLTAGE |  | -5 |  |  | -5.2 |  |  | -8 |  |  | -12 |  |  | -15 |  |  |  |
| INPUT VOLTAGE (Unless Otherwise Noted) |  | -10 |  |  | -11 |  |  | -14 |  |  | -19 |  |  | -23 |  |  | Volts |
| PARAMETER | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Output Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{IO}=5 \mathrm{~mA}$ | -4.8 |  | -5.2 | -5.0 |  | -5.4 | -7.7 |  | -8.3 | -11.5 |  | -12.5 | -14.4 |  | -15.6 | Volts |
| Line Regulation | $\begin{gathered} T_{j}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA} \\ \Delta V_{\text {IN }} \text { Range } \end{gathered}$ | $\left(-7 V \leqslant V_{I N} \leqslant-25 \mathrm{~V}\right)$ |  |  | $\left(-8 V \leqslant V_{\text {IN }} 6 \leqslant-25 V\right)$ |  |  | $\begin{array}{\|c\|c} 8 & 160 \\ \left(-10.5 \mathrm{~V} \leqslant v_{I N} \leqslant-25 \mathrm{~V}\right) \end{array}$ |  |  | $\begin{array}{\|c\|c} 12 & 240 \\ \left(-14.5 \mathrm{~V} \leqslant V_{I N} \leqslant-30 \mathrm{~V}\right) \end{array}$ |  |  | $\left(-17.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant-30 \mathrm{~V}\right)$ |  |  | mV |
| Line Regulation | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{IO}_{\mathrm{O}}=5 \mathrm{~mA}$ | $\begin{array}{rr} 3 & 50 \\ \left(-8 V \leqslant V_{I N} \leqslant-12 V\right) \end{array}$ |  |  | $\left(-9 \mathrm{~V} \leqslant \mathrm{~V}_{I N} \leqslant-12 \mathrm{~V}\right)$ |  |  | $\begin{array}{c\|c} 8 & 80 \\ \left(-11 \vee \leqslant v_{I N} \leqslant-17 V\right) \end{array}$ |  |  | $\begin{array}{r\|r} 12 & 120 \\ \left(-16 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant-22 \mathrm{~V}\right) \end{array}$ |  |  | $\begin{array}{r\|r} 15 & 150 \\ \left(-20 V \leqslant V_{I N} \leqslant-26 V\right) \end{array}$ |  |  | mV |
| Load Regulation P, R, K-Package T-Package (Note 3) | $\begin{gathered} T_{j}=25^{\circ} \mathrm{C} \\ 5 \mathrm{~mA} \leqslant 10 \leqslant 1.5 \mathrm{~A} \\ 5 \mathrm{~mA} \leqslant 10 \leqslant 500 \mathrm{~mA} \end{gathered}$ |  | 15 5 | $\begin{gathered} 100 \\ 50 \end{gathered}$ |  | 20 6 | $\begin{array}{r} 100 \\ 50 \end{array}$ |  | 24 7 | $\begin{gathered} 160 \\ 80 \end{gathered}$ |  | 28 8 | $\begin{aligned} & 240 \\ & 120 \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | $m V$ |
| Load Regulation P, R, K-Package T-Package (Nōte 3) | $\begin{gathered} \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ 250 \mathrm{~mA} \leqslant 1_{\mathrm{O}} \leqslant 750 \mathrm{~mA} \\ 100 \mathrm{~mA} \leqslant 1_{\mathrm{O}} \leqslant 250 \mathrm{~mA} \end{gathered}$ |  | 15 5 | 50 25 |  | 20 | 50 25 | . | 24 7 | 80 40 |  | 28 8 | 120 60 |  | 30 10 | 150 75 | $\begin{aligned} & m V \\ & m V \end{aligned}$ |
| Total Output Voltage Tolerance P, R, K-Package (T-Package) (Note 3) | ( $\Delta I_{O}$ Range) <br> $5 \mathrm{~mA} \leqslant \mathrm{I}_{\mathrm{O}} \leqslant 1.0 \mathrm{~A}, \mathrm{P} \leqslant 15 \mathrm{~W}$ <br> $(5 \mathrm{~mA} \leqslant 1 \mathrm{O} \leqslant 200 \mathrm{~mA}, \mathrm{P} \leqslant 2 \mathrm{~W})$ |  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|c\|c} \hline\left(-14.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{N}} \leqslant-27 \mathrm{~V}\right) \\ \\ -11.4 \end{array}$ |  |  |  |  |  | Volts |
| Quiescent Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 1 | 2 |  | 1 | 2 |  | 1 | 2 |  | 1.5 | 3 |  | 1.5 | 3 | mA |
| Quiescent Current Change | With Line $\Delta V_{I N}$ Range With Load $\Delta I_{0}$ Range |  |  | 1.3 .5 |  |  | 1.3 .5 |  |  | 1.0 .5 |  |  | 1.0 .5 |  |  | 1.0 . | - mA |
| Long Term Stability | 1000 hours at $\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ |  |  | 20 |  |  | 24 |  |  | 32 |  |  | 48 |  |  | 60 | mV |
| Temperature Coefficient | $10=5 \mathrm{~mA}$ |  | -0.5 |  |  | -0.5 |  |  | -0.6 |  |  | -0.8 |  |  | -1.0 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Ripple Rejection | $f=120 \mathrm{~Hz}, \Delta \mathrm{~V}_{\text {IN }}=10 \mathrm{~V}$ | 54 | 60 |  | 54 | 60 |  | 54 | 60 |  | 54 | 60 |  | 54 | 60 |  | dB |
| Output Noise Voltage | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leqslant \mathrm{f} \leqslant 100 \mathrm{kHz}$ |  | 40 |  |  | 45 |  |  | 52 |  |  | 75 |  |  | 90 |  | $\mu \mathrm{V}$ rms |
| Dropout Voltage | $\mathrm{T}_{\mathrm{j}}=25{ }^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=1.0 \mathrm{~A}$ (Note 3) |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  | Volts |
| Short Circuit Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ (Note 4) |  | 2.1 |  |  | 2.0 |  |  | 1.8 |  |  | 1.5 |  |  | 1.3 |  | Amps |
| Peak Output Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ (Note 3) |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.5 |  |  | 2.2 |  | Amps |
| Thermal Shutdown | $\mathrm{I}_{0}=5 \mathrm{~mA}($ Note 3) |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  |  | 175 |  | ${ }^{\circ} \mathrm{C}$ |

1. $T_{j}=0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, IOUT $=500 \mathrm{~mA}$ for $R, P$ and $K-P a c k a g e$ and 100 mA for $T$-Package, unless otherwise noted.
2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.
3. Specifications at operating currents above 500 mA do not appiy to I-Package.
4. Short circuit protection is only assured over $\Delta V_{\text {IN }}$ :ange.

## OPERATIONAL AMPLIFIERS

General Purpose, Compensated Op Amps
General Purpose, Uncompensated Op Amps
Dual, Compensated Op Amps
Quad Op Amps
High Performance Op Amps
High Voltage Op Amps
Low Power Op Amps
Voltage Followers

## Uncompensated Operational Amplifiers

## SG101/201

The SG101/201 are general purpose operational amplifiers. Features include excellent input bias/current and drift characteristics plus short circuit protection and pin compatibility with many industry-standard operational amplifiers.

## SG101A/201A/301A

The SG101A/201A/301A offer improved performance over the SG101/ 201 operational amplifiers and also provide short circuit protection and pin compatibility with industry standard types.

- Frequency compensated with a single capacitor - no resistor required
- Low current drain: 1.8 mA at $\pm \mathbf{2 0 V}$
- Continuous short circuit protection
- Operation as a comparator with differential inputs as high as $\pm 30 \mathrm{~V}$
- No latch up when common mode range is exceeded
- 3 mV offset voltage over temperature
- 100nA input current over temperature
- 20nA offset current over temperature
- Guaranteed drift characteristics
- Offsets guaranteed over full common mode range

| PARAMETERS* | 101 | 201 | 101A | 201A | 301 A | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\pm 5$ to $\pm 20$ | $\pm 5$ to $\pm 20$ | $\pm 5$ to $\pm 20$ |  | $\pm 5$ to $\pm 15$ | V |
| Operating Temperature Range | -55 to +125 | 0 to +70 | -55 to +125 | -25 to +85 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T, Y, J, F | T, Y, J, F, N,M | T, Y, J, F | T, Y, J, F, N, M |  | - |
| Input Offset Voltage | 5.0 | 7.5 | 2.0 (3.0) |  | 7.5 (10) | mV |
| Input Offset Current | 200 (500) | 500 (750) | 10 (20) |  | 50 (70) | $n \mathrm{~A}$ |
| Input Bias Current | 0.5 (1.5) | 1.5 (2.0) | 0.075 (0.1) |  | 0.25 (0.30) | $\mu \mathrm{A}$ |
| Temp Coeff Input Offset Voltage | (3.0 typ) | (6.0 typ) | 15 |  | 30 | $\mu \vee /{ }^{\circ} \mathrm{C}$ |
| Temp Coeff INput Offset Current | - | - | 0.2 |  | 0.6 | $n \mathrm{~A} /{ }^{\circ} \mathrm{C}$ |
| Large Signal Voltage Gain ${ }^{1}$ | 50 (25) | 20 (15) | 50 (25) |  | 25 (15) | $\mathrm{V} / \mathrm{mV}$ |
| Common Mode Rejection | (70) | (65) | (80) |  | (80) | dB |
| Power Supply Rejection | (316) | (316) | (100) |  | (100) | $\mu \mathrm{V} / \mathrm{V}$ |
| Input Common Mode Voltage Range ${ }^{2}$ | $( \pm 12)$ | $( \pm 12)$ | $(+15,-12)$ |  | (+15, -12) | V |
| Differential Input Voltage | $\pm 30$ | $\pm 30$ | $\pm 30$ |  | $\pm 30$ | V |
| $\begin{array}{ll} \text { Slew Rate } & A_{V}=1, \\ & A_{V}=10 \\ \hline \end{array}$ | $\begin{aligned} & 0.2 \\ & 3 \text { (typ) } \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 3 \text { (typ) } \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 3 \text { (typ) } \end{aligned}$ |  | $\begin{aligned} & 0.2 \\ & 3 \text { (typ) } \\ & \hline \end{aligned}$ | $V / \mu \mathrm{S}$ |
| Unity Gain Bandwidth | 0.5 (typ) | 0.5 (typ) | 0.5 (typ) |  | 0.5 (typ) | MHz |
| Supply Current | 3.0 | 3.0 | 3.0 |  | 3.0 | mA |
| $V_{\text {out }} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $\pm 10$ | $\pm 10$ | $\pm 10$ |  | $\pm 10$ | V |
| $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\pm 12$ | $\pm 12$ | $\pm 12$ |  | $\pm 12$ | V |
| Noise $R_{\text {S }}=1 \mathrm{k} \Omega \quad \mathrm{f}=10 \mathrm{~Hz}$ to 10 kHz | 4 | 4 | 4 |  | 4 | $\begin{aligned} & \mu V(\mathrm{rms}) \\ & \text { (typ) } \end{aligned}$ |
| $\mathrm{R}_{\mathrm{S}}=500 \mathrm{k} \Omega \quad \mathrm{f}=10 \mathrm{~Hz}$ to 10 kHz | 25 | 25 | 25 |  | 25 |  |

*Parameters apply over supply voltage range and are min./max. limits either at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.
${ }^{1} R_{L}=2 k \Omega$
${ }^{2} V_{S}= \pm 15 \mathrm{~V}$


SG101/201, SG101A/201A/301A Chip (See T-package diagram for pad

Compensation and Optiona Balancing Circuit



Feedforward Compensation increases slew rate and gain-bandwidth TYPICALLY BY A FACTOR OF 10.




## Voltage Followers

## SG102/202/302

The SG102/202/302 are high-gain operational amplifiers designed specifically for unity-gain non-inverting voltage follower applications. The devices incorporate advanced super-beta transistor processing techniques to obtain very low input current and high input impedance. The input transisters are operated at zero collector-base voltage to virtually eliminate high temperature leakage currents resulting in extremely low input current and low offset voltage drift.

## SG110/210/310

The SG110/210/310 are high gain operational amplifiers internally connected as unity-gain non-inverting amplifiers. Super-beta transistors are used in the input stage to obtain extremely low bias currents without sacrificing speed. These devices are directly interchangeable with the 101, 102, 741 and 709 in voltage follower applications. Internal frequency compensation and offset balancing are provided. The SG110 family is useful in fast sample and hold circuits, active filters or as general purpose buffers.

- 10nA input current max over temperature
- 20 MHz small signal bandwidth - typ
- $30 \mathrm{~V} / \mu \mathrm{s}$ slew rate - typ
- $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ supply voltage range
- No external frequency compensation necessary
- Low input bias current - $\mathbf{1 0 0} \mathbf{n A}$
- High input resistance $-10,000 \mathrm{M} \Omega$
- Internal frequency compensation
- Fast slewing - $10 \mathrm{~V} / \mu_{\mathrm{s}}$ - typ
- Simple offset balancing with $1 \mathbf{k}$ potentiometer

| PARAMETERS* | 102 | 202 | 302 | 110 | 210 | 310 | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\pm 15$ | $\pm 15$ | $\pm 15$ | $\pm 5$ to $\pm 18$ | $\pm 5$ to $\pm 18$ | $\pm 5$ to $\pm 18$ | V |
| Operating Temperature Range | -55 to +125 | -25 to +85 | 0 to +70 | -55 to +125 | -25 to +85 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T, J, Y | T, J, M, N, Y |  | T, J, Y | T, J, M, N, Y |  |  |
| Input Offset Voltage | 5.0 (7.5) | 10 (15) | 15 (20) | 4.0 (6.0) | 4.0 (6.0) | 7.5 (10) | mV |
| Input Bias Current | 10 (100) | 15 (50) | 30 (50) | 3.0 (10) | 3.0 (10) | 7.0 (10) | nA |
| Temp Coeff Input Offset Voltage | 6 (typ) | 15 (typ) | 20 (typ) | 12 (typ) | 6 (typ) | 10 (typ) | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Large Signal Voltage Gain | (0.999) | 0.999 | 0.9985 | 0.999 | 0.999 | 0.999 | V/V |
| Power Supply Rejection | 60 | 60 | 60 | 70 | 70 | 70 | dB |
| Input Common Mode Range | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\pm 10$ |
| Input Resistance | $10^{10}$ | $10^{10}$ | $10^{9}$ | $10^{10}$ | $10^{10}$ | $10^{10}$ | $\Omega$ |
| Output Resistance | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | $\Omega$ |
| $\mathrm{V}_{\text {os }}$ Adjust | $1 \mathrm{k} \Omega$ Pot | $1 \mathrm{k} \Omega$ Pot | $1 \mathrm{k} \Omega$ Pot | $1 \mathrm{k} \Omega$ Pot | $1 \mathrm{k} \Omega$ Pot | $1 \mathrm{k} \Omega$ Pot | - |
| Slew Rate $A_{V}=1$ | 10 (typ) | 10 (typ) | 10 (typ) | 30 (typ) | 30 (typ) | 30 (typ) | $\mathrm{V} / \mu \mathrm{S}$ |
| Unity Gain Bandwidth (typ, MHz) | 8 (typ) | 8 (typ) | 8 (typ) | 12 (typ) | 12 (typ) | 12 (typ) | MHz |
| Supply Current | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | mA |
| $\mathrm{V}_{\text {out }} \quad \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | V |

*Parameters apply over supply voltage range and are min./max. limits either at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.

CONNECTION DIAGRAMS

SG102/202/302, SG110/210/310 Chip (See T-package diagram for pad functions)

balance



## SG107/207/307

The SG107/207/307 offer excellent input bias currents and drift characteristics as well as short circuit protection and pin compatibility with the $\mathbf{7 4 1}$ class of amplifiers.

- 3 mV max offset voltage over temperature
- 100 nA max input bias current over temperature
- 20nA max offset current over temperature
- Offsets guaranteed over full common mode range
- Guaranteed drift characteristics


## SG741/741C

SG741/741C are pin compatible with the most widely accepted operational amplifiers and provide excellent performance for a wide range of applications.

## - Complete short circuit protection

- Offset voltage null capability
- High common mode voltage range
- High differential input voltage range


## SG1217/3217

These devices are identical to the SG741/ 741C types, except internal compensation is reduced from 30 pF to 3 pF . Frequency response is ten times that of the standard device. Stability is unconditional from open loop to a closed loop gain of 20 dB . These devices are especially useful in hybrid applications since higher bandpass is achieved without an outboard capacitor.

- Slew rate typically $5 \mathrm{~V} / \mu \mathrm{sec}$
- 10 times frequency response 741/741C
- Ideal chip for hybrid applications

| PARAMETERS* | 107 | 207 | 307 | 741 | 741 C | 1217 | 3217 | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\pm 5$ to $\pm 20$ |  | $\pm 5$ to $\pm 20$ | $\pm 15$ | $\pm 15$ | $\pm 15$ | $\pm 15$ | V |
| Operating Temperature Range | -55 to +125 | -25 to +85 | 0 to +70 | -55 to +125 | 0 to +70 | -55 to +125 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types (See Page 55) | T, J, F, Y | T, J, F, Y, M, N |  | T, J, F, Y | T,J,Y,F,M,N | T, J, F, Y | T,J,Y,F,M,N | - |
| Input Offset Voltage | 2.0 (3.0) |  | 7.5 (10) | 5.0 (6.0) | 6.0 (7.5) | 5.0 (6.0) | 6.0 (7.5) | mV |
| Input Offset Current | 10 (20) |  | 50 (70) | 200 (500) | 200 (300) | 200 (500) | 200 (500) | nA |
| Input Bias Current | 0.075 (0.1) |  | 0.25 (0.3) | 0.5 (1.5) | 0.5 (0.8) | 0.5 (1.5) | 0.5 (0.8) | $\mu \mathrm{A}$ |
| Temp. Coeff. Input Offset Voltage | $(15)^{2}$ |  | $(30)^{2}$ | (3.0 typ) | (6.0 typ) | (3.0 typ) | (6.0 typ) | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Temp. Coeff. Input Offset Current | (0.2) |  | (0.6) | (0.5 typ) | (0.5 typ) | (0.5 typ) | (0.5 typ) | $n A /{ }^{\circ} \mathrm{C}$ |
| Large Signal Voltage Gain | 50 (20) |  | 25 (15) | 50 (25) | 20 (15) | 50 (25) | 20 (15) | $\mathrm{V} / \mathrm{mV}$ |
| Common Mode Rejection | (80) |  | (80) | (70) | 70 | (70) | 70 | dB |
| Power Supply Rejection | (100) |  | (100) | (150) | 150 | (150) | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Input Common Mode Range | +15, -12 |  | +15, -12 | $\pm 12$ | $\pm 12$ | $\pm 12$ | $\pm 12$ | V |
| Differential Input Voltage | $\pm 30$ |  | $\pm 30$ | $\pm 30$ | $\pm 30$ | $\pm 30$ | $\pm 30$ | V |
| Unity Gain Bandwidth | 0.5 (typ) |  | 0.5 (typ) | 0.8 (typ) | 0.8 (typ) | 0.8 (typ) | 0.8 (typ) | MHz |
| Slew Rate | 0.2 |  | 0.2 | 0.3 | 0.3 | 5.0 (typ) ${ }^{3}$ | 5.0 (typ) $^{3}$ | $\mathrm{V} / \mu \mathrm{S}$ |
| Supply Current | 3.0 |  | 3.0 | 2.8 | 2.8 | 2.8 | 2.8 | mA |
| Output Voltage Swing $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $\pm 10$ |  | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | V |
| $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\pm 12$ |  | $\pm 12$ | $\pm 12$ |  | $\pm 12$ |  | V |
| $\begin{aligned} & \text { Noise (typ) } \\ & R_{s}=1 \mathrm{k} \Omega \\ & f=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \end{aligned}$ | 4 |  | 4 | 3 | 3 | 3 | 3 | $\mu \vee(\mathrm{rms})$ |
| $\begin{aligned} & R_{\mathbf{s}}=500 \mathrm{k} \Omega \\ & \mathrm{f}=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \end{aligned}$ | 25 |  | 25 | 25 | 25 | 25 | 25 |  |

*Parameters apply over supply voltage range and are min./max. limits either at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.

$$
{ }^{1} V_{S}= \pm 15 V \quad{ }^{2} T_{A}=+25^{\circ} \mathrm{C} \leqslant+125^{\circ} \mathrm{C} \quad{ }^{3} \text { Minimum recommended closed loop gain of } 10
$$



## High Performance Operational Amplifiers

## SG108/208/308 SG108A/208A/308A

 SG1118/2118/3118 SG1118A/2118A/3118AThis series provides input currents and offset voltages which approach performance levels previously associated only with FET or chopper stabilized amplifiers. Superior power supply rejection ratio allows use of unregulated supplies and internal short circuit protection makes application nearly foolproof. Also, these devices feature low power consumption over a wide range of supply voltages. Frequency compensation for the 108 series is accomplished with a single external capacitor.

The SG1118 types are internally compensated versions of the 108 devices. Since a 30 pF capacitor is built into the chip, no external components are needed for frequency compensation. In addition, provision is made for paralleling the internal capacitor making it possible to over-compensate to increase stability margin. The " $A$ " versions are high performance selections from the 108 and 1118 types.

- Extremely low input bias currents
- Offset currents less than 1.0 nA
- Guaranteed voltage and current drift characteristics
- $300 \mu \mathrm{~A}$ power supply current
- Internal compensation on 1118/2118/3118 types

| PARAMETERS* ${ }^{1}$ | 108/1118 | 208/2118 | 308/3118 | 108A/1118A | 208A/2118A | 308A/3118A | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\pm 5$ to $\pm 20$ |  | $\pm 5$ to $\pm 15$ | $\pm 5$ to $\pm 20$ |  | $\pm 5$ to $\pm 15$ | $V$ |
| Operating Temperature Range | -55 to +125 | -25 to +85 | 0 to +70 | -55 to +125 | -25 to +85 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | J, Y, T, F | J, Y, T, F, M |  | J, Y, T, F | J, Y, T, F, M |  | - |
| Input Offset Voltage | 2.0 (3.0) |  | 7.5 (10) | 0.5 (1.0) |  | 0.5 (0.73) | mV |
| Input Offset Current | 0.2 (0.4) |  | 1.0 (1.5) | 0.2 (0.4) |  | 1.0 (1.5) | nA |
| Input Bias Current | 2.0 (3.0) |  | 7 (10) | 2.0 (3.0) |  | 7 (10) | nA |
| Temp Coeff Input Offset Voltage | (15) |  | (30) | (5.0) |  | (5.0) | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Temp Coeff Input Offset Current | (2.5) |  | (10) | (2.5) |  | (10) | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Large Signal Voltage Gain | 50 (25) |  | 25 (15) | 80 (40) |  | 80 (60) | $\mathrm{V} / \mathrm{mV}$ |
| Common Mode Rejection | (85) |  | (80) | (96) |  | (96) | dB |
| Power Supply Rejection | (100) |  | (100) | (16) |  | (16) | $\mu \mathrm{V} / \mathrm{V}$ |
| Input Common Mode Range | $( \pm 13.5)$ |  | ( $\pm 13.5$ ) | $( \pm 13.5)$ |  | $( \pm 13.5)$ | V |
| Slew Rate $\quad A_{V}=1$ | 0.1 |  | 0.1 | 0.1 |  | 0.1 | $V / \mu S$ |
| $A_{V}=10$ | 3 (typ) |  | 3 (typ) | 3 (typ) |  | 3 (typ) | $v / \mu \mathrm{S}$ |
| Unity Gain Bandwidth | 0.3 (typ) |  | 0.3 (typ) | 0.3 (typ) |  | 0.3 (typ) | MHz |
| Supply Current | 0.6 |  | 0.8 | 0.6 |  | 0.8 | mA |
| $V_{\text {out }} \quad R_{L}=10 \mathrm{k} \Omega$ | $\pm 13$ |  | $\pm 13$ | $\pm 13$ |  | $\pm 13$ | V |
| Noise $R_{\text {S }}=1 \mathrm{k} \Omega \quad \mathrm{f}=10 \mathrm{~Hz}$ to 10 kHz | 4 |  | 4 | 4 |  | 4 | $\mu \mathrm{V}$ (rms) |
| $\mathrm{R}_{\mathrm{s}}=500 \mathrm{k} \Omega \quad \mathrm{f}=10 \mathrm{~Hz}$ to 10 kHz | 20 |  | 20 | 20 |  | 20 | (typ) |

*Parameters apply over supply voltage range and are min./max. limits either at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (or over operating temperat ure range if enclosed in parentheses), unless otherwise indicated.
1 Inputs are shunted with back-to-back diodes for overvoltage protection. Excessive current will flow if a differential input voltage in excess of one volt is applied between the inputs unless some limiting resistance is used.

## CONNECTION DIAGRAMS


for 1118/1118A



SG1118/1118A Chip (See T-package diagram for pad functions)



## Quad Operational Amplifier

## SG124/224/324

The SG124 series integrated circuit contains four true-differential, independent operational amplifiers. Each amplifier has been designed to operate from either a single supply voltage or plus and minus voltages and features internal frequency compensation, high gain, and very low supply current requirements. An additional significant advantage of these amplifiers is that when using a single supply, the input and output can be operated down to ground potential. Thus, they can be powered by a standard $+5 V$ DC logic supply and still be compatible with all forms of logic inputs and outputs.

- Four internatly compenarted op ampe in a single packege
- Inpele and ourtperts can go to ground with a strigle supply voltage
- Inpuit blas cuwrent is both low and conetant win temperature
- Wide supply voltiege compalitimity with low current cram

ABSOLUTE MAXIMUM RATINGS

| Supply Voltage, $\mathbf{V}^{+}$ | $\mathbf{3 2 V}$ DC or $\mathbf{t 1 6 V}_{\text {DC }}$ |
| :---: | :---: |
| Differential Input Voltege | 32 V DC |
| Input Voltege | $\underline{0.3 V}$ DC to ${ }^{3} \mathbf{3 2 V}$ DC |
| Power Dissipation (Note 1) |  |
| N Package (plastic) | 600 mW |
| Derate above 250C | $6.0 \mathrm{~mW} / \mathrm{O}^{\circ} \mathrm{C}$ |
| J Package (cerdip) | $1000 \mathrm{~mW}{ }^{\text {- }}$ |
| Derate sbove 250C | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Output Short-Circuit to Gind (Note 2) $\mathrm{V}^{+} \leqslant 15 \mathrm{~V}_{\mathrm{DC}}$ and $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ | Cointinuous |
| Operating Temperature Range |  |
| SG124 | -550 C to $+125^{\circ} \mathrm{C}$ |
| SG224 | -250 C to +850 |
| SG324 | $0^{\circ} \mathrm{C}$ to +700\% |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to +1500\% |
| Lead Temperature (Soldering, 60 sec) | $300^{\circ} \mathrm{C}$ |

- Avallable in 14-pin placilic or cendip pactage

| Electrical Characteristics $\left(\mathrm{V}^{+}=+5 \mathrm{~V}\right.$ DC and $\mathrm{T}_{\mathrm{A}}=250 \mathrm{C}$ unless otherwise noted) |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Conditions | SG124 |  |  | SG224/SG324 |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Input Offset Voltage | $\mathrm{R}_{\mathbf{S}}=\mathbf{0} \mathbf{\Omega}$ | -- | 2 | 5 | -- | 2 | 7 | $m V_{D C}$ |
| Input Bias Current (Note 3) | IIN ( + ) or IIN ( - ) | - | 45 | 300 | -- | 45 | 500 | nADC |
| Input Offset Current | IIN (+) or IIN (-) | -- | $\pm 3$ | $\pm 30$ | - | $\pm 5$ | $\pm 50$ | nADC |
| Input Common-Mode Voltage Range (Note 4) |  | 0 | -- | $\mathrm{V}^{+}-1.5$ | 0 | -- | $\mathrm{V}^{+}-1.5$ | VDC |
| Supply Current/ | $R_{L}=\infty$ On All Op Amps | - | 0.8 | 2 | -- | 0.8 | 2 | mADC |
| Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geqslant \mathbf{2 k} \Omega$ | - | 100 | -- | -- | 100 | - | V/mV |
| Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 0 | - | $V^{+}-1.5$ | 0 | -- | $\mathrm{V}^{+}-1.5$ | VDC |
| Common Mode Rejection Ratio | DC | -- | 85 | -- | -- | 85 | -- | dB |
| Power Supply Rejection Ratio | DC | - | 100 | - | -- | 100 | -- | dB |
| Amplifier-to-Amplifier Coupling | $\begin{aligned} & \mathbf{f}=1 \mathrm{kHz} \text { to } 20 \mathrm{kHz} \\ & \text { (Input Referred) } \end{aligned}$ | -- | $-120$ | -- | - | -120 | - | dB |
| Output Current Source | $\begin{aligned} & \mathrm{V}_{\mathbf{I N}}+=+1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~V}_{\mathbf{I N}}-= \\ & 0 \mathrm{~V}_{\mathrm{DC}} \\ & \hline \end{aligned}$ | 20 | 40 | -- | 20 | 40 | -- | mADC |
| Output Current Sink | $\begin{aligned} & \mathbf{V}_{\mathbf{I N}} \mathbf{N}^{-}=+1 \mathrm{~V}_{\mathbf{D C}}, \mathrm{V}_{\mathbf{I}} \mathbf{N}^{+=} \\ & \mathbf{O} \mathbf{V}_{\mathbf{D C}} \end{aligned}$ | 10 | 20 | -- | 10 | 20 | -- | mADC |

Note 1: For operating at high temperatures, the SG324 must be derated based on a $+125^{\circ} \mathrm{C}$ maximum junction temperature and a thermal resistance of $1750 \mathrm{C} / \mathrm{W}$ which applies for the device soldered in a printed circuit board, operating in a still air amb maximum junction temperature.
Note 2: Short circuits from the output to $\mathbf{V}^{+}$can cause excessive heating and eventual destruction. The maximum output current is approximately $\mathbf{4 0 ~ \mathrm { mA }}$ independent of the magnitude of $\mathrm{V}^{+}$. At values of supply voltage in excess of $+\mathbf{1 5 V} \mathbf{D C}$, con-
tinuous short-circuits can exceed the power dissipation ratings and cause eventual destruction.
Note 3: The destruction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.
Note 4: The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3 V . The upper end of the common-mode voltage range is $\mathrm{V}^{+}-1.5 \mathrm{~V}$. but either or both inputs can go to +30 V DC without damage.

## APPLICATIONS INFORMATION

To reduce the power supply current drain, the amplifiers have a class A output stage for small signal levels which converts to class $\mathbf{B}$ in a large signal mode. This allows the amplifiers to both source and sink large output currents. Therefore both NPN and PNP externel current boost tran sistors can be used to extend the power capability of the basic amplifiers. The output voltege needs to raise approximately 1 diode drop above ground to bies the on-chip vertical PNP transistor for output current sinking applications.

For AC applications, where the load is capacitively coupled to the out-
put of the amplifier, a resistor should be used, from the output of the amplifier to ground to increase the class A bias current and prevent crossover hifier to ground to increase the class A bias current and prevent crossover
clistortion. Where the loed is directly coupled, as in DC applications, there is no erossover distortion.

Capacitive loads which are applied directly to the output of the amplifier rechuce the loop stability margin. Values of $\mathbf{5 0} \mathrm{pF}$ can be accommodated using the worst-case non-inverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger loed capacitance must be driven by the emplifier.
 INMUT BIASED TO ONE-MALF SUPPLY

trlinterface


SIMGLE SUPPLY NON-INVERTING DC AMPLIFIER IOV INPUT = OV OUTPUT)

## High Slew Rate Operational Amplifier

## SG741S/SG741SC

The SG741S/741SC has been designed to provide a slew rate in excess of $\mathbf{2 0}$ times that of the popular SG741 circuit and yet be fully interchangeable in all other aspects. With input and output protection, internal compensation, and single-component offset nulling, this amplifier has all the features which have made the SG741 so easy to use. A guaranteed minimum slew rate of $\mathbf{1 0}$ volts per microsecond makes this device ideally suited for D to A converters and all applications requiring greater power bandwidth.

- $10 \mathrm{~V} / \mu \mathrm{s}$ minimum slew rate
- Internally compensated
- Wide common mode and differential voltage range
- M, T, and Y Packages available


Response Comparison, SG741S vs. SG741, 10/S/div., 5V/div.


Slew Rate, $1 \mu \mathrm{~S} / \mathrm{div}$., $5 \mathrm{~V} /$ div.

MAXIMUM RATINGS (TA $=+25^{\circ} \mathrm{C}$ unless otherwise noted)

| Rating | SG741S | SG741sC | Unit |
| :---: | :---: | :---: | :---: |
| Power Supply Voltage | +22 | +18 | Vdc |
|  | -22 | -18 |  |
| Differential Input Signal Voltage | $\pm 30$ |  | Volts |
| Common-Mode Input Voltage Swing (See Note 1) | $\pm 15$ |  | Volts |
| Output Short-Circuit Duration (See Note 2) | Continuous |  |  |
| Power Dissipation (Package |  |  |  |
| Limitation) |  |  |  |
| T-Package--TO-99 Metal Can | 6804.6 |  |  |
| Derate above $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{mW}^{\circ} \mathrm{C}$ |
| M-Package-Plastic Dual | 4.6625 |  | mW |
| In-Line Minidip | 5.0 |  | - |
| Derate above $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$ |  |  | mW/ ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range | -55 to +125 | 0 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  |  | ${ }^{\circ} \mathrm{C}$ |
| T-Package | -65 to +150 |  |  |
| M-Package | -55 to +125 |  |  |

Note 1. For supply voltages less than $\pm 15$ Vdc, the absolute maximum input voltage is equal to the supply voltage.
Note 2. Supply voltage equal to or less than 15 Vdc.

TYPICAL CHARACTERISTICS
( $\mathrm{V}+=+15 \mathrm{Vdc}, \mathrm{V}-=-15 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.)



ELECTRICAL CHARACTERISTICS ( $\mathrm{V}+=+15 \mathrm{Vdc}, \mathrm{V}-=-15 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)


## Dual Compensated Operational Amplifiers

## SG747/747C

The SG747/747C are dual operational amplifiers offering performance which is identical to that of the 741/741C.

- Complete short circuit protection
- Offset voltage null capability
- High common mode voltage range
- High differential input voltage range


## SG1558/1458

SG1558/1458 are internally compensated dual operational amplifiers intended for a wide range of analog applications where board space and/or weight are important. High common mode voltage range and absence of "latch-up" make these devices ideal for use as voltage followers. High gein and wide operating voltage range provide superior performance in integrator, summing amplifier and general feedback applications.

- Internally compensated
- Short-circuit protected
- Low power consumption
- 6dB/octave roll-off
- Minidip package

| PARAMETERS* | $747^{2,5}$ | $747 c^{2,5}$ | $1558{ }^{2}$ | $1458{ }^{2}$ | $1458 c^{2}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\pm 15$ | $\pm 15$ | $\pm 15$ | $\pm 15$ | $\pm 15$ | $V$ |
| Operating Temperature Range | -55 to +125 | 0 to +70 | -55 to +125 | 0 to 75 | 0 to 75 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T, |  |  | T, M |  | - |
| Input Offset Voltage | 5.0 (6.0) | 6.0 (7.5) | 5.0 (6.0) | 6.0 (7.5) | 10.0 (12.0) | mV |
| Input Offset Current | 200 (500) | 200 (300) | 200 (500) | 200 (300) | 300 (400) | nA |
| Input Bias Current | 0.5 (1.5) | 0.5 (0.8) | 0.5 (1.5) | 0.5 (0.8) | 0.7 (1.0) | $\mu \mathrm{A}$ |
| Temp Coeff Input Offset Voltage | (3.0 typ) | (6.0 typ) | (3.0 typ) | (6.0 typ) | (6.0 typ) | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Temp Coeff Input Offset Current | (0.5 typ) | 0.5 typ) | (0.5 typ) | (0.5 typ) | (0.5 typ) | nA/ ${ }^{\circ} \mathrm{C}$ |
| Large Signal Voltage Gain | $50(25)^{3}$ | $20(15)^{3}$ | $50(25)^{3}$ | $20(15)^{3}$ | 20 (15) ${ }^{4}$ | $\mathrm{V} / \mathrm{mV}$ |
| Common Mode Rejection | (70) | 70 | (70) | 70 | 60 | dB |
| Power Supply Rejection | (150) | 150 | (150) | 150 | 30 typ | $\mu \mathrm{V} / \mathrm{V}$ |
| Input Common Mode Range | $\pm 12^{1}$ | $\pm 12^{1}$ | $\pm 12^{1}$ | $\pm 12^{1}$ | $\pm 11^{1}$ | $V$ |
| Differential Input Voltage | $\pm 30$ | $\pm 30$ | $\pm 30$ | $\pm 30$ | $\pm 30$ | V |
| Unity Gain Bandwidth | 0.8 (typ) | 0.8 (typ) | 0.8 (typ) | 0.8 (typ) | 0.8 (typ) | MHz |
| Slew Rate | 0.3 | 0.3 | 0.3 | 0.3 | 0.3 | V/us |
| Supply Current | $2.8{ }^{2}$ | $2.8{ }^{2}$ | $2.8{ }^{2}$ | $2.8{ }^{2}$ | $4.0^{2}$ | mA |
| Output Voltage Swing $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\pm 9$ | $v$ |
| $R_{L}=10 \mathrm{k} \Omega$ | $\pm 12$ | - - | $\pm 12$ | $\pm 12$ | $\pm 11$ | V |
|  | 3 (typ) | 3 (typ) | 3 (typ) | 3 (typ) | 3 (typ) | $\mu \mathrm{V}$ (rms) |
| $R_{\text {s }}=500 \mathrm{k} \Omega \quad \mathrm{f}=10 \mathrm{~Hz}$ to 10 kHz | 25 (typ) | 25 (typ) | 25 (typ) | 25 (typ) | 25 (typ) |  |

*Parameters apply over supply voltage range and are min./max. limits either at $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ (or over operating temperature range if anclosed in
parentheses), unless otherwise indicated.
${ }^{1} V_{S}= \pm 15 V \quad{ }^{2}$ Each half $\quad{ }^{3} R_{L}=2 K \quad{ }^{4} R_{L}=10 K \quad{ }^{5} V+A$ and $V+B$ are internally connected

Balancing Circuit (optional) (J or N Package only)



SG747/747C Chip (See 747J-Package for pad functions)


SG1558/1458 Chip (See 1558 M-Packege for pad functions)


CONNECTION DIAGRAMS



## Uncompensated Operational Amplifiers

## SG748/748C

The SG748/748C are high performance devices which are similar to the 741/741C but without internal compensation. The 748/748C are functional and pin for pin replacements for the 301A and 201 type operational amplifiers.

## SG777/777C

The SG777/777C are precision operational amplifiers featuring low input offset current and low bias current. This device is available in most popular package styles, including minidip.

- Complete short circuit protection
- Offset voltage null capability
- High common mode voltage range
- High differential input voltage range
- Available in minidip
- Low input bias current - 25nA
- Low input offset current - 3nA
- Low input offset voltage $-\mathbf{2 m V}$
- Low offset voltage and current drift
- Short circuit protection

| PARAMETERS* | 748 | 748C | 777 | 777C | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\pm 15$ | $\pm 15$ | $\pm 15$ | $\pm 15$ | V |
| Operating Temperature Range | -55 to +125 | 0 to +70 | -55 to +125 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T, J, F, Y | T, J, F, Y, N, M | ' T, J, F, Y | T, Y, J, F, N, M | - |
| Input Offset Voltage | 5.0 (6.0) | 6.0 (7.5) | 2.0 (3.0) | (5.0) | mV |
| Input Offset Current | 200 (500) | 200 (300) | 3.0 (10.0) | 20 (40) | $n A$ |
| Input Bias Current | 500 (1500) | 500 (800) | 25 (75) | 100 (200) | $n \mathrm{~A}$ |
| Temp Coeff Input Offset Voltage | (3.0 typ) | (6.0 typ) | 15 | 30 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Temp Coeff Input Offset Current | (0.5 typ) | (0.5 typ) | 0.15 | 0.6 | $n A /{ }^{\circ} \mathrm{C}$ |
| Large Signal Voltage Gain | 50 (25) | 25 (15) | 50 (25) | 25 (15) | $\mathrm{V} / \mathrm{mV}$ |
| Common Mode Rejection | (70) | 70 | (80) | (70) | dB |
| Power Supply Rejection | (150) | 150 | (100) | (150) | $\mu \mathrm{V} / \mathrm{V}$ |
| Input Common Mode Voltage Range | $\pm 12$ | $\pm 12$ | $( \pm 12)$ | $( \pm 12)$ | V |
| Differential Input Voltage | $\pm 30$ | $\pm 30$ | $\pm 30$ | $\pm 30$ | V |
| Slew Rate $\quad A_{V}=1$, | 0.3 | 0.3 | 0.5 (typ) | 0.5 (typ) | $\mathrm{V} / \mu \mathrm{S}$ |
| $A_{v}=10$ | 3 (typ) | 3 (typ) | 5.5 (typ) | 5.5 (typ) |  |
| Unity Gain Bandwidth (typ) | 0.8 | 0.8 | 0.5 | 0.5 | MHz |
| Supply Current | 2.8 | 2.8 | 2.8 | 2.8 | mA |
| $V_{\text {out }} \quad \underline{R_{L}}=2 \mathrm{k} \Omega$ | $( \pm 10)$ | $\pm 10$ | $( \pm 10)$ | $( \pm 10)$ | $V$ |
| $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $( \pm 12)$ | - | $( \pm 12)$ | $( \pm 12)$ | V |
| Noise | * |  |  |  | $\begin{aligned} & \mu \mathrm{V}(\mathrm{rms}) \\ & \text { typ } \end{aligned}$ |
| $R_{\text {S }}=1 \mathrm{k} \Omega \quad \mathrm{f}=10 \mathrm{~Hz}$ to 10 kHz | 4 | 4 | 4 | 4 |  |
| $\mathrm{R}_{\mathrm{S}}=500 \mathrm{k} \Omega \quad \mathrm{f}=10 \mathrm{~Hz}$ to 10 kHz | 25 | 25 | 25 | 25 |  |

*Parameters apply over supply voltage range and are min./max. limits either at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.


CONNECTION DIAGRAMS


## Low Power Operational Amplifiers

## SG1250/2250/3250

The SG1250/2250/3250 operational amplifiers are designed to offer exceptional performance under conditions of extremely low internal power consumption. Since the quiescent current is determined by a single external resistor, operation over a wide range of currents and voltages is possible.

This device is similar to the $\mu \mathrm{A} 776 / 776 \mathrm{C}$ and is frequently a desirable replacement due to its superior performance.

- Adjustable power consumption to less than $\mathbf{2 0} \mu \mathbf{W}$
- Supply voltages from $\mathbf{\pm 0 . 7 5}$ to $\mathbf{\pm 1 8 V}$


## SG4250/4250C

The SG4250/4250C are intended for applications requiring extremely low internal power consumption. The device is pin compatible with the 741 type operational amplifiers and is an exact replacement for the industry standard 4250/4250C.

- $\pm 1 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ power supply operation
- $20 \mu \mathrm{~W}$ standby power consumption
- 5 nA input bias current
- $35 \mathrm{nV} \sqrt{\mathrm{Hz}}$ input noise voltage (typ)
- Internally compensated

| PARAMETERS/CONDITIONS | $1250{ }^{1}$ | $2250{ }^{1}$ | $3250{ }^{1}$ | $4250{ }^{2}$ | $4250{ }^{2}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Temperature Range | -55 to +125 | 0 to 70 | 0 to 70 | -55 to +125 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltage | $\pm 18$ |  |  |  |  |  |
| Differential Input Voltage ${ }^{3}$ | $\pm 15$ |  |  |  |  |  |
| Common Mode Range ${ }^{3}$ | $\pm 15$ |  |  |  |  |  |
| Package Types | T, Y | T, Y, M |  | T, Y | T, Y, M |  |
| $\begin{array}{ll}\text { Input Offset Voltage } & \\ & R_{S} \leqslant 100 \mathrm{~K} \Omega \\ R_{S} \leqslant 10 \mathrm{~K} \Omega\end{array}$ | $3 \text { (4) }$ | $3 \text { (4) }$ | $6.0(7.5)$ | $3(4)$ | $7.5$ | mV |
| $\begin{array}{ll}\text { Input Bias Current } & \mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\end{array}$ | $\begin{aligned} & 18(20) \\ & 12(15) \end{aligned}$ | $\begin{aligned} & 18(20) \\ & 12(15) \end{aligned}$ | $\begin{aligned} & \hline 40(50) \\ & 25(30) \\ & \hline \end{aligned}$ | $(15)^{2}$ | $30(50)^{2}$ | nA |
| Input Offset Current | 5 (8) | 5 (8) | 10 (15) | (5) | 10 (15) | nA |
| Input Resistance | 3 | 3 | 3 | 3 | 3 | M $\Omega$ |
| Large Signal Voltage Gain $R_{\mathrm{L}}=10 \mathrm{~K} \Omega$ $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm \pm 3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\end{aligned}$ | $\begin{aligned} & 40(25) \\ & 100(50) \end{aligned}$ | $\begin{aligned} & \hline 40(25) \\ & 100(50) \end{aligned}$ | $\begin{aligned} & \hline 40(25) \\ & 75(50) \end{aligned}$ | $100(50)^{2}$ | $75(50)^{2}$ | V/mV |
| Output Voltage Swing $V_{S}= \pm 3 \mathrm{~V}, R_{\mathrm{L}}=10 \mathrm{~K} \Omega$ <br>  <br> $V_{S}= \pm 15 \mathrm{~V}, R_{\mathrm{L}}=10 \mathrm{~K} \Omega$ | $\begin{aligned} & \pm 1.5( \pm 1.0) \\ & \pm 11( \pm 10) \end{aligned}$ |  |  | $\pm 11( \pm 10)^{2}$ | $\pm 11^{2}$ |  |
| CMRR RS $\leqslant 10 \mathrm{~K} \Omega$ | (70) | (70) | (70) | (70) | (70) | dB |
| PSRR  <br> $\mathrm{R}_{\mathrm{S}} \leqslant 10 \mathrm{~K} \Omega$ $\begin{array}{l}\mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V} \\ \mathrm{~V}_{S}= \pm 15 \mathrm{~V}\end{array}$ | $\begin{aligned} & (200) \\ & (150) \end{aligned}$ | $\begin{aligned} & (200) \\ & (150) \end{aligned}$ | $\begin{aligned} & \hline(200) \\ & (150) \\ & \hline \end{aligned}$ | $(150)^{2}$ | $(150){ }^{2}$ | $\mu \mathrm{V} / \mathrm{V}$ |
| Power Consumption $V_{S}= \pm 3 \mathrm{~V}$ <br>  $\mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, $\mathrm{R}_{\mathrm{L}}=0$ | $\begin{aligned} & \hline(240) \\ & (1200) \end{aligned}$ | $\begin{aligned} & \hline(240) \\ & (1200) \end{aligned}$ | $\begin{aligned} & \hline(240) \\ & (1200) \end{aligned}$ | (480) ${ }^{2}$ | (600) ${ }^{2}$ | $\mu \mathrm{W}$ |
| Average TC of Offset Voltage $\mathrm{R}_{\mathrm{S}}=10 \mathrm{~K}( \pm 15 \mathrm{~V}$ for 1250) | 4 (typ) | 4 (typ) | 6 (typ) | 5 (typ) | 5 (typ) | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average TC of Offset Current $\mathrm{R}_{S}=10 \mathrm{~K}( \pm 15 \mathrm{~V}$ for 1250) | 2 (typ) | 2 (typ) | 1 (typ) | 1.7 (typ) | 1 (typ) | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Equiv. Input Noise Voltage $f=10 \mathrm{~Hz}$ ( $\pm 15 \mathrm{~V}$ for 1250) | 35 (typ) | 35 (typ) | 35 (typ) | 35 (typ) | 35 (typ) | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Equiv. Input Noise Current $\mathrm{f}=\mathbf{1 0 \mathrm { Hz }}$ ( $\pm 15 \mathrm{~V}$ for 1250) | 0.5 (typ) | 0.5 (typ) | 0.5 (typ) | 0.5 (typ) | 0.5 (typ) | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Slew Rate $\mathrm{R}_{\mathrm{L}}=20 \mathrm{~K}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 0.2 (typ) | 0.2 (typ) | 0.2 (typ) | 0.16 (typ) | 0.16 (typ) | $\mathrm{V} / \mu \mathrm{S}$ |
| Small Signal Unity Gain-Bandwidth, $\mathbf{R}_{\mathbf{f}}=\mathbf{O}$, $\mathrm{V}_{\text {in }}=20 \mathrm{mV}, \mathrm{R}_{\mathrm{L}}=20 \mathrm{~K} \Omega$ | - | - | - | 250 (typ) | 250 (typ) | kHz |

${ }^{1}$ Parameters for $1250 / 2250 / 3250$ are $\mathrm{min} / \mathrm{max}$ limits either at $T_{A}=25^{\circ} \mathrm{C}$ (or over operating temperature range if enclosed in parentheses), for supply voltage of $\pm 3 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ and for a quiescent current of $30 \mu \mathrm{~A}$ established by an $R_{\text {set }}$ of $1.1 \mathrm{M} \Omega$ for $V_{S} \pm 3 \mathrm{~V}$ and $7.5 \mathrm{M} \Omega$ for $V_{S}=+15 \mathrm{~V}$.
${ }^{2}$ Parameters for $\mathbf{4 2 5 0 / 4 2 5 0 \mathrm { C }}$ are min/max limits either at $\mathrm{T}_{A}=\mathbf{2 5}^{\circ} \mathrm{C}$ (or over operating temperature range if enclosed in parentheses), for supply voltage of $\pm 6 \mathrm{~V}$ and quiescent current of $30 \mu \mathrm{~A}$.
${ }^{3}$ Not to exceed either supply voltage

SETTING QUIESCENT CURRENT
RESISTOR BIASING

| RESISTOR BIASING |  |  |  |  |
| :--- | :---: | :---: | :---: | :--- |
| $V_{S}$ | QUIESCENT CURRENT |  |  |  |
|  | $10 \mu \mathrm{~A}$ | $30 \mu \mathrm{~A}$ | $100 \mu \mathrm{~A}$ | $300 \mu \mathrm{~A}$ |
| $\pm \mathbf{1 . 5}$ | $1.5 \mathrm{M} \Omega$ | $470 \mathrm{k} \Omega$ | $150 \mathrm{k} \Omega$ | -- |
| $\pm 3$ | $3.3 \mathrm{M} \Omega$ | $1.1 \mathrm{M} \Omega$ | $330 \mathrm{k} \Omega$ | $100 \mathrm{k} \Omega$ |
| $\pm 6$ | $7.5 \mathrm{M} \Omega$ | $2.7 \mathrm{M} \Omega$ | $750 \mathrm{k} \Omega$ | $220 \mathrm{k} \Omega$ |
| $\pm 9$ | $13 \mathrm{M} \Omega$ | $4 \mathrm{M} \Omega$ | $1.3 \mathrm{M} \Omega$ | $350 \mathrm{k} \Omega$ |
| $\pm 12$ | $18 \mathrm{M} \Omega$ | $5.6 \mathrm{M} \Omega$ | $1.5 \mathrm{M} \Omega$ | $510 \mathrm{k} \Omega$ |
| $\pm 15$ | $22 \mathrm{M} \Omega$ | $7.5 \mathrm{M} \Omega$ | $2.2 \mathrm{M} \Omega$ | $620 \mathrm{k} \Omega$ |
| CURRENT SOURCE BIASING |  |  |  |  |
| IQ | $10 \mu \mathrm{~A}$ | $30 \mu \mathrm{~A}$ | $100 \mu \mathrm{~A}$ | $300 \mu \mathrm{~A}$ |
| Iset | $1.3 \mu \mathrm{~A}$ | $4 \mu \mathrm{~A}$ | $15 \mu \mathrm{~A}$ | $50 \mu \mathrm{~A}$ |
|  |  |  |  |  |



SG1250/3250, SG4250/4250C Chip (See T-package diagram for pad functions)

## General-Purpose Compensated Operational Amplifiers

## SG1536/1436/1436C

SG1536/1436/1436C are intended specifically for use in high voltage applications where high common mode input ranges, high output voltage swings and low input currents are required. These devices are internally compensated and are pin compatible with industry-standard operational amplifiers.

## SG1556/1456/1456C

This series offers excellent input characteristics plus a five-times improvement in slew rate over conventional amplifiers.

- Usable with up to $\pm 40 \mathrm{~V}$ supplies
- Provides up to $\pm 30 \mathrm{~V}$ output voltage swing
- Common mode voltages to $\pm 24 \mathrm{~V}$
- Input current 35nA max over temperature
- Low bias current 15nA max
- Low input offset voltage $\mathbf{4 . 0 \mathrm { mV }}$ max
- Fast slew rate $2.5 \mathrm{~V} / \mu$ s typical
- Low power consumption 45 mW max
- Output short circuit protection

| PARAMETERS* | $1536{ }^{1}$ | $1436{ }^{1}$ | $1436 C^{1}$ | 1556 | 1456 | 1456C | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\pm 40$ | $\pm 34$ | $\pm 30$ | $\pm 15$ | $\pm 15$ | $\pm 15$ | V |
| Operating Temperature Range | -55 to +125 | 0 to +75 | 0 to +75 | -55 to +125 | 0 to +75 | 0 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T, Y |  |  | T, Y |  |  | - |
| Input Offset Voltage | 5.0 (7.0) | 10 | 12 | 4.0 (6.0) | 10 (14) | 12 | mV |
| Input Offset Current | 3.0 (7.0) | 10 (14) | 25 | 2.0 (5.0) | 10 (14) | 30 | nA |
| Input Bias Current | 20 (35) | 40 (55) | 90 | 15 (30) | 30 (40) | 90 | nA |
| Large Signal Voltage Gain | 100 (50) | 70 (50) | 50 | 100 (40) | 70 (40) | $25^{3}$ | $\mathrm{V} / \mathrm{mV}$ |
| Common Mode Rejection | 80 | 70 | 50 | 80 | 70 | 110 (typ) | dB |
| Power Supply Rejection | 100 | 200 | 50 | 100 | 200 | 75 (typ) | $\mu \mathrm{V} / \mathrm{V}$ |
| Input Common Mode Range ${ }^{2}$ | $\pm 24$ | $\pm 22$ | $\pm 18$ | $\pm 12$ | $\pm 11$ | $\pm 10.5$ | $V$ |
| Differential Input Voltage (V) | $\pm$ (V | 1V-1- |  | $\pm V_{S}$ | $\pm \mathrm{V}_{5}$ | $\pm \mathrm{V}_{\text {s }}$ | V |
| Unity Gain Bandwidth | 1.0 (typ) | 1.0 (typ) | 1.0 (typ) | 1.0 (typ) | 1.0 (typ) | 1.0 (typ) | MHz |
| Slew Rate ${ }^{4}$ | 2.0 (typ) | 2.0 (typ) | 2.0 (typ) | 2.5 (typ) | 2.5 (typ) | 2.5 (typ) | $\mathrm{V} / \mu \mathrm{S}$ |
| Supply Current | 4.0 | 5.0 | 5.0 | 1.5 | 3.0 | 4.0 | mA |
| Output Voltage Swing $R_{L}=2 \mathrm{k} \Omega$ | $\pm 22{ }^{1}$ | $\pm 20^{1}$ | $\pm 20^{1}$ | $\pm 12$ | $\pm 11$ | $\pm 10$ | V |
| $R_{L}=10 \mathrm{k} \Omega$ | $\pm 30^{5}$ | - | - | - | - | - | V |
| $\begin{aligned} & \text { Noise (typ) } \\ & \begin{array}{l} \text { AV }=100, R_{S}=10 \mathrm{k} \Omega, f=1.0 \mathrm{KHz} \\ B W=1.0 \mathrm{~Hz} \end{array} \end{aligned}$ | 50 | 50 | 50 | 45 | 45 | 45 | $\begin{aligned} & n \mathrm{~V} /(\mathrm{Hz})^{1 / 2} \\ & \text { (typ) } \end{aligned}$ |

*Parameters apply over supply voltage range and are min./max. limits either at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.
$\begin{array}{ll}{ }^{1} V_{S}= \pm 28 \mathrm{~V} & { }^{2} V_{S}= \pm 15 \mathrm{~V} \\ { }^{4} R_{L}=5 \mathrm{k} \Omega & { }^{5} R_{L}=5.0 \mathrm{k} \Omega, V_{S}= \pm 36 \mathrm{~V} .\end{array}$

sG1538/1436/1436C Chip (See T-packape diagram for ped functions)


SG1556/1456/1456C Chip (See T-package diagram for pad functions)

## Balancing Circuit (Optional)



CONNECTION DIAGRAMS



## SG1660

The SG1660 is a superior, functional, and pin for pin, replacement for the 301A, 748C and 201 operational amplifiers. The SG 1660 is also frequently a desirable replacement for the 308/308A types due to its lower cost.

## SG1760

The SG 1760 is an internally compensated version of the SG1660 and is a superior replacement for the 307 and 741 type op amps.

```
- 15nA input bias current
- 2.0nA input offset current
- Low power - 7.5mW (typ)
- CMRR of 80dB
- PSRR of 80dB
- Available in minidip
```

- 15 nA input bias current
- 2.0 nA input offset current
- Low power - 7.5 mW (typ)
- CMRR of $\mathbf{8 0} \mathbf{~ d B}$
- PSRR of $\mathbf{8 0} \mathbf{d B}$
- Available in minidip

| PARAMETERS* | 1660 | 1760 | UNITS |
| :---: | :---: | :---: | :---: |
| Supṗly Voltage | $\pm 5$ to $\pm 15$ | $\pm 5$ to $\pm 15$ | V |
| Operating Temperature Range | 0 to +70 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T, J, M, Y, F |  | - |
| Input Offset Voltage | 7.5 (10.0) | 7.5 (10.0) | mV |
| Input Offset Current | 2.0 (4) | 2.0 (4) | $n A$ |
| Input Bias Current | 15 (25) | 15 (25) | nA |
| Temp Coeff. Input Offset Voltage | 30 | 30 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Temp Coeff. Input Offset Current | 0.04 | 0.04 | $\mathrm{nV} /{ }^{\circ} \mathrm{C}$ |
| Large Signal Voltage Gain | $25(15)^{1}$ | $25(15)^{1}$ | $\mathrm{V} / \mathrm{mV}$ |
| Common Mode Rejection | (80) | (80) | dB |
| Power Supply Rejection | (80) | (80) | $\mu \mathrm{V} / \mathrm{V}$ |
| Input Common Mode Voltage Range ${ }^{3}$ | $( \pm 13.5)^{3}$ | $( \pm 13.5)^{3}$ | V |
| Differential Input Voltage | $\pm 1^{4}$ | $\pm 1^{4}$ | V |
| Slew Rate $\quad A_{V}=10$ | 0.1 | 0.1 | $\boldsymbol{V} / \mu \mathrm{S}$ |
|  | 1 (typ) | 1 (typ) |  |
| Unity Gain Bandwidth | 0.3 (typ) | 0.3 (typ) | MHz |
| Supply Current | $0.75{ }^{2}$ | $0.75{ }^{2}$ | mA |
| $\mathrm{V}_{\text {out }} \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\pm 13$ | $\pm 13$ | V |
| Noise |  |  |  |
| $R_{\text {S }}=1 \mathrm{k} \Omega \quad f=10 \mathrm{~Hz}$ to 10 kHz | 4 | 4 | $\mu \mathrm{V}$ (rms) |
| $\mathrm{R}_{\text {S }}=500 \mathrm{k} \Omega \quad \mathrm{f}=10 \mathrm{~Hz}$ to 10 kHz | 20 | 20 | (typ) |

*Parameters apply over supply voltage range and are min./max. limits either at
$\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.
${ }^{1} R_{L}=10 \mathrm{k} \Omega, V_{S}= \pm 15 \mathrm{~V}, V_{\text {out }}= \pm 10 \mathrm{~V} \quad{ }^{2} \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\left(1000 \mu \mathrm{~A}\right.$ at $\left.0^{\circ} \mathrm{C}\right)$
${ }^{3} V_{s}= \pm 15 \mathrm{~V}$
${ }^{4}$ Inputs are shunted with back-to-back diodes for overvoltage protection.
Compensation Circuit



# INTERFACE CIRCUITS 

Line Drivers

Line Receivers
Quad Line Receivers
Quad Bus Receivers
Quad Bus Tranceivers
Voltage Comparators
Quad Comparators
Dual Peripheral Drivers

## Voltage Comparators

## SG111/211/311

The SG111/211/311 are medium speed, high input impedance devices which are especially well suited for use in level detection and low level voltage sensing applications. Operation may be obtained from supply voltages ranging from $\pm 15 \mathrm{~V}$ down to a single +5 V source.

The output, an open collector NPN capable of switching 50 V and 50 mA , can drive RTL, DTL, TTL, MOS logic, relays or lamps. Both input and output can be isolated from ground and the output can drive loads referred to a positive supply, ground or a negative supply. These devices also offer offset balance, strobe capability and pin configuration of the SG710 Comparator.

- Differential input voltage range of $\pm 30 \mathrm{~V}$
- 150nA maximum bias current
- Consumes 135 mW at $\pm 15 \mathrm{~V}$

| PARAMETERS* | 111 | 211 | 311 | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Operating Temperature Range | -55 to +125 | -25 to +85 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T, J | T, J, M |  |  |
| Supply Voltage | $\pm 15$ |  |  | V |
| Input Offset Voltage R ${ }_{\text {S }} \leqslant 50 \mathrm{k}$ | $3(4.0)^{2}$ |  | $7.5(10.0)^{2}$ | mV |
| Input Offset Current | $10(20)^{2}$ |  | $50(70)^{2}$ | nA |
| Input Bias Current | 100 (150) |  | 250 (300) | nA |
| Voltage Gain | 200 (typ) |  | 200 (typ) | $\mathrm{V} / \mathrm{mV}$ |
| Response Time ${ }^{1}$ | 200 (typ) |  | 200 (typ) | nS |
| $\begin{array}{cc} \hline \text { Saturation Voltage } & I_{\text {sink }}=50 \mathrm{~mA} \\ V^{+}=4.5 \mathrm{~V} & I_{\text {sink }}=8 \mathrm{~mA} \\ V^{-}=0 \mathrm{~V} & \\ \hline \end{array}$ | 0.4 |  | $\begin{aligned} & 1.5 \\ & 0.4 \end{aligned}$ | V |
| Output Leakage Current | 10 (500) |  | 50 | nA |
| Differential Input Voltage max | $\pm 30$ |  | $\pm 30$ | V |
| Total Supply Voltage, $\mathrm{V}_{84}$ max | 36 |  | 36 | V |
| Input Voltage Range | $\pm 14$ (typ) |  | $\pm 14$ (typ) | V |
| Positive Supply Current | 6.0 |  | 7.5 | mA |
| Negative Supply Current | 5.0 |  | 5.0 | mA |
| Output Voltage, $\mathrm{V}_{74}$ | $50^{3}$ |  | $40^{3}$ | V |

*Parameters apply over supply voltage range and are min./max. limits either at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.
${ }^{1}$ The response time specified is for a 100 mV input step with 5 mV overdrive.
${ }^{2}$ The offset voltages and offset currents given are the maximum values required to drive the output down to 1 V or up to 14 V with 1 mA load.
${ }^{3}$ Output voltage levels can be changed for compatibility with DTL and T2L logic levels.


CONNECTHON DIAGRAMS


## Quad Comparators

## SG139/239/339 SG139A/239A/339A / SG3302*

The SG139 serias describes a monolithic IC containing four independent voltage comparators designed to provide maximum utility and versatility in a single package. Unique features of this device include the ability to operate with either a single or dual-polarity power supply and a common-mede voltage range including ground, even when using a single supply voltage. Additionally, the open-collector output stage provides easy interfacing with all types of logic circuitry.

- Wide supply voltage range: 2 to $\mathbf{3 6}$ volts or $\pm 1$ to $\pm 18$ volts.
- Low supply current ( 0.8 mA ) insensitive to supply voltage.
- Inglut bias current of 25 nA typically.
- Compare voltages at ground common mode.
- Output compatible with DTL, TTL, ECL, MOS, and CMOS Logic.

ABSOLUTE MAXIMUM RATINGS
Supply Voltuge
Differention Input Voltage
Input Voltage Range (Note 1)
Input Current $\mathbf{V}_{\mathbf{1 N}}<-0.3 \mathrm{Vdc}$ )
Output Sink Current
Power Oissipation
N Package (plastic) Derate above $\mathbf{2 5 0}^{\circ} \mathrm{C}$
J Peckage (cerdip) Derate above $\mathbf{2 5}{ }^{\circ} \mathrm{C}$
Output Short Circuit to Gid (Note 2)
Operating Temperature Range
SG139 (J-pkg only)
SG239
SG339
Storage Temperature Aange
Leed Temperature (Soldering, 10 sec.)


CHIP BONDING DIAGRAM

|  | Parameter | Conditions | $\begin{array}{r} \text { SG139 } \\ \text { SG139A } \\ \hline \end{array}$ |  |  | $\begin{array}{r} \text { SG239/339 } \\ \text { SG239A/339A } \end{array}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| +36V or $\pm 18 \mathrm{~V}$ | Input Offset Voltage | At Output Switch Point, $\mathrm{V}_{0} \cong 1.4 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{REF}}=$ +1.4 VDC and $\mathrm{R}_{\mathrm{S}}=0 \Omega$ | . | $\pm 2.0$ | $\pm 5.0$ | $\cdots$ | $\pm 2.0$ | $\pm 5.0$ | mVDC |
| 36 V | "'A" Versions |  |  |  | $\pm 2.0$ |  |  | $\pm 2.0$ | $\mathrm{mV}_{\text {DC }}$ |
| $-0.3 V$ to +36 V 50 mA | Input Bias Current (Note 4) | IIN(+) or IIN(-) With Output in Linear Range |  | 25 | 100 |  | 25 | 250 | nADC |
| 20 mA | Input Offset Current | $\operatorname{IIN}(+)$ - IIN(-) |  | $\pm 3.0$ | $\pm 25$ |  | $\pm 5.0$ | $\pm 50$ | $n A D C$ |
|  | Input Common-Mode Voltage Range (Note 1) |  | 0 |  | $\mathrm{V}^{+}-1.5$ | 0 |  | $V^{+}-1.5$ | VDC |
|  | Supply Current | $\mathrm{R}_{\mathrm{L}}=\infty$ On All Comparators |  | 0.8 | 2.0 |  | 0.8 | 2.0 | mADC |
| $6.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geqslant 15 \mathrm{k} \Omega$ |  | 200 |  |  | 200 |  | $\mathrm{V} / \mathrm{mV}$ |
| $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ <br> Continuous | Large Signal Response Time | $V_{\text {IN }}=T T L$ Logic Swing, $V_{\text {REF }}=+1.4 V_{D C}, V_{R L}=$ $5.0 \mathrm{~V}_{\mathrm{DC}}$ and $\mathrm{R}_{\mathrm{L}}=5.1 \mathrm{k} \Omega$ |  | 300 |  |  | 300 |  | ns |
| $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Response Time (Note 5) | $\begin{aligned} & \mathrm{V}_{\mathrm{RL}}=5.0 \mathrm{~V}_{\mathrm{DC}} \text { and } \mathrm{R}_{\mathrm{L}}= \\ & 5.1 \mathrm{k} \Omega \end{aligned}$ |  | 1.3 |  |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\begin{array}{r} -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{array}$ | Output Sink Current | $\begin{aligned} & V_{(N(1)} \geqslant+1.0 V_{D C}, V_{I N(+)}=0 \\ & \text { and } V_{0} \leqslant+1.5 V_{D C} \end{aligned}$ | 6 | 16 |  | 6 | 16 |  | mADC |
| $\begin{array}{r} -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ 300^{\circ} \mathrm{C} \end{array}$ | Saturation Voltage | $\begin{aligned} & V_{\mid N(-)} \geqslant+1.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~V}_{I N(+)}=0 \\ & \text { and } \operatorname{ISINK} \leqslant 4.0 \mathrm{~mA} \end{aligned}$ |  | 250 | 500 |  | 250 | 500 | $m V_{D C}$ |
| N DIAGRAM | Output Leakage Current | $\begin{aligned} & V_{(N(+)} \geqslant+1.0 V_{D C}, V_{I N(-)}=0 \\ & \text { and } V_{\text {OUT }}=5.0 V_{\text {DC }} \end{aligned}$ |  | 0.1 |  |  | 0.1 |  | nADC |

$T_{A}=$ Operating Temperature Range

| Input Offset Voltage | At Output Switch Point, $\mathrm{V}_{0} \cong$ $1.4 V_{D C}, V_{R E F}=+1.4 V_{D C}$ and $\mathrm{R}_{\mathrm{S}}=0 \Omega$ |  |  | $\pm 9.0$ |  | $\pm 9.0$ | $m V_{D C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Current | IIN(+)-IIN(-) |  |  | $\pm 100$ |  | $\pm 150$ | nADC |
| Input Bias Current | $\operatorname{IIN}(+)$ or IIN(-) With Output in Linear Range |  |  | 300 |  | 400 | nADC |
| Input Common-Mode Voltage Range |  | 0 |  | $\mathrm{V}^{+-2.0}$ | 0 | $\mathrm{V}^{+}-2.0$ | $V_{\text {DC }}$ |
| Saturation Voltage | $\begin{aligned} & V_{I N}(-) \geqslant+1.0 V_{D C}, V_{I N(+)}=0 \\ & \text { and } \operatorname{ISINK} \leqslant 4.0 \mathrm{~mA} \end{aligned}$ |  |  | 700 |  | 700 | $m V_{D C}$ |
| Output Leakage Current | $\begin{aligned} & V_{I N(+)} \geqslant+1.0 V_{D C}, V_{I N(-)}=0 \\ & \text { and } V_{\text {OUT }}=30 V_{D C} \end{aligned}$ |  |  | 1.0 |  | 1.0 | $\mu \mathrm{ADC}$ |
| Differential Input Voltage | $\begin{aligned} & \text { Keep All } V_{\text {IN's }} \geqslant 0 V_{D C} \text { (or } \\ & \mathrm{V} \text {-, if used) } \end{aligned}$ |  |  | 36 |  | 36 | VDC |
| Note 1: If either input of any comparator goes more than 0.3 volt below ground, aparasitic transister turns on causing high input curront and possible faulty outputs. This condition is not destructive providing the input current is limited to tess than 50 mA . <br> Note 2: Short circuits from the output to $\mathrm{V}+$ can cause excessive heating and eventual destruction. <br> Note 3: Unless otherwise stated thasen soecifications apply for $\mathrm{v}^{+}=5$ |  | volts for the SG139, 239, and '339: and $\mathbf{V}^{+}=15$ volts for the SG139A, 239A, and 339 A . <br> Note 4: The direction of the input current is out of the IC due to the PNP input stuge. This current is assentially constant, independent of the state of the output so no loading change exists on the reference or input lines. <br> Note 5: The response time specified is for a 100 mV input step with 5.0 mV overdrive. For larger overdrive signals 300 ns can be obtained. |  |  |  |  |  |
| * Contact factory for 3302 test limits. |  |  |  |  |  |  |  |

## APPLICATIONS INFORMATION

These comparators are high gain, wide bandwidth devices; which, like most circuits of this type, can easily oscillate with stray feedback paths from output to input. This only occurs during the output voltage transition intervals as the comparator changes state and can be minimized by reducing the value of the input resistors to less than $10 \mathrm{k} \Omega$. using P.C. board wiring rather than sockets, or providing a small amount of positive feedback to cause rapid transitions. Power supply bypassing is not normally required with this circuit.

All pins of any unused comparators should be grounded.
The differential input voltage may be larger than $V+$ without causing damage but if negative excursions greater than $\mathbf{- 0 . 3}$ volt are possible, protection should be provided by a clamp diode and/or input resistor.

The output of this comparator is an uncommitted collector of a grounded-emitter NPN transistor. Several collectors may be tied together to provide al wired-OR function. An output pull-up resistor can be connected to any available power supply voltage up to $\mathbf{3 6}$ volts with respect to the GND terminal, regardless of the voltage level applied to the V+terminal. The output can also be used as a simple SPST switch to ground when no pull-up resistor is used.

The amount of current which the output transistor ean sink is limited by its drive to about 16 mA . Exceeding this current will cause. the transistor to come out of saturation and the output voltage will
rise very rapidly. The amount of saturation voltage is determined by the $r_{\text {sat }}$ of the output transistor which is approximately 60 ohms.


## Voltage Comparators

## SG710/710C

The SG710/710C are high-speed voltage comparators designed for use in level detection, low-level sensing and memory applications. Inherent, component matching provides low offset voltage and drift as well as high accuracy and fast response. The output of the comparator is compatible with all forms of saturating logic.

## SG711/711C

The SG711/SG711C are dual voltage comparators designed for use in core-memory sense amplifier applications, pulse height detectors, and as a double-ended limit sensor for automatic go/no-go test equipment. Inherent component matching provides low offset voltage and drift as well as high accuracy and fast response. With an output compatible with all forms of saturation logic, the device also has provisions for independent strobing of each comparator channel.

| PARAMETERS* | 710 | 710 C | $711^{3}$ | $711 c^{3}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Temperature Range | -55 to +125 | 0 to +70 | -55 to +125 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T, J, N |  | T, J, N |  | - |
| Supply Voltage (max) | +14.0, -7.0 | +14.0, -7.0 | +14.0, -7.0 | +14.0, -7.0 | V |
| Input Offset Voltage ${ }^{2}$ | 2.0 (3.0) | 5.0 (6.5) | 3.5 (6.0) | 5.0 (10) | mV |
| Input Offset Current ${ }^{2}$ | 3.0 (7.0) | 5.0 (7.5) | 10 (20) | 15 (25) | $\mu \mathrm{A}$ |
| Input Bias Current | 20 (45) | 25 (40) | 75 (150) | 100 (150) | $\mu \mathrm{A}$ |
| Voltage Gain | 1250 (1000) | 1000 (800) | 750 (500) | 700 (500) | V/V |
| Response Time ${ }^{1}$ (typ) | 40 (typ) | 40 (typ) | 60 (max) | 40 (typ) | nS |
| Differential Input Voltage | $\pm 5.0$ | $\pm 5.0$ | $\pm 5.0$ | $\pm 5.0$ | V |
| Output Sink Current | 2.0 (0.5) | 1.6 (0.5) | 0.5 | 0.5 | mA |
| Positive Output Voltage | 2.5/4.0 | 2.5/4.0 | 2.5/5.0 | 2.5/5.0 | V |
| Negative Output Voltage | -1.0/0 | -1.0/0 | -1.0/0 | -1.0/0 | V |
| Input Common Mode Range | $\pm 5.0$ | $\pm 5.0$ | $\pm 5.0$ | $\pm 5.0$ | V |
| Common Mode Rejection Ratio | 80 | 70 | - | - | dB |
| Power Supply Current | 9.0 | 9.0 | 10.0 | 7.2 (typ) | mA |
| Power Consumption | 150 | 150 | 150 | 150 | mW |
| Strobe Current | - | - | 2.5 | 2.5 | mA |

*Parameters apply over supply voltage range and are min./max. limits either at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.
${ }^{1}$ The response time specified is for a 100 mV input step with 5 mV overdrive.
${ }^{2}$ The offset voltages and offset currents given are the maximum values required to drive the output to 1.4 Vdc at $25^{\circ} \mathrm{C}, 1.8 \mathrm{Vdc}$ at $0^{\circ}$ or $-55^{\circ} \mathrm{C}, 1.0 \mathrm{Vdc}$ at $+70^{\circ}$ or $125^{\circ} \mathrm{C}$.
${ }^{3}$ Each comparator.

## CONNECTION DIAGRAMS



## Line Drivers

## SG1488

The SG1488 is a monolithic quad line driver designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS-232C.

- Current limited output 10 mA typ
- Power-Off source impedance 300 ohms minimum
- Simple slew rate control with external capacitor
- Flexible operating supply range
- Compatible with all DTL and TTL logic families

| PARAMETERS* | 1488 | UNITS |
| :---: | :---: | :---: |
| Supply Voltage (max, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) | +15, -15 | V |
| Input Signal Voltage (max, $T_{A}=25^{\circ} \mathrm{C}$ ) | $-15 \leqslant \mathrm{~V}$ in $\leqslant 7.0$ | V |
| Output Signal Voltage (max, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) | $\pm 15$ | V |
| Package Types | J | - |
| Operating Temperature Range | 0 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Forward Input Current ( $\mathrm{V}_{\text {in }}=0 \mathrm{Vdc}$ ) | 1.6 | mA |
| Reverse Input Current ( $\mathrm{V}_{\text {in }}=+5.0 \mathrm{Vdc}$ ) | 10 | $\mu \mathrm{A}$ |
| Output Voltage High $\begin{aligned} & \left(\mathrm{V}_{\text {in }}=0.8 \mathrm{Vdc}, \mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \mathrm{~V}^{+}=+9.0 \mathrm{Vdc}, \mathrm{~V}^{-}=-9.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\text {in }}=0.8 \mathrm{Vdc}, \mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \mathrm{~V}^{+}=+13.2 \mathrm{Vdc}, \mathrm{~V}^{-}=-13.2 \mathrm{Vdc}\right) \end{aligned}$ | $\begin{array}{r} +6.0 \\ +9.0 \end{array}$ | V |
| $\begin{aligned} & \text { Output Voltage Low } \\ & \qquad \begin{array}{l} \left.\mathrm{V}_{\text {in }}=1.9 \mathrm{Vdc}, \mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \mathrm{~V}^{+}=+9.0 \mathrm{Vdc}, \mathrm{~V}-=-9.0 \mathrm{Vdc}\right) \\ \left(\mathrm{V}_{\text {in }}=1.9 \mathrm{Vdc}, R_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \mathrm{~V}^{+}=+13.2 \mathrm{Vdc}, \mathrm{~V}^{-}=-13.2 \mathrm{Vdc}\right) \end{array} \end{aligned}$ | $\begin{aligned} & -6.0 \\ & -9.0 \end{aligned}$ | V |
| Positive Output Short-Circuit Current | +6.0/+12 | mA |
| Negative Output Short-Circuit Current | -6.0/-12 | mA |
| Output Resistance ( $\mathrm{V}^{+}=\mathrm{V}^{-}=0, \mid \mathrm{V}_{\mathrm{O}} \mathrm{I}= \pm 2.0 \mathrm{~V}$ ) | 300 (min) | $\Omega$ |
| Positive Supply Current ( $\mathrm{R}_{\mathrm{L}}=\infty$ ) $\begin{array}{ll} V_{\text {in }}=0.8 / 1.9 V & V^{+}=+9 V \\ & V^{+}=12 V \\ & V^{+}=15 \mathrm{~V} \end{array}$ | $\begin{aligned} & 6 / 20 \\ & 7 / 25 \\ & 12 / 34 \end{aligned}$ | mA |
| Negative Supply Current ( $\mathrm{R}_{\mathrm{L}}=\infty$ ) $\begin{array}{ll} V_{\text {in }}=0.8 / 1.9 V & \\ & V^{-}=-9 V \\ & V^{-}=-12 V \\ & =-15 V \end{array}$ | $\begin{aligned} & 0 /-17 \\ & 0 /-23 \\ & -2.5 /-34 \end{aligned}$ | mA |
| $\begin{aligned} & \text { Power Dissipation } \\ & \qquad \begin{array}{l} \left(\mathrm{V}^{+}=9.0 \mathrm{Vdc}, \mathrm{~V}^{-}=-9.0 \mathrm{Vdc}\right) \\ \left(\mathrm{V}^{+}=12 \mathrm{Vdc}, \mathrm{~V}^{-}=-12 \mathrm{Vdc}\right) \end{array} \end{aligned}$ | $\begin{aligned} & 333 \\ & 576 \end{aligned}$ | mW |
| SWITCHING CHARACTERISTICS ( $\mathrm{V}^{+}=+9.0 \pm 1 \% \mathrm{Vdc}, \mathrm{V}^{-}=-9$ Propagatión Delay Time ( $Z_{\mathrm{L}}=3.0 \mathrm{k}$ and 15 pF ) | $\begin{aligned} & \left.\% \mathrm{Vdc}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right) \\ & 200 \end{aligned}$ | nS |
| Fall Time $\quad\left(\mathrm{Z}_{\mathrm{L}}=3.0 \mathrm{k}\right.$ and 15 pF$)$ | 75 | nS |
| Propagation Delay Time ( $\mathrm{Z}_{\mathrm{L}}=3.0 \mathrm{k}$ and 15 pF$)$ | 120 | nS |
| Rise Time $\quad\left(\mathrm{Z}_{\mathrm{L}}=3.0 \mathrm{k}\right.$ and 15 pF$)$ | 100 | nS |

*Parameters are min/max limits with $V^{+}=+9.0 \pm 1 \% \mathrm{Vdc}, \mathrm{V}^{-}=-9.0 \pm 1 \% \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=0$ to $+75^{\circ} \mathrm{C}$ unless otherwise noted.


CONNECTION DIAGRAM FON J-PACKAGE


Typical Application



## Line Receivers

## SG1489/1489A

The SG1489 monolithic quad line receivers are designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS-232C.

- Input Resistance - 3.0k to 7.0k $\Omega$
- Input Signal Range - $\pm 30$ Volts
- Input Threshold Hysteresis Built In
- Response Control
a) Logic Threshold Shifting
b) Input Noise Filtering

| PARAMETERS* | 1489/1489A | UNITS |
| :---: | :---: | :---: |
| Power Supply Voltage (max, $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ ) | 10 | V |
| Input Signal Range (max, $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ ) | $\pm 30$ | $V$ |
| Output Load Current ( $T_{A}=25^{\circ} \mathrm{C}$ ) | 20 | mA |
| Package Types | $J$ | - |
| Power Dissipation (Package Limitation, Ceramic Dual In-Line Package) Derate above $T_{A}=+25^{\circ} \mathrm{C}$ | $\begin{aligned} & 1000 \\ & 6.7 \end{aligned}$ | mW $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range | 0 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -65 to +175 | ${ }^{\circ} \mathrm{C}$ |
| Positive Input Current $\left(\dot{V}_{i n}=+25 \mathrm{Vdc}\right)$ <br>  $\left(V_{i n}=+3.0 \mathrm{Vdc}\right)$ | 3.6/8.3 <br> 0.43 | mA |
| Negative Input Current $\left(\mathrm{V}_{\text {in }}=-25 \mathrm{Vdc}\right)$ <br>  $\left(\mathrm{V}_{\text {in }}=-3.0 \mathrm{Vdc}\right)$ | $\begin{aligned} & -3.6 /-8.3 \\ & -0.43 \end{aligned}$ | mA |
| Input Turn-On Threshold Voltage $\begin{aligned} &\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{OL}}<0.45 \mathrm{~V}\right) \begin{array}{l} \text { SG1489J } \\ \\ \\ \end{array} \text { SG1489AJ } \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 / 1.5 \\ & 1.75 / 2.25 \end{aligned}$ | V |
| Input Turn-Off Threshold Voltage $\begin{array}{lll} \left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{~V}_{O H} \geqslant 2.5 \mathrm{~V}, I_{\mathrm{L}}=-0.5 \mathrm{~mA}\right) & \text { SG1489J } \\ & \text { SG1489AJ } \end{array}$ | $\begin{aligned} & 0.75 / 1.25 \\ & 0.75 / 1.25 \end{aligned}$ | V |
| $\begin{array}{ll}\text { Output Voltage High } & \left(V_{\text {in }}=0.75 \mathrm{~V}, I_{L}=-0.5 \mathrm{~mA}\right) \\ & \left.\text { (Input Open Circuit, } I_{L}=-0.5 \mathrm{~mA}\right)\end{array}$ | 2.6/5.0 2.6/5.0 | V |
| Output Voltage Low $\quad\left(\mathrm{V}_{\text {in }}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}\right)$ | 0.45 | V |
| Power Supply Current $\quad\left(\mathrm{V}_{\text {in }}=+5.0 \mathrm{Vdc}\right)$ | 26 | mA |
| Power Consumption $\quad\left(V_{\text {in }}=+5.0 \mathrm{Vdc}\right)$ | 130 | mW |
| SWITCHING CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) |  |  |
| Propagation Delay Time $\quad\left(\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k} \Omega\right)$ | 85 | ns |
| Rise Time $\quad\left(\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k} \Omega\right)$ | 175 | nS |
| Propagation Delay Time $\quad\left(\mathrm{R}_{\mathrm{L}}=390 \Omega\right)$ | 50 | nS |
| Fall Time ( $\left.\mathrm{R}_{\mathrm{L}}=390 \Omega\right)$ | 20 | ns |

*Parameters are min./max. limits with response control pin open, $V^{+}=+5.0 \mathrm{Vdc} \pm 1 \%, \mathrm{~T}_{\mathrm{A}}=0$ to $+75^{\circ} \mathrm{C}$ unless otherwise noted.


## DUAL HIGH-CURRENT OUTPUT DRIVER

## SG1627 / SG3627

## DESCRIPTION

The SG1627 and SG3627 devices are monolithic, highspeed driver integrated circuits designed to interface digital control logic with high current loads. Each device contains two independent drivers which will either source or sink up to 500 mA of current. The sink transistor is designed as a saturating switch while the source transistor can be used either as a switch or as a constant current generator with external resistor programming.
Each half of this device contains both inverting and noninverting inputs which have two volt thresholds for high noise immunity. Either input can be used alone to switch the output, or one input can be strobed with the other. These units have been designed to directy interface with the SG1524 Regulating Pulse Width Modulator Circuit.
These devices are supplied in ceramic 16-pin D.I.L. packages. The SG1627 is specified for operation over a $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range while the SG3627 is intended for industrial applications of $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$.

## FEATURES

- Two independent driver circuits
- Outputs will source or sink currents to 500 mA
- 100 nSec response time
- Full compatibility with SG1524 PWM circuit
- Constant current drive capability
- Two volt threshold for high noise immunity
- Source and sink can be separated for complementary outputs

SCHEMATIC (one half of total device shown)


## CHIP LAYOUT



CONNECTION DIAGRAM (TO-116 OUTLINE)


## DUAL HIGH-CURRENT OUTPUT DRIVER

## SG1627 / SG3627

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage, VCC | 30 V |
| :--- | ---: |
| Output Collector Voltage | 30 V |
| Source or Sink Current | 500 mA |
| Input Voltage | 5.5 V |
| Input Current | 10 mA |
| Avg. Total Power Dissipation (Note 1) | 1000 mW |
| Derate Above $50^{\circ} \mathrm{C}$ |  |

$\begin{array}{lr}\text { Operating Temperature Range } & \\ \text { SG1627 } & -55^{\circ} \mathrm{C} \text { to }+125{ }^{\circ} \mathrm{C} \\ \text { SG3627 } & 0^{\circ} \mathrm{C} \text { to }+100^{\circ} \mathrm{C} \\ \text { Storage Temperature Range } & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}\end{array}$

Note 1: Total power dissipation is the sum of the contro logic power plus the power of each source and sink output transistor, factored for duty cycle.

## ELECTRICAL CHARACTERISITICS

Unless otherwise stated, these specifications apply for $T_{J}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the SG 1627 and $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ for the SG3627. $\mathrm{VCC}=5 \mathrm{~V}$.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| High-Level Input Voltage |  | 2.8 | - | 5.5 | Volts |
| Low-Level Input Voltage |  | 0 | - | 1.4 | Volts |
| Input Threshold |  | - | 2.0 | - | Volts |
| Low-Level Input Current | $V_{1}=0$ | - | -1.0 | -2.0 | mA |
| Source Off, Leakage Current | Collector V $=30 \mathrm{~V}$ | - | 0.3 | 1.0 | mA |
| Source On, Collector Sat. (Source Emitter Grounded,$\mathrm{R}_{\mathrm{SC}}=0 \text { ) }$ | $\mathrm{I}_{\text {source }}=50 \mathrm{~mA}$ | - | 1.1 | 1.7 | Volts |
|  | $\mathrm{I}_{\text {source }}=300 \mathrm{~mA}$ | - | 1.2 | 1.9 | Volts |
|  | $1_{\text {source }}=500 \mathrm{~mA}$ | - | 1.3 | 2.0 | Volts |
| Source On, Emitter Voltage | $I_{\text {source }}=-50 \mathrm{~mA}$ | ( $V_{\text {cc }}-3 \mathrm{~V}$ ) | - | - | Volts |
| Sink Off, Leakage Current | Collector V $=30 \mathrm{~V}$ | - | 1.0 | 100 | $\mu \mathrm{A}$ |
| Sink On, Collector Sat. | $1_{\text {sink }}=50 \mathrm{~mA}$ | - | 0.2 | 0.4 | Volts |
|  | $\mathrm{I}_{\text {sink }}=300 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=20 \mathrm{~V}$ |  | 0.5 | 0.7 | Volts |
|  | $\mathrm{I}_{\text {sink }}=500 \mathrm{~mA}, I_{\text {boost }}=25 \mathrm{~mA}$ |  | 0.5 | 0.7 | Volts |
| Current Limit Sense Voltage | $\mathrm{R}_{S C}=10 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 600 | 700 | 800 | mV |
| Sense Voltage Temp. Coef. | RSC $=10 \Omega$ | - | 1.8 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Supply Current <br> (Both sink transistors on) | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 15 | 20 | mA |
|  | $V_{C C}=20 \mathrm{~V}$ |  | 50 | 65 | mA |
|  | $\mathrm{V}_{\mathrm{CC}}=30 \mathrm{~V}$ |  | 80 | 90 | mA |
| Output Response, Turn On | Fig. 4, $\mathrm{R}_{\mathrm{L}}=24 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 50 | - | nS |
| Output Response, Turn Off | Fig. 4, $\mathrm{R}_{\mathrm{L}}=24 \Omega, \mathrm{~T}_{\mathrm{A}}=250 \mathrm{C}$ | - | 100 | - | nS |
| Thermal Resistance $\theta_{\text {JA }}$ |  | - | 80 | 110 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance $\theta_{\text {JC }}$ |  | - | 45 | 60 | ${ }^{\circ} \mathrm{C} / \mathrm{w}$ |

## TOTEM POLE OUTPUT SWITCH CIRCUIT




## High-Current Switch Driver

## ADVANCE DATA

 SG1629 / 3629Note: Performance data described herein represent design goals. Final device specifications are subject to change.

The SG1629 and SG3629 are monolithic integrated circuits designed to generate the positive and negative base drive currents ( $\mathrm{I}_{\mathrm{b} 1}$ and $\mathrm{I}_{\mathrm{b} 2}$ ) required for high-speed, high power switching transistors. These units are intended to interface between the secondary of a drive transformer and the base of an NPN switching device. Positive drive current can be made constant with an external programming resistor, or can be clamped with a diode to keep the switching device out of saturation. Negative turn-off current is derived from a negative voltage generated in an external capacitor. All operating power is supplied by the transformer secondary and these devices can be floated at high levels with respect to ground for off-line, bridge converters.

For medium power applications, these units are available in an 8-pin, minicerdip, D.I.L. package; while high power capability is offered in a 9-pin, TO-66 case. In either package, the SG1629 is specified for operation over a $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range while the SG3629 is intended for industrial applications of $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$.

## Absolute Maximum Ratings:

| Input Voltage + or - Inputs | 20V |
| :--- | ---: |
| Collector to Emitter Voltage, Source or Sink | 20 V |
| Source Current | 2.0 A |
| Sink Current | 3.0 A |
| Sink Rectifier Current | 100 mA |
| Average Total Power Dissipation (Note 1) |  |
| R-Package (TO-66) | 2500 mW |
| Derate above 50 | $25 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Y-Package (Mini-ceridip) | 800 mW |
| Derate above 50 | $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| SG1629 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SG3629 | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Note 1: Total power dissipation must include the power in both source and sink transistors times the duty cycle for each.

## Schematic:



- Self-generating positive and negative currents
- Constant source current ( $\mathrm{I}_{\mathrm{b} 1}$ ) to one amp
- Two amp peak sink current ( $\mathbf{I}_{\mathbf{b} 2}$ ) to negative voltage
- Floating operation
- Baker clamp input for non-saturated switching
- 200 nanosecond response


## Electrical Characteristics:

(Unless otherwise stated, these specifications apply for $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the SG1629 and $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ for the SG3629.

| Parameter | Conditions | Typ. | Units |
| :---: | :---: | :---: | :---: |
| Collector to Emitter Voltage Source or Sink | $V_{B E}=0$ | 30 | V |
| Source Saturation Voltage | $1{ }_{\text {source }}=100 \mathrm{~mA}$ | 1 | V |
|  | $1_{\text {source }}=500 \mathrm{~mA}$ | 1.5 | V |
|  | $1{ }_{\text {source }}=1 \mathrm{~A}$ | 2 | V |
| Clamp Current | $+\mathrm{V}_{\text {in }}=20 \mathrm{~V}$ | 18 | mA |
| Current Limit Sense Voltage | 1 source $=100 \mathrm{~mA}$ | . 65 | V |
|  | 1 source $=1 \mathrm{~A}$ | . 7 | V |
| Sink Saturation Voltage Force Beta $=100$ | $1{ }_{\text {sink }}=100 \mathrm{~mA}$ | 1.0 | V |
|  | $1{ }_{\text {sink }}=500 \mathrm{~mA}$ | 1.2 | V |
|  | $1{ }_{\text {sink }}=2 \mathrm{~A}$ | 1.5 | V |
| Sink Current Gain | $1{ }_{\text {sink }}=2 \mathrm{~A}$ | 500 |  |
| Collector to Emitter Leakage Source or Sink | $\mathrm{V}_{\mathrm{BE}}=0, \mathrm{~V}_{\text {CE }}=20 \mathrm{~V}$ | 5 | $\mu \mathrm{A}$ |
| Sink Rectifier Forward Voltage | IF $=50 \mathrm{~mA}$ | 1 | V |
| Sink Rectifier Leakage Current | $\mathrm{V}_{\mathrm{R}}=40$ | 1 | $\mu \mathrm{A}$ |
| Source Response |  |  |  |
| Turn On |  | 200 | nSec |
| Turn Off |  | 200 | nSec |
| Sink Response |  |  |  |
| Turn On |  | 200 | nSec |
| Turn Off |  | 400 | nSec |
| Thermal Resistance R-Package |  |  |  |
| $\sigma_{\text {JA }}$ |  | 40 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\sigma_{\text {JC }}$ |  | 7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Y-Package |  |  |  |
| $\sigma_{\text {JA }}$ |  | 125 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\sigma_{\mathrm{JC}}$ |  | 40 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Connection Diagrams:



## High-Current Switch Driver

## SG1629 | 3629



Figure 1. A centertapped secondary provides low-loss derivation of negative bias voltage. R3 is only necessary if control of discharge current is required.


Figure 2. Maximum drive current consistant with load demand is provided by anti-saturation clamp diode D1, a high-voltage, high-speed, device.


Figure 3. A non-centertapped secondary can also be used to generate a negative bias voltage by the voltage drop across R4. In any of the above applications, R5 can be used to keep the switching transistor off under static conditions while the use of C1 alone to the sink drive will provide dynamic turn-off without a steady-state discharge of C2.

## SG5520/7520 Series Sense Amplifiers

SG7520/39 - High Speed Sense Amplifiers will detect bipolar differential signals from memory core arrays and provide logic-level outputs for interfacting with external logic. These devices are intended for systems requiring threshold voltage levels of $\pm 15 \mathrm{mV}$ to $\pm 40 \mathrm{mV}$

SG7520/21 - Two sense amplifiers are connected to a common output stage with capability of being flip-flop connected as part of the memory output register.
SG7522/23 - Two sense amplifiers are connected to a common output stage. Open collector output transistors may be used as wired-OR

SG7524/25 - Two sense amplifiers with independent output stages.
SG7528/29 - Similar to SG7524/25 except analog test points are brought out.

SG7534/35 - Similar to the SG7524/25 except it has logically inverted outputs with open collectors for wired-OR.

SG7538/39 - Similar to the SG7528/29 except it has logically inverted outputs with open collectors for wired-OR.

SG55XX Series - Available for operation over full temperature range.

${ }^{1}$ Parameters are min./max. limits with $V+=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise specified.
${ }^{2} V_{T}$ is defined as the d-c input voltage required to force the output of the sense amplifier to the logic gate threshold voltage level.
${ }^{3} V_{\text {CMF }}$ is the common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable signal present.
${ }^{4}$ Time necessary for the device to recover from the specified differential-input-overload signal prior to the strobe-enable signal.
${ }^{5}$ Time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.


## Quad Bus Transceiver

## SG55138 / SG75138

## Description:

The SG55138 and SG75138 Quad Bus Transceiver are designed for two way data communication over single ended transmission lines. Each of the four identical channels consists of a TTL input driver and a TTL output receiver. The driver output is of the open-collector type, and is designed to handle loads of up to 100 mA ( 50 ohms to 5 V ). The receiver input is internally connected to the driver output, and has a high impedance to minimize loading of the transmission line. Because of the high driver current, and the high receiver impedance, a very large number (typically hundreds) of transceivers may be connected to a single data bus. The receiver design also features a threshold of 2.3 V (typical), providing a greater noise margin than would be possible with a TTL threshold receiver. This device also features a common driver strobe which turns off all drivers (high impedance), but does not affect receiver operation. This circuit is designed for operation from a single 5 volt supply, and it includes a provision to minimize loading of the data bus when the power supply voltage is zero. This circuit is available in the 16 -pin ceramic ( J ) package. The SG75138 is characterized for industrial temperature range operation $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$, and the SN55138 is characterized for military temperature range operation ( $-50^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ ).

## Features:

- Single 5V Supply
- High Threshold Receivers
- High Input Impedance Receivers
- Four Independent Channels
- Common Driver Strobe
- TTL/DTL Compatible Driver and Strobe Inputs With Clamp Diodes
- High Speed Operation
- $\mathbf{1 0 0} \mathrm{mA}$ Open-Collector Driver Outputs
- TTL Compatible Receiver Outputs
- Available in 16-Pin Ceramic (J) Packages


## Absolute Maximum Ratings

| Supply voltage, Vcc | 7.0 V |
| :--- | ---: |
| Input voltage, $\mathrm{V}_{\text {IN }}$ | 5.5 V |
| Driver output sink current |  |
| Storage temperature | 150 mA |
| Operating free air temperature, | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
|  | SG55138 |
|  | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
|  | SG75138 |
|  | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

Electrical Characteristics over recommended operating free-air temperature range.

| PARAMETER |  | TEST CONDITIONS |  | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage, Driver or Strobe Inputs |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IH(R) }}$ | High Level Input Voltage, Rec. Input | $\begin{aligned} & \mathrm{V}_{\mathrm{x}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{oL}}=16 \mathrm{~mA} \\ & \hline \end{aligned}$ | SG55138 | 3.2 |  |  | V |
|  |  |  | SG75138 | 2.9 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Level Input Voltage, Driver or Strobe Inputs |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IL(R) }}$ | Low Level Input Voltage, Rec. Input | $\begin{aligned} & \mathrm{V}_{\mathrm{g}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V} \\ & \mathrm{l}_{\mathrm{OH}}=0.4 \mathrm{~mA} \end{aligned}$ | SG55138 |  |  | 1.5 | V |
|  |  |  | SG75138 |  |  | 1.8 | V |
| $\mathrm{V}_{\text {OH }}$ | High Level Output Voltage, Rec. Output | $\begin{aligned} & \mathrm{Vcc}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OH}}=-.4 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IL}(\mathrm{R})}=\mathrm{MAX}, \mathrm{~V}_{\mathrm{g}}=2.0 \mathrm{~V} \end{aligned}$ |  | 2.4 | 3.5 |  | V |
| $V_{\text {oL }}$ | Low Level Output Voltage, Rec. Output | $\begin{aligned} & V_{c c}=M I N ., I_{O L}=16 \mathrm{~mA} \\ & V_{\mathrm{tH}(\mathrm{R})}=M I N ., V_{\mathrm{g}}=2.0 \mathrm{~V} \end{aligned}$ |  |  |  | 400 | mV |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage, Driver Output | $\begin{aligned} & V_{c c}=M 1 N_{1}, V_{\mathrm{OL}}=100 \mathrm{~mA} \\ & V_{\mathrm{s}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=2.0 \mathrm{~V} \end{aligned}$ |  |  |  | 450 | mV |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current, Driver or Strobe Inputs | $\mathrm{Vcc}=\mathrm{MAX}$. | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=\mathrm{Vcc}$ |  | . | 1 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current, Receiver Input | $\begin{aligned} & \mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s}}=2.0 \mathrm{~V} \end{aligned}$ |  |  | 25 | 300 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{IL}}$ | Low Level Input Current Driver or Strobe Inputs | $\mathrm{Vcc}=\mathrm{MAX} ., \mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -1 | -1.6 | mA |
| $\mathrm{I}_{\mathrm{IL}}$ | Low Level Input Current, Receiver Input | $\begin{aligned} & \mathrm{Vcc}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{I}}=0.45 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s}}=2.0 \mathrm{~V} \end{aligned}$ |  |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathbf{o s}}{ }^{*}$ | Short Circuit Output Current, Rec. Output. | $\begin{aligned} & \mathrm{V}_{\mathrm{s}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=2.0 \mathrm{~V} \\ & \mathrm{Vcc}=\mathrm{MAX} . \end{aligned}$ |  | -18 | -30 | -55 | mA |
| $I_{\text {cce }}$ | Supply Current, All Drivers On | $\begin{aligned} & \mathrm{Vcc}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{x}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{n}}=2.0 \mathrm{~V} \end{aligned}$ |  |  | 50 | 65 | mA |
| $\mathrm{I}_{\mathbf{c c h}}$ | Supply Current. All Drivers Off | $\begin{aligned} & \mathrm{Vcc}=\mathrm{MAX} ., \mathrm{V}_{\mathrm{s}}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=3.5 \mathrm{~V} \end{aligned}$ |  |  | 42 | 55 | mA |
| $\mathrm{R}_{\text {IN }}$ | Input Current with Power Off, Receiver Input | $\mathrm{Vcc}=0.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=\dot{4} .5 \mathrm{~V}$ |  |  | 1.1 | 1.5 | mA |
| $V_{\text {IC }}$ | Input Clamp Voltage Strobe, Driver Inputs | $\mathrm{Vcc}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{r}}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | V |

Switching Characteriştics, $\mathbf{v}_{\mathbf{c c}}=\mathbf{5 . 0 V}, \mathbf{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

|  | PARAMETER | TEST COND. | MIN. NOM. MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}(\mathrm{D} \cdot \mathrm{B})$ | Propagation delay, low to high level bus output from driver input. | $\begin{aligned} & V_{s}=0.4 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pt} \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega \\ & \mathrm{~V}_{\mathrm{L}}=5.0 \mathrm{~V} \end{aligned}$ | $15 \quad 24$ | ms |
| $\mathrm{t}_{\mathrm{ph}}$ (D.B) | Propagation delay. high to low lovel bus output from driver input. |  | $14 \quad 24$ | m |
| ${ }^{\mathbf{T} \mathrm{PLH}^{(S .8)}}$ | Propagation detay, low to high lovel bus output from strobe input. | $\begin{aligned} & V_{D}=2.4 \mathrm{~V} \\ & C_{L}=50 \mathrm{pt} \\ & R_{L}=50 \Omega \\ & V_{L}=5.0 \mathrm{~V} \end{aligned}$ | $18 \quad 28$ | ns |
|  | Propagation delay. high to low level bus output from strobe input. |  | 2232 | ms |
| $\mathrm{t}_{\mathrm{PLH}}(\mathbf{B} \cdot \mathrm{R})$ | Propagation delay. low to high level receiver output from bus input. | $\begin{aligned} & v_{s}=2.4 \mathrm{~V} \\ & C_{L}=15 \mathrm{p} \\ & R_{L}=400 \mathrm{n} \\ & \mathrm{~V}_{\mathrm{L}}=5.0 \mathrm{~V} \end{aligned}$ | $7 \quad 15$ | ns |
| $\mathrm{t}_{\text {PHL }}(8 \cdot \mathrm{R})$ | Propagation delay, high to low lovel recelver output from bus input. |  | $8 \quad 15$ | ns |

LOGIC DAAGRAM
$\begin{array}{llllllll}\text { Vcc } & \text { B4 } & \text { R4 } & \text { D4 } & \text { S } & \text { D3 } & \text { R3 } & \text { B3 }\end{array}$


Positive logic: $\mathbf{B}=\mathbf{D}+\mathrm{S}, \mathrm{R}=\overline{\mathrm{B}}$

* Not more than one output at a time should be shorted.


## Recommended Operating Conditions

Supply Voltage, Vcc, SG55138
Supply Voltage, Vcc, SG75138
Driver Output Low Current, $\mathrm{I}_{\mathrm{OL}(\mathrm{B})}$
Receiver Output Low Current $\mathrm{I}_{\mathrm{OL}(\mathrm{R})}$
Receiver Output High Current, $\mathrm{I}_{\mathrm{OH}(\mathrm{R})}$
Operating Free-Air Temp.,
SG55138
Operating Free-Air Temp., SG75138

| MIN. | NOM. | MAX. | UNIT |
| :---: | :---: | :---: | :---: |
| 4.5 | 5.0 | 5.5 | V |
| 4.75 | 5.0 | 5.25 | V |
|  |  | 100 | mA |
|  |  | 16 | mA |
|  |  | -. 4 | mA |
| -55 |  | $+125$ | ${ }^{\circ} \mathrm{C}$ |
| 0 |  | $+70$ | ${ }^{\circ} \mathrm{C}$ |

CHIP Layout


## SG55154 | SG75154

## Description

The SG55154 and SG75154 are monolithic Quadruple Line Receivers designed to meet the requirements of EIA Standard RS-232-C. These devices are intended to interface between data terminal equipment and communication equipment but they can also be used for many other types of relatively short, single-line, point-to-point data transmission systems. While these devices are normally operated from a single 5 -volt supply, a built-in regulator allows operation to 12 volts without additional components.
Two forms of hysteresis are provided: For normal operation, the threshold-control terminals are connected to $\mathrm{V}_{\mathrm{CC} 1}$, pin 15 and the circuit operates with a wide hysteresis loop which yields no change in the output should the inputs go to zero. In the fail-safe mode of operation, the threshold-control terminals are left open and the hysteresis loop is reduced such that the output will always go high if the input goes to zero.
These units are packaged in a 16 -pin hermetic cerdip dual-in-line package. The SG55154 is rated for $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ operation while the SG75154 is specified for operation over a $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ range.

## Features

- Fail-safe capability with adjustable input threshold
- $3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega$ input resistance
- Outputs compatible with DTL or TTL
- Built-in hysteresis
- 5 V or 12 V single supply operation


## Absolute Maximum Ratings

| Normal Supply Voltage (pin 15$)$ | 7 V |
| :--- | ---: |
| Alternate Supply Voltage $(16 \mathrm{pin})$ | 14 V |
| Input Voltage to $T_{A}=70^{\circ} \mathrm{C}$ | $\pm 25 \mathrm{~V}$ |
|  | to $T_{A}=125^{\circ} \mathrm{C}$ |

Operating Temperature Range SG55154 SG75154

Storage Temperature Range
Power Dissipation
Derate above $25^{\circ} \mathrm{C}$

## $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

 $0^{\circ}$ to $70^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$1000 mW
$8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted) (See Note 1)

| PARAMETER |  |  | TEST CONDITIONS | MIN (S | TYP <br> ENOT | $\begin{aligned} & \text { MAX } \\ & \hline \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  |  | 3 |  | : | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  |  | -3 | V |
| $\mathrm{V}_{\mathbf{T}+}$ | Positive-going threshold voltage | Normal operation |  | 0.8 | 2.2 | 3 | V |
|  |  | Fail-safe operation |  | 0.8 | 2.2 | 3 |  |
| $V_{T}$ - | Negative-going threshold voltage | Normal operation |  | -3 | -1.1 | 0 | V |
|  |  | Fail-safe operation |  | 0.8 | 1.4 | 3 |  |
| $\mathrm{V}_{\mathrm{T}+} \mathrm{V}_{\mathrm{T}_{-}}$ | Hysteresis | Normal operation |  | 0.8 | 3.3 | 6 | v |
|  |  | Fail-safe operation |  | 0 | 0.8 | 2.2 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | ${ }^{1} \mathrm{OH}=-400 \mu \mathrm{~A}$ | 2.4 | 3.5 |  | V |
| VOL | Low-level output voltage |  | $\mathrm{IOL}^{\prime}=16 \mathrm{~mA}$ |  | 0.23 | 0.4 |  |
| ${ }_{1}$ | Input resistance |  | $\Delta \mathrm{V}_{1}=-25 \mathrm{~V}$ to $-10 \mathrm{~V}^{*}$ | 3 | 5 | 7 | k $\Omega$ |
|  |  |  | $\Delta \mathrm{V}_{1}=-10 \mathrm{~V}$ to -3 V | 3 | 5 | 7 |  |
|  |  |  | $\Delta V_{1}=-3 \mathrm{~V}$ to 3 V | 3 | 6 |  |  |
|  |  |  | $\Delta \mathrm{V}_{1}=3 \mathrm{~V}$ to 10 V | 3 | 5 | 7 |  |
|  |  |  | $\Delta \mathrm{V}_{1}=10 \mathrm{~V}$ to 25 V * | 3 | 5 | 7 |  |
| $V_{1}$ (open) | Open-circuit input voltage |  | $1_{1}=0$ | 0 | 0.2 | 2 | $\checkmark$ |
| ${ }^{1} \mathrm{OS}$ | Short-circuit output current** |  | $\mathrm{V}_{\mathrm{CC1}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=-5 \mathrm{~V}$ | -10 | -20 | $-40$ | mA |
| ${ }^{1} \mathrm{CC1}$ | Supply current from $\mathrm{V}_{\mathrm{CC} 1}$ |  | $\mathrm{V}_{\text {CC1 }}=5.5 \mathrm{~V}, \quad \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 20 | 35 | mA |
| ${ }^{1} \mathrm{CC} 2$ | Supply current from $V_{\text {CC2 }}$ |  | $V_{C C 2}=13.2 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ |  | 23 | 40 |  |

* $T_{A}=+70^{\circ} \mathrm{C}$ Maximum
* Not more than one output should be shorted at a time.

NOTE 1: Above specifications guaranteed over $-55^{\circ} \mathrm{C}<\mathrm{T}_{A}<+125^{\circ} \mathrm{C}$ for SG55154 and $0^{\circ}<T_{A}<70^{\circ} \mathrm{C}$ for SG75154. All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
NOTE 2: The algebraic convention where the most-positive (least-negative) limit is designed as maximum is used in this data sheet for logic and threshold levels only, e.g., when -3 V is the maximum, the minimum limit is a more-negative voltage.
Switching Characteristics, $V_{C C 1}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \mathrm{N}=10$

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Propagation delay time, low-to-high level output | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{R}_{\mathrm{L}}=390 \Omega$ |  | 22 |  | ns |
| ${ }^{\text {P PHL }}$ | Propagation delay time, high-to-low level output |  |  | 20 |  | ns |
| tTLH | Transition time, low-to-high output |  |  | 9 |  | ns |
| ${ }^{\text {t THL }}$ | Transition time, high-to-low output |  |  | 6 |  | ns |

## Dual Peripheral Drivers

## SG55450B/75450B SG55460/75460

The SG55450B and SG55460 Series are general purpose dual peripheral drivers whose output stage includes a completely uncommitted, high-voltage, high current NPN transistor. Inputs to the standard TTL gates are diode clamped and fully DTL/TTL compatible. The output transistors of the SG55450B and SG75450B are capable of sinking 300 mA and will withstand 30 volts when off. The SG55460 and SG75460 devices have the same current rating but with higher voltage capability of $\mathbf{4 0}$ volts and only slight reduction in switching speeds.

The SG55450B and SG55460 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ while the SG75450B and SG75460 are designed for $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ operation.

> Current capacity of 300 mA per driver
> High output voltage capability
> High-speed switching characteristics
> Both military and commercial temperature ranges

| ABSOLUTE MAXIMUM RATINGS (Note 1) | $\begin{aligned} & \text { SG55460B } \\ & \text { SG75450B } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SG55460 } \\ & \text { SG75460 } \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: |
| Supply Voltege, VCC | 7 V | 7 V |
| Input Voltage | 6.6 V | 5.5 V |
| $V_{\text {CC }}$ to Substrate Voltage | 35 V | 40 V |
| Collector to Substrate Voltege | 35V | 40V |
| Collector to Base Voltage | 36 V | 40V |
| Collector to Emitter Voltage (Note 2) | 30 V | 40V |
| Emitter to Base Voltage | 5 V | 5 V |
| Collector Current (Note 3) | 300 mA | 300 mA |
| Power Dissipation |  |  |
| N Package (plastic) | 600 mW | 600 mW |
| Derate above 250C | $6.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | $6.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| J Package (cerdip) | 1000 mW | 1000 mW |
| Derate above 250C | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Operating, Free Air Temperature Range |  |  |
| SG56450B, SG65460 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| SG754508, SG75460 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| NOTES: |  |  |
| 1. Voltage values shown are with respect to ground terminal uniess otherwise specified. |  |  |
| 2. With base-to-emitter resistance less than $500 \Omega$. |  |  |
| 3. Both sides of circuit may conduct rated current simulteneously provided power diseipation rating is not exceeded. |  |  |

ELECTRICAL CHARACTERISTICS
(over operating temperature range and with $V_{C C}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified)

| TTL GATES |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Test Conditions | Min. |  | Typ. | Max. | Units |
| High-level input voltage, $\mathrm{V}_{1 \mathrm{H}}$ | $\mathrm{V}_{\mathrm{OL}}<0.4 \mathrm{~V},{ }_{\mathrm{OL}}=16 \mathrm{~mA}$ | 2 |  | -- | - | V |
| Low-level input voltage, $\mathrm{V}_{1 \mathrm{~L}}$ | $\mathrm{VOH}>2.4 \mathrm{~V}, \mathrm{O}^{1} \mathrm{OH}=-.4 \mathrm{~mA}$ | -- |  | --. | 0.8 | V |
| High-level output voltage, $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{IOH}=-.4 \mathrm{~mA}$ | 2.4 |  | 3.3 | -- | V |
| Low-level output voltage, $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{1 \mathrm{H}}=2.0 \mathrm{~V},{ }^{1} \mathrm{OL}=16 \mathrm{~mA}$ | -- |  | . 25 | 0.4 | V |
| Input clamp voltage, $V_{1}$ | $I_{1}=-12 \mathrm{~mA}$ | -- |  | -1.2 | -1.5 | V |
| High-level input current, $\mathrm{I}_{\text {IH }}$ | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ | -- |  | -- | 40 | $\mu \mathrm{A}$ |
| High-level strobe current, ISH | $V_{1}=2.4 \mathrm{~V}$ | - |  | -- | 80 | $\mu \mathrm{A}$ |
| Low-level input current, I/L | $V_{1}=0.4 \mathrm{~V}$ | -- |  | -- | -1.6 | mA |
| Low-leval strobe current, ISL | $V_{1}=0.4 \mathrm{~V}$ | -- |  | -- | -3.2 | mA |
| Input current at max. V, II | $V_{1}=5.5 \mathrm{~V}$ | -- |  | -- | 1.0 | mA |
| Strobe current at max. V, IS | $\mathrm{V}_{\mathrm{S}}=5.5 \mathrm{~V}$ | -- |  | - | 2.0 | mA |
| Output short circuit current, IOS |  | -18 - |  | 35 | -65 | mA |
| Supply current, high out, ICCH | $V_{1}=0$ | -- |  | 2 | 4 | mA |
| Supply current, low out, ICCL | $V_{1}=5 \mathrm{~V}$ | - |  | 6 | 11 | mA |
| OUTPUT TRANSISTORS (High current measurements made with pulse techniques) |  |  |  |  |  |  |
| Parameter | Test Conditions | 65450B | 75450B | B 56460 | 75460 | Units |
| Collector-base breakdown BVCRO | $I_{C}=100 \mu A, I_{E}=0$ | 35 | 35 | 40 | 40 | $V_{\text {min. }}$ |
| Collector-emitter breakdown BVCER | $\mathrm{I}^{\prime} \mathrm{C}=100 \mu \mathrm{~A}, \mathrm{R}_{\mathrm{BE}}=500 \Omega$ | 30 | 30 | 40 | 40 | $V_{\text {min }}$ |
| Emitter-base breakdown BVEBO | $T_{E}=100 \mu \mathrm{~A}, I_{C}=0$. | 5 | 5 | 5 | 5 | $V_{\text {min }}$ |
| Base-emitter voltage $\mathrm{V}_{\mathrm{BE}}$ | $I_{B}=10 \mathrm{~mA}, I_{C}=100 \mathrm{~mA}$ | 1.2 | 1.0 | 1.2 | 1.0 | $V_{\text {max }}$. |
|  | $1_{B}=30 \mathrm{~mA},{ }^{1} \mathrm{C}=300 \mathrm{~mA}$ | 1.4 | 1.2 | 1.4 | 1.2 | $V_{\text {max }}$. |
| Collector-emitter saturation VCE (SAT) | $I_{B}=10 \mathrm{~mA}, I_{C}=100 \mathrm{~mA}$ | . 5 | . 4 | . 5 | 4 | $V_{\text {max }}$. |
|  | $\mathrm{I}_{\mathrm{B}}=30 \mathrm{~mA},{ }^{\prime} \mathrm{C}=300 \mathrm{~mA}$ | . 8 | . 7 | . 8 | . 7 | $V_{\text {max }}$ m. |
| Current transfer ratio hFE | $V_{C E}=3 \mathrm{~V}, T_{C}=100 \mathrm{~mA}, T_{A}=25^{\circ} \mathrm{C}$ | 25 | 25 | 25 | 25 | min. |
|  | $V_{C E}=3 \mathrm{~V}, I_{C}=300 \mathrm{~mA}, T_{A}=25^{\circ} \mathrm{O}$ | 30 | 30 | 30 | 30 | min. |
|  | $V_{C E}=3 \mathrm{~V}, \mathrm{I}^{\prime} \mathrm{C}=100 \mathrm{~mA}, \mathrm{~T}_{A}=\mathrm{min}$. | 10 | 20 | 10 | 20 | min. |
|  | $V_{C E}=3 \mathrm{~V}, \mathrm{I}^{\prime}=300 \mathrm{~mA}, \mathrm{~T}_{A}=\mathrm{min}$. | 15 | 25 | 15 | 25 | min. |



CONNECTION DIAGRAM
Note: The substrate (pin 8) must always be at the most negative voltage for proper device operation.

|  |  | 55450B, 75450B |  | 55460, 75460 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Test Conditions | TYp. | Max. | Typ. | Max. | Units |
| TTL GATES |  |  |  |  |  |  |
| Propagation delay time |  |  |  |  |  |  |
| Low-to-high-level output, tPLH | $C_{L}=15 \mathrm{pF}$ | 12 | 22 | 22 | -- | nS |
| Propagation delay tíme |  |  |  |  |  |  |
| High-to-low-level output, tPHL | $\mathrm{R}_{1}=400 \Omega$ | 8 | 15 | 8 | -- | nS |
| OUTPUT TRANSISTORS |  |  |  |  |  |  |
| Delay time, $\mathrm{t}_{\mathbf{d}}$ | $I_{C}=200 \mathrm{~mA}$ | 8 | 15 | 10 | -- | nS |
| Rise time, $\mathrm{tr}_{\mathbf{r}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{b}(1)}=20 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{b}(2)}=-40 \mathrm{~mA} \end{aligned}$ | 12 | 20 | 16 | -- | nS |
| Storage time, $\mathrm{t}_{5}$ | $\mathrm{V}_{\mathrm{BE}}(\mathrm{OH})=-1 \mathrm{~V}$ | 7 | 15 | 23 | - | nS |
| Fall time, $\mathbf{t}_{\mathbf{f}}$ | $\begin{aligned} & C_{L}=15 p F, \\ & R_{L}=50 \Omega \end{aligned}$ | 6 | 15 | 14 | -- | nS |
| GATES \& TRANSISTORS COMBINED |  |  |  |  |  |  |
| Propagation delay time |  |  |  |  |  |  |
| Low-to-high-level out, tPLH | ${ }^{1} \mathrm{C}=200 \mathrm{~mA}$ | 20 | 30 | 45 | 65 | nS |
| High-to-low-leval out, tPHL | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 20 | 30 | 35 | 60 | nS |
| Transition time | $R_{L}=50 \Omega$ |  |  |  |  |  |
| Low-to-high-level out, tTLH | $R_{L}=50 \Omega$ | 7 | 12 | 10 | 20 | nS |
| High-to-low-level out, tTHL |  | 9 | 15 | 10 | 20 | nS |



## TRANSISTOR ARRAYS

## High Voltage, Medium Current Driver Arrays

## SG2001 | SG2002 | SG2003

Description
These high voltage, medium current driver arrays are comprised of seven silicon NPN Darlington pairs on a common monolithic substrate. All units feature open collector outputs and integral suppression diodes for inductive loads. Peak, inrush currents to 600 mA are allowable, making them ideal for driving tungsten filament lamps also.
Three different input configurations provide optimized designs for interfacing with TTL, DTL, PMOS, or CMOS drive signals.
In all cases, the individual Darlington pair collector current rating is 500 mA . However, outputs may be paralleled for higher load current capability. All devices are supplied in a 16 -pin dual in-line ceramic package.

Absolute Maximum Ratings (at $25^{\circ} \mathrm{C}$ free-air temperature
for any one Darlington unless otherwise noted).
Output Voltage, $V_{\text {cr }}$
Input Voltage, $V_{\text {in }}$

Peak Collector Current, IC $\quad 600 \mathrm{~mA}$
Continuous Collector Current, IC 500 mA
Continuous Base Current, IB 25mA
Power Dissipation, PD (per device) 1.0W
Total Package* Limitation 2.0W
Derating Factor above $25^{\circ} \mathrm{C}$
Ambient Temperature Range
(Operating) TA $13 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

Storage Temperature Range, TS $\quad-65^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$
Under normal operating conditions, these units will suztain 350 mA per output with $\mathrm{VCC}=1.6 \mathrm{~V}$ at $70^{\circ} \mathrm{C}$ with a puise width of 20 ms

## Features

- Collector currents to $\mathbf{6 0 0 m A}$
- Low saturation voltage
- High speed switching
- Closely matched parameters


Electrical Characteristics at $\mathbf{2 5}^{\circ} \mathrm{C}$ (unless otherwise noted)

| CHARACTERISTICS | SYMBOL | TEST CONDITIONS | Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| Output Leakage Current | $\mathrm{I}_{\text {CEX }}$ | $\mathrm{V}_{\text {ce }}=50 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  | 100 | $\mu \mathrm{A}$ |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {cE }}$ (Sat) | $\begin{aligned} & I_{c}=350 \mathrm{~mA} ; I_{\mathrm{B}}=500 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{c}}=100 \mathrm{~mA} ; \mathrm{I}_{\mathrm{B}}=250 \mu \mathrm{~A} \end{aligned}$ |  | $\begin{aligned} & 1.6 \\ & 1.1 \end{aligned}$ | $\begin{aligned} & \mathbf{v} \\ & \mathbf{v} \end{aligned}$ |
| Input Current Type SG-2002 Type SG-2003 | $\mathrm{I}_{\text {in }}$ on | $\begin{aligned} & V_{i n}=17 \mathrm{~V} \\ & V_{i n}=3.85 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.3 \\ & 1.35 \end{aligned}$ | $\begin{aligned} & m A \\ & m A \end{aligned}$ |
| Input Current SG-2002 | $\mathrm{I}_{\text {in }}$ off | $\mathrm{V}_{\text {in }}=6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  | 50 | $\mu \mathrm{A}$ |
| Input Voltage Type SG-2002 Type SG-2003 | $V_{\text {in }}$ on | $\begin{aligned} & V_{\mathrm{cE}}=2 \mathrm{~V} ; \mathrm{I}_{\mathrm{c}}=350 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{cE}}=2 \mathrm{~V} ; \mathrm{I}_{\mathrm{c}}=350 \mathrm{~mA} \end{aligned}$ |  | $\begin{array}{r} 13 \\ 3.5 \end{array}$ | $\mathbf{v}$ |
| DC Forward Current Transfer Ratio Type SG-2001 | $\mathrm{h}_{\mathrm{FE}}$ | $\mathrm{V}_{\text {cE }}=2 \mathrm{~V} ; \mathrm{IC}=350 \mathrm{~mA}$ | 1000 |  |  |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ |  |  | 30 | pf |
| Turn-On Delay | $t_{\text {PLM }}$ | $0.5 \mathrm{E}_{\text {in }}$ to $0.5 \mathrm{E}_{\text {out }}$ |  | 5 | $\mu \mathrm{S}$ |
| Turn-Off Delay | $\mathrm{t}_{\text {PHL }}$ | $0.5 \mathrm{E}_{\text {in }}$ to $0.5 \mathrm{E}_{\text {out }}$ |  | 5 | $\mu \mathrm{S}$ |
| Clamp Diode Leakage Current | $\mathrm{I}_{\text {R }}$ | $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
| Clamp Diode Forward Voltage | $V_{\text {F }}$ | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 2.0 | V |

CONNECTION DIAGRAM CHIP LAYOUT


TYPICAL APPLICATIONS


## Transistor Arrays

## SG3018/3018A/3821/3822/3823/3086 <br> (CA3018/3018A) (CA3045, 3046) (CA3026/3054) (CA3086)

These transistor arrays offer $V_{B E}$ typically matched to $\pm 0.5 \mathrm{mV}$, less than $10 \%$ variation in hfe, operation from dc to 300 MHz , high current gain from $10 \mu \mathrm{~A}$ to 10 mA and high voltage capability.

SG3018/SG3018A (CA3018, 3018A) Darlington Transistor Pairs - consists of four monolithic transistors. Two of the four are internally connected into a Darlington configuration with a typical current gain of 4000 . The other two transistors are separate conventional types.

SG3821 (CA3046, 3045) Matched Transistor Array - five general purpose monolithic NPN transistors internally connected to form two independent differential amplifiers, each with its associated current source transistor.

SG3822 (CA3026, 3054) Dual Differential Transistors - six monolithic NPN transistors internally connected to form two independent differential amplifiers, each with its associated current source transistor.

SG3823 Dual Darlington Transistor Array - six monolithic transistors. Four are internally connected as two independent Darlington Amplifiers with a typical gain of 4000. The other two transistors are separate conventional types.

ABSOLUTE MAXIMUM RATINGS

Collector-substrate Voltage
Collector-base Voltage
Collector-emitter Voltage

40V (CA Series 20V)
40V (CA Series 20V)
25V (CA Series 15V)

Emitter-base Voltage
Collector-Current
Operating Temperature Range

5 V
50 mA
$0-125^{\circ} \mathrm{C}$ (CA Series $0-70^{\circ} \mathrm{C}$ )

| PARAMETERS* | CONDITIONS | $\begin{aligned} & \text { 3018, 3018A, 3821, } \\ & \text { 3822, 3823, } \end{aligned}$ | $\begin{aligned} & \text { CA3018/3026/3054 } \\ & 3045 / 3046 / 3086 \end{aligned}$ | UNTTS |
| :---: | :---: | :---: | :---: | :---: |
| Collector-Substrate Breakdown | $I_{C}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{B}}=0$ | 40 | 20 | V |
| Collector-Base Breakdown | $I_{C}=10 \mu A, I_{E}=0$ | 40 | 20 | V |
| Collector-Emitter Breakdown | $I_{C}=100 \mu A, I_{B}=0$ | 25 | 15 | V |
| Emitter-Base Breakdown | $\mathrm{I}_{\mathrm{E}}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{C}}=0$ | 5 | 5 | V |
| Collector-Substrate Leakage | $V_{C S}=20 \mathrm{~V}, I_{B}=0$ | 80 | 80 | nA |
| Collector-Base Leakage | $V_{C B}=20 \mathrm{~V}, I_{E}=0$ | 40 | 40 | nA |
| Collector-Emitter Leakage | $V_{C E}=20 \mathrm{~V}, I_{B}=0$ | 500 | 500 | nA |
| Forward Current-Transfer Ratio | $V_{C E}=5 \mathrm{~V}, I_{C}=10 \mu \mathrm{~A}$ | 80 (typ) | 80 (typ) | - |
| Forward Current-Transfer Ratio | $V_{C E}=5 \mathrm{~V}, \mathrm{I}^{\text {C }}=1 \mathrm{~mA}$ | 50/400 | 50/400 | - |
| Forward Current-Transfer Ratio | $\mathrm{V}_{\text {CE }}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=10 \mathrm{~mA}$ | 80 (typ) | 80 (typ) | - |
| Collector-Emitter Saturation | ${ }^{\prime} C=10 \mathrm{~mA},{ }^{\prime} \mathrm{B}=1 \mathrm{~mA}$ | 0.5 (typ) | 0.5 (typ) | V |
| Gain-Bandwidth Product | $\mathrm{V}_{\text {CE }}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=3 \mathrm{~mA}$ | 500 (typ) | 500 (typ) | MHz |
| Collector-Substrate Capacitance | $V_{C S}=5 \mathrm{~V}, \mathrm{I}^{\text {C }}=0$ | 2.0 (typ) | 2.0 (typ) | pF |
| Collector-Base Capacitance | $V_{C B}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=0$ | 0.4 (typ) | 0.4 (typ) | pF |
| Noise Figure | $f=1 \mathrm{kc}, \mathrm{V}_{\text {CE }}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=100 \mu \mathrm{~A}, \mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega$ | 4 (typ) | 4 (typ) | dB |
| Input Offset Voltage for any two transistors | $\mathrm{V}_{\text {CE }}=5 \mathrm{~V}, \mathrm{I}^{\text {C }}=1 \mathrm{~mA}$ | 5 | 5 | mV |
| Input Offset Current for any two transistors | $\mathrm{V}_{\text {CE }}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ | 4 | 2 | $\mu \mathrm{A}$ |
| Forward Current Transfer Ratio (Darlington Pair), SG3018/3018A/3823 | $\mathrm{V}_{C E}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ | 1500 | 1500 | - |

*Parameters apply for $T_{A}=25^{\circ} \mathrm{C}$ and are min/max limits unless otherwise specified.
Note: Substrate pin (/خ) must be connected to the most negative DC potential -- which should also be a good AC ground -- for proper isolation between transistors.

SG3018/3018A is offered in 12-pin metal can. All other 3800 Series arrays are offered in $N$ and $J$ 14-pin dual-in-line packages.






3822/3026/3054


## Transistor Arrays

## SG3081/3082

The SG3081 and SG3082 each have seven high-current silicon NPN transistors integrated into a single monolithic chip. The SG3081 has all seven emitters common while the SG3082 is connected in a common collector configuration. Both devices have a separate substrate pin for more versatile applications. With current capability to 100 mA per transistor, these arrays are ideally suited for driving all types of seven-segment displays as well as other general purpose driver applications.

MAXIMUM RATINGS, Absolute-Maximum Values at $\mathbf{T A}_{\mathbf{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$ Power Dissipation:

| Any one transistor |  | 500 | mW |
| :--- | :--- | :--- | :--- |
| Total package** |  | $\mathbf{7 5 0}$ | mW |
| Above $25^{\circ} \mathrm{C}$ | Derate linearly | 6.67 | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

Ambient Temperature Range:

| Operating | -40 to $+85{ }^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Storage | -55 to $+150{ }^{\circ} \mathrm{C}$ |

- Collector current to $\mathbf{1 0 0 m A}$
- Low saturation voltage
- Closely matched parameters

| PARAMETERS* | SYMBOL | CONDITIONS | SG3081/SG3082 | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Collector-Base Breakdown Voltage | BVCBO | $I_{C}=500 \mu A, I_{E}=0$ | 20 | V |
| Collector-Substrate Breakdown Voltage | BVCSO | $I_{C I}=500 \mu \mathrm{~A}, I_{E}=0, I_{B}=0$ | 20 | V |
| Collector-Emitter Breakdown Voltage | BV ${ }_{\text {CEO }}$ | $I_{C}=1 \mathrm{~mA}, I_{B}=0$ | 16 | V |
| Emitter-Base Breakdown Voltage | BVEBO | $\mathrm{I}^{\prime} \mathrm{C}=500 \mu \mathrm{~A}$ | 5 | V |
| DC Forward-Current Transfer Ratio | $h_{\text {FE }}$ | $\begin{aligned} & V_{C E}=5.0 \mathrm{~V}, I_{C}=30 \mathrm{~mA} \\ & V_{C E}=5.0 \mathrm{~V}, I_{C}=50 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 50 \\ & 40 \end{aligned}$ |  |
| Base-Emitter Saturation Voltage | $V_{\text {BEsat }}$ | $I_{C}=30 \mathrm{~mA}, I_{B}=1 \mathrm{~mA}$ | 1.0 | V |
| Collector-Emitter Saturation Voltage: SG3081, SG3082 |  | $I_{C}=30 \mathrm{~mA}, I_{B}=1 \mathrm{~mA}$ | 0.5 |  |
| SG3081 | $\mathrm{V}_{\text {CEsat }}$ | $I_{C}=50 \mathrm{~mA}, I_{B}=5 \mathrm{~mA}$ | 0.7 | V |
| SG3082 |  | $I_{C}=50 \mathrm{~mA}, I_{B}=5 \mathrm{~mA}$ | 0.8 |  |
| Collector-Cutoff-Current | ICEO | $V_{C E}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ | 10 | $\mu \mathrm{A}$ |
| Collector-Cutoff Current | ICBO | $V_{C B}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=0$ | 1 | $\mu \mathrm{A}$ |

*Parameters are for ${ }^{\top} A=25^{\circ} \mathrm{C}$ and are min/max limits.


scose8 Chip (Soen shematic
tor peod tunctions)



The following ratings apply for each transistor in the device:

| Collector-to-Emitter Voltage (VCEO) | 16 | V |
| :--- | :--- | :--- |
| Collector-to-Base Voltage (VCBO) | 20 | $\mathbf{V}$ |
| Collector-to-Substrate Voltage (VCSO) | 20 | V |
| Emitter-to-Base Voltage (VEBO) | 5 | V |
| Collector Current (IC) | 100 | mA |
| Base Current (IB) | $\mathbf{2 0}$ | mA |

**SG3081 and SG3082 are available in N and J 16-Pin dual-in-line packages

## High Current NPN Transistor Arrays

## SG3083

## SG3183/3183A

This series of arrays consists of five closely-matched, high current NPN transistors. Although sharing a common monolithic substrate, the transistors are connected such that all terminals are independent, including the substrate bias connector. With current capability to 100 mA per transistor, these arrays are ideally suited for all types of driving applications including relays, lamps, and thyristors. The SG3183 and SG3183A are higher voltage versions of the SG3083.

## FEATURES

- High voltage capability
- Collector current to $\mathbf{1 0 0} \mathbf{~ m A}$
- Low saturation voltage
- Closely matched parameters


## ABSOLUTE MAXIMUM RATINGS

Power Dissipations:

| Any one transistor | 500 mW |
| :--- | :--- |
| Total package | 750 mW |
| Above $25^{\circ} \mathrm{C}$ derate linearly | $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Ambient Temperature Range: |  |
| Operating (N-Package) | -40 to $+85^{\circ} \mathrm{C}$ |
| Operating (J-Package) | -55 to $+125^{\circ} \mathrm{C}$ |
| Storage (both packages) | -65 to $+150^{\circ} \mathrm{C}$ |
| Maximum Collector Current | 100 mA |
| Maximum Base Current | 20 mA |




NOTE: The collector of each transistor is isolated from the substrate by
an integral diode which must be reverse biased by connecting the sub. strate to a voltage more negative than any collector. To prevent undesired coupling between transistors, the substrate connection should be con. nected to an AC or DC ground

| PARAMETER SYMBOL CONDITIONS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Collector-Substrate Breakdown Voltage, $\mathrm{BV}_{\text {CSO }}{ }^{\prime} \mathrm{C}$ C $=100 \mu \mathrm{~A}$ |  |  |  |  |
| SG3083 | 20 | 60 | - | V |
| SG3183 | 40 | 70 | - | $v$ |
| SG3183A | 50 | 70 | - | v |
| Collector+Base Breakdown Voltage, $\mathrm{BV}_{\text {CBO }}{ }^{\prime} \mathrm{C}=100 \mu \mathrm{~A}$ |  |  |  |  |
| SG3083 | 20 | 60 | - | $v$ |
| SG3183 | 40 | 70 | - | $v$ |
| SG3183A | 50 | 70 | - | V |
| Collector-E mitter Breakdown Voltage, $\mathrm{BV}_{\text {CEO }}{ }^{\prime} \mathrm{C}=1 \mathrm{~mA}$ |  | - |  |  |
| . SG3083 | 15 | 24 | - | V |
| SG3183 | 30 | 40 | - | $v$ |
| SG3183A | 40 | 50 | - | V |
| Emitter-Base Breakdown Voitage, $\mathrm{BV}_{\text {EBO }}{ }^{\prime} \mathrm{E}=100 \mu \mathrm{~A}$ |  |  |  |  |
| All types | 5 | 6.9 | - | V |
| Collector Cutoff Current, $\mathrm{CEOO}^{,}{ }^{\text {C }}$ CE $=10 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Collector Cutoff Current, ${ }_{\text {CBO }}{ }^{\text {, }}{ }_{\text {CR }}=10 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
| DC Forward Current Transfer Ratio, ${ }^{\text {h }} \mathrm{FE}$ |  |  |  |  |
| All types $\quad V_{C E}=3 \mathrm{~V},{ }^{\prime} \mathrm{C}=10 \mathrm{~mA}$ | 50 | 100 | - |  |
| $\mathrm{V}_{\text {CE }}{ }^{\prime}=5 \mathrm{~V}, 1_{C}=50 \mathrm{~mA}$ | 40 | 75 | - |  |
| Coltector-Emitter Saturation Voltage, $\mathrm{V}_{\mathrm{CE}}$ (SAT) |  |  |  |  |
| SG3083 ${ }^{\prime} \mathrm{C}=50 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=5 \mathrm{~mA}$ | - | 0.40 | 0.70 | $v$ |
| SG3183/SG3183A $I_{C}=50 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=5 \mathrm{~mA}$ | - | 1.7 | 3.0 | $v$ |
| Base to Emitter Voltage, $\mathrm{V}_{\mathrm{BE}}, \mathrm{V}_{\mathrm{CE}}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=10 \mathrm{~mA}$ | 0.65 | 0.75 | 0.85 | V |
| For $\mathbf{Q}_{1}$ and $\mathbf{Q}_{2}$ Matched Pair |  |  |  |  |
| Input Offset Voltage $\mathrm{IV}_{10} \mathrm{O}^{\prime} \quad V_{C E}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ | - | 1.2 | 5 | $m V$ |
| Input Offset Current $\mathrm{II}_{10} \mathrm{l} \quad \mathrm{V}_{C E}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ | - | 0.7 | 2.5 | $\mu \mathrm{A}$ |

## High Voltage, High Current Darlington Transistor Arrays

## SG3851 | SG3852 | SG3853

## Description

These high voltage, high current Darlington transistor arrays are comprised of seven silicon NPN Darlington pairs on a common monolithic substrate. All units feature open collector outputs and integral suppression diodes for inductive loads. Peak inrush currents to 750 mA are allowable, making them ideal for driving tungsten filament lamps also.
Three different input configurations provide optimized designs for interfacing with TTL, DTL, PMOS, or CMOS drive signals.
In all cases, the individual Darlington pair collector current rating is 600 mA . However, outputs may be paralleled for higher load current capability. All devices are supplied in a 16 -pin dual in-line ceramic package.

Absolute Maximum Ratings (at $25^{\circ} \mathrm{C}$ free-air temperature for any one Darlington unless otherwise noted).

| Output Voltage, $V_{\text {CE }}$ | 50 V |
| :--- | :---: |
| Input Voltage, $\mathrm{V}_{\text {In }}$ | 25 V |
| Peak Collector Current, IC | 750 mA |
| Continuous Collector Current, IC | 600 mA |
| Continuous Base Current, IB | 25 mA |
| Power Dissipation, PD (per device) | 1.0 W |
| Total Package* Limitation | 2.0 W |
| Derating Factor above $25^{\circ} \mathrm{C}$ | $13 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Ambient Temperature Range |  |
| (Operating) TA | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range, TS | $-65^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$ |

${ }^{*}$ Under normal operating conditions, these units will sustain 350 mA
per output with VCC $=1.6 \mathrm{~V}$ at $70^{\circ} \mathrm{C}$ with a pulse width of 20 ms
and a duty cycle of $30 \%$.

## Features

- Collector currents to 750 mA
- Low saturation voltage
- High speed switching
- Closely matched parameters


## PARTIAL SCHEMATICS





Electrical Characteristics at $25^{\circ} \mathrm{C}$ (unless otherwise noted)

| CHARACTERISTICS | SYMBOL | TEST CONDITIONS | Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| Output Leakage Current | $\mathrm{I}_{\text {cex }}$ | $\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  | 100 | $\mu \mathrm{A}$ |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {CE }}$ (Sat) | $\begin{aligned} & I_{\mathrm{c}}=500 \mathrm{~mA} ; I_{\mathrm{B}}=800 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{c}}=100 \mathrm{~mA} ; \mathrm{I}_{\mathrm{B}}=250 \mu \mathrm{~A} \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 1.1 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Input Current Type SG-3852 Type SG-3853 | $\mathrm{I}_{\mathrm{in}}$ on | $\begin{aligned} & V_{\text {in }}=24 V \\ & V_{\text {in }}=5.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | mA <br> mA |
| Input Current SG-3852 | $\mathrm{I}_{\text {in }}$ off | $\mathrm{V}_{\mathrm{in}}=6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  | 50 | $\mu \mathrm{A}$ |
| Input Voltage Type SG-3852 Type SG-3853 | $V_{\text {in }}$ on | $\begin{aligned} & \mathrm{V}_{\mathrm{CE}}=2 \mathrm{~V} ; \mathrm{I}_{\mathrm{c}}=500 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CE}}=2 \mathrm{~V} ; \mathrm{I}_{\mathrm{c}}=350 \mathrm{~mA} \end{aligned}$ |  | $\begin{array}{r} 17 \\ 3.5 \end{array}$ | $\begin{aligned} & \mathbf{V} \\ & \mathbf{V} \end{aligned}$ |
| DC Forward Current Transfer Ratio Type SG-3851 | $\mathrm{h}_{\mathrm{FE}}$ | $\mathrm{V}_{\mathrm{CE}}=2 \mathrm{~V} ; \mathrm{IC}=350 \mathrm{~mA}$ | 1000 |  |  |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ |  |  | 30 | pf |
| Turn-On Delay | $t_{\text {PLM }}$ | $0.5 \mathrm{E}_{\text {in }}$ to $0.5 \mathrm{E}_{\text {out }}$ |  | 0.5 | $\mu \mathrm{S}$ |
| Turn-Off Delay | $\mathrm{t}_{\text {PHL }}$ | $0.5 \mathrm{E}_{\text {in }}$ to $0.5 \mathrm{E}_{\text {out }}$ |  | 0.5 | $\mu \mathrm{S}$ |
| Clamp Diode Leakage Current | $\mathrm{I}_{\mathrm{R}}$ | - $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
| Clamp Diode Forward Voltage | $\mathrm{V}_{\mathrm{F}}$ | $\mathrm{I}_{\mathrm{F}}=500 \mathrm{~mA}$ |  | 3.0 | V |

CONNECTION DIAGRAM CHIP LAYOUT


TYPICAL APPLICATIONS


## OTHER CIRCUITS

Video Amplifiers
Wideband Amplifiers/Multipliers
Wideband Video Amplifiers
Multipliers
Modulators
Zero Voltage Switches
Timers
Dual Timers

## Timer

## SG555/SG555C

The SG555 integrated circuit has been designed to generate accurate time delays with provisions for remote triggering or resetting. An external resistor and capacitor will provide precise control of time delays from microseconds to hours. This circuit can also be used as a stable oscillator with accurate control of both frequency and duty cycle through the use of two external resistors and a single capacitor. The output circuit is designed for use with load currents to 200 mA and is fully compatible with TTL circuitry.

- Direct replacement for SE555/NE555
- Both astable and monostable mode of operation
- Timing range from microseconds through hours
- 200 mA output capability (source or sink)
- $.006 \% /{ }^{\circ} \mathrm{C}$ temperature stability
- TTL compatible

FUNCTIONAL
DIAGRAM


CHIP BONDING
DIAGRAM


| Supply Voltage | +18V |
| :---: | :---: |
| Power Dissipation |  |
| T-Package (TO-99) | 680 mW |
| Derate above $\mathbf{2 5}^{\circ} \mathrm{C}$ | $5.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| M-Package (Minidip) | 400 mW |
| Derate above $\mathbf{2 5}^{\circ} \mathrm{C}$ | $4.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| SG555 - | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SG555C | $0^{\circ} \mathrm{C}$ to $+70{ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 seconds) | ) $+3000{ }^{\circ} \mathrm{C}$ |

CONNECTION
DIAGRAMS
ELECTRICAL CHARACTERISTICS $\quad\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=+5 \mathrm{~V}\right.$ to +15 V unless otherwise specified)

| Parameter | Conditions | SG655 | SG556C | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. Typ. Max. | Min. Typ. Max. |  |
| Supply Voltage |  | $4.5-18$ | $4.5-16$ | $v$ |
| Supply Current | $\begin{aligned} & \mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty \\ & \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty \\ & \text { Low State (Note 1) } \end{aligned}$ | $\begin{array}{lrr} \hline- & 3 & 5 \\ - & 10 & 12 \end{array}$ | $\begin{array}{lrr} -- & 3 & 6 \\ - & 10 & 15 \end{array}$ | $\begin{aligned} & m A \\ & m A \end{aligned}$ |
| Timing Error Initial Accuracy Drift with Temperature Drift with Supply Voltage | $\begin{aligned} & R_{\mathrm{A}}, \mathrm{R}_{\mathrm{B}}=1 \mathrm{~K} \Omega \text { to } 100 \mathrm{KS} 2 \\ & \mathrm{C}=0.1 \mu \mathrm{~F} \quad \text { (Note } 2) \end{aligned}$ | $\begin{array}{llr} - & 0.5 & 2 \\ - & 30 & 100 \\ - & 0.005 & 0.2 \end{array}$ | $\begin{array}{lll} - & 1 & - \\ - & 50 & - \\ - & 0.01 & -- \end{array}$ | \% ppm/ ${ }^{\circ} \mathrm{C}$ \%/Volt |
| Threshold Voltage |  | -- 2/3 -- | -- 2/3 -- | x $\mathrm{v}^{+}$ |
| Trigger Voltage | $\begin{aligned} & V^{+}=15 V \\ & V^{+}=5 V \end{aligned}$ | $\begin{array}{lcc} \hline 4.8 & 5 & 5.2 \\ 1.45 & 1.67 & 1.9 \end{array}$ | $\begin{array}{lcc} -- & 5 & - \\ -- & 1.67 & - \end{array}$ | $\begin{aligned} & \mathbf{v} \\ & \mathbf{v} \end{aligned}$ |
| Trigger Current |  | -- 0.5 -- | -- 0.5 -- | $\mu \mathrm{A}$ |
| Reset Voltage |  | $\begin{array}{lll}0.4 & 0.7 & 1.0\end{array}$ | $\begin{array}{lll}0.4 & 0.7 & 1.0\end{array}$ | $v$ |
| Reset Current |  | -- 0.1 -- | -- 0.1 -- | mA |
| Threshold Current | (Note 3) | -- 0.1 . 25 | $\begin{array}{lll}- & 0.1 & .25\end{array}$ | $\mu \mathrm{A}$ |
| Control Voltage Level | $\begin{aligned} & V^{+}=15 \mathrm{~V} \\ & V^{+}=5 \mathrm{~V} \end{aligned}$ |  9.6 10 <br>  10.4  <br> 2.9 3.33 3.8 | 9.0 10 11 <br> 2.6 3.33 4 | $\begin{aligned} & \mathbf{v} \\ & v \end{aligned}$ |
| Output Voltage Drop (low) | $\begin{aligned} & \mathrm{V}^{+}=15 \mathrm{~V} \\ & \mathrm{I}_{\text {SINK }}=10 \mathrm{~mA} \\ & \text { ISINK }=50 \mathrm{~mA} \\ & \text { ISINK }=100 \mathrm{~mA} \\ & \text { ISINK }=200 \mathrm{~mA} \\ & V^{+}=5 \mathrm{~V} \\ & I_{\text {SINK }}=8 \mathrm{~mA} \\ & \text { ISINK }=5 \mathrm{~mA} \end{aligned}$ | -- 0.1 0.15 <br> -- 0.4 0.5 <br> -- 2.0 2.2 <br> -- 2.5 -- <br> -- 0.1 0.25 <br> -- - - | - 0.1 .25 <br> - 0.4 .75 <br> - 2.0 2.5 <br> -- 2.5 - <br> - - - <br> - .25 .35 | $\begin{aligned} & \mathbf{v} \\ & \mathbf{v} \\ & \mathbf{v} \\ & \mathbf{v} \\ & \mathbf{v} \\ & \mathbf{v} \end{aligned}$ |
| Output Voltage Drop (high) | $\begin{aligned} & I_{\text {SOURCE }}=200 \mathrm{~mA} \\ & V^{+}=15 \mathrm{~V} \\ & \text { I SOURCE } \text { SOUR } \\ & V^{+}=15 \mathrm{~mA} \\ & V^{+}=5 V \end{aligned}$ | $\begin{array}{rr} -- & 12.5 \\ 13.0 & 13.3 \\ 3.0 & 3.3 \end{array}$ | $\begin{array}{rrr} -- & 12.5 & -- \\ 12.75 & 13.3 & - \\ 2.75 & 3.3 & -- \end{array}$ | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| Rise Time of Output <br> Fall Time of Output |  | $\begin{aligned} & --100- \\ & -\quad 100 \quad- \end{aligned}$ | $\begin{array}{lll} \hline- & 100 & - \\ - & 100 & - \end{array}$ | $\begin{aligned} & \text { nsec } \\ & \text { nsec } \end{aligned}$ |



APPLICATIONS


## Dual Timer

## SG556/SG556C

The SG556/SG556C IC timing circuit is the equivalent of two 555 type timers in one 14 -pin dual-in-line package. Each section of the device is capable of producing accurate time delays or oscillations. A resistor and a capacitor are the only external parts needed to control time delays from microseconds through hours. For use as an oscillator, two external resistors and a capacitor provide control of the free running frequency and duty cycle. Triggering and resetting terminals are provided and the circuit will trigger and reset on falling waveforms.

The SG556/SG556C Dual Timer lowers over-all system cost, reduces board space and assembly time required and provides matching and tracking characteristics which are superior to two separate timers.

- Direct replacement for SE556/NE556
- Both astable and monostable mode of operation
- Timing range from microseconds through hours
- 200 mA output capability (source or sink)
- $.005 \% /{ }^{\circ} \mathrm{C}$ temperature stability
- TTL compatible


## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | +18 V |
| :--- | ---: |
| Power Dissipation |  |
| N-Package (plastic) | 600 mW |
| Derate above $25^{\circ} \mathrm{C}$ | $6.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| J-Package (cerdip) | 1000 mW |
| Derate above $25^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| SG556 | $-55^{\circ} \mathrm{C}$ to $+1255^{\circ} \mathrm{C}$ |
| SG556C | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 seconds) $+300^{\circ} \mathrm{C}$ |  |

## CONNECTION DIAGRAM



FUNCTIONAL DIAGRAM


ELECTRICAL CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=+5\right.$ to $+\mathbf{1 5} \mathrm{V}$ unless otherwise specified)

| Parameter | Conditions | Min. | G556 Typ. | Max. | Min. | SG556C Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage |  | 4.5 | -- | 18 | 4.5 | -- | 16 | V |
| Supply Current (each side) | $\begin{aligned} & \mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty \\ & \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty \\ & \text { Low State (Note 1) } \end{aligned}$ |  | $\begin{array}{r} 3 \\ 10 \end{array}$ | $\begin{array}{r} 5 \\ 11 \end{array}$ | -- | $\begin{array}{r} 3 \\ 10 \end{array}$ | $\begin{array}{r} 6 \\ 14 \end{array}$ | $m A$ |
| Timing Error (Monostable) <br> Initial Accuracy Drift with Temperature Drift with Supply Voltage | $\begin{aligned} & R_{A}, R_{B}=2 \mathrm{k} \Omega \text { to } 100 \mathrm{k} \Omega \\ & \mathrm{C}=0.1 \mu \mathrm{~F} \text { (Note 2) } \end{aligned}$ | $-$ | $\begin{gathered} 0.5 \\ 30 \\ 0.05 \\ \hline \end{gathered}$ | $\begin{gathered} 1.5 \\ 100^{1} \\ 0.2 \\ \hline \end{gathered}$ | -- | $\begin{gathered} 0.75 \\ 50 \\ 0.1 \\ \hline \end{gathered}$ | $\begin{aligned} & -- \\ & -- \end{aligned}$ | \% ppm/oc \%/Volt |
| Timing Error (Free Running) <br> Initial Accuracy Drift with Temperature Drift with Supply Voltage | $\begin{aligned} & \mathrm{R}_{\mathrm{A}} \cdot \mathrm{R}_{\mathrm{B}}=2 \mathrm{k} \Omega \text { to } 100 \mathrm{k} \Omega \\ & \mathrm{C}=0.1 \mu \mathrm{~F} \text { (Note } 2 \text { ) } \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 90 \\ & 0.15 \end{aligned}$ | -- | -- | $\begin{gathered} 2.25 \\ 150 \\ 0.3 \end{gathered}$ | -- | \% ppm/ ${ }^{\circ} \mathrm{C}$ \%/Volt |
| Threshold Voltage |  | --- | 2/3 | -- | -- | 2/3 | -- | $\mathrm{XV}^{+}$ |
| Trigger Voltage | $\begin{aligned} & \mathrm{V}^{+}=15 \mathrm{~V} \\ & \mathrm{~V}^{+}=5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 4.8 \\ & 1.45 \end{aligned}$ | $\begin{aligned} & \hline 5 \\ & 1.67 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 5.2 \\ & 1.9 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 5 \\ & 1.67 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Trigger Current |  | -- | 0.5 | -- | -- | 0.5 | -- | $\mu \mathrm{A}$ |
| Reset Voltage |  | 0.4 | 0.7 | 1.0 | 0.4 | 0.7 | 1.0 | V |
| Reset Current |  | --- | 0.1 | -- | -- | 0.1 | -- | mA |
| Threshold Current | (Note 3) | --- | 0.03 | 0.1 | -- | 0.03 | 0.1 | $\mu \mathrm{A}$ |
| Control Voltage Level | $\begin{aligned} & V^{+}=15 \mathrm{~V} \\ & \mathrm{~V}^{+}=5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 9.6 \\ & 2.9 \end{aligned}$ | $\begin{aligned} & 10 \\ & 3.33 \end{aligned}$ | $\begin{array}{r} 10.4 \\ 3.8 \\ \hline \end{array}$ | $\begin{aligned} & 9.0 \\ & 2.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 10 \\ & 3.33 \end{aligned}$ | $\begin{array}{r} 11 \\ 4 \end{array}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Output Voltage Drop (low) | $\begin{aligned} & \mathrm{V}^{+}=15 \mathrm{~V} \\ & \text { ISINK }=10 \mathrm{~mA} \\ & \text { ISINK }=50 \mathrm{~mA} \\ & \text { ISINK }=100 \mathrm{~mA} \\ & \text { ISINK }=200 \mathrm{~mA} \\ & \mathrm{~V}^{+}=5 \mathrm{~V} \\ & \text { ISINK }=8 \mathrm{~mA} \\ & \text { ISINK }=5 \mathrm{~mA} \\ & \hline \end{aligned}$ | -- | $\begin{array}{r} 0.1 \\ 0.4 \\ 2 \\ 2.5 \\ \\ 0.1 \\ --\quad \end{array}$ | $\begin{aligned} & 0.15 \\ & 0.5 \\ & 2.25 \\ & - \\ & 0.25 \end{aligned}$ |  | 0.1 0.4 2 2.5 - $-\quad 0.25$ | $\begin{gathered} 0.25 \\ 0.75 \\ 2.75 \\ -- \\ - \\ - \\ 0.35 \end{gathered}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Output Voltage (high) | $\begin{aligned} & \text { ISOURCE }=200 \mathrm{~mA} \\ & \mathrm{~V}^{+}=15 \mathrm{~V} \\ & \text { ISOURCE }=100 \mathrm{~mA} \\ & \mathrm{~V}^{+}=15 \mathrm{~V} \\ & \mathrm{~V}^{+}=5 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 13 \\ 3 \end{array}$ | $\begin{array}{r} 12.5 \\ \\ 13.3 \\ 3.3 \\ \hline \end{array}$ |  | $\begin{array}{r} 12.75 \\ 2.75 \\ \hline \end{array}$ | $\begin{array}{r} 12.5 \\ \\ 13.3 \\ 3.3 \\ \hline \end{array}$ | -- | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| Rise Time of Output |  | -- | 100 | -- | -- | 100 | -- | ns |
| Fall Time of Output |  | -- | 100 | -- | -- | 100 | -- | ns |
| Discharge Leakage Current |  | -- | 20 | 100 | -- | 20 | 100 | nA |
| Matching Characteristics Between Each Section Initial Timing Accuracy Timing Drift with Temperature Drift with Supply Voltage |  | -- | $\begin{gathered} 0.05 \\ \pm 10 \\ 0.1 \\ \hline \end{gathered}$ | $\begin{gathered} 0.1 \\ - \\ 0.2 \\ \hline \end{gathered}$ | -- | $\begin{gathered} 0.1 \\ \pm 10 \\ 0.2 \\ \hline \end{gathered}$ | 0.2 - 0.5 | \% <br> ppm/ ${ }^{\circ} \mathrm{C}$ <br> \%/Volt |

NOTES: (1) Supply current when output is high is typicatly 1.0 mA less. (2) Tested at $\mathrm{V}^{+}=5 \mathrm{~V}$ and $\mathrm{V}^{+}=15 \mathrm{~V}$.
(3) This will determine the meximum value of $R_{A}+R_{B}$. For 15 V operation, the maximum total $\mathrm{A}^{2}=20$ meg-ohms.

## Video Amplifiers

## SG733/733C

The SG733/733C are monolithic two-stage wideband amplifiers. These devices offer excellent gain stability at any gain setting and provide fixed gain options of 10, 100 and 400 without external components. All stages are current source biased to obtain high common mode and power supply rejection and emitter followers are used at the output to minimize the effects of capacitive loading. The devices are particularly well suited for applications requiring a fast linear function such as video and pulse amplifiers.

- 120 MHz bandwidth
- Gain options of $\mathbf{1 0}, \mathbf{1 0 0}, \mathbf{4 0 0}$ without external components
- 250k $\Omega$ input resistance
- No external frequency compensation necessary

| PARAMETERS* | 733 | $733 C$ | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltage | $\pm 6 \mathrm{~V}$ | $\pm 6 \mathrm{~V}$ | V |
| Operating Temperature Range | -55 to +125 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T, J | T, J, N | - |
| Differential Voltage Gain $\begin{aligned} & \text { Gain } 1^{1} \\ & \text { Gain } 2^{2} \\ & \text { Gain } 3^{3} \end{aligned}$ | $\begin{gathered} 300 / 500 \\ 90 / 110 \\ 9 / 11 \end{gathered}$ | $\begin{gathered} 250 / 600 \\ 80 / 120 \\ 8 / 12 \end{gathered}$ | V/V |
| $\left.\begin{array}{l} \hline \text { Bandwidth } \\ \text { Gain 1 } \\ \text { Gain } 2 \\ \text { Gain 3 } \end{array}\right\} \quad R_{s}=50 \Omega$ | $\begin{aligned} & 40 \text { (typ) } \\ & 90 \text { (typ) } \\ & 120 \text { (typ) } \end{aligned}$ | $\begin{aligned} & 40 \text { (typ) } \\ & 90 \text { (typ) } \\ & 120 \text { (typ) } \end{aligned}$ | MHz |
| Risetime <br> Gain 2, $R_{s}=50 \Omega, V_{\text {out }}=1 V_{p-p}$ | 10 | 12 | nS |
| Propagation Delay Gain 2, $R_{s}=50 \Omega, V_{\text {out }}=1 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ | 10 | 10 | nS |
| Input Resistance <br> Gain 2 | 20 | 10 | $k \Omega$ |
| Input Capacitance Gain 2 | 2 (typ) | 2 (typ) | pF |
| Input Offset Current | 3 | 5 | $\mu \mathrm{A}$ |
| Input Bias Current | 20 | 30 | $\mu \mathrm{A}$ |
| Input Voltage Range | $\pm 1$ | $\pm 1$ | V |
| $\begin{array}{r} \text { Common Mode Rejection Ratio } \\ \text { Gain } 2 \mathrm{~V}_{\mathrm{cm}} \pm 1 \mathrm{~V}, f \leqslant 100 \mathrm{kHz} \\ V_{\mathrm{cm}} \pm 1 \mathrm{~V}, f=5 \mathrm{MHz} \end{array}$ | $\begin{aligned} & 60 \\ & 60 \text { (typ) } \end{aligned}$ | $\begin{aligned} & 60 \\ & 60 \text { (typ) } \end{aligned}$ | dB |
| Supply Rejection Ratio Gain $2 \Delta V_{S}= \pm 0.5 \mathrm{~V}$ | 50 | $50$ | dB |
| Output Offset Voltage <br> Gain 1 <br> Gain 2, Gain 3 | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $V$ |
| Output Common Mode Voltage | 2.4/3.4 | 2.4/3.4 | V |
| Output Voltage Swing | 3 | 3 | $V_{p-p}$ |
| Output Sink Current | 2.5 | 2.5 | mA |
| Output Resistance | 20 (typ) | 20 (typ) | $\Omega$ |
| Power Supply Current | 24 | 24 | mA |

*Parameters apply for $V_{s}= \pm 6 \mathrm{~V}$, at $25^{\circ} \mathrm{C}$ only and are min/max limits unless otherwise specified
${ }^{1}$ Gain Select pins $G_{1 A}$ and $G_{1 B}$ connected together.
${ }^{2}$ Gain Select pins $G_{2 A}$ and $G_{2 B}$ connected together.
${ }^{3}$ All Gain Select pins open.

CONNECTION DIAGRAMS


## Video Amplifiers

## SG1401/2401/3401

The SG1401/2401/3401 video amplifiers are useful over a frequency range from DC to 200 MHz . Internal emitter followers are used to achieve high input and low output impedances, allowing simple capacitor coupling. Biasing and gain-setting resistors are internally diffused, eliminating external resistor networks. The gain may be externally varied through the use of AGC diodes which are included in the circuit.

```
- 20dB voltage gain at 100MHz
- 5nsec rise and fall times
- Fixed or variable gain
- Single power supply voltage
- Minimum external components
- Symmetrical limiting
```

| PARAMETERS/CONDITIONS* | 1401 | 2401 | 3401 | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Operating Temperature Range | -55 to +125 | 0 to +70 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | T, J | T, J, N |  | - |
| Supply Voltage | 6/20 |  | 6/20 | V |
| Power Consumption, no AGC voltage | 110 |  | 120 | mW |
| DC Output Voltage | 8.7 (typ) |  | 8.7 (typ) | V |
| Peak-to-Peak Output, Pin 3 (4) to AC gnd | 4 (typ) |  | 3 (typ) | V |
| Voltage Gain, Pin 3 (4) ${ }^{2}$ open | 2.2/3.2 |  | 2.2/3.2 | dB |
| Voltage Gain, Pin $3(4)^{2}$ coupled to Pin $8(11)^{2}$ | 9/11 |  | 9/11 | dB |
| Voltage Gain, Pin $3(4)^{2}$ coupled to Pin $9(12)^{2}$ | 18/21 |  | 18/21 | dB |
| Voltage Gain, Pin $3(4)^{2}$ to AC gnd | 26/31 |  | 24/31 | dB |
| Unity Gain Frequency, Pin $3(4)^{2}$ to $A \dot{C}$ gnd | 200 (typ) |  | 200 (typ) | MHz |
| Input Resistance, 20 dB gain | 2.5 (typ) |  | 2.5 (typ) | k $\Omega$ |
| Output Resistançe, 20 dB gain | 25 (typ) |  | 50 (typ) | $\Omega$ |
| Input Capacitance, 20 dB gain | 5 (typ) |  | 5 (typ) | pF |
| Maximum Power Gain, 20 dB gain, $\mathrm{R}_{\mathrm{L}}=50 \Omega$ | 30 (typ) |  | 30 (typ) | dB |
| Temperature Stability, 20 dB gain | $\pm 1^{1}$ |  | $\pm 2^{1}$ | dB |
| AGC Range | 20 (min) |  | 22 (typ) | dB |
| Noise Figure, 20 dB gain, $\mathrm{R}_{\mathrm{S}}=1 \mathrm{k}$ | 8 (min) |  | 6 (typ) | dB |

* Parameters apply only for $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{S}=+12 \mathrm{~V}$, and $\mathrm{f}=1 \mathrm{MHz}$, and are
min/max limits unless otherwise specified.
${ }^{1}$ Over operating temperature range. $\quad{ }^{2}$ Numbers in parentheses refer to dual-in-line package.


See Applications Notes for additional information.

## Wideband Amplifier/Multiplier

## SG1402/2402/3402

SG1402/2402/3402 are monolithic four quadrant multipliers offering excellent frequency response and provision for use as a variable gain amplifier with both non-inverting and inverting outputs available. In addition to linear amplification, the device is also ideal for balanced modulation, pulse or gated amplification, and coincidence detection.

- Single power supply voltage
- Self-contained biasing
- 25 dB voltage gain
- Differential or single ended inputs and outputs
- Large bandwidth
- Low power dissipation

| PARAMETERS, CONDITIONS* | 1402 | 2402 | 3402 | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | +18 |  | +18 | V |
| Load Current | 15 |  | 15 | mA |
| Operating Temperature Range | -55 to +125 | 0 to +70 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | J, T | J, T, N |  | - |
| Maximum Voltage Gain, single ended | 23 |  | 20 | dB |
| Variable Gain Range, with ext. balance | 55 |  | 40 | dB |
| Frequency Response, $\mathrm{f}-3 \mathrm{~dB}$ | 40 (min) |  | 50 (typ) | MHz |
| Input Impedance, Pin 5 or $7\left(7\right.$ or 10) ${ }^{1}$ | 1.2 (typ) |  | 1.2 (typ) | $\mathrm{K} \Omega$ |
| Input Impedance, Pin 2 or $9\left(3\right.$ or 12) ${ }^{1}$ | 1.8 (typ) |  | 1.8 | K $\Omega$ |
| Output Impedance, Pin 3 or $8(4 \text { or } 11)^{1}$ | 100 (typ) |  | 100 (typ) | $\Omega$ |
| $\begin{aligned} & \text { Output Voltage Swing } \\ & R_{L}=100 \mathrm{~K} \\ & R_{L}=1 \mathrm{~K} . \end{aligned}$ |  |  | $\begin{aligned} & 3 \\ & 1.3 \end{aligned}$ | Vpp |
| $\begin{aligned} & \hline \text { Quiescent DC Levels } \\ & \text { Pins 5, } 6 \text { and } 7(7,8 \& 10)^{1} \\ & \hline \end{aligned}$ | 3.6 (typ) |  | 3.6 (typ) | V |
| Pins 2 and $9(3 \& 12)^{1}$ | 1.8 (typ) |  | 1.8 (typ) | V |
| Pins 3 and $8(4 \& 11)^{1}$ | 6.5/7.5 |  | 7.0 (typ) | V |
| Output Offset Voltage Minimum Gain Maximum Gain | 100 |  | $\begin{aligned} & 300 \\ & 500 \end{aligned}$ | mV |
| DC Output Shift, with max gain change | 100 |  | 200 | mV |
| Differential Control Voltage, for max gain change | 200 (typ) |  | 200 (typ) | mV |
| Maximum Gain Variation, over temperature | 2 |  | 3 | dB |
| Equivalent Input Noise $\left(B W=10 \mathrm{MHz}, R_{S}=50 \Omega\right)$ | 25 (typ) |  | 25 | $\mu$ Vrms |
| Power Consumption | 85 |  | 85 | mW |

*Parameters are for $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=10 \mathrm{~V}, \mathrm{f}=100 \mathrm{KHz}$ and are min./max. limits unless otherwise specified.

${ }^{1}$ Numbers in parentheses refer to dual-in-line package.



CONNECTION DIAGRAMS


## Multipliers

## SG1595/1495

The SG1595/1495 four quadrant analog multipliers are designed for applications where the output voltage required is a linear product of two input voltages. Both types provide excellent linearity and operation over a wide supply range and input voltage range. Applications include use as multipliers, dividers, squarers, phase detectors, frequency doublers and as balanced modulators.

| PARAMETERS/CONDITIONS* | 1595 | 1495 | UNITS |
| :---: | :---: | :---: | :---: |
| Operating Temperature Range | -55 to +125 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Package Types | J | J, N | - |
| Applied Voltage ${ }^{2}$ | 30 | 30 | V |
| Differential Input Signal | $\begin{aligned} & v_{9}-V_{12}= \\ & v_{4}-V_{8}= \end{aligned}$ | $\begin{aligned} & \left.5+I_{13} R x\right) \\ & \left.5+I_{3} R y\right) \end{aligned}$ | - |
| Maximum Factor Adjust Current | 10 | 10 | mA |
| Linearity Error in Percent of Full $\begin{aligned} & \text { Scale }\left(T_{A}=25^{\circ} \mathrm{C}\right) \\ & -10<V_{x}<+10\left(V_{y}= \pm 10 V\right) \\ & -10<V_{y}<+10\left(V_{x}= \pm 10 V\right) \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 4.0 \end{aligned}$ | (\% max) |
| Squaring Mode Error $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 0.5 \\ & - \\ & 0.75 \end{aligned}$ | $\begin{aligned} & 0.75 \\ & 1.0 \\ & - \end{aligned}$ | (\% typ) |
| Scale Factor (adjustable) $K=\frac{2 R_{L}}{I_{3} \cdot R_{x} R_{y}}$ | 0.1 (typ) | 0.1 (typ) | - |
| Input Resistance ${ }^{1}$ | 35 (typ) | 20 (typ) | $\mathrm{M} \Omega$ |
| Differential Output Resistance ${ }^{1}$ | 300 (typ) | 300 (typ) | $K \Omega$ |
| Input Bias Current | 8.0 | 12 | $\mu \mathrm{A}$ |
| Input Offset Current | 1.0 | 2.0 | $\mu \mathrm{A}$ |
| Common Mode Gain | -50 | -40 | dB |
| Output Common Mode Voltage | 21 (typ) | 21 (typ) | V |
| Differential Output Voltage Swing | $\pm 14$ (typ) | $\pm 14$ (typ) | V |
| Pos Supply Voltage Rejection Ratio | 5 (typ) | 5 (typ) | $\mathrm{mV} / \mathrm{V}$ |
| Neg Supply Voltage Rejection Ratio | 10 (typ) | 10 (typ) | $\mathrm{mV} / \mathrm{V}$ |
| Neg Supply Current | 7.0 | 7.0 | mA |
| Power Consumption | 170 | 170 | mW |
| Average TC of Input Offset Current | 2.0 (typ) | 2.0 (typ) | nA/ ${ }^{\circ} \mathrm{C}$ |
| Frequency Response (typ) -3 dB Bandwidth | 3.0 (typ) | 3.0 (typ) | MHz |
| $3^{\circ}$ Relative Phase Shift | 750 (typ) | 750 (typ) | kHz |
| 1\% Absolute Error Due to Input-Output Phase Shift | 30 (typ) | 30 (typ) | kHz |

*Parameters apply over operating temperature range and are $\mathrm{min} / \mathrm{max}$ limits unless otherwise specified.
$1_{f}=20 \mathrm{~Hz} \quad 2$ voltage applied between pins 2-1, 14-1, 1-9, 1-12, 1-4, 1-8, 12-7, 9-7, 8-7, 4-7.

- Excellent linearity
- Adjustable scale factor
- Excellent temperature stability
- Wide bandwidth
- High input voltage range
- Wide supply voltage operation
Multiply with Op Amp Level Shift


| $\begin{aligned} & \mathrm{SET} \\ & \mathrm{UP} \end{aligned}$ | RESISTOR* | $\mathrm{R}_{1}$ | $\mathrm{R}_{5}$ | $\mathbf{R}_{6}$ | $\mathrm{R}_{7}$ | $\mathrm{R}_{8}$ | R9 | $\mathrm{R}_{13}$ | $\mathrm{R}_{\text {A }}$ | $\mathrm{R}_{\mathrm{B}}$ | $\mathrm{R}_{\mathrm{L}}$ | $\mathrm{R}_{\mathrm{X}}$ | RY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TOLERANCE | 5\% | 1\% | 1\% | 1\% | 1\% | 1\% | 1\% | 5\% | 20\% | 0.5\% | 5\% | 5\% |
| 1 | $\begin{aligned} & V^{+}=+32 V, V^{-}=-15 V \\ & -10 V \leqslant V_{x} \leqslant+10 V \\ & -10 V \leqslant V_{y} \leqslant+10 V \end{aligned}$ | 9.1 | 121 | 100 | 11 | 121 | 15 | 13.7 | 12 | 5.0 | 11 | 15 | 15 |
| 2 | $\begin{aligned} & V^{+}=+15 V, V^{-}=-15 V \\ & -5 V \leq V_{x} \leqslant+5 V \\ & -5 V \leqslant V_{y} \leqslant+5 V \end{aligned}$ | 3.0 | 300 | 100 | 100 | 300 | * | 13.7 | 12 | 5.0 | 3.4 | 8.2 | 8.2 |
| 3 | $\begin{aligned} & V^{+}=+15 \mathrm{~V}, V^{-}=-15 \mathrm{~V} \\ & -10 \mathrm{~V} \leqslant V_{x} \leqslant+10 \mathrm{~V} \\ & -10 \mathrm{~V} \leqslant V_{y} \leqslant+10 \mathrm{~V} \end{aligned}$ | 1.2 | 121 | 100 | 11 | 910 | 13.7 | 13.7 | 12 | 5.0 | 1.5 | 15 | 15. |



CONNECTION DIAGRAM

## Modulators

## SG1596/1496

The SG 1596/1496 are monolithic double-balanced modulator/demodulator devices designed for use where the output voltage is a product of an input voltage (signal) and a switching function (carrier). Typical applications include modulation and demodulation of AM, SSB, DSB, FSK, FM and phase encoded signals. Additional uses include frequency doubling, linear mixing and chopping.

- Excellent carrier suppression -
- Fully balanced inputs and output
- Low offsets and drift
- High common mode rejection
- Adjustable gain and signal handling
- Useful to 100 MHz

| PARAMETERS/CONDITIONS* | 1596 | 1496 | UNITS |
| :---: | :---: | :---: | :---: |
| Operating Temperature Range | -55 to +125 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Applied Voltage ${ }^{1}$ | 30 | 30 | V |
| Differential Input Signal, ( $\mathrm{V}_{7}-\mathrm{V}_{\mathbf{8}}$ ) | $\pm 5.0$ | $\pm 5.0$ | V |
| Differential Input Signal, $\left(\mathrm{V}_{4}-\mathrm{V}_{1}\right)$ | $\pm\left(5+15 \mathrm{R}_{\mathrm{e}}\right)$ |  | V |
| Input Signal, ( $\mathbf{V}_{2}-\mathrm{V}_{1}, \mathrm{~V}_{3}-\mathrm{V}_{4}$ ) | 5.0 | 5.0 | V |
| Package Types | J, T | J, T, N | - |
| Carrier Feedthrough |  |  | $\mu$ Vrms |
| $v_{c}=60 \mathrm{mV}(\mathrm{rms})$ sine wave, $\mathrm{f}_{\mathrm{c}}=1.0 \mathrm{kHz}$, offset adjusted (typ) | 40 |  |  |
| $v_{c}=60 \mathrm{mV}$ (rms) sine wave, $\mathrm{f}_{\mathrm{c}}=10 \mathrm{MHz}$, offset adjusted (typ) | 140 | 140 |  |
| $\mathbf{v}_{\mathbf{c}}=300 \mathrm{mV}$ pp square wave, $\mathrm{f}_{\mathbf{c}}=1.0 \mathrm{kHz}$, offset adjusted (max) | 0.2 | 0.4 |  |
| $v_{c}=300 \mathrm{mV} \mathrm{pp}$ square wave, $\mathrm{f}_{\mathrm{c}}=1.0 \mathrm{kHz}$, offset not adjusted (max) | 100 | 200 |  |
| Carrier Suppression |  |  | dB |
| $\mathrm{f}_{\mathrm{S}}=10 \mathrm{kHz}, 300 \mathrm{mV}$ (rms), $\mathrm{f}_{\mathrm{c}}=500 \mathrm{kHz}, 60 \mathrm{mV}$ (rms) sine wave offset adjusted ( min ) | 50 | 40 |  |
| $\mathrm{f}_{\mathrm{S}}=10 \mathrm{kHz}, 300 \mathrm{mV}(\mathrm{rms}), \mathrm{f}_{\mathrm{c}}=10 \mathrm{MHz}, 60 \mathrm{mV}$ (rms) sine wave offset adjusted (typ) | 50 | 50 |  |
| Transadmittance Bandwidth |  |  | MHz |
| $R_{L}=50 \Omega$, Carrier Input Port, $v_{c}=60 \mathrm{mV}(\mathrm{rms})$ sine wave, $f_{S}=1.0 \mathrm{kHz}, 300 \mathrm{mV}$ (rms) sine wave Signal Input Port, $v_{s}=300 \mathrm{mV}(\mathrm{rms})$ sine wave ${ }^{2}$ | $\begin{aligned} & 300 \text { (typ) } \\ & 80 \text { (typ) } \end{aligned}$ | $\begin{aligned} & 300 \text { (typ) } \\ & 80 \text { (typ) } \end{aligned}$ |  |
| Voltage Gain, Signal Channel $v_{\text {S }}=100 \mathrm{mV}$ (rms), $f=1.0 \mathrm{kHz}^{2}$ | 2.5 | 2.5 | V/V |
| Input Resistance, Signal Port $\mathrm{f}=5.0 \mathrm{MHz}^{2}$ | 200 (typ) | 200 (typ) | $k \Omega$ |
| Input Capacitance, Signal Port $f=5.0 \mathrm{MHz}^{2}$ | 2.0 (typ) | 2.0 (typ) | pF |
| Single Ended Output Resistance $f=10 \mathrm{MHz}$ | 40 (typ) | 40 (typ). | k $\Omega$ |
| Single Ended Output Capacitance, $f=10 \mathrm{MHz}$ | 5.0 (typ) | 5.0 (typ) | pF |
| Input Bias Current $\left(I_{1}+I_{4}\right) / 2$ or $\left(1_{7}+I_{8}\right) / 2$ | 25 | 30 | $\mu \mathrm{A}$ |
| Input Offset Current (11-14) or ( $17-18)$ | 5.0 | 7.0 | $\mu \mathrm{A}$ |
| Average TC of Input Offset Current | 2.0 (typ) | 2.0 (typ) | nA/ ${ }^{\circ} \mathrm{C}$ |
| Output Offset Current ( $1_{6}-1 \mathrm{l}$ ) | 50 | 80 | $\mu \mathrm{A}$ |
| Average TC of Output Offset Current | 90 (typ) | 90 (typ) | nA/ ${ }^{\circ} \mathrm{C}$ |
| Signal Port Common Mode Input Voltage Range $\mathrm{f}_{\mathrm{S}}=1.0 \mathrm{kHz}$ | 5.0 (typ) | 5.0 (typ) | $V_{p-p}$ |
| Signal Port Common Mode Rejection Ratio ${ }^{2}$ | -85 (typ) | -85 (typ) | dB |
| Common Mode Quiescent Output Voltage | 8.0 (typ) | 8.0 (typ) | V |
| Differential Output Swing Capability | 8.0 (typ) | 8.0 (typ) | $V_{p-p}$ |
| Positive Supply Current ( $\mathrm{I}_{6}+\mathrm{I} 9$ ) | 3.0 | 4.0 | $\mu \mathrm{A}$ |
| Negative Supply Current (110) | 4.0 | 5.0 | mA |
| Power Dissipation | 33 (typ) | 33 (typ) | mW |

*Parameters are for ${ }^{\top} A=25^{\circ} \mathrm{C}$ and are min/max limits unless otherwise specified.
${ }^{1}$ Voltage applied between pins 6-7, 8-1, 9-7, 9-8, 7-4, 7-1, 8-4, 6-8, 2-5 and 3-5.
${ }^{2} v_{7}-v_{8}=0.5 \mathrm{Vac}$


CONNECTION DIAGRAMS


 for pad functions)

## Wide-Band Video Amplifier

## SG3001T

Description
The SG3001T High Frequency Video amplifier is designed for broad-band operation to 30 MHz . This monolithic integrated circuit features differential inputs and outputs, a voltage gain of 19 dB and AGC capability of 60 dB . The SG3001T is designed for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and is packaged in a 12-pin TO-5 style hermetic package.

## Features

- Full differential operation
- $150 \mathrm{k} \Omega$ input impedance
- $45 \Omega$ output impedance
- 30 MHz bandwidth
- 19 dB voltage gain

| Absolute Maximum Ratings |  | Output Current | 25 mA |
| :--- | ---: | :--- | ---: |
| Positive Supply Voltage | 10 V | Power Dissipation | 450 mW |
| Negative Supply Voltage | -10 V | Derate above +850 C | $5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Differential Input Voltage | $\pm 2.5 \mathrm{~V}$ | Operating Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Common Mode Input Voltage | $\pm 2.5 \mathrm{~V}$ | Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |



Electrical Characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-6 \mathrm{~V}, f=1.75 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$ )

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\cdots$ | - | 1.5 | - | mV |
| Input Offset Current |  | - | 1 | 10 | $\mu \mathrm{A}$ |
| Input Bias Current |  | - | 16 | 36 | $\mu \mathrm{A}$ |
| Output Offset Voltage | $R_{S}=1 \mathrm{k} \Omega$ | - | 54 | 300 | mV |
| Quiescent Output Voltage | Pins 4 and 5 open | 3.8 | 4.4 | 5.0 | $V$ |
|  | Pin 5 to $-V_{E E}$ | - | 4.8 | - | V |
|  | Pin 4 to - $V_{\text {EE }}$ | - | 2.7 | - | V |
| Quiescent Power Dissipation | Pins 4 and 5 open | 60 | 78 | 120 | mW |
|  | Pin 5 to $-V_{E E}$ | - | 71 | - | mW |
|  | Pin 4 to $-V_{\text {EE }}$ | - | 110 | - | mW |
| Differential Voltage Gain |  | 16 | 19 | - | dB |
|  | $f=20 \mathrm{MHz}$ | 10 | 14 | - | dB |
| 3 dB Bandwidth | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | 16 | 30 |  | MHz |
| Maximum Output Swing | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | - | 5 | - | $V_{p-p}$ |
| Noise Figure | $\mathrm{R}_{\mathrm{S}}=1 \mathrm{k}$ | - | 5 | - | dB |
| Common Mode Rejection Ratio | $\mathrm{f}=1 \mathrm{kHz}$ | - | 88 | - | dB |
| Input Impedance |  | - | 150 | - | $k \Omega$ |
| Input Capacitance |  | - | 3.4 | - | pf |
| Output Resistance |  | - | 45 | - | $\Omega$ |
| AGC Range |  | 55 | 60 | - | dB |

## Zero Voltage Switch

## SG3058 | SG3059 | SG3079

## Description

The SG3058, SG3059 and SG3079 zero crossing switching circuits are designed for a wide variety of AC power applications. These devices will operate with AC input voltages of 24 to 277 volts at frequencies of 50 to 400 Hertz and will provide an output capable of controlling most common triacs and thyristors. Each circuit contains a limiting power supply, a differential sensing amplifier, a zero-crossing detector and a triac gating circuit. The SG3058 and SG3059 additionally contain protective circuits to inhibit thyristor firing under abnormal conditions. The SG3058 is specified over the full military
temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ while the SG3059 and SG3079 are designed for $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ applications.

Features

- 24V, 120V, 220V, 277 V operation at $\mathbf{5 0}, \mathbf{6 0}$ or $\mathbf{4 0 0} \mathrm{Hz}$
- Built-in power supply
- High-gain differential sensing amplifier
- Output synchronized with zero crossing for minimum R.F.I.
- 150 mA output pulse current


## Absolute Maximum Ratings

DC Supply Voltage (between pins $2 \& 7$ 7)

SG3058, SG3059
SG3079
14 V
Peak Supply Current
(between pins 5 \& 7)
Power Dissipation
J Package (cerdip) SG3058J 1000 mW Derate above $25^{\circ} \mathrm{C} \quad 6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
N Package (plastic)SG3059N/SG3079N 600 mW Derate above $25^{\circ} \mathrm{C} \quad 6.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Operating Temperature Range
$\begin{array}{cl}\text { SG3058J } & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \text { SG3059N, SG3079N } & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \text { Storage Temperature Range } & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}\end{array}$
Lead Temperature (soldering 60 sec .)
$+300^{\circ} \mathrm{C}$

Electrical Characteristics $\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{AC}\right.$ Line Voltage $=120 \mathrm{Vrms}, 50.60 \mathrm{~Hz}$ unless otherwise specified)

| Parameter | Conditions | Limits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Units |
| DC Supply Voltage: <br> Inhibit Mode <br> @ $50 / 60 \mathrm{~Hz}$ <br> @ 400 Hz <br> @ $50 / 60 \mathrm{~Hz}$ <br> Pulse Mode <br> @ $50 / 60 \mathrm{~Hz}$ <br> (a) 400 Hz <br> @ $50 / 60 \mathrm{~Hz}$ <br> @ $50 / 60 \mathrm{~Hz}$, SG3058 | $\begin{aligned} & \mathbf{R}_{\mathrm{s}}=10 \mathrm{k}, \mathrm{I}_{\mathrm{I}}=0 \\ & \mathbf{R}_{\mathrm{s}}=10 \mathrm{k}, \mathrm{I}_{1}=0 \\ & \mathbf{R}_{\mathrm{s}}=5 \mathrm{k}, \mathrm{I}_{\mathrm{L}}=2 \mathrm{~mA} \\ & \mathbf{R}_{\mathrm{s}}=10 \mathrm{k}, \mathrm{I}_{1}=0 \\ & \mathbf{R}_{\mathrm{s}}=10 \mathrm{k}, \mathrm{I}_{\mathrm{L}}=0 \\ & \mathrm{R}_{\mathrm{s}}=5 \mathrm{k}, \mathrm{I}_{\mathrm{L}}=2 \mathrm{~mA} \\ & \mathrm{R}_{\mathrm{s}}=10 \mathrm{k}, \mathrm{I}_{\mathrm{L}}=0 \\ & \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 6.1 \\ & - \\ & \frac{-}{5.0} \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 6.8 \\ & 6.4 \\ & 6.4 \\ & 6.7 \\ & 6.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.0 \\ & - \\ & \overline{7.0} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Peak Output Pulse Current | Pin 3 open, $\mathrm{V}_{\mathrm{GT}}=0$ | 50 | 84 | - | mA |
|  | Pin 3 \& 2 connected, $\mathrm{V}_{\mathrm{GT}}=0$ | 90 | 124 | - | mA |
| Inhibit Input Ratio: All Types SG3058 | Pin 9 to 2 Voltage Ratio$T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ | . 465 | . 485 | . 520 | - |
|  |  | . 450 | - | . 520 | - |
| Total Gate Pulse Duration: <br> Positive $\frac{d v}{d t} \quad\left\{\begin{array}{c}50.60 \mathrm{~Hz} \\ 400 \mathrm{~Hz}\end{array}\right.$ |  | 70 | $\begin{array}{r} 100 \\ 12 \\ \hline \end{array}$ | 140 | $\begin{aligned} & \mu \mathbf{S} \\ & \mu \mathrm{S} \\ & \hline \end{aligned}$ |
| Negative $\frac{\mathrm{dv}}{\mathrm{dt}} \quad\left[\begin{array}{c}50.60 \mathrm{~Hz} \\ 400 \mathrm{~Hz}\end{array}\right.$ |  | 70 | 100 10 | 140 | $\begin{aligned} & \mu \mathbf{S} \\ & \mu \mathbf{S} \end{aligned}$ |
| Output Leakage Current: All Types SG3058 | $T_{1}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | . 001 | $\begin{array}{r} 10 \\ 20 \\ \hline \end{array}$ | $\begin{aligned} & \mu \mathbf{A} \\ & \mu \mathbf{A} \\ & \hline \end{aligned}$ |
| Input Bias Current:SG3058, SG3059 <br> SG3079 |  | - | $\begin{aligned} & 220 \\ & 220 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1000 \\ & 2000 \\ & \hline \end{aligned}$ | $\begin{aligned} & n A \\ & n A \end{aligned}$ |
| Common Mode Input Voltage Range | Pins 9 and 13 connected | - | 1.5 to 5 | - | V |
| Pulse Mode Sensitivity | $\Delta \mathrm{V}$ at pin 13 to change output | - | 6 | - | mV |


| AC Input Voltage <br> $(50 / 60$ or 400 Hz$)$ <br> VAC | Input Series <br> Resistor $\left(\mathbf{R}_{\mathrm{N}}\right)$ <br> $\mathrm{K} \Omega$ | Power Rating <br> for $\mathbf{R}_{\mathrm{N}}$ <br> $\mathbf{W}$ |
| :---: | :---: | :---: |
| 24 | 2 | 0.5 |
| 120 | 10 | 2.0 |
| $208 / 230$ | 20 | 4.0 |
| 277 | 25 | 5.0 |

@ $50 / 60 \mathrm{H}$
(a) $50 / 60 \mathrm{~Hz}$
@ 400 Hz
@ $50 / 60 \mathrm{~Hz}$
@ $50 / 60 \mathrm{~Hz}$, SG3058

## Applications Data (SG3058 and SG3059 only)

1. Fail-safe protection (pin 14) - When pin 14 is connected to pin 13, a special protection circuit is activated which inhibits the output if the sensor either shorts or opens. To assure proper operation of this protection, the following conditions should be observed:
a. Limit the output current to 2 mA with a 5 K dropping resistor.
b. Set the value of $R_{1}$, and the sensor resistance,

Rx , between 2 K and 100 K ohms.
c. Maintain a ratio of $R_{\mathrm{X}}$ to $\mathrm{R}_{\mathrm{P}}$ between 0.33 and 3.0 over all operating conditions.
2. Inhibit command (pin 1) - A priority inhibit command at pin 1 will eliminate any output pulse. This signal
should be at least 1.2 V at $10 \mu \mathrm{~A}$ and is compatible with DTL or $\mathrm{T}^{2} \mathrm{~L}$ logic outputs.
3. External Trigger (pin 6) - The base of the Darlington NPN output stage is brought out on pin 6 for direct control of the output. Signal requirements are the same as for pin 1.
4. DC Mode (pin 12) -Connecting pins 7 and 12 disables the zero-crossing detector and allows the flow of output current on demand from the differential sensing amplifier. This mode of operation is useful when comparator operation is desired or when inductive loads are switched. To avoid overloading the internal power supply, the output current should be limited to 2 mA with a 5 K dropping resistor.

# APPLICATIONS NOTES 

SG1401 Video Amplifier
SG1402 Wideband Amplifier/Multiplier
SG1501A Dual Polarity Tracking Regulator
SG1524 Regulating Pulse Width Modulator

## Applications Notes - The SG1401 Video Amplifier

The SG1401-SG3401 has been designed to provide maximum versatility as a general-purpose, single-ended amplifier. With its broad frequency capability, this circuit will be useful in a wide range of applications provided that the usual considerations for high-frequency circuit designs are observed. The following information is presented toward aiding in the optimization of the many possible configurations of this device.

## FIXED GAIN

In the circuit configuration shown in Figure 1, the overall voltage gain is approximated by resistors R1 and the parallel combination of R2 and R3, as

$$
A v \approx 1+\frac{R_{1}}{R} \text {, where } R=\frac{R_{2} R_{3}}{R_{2}+R_{3}}
$$



Figure, 1.

With no external connections, the voltage gain is determined solely by R1 and R2 and is $11 / 2$ or 3 dB . Decreasing the effective value of R2 by capacitively coupling a lower resistor in parallel, raises the gain. Four fixed gain settings are provided internal to the circuit; however, any other setting within the maximum gain of the amplifier is possible with external resistors as shown in Figure 2.

The value of the coupling capacitor, $\mathrm{C}_{\mathrm{F}}$ is determined by the low frequency response desired, as its capacitive reactance will add to the value of the resistance it couples. Therefore, the lower cutoff frequency will be

$$
f_{c} \approx \frac{1}{2 \pi R_{3} C_{F}}
$$

Utilizing the internal $\mathbf{9 0}$ or $\mathbf{4 6 0}$ ohm resistors for higher gain settings provides the added advantage of maximum temperature stability since the close tracking of adjacent diffused resistors keeps their ratio constant. Typical temperature variation of this circuit is shown below:


Figure 2. External Gain Control.


Figure 3. Temperature Stability.

## VARIABLE GAIN

Since the dynamic impedance of a forward-biased diode is inversely proportional to the current through it, a convenient gain control can be achieved by using a pair of diodes as a variable impedance. In the circuit of Figure 4, R3 has been replaced by two diodes whose impedances act in parallel due to the decoupling of $\mathrm{C}_{\mathrm{D}}$. If the diodes are driven from a voltage source, a logarithmic relationship between gain and control signal is achieved (see Figure 5); while if a current source is used, the relationship is linear as shown in Figure 6.

There are two limitations on this form of gain control. First, the diodes' capacitance limits their effectiveness to frequencies below 20 MHz and, secondly, the signal voltage across the diodes should be held to less than 50 millivolts RMS to minimize self-modulation of amplifier gain. Additionally, the AGC current should be limited to 3 mA maximum to keep the diodes out of saturation.


Figure 4.


Figure 5. Gain vs. AGC Diode Voltage


Figure 6. Gain vs. AGC Diode Current.


Figure 7. Frequency Response.

## HIGH FREQUENCY STABILITY

With the capability of operation at 100 MHz , the SG $1401-\mathrm{SG} 3401$ also has some susceptibility to external stray reactances; however, with reasonable care, complete stability may be assured. Some general precautions which should be considered include the following:
(1) Power supply decoupling close to the circuit terminais (a 0.1 mfd capacitor is usually adequate).
(2) Maintain separation of input and output lines.
(3) Minimize load capacitance or insert a series resistor (up to 50 ohms) in the output.
(4) Purposely limit the high frequency response with a stabilizing capacitor $\mathrm{C}_{S}$ between pins 3 and 4.

Since the gain of this circuit is reduced by increasing the amount of feedback, the potential for instability is greatest when the gain is at its minimum value. This characteristic and the stabilizing effects of a 4.7 picofarad capacitor between pins 4 and 3 are illustrated in the frequency response curves presented in Figure 7. The relationship between the value of $\mathrm{C}_{\mathrm{S}}$ and the upper cutoff frequency of a 20 dB gain setting is shown in Figure 8 below.


Figure 8. Upper Cutoff Frequency vs. CS Value.

## INTRODUCTION

Rapid advances in the state-of-the-art of processing monolithic linear integrated circuits have made the use of tightly matched components a practical reality. This in turn has opened the doors to a new class of circuit characterized by its utility, versatility, and ease of application. It is now possible to include on a monolithic chip, many of the components which, because of relatively poor tolerances, were formerly required to be external to the circuit. The SG1402, shown schematically in Figure 1, illustrates this capability both by its inclusion of all necessary biasing networks and by the nature of the circuit itself which requires extremely well matched component parameters for successful operation.


Figure 1. SG 1402 Schematic Diagram.

## HOW IT WORKS

The heart of the SG 1402 is a four quadrant multiplier consisting of two cross-coupled differential amplifiers which are jointly controlled by a third differential amplifier. This part of the circuit is shown in simplified form as Figure 2. The constant current, $\mathrm{I}_{0}$, is divided by $\mathbf{0 6}$ and $\mathbf{0 1 0}$ and divided again by each of the upper diff amps such that, for balanced operation, transistors $05,07,09$, and 012 each have $1 / 4 \mathrm{I}_{0}$ flowing through them. An examination of the way in which the above diff amps are cross-coupled will show that while the collector load resistors receive a portion of their current from each diff amp, the signals will arrive out of phase with respect to each other. This is because the input voltage, $v_{c}$, is amplified common emitter - with $180^{\circ}$ phase shift - through 09 and summed at resistor R7 with the signal which has gone common collector-common base - with 00 phase shift - through 07 and 05 . Therefore, with the circuit perfectly balanced, the two signals completely cancel out and the output has zero signal. This can be shown mathematically as follows:


Figure 2. Simplified Schematic of the Multiplier Section of the SG 1402.

The collector current in one side of a simple differential amplifier ( $\mathbf{0 5}$ and 07 , for example) is:

$$
i_{c 1}=\frac{I_{E 1}}{1+\exp \left(\frac{q}{k T} v_{c}\right)}
$$

where:

$$
I_{E 1}=\text { sum of currents in each collector }
$$

$\frac{k T}{q}=26$ millivoits at $25^{\circ} \mathrm{C}$
$v_{c}=$ differential input voltage
This equation can be differentiated to obtain the transconductance which, for small values of $v_{c}$, is:

$$
g m=\frac{d i_{c 1}}{d v_{c}}=\frac{q l_{E 1}}{4 k T}
$$

In a similar manner, the transconductance through 09 is:

$$
g m=\frac{d i_{c 2}}{d v_{c}}=\frac{q I_{E 2}}{4 k T}
$$

and the total voltage gain, $A v$ is:

$$
\begin{aligned}
A v & =R_{L} \frac{d i_{c 1}}{d v_{c}}+\frac{d i_{c 2}}{d v_{c}} \\
& =\frac{R_{L q}}{4 k T}\left(l_{E 2}-l_{E 1}\right)
\end{aligned}
$$

## Applications Notes - Wideband Amplifier/Multiplier

Since $I_{E 1}+I_{E 2}=I_{0}$, it can be seen that when $v_{m}=0, I_{E 1}=I_{E 2}=1 / 2$ $I_{0}$ and $A v=0$. With $I_{E 1}$ and $I_{E 2}$ being collector currents of another differential amplifier, the total small-signal gain equation may be written:

$$
A v=\frac{v_{0}}{v_{c}}=\frac{R_{L} I_{0} q}{4 k T}\left[\frac{1}{1+\exp \left(\frac{q}{k T} v_{m}\right)}-\frac{1}{1+\exp \left(\frac{q}{-k T} v_{m}\right)}\right]
$$

The circuit gain of the SG 1402 is less than that predicted by the above equation due to the local feedback offered by the 20 ohm emitter resistors. The actual relationship between $A v$ and $v_{m}$ is shown in Figure 3 while Figure 4 graphs the full four-quadrant transfer function between the input voltage, $v_{c}$, the control voltage, $v_{m}$, and the output voltage. Note that the 20 ohm emitter resistors provide linearity for $\pm 60$ millivolts of input voltage while the modulating voltage is only linear for approximately half that value. It should be recognized from Figure 4 that output limiting occurs at a constant input voltage regardless of the modulating voltage. In other words, reducing the gain reduces the maximum peak-to-peak output swing.


Figure 3. Differential Gain Control.


Figure 4. Multiplier Transfer Function.

## BIASING CIRCUITRY

Key to the utility of the SG1402 is the inclusion of all the biasing and level shifting circuitry normally required as external components. This is provided by matched current sources and low impedance voltage sources.

Resistors R1, R2, R3 and R4 are directly across the supply voltage and establish a current:

$$
I_{b}=\frac{V_{S}-V_{B E Q 1}}{R 1+R 2+R 3+R 4}=1 \mathrm{~mA} \text { at } 10 \text { volts }
$$

Transistors 014 and 016 have the same geometries and emitter resistors as 01 and therefore, with the same base voltage, they each are also conducting one milliamp and provide the loads for the output emitter followers, 013 and 015 . This saves chip area as a transistor requires less space than a resistor which would establish the same current.

Transistor $\mathbf{Q 8}$ has four times the emitter area and $1 / 4$ the emitter resistor as 01 and thus defines a current level $I_{0}$ of 4 milliamps.

The bias voltage levels required at different points in the circuit are all defined by the same resistors which set the current levels but there is no mutual interaction due to the insertion of 02 and 03 which act as low-impedance isolators.

Transistors 04 and 011 serve only as common-base stages to isolate the load resistor from the collector capacitance of the parallel diff-amp transistors. Thus, frequency response is improved with only slight increase in circuit complexity.

The chip layout of the SG 1402 was done to optimize the component matching regardless of mask registration and process variations. From the photomicrograph shown in Figure 5, it can be seen how the symmetrical nature of the circuit was exploited to obtain matched parameters. The chip has an area of 48 by 39 mils.


Figure 5. Photomicrograph of SG 1402 Chip.

## VARIABLE GAIN AMPLIFICATION

The circuit of Figure 6 shows the simplest application of the SG1402 as a single-ended, variable-gain amplifier. The signals at the two outputs are always equal in magnitude and opposite in phase. As the gain control potentiometer is moved from one end to the other, each output will start with a maximum signal, reduce to a minimum when the pot is centered, and increase to maximum again in the opposite phase as the wiper gets to the other end of the potentiometer.


Figure 6. Single-Ended Variable-Gain Amplifier Configuration with Manual Gain Control to Provide Maximum Output of Either Phase.

For applications where a phase change is not desired, the incorporation of a diode as shown in Figure 7 will allow a DC control voltage to vary the input-output transfer function from a gain of +25 dB to an attenuation of -25 dB . This relationship is plotted in the graph of Figure 8.

Since this change in transfer function is accomplished with no net change in either operating currents or bias levels, it is transient-free and extremely fast-reacting. Thus, the circuit of Figure 7 may also be used as a gated amplifier with the control requirements compatible with 0 to 5 volt logic levels. The waveform in Figure 9 shows a 1 MHz signal controlled with a 10 microsecond pulse.


Figure 7. Addition of Diode Provides Gain Control Without Phase Change. Balance May be Eliminated if Maximum Attenuation is not Required.


Figure 8. Gain Variation as a Function of Control Voltage with Diode Coupled Input.


Figure 9. Gate Amplifier or Pulse Modulator Response. Input is $10 \mathrm{mVrms}, 1 \mathrm{MHz}$ and Control Voltage is $\mathbf{0}$ to 5 Volt Square Wave with $f=50 \mathrm{kHz}$.

## MODULATION

The multiplying function of the SG1402 can be used to provide both balanced and amplitude modulation a tilizing the basic circuit shown in Figure 10. With the potentiometer adjusted for optimum balance, the carrier signal is canceled out producing a doublesideband waveform at the output. Depending upon the amplitude of the carrier signal, higher frequency harmonics can also be generated; however, if only the lower sideband is used, filtering of the upper sideband will also eliminate all the harmonics. It should be noted that this balanced modulation is achieved without the need for the usual transformers and only capacitive coupling is required. Typical waveforms are shown in Figure 11.


Figure 10. Balanced Modulator.


Figure 11. Balanced Modulator Output Waveform. $(0.1 \mathrm{~V} / \mathrm{cm}$, $50 \mu \mathrm{~s} / \mathrm{cm}, \mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}, \mathrm{f}_{\mathrm{m}}=10 \mathrm{KHz}$ ).

If the potentiometer is adjusted so that the circuit is unbalanced, then the carrier is included in the output signal and amplitude modulation as shown in Figure 12 results. The optimum adjustment can most readily be made while observing the output waveform on an oscilloscope. Care should be taken that neither signal overdrive the circuit.


Figure 12. Amplitude Modulator Output Waveform. ( $0.2 \mathrm{~V} / \mathrm{cm}$, $50 \mu \mathrm{~s} / \mathrm{div}, \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{f}_{\mathrm{m}}=10 \mathrm{KHz}$.

By using a signal to modulate itself with the circuit shown in Figure 13, the input is squared and since

$$
\cos ^{2} \omega t=1 / 2[1+\cos 2 \omega t]
$$

the output frequency is twice that of the input. Typical waveforms for this frequency doubler application are shown in Figure 14.


Figure 13. Frequency Doubler.


Figure 14. Frequency Doubler Input and Output Waveform. $\left(50 \mathrm{mV} / \mathrm{cm}, 0.2 \mu \mathrm{~s} / \mathrm{div}, \mathrm{f}_{1}=1 \mathrm{MHz}, \mathrm{f}_{2}=2 \mathrm{MHz}\right.$ ).

## DEMODULATORS

The same features which make the SG 1402 an excellent modulator provide superior performance when the circuit is used as a single or double sideband demodulator. The circuit of Figure 15 illustrates the simplicity of this application. The balance pot is not necessary since the inserted carrier is eliminated by the low-pass filter at the output.


Figure 15. Balanced Demodulator.

The same general approach may be used for amplitude modulation and a block diagram of a simple AM detector is shown in Figure 16. Thus, the SG1402 can be used in receivers which combine SSB and AM to provide complete signal transformation in either mode of operation.


Figure 16. AM Detector Block Diagram.

## CONCLUSIONS

With the introduction of the SG1402, Silicon General has provided a powerful tool to the communications engineer and all others working with information processing. Because of its versatility and capability, this device opens the way to a much greater utilization of carrier transmission schemes for data handling in applications ranging from outer space to home kitchens.

## Application Notes-SG1501A - Dual-Polarity Tracking Regulators

## CIRCUIT OPERATION

The first IC to combine a positive and negative voltage regulator on a single chip was the SG1501, and this device has since been supplemented with three new tracking regulator designs - the SG1502, the SG1501A, and the SG 1568.

All four of these tracking regulators operate in a similar manner which is best visualized through the block diagram shown in Figure 1. This circuit is fundamentally a tracking regulator. That is, the negative voltage is regulated and the positive output tracks the negative. (Note: In the SG1568, the circuit is reversed in that the negative side tracks the regulated positive output; however, the principle is the same.) Negative regulation is accomplished by providing a constant-voltage reference for the negative error amplifier, but the reference input to the positive error amplifier is grounded. This amplifier forces its other input, which is the center-tap between equal resistors, to also be at zero volts, thus requiring the positive output to be equal in magnitude but opposite in polarity to the negative output.


Figure 1. Block Diagram

With this technique, a single adjustment of the negative voltage divider - which changes the negative output level - will also provide exactly the same change to the positive output voltage. This tracking will hold all the way from approximately one volt above the reference voltage to a maximum value of about two volts less than the input supply voltage.

## DESIGNER'S CHOICE

With four IC's to choose from some discussion of the significant features of each type is in order. Three of the devices, the SG1501A, the SG1501 and the SG1568 are factory set at $\pm 15 \mathrm{~V}$ regulators while the fourth, the SG1502, is user-adjusted to provide outputs from $\pm 8 \mathrm{~V}$ to $\pm 28 \mathrm{~V}$.


Figure 2. Basic $\pm 15 \mathrm{~V}, 50 \mathrm{~mA}$ Regulator

The SG1501 and SG1501A are interchangeable and both can be used by themselves to provide load currents to the maximum defined by package dissipation, or can be combined with external pass transistors for currents in excess of two amps. Both devices feature constant current limiting with the value set by an external resistor. The SG 1568 is similar in all respects to the SG1501 except that it is frequency compensated in a slightly different way.

The SG1502 uses the same basic circuit as the SG1501 but has two important differences. First, the voltage setting resistors are external to the device providing greater flexibility in adjusting the output voltage levels to other than $\pm 15 \mathrm{~V}$. Secondly, the current limit circuitry has been changed to allow its use in a foldback mode. Foldback current limiting provides for a short circuit current value less than the maximum load current and is a significant feature when the major power dissipation is in external pass transistors rather than the IC.

Self-contained thermal shutdown is the primary improvement offered by the SG1501A although increases in both the maximum input voltage and load current have also been made. With thermal shutdown, temperature sensing circuitry on the chip is designed to turn off the output current when the junction temperature exceeds a safe limit - typically $170^{\circ} \mathrm{C}$. The significance of this feature is that the designer now need not design around short-circuit power dissipation limits - the device will take care of itself. Since short-circuit power is typically more than twice as much as maximum operating power, this means a two-times, or better, improvement in load current is possible. It should be noted that even with thermal limiting circuitry, the maximum current must be controlled to allow time for this protection to react.

## APPLICATIONS

The simplest way to use the SG1501 and SG1501A is in the basic circuit shown in Figure 2. In this form, the device will handle 50 to 100 mA , depending on the heat sinking (more about this later) and will provide $\pm 15 \mathrm{~V}$ outputs with typically less than two millivolts of sensitivity to either line or load variations. Because of this excellent line regulation, there is no need for symmetrical input supply voltage levels. The only requirement is that each level be greater than its associated output and that the total voltage between positive and negative supplies be less than 60 V ( 70 V for the SG1501A). The minimum input voltage is defined by the regulator dropout characteristics shown in Figure 3.


Figure 3. Regulator Dropout Voltage

## Application Notes-SG1501A - Dual-Polarity Tracking Regulators



Figure 4. Artificial ground for use with an ungrounded or single level voltage.

When operating from a single voltage source, an ungrounded supply is required. An artificial ground can be provided as shown in Figure 4. In this circuit, the external transistors will conduct as necessary to accommodate unbalanced load requirements and while the outputs will float between the two input levels, they will be held constant with respect to this artificial ground.

## CURRENT LIMITING

Current sensing is provided by transistors 012 and $\mathbf{Q 1 3}$ (see schematic, Figure 5) which are normally held off by an external base-to:emitter resistor, Rsc. When the load current passing through this resistor develops enough voltage, the transistor turns on and diverts drive current away from the series pass transistors. The sense voltage is equal to approximately 0.6 V at $\mathrm{Tj}=25^{\circ} \mathrm{C}$, but it is temperature dependent decreasing to 0.4 V at $125^{\circ} \mathrm{C}$ as shown in Figure 6. Note that it is junction temperature that determines the sense level, and thus increasing the power dissipation within the circuit can lower the value at which limiting will occur. The value of the limiting resistor, Rsc, should be selected by:

$$
\text { Rsc }=\frac{\text { Sense Voltage at Maximum } \mathrm{Tj}}{\text { Allowable Short Circuit Current }}
$$

where, for maximum regulation, the allowable short circuit current should be at least- $\mathbf{2 0 \%}$ more than the maximum expected load current.

Under some conditions, a low-level oscillation may be present on the negative side when the device goes into current limiting. Should this be a problem, it may be eliminated by by-passing Rsc with a capacitor whose


Figure 5. SG1501A Schematic Diagram
value is such that the time constant, Rsc $C$, is equal to $10 \times 10^{-6}$ second. This capacitor, as well as the output capacitors, C3 and C4, must be low ESR types such as solid tantalum.


Figure 6. Current Limiting Characteristics

## POWER CONSIDERATIONS

Although these dual regulators are designed to handle large load currents and high input voltages, the product of the two can easily exceed the maximum total device dissipation allowed by the package. The functional limitation which should be considered for each application is that for maximum reliability the junction temperature of the chip should not exceed $170^{\circ} \mathrm{C}$. This is usually derated to give a maximum design operating Tj of $150^{\circ} \mathrm{C}$.

To evaluate the maximum junction temperature possible in a given application, the following three parameters must be known:

1. The power dissipation within the chip
2. The thermal resistance from junction to ambient (or heat sink)
3. The ambient (or heat sink) temperature

The power dissipation within the chip is equal to the sum of the input voltage times the standby current plus the input-output voltage differential times the load current, for each side of the regulator. For example, the total power dissipation for $\pm 20 \mathrm{~V}$ inputs, $\pm 15 \mathrm{~V}$ outputs, and 50 mA load currents is:

$$
\begin{aligned}
\mathrm{Pd} & =20(2)+20(3)+5(50)+5(50) \\
& =100 \mathrm{~mW} \text { standby }+500 \mathrm{~mW} \text { load current } \\
& =600 \mathrm{~mW}
\end{aligned}
$$

The thermal resistance is the resistance to heat flow from the junction to the ultimate heat sink. For parts mounted in the open, still air, the thermal resistance ( $\theta \mathrm{j} \mathrm{A}$ ) is equal to $185^{\circ} \mathrm{C} /$ watt for the $\mathrm{T} 0-100$ metal can and $125^{\circ} \mathrm{C} /$ watt for the $\mathrm{T} 0-116$ ceramic DIP. Blowing air across the package, or the use of some form of heat radiator can significantly reduce these numbers. For example, the use of IERC's model TXBF-032-025B top hat radiator on the $\mathrm{T} 0-100$ package, reduces $\theta \mathrm{jA}$ to $130^{\circ} \mathrm{C} /$ watt, while their model LIC-214A-2B radiator for the $\mathrm{TO}-116$ will give an $\theta \mathrm{jA}$ of $50^{\circ} \mathrm{C} /$ watt for that package. Finally, a perfect heat sink reduces $\theta \mathrm{j} A$ to $\theta \mathrm{jC}$ which is $50^{\circ} \mathrm{C} /$ watt for the $\mathrm{TO}-100$ and $20^{\circ} \mathrm{C} /$ watt for the $\mathrm{TO}-116$.

## Application Notes-SG1501A-Dual-Polarity Tracking Regulators

With the above information, the maximum power handling capability of the package can be determined as follows:

1. Calculate the maximum allowable junction temperature rise:

$$
\Delta \mathrm{Tj}=150^{\circ} \mathrm{C}-\mathrm{T}_{\mathrm{A}}(\max )
$$

2. Calculate the power availability:

$$
\mathrm{Pd}=\Delta \mathrm{T} / \theta \mathrm{j} A
$$

3. From this number, subtract the maximum standby dissipation:

$$
\text { Psb }=(V+\max )(1 s b+)+(V-\max )(1 s b-)
$$

4. The remainder can be used to determine the maximum load current as a function of input-output voltage differential.

The curves of Figure 7 show these relationships for each package under the assumptions of $25^{\circ} \mathrm{C}$ ambient, and symmetrical input and output voltages and load currents.


Figure 7. Maximum Current Capability

## EXTERNAL POWER TRANSISTORS

Additional current handling capability may be provided through the use of external power transistors in the configuration shown in Figure 8. In this circuit, the 75 ohm base-to-emitter resistors provide a path for the regulator standby current and should not be increased in value. An additional consideration is the use of solid tantalum output capacitors as most common electrolytic types have too high an equivalent series resistance, particularly at high frequencies.

The power transistors are not critical and can be selected on the basis of current and voltage capability, and on mechanical requirements for practical heat sinking. Note that only one transistor need be used if only one side has excessive load current. Although low-frequency devices will minimize the risk of oscillation, unique transistor characteristics may require a small capacitor ( 0.1 mfd ) from base to ground or a larger value ( 5 mfd ) from base to emitter for complete stability.


Figure 8. High Current Configuration, One Amp Output

## FOLDBACK CURRENT LIMITING

With constant-current limiting as shown in Figure 8, the power dissipation in the pass transistors under short circuit conditions can be substantial. Here, the thermal limiting feature of the SG1501A can't do much good since it senses the IC temperature rather than the external transistors. To eliminate the problem of having to heat sink a short circuit power two to three times normal operating levels, the use of the SG 1502 in the circuit of Figure 9 should be considered. The dividers of R5' and R6 pre-bias the current limiting such that when the output is shorted, the maximum current is substantially reduced from its normal operating level. The values for R5 and R6 are most easily determined from an itterative solution of the equations below with the trade-off being that a greater amount of foldback requires a larger voltage drop across Rsc:
Max Load Current $\quad \approx \frac{\text { Sense Voltage }+\frac{R 5}{R 6} V_{0}}{\text { Rsc }}$


Figure 9. Foldback Current Limiting

## VOLTAGE ADJUSTMENTS

With both output voltage levels internally set for $\mathbf{1 5 V}$, $( \pm 200 \mathrm{mV}$ for the SG $1501 / 2501$ and $\pm 500 \mathrm{mV}$ for the SG3501) these devices require no additional resistors for many applications. It is possible, however, to externally vary the output voltages from $\pm 10$ to $\pm 23 \mathrm{~V}$ by using external resistors to shunt one or both of the internal resistors which set the negative output level. The positive output will, of course, track the negative value.


Figure 10. External parallel resistor required for voltages other than $\pm 15 \mathrm{~V}$.

The simplest way of changing the output levels is to use a.single resistor

## Application Notes-SG1501A - Dual-Polarity Tracking Regulators

in parallel with R17 (see Figure 5) for voltages less than 15 V and in parallel with R16 for voltages above 15 V . The graph of Figure 10 shows the approximate value to use in either case.

This method of adjusting output levels has one disadvantage, however. Diffused resistors have a positive temperature coefficient and while they can be made to track each other extremely well, with one of them shunted this tracking becomes degraded. A method offering greater temperature stability is the use of a pair of resistors with values low enough to swamp out the internal divider. By shunting R16 with 1.2k, and R17 with a resistor selected by:

$$
\mathrm{R} 17^{\prime \prime}=\frac{1.2\left(\mathrm{~V}_{0}-6.2\right)}{6.2} \mathrm{k} \Omega
$$

where $\mathrm{V}_{0}$ is the desired output voltage, a four-fold improvement in temperature performance is achieved at the expense of the additional divider current. Figure 11 shows that temperature variation which may be expected both with a single shunt resistor and with a divider drawing approximately five milliamps of current. Note that these temperature shifts are caused by changes in chip temperature which could result from variations of either ambient temperature or internal power dissipation.


Figure 11. Temperature Coefficient of Output Voltage
In the 14 pin dual-in-line package, a connection is provided to the junction of R21 and R22. An external resistor divider can be used here in the same manner to either balance the two outputs so that they are exactly equal in magnitude or to unbalance them for non-symmetrical output levels.

Although all of these dual regulator types have provisions for adjustment of the output voltage levels, with its user-supplied voltage setting resistors, the SG 1502 is the best choice for applications very far from $\pm 15 \mathrm{~V}$. The divider resistors (see Figure 9 ) are selected as follows:

$$
\begin{aligned}
& \text { Negative } V_{0}=\frac{6.2(R 1+R 2)}{R 1} \\
& \text { Positive } V_{0}=\frac{R 3}{R 4}\left(\text { Negative } V_{0}\right)
\end{aligned}
$$

One common application for positive and negative voltages is as a power source for the widely used 710 and 711 IC voltage comparators. Since these devices are designed for +12 and -6 V operation, it takes a circuit as shown in Figure 12 to get around the $\pm 8 \mathrm{~V}$ minimum output
limitation of these regulators. Here, the nominal $\pm 15 \mathrm{~V}$ output of the SG 1501 has been reduced to $\pm 12 \mathrm{~V}$ by the 2.0 k and 1.8 k voltage divider. Six volts are then subtracted from the negative output by the IN4735 zener diode. Because the diode is outside the feedback loop, some minor variations in the -6 V output may be observed due to its temperature coefficient or dynamic impedance. These variations have negligible effect on the comparators, however, as the negative voltage is used only to bias high impedance current sources.


Figure 12. Using the SG 1501 to provide +12 and -6 V outputs.

Zener diodes can also be put to use in applications requiring high input voltages. In the circuit of Figure 13, the small signal zener diodes reduce the voltage applied to the IC while allowing the easily heat-sinked power transistors to absorb the added power dissipation caused by a large inputoutput differential.


Figure 13. Zener diodes used to prevent high input voltages from appearing across the device.

## CONCLUSIONS

With two complete regulators in a single IC, these new regulators offer an improved approach to power distribution. Their high degree of performance and freedom from large numbers of external components make "on-card", or distributed regulation a practical reality. By regulating at the point of use, the system designer has eliminated many knotty problems such as lead inductance, decoupling, line drop through connectors, etc. In addition, since each circuit card or module can now regulate its own voltage, complete interchangeability is more nearly assured and the problems of equipment maintenance are greatly eased.

# Application Notes-SG1524 

# SIMPLIFYING CONVERTER DESIGN WITH A NEW INTEGRATED REGULATING PULSE WIDTH MODULATOR 

Bob Mammano<br>Director, Advanced Development SILICON GENERAL, INC.<br>Westminster, California


#### Abstract

A new monolithic integrated circuit is described which contains all the control circuitry for a regulating power supply converter or switching regulator. Included in this 16 -pin dual-in-line package is the voltage reference, error amplifier, oscillator, pulse width modulator, pulse steering flip-flop, dual alternating output switches, and current limiting and shutdown circuitry. This device can be used for switching regulators of either polarity, transformer coupled DC to DC converters, transformer-less voltage doublers and polarity converters, as well as other power control applications.


## INTRODUCTION

Implementing a switching power supply has just become significantly easier with the introduction of the SG1524 series of Regulating Pulse Width Modulator integrated circuits. Long recognized as offering greatly improved efficiencies, the development of switching supplies has been hampered by the complexity of the low-level circuitry required to provide the proper signals for adequate control of the switching transistors. As a result, these supplies have tended to be more costly, larger in size, and with poorer reliability than could be justified by their improved efficiency. Even when threats of higher energy costs and potential brown-outs have made switching supplies mandatory, their complexity has made the engineering design task a most formidable undertaking.

With the introduction of the SG1524, a major portion of the complex low-level control circuitry has been integrated into a single LSI linear integrated circuit. This monolithic chip, packaged in a 16 -pin dual-in-line outline, implements the entire block diagram shown in Figure 1.

It is the integration of all these different functions into a single IC that qualifies the SG1524 as one of the best examples to date of large scale integration as applied to analog circuits.

The remainder of this paper will describe each of the individual blocks in the following diagram in considerable detail and then offer a few basic application suggestions.


## VOLTAGE REFERENCE

The reference circuit of the SG1524 is shown in Figure 2. This is a complete linear regulator designed to provide a constant 5 volt output with input voltage variations of 8 to 40 volts. It is internally compensated and short circuit protected. It is used both to generate a reference voltage and as.the regulated source for all the internal timing and controlling circuitry. This regulator may be bypassed for operation from a fixed 5 volt
source by connecting pins 15 and 16 together to the input voltage. In this configuration, the maximum input voltage is 6 volts. While discussing input power, it should be mentioned that the entire SG1524 IC draws less than 10 mA of current, regardless of input voltage.


FIGURE 2 - SG 1524 REFERENCE CIRCUIT

This reference regulator may be used as a 5 volt source for other circuitry. It will provide up to 50 mA of output current itself and can easily be expanded to higher currents with an extemal PNP transistor as shown in Figure 3.


FIGURE 3 - SG 1524 EXPANDED CURRENT SOURCE

## OSCILLATOR

The oscillator in the SG1524 uses an external resistor $\left(R_{T}\right)$ to establish a constant charging current into an external capacitor ( $C_{T}$ ). This constant-current charging gives a linear ramp voltage which provides an overall linear relationship between error voltage and output pulse width. The SG1524 oscillator circuits is shown in Figure 4.


FIGURE 4 - SG 1524 OSCILLATOR CIRCUIT

A second output from the oscillator is a narrow clock pulsewhich occurs each time $C_{T}$ is discharged. This output pulse is used for several functions as outlined below:
(1) As a blanking pulse to both outputs to insure that there is no possibility of having both outputs on simultaneously during transitions. The width of this blanking pulse can be controlled to some extent by the value selected for $C_{T}$.
(2) As a trigger for an internal flip-flop which directs the PWM signal to alternate between the two outputs. Note that for single-ended applications, the two outputs can be connected in parallel and the frequency of the output is the frequency of the oscillator. For push-pull applications, the outputs are separated and the action of the flip-flop provides an output frequency $1 / 2$ that of the oscillator.
(3) As a convenient place to synchronize an oscilloscope for system de-bugging and maintenance.
(4) As a bi-directional port for external timing synchronization. The output pulse from this oscillator - which is stable to within $2 \%$ over variations in both input voltage and temperature - can be used as a master clock for other circuitry, including other SG1524's. It thus follows that a positive pulse applied to this terminal can synchronize the SG 1524 to an external clock signal.

The waveforms of the two outputs from the oscillator are shown in Figure 5.


FIGURE 5 - SG 1524 OSCILLATOR WAVEFORMS

## ERROR AMPLIFIER

The error amplifier circuit, shown in Figure 6, is a simple differential input, transconductance amplifier. Both inputs and the


FIGURE 6 - SG1524 ERROR AMPLIFIER SCHEMATIC
output are available for maximum versatility. The gain of this amplifier is nominally $10,000(80 \mathrm{~dB})$ but can be easily reduced by either feedback or by shunting the output to ground with an external resistor. The overall frequency response of this amplifier which, by the way, is not internally compensated but yet is stable with unity gain feedback, is plotted with various values of external load resistance in Figure 7.


FIGURE 7 - SG1524
ERROR AMP FREQUENCY RESPONSE

Phase shifting to compensate for an output filter pole may readily be accomplished with an external series R-C combination at the output terminal of the amplifier.

Since the error amplifier is powered by the 5 -volt reference voltage, the acceptable common-mode input voltage range is restricted to 1.8 to 3.4 volts. This means the reference must be divided down to be compatible with the amplifier input, but yet provides the advantage of being able to be used to regulate negative output voltages. Required input dividers are shown in Figure 8.


FIGURE 8 - ERROR AMPLIFIER CONNECTIONS

Since this amplifier is a transconductance design, the output is a very high impedance (approximately $5 \mathrm{M} \Omega$ ) and can source or sink only 200 microamps. This makes the output terminal (Pin 9) a very convenient place to insert any programming signal which is to override the error amplifier. Internal shutdown and current limit circuits are connected here, but any other circuit which can sink $200 \mu \mathrm{~A}$ can pull this point to ground, thereby shutting off both outputs.

For example, the soft start circuit of Figure 9 can be used to hold Pin 9 to ground - and thus both outputs off- when power is first applied. As the capacitor charges, the output pulse slowly increases from zero to the point where the feedback loop takes control. The diode then isolates this turn-on circuit from whatever frequency stabilizing network might also be connected to Pin 9.


FIGURE 9 - SG 1524 SOFT START CIRCUITRY

## CURRENT LIMITING

The current limiting circuit, while shown in the block diagram as an op amp, is really only a single transistor amplifier as shown in Figure 10. It is frequency compensated and has a second transistor to provide temperature compensation and a reduction of input threshold to $\mathbf{2 0 0} \mathbf{~ m V}$. When this threshold


FIGURE 10 - SG 1524 CURRENT LIMITING
is exceeded, the amplifying transistor turns on and, by pulling the output of the error amplifier toward grourd, linearly decreases the output pulse width. One consideration in using this circuit is that the sense terminals have a $\pm 1$ volt common mode range which requires sensing in the ground line. However, since differential inputs are available, foldback current limiting can be implemented as shown in Figure 11.


## FIGURE 11 - FOLDBACK CURRENT LIMITING

While on the subiect of protection circuitry, although overvoltage protection is not built into the SG1524, it is relatively easy to add by using the internal shutdown circuit in conjunction with a few external components as shown in Figure 12.

.FIGURE 12 - SG 1524 OVER VOLTAGE PROTECTION

This circuit will provide a low level sensing and latching function and while it won't protect against a shorted output transistor, it will remove the drive signals with no power dissipation.

## OUTPUT STAGES

The outputs of the SG1524 are two identical NPN transistors with both collectors and emitters uncommitted. These circuits are as shown in Figure 13 and include an antisaturation network for fast response and current limiting set for a maximum output current of approximately 100 mA .


FIGURE 13 -SG 1524 OUTPUT STAGE

The availability of both collectors and emitters allows maximum versatility to enable driving either NPN or PNP external transistors; however, it must be remembered that this is only a switch which closes and opens. Power transistor turn-off drive must be developed externally. Some suggestions for output drive circuits are shown in Figure 14.


FIGURE 14 - DRIVING EXTERNAL TRANSISTORS

## APPLICATIONS

In considering applications for the SG1524, it appears that there are three general classifications of switching power supply
systems. Included in the first are the transformerless voltage multiplier circuits shown in Figure 15. These circuits are primarily used for low level applications but can step up, step


## FIGURE 15 - CAPACITOR/DIODE OUTPUT CIRCUITS

down, or change the polarity of an input voltage. The switches shown can be either the outputstages of the SG1524 or external transistors. Note that one extra diode is required to protect the emitter-base junction of switch $S_{A}$ during the times when both switches are open.

For higher current applications, the single-ended inductor circuits of Figure 16 represent another classification. Here the two


FIGURE 16 - SINGLE-ENDED INDUCTOR CIRCUITS
outputs of the SG1524 are connected in parallel, but note that this does not give twice the current as the switches are alternating internally. This does not affect external performance, however, and the SG1524 can be used to provide 0-90\% duty cycle modulation in any of the configurations shown.

The third general classification of power supply systems are transformer coupled, two types of which are shown in Figure 17.


FIGURE 17 - TRANSFORMER COUPLED CIRCUITS

The push-pull circuit represents the conventional DC to DC converter with each switch being controlled for 0 - $\mathbf{4 5 \%}$ duty cycle modulation. The second transformer circuit is a singleended flyback converter, useful at light loads without a separate output inductor.

To illustrate the use of the SG1524 in each of the above general classifications, the following simple, but practical, circuits are presented:

Figure 18 shows the use of the SG1524 as a low current polarity converter providing a regulated $\mathbf{- 5}$ volt output at currents up to $\mathbf{2 0} \mathbf{~ m A}$ from a single positive input voltage. The external


FIGURE 18 - LOW CURRENT POLARITY CONVERTER
components required include the divider resistors to interface the reference and output voltages with the error amplifier, a resistor/capacitor to set the operating frequency, and the output diodes and capacitors. The combination of the built-in current limiting of the SG1524 output stages and the capacitor
coupling of the output signal provide full protection against short circuits and the current limit amplifier is unused. Since this circuit has no inductor, the output capacitor is more than enough to stabilize the-regulating loop and no additional compensation is required.

Another low-level circuit is the flyback converter shown in Figure. 19.


FIGURE $19-+5$ TO $\pm 15$ VOLT, FLYBACK CONVERTER

This circuit is designed to develop a regulated $\pm 15$ volt supply from a single +5 volt source. Note that the reference terminal is tied to the input, disabling the internal regulator. The error amplifier resistors are also tied to the input line so the output regulation can be no better than the input; however, an external reference could just as easily have been used.

In this application, the two output stages are connected in parallel and used as emitter followers to drive a single external transistor. Since the currents in the secondary of a flyback transformer are out of phase with the primary current, current limiting is very difficult to achieve. In this circuit, protection was provided through the use of a soft-start circuit. If either output is shorted, the transformer will saturate, providing more current through the drive transistor. This current is sensed and used to turn on the 2 N 2222 which resets the soft-start circuit and turns off the drive signal. If the short remains, the regulator will repetitively try to start up and reset with a time constant set by the soft-start circuit. Removing the short will then allow the regulating loop to re-establish control.

For higher current applications, the single-ended conventional switching regulator of Figure 20 is shown.


FIGURE 20-1 AMP, SINGLE-ENDED SWITCHING REGULATOR

In this case, an external PNP darlington is used to provide a 1-amp current switch. The SG1524 has the two outputs in parallel, connected as a grounded emitter amplifier. The current sense resistor is inserted in the ground line and the voltage across it used for constant current limiting. Note that in addition to the divider resistors and frequency setting $R_{T} C_{T}$, a phase compensation resistor and capacitor is used to stabilize the loop now that an inductor has been added.

A fourth application would have to be a push-pull, DC to DC regulating converter as shown in Figure 21.


FIGURE 21 - 5V, 25W, DC TO DC CONVERTER

Here the outputs of the SG1524 are connected as separate emitter followers driving external transistors. Current limiting in this application is done in the primary for several reasons: First, it's easier to live within the $\pm 1$ volt common mode limits of the current limit amplifier; second, since this is a step-down application, the current - and therefore the power in the sense resistor - is lower; and third, if the output drive were to
become non-symmetrical calsing the transformer to approach saturation, the resultant current spikes will shorten the pulse width on a pulse-by-pulse basis, providing a first order correction. Note that the oscillator is set to run at 40 kHz to obtain a 20 kHz signal at the transformer.

This application as shown does not provide input-output isolation and, of course, that feature is difficult to achieve within a single IC. There are a couple of ways the SG1524 can be used with isolated power supply systems, however. The first is shown in Figure 22 where the SG1524 is direct coupled


FIGURE 22 - INPUT/OUTPUT ISOLATION
on the secondary side of the output transformer. The outputs from the IC are transformer-coupled back to the primary side to drive the switching transistors. Of course, a separate start-up power source is needed for the SG1524 but that shouldn't present much of a problem remembering that the IC draws less than 10 mA of supply current.

A different method of providing isolation is shown in Figure 23 where the IC is direct coupled on the primary side. Here a


FIGURE 23 - INPUT/OUTPUT ISOLATION
separate reference and error amplifier (most easily implemented with a SG723 regulator IC) is connected on the secondary and then optically coupled back to the primary side.

As should be evident from the above, the SG1524 was designed as the first of what will undoubtedly become a larger family of regulator ICs specifically designed for switching power supplies. As such, versatility was the primary design goal of this device and hopefully this goal has been achieved to the degree that will allow the SG1524 to find application to a wide range of power control systems.

## DEADBAND CONTROL WITH THE SG1524 REGULATING PULSE WIDTH MODULATOR CIRCUIT

The SG1524 Regulating P.W.M. integrated circuit provides two outputs which alternate in turning on for pushpull inverter applications. The internal oscillator sends a momentary blanking pulse to both outputs at the end of each period to provide a deadband so that there cannot be a condition when both outputs are on at the same time. The amount of deadband is determined by the width of the blanking pulse appearing on pin 3 and can be controlled by four techniques:

1. For 0.2 to 1.0 microseconds, the deadband is controlled by the timing capacitor, $\mathrm{C}_{\mathrm{T}}$, on pin 7 . The relationship between $\mathrm{C}_{\mathrm{T}}$ and deadband is shown in Figure 3 on the SG1524 data sheet. Of course, since $\mathrm{C}_{\mathrm{T}}$ also helps determine the operating frequency, the range of control is somewhat limited.
2. For 0.5 to 3.0 microseconds, the blanking pulse may be extended by adding a small capacitor from pin 3 to ground. The value of the capacitor must be less than 1000 pf or triggering will become unreliable.
3. For longer and more well-controlled blanking pulses, a simple one-shot latch similar to the circuit shown below should be used:


TRANSISTORS - Small-signal general purpose types. For $5 \mu \mathrm{sec}$ width, $\mathrm{C}_{\mathrm{B}}=200 \mathrm{pf}, \mathrm{R}_{\mathrm{B}}=10 \mathrm{k}$

When this circuit is triggered by the oscillator output
pulse, it will latch for a period determined by $C_{B} R_{B}$ providing a well-defined deadband.

Another use for this circuit is as a buffer when several other circuits are to be synchronized to one master oscillator. This one-shot latch will provide an adequate signal to insure that all the slave circuits are completely reset before allowing the next timing period to begin.

Note that with this circuit, the blanking pulse holds off the oscillator so its width must be subtracted from the overall period when selecting $\mathrm{R}_{\mathrm{T}}$ and $\mathrm{C}_{\mathrm{T}}$.
4. Another way of providing greater deadband is just to limit the maximum pulse width. This can be done by using a clamp to limit the output voltage from the error amplifier. A simple way of achieving this clamp is with the circuit below:


This circuit will limit the error amplifier's voltage range since its current source output will only supply $200 \mu \mathrm{~A}$. Additionally, this circuit will not affect the operating frequency.

# IMPROVING SWITCHING REGULATOR DYNAMIC RESPONSE 

Bob Mammano<br>Director, Advanced Development<br>Silicon General, Inc. Westminster, California


#### Abstract

Recent introductions of LSI integrated circuits for P.W.M. control have offered considerable simplification to the job of optimizing the design of switching regulators. In addition to greatly reducing the necessary circuitry, the linear transfer function of these devices eases the task of stabilizing the feedback loop and offers several possibilities for improved response. Experimental methods for evaluating the response characteristics of the P.W.M. switching and output stages can be used to confirm simplifying assumptions of linear operation. With this data, several approaches to equalization networks can be compared for performance optimization.


The past few years have seen a major revolution take place in the field of power supply design. Whether forced upon us by the need for energy conservation or finally made practical thru recent advances in semiconductor technology, switching regulators are now the name of the game in voltage control. Novices soon learn, however, that the implementation of a welldesigned switching supply involves a little more skill than that required for a linear regulator.

Although the theory of switching regulation has long been known, there is much practical technology - or art - in designing efficient and reliable systems. This is still true even though recently introduced semiconductor devices have made the job at least a little easier. It is the purpose of this discussion to cover a few of the practical aspects of implementing and stabilizing switching regulators using these newer devices.

## INTEGRATED P.W.M. CONTROL CIRCUITS

Recognizing a rapidly growing market, many component suppliers have introduced new devices designed specifically for switching regulator applications. These include faster power transistors with improved S.O.A., low E.S.R. electrolytic capacitors, hybrid power devices which include a matched commutating diode, ${ }^{(1)}$ and monolithic IC control devices such as the SG1524(2) which contain all of the P.W.M. control circuitry in a single 16-pin, dual-in-line package.


Figure 1. SG1524 Block Diagram
From the block diagram shown in Figure 1, it can be seen that the SG1524 contains the elements necessary to implement either single-ended switching regulators or DC to DC converters of several different configurations. This device includes a voltage reference, error amplifier, constant frequency oscillator, pulse width modulator, pulse steering logic, dual alternating output switches, and current limiting and shutdown circuitry. Since many of the different types of applications for this IC have been discussed earlier ${ }^{(2)}$ it should suffice to review only two of the more common usages as shown in Figures 2 and 3.

The single-ended regulator of Figure 2 is unique because of its simplicity. This circuit combines an SG 1524 with a Unitrode PIC-625 to build a 5 volt, 5 amp regulator with all the semi-
conductor devices contained in only two packages. This circuit has an efficiency of over $70 \%$ with an input voltage range of 20 to 30 volts, $0.1 \%$ line and load regulation, and some added benefits of constant frequency operation and short circuit protection.


Figure 2. SG 1524 Single-Ended Switching Regulator

Figure 3 shows the same 5 -volt, 5 amp output requirement met this time with a DC to DC converter. The use of high speed transistors and Shottky rectifiers keep the efficiency more than $80 \%$ - significant for a low-voltage output - while maintaining all the other benefits included in the single-ended circuit.


Figure 3. SG1524 Regulating DC-DC Converter

It should be recognized that the above circuits represent very basic applications of an IC control chip. Most practical power supply systems would probably incorporate many other features which may be accomplished by interfacing these IC's with a small amount of external circuitry to add characteristics such as: soft-start, oscillator synchronization, dead-band controls, additional current and/or voltage step-up stages, input-output isolation, remote overvoltage or overload shutdown, and response modifying circuitry. It is this latter subject we wish to explore more fully below.

## SWITCHING REGULATOR CONTROL

The basic switching regulator control loop which applies to the most common forms of implementation is illustrated in Figure 4. In analyzing this control loop stability, the obvious immediate problem is the transfer function of the P.W.M. and output stage. A detailed and accurate analysis of the nonlinear characteristics of this stage is an extremely difficult and complex task if one is to account for all the parameters which could possibly be a factor. ${ }^{(3,4,5)}$ On the other hand, if this stage could be assumed to have a linear transfer function, analysis becomes a relatively simple application of basic feedback theory.


Figure 4. Basic Regulating Control Loop

A significance of the SG1524 is that it uses a design approach which makes a linear assumption accurate enough for most applications. The fact that this device features constant frequency operation, a linear-slope ramp for P.W.M., and fastresponse logic and output circuitry all contribute to minimizing the errors associated with a linear assumption. Of course, there are factors external to the IC which could destroy this assumption. Such things as excessive delay in the switching transistors, parasitic ringing or oscillation in the power stages, or nonlinear operation of the magnetics could all cause a resultant nonlinear performance. A first exercise for the designer, then, is to confirm linear operation of the P.W.M. and output stages of his regulator by evaluating his early breadboard models.

## OUTPUT STAGE ANALYSIS

The pulse width modulation is accomplished in the SG1524 by comparing the output of the error amplifier with a linear ramp, or saw-tooth signal from the oscillator. Because the comparator has both high gain and high input impedance, and the error amplifier has a high output impedance, this node (pin-9) becomes a very convenient place for inserting a test signal. A voltage source applied as shown in Figure 5 will completely override the error amplifier and essentially open the loop without actually breaking any connections. In addition, the test signal is easily managed because the voltage gain from this point
to the output is relatively low. (A voltage level on pin 9 of from 1 to 4 volts will change the pulse width from zero to maximum which will yield zero to maximum output voltage.)


Figure 5. Measuring Output Stage Transfer Function

In experimentally attempting to confirm satisfactory operation of the output stages, the designer hopes to prove that a linear equivalent circuit model is valid for reasonable analysis. One such model as proposed by Middlebrook ${ }^{(6)}$ is shown in Figure 6. This model describes the overall AC and DC transfer function and input and output impedances in terms of the duty cycle and modulation constant. This model assumes that the effects of operating frequency, switching delays, and parasitic elements are well above the frequencies of interest as defined by the output LC filter.


Figure 6. Linear Equivalent Circuit

Values for the inductor and capacitor are normally calculated on the basis of output ripple current and voltage as follows:

For constant frequency operation,

$$
L=\frac{V_{O}\left(V_{I N}-V_{O}\right)}{V_{I N} f\left(\Delta I_{L}\right)}
$$

and

$$
c=\frac{V_{0}\left(V_{I N}-V_{O}\right)}{8 L f^{2} V_{I N}\left(\Delta V_{O}\right)}
$$

where:

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=\text { peak input voltage to the inductor } \\
& \mathrm{V}_{\mathrm{O}}=\text { output voltage across the capacitor } \\
& \mathrm{f}=\text { switching frequency }
\end{aligned}
$$

$\Delta I_{L}=$ peak-to-peak current variation in the inductor $\Delta \mathrm{V}_{\mathrm{O}}=$ peak-to-peak ripple voltage across the capacitor.

Note that the actual ripple voltage at the output of the filter will be $\Delta V_{O}$, plus $\Delta I_{L}$ times the capacitor E.S.R.

Regardless of the requirements for minimizing the output ripple, an additional requirement on the filter is that its cutoff frequency be well below the switching frequency if our original goal of simple linear analysis is to be met. Specifically, the switching operation introduces a second order lag at one-half the switching frequency and for the output filter to dominate, its cutoff should be at least an order of magnitude below that number, or

$$
\frac{1}{2 \pi \sqrt{L C}} \leqslant \frac{f}{20}
$$

To verify the performance of the resultant hardware, a Bode plot of the output stage response can be most meaningful. Ideally, a plot as shown in Figure 7 should show a flat response to the filter cutoff and then a linear 12 dB /octave rolloff with a


Figure 7. Linear Output Stage Response
$180^{\circ}$ phase shift. By making these plots with varying input voltage and load current, factors affecting stability such as leakage inductance, capacitor E.S.R., and either saturation or discontinuous operation of the magnetics may be evaluated over the operating conditions of interest. Figure 8 shows typical plots with less than ideal component parameters. With the characteristics of the output stage defined, attention can be turned to the error amplifier to develop an equalizing network which will allow satisfactory closing of the loop.

## ERROR AMPLIFIER COMPENSATION

The error amplifier contained within the SG 1524 is a transconductance amplifier in that it has a high-impedance, current source output. The gain is a function of the output loading and
can be reduced from a nominal 80 dB by shunt resistance as shown in Figure 9. Note also in Figure 9 that the uncompen-


Figure 8. Measured Output Stage Response


Figure 9. Open-Loop Error Amplifier Response
sated amplifier has a single pole at 300 Hz and $90^{\circ}$ of phase shift. The unity gain cross-over frequency is 3 MHz and the large scale slew rate is 0.5 volt per microsecond.

This type of amplifier can be compensated in two ways: The compensation network can go from the output to ground or it can be connected from output back to the inverting input. ${ }^{(7)}$ In the first case, the voltage gain is:

$$
A_{v}=g m Z_{c}=\frac{8 I_{c} Z_{c}}{2 k T} \approx 0.002 Z_{c}
$$

where $\mathbf{Z}_{\mathbf{c}}$ is the complex compensation network impedance. If a feedback approach is used, the gain is:

$$
A_{v}=\frac{Z_{c}}{Z_{s}}
$$

where $Z_{s}$ is the source impedance driving the input. In cases where relatively low impedances are desired in a feedback network, it may be necessary to buffer the high output impedance of the error amplifier. Figure 10 c shows the use of an external emitter follower to provide a low driving impedance for the feedback network.


(b)


Figure 10. Error Amplifier Compensation Networks

To stabilize the overall regulator feedback loop of Figure 4, it should be apparent that the uncompensated loop contains at least two poles in the output filter and one more in the error amplifier, a situation which typically results in significant gain remaining when the total loop phase equals $360^{\circ}$. One of the simplest compensation schemes is to convert the error amplifier to an integrator by adding a single dominate pole at a frequency so low that the loop gain falls below unity well before the cutoff frequency of the output filter. While this approach yields a stable closed loop gain as showir in Figure 11, the response to


Figure 11. Closed Loop Frequency Response
disturbances is very slow. For example, the waveforms of Figure 12 show the response to a $20 \%$, or one amp, step change in load to the circuit of Figure 3 when compensated with a 0.2 mfd capacitor around the error amplifier.

If instead of slowing down the error amplifier, a zero, or lead network is added to cancel one of the output filter poles, we can keep the total loop phase less than $360^{\circ}$ to well beyond the output filter cutoff.


STIMULUS: ONE AMP STEP CHANGE IN IO UPPER TRACE: ERROR AMP OUTPUT, $500 \mathrm{mV} / D I V$ LOWER TRACE: REGULATOR OUTPUT, $200 \mathrm{mV} / D I V$ TIME BASE: 5 MILLISECONDS/DIV
Figure 12. Integrator Compensation Step Response

Figure 13 shows a circuit for accomplishing this by moving the amplifier pole lower in frequency and adding a zero at the output filter cutoff frequency. Figure 14 shows the effects of this network on the Bode plot of the error amplifier, and Figure 15 indicates the improvement in recovery from the same one-amp load change. Note how the output of the error amplifier overshoots to give a boost to the output.


Figure 13. Series RC Phase Compensation


Figure 14. Phase Compensated Bode Plot

Even faster response can be achieved by providing additional lead networks. For example, another zero may be added by bypassing the sense feedback resistor. As can be seen in Figure 16, this greatly improves loop response but offers the hazard of coupling ripple noise directly into the error amplifier.

$R_{C}=30 \mathrm{~K} \Omega, C_{C}=.022 \mathrm{mfd}$
STIMULUS: ONE AMP STEP CHANGE IN IO
UPPER TRACE: ERROR AMP OUTPUT, $500 \mathrm{mV} / D I V$ LOWER TRACE: REGULATOR OUTPUT, $\mathbf{1 0 0} \mathrm{mV} / D I V$ TIME BASE: 5 MILLISECONDS/DIV

Figure 15. Phase Compensated Step Response


STIMULUS: ONE AMP STEP CHANGE IN IO UPPER TRACE: ERROR AMP OUTPUT, $500 \mathrm{mV} / D I V$ LOWER TRACE: REGULATOR OUTPUT, $50 \mathrm{mV} / \mathrm{DIV}$ TIME BASE: 2 MILLISECONDS/DIV
Figure 16. Double Zero Compensated Step Response

## TWO LOOP CONTROL

From the examples presented above, it should be apparent that the integration method of error amplifier compensation provides good stability by making the dominate pole so low in frequency that variations in all other circuit parameters become inconsequential. This technique also provides high accuracy at DC where high gain can be used and is the type of feedback one would want 'to take directly from the output of a regulator since a user might add additional external capacitance, thereby
changing the output filter characteristics. Another reason for using single-pole compensation is to accommodate the use of a two-stage output filter which can add phase shifts well beyond $180^{\circ}$.

The problem of poor response can then be accommodated by adding a differentiated signal taken from somewhere else in the loop. If the time constants and gain factors are properly selected, the differentiated signal can compensate for the error in the integrated signal taken from the regulated output.

While it may be possible to combine these two signals with passive signal conditioning at the input to the error amplifier, a more straightforward approach is with two separate op amps as shown in Figure 17. Here the error amplifier in the SG 1524 has


Figure 17. Two-Loop Signal Conditioning
been connected as a unity gain summing amplifier and two op amps from an SG124 quad IC are used as gain stages for signal conditioning. Since these are single-supply op amps, they are powered directly from the 5 -volt reference voltage supplied by the SG 1524.

Amplifier A1 provides the DC gain and gets its signal directly from the output of the regulator. There are several possibilities, however, for providing the differentiated correction signal through A2. If rapid response to changes in input voltage is required, A2's input may be taken through a resistive divider directly to the input line. ${ }^{(8)}$ This is, of course, not a feedback signal but the feed forward of an open loop, short-duration correction signal. The waveforms of Figure 18 show the improvement which this feed-forward signal can offer.

If load transients are the problem, A2's input might be connected to a point where output current could be sensed. This would best be accomplished by using a current transformer in series with the output capacitor although the voltage across the capacitor E.S.R. might also serve as a sense point. In either case, a low-pass filter with a cuttoff frequency of approximately $1 / 4$


UPPER TRACE: INPUT VOLTAGE STEP CHANGE, 5V/DIV
MIDDLE TRACE: OUTPUT WITH DC FEEDBACK ONLY, 100 mV /DIV LOWER TRACE: OUTPUT WITH AC FEED FORWARD ALSO, $100 \mathrm{mV} / D I V$ TIME BASE: 2 MILLISECONDS/DIV

Figure 18. Feed Forward Compensation
the switching frequency is necessary to remove the ripple voltage before attempting a differentiation. A third possible signal input is to put a secondary winding on the output filter inductor. This gives an $A C$ signal proportional to $V_{I N}-V_{O}$ and will therefore respond to disturbances at either input or output.

## SUMMARY

Although integrated circuit controllers for switching supplies have removed much of the circuit complexity from this type of regulator, the dynamic analysis of the control loop must still be optimized for each application. This optimization is made easier, however, if a linear approximation of the switching stages can be shown to be valid. The SG 1524 controller offers benefits in this regard as it does provide a linear transfer function through its pulse width modulation scheme. Therefore, experimental techniques can be used to simply confirm proper operation of the power switches and output filter.

With a linear output stage, conventional feedback analysis can be used to define the best equalizing network achieving a compromise between stability and fast response. In some cases it may even be desirable to provide separate signal paths for these two parameters but thus, too, can be adapted to the SG 1524 controller with a minimum of external circuitry.

Obviously, no recipes for optimum performance have been provided herein. Only a few directions which, it is hoped, will point the way toward the development of specific solutions for specific applications.

## REFERENCES

(1) Unitrode Corporation, "Switching Regulator Design Guide," Unitrode Publication No. U-68, 1974
(2) R. A. Mammano, "Simplifying Converter Design with A New Integrated Circuit Regulating P.W.M.," Powercon 3 Proceedings, June, 1976
(3) F. C. Lee, Y. Yu, and J. E. Triner, "Modeling of Switching Regulator Power Stages With and Without Zero Inductor Current Dwell Time," IEEE P.E.S.C., Record, 1976
(4) A. Capel, J. G. Ferrante, and R. Prajuuk, "State Variable Stability Analysis of Multi-Loop PWM Controlled Regulator in Light and Heavy Mode," IEEE P.E.S.C., Record, 1975
(5) Y. Yu, J. Bless, and A. Schoenfeld, "The Application of Standardized Control and Interface Circuits to Three DC to DC Power Converters," IEEE P.E.S.C., Record, 1973
(6) R. D. Middlebrook and S. Cuk, "A General Unified Approach to Modeling Switch Converter Power Stages," IEEE P.E.S.C., Record, June 1976
(7) J. Graeme, G. Tobey, "Operational Amplifiers, Design and Applications," McGraw Hill Publishing Co., 1971
(8) D. E. Nelson and N. O. Sokal, "Improving Load and Line Transient Response of Switching Regulators by Feed Forward Techniques," Powercon 2 Proceedings, 1975

## Package Outlines



Package Outlines



## ALABAMA

Powell Electronics
700 Arcadia Circle
Huntsville, Alabama 35801
(205) 539-2731

TWX: 810-726-2231

## ARIZONA

Kachina Electronics
1425 North 27th Lane
Phoenix, Arizona 85009 (602) 269-6201
R. V. Weatherford

3355 W. Earll Drive
Phoenix, Arizona 85017
(602) 272-7144

TWX: 910-951-0636

CALIFORNIA (Northern)
Diplomat West
1118 Elko Drive
Sunnyvale, California 94086 (408) 734-1900

## Intermark Electronic

1020 Stewart Drive
Sunnyvale, California 94086 (408) 738-1111

## P. H. Components

2255 Martin Avenue, Suite E Santa Clara, California 95050 (408) 244-8424

TWX: 910-338-0587

Western Microtechnology
977 Benicia Ave.
Sunnyvale, California 94086 (408) 737-1660

CALIFORNIA (Southern)
Intermark Electronics
1082 E. Carnegie Santa Ana, California 92705 (714) 540-1322

Intermark Electronics 4040 Sorrento Valley Road San Diego, California 92121 (714) 279-5200

## Semicomp

3185 Airway Avenue " $A$ "
Costa Mesa, California 92626
(714) 549-8600

TWX: 910-595-1572

## Jaco Electronics

21201 Oxnard Street
Woodland Hills, California 91364
(213) 884-4560

TWX: 910-494-4917

## R. V. Weatherford

1550 Babbitt Avenue
Anaheim, California 92805
(714) 547-0891

TWX: 910-593-1334
R. V. Weatherford

6921 San Fernando Road
Glendale, California 91201
(213) 849-3451

TWX: 910-498-2223
R. V. Weatherford

1095 East 3rd Street
Pomona, California 91766
(714) 623-1261
(213) 966-8461

TWX: 910-581-3811
R. V. Weatherford

7872 Raytheon Road
San Diego, California 92111
714) 278-7400

TWX: 910-335-1570
COLORADO
R. V. Weatherford

3905 S. Mariposa
Englewood, Colorado 80110
(303) 761-5432

TWX: 910-933-0173

CONNECTICUT
J. V. Electronics

690 Main Street
East Haven, Connecticut 06152)
(203) 469-2321

FLORIDA
Diplomat/Southland
2120 Calumet Street
Clearwater, Florida 33515
(813) 443-4514

Powell Electronics
1744 N. W. 69th Avenue
Miami Springs, Florida 33166
(305) 592-3260

TWX: 810-848-8040
ILLINOIS
R. M. Electronics

47 Chestnut Lane
Westmont, Illinois 60599
(312) 323-9670

Diplomat/Lakeland
2451 Brickvale Drive
Elk Grove Village, Illinois 60007 (312) 595-1000

Newark Electronics
500 N. Pulski Road
Chicago, Illinois 60624
(312) 638-4411

TWX: 910-221-0268

## INDIANA

Sheridan Sales
8790 Purdue Road
Indianapolis, Indiana 46268
(317) 297-3146

IOWA
Deeco
2500 16th Avenue, S.W.
Cedar Rapids, lowa 52406
(319) 365-7551

TWX: 910-525-1332
MARYLAND
Powell Electronics
10728 Hanna Street
Beltsville, Maryland 20705
(301) 937-4030

TWX: 710-828-9710

Technico Inc.
9130 Red Branch Road
Columbia, Maryland 21045
(301) 461-2200

## MASSACHUSETTS

Diplomat/IPC
559 East Street
Chicopee Falls, Mass. 01020 (413) 592-9441

Diplomat/New England, Inc.
Kuniholm Drive
Holliston, Massachusetts 01746 (617) 429-4120

## Gerber Electronics

852 Providence Highway
Dedham, Massachusetts 02626
(617) 329-2400

TWX: 710-394-0634

Green-Shaw Company
70 Bridge Street
Newton, Massachusetts 02195
(61.7) 969-8900

TLX: 92-2498

MICHIGAN
Diplomat/Northland
32708 W. 8 Mile Road
Farmington, Michigan 48024
(313) 477-3200

Sheridan Sales
P. O. Box 529

Farmington, Michigan 48024
(313) 477-3800

MINNESOTA

Diplomat/Electro-Com
3816 Chandler Drive
Minneapolis, Minnesota 55421
(612) 788-8601

Industrial Components
5280 West 74th Street
Edina, Minnesota 55435
(612) 831-2666

TWX: 910-576-3153

## MISSOURI

Diplomat, Inc.
2725 Mercantile Drive
St. Louis, Missouri 63144
(314) 645-8550

Olive Industrial Elect.
9910 Page Blvd.
St. Louis, Missouri 63132
(314) 426-4500

TWX: 910-763-0720

Sheridan Sales
P. O. Box 677

Florissant, Missouri 63033
(314) 837-5200

NEW JERSEY
Diplomat/IPC
490 S. Riverview Road Totowa, New Jersey 07512
(201) 785-1830

NEW MEXICO
Contact Factory
NEW YORK
Diplomat Electronics
303 Crossways Park Drive Woodbury, New York 11797
(516) 921-9373

TLX: 14-4678

Summit Electronics
916 Main Street
Buffalo, New York 14202
(716) 884-3450

TWX: 710-522-1692
Summit Electronics
292 Commerce Drive
Rochester, New York 14623
(716) 334-8110

Zeus Components Inc.
500 Executive Blvd.
Elmsford, New York 10523
(914) 592-4120

TWX: 710-567-1248

OHIO
Sheridan Sales
23224 Commerce Park Road
Beachwood, Ohio 44122
(216) 831-0130

Sheridan Sales
P. O. Box 37826

Cincinnati, Ohio 45222
(513) 761-5432

Sheridan Sales
2501 Neff Avenue
Dayton, Ohio 45414
(513) 223-3332

## OREGON

Parrott Electronics, Inc.
7910 S.W. Cirrus Drive
Beaverton, Oregon 97005
(503) 641-3355

TWX: 910-467-8720

## PENNSYLVANIA

Powell Electronics
South Island Road
Philadelphia, Pennsylvania 19101
(215) 365-1900

TWX: 710-670-0465
Sheridan Sales
1717 Penn Avenue, Suite 5009
Pittsburgh, Pennsylvania 15221
(412) 244-1640

TEXAS

Harrison Equipment
1616 McGowen
Houston, Texas 77004
(713) 652-4750

TWX: 910-881-2601

Quality Components 300 Huntland, Suite 236
Austin, Texas 78752
(512) 458-4181

Quality Components
13628 Neutron Road
Dallas, Texas 75240
(214) 387-4949

Quality Components
6126 Westline
Houston, Texas 77036
(713) 789-9320
R. V. Weatherford

10836 Grissom Lane
Dallas, Texas 75229
(214) 243-1571

TWX: 910-860-5544
R. V. Weatherford

3500 W. T.C. Jester Blvd.
Houston, Texas 77018
(713) 688-7406

TWX: 910-881-6222
UTAH
Diplomat/Alta
3007 South West Temple
Salt Lake City, Utah 84115
(801) 486-7227

## WASHINGTON

R. V. Weatherford

541 Industry Drive
Seattle, Washington 98188
(206) 243-6340

TWX: 910-444-2270

## WISCONSIN

Marsh Electronics
1536 So. 101st Street
Milwaukee, Wisconsin 53214
(414) 475-6000

TWX: 910-262-3322

## CANADA

Future Electronics Corp.
44 Fasken Drive, Unit 24
Rexdale, Ontario
(416) 677-7820

Future Electronics Corp
5647 Ferrier Street
Montreal, Quebec
(514) 735-5775

TWX: 610-421-3251
Intek Electronics Ltd.
7204 Main Street
Vancouver, B.C. V5 53 J 4.
(604) 324-6831

TWX: 610-922-5032

## REPRESENTATIVES

## ALABAMA

Contact Factory

## ALASKA <br> Contact Factory

## ARIZONA

a. T. Wiles \& Associates

3101 E. Shea Blvd., Ste. 219
Phoenix, AZ 85028
(602) 971-6250

TWX 910-950-1199

## ARKANSAS

West Associates
13608 Midway, Suite 103
Dallas, TX 75241
(214) 661-9400
(910) 860-5433

CALIFORNIA (Northern)
Brooks Technical Group
2465 E. Bayshore Road
Palo Alto, CA 943
TWX 910
TWX 910-373-1198

## CALIFORNIA (Southern)

Q. T. Wiles \& Associates 11340 W. Olympic Blvd., \#355 Los Angeles, CA 90064
(213) 478-0183

TWX 910-342-6997
Q. T. Wiles \& Associates
17632 Irvine BIvd., \#D
Tustin, CA 92680
(714) 832-4952

COLORADO
D-Z Associates, Inc.
70 W. 6th Ave., No. 109
Denver, CO 8020
(303) 534-3649

Tlx: 45-720

CONNECTICUT
Bell Controls
111 Lock Street
Nashua, NH 03060
(603) 882-6984

TWX 710-228-6753

## DELAWARE

Conroy Sales
26 W. Pennsylvania Ave
Baltimore, MD 21204
(301) 296-2444

## DISTRICT OF COLUMBIA

## Conroy Sales

26 W. Pennsylvania Ave
Baltimore, MD 21204
(301) 296-2444

## FLORIDA

H. H. P.

1651 W. McNab Road
Ft. Lauderdale, FL 33309
(305) 971-5750

TWX 510-956-9402

## H. H. P.

139 Candace Drive
Maitland, FL 32751
(305) 831-2474

TWX 810-853-0256

GEORGIA
Contact Factory
HAWAII
Brooks Technical Group
2465 E. Bayshore Road
2465 E. Bayshore Road
(415) 328-3232

TWX 910-373-1198

IDAHO
N. R. Schultz Company
P.O. Box 156

Beaverton, OR 97005
(503) 643-1644
(503) 643-1644

TWX 910-467-8707

ILLINOIS
The John G. Twist Co.
1301 Higgins Road
Elk Grove Village, IL 60007
(312) 593-0200

TWX 910-222-0433
INDIANA
SAI Marketing Corp.
2420 Burton Dr., S. E
Grand Rapids, MI 49506
(616) 942-2504

TWX 810-242-1518

## IOWA

S\&O Sales
P.O. Box 667

Cedar Rapids, IA 52406
(319) 393-1845

TWX 910-525-1317

## KANSAS

The John G. Twist Co.
3500 West 75th Street
Prairie Village, KS 66208
(913) 236-4646

TWX 910-743-684

The John G. Twist Co.
260 No. Rock Rd., 240
Wichita, KS 67220
(316) 686-6685

TWX 910-741-6874

KENTUCKY
SAI Marketing Corp.
35 Compark Road
Centerville, OH 45459
TWX 435-3181
TWX 810-459-1647

LOUISIANA
West Associates
13608 Midway, Suite 103
Dallas, TX 75241
(214) 661-9400
(910) 860-5433

MAINE
Bell Controls
111 Lock Street
Nashua, NH 03060
(603) 882-6984 TWX 710-228-6753

## MARYLAND

Conroy Sales
26 W. Pennsylvania Ave.
Baltimore, MD 21204
(301) 296-2444



## DENMARK

E. V. Johanssen Elektronik

15 Titangade
DK-2200
Copenhagen N
Tel: (01) 105622
TIx: 885-16522

## FINLAND

Hilvonen Technical Products
P. O. Box 201

00251 Helsinki 25
Tel: (90) 440082
TIx: 12-1886

## FRANCE

Radio Equipements-Antares
Boite Postale No. 5
92301 Levallois-Perret
Paris, France
Tel: 758-11-11
Tix: 842-620630

## GERMANY

Neumuller GMBH
8021 Munchen/Taufkirchen
Eschenstr, 2
Tel: 089/6118-1
Tlx: 5-22106

## INDIA

Zenith Electronics
541, Panchratna
Mama Parmanand Marg.
Bombay-400 004
Tel: 384214
TIx: 011-3152
ISRAEL
Talviton Electronics Ltd.
P.O.B. 21104

9, Biltmor Street
Tel Aviv, Israel
Tel: 44-45-72
TIx: VITKO 03-3400

ITALY
I.S.A.B. Spa.

20125 Milano
Via Achille Bizzoni 2
Italy
Tel: 68-86-306
Tlx: 36655

## NORWAY

Henaco
Okern Torgvei 13
Boks 248
Okern, Oslo 5, Norway
Tel: 15-75-50
TIx: 16716 HENACN

## JAPAN

Hakuto Co. Ltd
C.P.O. Box 25

Tokyo 100-91, Japan
Tel: 03-502-221
Tix: J 22912A

## SOUTH AFRICA

Electronic Bldg. Elements
South Africa (Pty) Ltd.
P.O. Box 4609

Pretoria, S.A.
Tlx: 960-440181

## SWEDEN

Svensk Teleindustri AB
Box 502
S-16205 Vallingby 5
Sweden
Tel: 08-91-04-40
TIx: 11043
SWITZERLAND
Dimos AG
Badenerstrasse 701
CH8048 Zurich
Tel: 01-626-140
TIx: 855/52028

UNITED KINGDOM
REL Equipment \& Components
Croft House, Bancroft, Hitchin
Hertfordshire SG51BU
Tel: Hitchin 0462-50551
TIx: 82431

## POWER SUPPLY OUTPUT SUPERVISORY CIRCUIT

## DESCRIPTION

This monolithic integrated circuit contains all the functions necessary to monitor and control the output of a sophisticated power supply system. Over-voltage (O.V.) sensing with provision to trigger an external SCR "crowbar" shutdown; and under-voltage (U.V.) circuit which can be used to monitor either the output or to sample the input line voltage; and a third op amp/comparator usable for current sensing (C.L.) are all included in this IC, together with an independent, accurate reference generator.

Both over and under voltage sensing circuits can be externally programmed for minimum time duration of fault before triggering. All functions contain open collector outputs which can be used independently or wire-or'ed together, and although the SCR trigger is directly connected only to the over voltage sensing circuit, it may be optionally activated by any of the other outputs, or the outputs from additional external comparators like the SG139/239/339 for multiple-output monitoring. The O.V. circuit also includes an optional latch and external reset capability.

The current sense circuit may be used with external compensation as a linear amplifier or as a high-gain comparator. Although nominally set for zero input offset, a fixed threshold may be added with an external resistor. Instead of current limiting, this circuit may also be used as an additional voltage monitor.

The reference generator circuit is internally trimmed to eliminate the need for external potentiometers and the entire circuit may be powered directly from either the output being monitored or from a separate bias voltage.

The SG1543 is specified for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, while the SG2543 and SG3543 are designed for commercial applications of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## BLOCK DIAGRAM



## FEATURES

- Over-voltage, under-voltage, and current sensing circuits all included
- Reference voltage trimmed to $1 \%$ accuracy
- SCR "Crowbar" drive of 200 mA
- Programmable time delays
- Open-collector outputs and remote activation capability
- Total standby current less than $\mathbf{1 0} \mathbf{~ m A}$


## CHIP LAYOUT



CONNECTION DIAGRAM TO-116 CERDIP PACKAGE


## POWER SUPPLY OUTPUT SUPERVISORY CIRCUIT

## SG1543 / SG2543 / SG3543

## ABSOLUTE MAXIMUM RATINGS

| Input Supply Voltage | 40 V | Operating Temperature Range |  |
| :--- | ---: | :---: | ---: |
| Sense Inputs | VIN -1.5 V | SG1543 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SCR Trigger Current | 300 mA | SG2543/3543 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Indicator Output Voltage | 40 V | Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Indicator Output Sink Current | 50 mA |  |  |
| Power Dissipation (Package Limitation) | 1000 mW |  |  |
| Derate Above $25^{\circ} \mathrm{C}$ | $8.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |  |  |

## ELECTRICAL CHARACTERISTICS

(Unless otherwise stated, this specifications apply for $\mathrm{T}_{\mathrm{J}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the SG1543 and $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ for the SG2543 and SG3543; and for VIN = 5 Volts to 15 Volts.)

| PARAMETER | CONDITIONS | SG1543/2543 |  |  | SG3543 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 4.5 | - | 40 | 4.5 | - | 40 | Volts |
| Supply Current | $\mathrm{V}_{\text {IN }}=40 \mathrm{~V}$, Outputs Open | - |  | 10 | - |  | 10 | mA |
| REFERENCE SECTION (pin 15) |  |  |  |  |  |  |  |  |
| Output Voltage | $\mathrm{V}_{\text {IN }}=10 \mathrm{~V}, \mathrm{TJ}=25{ }^{\circ} \mathrm{C}$ | 2.48 | 2.50 | 2.52 | 2.48 | 2.50 | 2.52 | Volts |
| Output Voltage |  | 2.45 | - | 2.55 | 2.45 | - | 2.55 | Volts |
| Line Regulation | $\mathrm{V}_{\text {IN }}=5$ to 30 V | - |  | 10 | - |  | 10 | mV |
| Load Regulation | $1 \mathrm{REF}=0$ to 10 mA | - |  | 10 | - |  | 10 | mV |
| Short Circuit Current | $\mathrm{V}_{\text {REF }}=0$ | 12 |  | 25 | 12 |  | 25 | mA |
| SCR TRIGGER SECTION (Pins 1, 2, 3) |  |  |  |  |  |  |  |  |
| Peak Output Current | $\mathrm{V}_{\mathrm{O}}=0$ | 100 | 200 | 300 | 100 | 200 | 300 | mA |
| Peak Output Voltage | $10=100 \mathrm{~mA}$ | $\left(\mathrm{V}_{\text {IN }}-2 \mathrm{~V}\right)$ | - | - | $\left.\mid \mathrm{vin}^{-2 \mathrm{~V}}\right)$ | - | - | Volts |
| Output Off Voltage | $\mathrm{V}_{\text {IN }}=40 \mathrm{~V}$ | - | 0 | 0.1 | - | 0 | 0.1 | Volts |
| Propagation Delay | $V_{I N}=10 \mathrm{~V}, V_{O D}=100 \mathrm{mV}$ |  |  |  |  |  |  | $\mu \mathrm{S}$ |
| Output Current Rise Time | $\mathrm{I}^{\prime}=100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |  | $\mathrm{mA} / \mu \mathrm{S}$ |
| Remote Activate Current | $\mathrm{V}_{\text {IN }}=15 \mathrm{~V}, \mathrm{Pin} 2=0 \mathrm{~V}$ |  | 0.5 |  |  | 0.5 |  | mA |
| Remote Activate Voltage | Pin 2 Open | 0.5 |  | 6 | 0.5 |  | 6 | Volts |
| Reset Current | $\mathrm{V}_{\text {IN }}=15 \mathrm{~V}, \operatorname{Pin} 3=0 \mathrm{~V}$ |  | 0.5 |  |  | 0.5 |  | mA |
| Reset Voltage | Pin 3 Open, Pin $2=0 \mathrm{~V}$ | 0.5 |  | 6 | 0.5 |  | 6 | mA |
| COMPARATOR SECTION (Pins 6, 7, 10, 11) |  |  |  |  |  |  |  |  |
| Input Voltage Range |  | 0 | - | $\mid \mathrm{V}_{\mathrm{IN}^{-1.5)}}$ | 0 | - | $\left(v_{1 N^{-1.5}}\right)$ | Volts |
| Input Offset Voltage | $\mathrm{R}_{\mathrm{S}}=0$ | - | 5 | - | - | 5 | - | mV |
| C.L. Offset Adj. | $10 \mathrm{k} \Omega$ from Pin 12-14 |  | 50 |  |  | 50 |  | mV |
| Input Bias Current |  | - | 100 |  | - | 100 |  | nA |
| Delay Charging Current |  |  | 200 |  |  | 200 |  | $\mu \mathrm{A}$ |
| Ind. Output Leakage Current | $\mathrm{V}_{\mathrm{O}}=30 \mathrm{~V}$ | - |  | 100 |  |  | 100 | nA |
| Ind. Output Saturation Voltage | $10=-10 \mathrm{~mA}$ | - | 0.2 | 0.4 | - | 0.2 | 0.4 | Volts |
| Current Limit AVOL | $\mathrm{R}_{\mathrm{O}}=2 \mathrm{k}$ to $\mathrm{V}_{\text {IN }}$ | - | 10 | - | - | 10 | - | $\mathrm{V} / \mathrm{mV}$ |
| Propagation Delay (OV/UV) | $\begin{aligned} & V_{\text {IN }} @ 10 \mathrm{~V}, T_{J}=25^{\circ} \mathrm{C} \\ & V_{\text {overdrive }}=100 \mathrm{mV} \end{aligned}$ | - |  | - | - |  | - | $\mu \mathrm{S}$ |
| Propagation Delay (C.L.) | $\mathrm{RO}_{\mathrm{O}}=2 \mathrm{k}$ to $\mathrm{V}_{1 \mathrm{~N}}, \mathrm{TJ}^{\prime}=25^{\circ} \mathrm{C}$ | - |  | - | - |  | - | $\mu \mathrm{S}$ |

## APPLICATIONS

TYPICAL APPLICATION


SENSING MULTIPLE SUPPLY VOLTAGES


INPUT LINE MONITOR


Ninvorner-2.0v


OVERCURRENT SHUTDOWN


## PRECISION 2.5 VOLT REFERENCE

SG1503 / SG2503 / SG3503

## DESCRIPTION

This monolithic integrated circuit is a fully self-contained precision voltage reference generator, interally trimmed for $\pm 1 \%$ accuracy. Requiring less than 2 mA in quiescent current, this device can deliver in excess of 10 mA with total load and line induced tolerances of less than $0.5 \%$. In addition to voltage accuracy, internal trimming achieves a temperature coefficient of output voltage of typically $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. As a result, these references are excellent choices for application to critical instrumentation and D to A converter systems. The SG1503 is specified for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, while the SG2503 and SG3503 are designed for commercial applications of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## FEATURES

- Output voltage trimmed to $\pm 1 \%$
- Input voltage range of 4.5 to $\mathbf{4 0 V}$
- Temperature coefficient of $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
- Quiescent current typically 1.5 mA
- Output current in excess of 10 mA
- Interchangeable with MC1503 and AD580


## ABSOLUTE MAXIMUM RATINGS

Input Voltage

Power Dissipation
Derate Over 250ㅇ
$4.5-40 \mathrm{~V}$
600 mW
$4.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

| Operating Temperature Range |  |
| :---: | ---: |
| SG 1503 | $-55{ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SG2503/3503 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

## CONNECTION DIAGRAMS

CHIP LAYOUT


M or Y PACKAGE MINIDIP

TOP VIEWS


T-PACKAGE
TO-39


## PRECISION 2.5 VOLT REFERENCE

## SG1503 / SG2503 / SG3503

## ELECTRICAL CHARACTERISTICS

(Input Voltage $=15 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=$ Operating Temperature Range unless otherwise stated.)

| PARAMETER | TEST CONDITIONS | SG1503/2503 |  |  | SG3503 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Output Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 2.485 | 2.50 | 2.515 | 2.475 | 2.50 | 2.525 | Volts |
| Input Voltage Range | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 4.5 | - | 40 | 4.5 | - | 40 | Volts |
| Input Voltage Range | Over Operating Temperature | 4.7 | - | 40 | 4.7 | - | 40 | Volts |
| Line Regulation | $\mathrm{V}_{\text {IN }}=5$ to 15 V | - | 1 | 3 | - | 1 | 3 | mV |
| Line Regulation | $\mathrm{VIN}^{\text {a }}=15$ to 40 V | - | 3 | 5 | - | 3 | 10 | mV |
| Load Regulation | $\Delta I_{L}=10 \mathrm{~mA}$ | - | 3 | 5 | - | 3 | 10 | mV |
| Load Regulation | $\Delta{ }^{\prime} \mathrm{L}=10 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=30 \mathrm{~V}$ | - | 4 | 8 | - | 4 | 15 | mV |
| Temperature Regulation | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ | - | 15 | 20 | - | - | - | mV |
| Temperature Regulation | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | - | 2.5 | 5 | - | 5 | 10 | mV |
| Quiescent Current | $\mathrm{V}_{\text {IN }}=40 \mathrm{~V}$ | - | 1.5 | 2.0 | - | 1.5 | 2.0 | mA |
| Short Circuit Current |  | 15 | 20 | 30 | 15 | 20 | 30 | mA |
| Ripple Rejection | $\mathrm{f}=120 \mathrm{~Hz}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 76 | - | - | 76 | - | dB |
| Output Noise | B.W. $=10 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 100 | - | - | 100 | - | $\mu \mathrm{V}_{\text {rms }}$ |
| Stability |  | - | 250 | - | - | 250 | - | $\mu \mathrm{V} / \mathrm{kHr}$ |

OUTPUT VOLTAGE vs. TEMPERATURE

fillienn ARnepal

RIPPLE REJECTION



## Pillienll fenlepal,

## THE IC REGULATOR LEADER


[^0]:    *See page 113 for details of package outlines.

[^1]:    Specifications at operating currents above 500 mA do not apply to $T$-Packag
    Short circuit protection is only assured over $\Delta V_{\text {IN }}$ range.
    4. Short circuit protection is only assured over $\Delta V_{\text {IN }}$ range.

