## Signetics

## Linear Data Manual Volume 1 Communications

| 1989 Linear Data Manual Volume 1: Communications

Signetics reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Signetics assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Signetics makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS
Signetics Products are not designed for use in life support appliances, devices, or systems where malfunction of a Signetics Product can reasonably be expected to result in a personal injury. Signetics customers using or selling Signetics' Products for use in such applications do so at their own risk and agree to fully indemnify Signetics for any damages resulting from such improper use or sale.

## Signetics

Linear Products

The Linear Division, one of four Signetics product divisions, is a major supplier of a broad line of linear integrated circuits ranging from high performance application specific designs to many of the more popular industry standard devices.
A fifth Signetics division, the Military Division, provides military-grade integrated circuits, including Linear. Please consult the Signetics Military data book for information on such devices.

Employing Signetics' high quality processing and screening standards, the Linear Division is dedicated to providing high-quality linear products to our customers worldwide.

The three 1989 Linear Data and Applications Manuals provide extensive technical data and application information for a
broad range of products serving the needs of a wide variety of markets.

## Volume 1-Communications:

Contains data and application information concerning our radio and audio circuits, compandors, phase-locked loops, compact disk circuits, and ICs for RF communicatıon, fiber optic communıcation, telephony and modem applications.

## Volume 2 - Industrial:

Contains data and application information concerning our data conversion products (analog-to-digital and digital-toanalog), sample-and-hold circuits, comparators, driver/receiver ICs, amplifiers, position measurement devices, power conversion and control ICs and music/ speech synthesizers.

## Volume 3 - Video:

Contains data and application information concerning our video products. This
includes tuning, video IF and audio IF circuits, sync processors/generators, color decoders and encoders, video processing ICs, vertical deflection circuits, and power supply controllers for video applications.

Each volume contains extensive pro-duct-specific application information. In addition there are selector guides and product-specific symbols and definitions to facilitate the selection and understanding of Linear products. A functional Table of Contents for each of the three volumes and a complete product and application note listing is also included.

Although every effort has been made to ensure the accuracy of information in these manuals, Signetics assumes no liability for inadvertent errors.
Your suggestions for improvement in future editions are welcome.

## Signetics

## Linear Products

## DEFINITIONS

| Data Sheet <br> Identification | Product Status | Definition |
| :---: | :---: | :--- |
| Objective Specification | Formative or In Design | This data sheet contans the design target or goal <br> specifications for product development. Specifications may <br> change in any manner without notice. |
| Preliminary Specification | Preproduction Product | This data sheet contans preliminary data and supplementary <br> data will be published at a later date. Signetics reserves the <br> right to make changes at any time without notice in order to <br> improve design and supply the best possible product. |
| Product Specification | Full Production | This data sheet contains Final Specirications. Signetics <br> reserves the right to make changes at any tume without <br> notice in order to improve design and supply the best <br> possible product. |

## Signetics

## Linear Products

## Section 1 General Information

INDEX
Contents of Volume 1, COMMUNICATIONS ..... 1-3
Alphanumeric Listing of all Linear Products ..... 1-8
Application Note Listing

- by Product Group ..... 1-14
-by Part Number ..... 1-17
Outline of Contents of Volume 2, INDUSTRIAL ..... 1-20
Outline of Contents of Volume 3, VIDEO ..... 1-21
Cross Reference Guide by Manufacturer ..... 1-22
Cross Reference Guide by Numeric List ..... 1-25
SO Availability List ..... 1-31
Ordering Information ..... 1-33


## Signetics

## Volume 1: Communications Contents

Linear Products

Preface ..... III
Product Status ..... IV
Outline of Contents ..... V
Section 1 - General Information
Contents of Volume 1, COMMUNICATIONS ..... 1-3
Alphanumeric Listing of all Linear Products ..... 1-8
Application Note Listing

- by Product Group ..... 1-14
- by Part Number ..... 1-17
Outline of Contents of Volume 2, INDUSTRIAL ..... 1-20
Outline of Contents of Volume 3, VIDEO ..... 1-21
Cross Reference Guide by Manufacturer ..... 1-22
Cross Reference Guide by Numeric List ..... 1-25
SO Availability List ..... 1-31
Orderıng Information ..... 1-33
Section 2 - Quality and Reliability
Quality and Reliability. ..... 2-3
Section 3 - Small Area Networks
SMALL AREA NETWORKS
Introduction to $I^{2} \mathrm{C}$. ..... 3-3
$1^{2} \mathrm{C}$ Bus Specification ..... 3-4
AN168 The Inter-Integrated Circuit $\left(1^{2} \mathrm{C}\right)$ Serial Bus. Theory and Practical Considerations ..... 3-16
PCF2100 4-Segment LCD Duplex Driver. ..... (Vol 2)
PCF2111 64-Segment LCD Duplex Driver ..... (Vol 2)
PCF2112 32-Segment LCD Static Driver ..... (Vol 2)
PCF8200 Single-Chip CMOS Male/Female Speech Synthesizer ..... 8-6
PCF8570 $256 \times 8$ Static RAM ..... (Vol 2)
PCF8571 1 k Serıal RAM... ..... (Vol 2)
PCF8573 Clock/Timer With $\mathrm{I}^{2} \mathrm{C}$ Interface ..... (Vol 2)
PCF8574 8-Bit Remote 1/O Expandor ..... (Vol 2)
PCF8576 Universal LCD Driver for Low Multiplex Rates ..... (Vol 2)
PCF8577 32-/64-Segment LCD Driver for Automotive ..... (Vol 2)
PCF8583 $256 \times 8$-Bit Static RAM with Alarm Clock/Calendar ..... (Vol 2)PCF8591
(Vol 2)PAA10578-Bit A/D and D/A Converter
4-193SAA3028PLL Radıo Tunıng Circuit.
SAB3035 ..... (Vol 3)
FLL TV Tuning Circuit (Eight D/A Converters) ..... (Vol 3)SAB3036SAB3037IR Receiver
FLL TV Tuning Circuit ..... (Vol 3)

TDA8440

TDA8440
DDA8440
DDA8440 ..... 7-210 ..... 7-210
TDA8443
Audio/Video ..... (Vol 3)
RGB/YUV Matrix Switch ..... (Vol 3)
Section 4 - RF Communications
RF SIGNAL PROCESSING
Amplifiers
NE/SA5204 Wide-band High Frequency Amplifier ..... 4-3
NE/SA/SE5205 Wide-band High Frequency Amplifier ..... 4-13
NE/SE5539 Ultra-High Frequency Operatıonal Amplifier ..... 4-24
AN140 Compensation Technıques for Use With the NE/SE5539 ..... 4-32
NE5592 Video Amplifier ..... 4-38
NE/SE592 Video Amplifier ..... 4-44
AN141 Using the NE/SE592 Video Amplifier ..... 4-53
Mixer/Modulators/Demodulators
MC1496/1596 Balanced Modulator/Demodulator ..... 4-57
AN189 Balanced Modulator/Demodulator Applıcatıons Usıng the MC1496/MC1596 ..... 4-61
NE602 Double-Balanced Mixer and Oscillator ..... 4-66
AN1981 New Low Power Single Sideband Circuits (NE602) ..... 4-72
AN1982 Applying the Oscillator of the NE602 in Low Power Mixer Applications ..... 4-80
NE612 Low Power VHF Mixer/Oscillator ..... 4-83
TDA1574 FM Front-End IC (VHF Mixer and Oscillator) ..... 4-89
TDA5030A VHF Mixer-Oscillator (VHF Tuner IC) ..... 4-95
IF Systems
CA3089 FM IF System. ..... 4-99
MC3361 Low Power FM IF ..... 4-105
AN1992 Using the Signetics MC3361 Demonstration Board ..... 4-108
NE/SA604A Low Power FM IF System ..... 4-114
AN1991 Audıo Decibel Level Detector With Meter Drıver ..... 4-124
AN1993 High Sensitivity Applications of Low-Power RF/IF Integrated Circuits ..... 4-126
NE605Low Power FM IF System4-137
NE614A Low Power FM IF System ..... 4-141
NE/SA615 High-Performance Low Power Mixer FM IF System ..... 4-151
TDA1576 FM-IF (Quadrature Detector) ..... 4-156
Single-Chip Receivers
NE605 Low Power FM IF System ..... 4-137
NE/SA615 High-Performance Low Power Mixer FM IF System ..... 4-151
TDA7000 Single-Chip FM Radıo Cırcuit ..... 7-41
TDA7010 Single-Chip FM Radio Circuit (SO Package) ..... 7-77
FREQUENCY SYNTHESIS
Synthesizers
HEF4750V Frequency Synthesizer ..... 4-163
HEF4751V Universal Divider ..... 4-173
SAA1057 PLL Radıo Tunıng Circuit ..... 4-182
AN196 Single-Chip Synthesizer for Radıo Tunıng ..... 4-190
AN197 Analysis and Basıc Applıcation of the SAA1057 (PLL Radıo Tuning) ..... 4-197
TDD1742 CMOS Frequency Synthesizer. ..... 4-209
PHASE-LOCKED LOOPS
AN177 An Overview of the Phase-Locked Loop (PLL) ..... 4-222
AN178 Modeling the PLL ..... 4-227
NE/SE564 Phase-Locked Loop ..... 4-243
AN179 Circuit Description of the NE564 ..... 4-252
AN180 Frequency Synthesis With the NE564 ..... 4-259
AN1801 10.8MHz FSK Decoder With the NE564 ..... 4-263
AN181 A 6MHz FSK Converter Design Example for the NE564 ..... 4-266
AN182 Clock Regenerator With Crystal-Controlled Phase-Locked VCO (NE564) ..... 4-268
NE/SE565 Phase-Locked Loop ..... 4-277
AN183 Circuit Description of the NE565 PLL. ..... 4-283
AN184 Typical Applications With NE565 ..... 4-287
NE/SE566 Function Generator ..... 4-290
AN185 Circuit Description of the NE566 ..... 4-295
AN186 Waveform Generators With the NE566 ..... 4-296
NE/SE567 Tone Decoder/Phase-Locked Loop ..... 4-299
AN187 Circuit Description of the NE567 Tone Decoder ..... 4-311
AN188 Selected Circuits Using the NE567 ..... 4-316
NE568
150 MHz Phase-Locked Loop ..... 4-319
COMPANDORS
AN174 Applications for Compandors: NE570/571/SA571 ..... 4-325
AN176 Compandor Cookbook. ..... 4-334
NE570/SA571 Compandor ..... 4-341
NE/SA572 Programmable Analog Compandor ..... 4-348
AN175 Automatic Level Control Using the NE572 ..... 4-356
NE575 Low Voltage Compandor ..... 4-357
Section 5 - Data Communications
LINE DRIVERS/RECEIVERS
Symbols and Definitions for Line Drivers ..... 5-3
AM26LS30 Dual Differential RS-422 Party Line/Quad Single-Ended RS-423 Line Driver ..... 5-4
AM26LS31 Quad High-Speed Differential Line Driver ..... 5-12
AM26LS32/33 Quad High Speed Differential Line Receivers ..... 5-18
MC1488 Quad Line Driver. ..... 5-22
MC1489/A Quad Line Receivers ..... 5-26
AN113 Using the MC1488/1489 Line Drivers and Receivers ..... 5-29
NE5170 Octal Line Driver ..... 5-32
NE5180/81 Octal Line Receiver. ..... 5-39
MODEMS
NE5050 Power Line Modem ..... 5-44
AN1951 NE5050- Power Line Modem Application Board Cookbook ..... 5-50
NE5080 High-Speed FSK Modem Transmitter (IEEE 802.4). ..... 5-78
NE5081 High-Speed FSK Modem Receiver (IEEE 802.4) ..... 5-82
Applications Using the NE5080/5081 ..... 5-86
AN195
Application of NE5080 and NE5081 With Frequency Deviation Reduction ..... 5-94
FIBER OPTICS
NE5210 Transimpedance Amplifier ..... 5-97
NE/SA5211 Transimpedance Amplifier ..... 5-111
NE/SA/SE5212 Transimpedance Amplifier ..... 5-125
NE/SA5214 Postamplifier with Link Status Indicator ..... 5-139
NE/SA5217 Postamplifier with Link Status Indicator ..... 5-146
NE568 150MHz Phase-Locked Loop ..... 4-333
Section 6 - Telecommunications
COMPANDORS
AN174 Applications for Compandors NE570/571/SA571 ..... 4-325
AN176 Compandor Cookbook. ..... 4-334
NE570/571/SA571 Compandor. ..... 4-341
NE/SA572 Programmable Analog Compandor . ..... 4-348
AN175 Automatic Level Control Using the NE572 ..... 4-356
NE575 ..... 4-357
PHASE-LOCKED LOOPS
AN177 An Overview of the Phase-Locked Loop (PLL) ..... 4-222
AN178 Modeling the PLL ..... 4-227
NE/SE564 Phase-Locked Loop ..... 4-243
AN179 Circuit Description of the NE564 ..... 4-252
AN180 Frequency Synthesis With the NE564 ..... 4-259
AN1801 $\quad 10.8 \mathrm{MHz}$ FSK Decoder With the NE564 ..... 4-263
AN181 A 6MHz FSK Converter Design Example for the NE564 ..... 4-266
AN182 Clock Regenerator With Crystal-Controlled Phase-Locked VCO (NE564) ..... 4-268
NE/SE565 Phase-Locked Loop ..... 4-277
AN183 Circuit Description of the NE565 PLL. ..... 4-283
AN184 Typıcal Applications With NE565 ..... 4-287
NE/SE566 Function Generator ..... 4-290
AN185 Circuit Description of the NE566 ..... 4-295
AN186 Waveform Generators With the NE566 ..... 4-296
NE/SE567 Tone Decoder/Phase-Locked Loop ..... 4-299
AN187 Circuit Description of the NE567 Tone Decoder ..... 4-311
AN188 Selected Circuits Using the NE567 ..... 4-316
NE568 ..... 4-333
TELEPHONY
NE5900Call Progress Decoder6-3
PCD3310/A
Pulse and DTMF Dialer With Redial ..... 6-10
PCD3311/3312 DTMF/Modem/Musical Tone Generator ..... 6-25
PCD3315 CMOS Redial and Repertory Dialer ..... 6-37
PCD3341 CMOS Repertory Telephone Set Controller ..... 6-45
PCD3343 CMOS Mıcrocontroller for Telephone Sets ..... 6-55
PCD3360 Programmable Multı-Tone Telephone Ringer ..... 6-82
PCD4415 Pulse and DTMF Dialer with Redial ..... 6-90
TEA1060/61 Versatile Telephone Transmission Circuits With Dialer Interface ..... 6-102
TEA1067 Low Voltage Transmission IC With Dialer Interface ..... 6-113
AN1942 Application of the Low Voltage Versatile Transmission Circuit ..... 6-125
AN1943 Supply of Perıpheral Circuits With the TEA1067 Speech Circuit ..... 6-145
TEA1068 Versatile Telephone Transmission Circuit ..... 6-151
Section 7 - Radio/Audio
RADIO CIRCUITS
AM Radio
TDA1072A AM Receiver Circuit ..... 7-3
AN1961 Integrated AM TDA1072A Receiver ..... 7-15
TEA5570 AM/FM Radıo Receiver Circuit ..... 7-26
FM Radio
CA3089 FM IF System. ..... 4-99
NE602 Double-Balanced Mixer and Oscillator ..... 4-66AN1981
New Low-Power Single Sideband Circuits (NE602) ..... 4-72
AN1982 Applying the Oscillator of the NE602 in Low-Power Mixer Applications. ..... 4-80
NE/SA604A High-Performance Low-Power FM IF System. ..... 4-114
AN1991 Audıo Decibel Level Detector With Meter Driver (NE604) ..... 4-124
NE612 Double-Balanced Mixer and Oscillator ..... 4-83NE614A
Low Power FM IF System ..... 4-141
TDA1001B Interference Suppressor. ..... 7-35
TDA1574 FM Front-End IC (VHF Mixer and Oscillator) ..... 4-89
TDA1576 FM-IF System (Quadrature Detector) ..... 4-156
TDA7000 Single-Chip FM Radıo Circuit ..... 7-41
AN192 A Complete FM Radıo on a Chıp ..... 7-46
AN193 TDA7000 for Narrow Band FM Reception ..... 7-61
TDA7010 FM Radıo Cırcuit (SO Package) ..... 7-77
TDA7021 Single-Chip FM Radıo Circuit ..... 7-82
TEA5560 FM/IF System. ..... 7-88
TEA5570 AM/FM Radıo Receıver Cırcuit ..... 7-26
Stereo Decoders
TDA1578A PLL Stereo Decoder ..... 7-96
TDA7040 PLL Stereo Decoder (Low Voltage) ..... 7-105
TEA5581 PLL Stereo Decoder ..... 7-111
यA758 FM Stereo Multiplex Decoder Phase-Locked Loop ..... 7-118
AN191 Stereo Decoder Applications Using the $\mu$ A758 ..... 7-123
Digital Tuning Circuits
SAA1057 PLL Radıo Tuning Circuit. ..... 4-182
AN196 Single-Chip Synthesizer for Radıo Tuning ..... 4-190
AN197 Analysis and Basıc Application of the SAA1057 (PLL Radıo Tunıng) ..... 4-197
AUDIO CIRCUITS
Preamplifiers
NE542 Dual Low-Noise Preamplifier ..... 7-131
AN190 Applicatıons of Low-Noise Stereo Amplifiers NE542 ..... 7-135
Tone/Volume/Switching
TDA 1029 Stereo Audıo Switch ..... 7-138
TDA1074A DC-Controlled Dual Potentiometers ..... 7-147
TDA1524A Stereo Audıo Control ..... 7-154
TDA8440 Video/Audıo Switch IC ..... 7-162
TEA6300 Digitally-Controlled Tone, Volume, and Fader Control Circuit. ..... 7-168
Dolby
NE5240 Dolby Digital Audıo Decoder ..... 7-178NE645/646
Dolby Noise Reduction Circuit ..... 7-182
NE648/649 Low Voltage Dolby Noise Reduction Circuit ..... 7-187
NE650 Dolby B-Type Noise Reduction Circuit ..... 7-192
Power Amplifiers
Symbols and Definitions for Audio Power Amplifiers. ..... 7-197
TDA1010A $\quad 6 \mathrm{~W}$ Audio Amplifier With Preamplifier ..... 7-198
TDA1011A 2 to 6 W Audıo Power Amplifier With Preamplifier ..... 7-203
TDA1013A $4 W$ Audio Amplifier With DC Volume Control ..... 7-207
AN148 Audio Amplifier With TDA1013A ..... 7-210
TDA $1015 \quad 1$ to 4 W Audio Amplifier With Preamplifier ..... 7-219
TDA1020 12W Audo Amplifier With Preamplifier ..... 7-224
TDA1510 $2 \times 12 \mathrm{~W}$ Audio Amplifier ..... 7-228
AN1491 Car Radıo Audıo Power Amplifier up to 24 W With the TDA1510 ..... 7-232
TDA1512 12 to 20W Audio Amplifier ..... 7-240
TDA1514A 40W High-Performance Hi-FI Amplifier ..... 7-245
TDA1515A 24W BTL Audı Amplifier ..... 7-248
AN1481 Car Radıo Audıo Power Amplifiers up to 20W With the TDA1515 ..... 7-252
TDA1520B 20W Hi-Fi Audio Amplifier ..... 7-259
AN149 20W Hi-FI Power Amplifier With the TDA1520A ..... 7-264
TDA1521 $2 \times 12 \mathrm{Hı}$-Fi Audıo Power Amplifier ..... 7-269
TDA2611A 5W Audıo Amplifier ..... 7-274
TDA7050 Low Voltage Mono/Stereo Power Amplifier ..... 7-278
TDA7052 1 Watt Low Voltage Audıo Power Amplifier ..... 7-281
COMPACT DISK
SAA7210 Decoder for Compact Disk Digital Audio System ..... 7-284
SAA7220 Digital Filter for Compact Disk Digital Audıo System. ..... 7-298
TDA1541 Dual 16-Bit Digital-to-Analog Converter ..... 7-310
Section 8 - Speech/Audio Synthesis
OM8210 Speech Encoding and Editing System ..... 8-3
PCD3311/3312 DTMF/Modem/Musical Tone Generator ..... 6-25
PCF8200 Single-Chip CMOS Male/Female Speech Synthesizer ..... 8-6
SAA1099 Stereo Sound Generator for Sound Effects and Music Synthesis ..... 8-16
Section 9 - Packaging Information
Substrate Design Guidelines for Surface Mounted Devices ..... 9-3
Test and Repair ..... 9-14
Fluxing and Cleaning ..... 9-17
Thermal Considerations for Surface-Mounted Devices ..... 9-22
Package Outlines for Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu \mathrm{A}$, and UC ..... 9-35
Package Outlines for Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD and TEA ..... 9-51
Section 10 - Sales Office Listings
Sales Office Listings ..... 10-3

## Alphanumeric Product List

## Linear Products

| ADC0803/4/5 | 8-Bit CMOS A/D Converter |  | 5-11 |
| :---: | :---: | :---: | :---: |
| ADC0820 | 8-Bit CMOS A/D Converter |  | 5-24 |
| AM26LS30 | Dual Differential RS-422 Party Line Quad Single-Ended RS-423 Line Driver | 5-4 |  |
| AM26LS31 | Quad High-Speed Differential Line Driver | 5-12 |  |
| AM26LS32/33 | Quad High-Speed Differential Line Receivers | 5-18 |  |
| AM6012 | 12-Bit Multiplying D/A Converter |  | 5-99 |
| AU2901 | Quad Voltage Comparator |  | 5-229 |
| AU2902 | Low Power Quad Operational Amplifier |  | 4-29 |
| AU2903 | Low Power Dual Voltage Comparator |  | 5-234 |
| AU2904 | Low Power Dual Operational Amplifier |  | 4-35 |
| САЗ089 | FM IF System | 4-99 |  |
| DAC-08 Series | 8-Bit High-Speed Multiplying D/A Converter |  | 5-90 |
| HEF4750V | Frequency Synthesizer | 4-163 |  |
| HEF4751V | Universal Divider | 4-173 |  |
| ICM7555 | CMOS Timer |  | 7-3 |
| LF198 | Sample-and-Hold Amplifier |  | 5-306 |
| LF298 | Sample-and-Hold Amplifier |  | 5-306 |
| LF398 | Sample-and-Hold Amplifier |  | 5-306 |
| LM111 | Voltage Comparator |  | 5-239 |
| LM119 | Dual Voltage Comparator |  | 5-242 |
| LM124 | Low Power Quad Operational Amplifier |  | 4-40 |
| LM139/A | Quad Voltage Comparator |  | 5-248 |
| LM158 | Low Power Dual Operational Amplifier |  | 4-141 |
| LM193/A | Low Power Dual Voltage Comparator |  | 5-255 |
| LM211 | Voltage Comparator |  | 5-239 |
| LM219 | Dual Voltage Comparator |  | 5-242 |
| LM224 | Low Power Quad Operational Amplifier |  | 4-40 |
| LM239/A | Quad Voltage Comparator |  | 5-248 |
| LM258 | Low Power Dual Operational Amplifier |  | 4-141 |
| LM293/A | Low Power Dual Voltage Comparator |  | 5-255 |
| LM311 | Voltage Comparator |  | 5-239 |
| LM319 | Dual Voltage Comparator |  | 5-242 |
| LM324 | Low Power Quad Operational Amplifier |  | 4-40 |
| LM339/A | Quad Voltage Comparator |  | 5-248 |
| LM358 | Low Power Dual Operational Amplifier |  | 4-141 |
| LM393/A | Low Power Dual Voltage Comparator |  | 5-255 |
| LM2901 | Quad Voltage Comparator |  | 5-248 |
| LM2902 | Low Power Quad Operational Amplifier |  | 4-40 |
| LM2903 | Low Power Dual Voltage Comparator |  | 5-255 |
| LM2904 | Low Power Dual Operational Amplifiers |  | 4-141 |
| MC1408-7 | 8 -Bit Multiplying D/A Converter |  | 5-123 |
| MC1408-8 | 8 -Bit Multiplying D/A Converter |  | 5-123 |
| MC1458 | General Purpose Operational Amplifier |  | 4-47 |
| MC1488 | Quad Line Driver | 5-22 | 6-4 |
| MC1489/A | Quad Line Receivers | 5-26 | 6-8 |
| MC1496 | Balanced Modulator/Demodulator | 4-57 |  |
| MC1508-8 | 8-Bit Multiplying D/A Converter |  | 5-123 |
| MC1558 | General Purpose Operational Amplifier |  | 4-47 |
| MC3302 | Quad Voltage Comparator |  | 5-248 |
| MC3303 | Quad Low Power Operational Amplifier |  | 4-53 |
| MC3361 | Low Power FM IF | 4-105 |  |
| MC3403 | Quad Low Power Operational Amplifier |  | 4-53 |
| MC3410 | 10-Bit High-Speed Multiplying D/A Converter |  | 5-129 |
| MC3410C | 10-Bit High-Speed Multiplying D/A Converter |  | 5-129 |

## Alphanumeric Product List

|  |  | Vol 1 | Vol 2 | Vol 3 |
| :---: | :---: | :---: | :---: | :---: |
| MC3503 | Quad Low Power Operational Amplifier |  | 4-53 |  |
| MC3510 | 10-Bit High-Speed Multiplying D/A Converter |  | 5-129 |  |
| NE/SE521 | High-Speed Dual Differential Comparator/Sense Amp |  | 5-274 |  |
| NE/SE522 | High-Speed Dual Differential Comparator/Sense Amp |  | 5-279 |  |
| NE/SE527 | Voltage Comparator |  | 5-285 |  |
| NE/SE529 | Voltage Comparator |  | 5-290 |  |
| NE/SE530 | High Slew Rate Operational Amplifier |  | 4-66 |  |
| NE/SE531 | High Slew Rate Operational Amplifier |  | 4-73 |  |
| NE/SA532 | Low Power Dual Operatıonal Amplifier |  | 4-141 |  |
| NE/SE538 | High Slew Rate Operational Amplifier |  | 4-81 |  |
| NE542 | Dual Low-Noise Preamplifier | 7-131 |  |  |
| NE544 | Servo Amplifier |  | 8-33 |  |
| NE/SE555 | Timer |  | 7-48 |  |
| NE/SA/SE556/1 | Dual Timer |  | 7-33 |  |
| NE/SA/SE558 | Quad Timer |  | 7-39 |  |
| NE/SE564 | Phase-Locked Loop | 4-243 |  |  |
| NE/SE565 | Phase-Locked Loop | 4-277 |  |  |
| NE/SE566 | Function Generator | 4-290 |  |  |
| NE/SE567 | Tone Decoder/Phase-Locked Loop | 4-299 |  |  |
| NE568 | 150 MHz Phase-Locked Loop | 4-319 |  | 11-3 |
| NE570 | Compandor | 4-341 |  |  |
| NE/SA571 | Compandor | 4-341 |  |  |
| NE/SA572 | Programmable Analog Compandor | 4-348 |  |  |
| NE575 | Low Voltage Compandor | 4-357 |  |  |
| NE587 | LED Decoder/Driver |  | 6-53 |  |
| NE589 | LED Decoder/Driver |  | 6-63 |  |
| NE590 | Addressable Peripheral Drivers |  | 6-34 |  |
| NE591 | Addressable Peripheral Drivers |  | 6-34 |  |
| NE/SE592 | Video Amplifier | 4-44 | 4-244 | 11-93 |
| NE/SA594 | Vacuum Fluorescent Display Driver |  | 6-78 |  |
| NE602 | Low Power VHF Mixer/Oscillator | 4-66 |  |  |
| NE/SA604A | High-Performance Low-Power FM IF System | 4-114 |  |  |
| NE605 | Low Power FM IF System | 4-137 |  |  |
| NE612 | Low Power VHF Mixer/Oscillator | 4-83 |  |  |
| NE/SA614A | Low Power FM IF System | 4-141 | 4-214 |  |
| NE/SA615 | High-Performance Low Power Mixer FM IF System | 4-151 |  |  |
| NE645 | Dolby Noise Reduction Circuit | 7.182 |  |  |
| NE646 | Dolby Noise Reduction Circuit | 7-182 |  |  |
| NE648 | Low Voltage Dolby Noise Reduction Circuit | 7-187 |  |  |
| NE649 | Low Voltage Dolby Noise Reduction Circuit | 7-187 |  |  |
| NE650 | Dolby B-Type Noise Reduction Circuit | 7-192 |  |  |
| NE/SE4558 | Dual General Purpose Operational Amplifier |  | 4-61 |  |
| NE/SE5018 | 8-Bit Microprocessor-Compatible D/A Converter |  | 5-137 |  |
| NE/SE5019 | 8 -Bit Microprocessor-Compatible D/A Converter |  | 5-143 |  |
| NE5020 | 10-Bit Microprocessor-Compatible D/A Converter |  | 5-149 |  |
| NE5034 | 8 -Bit High-Speed A/D Converter |  | 5-37 |  |
| NE5036 | $6-$ Bit A/D Converter (Serial Output) |  | 5-44 |  |
| NE5037 | $6-\mathrm{Bit}$ A/D Converter (Parallel Outputs) |  | 5-51 |  |
| NE5044 | Programmable Seven-Channel RC Encoder |  | 8-4 |  |
| NE5045 | Seven-Channel RC Decoder |  | 8-15 |  |
| NE5050 | Power Line Modem | 5-44 |  |  |
| NE5060 | Sample-and-Hold Circuit |  | 5-311 |  |
| NE5080 | High-Speed FSK Modem Transmitter | 5-78 |  |  |
| NE5081 | High-Speed FSK Modem Receiver | 5-82 |  |  |
| NE5090 | Addressable Relay Driver |  | 6-28 |  |
| NE/SA/SE5105/A | 12-Bit High-Speed Comparator |  | 5-261 |  |
| NE/SE5118 | 8-Bit Microprocessor-Compatible D/A Converter |  | 5-157 |  |
| NE/SE5119 | 8-Bit Microprocessor-Compatible D/A Converter |  | 5-157 |  |
| NE5150 | RGB VIdeo D/A Converter |  | 5-169 | 11-19 |
| NE5151 | RGB Video D/A Converter |  | 5-169 | 11-19 |
| NE5152 | RGB Video D/A Converter |  | 5-169 | 11-19 |
| NE5170 | Octal Line Driver | 5-32 | 6-14 |  |
| NE5180 | Octal Line Receiver | 5-39 | 6-21 |  |

## Alphanumeric Product List

|  |  | Vol 1 | Vol 2 | Vol 3 |
| :---: | :---: | :---: | :---: | :---: |
| NE5181 | Octal Line Receiver | 5-39 | 6-21 |  |
| NE5204 | Wideband High Frequency Amplifier | 4-3 | 4-170 | 11-52 |
| NE/SA/SE5205 | Wideband High Frequency Amplifier | 4-13 | 4-180 | 11-62 |
| NE5210 | Transımpedance Amplifier ( 280 MHz ) | 5-97 | 4-279 |  |
| NE/SA5211 | Transımpedance Amplifier ( 180 MHz ) | 5-111 | 4-293 |  |
| NE/SA5212 | Transımpedance Amplifier ( 140 MHz ) | 5-125 | 4-307 |  |
| NE/SA5214 | Postamplifier with Link Status Indicator | 5-139 | 4-321 |  |
| NE/SA5217 | Fiber Optic Postamplifier with Link Status Indicator | 5-146 | 4-328 |  |
| NE/SA5230 | Low Voltage Operational Amplifier |  | 4-122 |  |
| NE5240 | Dolby Digital Audio Decoder | 7-178 |  |  |
| NE/SE5410 | 10-Bit High-Speed Multiplying D/A Converter |  | 5-196 |  |
| NE/SE5512 | Dual High Performance Operational Amplifier |  | 4-88 |  |
| NE/SE5514 | Quad High Performance Operational Amplifier |  | 4-94 |  |
| NE5517/A | Dual Operational Transconductance Amplifier |  | 4-263 |  |
| NE5520 | LVDT Signal Conditioner |  | 5-324 |  |
| NE/SE5521 | LVDT Signal Conditioner |  | 5-354 |  |
| NE/SE5532/A | Internally-Compensated Dual Low-Noise Operational Amp |  | 4-100 |  |
| NE5533/A | Single and Dual Low-Noise Operational Amp |  | 4-106 |  |
| NE5534A | Single and Dual Low-Noise Operational Amp |  | 4-106 |  |
| NE/SE5535 | Dual High Slew Rate Op Amp |  | 4-148 |  |
| NE/SE5537 | Sample-and-Hold Amplifier |  | 5-316 |  |
| NE/SE5539 | Ultra High Frequency Operational Amplifier | 4-24 | 4-224 | 11-73 |
| NE/SE5560 | Switched-Mode Power Supply Control Circuit |  | 8-73 |  |
| NE/SE5561 | Switched-Mode Power Supply Control Circuit |  | 8-102 |  |
| NE/SA/SE5562 | SMPS Control Circuit, Single Output |  | 8-113 |  |
| NE5568 | Switched-Mode Power Supply Controller |  | 8-145 |  |
| NE/SA/SE5570 | Three-Phase Brushless DC Motor Driver |  | 8-44 |  |
| NE5592 | Video Amplifier | 4-40 | 4-238 | 11-87 |
| NE5900 | Call Progress Decoder | 6-3 |  |  |
| OM8210 | Speech Encoding and Editıng System | 8-3 |  |  |
| PCD3310 | Pulse and DTMF Dialer With Redial | 6-10 |  |  |
| PCD3311 | DTMF/Modem/Musical Tone Generator | 6-25 |  |  |
| PCD3312 | DTMF/Modem/Musical Tone Generator | 6-25 |  |  |
| PCD3315 | CMOS Redial and Repertory Dialer | 6-37 |  |  |
| PCD3341 | CMOS Repertory Telephone Set Controller | 6-45 |  |  |
| PCD3343 | CMOS Microcontroller for Telephone Sets | 6-55 | 9-3 |  |
| PCD3360 | Programmable Multi-Tone Telephone Ringer | 6-82 |  |  |
| PCD4415 | Pulse and DTMF Dialer with Redial | 6-90 |  |  |
| PCF2100 | LCD Duplex Driver |  | 6-83 |  |
| PCF2111 | LCD Duplex Driver |  | 6-90 |  |
| PCF2112 | LCD Driver |  | 6-95 |  |
| PCF8200 | Single-Chip CMOS Male/Female Speech Synthesizer | 8-6 |  |  |
| PCF8566 | Universal LCD Driver for Low Multiplex Rates |  | 6-100 |  |
| PCF8570 | $256 \times 8$ Static RAM |  | 9-30 | 4-3 |
| PCF8571 | 1 K Serial RAM |  | 9-38 | 4-11 |
| PCF8573 | Clock/Calendar With Serial I/O |  | 9-46 | 4-19 |
| PCF8574 | 8-Bit Remote I/O Expandor |  | 9-57 | 4-30 |
| PCF8576 | Universal LCD Driver for Low Multiplex Rates |  | 6-120 |  |
| PCF8577 | 32/64 Segment LCD Driver for Automotive |  | 6-141 |  |
| PCF8582A | $\mathrm{I}^{2} \mathrm{C}$ CMOS EPROM ( $256 \times 8$ ) |  | 9-65 | 4-38 |
| PCF8583 | $256 \times 8$-Bit Static RAM with Alarm Clock/Calendar | 7-23 |  |  |
| PCF8591 | 8 -Bit A/D and D/A Converter |  | 5-59 |  |
| PNA7509 | 7-Bit A/D Converter |  | 5-72 | 11-9 |
| SA532 | Low Power Dual Operational Amplifier |  | 4-100 |  |
| SA534 | Low Power Quad Operational Amplifier |  | 4-40 |  |
| SA556/1 | Dual Timer |  | 7-33 |  |
| SA558 | Quad Timer |  | 7-39 |  |
| SA571 | Compandor | 4-341 |  |  |
| SA572 | Programmable Analog Compandor | 4-348 |  |  |
| SA594 | Vacuum Fluorescent Display Driver |  | 6-78 |  |
| SA604A | 4-114 | 4-191 |  |  |
| SA614A | 4-141 | 4-214 |  |  |
| SA615 | High-Performance Low Power Mixer FM IF System | 4-151 |  |  |

## Alphanumeric Product List

|  |  | Vol 1 | Vol 2 | Vol 3 |
| :---: | :---: | :---: | :---: | :---: |
| SA723C | Precision Voltage Regulator |  | 8-235 |  |
| SA741C | General Purpose Operational Amplifier |  | 4-157 |  |
| SA747C | Dual Operational Amplifier |  | 4-163 |  |
| SA1458 | General Purpose Operational Amplifier |  | 4-47 |  |
| SA5205 | Wide-band High Frequency Amplifier | 4-13 | 4-180 | 11-62 |
| SA5211 | Transımpedance Amplifier | 5-111 | 4-293 |  |
| SA5212 | Transımpedance Amplifier | 5-125 | 4-307 |  |
| SA5214 | Transimpedance Amplifier | 5-139 | 4-321 |  |
| SA5217 | Transımpedance Amplifier | 5-146 | 4-328 |  |
| SA5230 | Low Voltage Operatıonal Amplifier |  | 4-122 |  |
| SA5534A | Single and Dual Low-Noise Operational Amp |  | 4-106 |  |
| SA5562 | SMPS Control Circuit, Single Output |  | 8-113 |  |
| SA5570 | Three-Phase Brushless DC Motor Driver |  | 8-44 |  |
| SAA1057 | PLL Radio Tunıng Circuit | 4-182 |  |  |
| SAA1064 | 4-Digit LED Driver with $1^{2} \mathrm{C}$ Bus Interface |  | 6-153 |  |
| SAA1099 | Stereo Sound Generator for Sound Effects and Music | 8-16 |  |  |
| SAA3004 | IR Transmitter (448 Commands) |  |  | 5-3 |
| SAA3006 | IR Transmitter (2K Commands, Low Voltage) |  |  | 5-19 |
| SAA3027 | IR Transmitter |  |  | 5-28 |
| SAA3028 | IR Remote Control Transcoder With $\mathrm{I}^{2} \mathrm{C}$ |  |  | 5-37 |
| SAA7210 | Compact Disk Decoder | 7-284 |  |  |
| SAA7220 | Digital Filter and Interpolator for Compact Disk | 7-298 |  |  |
| SAB3035 | FLL Tuning and Control Circuit (Eight D/A Converters) |  |  | 4-50 |
| SAB3036 | FLL Tuning and Control Circuit |  |  | 4-65 |
| SAB3037 | FLL Tuning and Control Circuit (Four D/A Converters) |  |  | 4-75 |
| SE521 | High-Speed Dual Differential Comparator/Sense Amp |  | 5-274 |  |
| SE522 | High-Speed Dual Differential Comparator/Sense Amp |  | 5-279 |  |
| SE527 | Voltage Comparator |  | 5-285 |  |
| SE529 | Voltage Comparator |  | 5-190 |  |
| SE530 | High Slew Rate Operational Amplifier |  | 4-66 |  |
| SE531 | High Slew Rate Operational Amplifier |  | 4-73 |  |
| SE532 | Low Power Dual Operational Amplifier |  | 4-141 |  |
| SE538 | High Slew Rate Operational Amplifier |  | 4-81 |  |
| SE555 | Timer |  | 7-48 |  |
| SE555C | Tımer |  | 7-48 |  |
| SE556-1C | Dual Tımer |  | 7-33 |  |
| SE556/-1 | Dual Tımer |  | 7-33 |  |
| SE558 | Quad Tımer |  | 7-39 |  |
| SE564 | Phase-Locked Loop | 4-243 |  |  |
| SE565 | Phase-Locked Loop | 4-277 |  |  |
| SE566 | Function Generator | 4-290 |  |  |
| SE567 | Tone Decoder/Phase-Locked Loop | 4-299 |  |  |
| SE592 | Video Amplifier | 4-44 | 4-244 | 11-93 |
| SE4558 | Dual General Purpose Operational Amplifier |  | 4-61 |  |
| SE5018 | 8-Bit Microprocessor-Compatible D/A Converter |  | 5-137 |  |
| SE5019 | 8-Bit Microprocessor-Compatible D/A Converter |  | 5-143 |  |
| SE5118 | 8-Bit Microprocessor-Compatible D/A Converter |  | 5-157 |  |
| SE5119 | 8-Bit Microprocessor-Compatible D/A Converter |  | 5-157 |  |
| SE5205 | Wide-band High Frequency Amplifier | 4-13 | 4-180 | 11-62 |
| SE5212 | Transımpedance Amplifier | 5-125 | 4-267 |  |
| SE5410 | 10-Bit High-Speed Multıplying D/A Converter |  | 5-208 |  |
| SE5512 | Dual High Performance Operational Amplifier |  | 4-88 |  |
| SE5514 | Quad High Performance Operational Amplifier |  | 4-94 |  |
| SE5521 | LVDT Signal Conditioner |  | 5-354 |  |
| SE5532/A | Internally-Compensated Dual Low-Noise Operational Amp |  | 4-100 |  |
| SE5534A | Single and Dual Low-Noise Operational Amp |  | 4-106 |  |
| SE5535 | Dual High Slew Rate Op Amp |  | 4-148 |  |
| SE5537 | Sample-and-Hold Amplifier |  | 5-316 |  |
| SE5539 | Ultra High-Frequency Operational Amplifier | 4-24 | 4-224 | 11-73 |
| SE5560 | Switched-Mode Power Supply Control Circuit |  | 8-73 |  |
| SE5561 | Switched-Mode Power Supply Control Circuit |  | 8-102 |  |
| SE5562 | SMPS Control Circuit, Single Output |  | 8-113 |  |
| SE5570 | Three-Phase Brushless DC Motor Driver |  | 8-44 |  |

## Alphanumeric Product List

|  |  | Vol 1 | Vol 2 | Vol 3 |
| :---: | :---: | :---: | :---: | :---: |
| SG1524C | Improved SMPS Push-Pull Controller |  | 8-147 |  |
| SG2524C | Improved SMPS Push-Pull Controller |  | 8-147 |  |
| SG3524 | SMPS Control Circuit |  | 8-200 |  |
| SG3524C | Improved SMPS Push-Pull Controller |  | 8-147 |  |
| SG3526 | Switched-Mode Power Supply Control Circuits |  | 8-216 |  |
| TDA1001B | Interference Suppressor | 7-35 |  |  |
| TDA1010A | 6W Audio Amplifier With Preamplifier | 7-198 |  |  |
| TDA1011A | 2 to 6W Audo Power Amplifier With Preamplifier | 7-203 |  |  |
| TDA1013A | 4 W Audio Amplifier With DC Volume Control | 7-207 |  |  |
| TDA1015 | 1 to 4W Audio Amplifier With Preamplifier | 7-219 |  |  |
| TDA1020 | 12W Audıo Amplifier With Preamplifier | 7-224 |  |  |
| TDA1023 | Time-Proportional Triac Trigger |  | 8-268 |  |
| TDA1029 | Stereo Audıo Switch | 7-138 |  |  |
| TDA1072A | AM Recerver Circuit | 7-3 |  |  |
| TDA1074A | DC-Controlled Dual Potentiometers | 7-147 |  |  |
| TDA1510 | $2 \times 12 W$ Audıo Amplifier | 7-228 |  |  |
| TDA1512 | 12 to 20W Audıo Amplifier | 7-240 |  |  |
| TDA1514A | 40W High-Performance Hı-Fi Amplifier | 7-245 |  |  |
| TDA1515A | 24W BTL Audıo Amplifier | 7-248 |  |  |
| TDA1520B | 20W Hi-Fi Audio Amplifier | 7-259 |  |  |
| TDA1521 | $2 \times 12 \mathrm{~W}$ Hi-Fı Audıo Power Amplifier | 7-269 |  |  |
| TDA1524A | Stereo-Tone/Volume Control Circuit | 7-154 |  |  |
| TDA1534 | 14-Bit A/D Converter, Serial Output |  | 5-82 |  |
| TDA1541 | 16-Bit Dual D/A Converter, Serial Output | 7-310 | 5-217 |  |
| TDA1574 | FM Front End IC (VHF Mixer and Oscillator) | 4-89 |  |  |
| TDA1576 | FM IF System | 4-156 |  |  |
| TDA1578A | PLL Stereo Decoder | 7-96 |  |  |
| TDA2545A | Quasi-Split Sound IF System |  |  | 8-3 |
| TDA2546A | Quasi-Split Sound IF and Sound Demodulator |  |  | 8-6 |
| TDA2577A | Sync Circuit With Vertical Oscillator and Driver |  |  | 9-3 |
| TDA2578A | Sync Circuit With Vertical Oscillator and Driver |  |  | 9-14 |
| TDA2579 | Synchronization Circuit |  |  | 9-31 |
| TDA2582 | Control Circuit for Power Supplies |  |  | 13-3 |
| TDA2593 | Horizontal Combination |  |  | 9-41 |
| TDA2594 | Horizontal Combination |  |  | 9-46 |
| TDA2595 | Horizontal Combination |  |  | 9-51 |
| TDA2611A | 5 W Audıo Output Amplifier | 7-274 |  |  |
| TDA2653A | Vertical Deflection Circuit With Oscillator |  |  | 12-3 |
| TDA3047 | IR Preamplifier |  |  | 5-42 |
| TDA3048 | IR Preamplifier |  |  | 5-46 |
| TDA3505 | Chroma Control Circuit |  |  | 10-11 |
| TDA3566 | PAL/NTSC Decoder With RGB Inputs |  |  | 10-18 |
| TDA3567 | NTSC Color Decoder |  |  | 10-60 |
| TDA3654 | Vertical Deflection |  |  | 12-9 |
| TDA4501 | Small Signal Subsystem IC for Color TV |  |  | 6-3 |
| TDA4502 | Complete Video IF IC With Vertical and Horizontal Sync |  |  | 6-13 |
| TDA4503 | Small Signal Subsystem for Monochrome TV |  |  | 6-15 |
| TDA4505 | Small Signal Subsystem IC for Color TV |  |  | 6-24 |
| TDA4555 | Multistandard Color Decoder |  |  | 10-38 |
| TDA4565 | Color Transient Improvement Circuit (CTI) |  |  | 10-53 |
| TDA4570 | NTSC Color Difference Decoder |  |  | 10-57 |
| TDA4580 | Video Control Combination Circuit With Automatic Cut-Off Control |  |  | 10-62 |
| TDA5030A | VHF Mixer-Oscillator (VHF Tuner IC) | 4-95 |  | 4-80 |
| TDA5040 | Brushless DC Motor Driver |  | 8-63 |  |
| TDA7000 | Single-Chip FM Radıo Circuit | 7-41 |  |  |
| TDA7010 | Single-Chip FM Radio Circuit (SO Package) | 7-77 |  |  |
| TDA7021 | Single Chip FM Radıo Circuit | 7-82 |  |  |
| TDA7040 | PLL Stereo Decoder (Low Voltage) | 7-105 |  |  |
| TDA7050 | Low Voltage Mono/Stereo Power Amplifier | 7-278 |  |  |
| TDA7052 | 1 Watt Low Voltage Audio Power Amplifier | 7-281 |  |  |
| TDA8340/41 | Television IF Amplifier and Demodulator |  |  | 7-3 |
| TDA8440 | Video/Audio Switch | 7-210 |  | 11-46 |
| TDA8442 | Quad DAC With $1^{2} \mathrm{C}$ Interface |  |  | 10-101 |


|  |  | Vol 1 | Vol 2 | Vol 3 |
| :---: | :---: | :---: | :---: | :---: |
| TDA8443/A | RGB/YUV Switch Inputs |  |  | 10-107 |
| TDA8444 | Octuple 6-Bit D/A Converter With $1^{2} \mathrm{C}$ Bus |  | 5-222 |  |
| TDD1742 | CMOS Frequency Synthesizer | 4-209 |  |  |
| TEA1039 | Control Circuit for Switched-Mode Power Supply |  | 8-227 | 13-12 |
| TEA1060 | Telephone Transmission Circuit With Dialer Interface | 6-102 |  |  |
| TEA1061 | Telephone Transmission Circuit With Dialer Interface | 6-102 |  |  |
| TEA1067 | Low Voltage Transmission IC With Dialer Interface | 6-113 |  |  |
| TEA1068 | Low Voltage Transmission IC With Dialer Interface | 6-151 |  |  |
| TEA5560 | FM IF System | 7-88 |  |  |
| TEA5570 | AM/FM Radıo Receiver Circuit | 7-26 |  |  |
| TEA5581 | PLL Stereo Decoder | 7-111 |  |  |
| TEA6300 | Digitally-Controlled Tone, Volume, and Fader Control Circuit | 7-168 |  |  |
| UC1842 | Current Mode PWM Controller |  | 8-241 |  |
| UC2842 | Current Mode PWM Controller |  | 8-241 |  |
| UC3842 | Current Mode PWM Controller |  | 8-241 |  |
| $\mu \mathrm{A} 723$ | Precision Voltage Regulator |  | 8-235 |  |
| $\mu \mathrm{A} 723 \mathrm{C}$ | Precision Voltage Regulator |  | 8-235 |  |
| $\mu$ A733 | Differential Video Amplifier |  | 4-257 | 11-106 |
| $\mu \mathrm{A} 733 / \mathrm{C}$ | Differential Video Amplifier |  | 4-257 | 11-106 |
| $\mu \mathrm{A} 741$ | General Purpose Operational Amplifier |  | 4-157 |  |
| $\mu \mathrm{A} 741 \mathrm{C}$ | General Purpose Operational Amplifier |  | 4-157 |  |
| $\mu$ A747 | Dual Operational Amplifier |  | 4-163 |  |
| $\mu$ A747C | Dual Operational Amplifier |  | 4-163 |  |
| $\mu$ A758 | FM Stereo Multiplex Decoder Phase-Locked Loop | 7-118 |  |  |

## Application Notes by Product Group

## Linear Products

|  |  | Vol 1 | Vol 2 | Vol 3 |
| :---: | :---: | :---: | :---: | :---: |
| Signal Processing |  |  |  |  |
| AN140 | Compensation Technıques for Use With the NE/SE5539 | 4-32 | 4-232 | 11-81 |
| AN141 | Using the NE592/5592 Video Amplifier | 4-53 | 4-253 | 11-102 |
| AN1981 | New Low Power Single Sideband Circuits (NE602) | 4-72 |  |  |
| AN1982 | Applying the Oscillator of the NE602 in Low Power Mixer Applications | 4-80 |  |  |
| AN1991 | Audıo Decıbel Level Detector With Meter Driver | 4-124 | 4-201 |  |

Frequency Synthesis

| AN196 | Single-Chip Synthesızer For Radı Tunıng | $4-190$ |
| :--- | :--- | :--- |
| AN197 | Analysis and Basic Application of the SAA1057 (VBA8101) | $4-197$ |

Phase-Locked Loops

| AN177 | An Overview of Phase-Locked Loops (PLL) | $4-222$ |
| :--- | :--- | :--- |
| AN178 | Modeling the PLI |  |

AN179 Circuit Description of the NE564 4-252
AN180 The NE564 Frequency Synthesis 4-259
AN1801 10 8MHz FSK Decoder With the NE564 4-263
AN181 A 6MHz FSK Converter Design Example for the NE564 4-266
AN182 Clock Regenerator With Crystal Controlled Phase-Locked VCO 4-268
AN183 Circuit Description of the NE565 4-283
AN184 Typıcal Applicatıons With NE565 4-287
AN185 Circuit Description of the NE566 4-295
AN186 Waveform Generators With the NE566 4-296
AN187 Circuit Description of the NE567 Tone Decoder 4-311
AN188 Selected Circuits Using the NE567 4-316
Compandors
AN174 Applications for Compandors. NE570/571/SA571 4-325
AN175 Automatic Level Control NE572 4-356
AN176 Compandor Cookbook 4-334
Line Drivers/Receivers
AN113 Applications Using the MC1488/1489 Line Drivers and Receivers 5-29
AN195 Applications Using the NE5080/5081 5-86
AN1950 Application of NE5080 and NE5081 with Frequency Deviation Reduction 5-94
AN1951 NE5050 Power Line Modem Application Board Cookbook 5-50
Telephony
AN1942 TEA1067 Application of the Low Voltage Versatile Transmission Circuit 6-125
AN1943 TEA1067. Supply of Peripheral Circuits With the TEA1067 Speech Circuit 6-145

## Radio Circuits

AN1961 TDA1072A. Integrated AM Receiver $\quad$ 7-15

AN1981 New Low Power Single Sideband Circuits (NE602) 4-72
AN1982 Applying the Oscillator of the NE602 in Low Power Mixer Applications 4-80
AN191 Stereo Decoder Applicatıons Usıng the $\mu$ A758 7-123
AN192 A Complete FM Radıo on a Chip 7-46
AN193 TDA7000 for Narrow-Band FM-Reception 7-61
AN1991 Audıo Decibel Level Detector With Meter Driver (NE604A) 4-124
AN1992 Using the Signetics MC3361 Demonstration Board 4-108
AN1993 High Sensitivity Applications of Low-Power RF/IF Integrated Circuits 4-126

## Application Notes by Product Group

|  |  | Vol 1 | Vol 2 | Vol 3 |
| :---: | :---: | :---: | :---: | :---: |
| Audio Circuits |  |  |  |  |
| AN148 | Audıo Amplifier With TDA1013 | 7-210 |  |  |
| AN1481 | Car Radio Audio Power Amplifiers up to 20W With the TDA1515 | 7-252 |  |  |
| AN149 | 20W Hi-Fı Power Amplifier With the TDA1520A | 7-264 |  |  |
| AN1491 | Car Radio Audio Power Amplifiers up to 24W With the TDA1510 | 7-232 |  |  |
| AN190 | Applications of Low Noise Stereo Amplifiers: NE542 | 7-171 |  |  |
| Operational Amplifiers |  |  |  |  |
| AN142 | Audio Circuits Using the NE5532/33/34 |  | 4-114 |  |
| AN144 | Applications for the NE5512 and NE5514 |  | 4-91 |  |
| AN1441 | Applications for the NE5514 |  | 4-97 |  |
| AN1511 | Low Voltage Gated Generator: NE5230 |  | 4-134 |  |
| AN1512 | All in One. NE5230 |  | 4-136 |  |
| AN160 | Applications for the MC3403 |  | 4-58 |  |
| AN164 | Explanation of Noise |  | 4-8 |  |
| AN165 | Integrated Operatıonal Amplifier Theory |  | 4-18 |  |
| AN166 | Basıc Feedback Theory |  | 4-25 |  |
| High Frequency Amps |  |  |  |  |
| AN1991 | Audıo Decibel Level Detector With Meter Driver | 4-124 | 4-210 | - |
| Video Amps |  |  |  |  |
| AN140 | Compensation Techniques for Use With the NE/SE5539 | 4-32 | 4-232 | 11-81 |
| AN141 | Using the NE592/5592 Video Amplifier | 4-53 | 4-253 | 11-102 |
| Transconductance |  |  |  |  |
| AN145 | NE5517: General Description and Applications for Use With the NE5517/A Transconductance Amplifier |  | 4-276 |  |
| Data Conversion |  |  |  |  |
| AN100 | An Overview of Data Converters |  | 5-3 |  |
| AN101 | Basic DACs |  | 5-90 |  |
| AN105 | Digital Attenuator |  | 5-97 |  |
| AN106 | Using the DAC08 Without a Negative Supply |  | 5-122 |  |
| AN108 | An Amplifiying, Level Shiftıng Interface for the PNA7509 Video D/A Converter |  | 5-81 | 11-18 |
| AN1081 | NE5150/51/52: Family of Video D/A Converters |  | 5-176 | 11-26 |
| AN109 | Microprocessor-Compatıble DACs |  | 5-162 |  |
| Comparators |  |  |  |  |
| AN116 | Applications for the NE521/522/527/529 |  | 5-295 |  |
| AN1161 | 12-Bit A/D Converter Using the NE5105 Comparator |  | 5-269 |  |
| Position Measurement |  |  |  |  |
| AN118 | LVDT Signal Conditıoner: Applicatıons Using the NE5520 |  | 5-329 |  |
| AN1180 | A Microprocessor-Based Servo-Loop for Linear Position Control |  | 5-344 |  |
| AN1181 | NE5521 in a Modulated Light Source Design Application |  | 5-359 |  |
| AN1182 | NE5521 in Multi-faceted Applications |  | 5-363 |  |
| Line Drivers/Receivers |  |  |  |  |
| AN113 | Applications Using the MC1488/1489 Line Drivers and Receivers | 5-29 | 6-11 |  |
| Display Drivers |  |  |  |  |
| AN112 | LED Decoder Drivers: Using the NE587 and NE589 |  | 6-72 |  |
| Timers |  |  |  |  |
| AN170 | NE555 and NE556 Applications |  | 7-54 |  |
| AN171 | NE558 Applications |  | 7-43 |  |

## Application Notes by Product Group

| Motor Control and Sensor Circuits |  |  |
| :--- | :--- | ---: |
| AN1281 | NE5570: A Theory of Operation and Applications |  |
| AN131 | Applications Using the NE5044 Encoder | $8-49$ |
| AN1311 | Low Cost A/D Conversıon Using the NE5044 | $8-11$ |
| AN132 | Applications Using the NE5045 Decoder |  |
| AN133 | Applications Using the NE544 Servo Amplifier | $8-13$ |
| AN1341 | Control System for Home Computer Robotics | $8-21$ |
| Switched-Mode | Power Supply | $8-39$ |
| AN120 | An Overview of SMPS | $8-22$ |
| AN1211 | A Microprocessor Controlled Switched-Mode Power Supply |  |
| AN122 | NE5560 Push-Pull Regulator Application | $8-68$ |
| AN1221 | Switched-Mode Drives for DC Motors | $8-88$ |
| AN123 | NE5561 Applications | $8-94$ |
| AN124 | External Synchronızation for the NE5561 | $8-97$ |
| AN125 | Progress in SMPS Magnetic Component Optimization | $8-107$ |
| AN126 | Applications Using the SG3524 | $8-112$ |
| AN1261 | High Frequency Ferrite Power Transformer and Choke | $8-250$ |
| AN1262 | Theory of Operation and Applications for SG1524C/2524C/3524C | $8-214$ |
| AN128 | Introduction to the Series-Resonant Power Supply | $8-154$ |
| AN1291 | TDA1023: Design of Tıme-Proportional Temperature Controls | $8-200$ |

## Tuning Circuits

AN157 Mıcrocomputer Perıpheral IC Tunes and Controls a TV Set: SAB3035 4-55

## Remote Control System

| AN172 | Circuit Description of the Infrared Receiver TDA3047/TDA3048 |  | $5-50$ |
| :--- | :--- | :--- | :--- |
| AN173 | Low Power Preamplifiers for IR Remote Control Systems | $5-52$ |  |
| AN1731 | SAA3004: Low Power Remote Control IR Transmitter and Receiver | $"$ | $5-10$ |

## Synch Processing and Generator

| AN158 | Features of the TDA2595 Synchronization Processor | $9-57$ |
| :--- | :--- | ---: |
| AN162 | A Versatile High-Resolution Monochrome Data and Graphics | $9-25$ |
| AN1621 | Directives for a Print Layout Design on Behalf of the | $9-30$ |
|  | IC Combination TDA2578A and TDA3651 |  |
| ColorDecoding  <br> ANd Encoding $10-3$ <br> AN155/A Multt-Standard Color Decoder With Picture Improvement | Single-Chip Mult-Standard Color Decoder TDA4555/4556 | $10-44$ |

## Application Notes by Part Numbers

## Linear Products

|  |  |  | Vol 1 | Vol 2 | Vol 3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NE/SA/SE5570 | AN1281 | NE5570. A Theory of Operation and Applications |  | 8-49 |  |
| NE558 | AN171: | NE558 Applications |  | 7-43 |  |
| NE564 | AN179 | Circuit Description of the NE564 | 4-252 |  |  |
|  | AN180. | The NE564: Frequency Synthesis | 4-259 |  |  |
|  | AN1801: | 10 8MHz FSK Decoder With the NE564 | 4-263 |  |  |
|  | AN181: | A 6 MHz FSK Converter Design Example for the NE564 | 4-266 |  |  |
| NE564 | AN182. | Clock Regenerator With Crystal Controlled |  |  |  |
|  |  | Phase-Locked VCO | 4-268 |  |  |
| NE565 | AN183. | Circuit Description of the NE565 | 4-283 |  |  |
|  | AN184: | FSK Demodulator With NE565 | 4-287 |  |  |
| NE566 | AN185: | Circuit Description of the NE566 | 4-295 |  |  |
|  | AN186 | Waveform Generators With the NE566 | 4-296 |  |  |
| NE567 | AN187. | Carcuit Description of the NE567 Tone Decoder | 4-311 |  |  |
|  | AN188. | Selected Circuits Using the NE567 | 4-316 |  |  |
| NE570/571/SA571 | AN174 | Applications for Compandors: NE570/571/SA571 | 4-325 |  |  |
| NE572 | AN175 | Automatic Level Control: NE572 | 4-356 |  |  |
| NE587/589 | AN112: | LED Decoder Drivers: Using the NE587 and NE589 |  | 6-72 |  |
| NE592/5592 | AN141. | Using the NE592/5592 Video Amplifier | 4-53 | 4-253 | 11-102 |
| NE/SA602 | AN1981: | New Low Power Single Sideband Circuits (NE602) | 4-72 |  |  |
|  | AN1982: | Applying the Oscillator of the NE602 in Low Power |  |  |  |
|  |  | Mixer Applications | 4-80 |  |  |
| NE/SA604A | AN1991: | Audio Decibel Level Detector With Meter Driver | 4-124 | 4-201 |  |
| NE/SA604A | AN1993 | High Sensitivity Applications of Low-Power RF/IF |  |  |  |
|  |  | Integrated Circuits | 4-126 | 4-203 |  |
| PNA7509 | AN108: | An Amplifying, Level Shifting Interface for the |  |  |  |
|  |  | PNA7509 Video D/A Converter |  | 5-81 | 11-18 |
| SAA1057 | AN196. | Single-Chip Synthesizer for Radıo Tuning | 4-190 |  |  |
|  | AN197. | Analysis and Basic Application of the SAA1057 | 4-197 |  |  |
| SAA3004 | AN1731: | SAA3004: Low Power Remote Control IR |  |  |  |
|  |  | Transmitter and Receiver Preamplifiers |  |  | 5-10 |
| SAB3035 | AN157: | Microcomputer Peripheral IC Tunes and Controls a |  |  | $4-55$ |
| SG1524C | AN1261: | High Frequency Ferrite Power Transformer and |  |  |  |
|  |  | Choke Design |  | 8-154 |  |
| SG3524C | AN125: | Progress in SMPS Magnetic Component |  |  |  |
|  |  | Optımızation |  | 8-250 |  |
|  | AN126: | Applications Using the SG3524 |  | 8-214 |  |
|  | AN1261: | High Frequency Ferrite Power Transformer and |  |  |  |
|  |  | Choke Design |  | 8-154 |  |
|  | AN1262. | Theory of Operation and Applications for SG1524C/ 2524C/3524C |  | 8-200 |  |
| TDA1013A | AN148: | Audio Amplifier With TDA1013A | 7-120 |  |  |
| TDA1023 | AN1291: | Design of Time-Proportional Temperature Controls |  | 8-276 |  |
| TDA1072A | AN1961: | TDA1072A: Integrated AM Receiver | 7-15 |  |  |
| TDA1510 | AN1491: | Car Radio Audio Power Amplifiers Up to 24 W With the TDA1510 | 7-232 |  |  |
| TDA1515 | AN1481: | Car Radıo Audio Power Amplifiers Up to 20W With the TDA1515 | 7-252 |  |  |
| TDA1520A | AN149: | 20W Hi-FI Power Amplifier With the TDA1520A | 7-264 |  |  |
| TDA2578 | AN1621: | Directives for a Print Layout Design on Behalf of the IC Combination TDA2578A and TDA3651 |  |  | 9-30 |
| TDA2595 | AN158: <br> AN162: | Features of the TDA2595 Synchronization Processor |  |  | 9-57 |
|  |  | A Versatile High-Resolution Monochrome Data and |  |  |  |
|  |  | Graphics Display Unit |  |  | 9-25 |
| TDA2653 | AN162 | A Versatile High-Resolution Monochrome Data and |  |  | 9-25 |
| TDA3047 |  | Circuit Description of the Infrared Receiver |  |  | 5-50 |
|  | AN173: | Low Power Preamplifiers for IR Remote Control |  |  |  |
|  |  | Systems |  |  | 5-52 |
| TDA3048 | AN172: <br> AN173: | Circuit Description of the Infrared Receiver |  |  | 5-50 |
|  |  | Low Power Preamplifiers for IR Remote Control |  |  |  |
|  |  | Systems Premer |  |  | 5-52 |

## Application Notes by Part Numbers

|  |  | Vol 1 | Vol 2 | Vol 3 |
| :--- | :--- | :--- | :--- | :--- |
| TDA3505 | AN155/A: | Multi-Standard Color Decoder With Picture <br> Improvement |  |  |
| TDA3651 | AN1621: | Directives for a Print Layout Design on Behalf of <br> the IC Combination TDA2578A and TDA3651 |  | 10-3 |
| TDA4555 | AN155/A: |  |  |  |
| Multi-Standard Color Decoder With Picture |  |  |  |  |
| Improvement |  |  |  |  |
| Single-Chip Multi-Standard Color Decoder TDA4555/ |  |  |  |  |

## Signetics

Linear Products
Preface
Product Status
Section 1: GENERAL INFORMATION
Section 2: QUALITY AND RELIABILITY
Section 3: $I^{2} C$ SMALL AREA NETWORKS
Section 4: AMPLIFIERSOperational
High FrequencyTransconductanceFiber Optics
Section 5: DATA CONVERSIONAnalog-to-DigitalDigital-to-AnalogComparators
Sample-and-Hold
Position Measurement
Section 6: INTERFACE
Line Drivers/Receivers
Peripheral Drivers
Display Drivers
Serial-to-Parallel Converters
Section 7: TIMERS AND CLOCKS
Section 8: POWER CONVERSION/CONTROL
Section 9: SYSTEM CONTROL
Section 10: PACKAGE INFORMATION
Section 11: SALES OFFICES

## Signetics

Linear Products

Volume 3 Video

## Preface

## Product Status

Section 1: GENERAL INFORMATION
Section 2: QUALITY AND RELIABILITY
Section 3: $I^{2} C$ SMALL AREA NETWORKS
Section 4: TUNING SYSTEMS
Tuner Control Peripherals
Tuning Circuits
Prescalers
Tuner IC
Section 5: REMOTE-CONTROL SYSTEMS
Section 6: TELEVISION SUBSYSTEMS
Section 7: VIDEO IF
Section 8: SOUND IF AND SPECIAL AUDIO PROCESSING
Section 9: SYNCH PROCESSING AND GENERATION
Section 10: COLOR DECODING AND ENCODING
Section 11: SPECIAL-PURPOSE VIDEO PROCESSING
Video Modulator/Demodulator
A/D Converters
D/A Converters
Switching
High Frequency AmplifiersCCD Memory
Section 12: VERTICAL DEFLECTION
Section 13: SWITCHED-MODE POWER SUPPLIES FOR TV/MONITOR
Section 14: PACKAGE INFORMATION
Section 15: SALES OFFICES

Linear Products

## Cross Reference Guide by Manufacturer

## Pin-for-Pin Functionally-Compatible* <br> Cross Reference by Manufacturer

| Manufacturer | Manufacturer <br> Part Number | Signetics Part Number | Temperature Range ( ${ }^{\circ} \mathrm{C}$ ) | Package |
| :---: | :---: | :---: | :---: | :---: |
| AMD | AM26LS30PC | AM26LS30CN | 0 to +70 | Plastic |
|  | AM26LS31PC | AM26LS31CN | 0 to +70 | Plastic |
|  | AM26LS32PC | AM26LS32CN | 0 to +70 | Plastıc |
|  | AM25LS33PC | AM26LS33CN | 0 to +70 | Plastıc |
|  | AM6012DC | AM6012F | 0 to +70 | Ceramic |
|  | DAC-08AQ | DAC-08AF | -55 to +125 | Ceramic |
|  | DAC-08CN | DAC-08CN | 0 to +70 | Plastıc |
|  | DAC-08CQ | DAC-08CF | 0 to +70 | Ceramıc |
|  | DAC-08EN | DAC-08EN | 0 to +70 | Plastıc |
|  | DAC-08EQ | DAC-08EF | 0 to +70 | Ceramic |
|  | DAC-08HN | DAC-08HN | 0 to +70 | Plastic |
|  | DAC-08HQ | DAC-08HF | 0 to +70 | Ceramic |
|  | DAC-08Q | DAC-08F | -55 to +125 | Ceramic |
|  | LF198H | LF198H | -55 to +125 | Metal Can |
|  | LF198H | SE5537H | -55 to +125 | Metal Can |
|  | LF398H | LF398H | 0 to +70 | Metal Can |
|  | LF398H | NE5537H | 0 to +70 | Metal Can |
|  | LF398L | LF398D | 0 to +70 | Plastic |
|  | LF398L | NE5537D | 0 to +70 | Plastic |
|  | LF398N | LF398N | 0 to +70 | Plastic |
|  | LF398N | NE5537N | 0 to +70 | Plastic |
| Datel | AM-453-2 | NE5534/AF | 0 to +70 | Ceramic |
|  | AM-453-2C | NE5534/AF | 0 to +70 | Ceramic |
|  | AM-453-2M | SE5534/AF | -55 to +125 | Ceramic |
|  | DAC-UP10BC | NE5020N | 0 to +70 | Plastic |
|  | DAC-UP8BC | NE5018N | 0 to +70 | Plastıc |
|  | DAC-UP8BM | SE5019F | -55 to +125 | Ceramic |
|  | DAC-UP8BQ | SE5018F | -55 to 125 | Ceramic |
| Exar | XR-558CN | NE558F | 0 to +70 | Ceramic |
|  | XR-558CP | NE558N | 0 to +70 | Plastıc |
|  | XR-558M | SE558F | -55 to +125 | Ceramic |
|  | XR-L567CN | NE567F | 0 to +70 | Ceramic |
|  | XR-L567CP | NE567N | 0 to +70 | Plastıc |
|  | XR-1488CP | MC1488N | 0 to +70 | Plastic |
|  | XR-1489/ACP | MC1489/AN | 0 to +70 | Plastic |
|  | XR-1524N | SG3524F | 0 to +70 | Ceramic |
|  | XR-1524P | SG3524N | 0 to +70 | Plastic |
|  | XR-2524P | SG3524N | 0 to +70 | Plastıc |
|  | XR-3524N | SG3524F | 0 to +70 | Ceramic |
|  | XR-3524P | SG3524N | 0 to +70 | Plastic |
|  | XR-4558CP | NE4558N | 0 to +70 | Plastıc |
|  | XR-5532/A N | NE5532/AF | 0 to +70 | Ceramic |
|  | XR-5532/A P | NE5532/AN | 0 to +70 | Plastic |
|  | XR-5534/A CN | NE5534/AF | 0 to +70 | Ceramic |
|  | XR-5534/A CP | NE5534/AN | 0 to +70 | Plastic |
|  | XR-5534/A M | SE5534/AF | -55 to +125 | Ceramic |
|  | XR-6118CP | NE594N | 0 to +70 | Plastic |
|  | XR-13600CP | NE5517N | 0 to +70 | Plastic |
| Harris | HA-2539N | NE5539N | 0 to +70 | Plastıc |
|  | HA-2420-2/8B | SE5060F | -55 to +125 | Ceramic |
|  | HA-2425N | NE5060N | 0 to +70 | Plastic |
|  | HA-2425B | NE5060F | 0 to +70 | Ceramic |
|  | HA-5320B | NE5060F | 0 to +70 | Ceramic |



## Cross Reference Guide



|  |  | $l l l$ |  |
| :--- | :--- | :--- | :--- |
| Manufacturer | Signetics | Temperature |  |
| Manufacturer | Part Number | Part Number | Range $\left({ }^{\circ} \mathrm{C}\right)$ |
| Package |  |  |  |

Cross Reference Guide

| Manufacturer | Manufacturer <br> Part Number | Signetics Part Number | $\begin{array}{ll} \text { Temperature } \\ \text { er } & \text { Range }\left({ }^{\circ} \mathrm{C}\right) \end{array}$ | Package |
| :---: | :---: | :---: | :---: | :---: |
|  | UC1842J | UC1842FE | -55 to +125 | Ceramic |
|  | UC1842N | UC1842N | -55 to +125 | Plastic |
| NEC | $\mu \mathrm{PC1571C}$ | NE571N | 0 to +70 | Plastic |
| PMI | CMP-05GP | NE5105N | 0 to +70 | Plastic |
|  | CMP-05CZ | SE5105F | -55 to +125 | Ceramic |
|  | CMP-05BZ | SE5105F | -55 to +125 | Ceramic |
|  | CMP-05GZ | SA5105N | -40 to +85 | Plastic |
|  | CMP-05FZ | SA5105N | -40 to +85 | Plastic |
|  | DAC1408A-6P | MC1408-6N | 0 to +70 | Plastic |
|  | DAC1408A-6Q | MC1408-6F | 0 to +70 | Ceramic |
|  | DAC1408A-7N | MC1408-7N | 0 to +70 | Plastic |
|  | DAC1408A-7Q | MC1408-7F | 0 to +70 | Ceramic |
|  | DAC1408A-8N | MC1408-8N | 0 to +70 | Plastic |
|  | DAC1408A-8Q | MC1408-8F | 0 to +70 | Ceramic |
|  | DAC1508A-8Q | MC1408-8F | -55 to +125 | Ceramic |
|  | DAC312FR | AM6012F | 0 to +70 | Ceramic |
|  | OP27BZ | SE5534AFE | -55 to +125 | Ceramic |
|  | OP27CZ | SE5534FE | -55 to +125 | Ceramic |
|  | PM747Y | $\mu \mathrm{A} 747 \mathrm{~N}$ | -55 to +125 | Plastic |
|  | SMP-10AY | SE5060F | -55 to +125 | Ceramic |
|  | SMP-10EY | NE5060N | 0 to +70 | Plastic |
|  | SMP-11AY | SE5060F | -55 to +125 | Ceramic |
|  | SMP-11EY | NE5060N | 0 to +70 | Plastic |
| Raytheon | RC4805DE | NE5105N | 0 to +70 | Plastic |
|  | RC4805EDE | NE5105AN | 0 to +70 | Plastic |
|  | RM4805DE | SE5105F | -55 to +125 | Ceramic |
|  | RM4805ADE | SE5105AF | -55 to +125 | Ceramic |
|  | RC5532/A DE | NE5532/AF | 0 to +70 | Ceramic |
|  | RC5532/A NB | NE5532/AN | 0 to +70 | Plastic |
|  | RC5534/A DE | NE5534/AF | 0 to +70 | Ceramic |
|  | RC5534/A NB | NE5534/AN | 0 to +70 | Plastic |
|  | RM5532/A DE | SE5532/AF | -55 to +125 | Ceramic |
|  | RM5534/A DE | SE5534/AF | -55 to +125 | Ceramic |
| Silicon | SG3524J | SG3524F | 0 to +70 | Ceramic |
| General | SG3526N | SG3526N | 0 to +70 | Plastic |
| Sprague | UDN6118A | SA594N | -40 to +85 | Plastic |
|  | UDN6118R | SA594F | -40 to +85 | Ceramic |
|  | ULN3524A | SG3524 | 0 to +70 | Plastic |
|  | ULN8142M | UC3842N | 0 to +70 | Plastic |
|  | ULN8160A | NE5560N | 0 to +70 | Plastic |
|  | ULN8160R | NE5560F | 0 to +70 | Ceramic |
|  | ULN8161M | NE5561N | 0 to +70 | Plastic |
|  | ULN8168M | NE5568N | 0 to +70 | Plastic |
|  | ULN8564A | NE564N | 0 to +70 | Plastic |
|  | ULN8564R | NE564F | 0 to +70 | Ceramic |
|  | ULS8564R | SE564F | -55 to +125 | Ceramic |
| TI | ADC0803N | ADC0803-1 LC | LCN-40 to +85 | Plastic |
|  | ADC0804CN | ADC0804-1 CN | CN 0 to +70 | Plastic |
|  | ADC0805N | ADC0805-1 LC | LCN-40 to +85 | Plastic |
|  | LM111J | LM111F | -55 to +125 | Ceramic |


| Manufacturer | Manufacturer <br> Part Number | Signetics Part Number | Temperature <br> Range ( ${ }^{\circ} \mathrm{C}$ ) | Package |
| :---: | :---: | :---: | :---: | :---: |
|  | LM311D | LM311D | 0 to +70 | Plastic |
|  | LM311J | LM311F | 0 to +70 | Ceramic |
|  | LM311JG | LM311FE | 0 to +70 | Ceramic |
|  | LM324D | LM324N | 0 to +70 | Plastic |
|  | LM324J | LM324F | 0 to +70 | Ceramic |
|  | LM339/AJ | LM339/AF | 0 to +70 | Ceramic |
|  | LM339/AN | LM339/AN | 0 to +70 | Plastic |
|  | LM358P | LM358N | 0 to +70 | Plastic |
|  | LM393/A P | LM393/AN | 0 to +70 | Plastic |
|  | MC1458P | MC1458N | 0 to +70 | Plastic |
|  | NE5532/A JG | NE5532/AF | 0 to +70 | Ceramic |
|  | NE5532/A P | NE5532/AN | 0 to +70 | Plastic |
|  | NE5534/A JG | NE5534/AF | 0 to +70 | Ceramic |
|  | NE5534/A P | NE5534/AN | 0 to +70 | Plastic |
|  | NE555JG | NE555N | 0 to +70 | Plastic |
|  | NE555P | NE555N | 0 to +70 | Plastic |
|  | NE556P | NE556N | 0 to +70 | Plastic |
|  | NE556J | NE556-1F | 0 to +70 | Ceramic |
|  | NE556N | NE556-1N | 0 to +70 | Plastic |
|  | NE592 | NE592N14 | 0 to +70 | Plastic |
|  | NE592A | NE592F14 | 0 to +70 | Ceramic |
|  | NE592J | NE592F | 0 to +70 | Ceramic |
|  | NE592N | NE592N-14 | 0 to +70 | Plastic |
|  | SA556P | SA556N | -40 to +85 | Plastic |
|  | SE5534/A JG | SE5534/AF | -55 to +125 | Ceramic |
|  | SE555JG | SE555N | -55 to +125 | Plastic |
|  | SE556J | SE556-1F | -55 to +125 | Ceramic |
|  | SE556N | SE556-1N | -55 to +125 | Plastic |
|  | SE592 | SE592N14 | -55 to +125 | Plastic |
|  | SE592J | SE592F-14 | -55 to +125 | Ceramic |
|  | SE592N | SE592N-14 | -55 to +125 | Plastic |
|  | SN55107AJ | NE521F | 0 to +70 | Plastic |
|  | SN55108AJ | SE522F | -55 to +125 | Ceramic |
|  | SN75107AJ | NE521F | 0 to +70 | Plastic |
|  | SN75107AN | NE521N | 0 to +70 | Plastic |
|  | SN75108AJ | NE522F | 0 to +70 | Ceramic |
|  | SN75108AN | NE522N | 0 to +70 | Plastic |
|  | SN75188J | MC1488F | 0 to +70 | Ceramic |
|  | SN75188N | MC1488N | 0 to +70 | Plastic |
|  | SN75189AJ | MC1489AF | 0 to +70 | Ceramic |
|  | SN75189AN | MC1489AN | 0 to +70 | Plastic |
|  | SN75189J | MC1489F | 0 to +70 | Ceramic |
|  | SN75189N | MC1489A | 0 to +70 | Plastic |
|  | TL592A | NE592F14 | 0 to +70 | Ceramic |
|  | TL592P | NE592NB | 0 to +70 | Plastic |
|  | $\mu$ A723CJ | $\mu \mathrm{A} 23 \mathrm{CF}$ | 0 to +70 | Ceramic |
|  | $\mu \mathrm{A} 23 \mathrm{CN}$ | $\mu \mathrm{A} 23 \mathrm{CN}$ | 0 to +70 | Plastic |
|  | $\mu$ A723MJ | $\mu \mathrm{A} 723 \mathrm{~F}$ | -55 to +125 | Ceramic |
| Unitrode | UC3524J | SG3524F | 0 to +70 | Ceramic |
|  | UC3524N | SG3524N | 0 to +70 | Plastic |

*THERE may be parametric differences between signetics' PARTS AND THOSE OF THE COMPETITION.

Cross Reference Guide by Numeric Listing

| NUMERIC | DESCRIPTION | SIGNETICS | ANALOG DEVICES | EXAR | FAIRCHILD | HITACHI | LINEAR TECH | MOTOROLA | NATIONAL | NEC | PMI | $\begin{aligned} & \text { RAY- } \\ & \text { THEON } \end{aligned}$ | RCA | $\begin{gathered} \text { SGS/ } \\ \text { THOMSON } \end{gathered}$ | $\begin{aligned} & \text { SLLLCON } \\ & \text { GENERAL } \end{aligned}$ | SPRAGUE | TI | OTHERS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC-08 | 8-Bit D/A Converter | DAC-08F <br> DAC-08AF <br> DAC-08CF, CN <br> NE5007F, N DAC-08ED, EN NE5008D, F, N SE5008F DAC-08HF, HN NE5009F, N SE5009F | ADDAC-08 |  | $\mu$ A080/DA $\mu \mathrm{A} 0801 \mathrm{E}$ | HA17008 |  | DAC-08 | DAC-0800 DAC-0801 DAC-0802 | $\mu \mathrm{PC624}$ | DAC-08 |  |  |  |  |  |  | DATEL DAC08 AMD DAC-08 Harris-H15618 |
| $\begin{array}{\|l\|} \hline 08031 \\ 0804 / \\ 0805 \\ \hline \end{array}$ | 8-Bit A/D Converter | ADC0803LCF, LCN ADC0804CN, LCD, LCF, LCN, ADC0805 LCN |  |  |  |  |  |  | ADC0803 ADC0804 ADC0805 |  |  |  |  |  |  |  | ADC0803 ADC0804 ADC0805 | Intersil ADC0803 0840 0805 |
| 0820 | 8-Bit CMOS <br> A/D Converter | ADC0820 CNED ADC0820CNEN | AD7820 |  |  |  |  |  | ADC0820 |  |  |  |  |  |  |  |  | Maxim Max 150 |
| 111 | Voltage Comparator | LM111FE | AD111 |  | $\mu \mathrm{A} 111$ |  | LM111 | LM111 | LM111 |  | PM111 | LM111 |  |  | SG111 |  | LM111 |  |
| 119 | Dual Comparator | LM119F |  |  |  |  | LT119 LM119 |  | LM199 |  | PM119 |  |  |  |  |  |  |  |
| 124 | Quad OP Amp | LM124F, N |  |  | LM124 |  | LT1014 | LM124 | LM124 |  |  |  | CA124 |  | SG124 |  | LM124 |  |
| 13600 | High <br> Performance <br> Dual Transcon Amp | NE5517AN NE5517D, N |  | XR13600 |  |  |  |  | LM13600/A |  |  |  |  |  |  |  |  |  |
| 139 | Quad Comparator | LM139AF LM139F, N |  |  | $\mu \mathrm{A} 139$ |  |  | LM139 | LM139 |  | $\begin{aligned} & \text { PM139 } \\ & \text { CMP-04 } \end{aligned}$ | LM139 |  | CA139 |  |  | LM139 |  |
| $\begin{array}{\|l\|} \hline 1408 / \\ 1508 \\ \hline \end{array}$ | 8-Bit D/A Converter | MC1408-6F, N MC1408-7F, N MC1408-8D, F, N MC1508-8F | AD1408 |  | $\mu \mathrm{A} 801 \mathrm{C}$ | HA17408 |  | $\begin{array}{\|l\|} \hline \text { MC1408/ } \\ 1508 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { DAC0806 } \\ 0807 \\ 0808 \\ \hline \end{array}$ |  | DAC-1408 | DAC-1408 |  |  |  |  |  | Harris H15618 |
| $\begin{aligned} & 1458 / \\ & 1558 \end{aligned}$ | Dual Op Amp | MC1458D, N MC1558N SA1458N |  |  | $\mu \mathrm{A} 1458$ |  |  | $\begin{aligned} & \text { MC1458 } \\ & \text { MC1558 } \end{aligned}$ | $\begin{aligned} & \text { LM1458 } \\ & \text { LM1558 } \end{aligned}$ | ${ }_{\mu} \mathrm{PC} 251$ | OP-14 |  | CA1458 | MC1458 |  |  | MC1458 | Harris CM1458 Samsung MC1458 Micro Power MP OP. 14 |
| 1488 | Quad Line Drver | MC1488D, F, N |  | XR1488 | $\mu \mathrm{A} 1488$ |  |  | MC1488 | DS1488 |  |  |  |  | MC1488 |  |  | $\begin{aligned} & \text { SN75188 } \\ & \text { MC1488 } \end{aligned}$ |  |
| 1489 | Quad Line Recerver | MC1489A, D, F, N MC1489D, F, N |  | $\begin{aligned} & \text { XR1489/ } \\ & \text { A } \end{aligned}$ | $\mu$ A1489/A |  |  | MC1489/A | DS1489/A |  |  |  |  | MC1489 | SG1489/A |  | SN75189/A MC1489/A |  |
| $\begin{aligned} & 1496 / \\ & 1596 \end{aligned}$ | Balanced <br> Modulator/ Demodulator | MC1496F, N MC1596F, N |  |  | $\mu$ A796 |  |  | MC1496 MC1596 | $\begin{aligned} & \text { LM1496 } \\ & \text { LM1596 } \end{aligned}$ |  |  |  |  |  | SG1496 |  |  | $\begin{aligned} & \text { Plessey } \\ & \text { SL1496 } \end{aligned}$ |
| 1524 | improved SMPS Control Circuit | SG1524CF, CN |  | XR1524 |  |  | LT1524 |  |  |  |  |  | CA1524 | SG1524 | SG1524 | ULN8124 | SG1524 | Cherry <br> CS1524 <br> Unitrode <br> UC1524 |
| 158 | Dual Op Amp | LM158FE, N NE532FE, N |  |  |  |  |  | LM158 | LM158 |  |  |  |  | LM158 |  |  | LM158 | Intersil CA158 |
| 193 | Dual Comparator | LM193AFE LM193FE |  |  | $\mu \mathrm{A} 193$ |  |  | LM193/A | LM193/A |  |  |  |  |  |  |  | LM193/A |  |

## Cross Reference Guide by Numeric Listing (Continued)



Cross Reference Guide by Numeric Listing (Continued)


## Cross Reference Guide by Numeric Listing (Continued)



Cross Reference Guide by Numeric Listing (Continued)

| NUMERIC | DESCRIPTION | SIGNETICS | ANALOG DEVICES | EXAR | FAIRCHILD | HITACHI | LINEAR TECH | MOTOROLA | NATIONAL | NEC | PMI | Raytheon | NCA | $\begin{gathered} \text { SGS/ } \\ \text { THOMSON } \end{gathered}$ | SILICON general | SPRAGUE | TI | OTHERS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 558 | Quad Timer | NE558D, F, N SA558N SE558F, N |  | XR558 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 564 | High Frequency Phase-Locked Loop | $\begin{aligned} & \hline \text { NE564N } \\ & \text { (NE564D, F-sole } \\ & \text { source) } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | ULN8564 |  |  |
| 565 | Phase-Locked Loop | $\begin{aligned} & \text { NE565D, F, N } \\ & \text { SE565F, N } \end{aligned}$ |  |  |  |  |  | NE565 | LM565 |  |  |  |  |  |  |  |  |  |
| 566 | Function Generator | $\begin{aligned} & \text { NE566D, F, N } \\ & \text { SE566F, N } \end{aligned}$ |  |  |  |  |  |  | LM566 |  |  |  |  |  |  |  |  |  |
| 567 | Tone Decoder Phase-Locked Loop | NE567D, F, FE, N SE567FE, F, N (SE567D-sole source) |  | XR567 XR2567 |  |  |  |  | LM567 |  |  |  |  |  |  |  |  | MCE MCE-567 Samsung LM567 |
| 571 | Compandor | NE571D, F, N (SA571D, F, N-sole source) |  |  |  |  |  |  |  | ${ }^{\mu} \mathrm{PC} 1571 \mathrm{C}$ |  |  |  |  |  |  |  |  |
| 583 | See 5060 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 592 | Video Amplifier | NE592 D14, D8, F14, F8, H, HD14, HD8, HN14, HN8, N14, N8 SA592D8, N8 SE592 F14, F8, H, N14, N8 |  |  | ${ }_{\mu}$ A592C |  |  | NE592 | LM592 |  |  |  |  |  |  |  | $\begin{aligned} & \text { NE592 } \\ & \text { TL592 } \end{aligned}$ |  |
| 594 | Vacuum Fluorescent, Display Driver | $\begin{aligned} & \text { NE594D, F, N } \\ & \text { SA594D, F, N } \\ & \text { SE594F, N } \end{aligned}$ |  | XR6118 |  |  |  |  |  |  |  |  |  |  |  | ULN6188 |  | Sanyo LB1290 Toshiba TD62781 |
| 6012 | 12-Bit D/A Converter | AM6012F <br> (AM6012D-sole <br> source) |  | XR3464 |  |  |  |  | NS8464 |  | DAC312 |  |  |  |  |  |  | AMD AM6012 Haris HI562A |
| 6081 | See 5018 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6456 | 1GHz Prescaler | SAB6456PN, TD |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { Siemens } \\ \text { SD4211 } \end{array}$ |
| 723 | Precision Voltage Regulator | $\mu \mathrm{A} 723 \mathrm{CD}, \mathrm{CF}, \mathrm{CN}$ MA723F, N SA723CN |  |  | $\mu$ A723 | HA17723 |  | MC1723 | LM723 |  |  | RC723 <br> LM723 | $\begin{aligned} & \text { CA723 } \\ & \text { LM723 } \end{aligned}$ | LM723 | SG723 |  | $\mu \mathrm{A} 723$ | Intersil LM723 |
| 733 | Differental Video Amp | $\mu \mathrm{A} 733 \mathrm{CF}, \mathrm{CN}$ $\mu \mathrm{A} 33 \mathrm{FF}, \mathrm{N}$ |  |  | $\mu \mathrm{A} 73$ | HA17733 |  | MC1733 | LM733 |  |  |  |  |  |  |  | $\mu \mathrm{A} 733$ | Intersil $\mu \mathrm{A} 733$ |
| 741 | General Purpose Op Amp | $\mu \mathrm{A} 741 \mathrm{CD}, \mathrm{CFE}, \mathrm{CN}$ $\mu \mathrm{A} 741 \mathrm{FE}, \mathrm{N}$ SA741CFE, CN |  |  | $\mu \mathrm{A} 741$ | HA17741 |  | MC1741 | LM741 |  | OP-02 |  |  | LM741 | SG741 |  | $\mu \mathrm{A} 41$ | Micropower MPOP-02 <br> Plessey SL562 Samsung LM741 |

Cross Reference Guide by Numeric Listing (Continued)

| NUMERIC | DESCRIPTION | SIGNETICS | ANALOG DEVICES | EXAR | FAIRCHILD | HITACHI | LINEAR TECH | MOTOROLA | NATIONAL | NEC | PMI | Raytheo | RCA | $\left\lvert\, \begin{gathered} \text { SGS/ } \\ \text { THOMSON } \end{gathered}\right.$ | SILICON general | SPRAGUE | TI | OTHERS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 747 | Dual Op Amp | $\mu \mathrm{A} 747 \mathrm{CD}, \mathrm{CF}, \mathrm{CN}$ $\mu$ A747F, N SA747CN |  |  | $\mu \mathrm{A} 47$ | HA17747 |  | MC1747 | LM747 | $\mu \mathrm{PC} 1418$ | OP-04 PM747 | RC747 | CA747 |  |  |  | $\mu A 747$ | Micropower MPOP-04 |
| 75188 | See 1488 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 75189 | See 1489 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7555 | CMOS TIMER | ICM7555CN, CD ICM7555IN, ID ICM7555MN |  |  |  |  |  |  | LMC555 |  |  |  |  |  |  |  | TLC555 | Intersil- <br> ICM7555 |
| 7820 | See 0820 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8126 | See 3526 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8160 | See 5560 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8161 | See 5561 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8168 | See 5568 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8464 | See 6012 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8564 | See 564 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Linear Products

| PART NUMBER | $\begin{gathered} \text { SMD } \\ \text { PACKAGE } \end{gathered}$ | DESCRIPTION |
| :---: | :---: | :---: |
| ADC0820D | SOL-20 | 8-Bit CMOS A/D |
| *DAC08ED | SO-16 | 8-Bit D/A Converter |
| *LF398D | SO-14 | Sample-and-Hold Amp |
| LM1870D | SOL-20 | Stereo Demodulator |
| LM2901D | SO-14 | Quad Volt Comparator |
| LM2903D | SO-8 | Dual Volt Comparator |
| LM311D | SO-8 | Voltage Comparator |
| LM319D | SO-14 | High-Speed Dual Comparator |
| LM324AD | SO-14 | Quad Op Amp |
| LM324D | SO-14 | Quad Op Amp |
| LM339D | SO-14 | Quad Volt Comparator |
| LM358AD | SO-8 | Dual Op Amp |
| LM358D | SO-8 | Dual Op Amp |
| LM393D | SO-8 | Dual Comparator |
| *MC1408-8D | SO-16 | 8-Bit D/A Converter |
| MC1458D | SO-8 | Dual Op Amp |
| MC1488D | SO-14 | Quad Line Driver |
| MC1489D | SO-14 | Quad Line Receiver |
| MC1489AD | SO-14 | Quad Line Receiver |
| MC3302D | SO-14 | Quad Volt Comparator |
| MC3361D | SOL-16 | Low Power FM IF |
| MC3403D | SO-14 | Quad Low Power Op Amp |
| NE4558D | SO-8 | Dual Op Amp |
| *NE5018D | SOL-24 | 8-Bit D/A Converter |
| *NE5019D | SOL-24 | 8-Bit D/A Converter |
| *NE5036D | SO-14 | 6-Bit A/D Converter |
| NE5037D | SO-16 | 6-Bit A/D Converter |
| NE5044D | SO-16 | Prog 7-Channel Encoder |
| NE5045D | SO-16 | 7-Channel Decoder |
| NE5090D | SOL-16 | Address Relay Driver |
| NE5105/AD | SO-8 | High-Speed Comparator |
| NE5170A | PLCC-28 | Octal Line Driver |
| NE5180A | PLCC-28 | Octal Line Receiver |
| NE5204D | SO-8 | High-Frequency Amp |
| NE5205D | SO-8 | High-Frequency Amp |
| NE521D | SO-14 | High-Speed Dual Comparator |
| NE5212D8 | SO-8 | Transimedance Amplifier |
| NE522D | SO-14 | High-Speed Dual Comparator |
| NE5230D | SO-8 | Low Voltage Op Amp |
| NE527D | SO-14 | High-Speed Comparator |
| NE529D | SO-14 | High-Speed Comparator |


| PART NUMBER | $\begin{gathered} \text { SMD } \\ \text { PACKAGE } \end{gathered}$ | DESCRIPTION |
| :---: | :---: | :---: |
| NE532D | SO-8 | Dual Op Amp |
| *NE544D | SOL-16 | Servo Amp |
| *NE5512D | SO-8 | Dual Hı-Perf Op Amp |
| *NE5514D | SOL-16 | Quad Hi-Perf Op Amp |
| NE5517D | SO-16 | Dual Hi-Perf Amp |
| NE5520D | SOL-16 | LVDT Signal Cond Ckt |
| *NE5532D | SOL-16 | Dual Low-Noise Op Amp |
| *NE5533D | SOL-16 | Low-Noise Op Amp |
| NE5534AD | SO-8 | Low-Noise Op Amp |
| NE5534D | SO-8 | Low-Noise Op Amp |
| NE5537D | SO-14 | Sample-and-Hold Amp |
| NE5539D | SO-14 | Hi-Freq Amp Wideband |
| NE555D | SO-8 | Single Timer |
| NE556D | SO-14 | Dual Timer |
| NE5560D | SO-16 | SMPS Control Ckt |
| NE5561D | SO-8 | SMPS Control Ckt |
| NE5562D | SOL-20 | SMPS Control Ckt |
| NE5568D | SO-8 | SMPS Control Ckt |
| NE558D | SOL-16 | Quad Timer |
| NE5592D | SO-14 | Dual Video Amp |
| NE564D | SO-16 | Hi-Frequency PLL |
| *NE565D | SO-14 | Phase Locked Loop |
| NE566D | SO-8 | Function Generator |
| NE567D | SO-8 | Tone Decoder PLL |
| NE568D | SOL-20 | PLL |
| NE571D | SOL-16 | Compandor |
| NE572D | SOL-16 | Prog Compandor |
| *NE587D | SOL-20 | 7 Seq LED Driver (Anode) |
| *NE589D | SOL-20 | 7 Seq LED Driver (Cath) |
| NE5900D | SOL-16 | Call Progress Decoder |
| NE592D14 | SO-14 | Video Amp |
| NE592D8 | SO-8 | Video Amp |
| NE592HD14 | SO-14 | Hi-Gan Video Amp |
| NE592HD8 | SO-8 | Hi-Gain Video Amp |
| *NE594D | SOL-20 | Vac Fluor Disp Driver |
| NE602D | SO-8 | Double Bal Mixer/ Oscillator |
| NE604D | SO-16 | Low Power FM IF System |
| NE605 | SOL-20 | FM IF System |
| NE612D | SO-8 | Double Balanced Mixer/Oscillator |
| NE614D | SO-16 | Low Power FM IF System |
| *PCD3311TD | SO-16 | DTMF/Melody Generator |

## SO Availability List

| PART NUMBER | $\begin{aligned} & \text { SMD } \\ & \text { PACKAGE } \end{aligned}$ | DESCRIPTION |
| :---: | :---: | :---: |
| PCD3312TD | SO-8 | DTMF/Melody Generator With ICC |
| PCD3315TD | SOL-28 | Repertory Pulse Dial |
| PCD3360TD | SO-16 | Progress Tone Ringer |
| PCF2100TD | SOL-28 | LCD Duplex Driver (40) |
| PCF2111TD | VSO-40 | LCD Duplex Driver (64) |
| PCF2112TD | VSO-40 | LCD Duplex Driver (32) |
| PCF8570TD | SO-8 | Static RAM ( $256 \times 8$ ) |
| PCF8571TD | SO-8 | 1K Serial RAM |
| PCF8573TD | SO-16 | Clock/Timer |
| PCF8574TD | SO-16 | Remote I/O Expander |
| PCF8576TD | VSO-56 | MUX/Static Driver |
| PCF8577TD | VSO-40 | 32-/64-Segment LCD Driver |
| SA5105/AD | SO-8 | High-Speed Comparator |
| SA5230D | SO-8 | Low Voltage Op Amp |
| SA5212D8 | SO-8 | Transimpedance Amp |
| SA532D | SO-8 | Dual Op Amp |
| SA534D | SO-14 | Dual Op Amp |
| SA555D | SO-8 | Single Timer |
| SA571D | SOL-16 | Compandor |
| SA572D | SOL-16 | Compandor |
| *SA594D | SOL-20 | Vac Fluor Disp Driver |
| SA602D | SO-8 | Double Bal Mixer/ Oscillator |
| SA604D | SO-16 | Lower Power FM IF System |


| PART <br> NUMBER | SMD <br> PACKAGE | DESCRIPTION |
| :--- | :--- | :--- |
| SAA3004TD | SOL-20 | R/C Transmitter |
| SG3524D | SO-16 | SMPS Control Circuit |
| TDA1001BTD | SO-16 | Noise Suppressor |
| TDA1005ATD | SO-16 | Stereo Decoder |
| TDA3047TD | SO-16 | IR Preamp |
| TDA3048TD | SO-16 | IR Preamp |
| TDA5040TD | SO-8 | Brushless DC Motor |
|  |  | Driver |
| TDA7010TD | SO-16 | FM Radio Circuit |
| TDA70050TD | SO-8 | Mono/Stereo Amp |
| TDD1742TD | SOL-28 | Frequency Synthesizer |
| ULN2003D | SO-16 | Transistor Array |
| ULN2004D | SO-16 | Transistor Array |
| MA723CD | SO-14 | Voltage Regulator |
| MA741CD | SO-8 | Single Op Amp |
| MA747CD | SO-14 | Dual Op Amp |

NOTE:
*Non-standard pinout.

## NOTE:

For information regarding additional SO products released since the publication of this document, contact your local Signetics Sales Office.

## Signetics

## Linear Products

Signetics' Linear integrated circuit products may be ordered by contacting either the local Signetics sales office, Signetics representatives and/or Signetics authorized distributors. A complete listing is located in the back of this manual.
Minimum Factory Order:
Commercial Product:
$\$ 1000$ per order
$\$ 250$ per line item per order
Military Product:
\$250 per line item per order
Table 1 provides part number information concerning Signetics originated products.
Table 2 is a cross reference of both the old and new package suffixes for all presently existing types, while Tables 3 and 4 provide appropriate explanations on the various prefixes employed in the part number descriptions.
As noted in Table 3, Signetics defines device operating temperature range by the appropriate prefix. It should be noted, however, that an SE prefix $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) indicates only the operating temperature range of a device and not its military qualification status. The military qualification status of any Linear product can be determined by either looking in the Military Data Manual and/ or contacting your local sales office. SE, SG, $\mu \mathrm{A}, \mathrm{UC}$

Table 1. Part Number Description

| PART NUMBER | CROSS REF <br> PART NO. | PRODUCT <br> FAMILY | PRODUCT <br> DESCRIPTION |
| :--- | :--- | :--- | :--- |

## Ordering Information

## Table 2. Package Descriptions

| OLD | NEW | $\begin{array}{c}\text { PACKAGE } \\ \text { DESCRIPTION }\end{array}$ |
| :--- | :--- | :---: |
| A, AA | N | N-14 |
| A-lead plastic DIP |  |  |
| 14-lead plastic DIP |  |  |
| (selected analog |  |  |
| products only) |  |  |$\}$

Table 3. Signetics Prefix and Device Temperature

| PREFIX | DEVICE TEMPERATURE <br> RANGE |
| :--- | :--- |
| NE | 0 to $+70^{\circ} \mathrm{C}$ |
| SE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

Table 4. Industry Standard Prefix

| PREFIX | DEVICE FAMILY |
| :--- | :---: |
| ADC | Linear Industry Standard |
| AM | Linear Industry Standard |
| CA | Linear Industry Standard |
| DAC | Linear Industry Standard |
| ICM | Linear Industry Standard |
| LF | Linear Industry Standard |
| LM | Linear Industry Standard |
| MC | Linear Industry Standard |
| NE | Linear Industry Standard |
| SA | Linear Industry Standard |
| SE | Linear Industry Standard |
| SG | Linear Industry Standard |
| uA | Linear Industry Standard |
| UC | Linear Industry Standard |

## Signetics

## Ordering Information for Prefixes HE, OM, PC, PN, SA, TD, TE

Signetics' integrated circuit products may be ordered by contacting either the local Signetics sales office, Signetics representatives and/or Signetics authorized distributors.
Minimum Factory Order:
Commercial Product:
\$ 1000 per order
\$ 250 per line item per order
Table 1 provides part number information concerning Signetics/Philips integrated circuits.

Table 2 provides package suffixes and descriptions for all presently existing types. Letters following the device number not used in Table 2 are considered to be part of the device number.
Table 3 provides explanations on the various prefixes employed in the part number descriptions. As noted in Table 3, Signetics/Philips device operating temperature is defined by the appropriate prefix.

## OPERATING TEMPERATURE:

The third letter of the prefix, in a threeletter prefix, is the temperature designator.

The letters A to F give information about the operating temperature:
A: Temperature range not specried. See data sheet.
e.g. TDA2541N

B: 0 to $+70^{\circ} \mathrm{C}$
e.g. PCB8573PN

C: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
e.g. PCC2111PN

D: $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ e.g. PCD8571PN
$\mathrm{E}:-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
e.g. PCE2111PN

F: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ e.g. PCF2111PN

Table 1. Part Number Description

|  | PART <br> NUMBER | PRODUCT FAMILY | PRODUCT DESCRIPTION |
| :---: | :---: | :---: | :---: |
|  |  | and Tempe | Video IF Amplifier <br> $\longrightarrow$ Description of Product Function <br> Linear <br> Prefix - See Table |

Table 2. Package Description

| SUFFIX | PACKAGE DESCRIPTION |
| :---: | :--- |
| PN | 8-, 14-, 16-, 18-, 20-, 24-, 28-, 40-lead plastic DIP |
| TD | Microminature Package (SO) |
| DF | 14-, 16-, 18-, 22-, 24-lead ceramic DIP |
| U | Single in-line plastic (SIP) and SIP power packages |

Table 3. Device Prefix

| PREFIX |  |
| :---: | :--- |
| HEx | CMOS circuit |
| OM | Linear circuit |
| PCx | CMOS circuit |
| PNx | NMOS circuit |
| SAx | Digital circuit |
| TDx | Linear circuit |
| TEX | Linear circuit |

## Signetics

## Quality and Reliability

Linear Products

## SIGNETICS' ZERO DEFECTS PROGRAM

In recent years, American industry has demanded increased product quality of its IC suppliers in order to meet growing international competitive pressures. As a result of this quality focus, it is becoming clear that what was once thought to be unattainable - zero defects - is, in fact, achievable.

The IC supplier committed to a standard of zero defects provides a competitive advantage to today's electronics OEM. That advantage can be summed up in four words: reduced cost of ownership. As IC customers look beyond purchase price to the total cost of doing business with a vendor, it is apparent that the quality-conscious supplier represents a viable cost reduction resource. Consistently high quality circuits reduce requirements for expensive test equipment and personnel, and allow for smaller inventories, less rework, and fewer field failures.

## REDUCING THE COST OF OWNERSHIP THROUGH TOTAL QUALITY PERFORMANCE

Quality involves more than just IC's that work. It also includes cost-saving advantages that come with error-free service - on-time delivery of the right quantity of the right product at the agreed-upon price. Beyond the product, you want to know you can place an order and feel confident that no administrative problems will arise to tie up your time and personnel.
Today, as a result of Signetics' growing appreciation of the concern with cost of ownership, our quality improvement efforts extend out from the traditional areas of product conformance into every admınistrative function, including order entry, scheduling, delivery, shipping, and invoicing. Driving this process is a Corporate Quality Improvement Team, comprised of the president and his staff, which oversees the activities of 30 other Quality Improvement Teams throughout the company.

## LINEAR PRODUCT QUALITY

Signetics has put together a winning process for the manufacturing of Linear Integrated Circuits. The circuits produced by our Linear Division must meet rigid criteria as defined in our design rules and as evaluated through product characterization over the device operating temperature range.

Product conformance to specification is measured throughout the manufacturing cycle. Signetics calls the first submittal to a Product or Quality Assurance gate our Estımated Process Quality or EPQ. It is an internal measure used to drive our Quality Improvement Programs toward our goal of Zero Defects. All product acceptance sampling plans have zero as their acceptance criteria. Only shipments that demonstrate zero defects during these acceptance tests may be shipped to our customers. This is in accordance with our commitment to our Zero Defect policy.
Our standard is Zero Defects and our customers' statistics and awards for outstanding product quality demonstrate our advance toward this goal. Nowhere is this more evident than at our Electrical and Visual-Mechanical Outgoing Product Assurance inspection gates. Over the past eight years, the measured defect level at the first submission to Electrical Product Assurance for Linear products has dropped from over 4000PPM ( $0.4 \%$ ) to under 50PPM ( $0.005 \%$ ) (See Figure 1a). Similarly our Visual-Mechanıcal (body defects, lead bend, etc.) defect level has improved remarkably (see Figure 1b). The results from our Quality Improvement Program have allowed Signetics to take the industry leadership position with its Zero Defects Limited Warranty policy. No longer is it necessary to negotiate a mutually acceptable AQL between buyer and Signetics. Signetics will replace any lot in which a customer finds one verified defective part.

## QUALITY DATABASE REPORTING SYSTEM — QA05

The capabilities of our manufacturing process are measured and the results are recorded through our corporate-wide QA05 database system. The QA05 system collects the results on all finished lots and feeds this data back to concerned organizations where appropriate corrective actions can be taken. The QA05 reports Estımated Process Quality (EPQ) data which are the sample inspection results for first submittal lots to Quality Assurance inspection for electrical, visual/mechanical, hermetıcity, and documentation. Data from this system is available upon request and is distributed routinely to our customers who have formally adopted our Ship-to-Stock program.

## CUSTOMER/VENDOR COOPERATION IS AT THE heart of zero defects AND REDUCED COSTS

Working to a zero defects standard requires that emphasis be consistently placed, not on "catching" defects, but on preventing them from ever occurring. This strong preventive focus, which demands that quality be "built-in'" rather than "inspected in," includes a much greater attention to ongoing communication on quality-related issues. At Signetics, a focus on this cooperative approach has resulted in better service to all customers and the development of two innovative customer/vendor programs: Ship-to-Stock and Self-Qual.

## Signetics' Ship-to-Stock

## Program

Ship-to-Stock is a joint program between Signetics and a customer which formally certifies specific parts to go directly into inventory or to the assembly line from the customer's receiving dock without incoming inspection. This program was developed at the request of several major customers after they had worked with us and had a chance to experience the data exchange and joint corrective action that occurs as part of our quality improvement program.
The key elements of the Ship-to-Stock program are:

- Signetics and customer agree on a list of products to be certified, complete device correlation, and sign a specification.
- The product Estimated Product Quality (EPQ) must be 300 ppm or less for the past 3 months.
- Signetics will share Quality (QA05) and Reliability data on a regular basis.
- Signetics will alert Ship-to-Stock customers of any changes in quality or reliability which could adversely impact their product.

Any customer interested in the benefits of the Ship-to-Stock program should contact his local Signetics sales office for a brochure and further details.

As a result of their participation in the Ship-toStock Program, many of our customers have eliminated costly incoming testing on selected ICs. We will work together with any customer interested to establish a Ship-to-Stock Program, and identify the products to be included in the program and finalize all neces-


Figure 1a. Product Electrical Quality

sary terms and conditions. From that point, the specified products can go directly from the receiving dock to the assembly line or into inventory. Signetics then provides, free of charge, monthly reports on those products.

In our efforts to continually reduce cost of ownership, we are now using the experience we have ganed with Ship-to-Stock to begin developing a Just-In-Time Program. With Just-in-Time, products will be delivered to the receiving dock just as they are needed, permit-
ting continuous-flow manufacturing and elimınating the need for expensive inventories.

## Signetics Self-Qual Program

Like Ship-to-Stock, our Self-Qual Program employs a cooperative approach based on ongoing information exchange. At Signetics, formal qualificatıon procedures are required for all new or changed materials, processes, products, and facilities. Prior to 1983, we created our qualification programs independently. Our major customers would then test samples to confirm our findings. Now, under the new Self-Qual Program, customers can be directly involved in the prequalification stage. When we feel we have a promising enhancement to offer, customers will be invited to participate in the development of the qualification plan. This eliminates the need to duplicate expensive qualification testing and also adds another dimension to our ongoing efforts to build in quality.

## WE WANT TO WORK WITH YOU

At Signetics, we know that our success depends on our ability to support all our customers with the defect-free, higher density, higher performance products needed to compete effectively in today's demanding business environment. To achieve this goal, quality in another arena - that of communications is vital. Here are some specific ways we can maintan an ongoing dialogue and information exchange between your company and ours on the quality issue:

- Periodical face-to-face exchanges of data and quality improvement ideas between the customer and Signetics can help prevent problems before they occur.
- Test correlation data is very useful. Line pull information and field failure reports also help us improve product performance.
- When a problem occurs, provide us as soon as possible with whatever specific data you have. This will assist us in taking prompt corrective action.
Quality products are, in large measure, the result of quality communication. By working together, by opening up channels through which we can talk openly to each other, we will insure the creation of the innovative, reliable, cost effective products that help insure a competitive edge.


## QUALITY AND RELIABILITY ASSURANCE

Signetics' Linear Division Quality and Reliability Assurance Department is involved in all stages of the production of our Linear ICs:

- Product Design and Process Development
- Wafer Fabrication
- Assembly
- Inspection and Test
- Product Reliability Monitorıng
- Customer liaison

The result of this continual involvement at all stages of production enables us to provide feedback to refine present and future designs, manufacturing processes, and test methodology to enhance both the quality and reliability of the products delivered to our customers.

## RELIABILITY BEGINS WITH THE DESIGN

Quality and reliability must begin with design. No amount of extra testing or inspection will produce reliable ICs from a design that is inherently unreliable. Signetics follows very strict design and layout practices with its circuits. To elminate the possibility of metal migration, current density in any path cannot exceed $5 \times 10^{5} \mathrm{amps} / \mathrm{cm}^{2}$. Layout rules are followed to minimıze the possibility of shorts, circuit anomalies, and SCR type latch-up effects. All circuit designs are computerchecked using the latest CAD software for adherence to design rules. Simulations are performed for functionality and parametric performance over the full operating ranges of voltage and temperature before going to production. These steps allow us to meet
device specifications not only the first time, but also every time thereafter.

## PRODUCT CHARACTERIZATION

Before a new design is released, the characterization phase is completed to insure that the distribution of parameters resulting from lot-to-lot variations is well within specified limits. Such extensive characterization data also provides a basis for identifying unique application-related problems which are not part of normal data sheet guarantees.

## RELIABILITY MEASUREMENT PROGRAMS

Signetics has developed comprehensive product and process qualification programs to assure that its customers are receiving highly reliable products for their critical applications. Additionally, ongoing reliability monitoring programs, SURE III and Product Monitor, sample standard production product on a regularly established basis (see Table I below).

## DESCRIPTION OF STRESSES

SHTL — Static High Temperature Life: SHTL stressing applies static DC bias to the device. This has specific merit in detectıng ionic contamination problems which require continuous uninterrupted bias to drive contaminants to the silicon surface. DHTL stressing is not as effective in detecting such problems because the bias continuously
changes, intermittently generating and healing the problem.

HTSL - High Temperature Storage Life: This stress exposes the parts to elevated temperatures $\left(150^{\circ} \mathrm{C}-175^{\circ} \mathrm{C}\right)$ with no applied bias.

THBS - Biased Temperature-Humidity, Static: This accelerated temperature and humidity blas stress is performed at $85^{\circ} \mathrm{C}$ and $85 \%$ relative humidity $\left(85^{\circ} \mathrm{C} / 85 \% \mathrm{RH}\right)$.

TMCL - Temperature Cycling, Air-to-Air: The device is cycled between the specified upper and lower temperature without power in an air or nitrogen environment. Normal temperature extremes are $-65^{\circ} \mathrm{C}$ and $+150^{\circ} \mathrm{C}$ with a minımum 10 mınute dwell and 5 minute transition per Mil-STD-883C, Method 1010.5, Condition C. This is a good test to measure the overall package to die mechancal compatibility, because the thermal expansion coefficients of the plastic are normally very much higher than those of the die and leadframe.

PPOT - Pressure Pot: This stress exposes the devices to saturated steam at elevated temperature and pressure. The standard condition is 20 PSIG which occurs at a temperature of $127^{\circ} \mathrm{C}$ and $100 \% \mathrm{RH}$. The stress is used to test the moisture resistance of plastic encapsulated devices. Because the steam environment has an unlimited supply of moisture and ample temperature to catalyze thermally activated events, it is effective at detectıng corrosion problems, contamınation in-

Table I. RELIABILITY ASSURANCE PROGRAMS

| RELIABILITY FUNCTION | TYPICAL STRESS | FREQUENCY |
| :--- | :--- | :--- |
| New Process Qualification | High Temperature Operatıng Life <br> Biased Temperature-Humidity, Statıc <br> High Temperature Storage Life <br> Pressure Pot <br> Temperature Cycle | Each new wafer fab process |
| New Product Qualification | High Temperature Operating Life <br> Biased Temperature-Humidity, Static <br> Hıgh Temperature Storage Life <br> Pressure Pot <br> Temperature Cycle <br> Electrostatic Discharge Characterızation | Each new product |
| SURE III | High Temperature Operatıng Life <br> Biased Temperature-Humidity, Statıc <br> High Temperature Storage Life <br> Pressure Pot <br> Temperature Cycle <br> Thermal Shock | Each fab process family, <br> every four weeks |
| Product Monitor | Pressure Pot <br> Thermal Shock | Each package type and <br> technology family at each <br> assembly plant, every week |

duced leakage problems, and general glassivation stability and integrity

TMSK - Thermal Shock, Liquid-to-Liquid: Similar to TMCL, however, heating and cooling are done by immersing the units in hot and cold inert liquid. Temperature extremes are $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ with a minımum 5 minute dwell and less than 10 second transition per Mil-STD-883C, Method 1011.4, Condition C. Since heat transfer by conduction is generally much faster than by convection, the liquid-based thermal shock causes more rapid temperature changes in the part.

## PRODUCT QUALIFICATION

Linear products are subjected to rigorous qualification procedures for all new products or redesigns to current products. Qualification testing consists of:

- High Temperature Operatıng Life:
$T_{J}=150^{\circ} \mathrm{C}, 1000$ hours, static bias
- High Temperature Storage Life:
$T_{J}=175^{\circ} \mathrm{C}, 1000$ hours, unbiased
- Temperature Humidity Biased Life. $85^{\circ} \mathrm{C}, 85 \%$ relative humidity, 1000 hours, static bias
- Pressure Cooker:

20 psig, $127^{\circ} \mathrm{C}, 168$ hours, unbiased

- Temperature Cycle:
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, 500$ cycles, 10
minute dwell, air to air, unbiased
Formal qualification procedures are required for all new or changed products, processes, and facilities. These procedures ensure the high level of product reliability our customers expect. New facilities are qualified by corporate groups as well as by the quality organizations of specific units that will operate in the facility. After qualification, products manufactured by the new facility are subjected to highly accelerated environmental stresses to ensure that they can meet rigorous failure rate requirements. New or changed processes are sımilarly qualified.


## ONGOING RELIABILITY ASSESSMENT PROGRAMS

## The SURE Program

The SURE (Systematic and Uniform Reliability Evaluation) program audits products from each of Signetics Linear Division's process families: Bipolar Junction, Single Layer Metal, Dual Layer Metal, Goldd-Doped and Schottky, Oxide Isolated and ACMOS, under a variety of accelerated stress conditions. This program, first introduced in 1964, has evolved to suit changing product complexities and performance requirements

## The Audit Program

Samples are selected from each process family every four weeks and are subjected to each of the following stresses.

- High Temperature Operating Life:
$T_{J}=150^{\circ} \mathrm{C}, 1000$ hours, static bias
- Temperature Humidity Biased Life: $85^{\circ} \mathrm{C}, 85 \%$ relative humidity, 1000 hours, static bias
- Pressure Cooker-

20 psig, $127^{\circ} \mathrm{C}, 72$ hours, unbiased

- Thermal Shock. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, 300$ cycles, 5 minute dwell, liquid-to-liquid, unbiased
- Temperature Cycling.
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, 1000$ cycles, 10
mınute dwell, air-to-air, unbiased


## The Product Monitor Program

In addition, each Signetics assembly plant performs Pressure Cooker and Thermal Shock SURE Product Monitor stresses on a weekly basis on each molded package by pin count per the same conditions as the SURE Program

## Product Reliability Reports

The data from these test matrices provides a basic understanding of product capability, an indıcation of major failure mechanisms, and an estımated failure rate resulting from each stress. This data is compiled periodically and is available to customers upon request.

Many customers use this information in lieu of running their own qualification tests, thereby elıminatıng tıme-consuming and costly additıonal testing

## Reliability Engineering

In addition to the product performance monitors encompassed in the Linear SURE program, Signetıcs' Corporate and Division Relıability Engıneering departments sustain a broad range of evaluation and qualification activities.

Included in the engineering process are:

- Evaluation and qualification of new or changed materials, assembly/wafer-fab processes and equipment, product designs, facilities, and subcontractors.
- Device or generic group fallure rate studies
- Advanced environmental stress development.
- Failure mechanism characterization and corrective action/prevention reporting.

The environmental stresses utlized in the engıneering programs are sımilar to those utilized for the SURE monitor; however, more highly-accelerated conditions and extended durations typify these engineering projects. Additional stress systems such as biased pressure pot, power-temperature cycling, and cycle-biased temperature-humidity, are also included in some evaluation programs.

## Failure Analysis

The SURE Program and the Reliability Engineering Program both include fallure analysis activities and are complemented by corporate, divisional, and plant falure analysis departments. These engineering units provide a service to our customers who desire detailed fallure analysis support, who in turn provide Signetics with the technical understanding of the failure modes and mechanisms actually experienced in service. This information is essential in our ongoing effort to accelerate and improve our understandıng of product fallure mechanisms and their prevention.

## LINEAR DIVISION LINEAR PROCESS FLOW



## SIGNETICS' MANUFACTURING <br> FACILITIES

Signetics, as part of a multinational corporation, utilizes manufacturing facilities for wafer fabrication, package assembly, and test in three states and three overseas countries as shown in Table II. All wafer fabrication is performed in Signetics operated fabs which report to the Vice President of Die Manufac-
turing Operations (DMO) in Sunnyvale Simılarly, Signetics Assembly operations in Utah, Korea, and Thalland, report to the Vice President of Assembly Manufacturing Operations (AMO). Assembly subcontractors, Pebeı and Anam, are scheduled and controlled through the AMO organization. Assembly subcontractors process all product to Signetics' speciftcations and materials. Signetics has on-site
quality assurance personnel at each subcontractor to audit assembly processes and procedures.
All Signetics Linear products are electrically tested in Signetics operated facilities These facilities report to the manufacturing organization (DMO or AMO) operating the faclity at which they are located.

## Table II. Signetics' Linear Product Manufacturing Facilities

| Designation | Location | Process Families |
| :---: | :---: | :---: |
| Fab 01 <br> Fab 09 <br> Fab 16 <br> Fab 21 <br> Fab 22 | Sunnyvale, California <br> Orem, Utah <br> Sunnyvale, Californıa <br> Orem, Utah <br> Albuquerque, New Mexico | Bipolar Junction Isolated <br> Bipolar Gold Doped <br> Oxide Isolated <br> Bipolar Schottky <br> ACMOS |
| ASSEMBLY FACILITIES |  |  |
| Designation | Location | Package |
| SigKor <br> SigThai <br> Orem <br> Pebel <br> Anam | Seoul, Korea <br> Bangkok, Thailand <br> Orem, Utah <br> Kaohsiung, Taiwan <br> Seoul, Korea | DIP, SO, and PLCC <br> DIP and CERDIP <br> Milttary "Jan" Hermetic SO <br> SO and Metal Can |
| TEST FACILITIES |  |  |
| Designation | Location | Package |
| TA03 | Sunnyvale, California | Wafer Sort, Final Test and Quality Assurance |
| SigKor | Seoul, Korea | Final Test and Quality Assurance |
| SigThal | Bangkok, Thailand | Final Test and Quality Assurance |
| Sacto | Sacramento, California | Miltary Final Test and Quality Assurance |

## SYMBOLIZATION INFORMATION

Signetics' Linear Division products are symboled with the
following information on each package:

- Signetics' Logo
- Product Identification and Package Designator
- Traceability Code*
- Assembly Date and Plant Codes*
- Product Revision Level*
- SUPR II B Processing Code (if applicable)
* May appear on the backside of SO 8, 14 \& 16 lead packages due to space limitations on topside symbol.


## Example:

| S NE5534N | line 1 |
| ---: | :--- |
| FBW5491 | line 2 |
| 8901VCB | line 3 |

Line 1:
S = Signetıcs' Logo
NE5534 = Product type designation
$N=$ Package type:
$N=$ Dual-ın-Lıne Plastic
F = Dual-in-Line CerDip
$D=$ Small Outline (SO) Surface Mount
$A=$ Plastıc Leaded Chip Carrier (PLCC)
$E$ or $H=$ Metal Header
Line 2:
FBW5491 $=7$ character Traceability Code assigned to each
Assembly Lot which maintains product
traceability back to the Wafer Fabrication.
(May be truncated on SO-8 and metal headers.)
Line 3:
$8901=$ Assembly Date Code (YYWW) specifies the year (YY)
(YYWW) and week number (WW) that begins the 4 week assembly period during which the product was manufactured. Thus, 8901 indicates that the product was packaged during the first four weeks of 1989. The first digit of the year may be omitted on some packages: 901.
$\mathrm{V}=$ Assembly Plant Code which indicates the assembly facility in which the finished product was packaged.
Assembly Plants Codes are:
$V=$ Signetics Bangkok, Thailand
$K=$ Signetıcs Seoul, Korea
$B=$ Philips Kaohsiung, Taıwan
$\mathrm{L}=$ Anam Seoul, Korea
$\mathrm{C}=$ Product Revision Level
$B=$ SUPR II B Burn-in Processing Code (if present)
indicates that the product was processed through 100\% SUPR II B Burn-in for 21 hours under biased operation at a junction temperature ( Tj ) of $155^{\circ} \mathrm{C}$

## Linear Products

INDEX
Introduction to $\mathrm{I}^{2} \mathrm{C}$ ..... 3-3
$1^{2} \mathrm{C}$ Bus Specification ..... 3-4
AN168 The Inter-Integrated Circuit $\left(I^{2} \mathrm{C}\right)$ Serial Bus. Theory andPractical Considerations3-16

## Signetics

## Linear Products

## THE $\mathbf{I}^{2} \mathrm{C}$ CONCEPT

The inter-IC bus $\left(I^{2} C\right)$ is a 2 -wire serial bus designed to provide the facilities of a small area network, not only between the circuits of one system, but also between different systems; e.g., teletext and tuning.
Philips/Signetics manufactures many devices with built-in $1^{2} \mathrm{C}$ interface capability, any of which can be connected in a system by simply "clipping" it to the $\mathrm{I}^{2} \mathrm{C}$ bus. Hence, any collection of these devices around the $1^{2} \mathrm{C}$ bus is known as 'clips.'
The $I^{2} C$ bus consists of two bidirectional lines: the Serial Data (SDA) line and the Serial Clock (SCL) line. The output stages of devices connected to the bus (these devices could be NMOS, CMOS, $I^{2} C, T T L, .$. ) must have an open-drain or open-collector in order to perform the wired-AND function. Data on
the $I^{2} \mathrm{C}$ bus can be transferred at a rate up to $100 \mathrm{kbits} / \mathrm{sec}$. The physical bus length is limited to 13 feet and the number of devices connected to the bus is solely dependent on the limiting bus capacitance of 400 pF .

The inherent synchronization process, built into the $1^{2} \mathrm{C}$ bus structure using the wiredAND technique, not only allows fast devices to communicate with slower ones, but also eliminates the "Carrier Sense Multiple Access/Collision Detect" (CSMA/CD) effect found in some local area networks, such as Ethernet.

Master-slave relationships exist on the $1^{2} \mathrm{C}$ bus; however, there is no central master. Therefore, a device addressed as a slave during one data transfer could possibly be the master for the next data transfer. Devices are
also free to transmit or receive data during a transfer.

To summarize, the $I^{2} C$ bus eliminates interfacing problems. Since any peripheral device can be added or taken away without affecting any other devices connected to the bus, the $I^{2} \mathrm{C}$ bus enables the system designer to build various configurations using the same basic architecture.
Application areas for the $I^{2} \mathrm{C}$ bus include:
Video Equipment
Audio Equipment
Computer Termınals
Home Appliances
Telephony
Automotive
Instrumentation
Industrial Control

## $1^{2} \mathrm{C}$ Bus Specification

## Linear Products

## INTRODUCTION

For 8 -bit applications, such as those requiring single-chip microcomputers, certain design criteria can be established:

- A complete system usually consists of at least one microcomputer and other peripheral devices, such as memories and I/O expanders.
- The cost of connecting the various devices within the system must be kept to a minimum.
- Such a system usually performs a control function and does not require high-speed data transfer.
- Overall efficiency depends on the devices chosen and the interconnecting bus structure.

In order to produce a system to satisfy these criteria, a serial bus structure is needed. Although serial buses don't have the throughput capability of parallel buses, they do require less wiring and fewer connecting pins. However, a bus is not merely an interconnecting wire, it embodies all the formats and procedures for communication within the system.

Devices communicating with each other on a serial bus must have some form of protocol which avoids all possibilities of confusion, data loss and blockage of information. Fast devices must be able to communicate with slow devices. The system must not be dependent on the devices connected to it, otherwise modifications or improvements would be impossible. A procedure has also to be resolved to decide which device will be in control of the bus and when. And if different devices with different clock speeds are connected to the bus, the bus clock source must be defined.

All these criteria are involved in the specification of the $I^{2} C$ bus.

## THE $1^{2} \mathrm{C}$ BUS CONCEPT

Any manufacturing process (NMOS, CMOS, $I^{2} L$ ) can be supported by the $1^{2} C$ bus. Two wires (SDA - serial data, SCL-serial clock) carry information between the devices connected to the bus. Each device is recognized by a unique address - whether it is a microcomputer, LCD driver, memory or keyboard interface - and can operate as either a transmitter or receiver, depending on the function of the device. Obviously an LCD driver is only
a receiver, while a memory can both receive and transmit data. In addition to transmitters and receivers, devices can also be considered as masters or slaves when performing data transfers (see Table 1). A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.
The $I^{2} \mathrm{C}$ bus is a multi-master bus. This means that more than one device capable of controlling the bus can be connected to it. As masters are usually microcomputers, let's consider the case of a data transfer between two microcomputers connected to the $\mathrm{I}^{2} \mathrm{C}$ bus (Figure 1). This highlights the masterslave and receiver-transmitter relationships to be found on the $I^{2} C$ bus. It should be noted that these relationships are not permanent, but only depend on the direction of data transfer at that time. The transfer of data would follow in this way:

1) Suppose microcomputer A wants to send information to microcomputer $B$

- microcomputer A (master) addresses microcomputer B (slave)
- microcomputer A (master transmitter) sends data to microcomputer B (slave receiver)
- microcomputer A terminates the transfer.

2) If microcomputer $A$ wants to receive information from microcomputer $B$

- microcomputer A (master) addresses microcomputer B (slave)
- microcomputer $A$ (master receiver) receives data from microcomputer B (slave transmitter)
- microcomputer A terminates the transfer.

Even in this case, the master (microcomputer A) generates the timing and terminates the transfer.

The possibility of more than one microcomputer being connected to the $1^{2} \mathrm{C}$ bus means that more than one master could try to initiate a data transfer at the same time. To avoid the chaos that might ensue from such an event, an arbitration procedure has been developed. This procedure relies on the wired-AND connection of all devices to the $I^{2} \mathrm{C}$ bus.
If two or more masters try to put information on to the bus, the first to produce a one when the other produces a zero will lose the arbitration. The clock signals during arbitration are a synchronized combination of the clocks generated by the masters using the wired-AND connection to the SCL line (for more detailed information concerning arbitration see Arbitration and Clock Generation).
Generation of clock signals on the $I^{2} \mathrm{C}$ bus is always the responsibility of master devices; each master generates its own clock signals when transferring data on the bus. Bus clock signals from a master can only be altered when they are stretched by a slow slave


## $I^{2} C$ Bus Specification

Table 1. Definition of $I^{2} C$ Bus Terminology

| TERM | DESCRIPTION |
| :--- | :--- |
| Transmitter | The device which sends data to the bus |
| Receiver | The device which receives data from the bus |
| Master | The device which initiates a transfer, generates clock <br> signals and terminates a transfer |
| Slave | The device addressed by a master |
| Multı-master | More than one master can attempt to control the <br> bus at the same time without corrupting the message |
| Arbitration | Procedure to ensure that if more than one master <br> simultaneously tries to control the bus, only one is <br> allowed to do so and the message is not corrupted |
| Synchronization | Procedure to synchronize the clock signals of two or <br> more devices |



Figure 2. Connection of Devices to the $I^{2} \mathrm{C}$ Bus


Figure 3. Bit Transfer on the $1^{2} \mathrm{C}$ Bus
SDA
START CONDITION

> STOP CONDITION

Figure 4. Start and Stop Conditions
device holding down the clock line or by another master when arbitration takes place.

## GENERAL CHARACTERISTICS

Both SDA and SCL are bidirectional lines, connected to a positive supply voltage via a pull-up resistor (see Figure 2). When the bus is free, both lines are High. The output stages of devices connected to the bus must have an open-dran or open-collector in order to perform the wired-AND function. Data on the $1^{2} \mathrm{C}$ bus can be transferred at a rate up to $100 \mathrm{kbt} / \mathrm{s}$. The number of devices connected to the bus is solely dependent on the limiting bus capacitance of 400 pF .

## BIT TRANSFER

Due to the variety of different technology devices (CMOS, NMOS, $I^{2}$ L) which can be connected to the $I^{2} C$ bus, the levels of the logical 0 (Low) and 1 (High) are not fixed and depend on the appropriate level of $\mathrm{V}_{\mathrm{DD}}$ (see Electrical Specifications). One clock pulse is generated for each data bit transferred.

## Data Validity

The data on the SDA line must be stable during the High period of the clock. The High or Low state of the data line can only change when the clock signal on the SCL line is Low (Figure 3).

## Start and Stop Conditions

Within the procedure of the $I^{2} \mathrm{C}$ bus, unique situations arise which are defined as start and stop conditions (see Figure 4).
A High-to-Low transition of the SDA line while SCL is High is one such unıque case. This situation indicates a start condition.

A Low-to-High transition of the SDA line while SCL is High defines a stop condition.

Start and stop conditions are always generated by the master. The bus is considered to be busy after the start condition. The bus is considered to be free again a certain time after the stop condition. This bus free situation will be described later in detail.

Detection of start and stop conditions by devices connected to the bus is easy if they possess the necessary interfacing hardware. However, microcomputers with no such interface have to sample the SDA line at least twice per clock period in order to sense the transition.

## TRANSFERRING DATA

## Byte Format

Every byte put on the SDA line must be 8 bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte must be followed by an acknowledge bit.

## $1^{2} \mathrm{C}$ Bus Specification



Figure 5. Data Transfer on the $I^{2} \mathrm{C}$ Bus


Figure 6. Acknowledge on the $\mathbf{I}^{2} \mathrm{C}$ Bus

Data is transferred with the most significant bit (MSB) first (Figure 5). If a receiving device cannot receive another complete byte of data until it has performed some other function, for example, to service an internal interrupt, it can hold the clock line SCL Low to force the transmitter into a wait state. Data transfer then continues when the receiver is ready for another byte of data and releases the clock line SCL.
In some cases, it is permitted to use a different format from the $I^{2} \mathrm{C}$ bus format, such as CBUS compatible devices. A message which starts with such an address can be terminated by the generation of a stop condition, even during the transmission of a byte. In this case, no acknowledge is generated.

## Acknowledge

Data transfer with acknowledge is obligatory. The acknowledge-related clock pulse is generated by the master. The transmitting device releases the SDA line (High) during the acknowledge clock pulse.

The receiving device has to pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable Low during the high period of this clock pulse (Figure 6). Of course, setup and hold times must also be taken into account and these will be described in the Timing section.
Usually, a receiver which has been addressed is obliged to generate an acknowledge after each byte has been received (except when the message starts with a CBUS address.

When a slave receiver does not acknowledge on the slave address, for example, because it is unable to receive while it is performing some real-time function, the data line must be left High by the slave. The master can then generate a STOP condition to abort the transfer.
If a slave receiver does acknowledge the slave address, but some time later in the transfer cannot receive any more data bytes, the master must again abort the transfer. This is indicated by the slave not generating the acknowledge on the first byte following. The
slave leaves the data line High and the master generates the STOP condition.

In the case of a master receiver involved in a transfer, it must signal an end of data to the slave transmitter by not generating an acknowledge on the last byte that was clocked out of the slave. The slave transmitter must release the data line to allow the master to generate the STOP condition.

## ARBITRATION AND CLOCK GENERATION

## Synchronization

All masters generate their own clock on the SCL line to transfer messages on the $I^{2} \mathrm{C}$ bus. Data is only valid during the clock High period on the SCL line; therefore, a defined clock is needed if the bit-by-bit arbitration procedure is to take place.

Clock synchronization is performed using the wired-AND connection of devices to the SCL LINE. This means that a High-to-Low transi-

## $1^{2} \mathrm{C}$ Bus Specification



Figure 7. Clock Synchronization During the Arbitration Procedure


Figure 8. Arbitration Procedure of Two Masters
tion on the SCL line will affect the devices concerned, causing them to start counting off their Low period. Once a device clock has gone Low it will hold the SCL line in that state until the clock High state is reached (Figure 7). However, the Low-to-High change in this device clock may not change the state of the SCL line if another device
clock is still withın its Low period. Therefore, SCL will be held Low by the device with the longest Low period. Devices with shorter Low periods enter a High wait state during this time.
When all devices concerned have counted off their Low period, the clock line will be released and go High. There will then be no difference between the device clocks and the
state of the SCL line and all of them will start counting their High periods. The first device to complete its High period will again pull the SCL line Low.

In this way, a synchronızed SCL clock is generated for which the Low period is determined by the device with the longest clock Low period while the High period on SCL is determined by the device with the shortest clock High period.

## Arbitration

Arbitration takes place on the SDA line in such a way that the master which transmits a High level, while another master transmits a Low level, will switch off its DATA output stage since the level on the bus does not correspond to its own level.

Arbitration can carry on through many bits. The first stage of arbitration is the comparison of the address bits. If the masters are each trying to address the same device, arbitration continues into a comparison of the data. Because address and data information is used on the $1^{2} C$ bus for the arbitration, no information is lost during this process.
A master which loses the arbitration can generate clock pulses until the end of the byte in which it loses the arbitration.

If a master does lose arbitration during the addressing stage, it is possible that the winning master is trying to address it. Therefore, the losing master must switch over immedıately to its slave receiver mode.
Figure 8 shows the arbitration procedure for two masters. Of course more may be involved, depending on how many masters are connected to the bus. The moment there is a difference between the internal data level of the master generating DATA 1 and the actual level on the SDA line, its data output is switched off, which means that a High output level is then connected to the bus. This will not affect the data transfer initiated by the winning master. As control of the $\mathrm{I}^{2} \mathrm{C}$ bus is decided solely on the address and data sent by competing masters, there is no central master, nor any order of proority on the bus.

## Use of the Clock Synchronizing

 Mechanism as a Handshake In addition to being used during the arbitration procedure, the clock synchronization mechanism can be used to enable receiving devices to cope with fast data transfers, either on a byte or bit level.On the byte level, a device may be able to receive bytes of data at a fast rate, but needs more time to store a received byte or prepare another byte to be transmitted. Slave devices can then hold the SCL line Low, after reception and acknowledge of a byte, to force the master into a wait state untıl the slave is ready for the next byte transfer in a type of handshake procedure.
On the bit level, a device such as a microcomputer without a hardware $1^{2} \mathrm{C}$ interface on-chip can slow down the bus clock by extending each clock Low period. In this way, the speed of any master is adapted to the internal operating rate of this device.

## $I^{2} C$ Bus Specification

## FORMATS

Data transfers follow the format shown in Figure 9. After the start condition, a slave address is sent. This address is 7 bits long; the eighth bit is a data direction bit (R/W). A zero indicates a transmission (WRITE); a one indicates a request for data (READ). A data transfer is always terminated by a stop condition generated by the master. However, if a
master still wishes to communicate on the bus, it can generate another start condition, and address another slave without first generating a stop condition. Various combinations of read/write formats are then possible within such a transfer.

At the moment of the first acknowledge, the master transmitter becomes a master receiv-
er and the slave receiver becomes a slave transmitter. This acknowledge is still generated by the slave.
The stop condition is generated by the master.

During a change of direction within a transfer, the start condition and the slave address are both repeated, but with the R/W bit reversed.


Figure 9. A Complete Data Transfer

## Possible Data Transfer Formats are:

a) Master transmitter transmits to slave receiver. Direction is not changed.
A = ACKNOWLEDGE
$\mathrm{S}=$ START
$\mathrm{P}=\mathrm{STOP}$

b) Master reads slave immediately after first byte.

c) Combined formats.


## NOTES:

Combined formats can be used, for example, to control a serial memory During the first data byte, the internal memory location has to be written After the start condition is repeated, data can then be transferred
All decisions on auto-increment or decrement of previously accessed memory locations, etc, are taken by the designer of the device
2 All decisions on auto-increment or decrement of previously accessed memory locations,
$41^{2} \mathrm{C}$ devices have to reset their bus logic on receipt of a start condition so that they all anticipate the sending of a slave address

## $1^{2} \mathrm{C}$ Bus Specification

## ADDRESSING

The first byte after the start condition determines which slave will be selected by the master. Usually, this first byte follows that start procedure. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge, although devices can be made to ignore this address. The second byte of the general call address then defines the action to be taken.

## Definition of Bits in the First Byte

The first seven bits of this byte make up the slave address (Figure 10). The eighth bit (LSB-least significant bit) determines the direction of the message. A zero on the least significant position of the first byte means that the master will write information to a selected slave; a one in this position means that the master will read information from the slave.


Figure 10. The First Byte After the Start Procedure

When an address is sent, each device in a system compares the first 7 bits after the start condition with its own address. If there is a match, the device will consider itself addressed by the master as a slave receiver or slave transmitter, depending on the $\mathrm{R} / \overline{\mathrm{W}}$ bit.
The slave address can be made up of a fixed and a programmable part. Since it is expected that identical ICs will be used more than once in a system, the programmable part of the slave address enables the maximum possible number of such devices to be connected to the $I^{2} C$ bus. The number of programmable address bits of a device depends on the number of pins available. For example, if a device has 4 fixed and 3 programmable address bits, a total of eight identical devices can be connected to the same bus.
The $I^{2} C$ bus committee is available to coordinate allocation of $\mathrm{I}^{2} \mathrm{C}$ addresses.
The bit combination 1111XXX of the slave address is reserved for future extension purposes.
The address 1111111 is reserved as the extension address. This means that the addressing procedure will be continued in the next byte(s). Devices that do not use the extended addressing do not react at the reception of this byte. The seven other possi-


AF03520s
Figure 11. General Call Address Format


Figure 12. Sequence of a Programming Master
blities in group 1111 will also only be used for extension purposes but are not yet allocated.
The combination 0000XXX has been defined as a special group. The following addresses have been allocated:

| FIRST BYTE |  |  |  |
| :---: | :---: | :---: | :---: |
| Slave Address |  | R/W |  |
| 0000 | 000 | 0 | General call address |
| 0000 | 000 | 1 | Start byte |
| 0000 | 001 | X | CBUS address |
| 0000 | 010 | X | Address reserved for different bus format |
| 0000 | 011 | $x$ |  |
| 0000 | 100 | X |  |
| 0000 | 101 | x | To be defined |
| 0000 | 110 | x |  |
| 0000 | 111 | X | . |

No device is allowed to acknowledge at the reception of the start byte.
The CBUS address has been reserved to enable the intermixing of CBUS and $I^{2} C$ devices in one system. $1^{2} \mathrm{C}$ bus devices are not allowed to respond at the reception of this address.

The address reserved for a different bus format is included to enable the mixing of $I^{2} C$ and other protocols. Only $\mathrm{I}^{2} \mathrm{C}$ devices that are able to work with such formats and protocols are allowed to respond to this address.

## General Call Address

The general call address should be used to address every device connected to the $1^{2} \mathrm{C}$ bus. However, if a device does not need any of the data supplied within the general call structure, it can ignore this address by not acknowledging. If a device does require data from a general call address, it will acknowl-
edge this address and behave as a slave receiver. The second and following bytes will be acknowledged by every slave receiver capable of handling this data. A slave which cannot process one of these bytes must ignore it by not acknowledging.

The meaning of the general call address is always specified in the second byte (Figure 11).

There are two cases to consider:

1. When the least significant bit $B$ is a zero.
2. When the least significant bit $B$ is a one

When B is a zero, the second byte has the following definitoon:

00000110 ( $\mathrm{H}^{\prime} 06^{\prime}$ ) Reset and write the programmable part of slave grammable part of slave
address by software and hardware. On recelving this hardware. On recelving this
two-byte sequence, all devices (designed to respond vices (designed to respond
to the general call address) will reset and take in the programmable part of their address.
Precautions must be taken to ensure that a device is not pulling down the SDA
or SCL line after applying not pulling down the SDA
or SCL line after applying the supply voltage, since these low levels would block the bus.
$00000010\left(H^{\prime} 02\right.$ ') Write slave address by software only. All devices which obtain the programmable part of their address by software (and which have been designed to respond to the general call address) will enter a mode in which they can be programmed. The device will not reset. bok

[^0]



## $1^{2} C$ Bus Specification

An example of a data transfer of a programming master is shown in Figure 12 (ABCD represents the fixed part of the address).

00000100 ( $\mathrm{H}^{\prime} 04^{\prime}$ ) Write slave address by hardware only. All devices which define the programmable part of their address by hardware (and which respond to the general call address) will latch this programmable part at the reception of this two-byte sequence. The device will not reset.
$00000000\left(H^{\prime} \mathbf{O O}\right)$ This code is not allowed to be used as the second byte.

Sequences of programming procedure are published in the appropriate device data sheets.

The remaining codes have not been fixed and devices must ignore these codes.

When $B$ is a one, the two-byte sequence is a hardware general call. This means that the sequence is transmitted by a hardware master device, such as a keyboard scanner, which cannot be programmed to transmit a desired slave address. Since a hardware master does not know in advance to which device the message must be transferred, it can only generate this hardware general call and its own address, thereby identifying itself to the system (Figure 13).

The seven bits remaining in the second byte contain the device address of the hardware master. This address is recognized by an intelligent device, such as a microcomputer, connected to the bus which will then direct the information coming from the hardware master. If the hardware master can also act as a slave, the slave address is identical to the master address.

In some systems an alternative could be that the hardware master transmitter is brought in the slave receiver mode after the system reset. In this way, a system configuring master can tell the hardware master transmitter (which is now in slave receiver mode) to which address data must be sent (Figure 14). After this programming procedure, the hardware master remains in the master transmitter mode.

## Start Byte

Microcomputers can be connected to the $I^{2} \mathrm{C}$ bus in two ways. If an on-chip hardware $I^{2} \mathrm{C}$ bus interface is present, the microcomputer can be programmed to be interrupted only by requests from the bus. When the device possesses no such interface, it must constantly monitor the bus via software. Obvious-

a. Configuring master sends dump address to hardware master

b. Hardware master dumps data to selected slave device

Figure 14. Data Transfer of Hardware Master Transmitter Capable of Dumping Data Directly to Slave Devices

ly, the more times the microcomputer monitors, or polls, the bus, the less time it can spend carrying out its intended function.

Therefore, there is a difference in speed between fast hardware devices and the relatively slow microcomputer which relies on software polling.

In this case, data transfer can be preceded by a start procedure which is much longer than normal (Figure 15). The start procedure consists of:
a) A start condition, (S)
b) A start byte 00000001
c) An acknowledge clock pulse
d) A repeated start condition, $(\mathrm{Sr})$

After the start condition ( S ) has been transmitted by a master requiring bus access, the
start byte (00000001) is transmitted. Another microcomputer can therefore sample the SDA line on a low sampling rate until one of the seven zeros in the start byte is detected. After detection of this Low level on the SDA line, the microcomputer is then able to switch to a higher sampling rate in order to find the second start condition $(\mathrm{Sr})$ which is then used for synchronization.

A hardware receiver will reset at the reception of the second start condition ( Sr ) and will therefore ignore the start byte.
After the start byte, an acknowledge-related clock pulse is generated. This is present only to conform with the byte handling format used on the bus. No device is allowed to acknowledge the start byte.

## $1^{2} \mathrm{C}$ Bus Specification



WF14430S
Figure 16. Data Format of Transmissions With CBUS Receiver/Transmitter

## CBUS Compatibility

Existing CBUS receivers can be connected to the $I^{2} \mathrm{C}$ bus. In this case, a third line called DLEN has to be connected and the acknowledge bit omitted. Normally, $\mathrm{I}^{2} \mathrm{C}$ transmissions are multiples of 8 -bit bytes; however, CBUS devices have different formats.
In a mixed bus structure, $1^{2} \mathrm{C}$ devices are not allowed to respond on the CBUS message. For this reason, a special CBUS address ( 0000001 X ) has been reserved. No $\mathrm{I}^{2} \mathrm{C}$ device will respond to this address. After the transmission of the CBUS address, the DLEN line can be made active and transmission, according to the CBUS format, can be performed (Figure 16).
After the stop condition, all devices are again ready to accept data.

Master transmitters are allowed to generate CBUS formats after having sent the CBUS address. Such a transmission is terminated by a stop condition, recognized by all devices. In the low speed mode, full 8 -bit bytes must always be transmitted and the timing of the DLEN signal adapted.
If the CBUS configuration is known and no expansion with CBUS devices is foreseen, the user is allowed to adapt the hold time to the specific requirements of device(s) used.

## ELECTRICAL SPECIFICATIONS OF INPUTS AND OUTPUTS OF $1^{2} \mathrm{C}$ DEVICES

The $I^{2} \mathrm{C}$ bus allows communication between devices made in different technologies which might also use different supply voltages.
For devices with fixed input levels, operating on a supply voltage of $+5 \mathrm{~V} \pm 10 \%$, the following levels have been defined:
$\begin{aligned} V_{\text {ILmax }} & =1.5 \mathrm{~V} \text { (maximum input Low } \\ & \text { voltage) }\end{aligned}$


Figure 17. Fixed Input Level Devices Connected to the $I^{2} C$ Bus


$$
\begin{aligned}
\mathrm{V}_{\mathrm{IHmin}}= & 3 \mathrm{~V} \text { (minimum input High } \\
& \text { voltage) }
\end{aligned}
$$

Devices operating on a fixed supply voltage different from +5 V (e.g. $\mathrm{I}^{2} \mathrm{~L}$ ), must also have these input levels of 1.5 V and 3 V for $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$, respectively.

For devices operating over a wide range of supply voltages (e.g. CMOS), the following levels have been defined:

$$
\begin{aligned}
\mathrm{V}_{I L \max } & =0.3 \mathrm{~V}_{\mathrm{DD}} \text { (maximum input Low } \\
& \text { voltage) } \\
\mathrm{V}_{1 H \min } & =0.7 \mathrm{~V}_{\mathrm{DD}} \text { (minimum input High } \\
& \text { voltage) }
\end{aligned}
$$

For both groups of devices, the maximum output Low value has been defined:

$$
\begin{aligned}
V_{\text {OLmax }} & =0.4 \mathrm{~V} \text { (max. output voltage Low) } \\
& \text { at } 3 \mathrm{~mA} \text { sink current }
\end{aligned}
$$

The maximum low-level input current at Volmax of both the SDA pin and the SCL pin of an $\mathrm{I}^{2} \mathrm{C}$ device is $-10 \mu \mathrm{~A}$, including the leakage current of a possible output stage.
The maximum high-level input current at $09 V_{D D}$ of both the SDA pin and SCL pin of an $\mathrm{I}^{2} \mathrm{C}$ device is $10 \mu \mathrm{~A}$, including the leakage current of a possible output stage.
The maximum capacitance of both the SDA pin and the SCL pin of an $I^{2} \mathrm{C}$ device is 10 pF .

Devices with fixed input levels can each have their own power supply of $+5 \mathrm{~V} \pm 10 \%$. Pullup resistors can be connected to any supply (see Figure 17).
However, the devices with input levels related to $V_{D D}$ must have one common supply line to which the pull-up resistor is also connected (see Figure 18).

## $1^{2} C$ Bus Specification

When devices with fixed input levels are mixed with devices with $V_{D D}$-related levels, the latter devices have to be connected to one common supply line of $+5 \mathrm{~V} \pm 10 \%$ along with the pull-up resistors (Figure 19).
Input levels are defined in such a way that:

1. The noise margin on the Low level is 0.1 $V_{D D}$.
2 The noise margin on the High level is 0.2 $V_{D D}$.
2. Series resistors ( $R_{S}$ ) up to $300 \Omega$ can be used for flash-over protection against high voltage spikes on the SDA and SCL line (due to flash-over of a TV picture tube, for example) (Figure 20 ).
The maximum bus capacitance per wire is 400 pF . This includes the capacitance of the wire itself and the capacitance of the pins connected to it.

## TIMING

The clock on the $I^{2} \mathrm{C}$ bus has a minimum Low perıod of $4.7 \mu \mathrm{~s}$ and a minımum High period of $4 \mu \mathrm{~s}$. Masters in this mode can generate a bus clock with a frequency from 0 to 100 kHz .

All devices connected to the bus must be able to follow transfers with frequencies up to 100 kHz , either by being able to transmit or receive at that speed or by applying the clock synchronization procedure which will force the master into a wait state and stretch the Low periods. In the latter case the frequency is reduced.

Figure 21 shows the timing requirements in detail. A description of the abbreviations used is shown in Table 2. All timing references are at $V_{\text {ILmax }}$ and $V_{\text {ILmin }}$.


Figure 19. Devices With $V_{D D}$ Related Levels Mixed With Fixed Input Level Devices on the $1^{2} C$ Bus


Figure 20. Serial Resistors ( $\mathbf{R}_{\mathbf{S}}$ ) for Protection Against High Voltage

## LOW-SPEED MODE

As explained previously, there is a difference in speed on the $I^{2} C$ bus between fast hardware devices and the relatively slow microcomputer which relies on software polling. For this reason a low speed mode is available on the $I^{2} \mathrm{C}$ bus to allow these microcomputers to poll the bus less often.

## Start and Stop Conditions

In the low-speed mode, data transfer is preceded by the start procedure.

## Data Format and Timing

The bus clock in this mode has a Low period of $130 \mu \mathrm{~s} \pm 25 \mu \mathrm{~s}$ and a High period of $390 \mu \mathrm{~s} \pm 25 \mu \mathrm{~s}$, resulting in a clock frequency of approx. 2 kHz . The duty cycle of the clock has this Low-to-High ratio to allow for more efficient use of microcomputers without an on-chip hardware $1^{2} \mathrm{C}$ bus interface. In this mode also, data transfer with acknowledge is obligatory. The maximum number of bytes transferred is not limited (Figure 22).


Figure 21. Timing Requirements for the $I^{2} \mathrm{C}$ Bus

## $1^{2} \mathrm{C}$ Bus Specification

Table 2. Timing Requirement for the $I^{2} C$ Bus

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| ${ }_{\text {f SCL }}$ | SCL clock frequency | 0 | 100 | kHz |
| $t_{\text {BUF }}$ | Time the bus must be free before a new transmission can start | 4.7 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD }}$ STA | Hold tıme start condition. After this perıod the first clock pulse is generated | 4 |  | $\mu \mathrm{s}$ |
| tow | The Low period of the clock | 4.7 |  | $\mu \mathrm{s}$ |
| $t_{\text {HIGH }}$ | The High period of the clock | 4 |  | $\mu \mathrm{s}$ |
| tsu, STA | Setup time for start condition (Only relevant for a repeated start condition) | 4.7 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD, DAT }}$ | Hold time DATA for CBUS compatible masters for $I^{2} \mathrm{C}$ devices | $\begin{gathered} 5 \\ 0^{*} \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| tSU, DAT | Setup time DATA | 250 |  | ns |
| $t_{\text {R }}$ | Rise time of both SDA and SCL lines |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{F}}$ | Fall time of both SDA and SCL lines |  | 300 | ns |
| ${ }^{\text {tsu; }}$ STO | Setup time for stop condition | 4.7 |  | $\mu \mathrm{s}$ |

NOTES:
All values referenced to $V_{I H}$ and $V_{\mathrm{IL}}$ levels.

* Note that a transmitter must internally provide a hold time to bridge the undefined region (300ns max) of the falling edge of SCL.


WF14450S
Figure 22. Data Transfer Low-Speed Mode


Figure 23. Timing Low-Speed Mode

## $1^{2} \mathrm{C}$ Bus Specification

## LOW SPEED MODE

| CLOCK | $: \mathrm{t}_{\text {LOW }}=130 \mu \mathrm{~s} \pm 25 \mu \mathrm{~s}$ |
| :--- | :--- |
| DUTY CYCLE | $: \mathrm{t}_{\text {HIGH }}=390 \mu \mathrm{~s} \pm 25 \mu \mathrm{~s}$ |
|  | $: 1: 3$ Low-to-High (Duty cycle of |
|  | clock generator) |
| START BYTE | $: 00000001$ |
| MAX. NO. OF BYTES | $:$ UNRESTRICTED |
| PREMATURE TERMINATION OF TRANSFER | $:$ NOT ALLOWED |
| ACKNOWLEDGE CLOCK BIT | $:$ ALWAYS PROVIDED |
| ACKNOWLEDGEMENT OF SLAVES | OBLIGATORY |

In this mode, a transfer cannot be terminated during the transmission of a byte.

The bus is considered busy after the first start condition It is considered free again one minımum clock Low period, $105 \mu \mathrm{~s}$, after the detection of the stop condition. Figure 23 shows the tıming requirements in detail, Table 3 explains the abbreviations.

## Table 3. Timing Low Speed Mode

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{t}_{\text {BUF }}$ | Time the bus must be free before a new transmission can start | 105 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD; }}$ STA | Hold time start condition. After this period the first clock pulse is generated | 365 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD; STA }}$ | Hold time (repeated start condition only) | 210 |  | $\mu \mathrm{s}$ |
| tLow | The Low period of the clock | 105 | 155 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | The High period of the clock | 365 | 415 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU, STA }}$ | Setup time for start condition (Only relevant for a repeated start condition) | 105 | 155 | $\mu \mathrm{s}$ |
| $t_{\text {HD }} ; \mathrm{t}_{\text {DAT }}$ | Hold time DATA for CBUS compatible masters for $I^{2} \mathrm{C}$ devices | $\begin{gathered} 5 \\ 0^{*} \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~S} \end{aligned}$ |
| tsu, DAT | Setup time DATA | 250 |  | ns |
| $t_{R}$ | Rise time of both SDA and SCL lines |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{F}}$ | Fall time of both SDA and SCL lines |  | 300 | ns |
| tsu; STO | Setup time for stop condition | 105 | 155 | $\mu \mathrm{s}$ |

## NOTES:

All values referenced to $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ levels

* Note that a transmitter must internally provide a hold tıme to bridge the undefined region ( 300 ns max) of the falling edge of SCL.


## $1^{2} C$ Bus Specification

## APPENDIX A

Maximum and minimum values of the pull-up resistors $\mathrm{R}_{\mathrm{p}}$ and series resistors $\mathrm{R}_{\mathrm{S}}$ (See Figure 20).
In a $1^{2} \mathrm{C}$ bus system these values depend on the following parameters:

- Supply voltage
- Bus capacitance
- Number of devices (input current + leakage current)

1) The supply voltage limits the minimum value of the $R_{P}$ resistor due to the specified 3 mA as minımum sink current of the output stages, at 0.4 V as maximum low voltage. In Graph 1, $V_{D D}$ against $R_{P m i n}$ is shown.


The desired nolse margin of $0.1 \mathrm{~V}_{\mathrm{DD}}$ for the low level limits the maximum value of $\mathrm{R}_{\mathrm{S}}$.

In Graph 2, $R_{\text {Smax }}$ against $R_{P}$ is shown.
2) The bus capacitance is the total capacitance of wire, connections, and pins. This capacitance limits the maximum value of $R_{p}$ because of the specified rise time of $1 \mu \mathrm{~s}$.



In Graph 3, the bus capacitance-R $\mathrm{R}_{\text {max }}$ relationship is shown.
3) The maximum high-level input current of each input/output connection has a specified value of $10 \mu \mathrm{~A}$ max. Due to the desired noise margin of $0.2 \mathrm{~V}_{\mathrm{DD}}$ for the high level, this input current limits the maximum value of $R_{p}$. This limit is dependent on $V_{D D}$.

In Graph 4 the total high-level input current - $R_{\text {Pmax }}$ relationship is shown.


## $\mathbf{I}^{2} \mathrm{C}$ LICENSE

Purchase of Signetics or Philips $\mathrm{I}^{2} \mathrm{C}$ components conveys a license under the Philips $I^{2} C$ patent rights to use these components in an $1^{2} \mathrm{C}$ system, provided that the system conforms to the $I^{2} \mathrm{C}$ standard specification as defined by Phlips.

# Signetics 

Linear Products

## Author: Carl Fenger

## INTRODUCTION

The $\mathrm{I}^{2} \mathrm{C}$ (Inter-IC) bus is becoming a popular concept which implements an innovative serial bus protocol that needs to be understood On the hardware level $\mathrm{I}^{2} \mathrm{C}$ is a collection of microcomputers (MAB8400, PCD3343, 83C351, 84CXX) and peripherals (LCD/LED drivers, RAM, ROM, clock/timer, A/D, D/A, IR transcoder, I/O, DTMF generator, and various tuning circuits) that communicate serially over a two-wire bus, serial data (SDA) and serial clock (SCL). The $I^{2} \mathrm{C}$ structure is optimized for hardware simplicity. Parallel address and data buses inherent in conventional systems are replaced by a serial protocol that transmits both address and bidirectional data over a 2 -line bus. This means that interconnecting wires are reduced to a minimum; only $\mathrm{V}_{\mathrm{CC}}$, ground and the two-wire bus are required to link the controller(s) with the peripherals or other controllers. This results in reduced chip size, pin count, and interconnections. An I ${ }^{2} \mathrm{C}$ system is therefore smaller, simpler, and cheaper to implement than its parallel counterpart.
The data rate of the $I^{2} \mathrm{C}$ bus makes it suited for systems that do not require high speed. An $I^{2} C$ controller is well suted for use in systems such as television controllers, telephone sets, appliances, displays or applications involving human interface. Typically an $1^{2} \mathrm{C}$ system might be used in a control function where digitally-controllable elements are adjusted and monitored via a central processor.
The $I^{2} \mathrm{C}$ bus is an innovative hardware interface which provides the software designer the flexibility to create a truly multt-master environment. Built into the serial interface of the controllers are status registers which monitor all possible bus conditions: bus free/ busy, bus contention, slave acknowledgement, and bus interference. Thus an $1^{2} \mathrm{C}$ system might include several controllers on the same bus each with the ablity to asynchronously communicate with peripherals or each other. This provision also provides expandabilty for future add-on controllers. (The $I^{2} \mathrm{C}$ system is also ideal for use in environments where the bus is subject to noise. Distorted transmissions are immediately detected by the hardware and the information presented to the software.) A slave acknowl-

Application Note

edgement on every byte also facilitates data integrity.
$\mathrm{An} \mathrm{I}^{2} \mathrm{C}$ system can be as simple or sophistlcated as the operating environment demands. Whether in a single master or multimaster system, noisy or 'safe', correct system operation can be insured under software control.

## CONTROLLERS

Currently the family of $I^{2} \mathrm{C}$ controllers include the MAB8400, and the PCD 3343 (the PCD3343 is basically a CMOS version of the MAB8400). The MAB8400 is based on the 8048 architecture with the $1^{2} \mathrm{C}$ interface builtin. The instruction set for the MAB8400 is sımilar to the 8048, with a few instructions added and a few deleted. Tables 1 and 2 summarize the differences.
Programs for the MAB8400 and PCD 3343 may be assembled on an 8048 -assembler using the macros listed in Appendix A. The serial I/O instructions involve moving data to and from the S0, S1, and S2 serial I/O control registers. The block diagram of the $\mathrm{I}^{2} \mathrm{C}$ interface is shown in Figure 1.

## SERIAL I/O INTERFACE

A block diagram of the Serial Input/Output (SIO) is shown in Figure 1. The clock line of the serial bus (SCL) has exclusive use of PIn 3, while the Serial Data (SDA) line shares Pin

2 with parallel I/O signal P23 of port 2. Consequently, only three I/O lines are avallable for port 2 when the $I^{2} \mathrm{C}$ interface is enabled.
Communication between the microcomputer and interface takes place via the internal bus of the microcomputer and the Serial Interrupt Request line Four registers are used to store data and information controlling the operation of the interface-

- data shift register SO
- address register $\mathrm{SO}^{\prime}$
- status register S1
- clock control register S2.


## THE $\mathrm{I}^{2} \mathrm{C}$ BUS INTERFACE: SERIAL CONTROL REGISTERS

 So, S1All serial $I^{2} C$ transfers occur between the accumulator and register S 0 . The $\mathrm{I}^{2} \mathrm{C}$ hardware takes care of clocking out/in the data, and receiving/generating an acknowledge. In addition, the state of the $\mathrm{I}^{2} \mathrm{C}$ bus is controlled and monitored via the bus control register S1 A definition of the registers is as follows:
Data Shift Register SO-S0 is the data shift register used to perform the conversion between serial and parallel data format. All transmissions or receptions take place through register SO MSB first. All $1^{2} \mathrm{C}$ bus receptions or transmissions involve moving data to/from the accumulator from/to SO .

Table 1. MAB8400 Family Instructions not in the MAB8048 Instruction Set

| SERIAL I/O | REGISTER | CONTROL | CONDITIONAL <br> BRANCH |
| :--- | :--- | :--- | :---: |
| MOV A,Sn | DEC @Rr | SEL MB2 | JNTF addr |
| MOV Sn,A |  |  |  |
| MOV Sn,\#data | DJNZ @Rr,addr | SEL MB3 |  |
| EN SI |  |  |  |
| DIS SI |  |  |  |

Table 2. MAB8048 Instructions not in the MAB8400 Family Instruction Set

| DATA MOVES | FLAGS | BRANCH | CONTROL |
| :--- | :--- | :--- | :--- |
| MOVX A,@R | CLR F0 | *JNI addr | ENTOCLK |
| MOVX @R,A | CPL FO | JFO addr |  |
| MOVP3 A,@A | CLR F1 | JF1 addr |  |
| MOVD A,P | CPL F1 |  |  |
| MPVD P,A |  | *replaced by |  |
| ANLD P,A |  | JTO, JNT0 |  |
| ORLD P,A |  |  |  |

The Inter-Integrated Circuit ( $\left.1^{2} \mathrm{C}\right)$ Serial Bus:
Theory and Practical Consideration
AN168


Address Register $\mathbf{S O}^{\prime}$ - In multi-master systems, this register is loaded with a controller's slave address. When activated, (ALS $=0$ ), the hardware will recognize when it is being addressed by setting the AAS (Addressed As Slave) flag. This provision allows a master to be treated as a slave by other masters on the bus.

Status Register S1 - S1 is the bus status register. To control the SIO interface, information is written to the register. The lower 4 bits in S1 serve dual purposes; when written to, the control bits ESO, BC2, BC1, BC0 are programmed (Enable Serial Output and a 3bit counter which indicates the current number of bits left in a serial transfer). When reading the lower four bits, we obtain the
status information AL, AAS, ADO, LRB (Arbitration Lost, Addressed As Slave, Address Zero (the general call has been received), the Last Received Bit (usually the acknowledge bit)). The upper 4 bits are the MST, TRX, BB, and PIN control bits (Master, Transmitter, Bus Busy, and Pending Interrupt Not). These bits define what role the controller has at any particular time. The values of the master and transmitter bits define the controller as either a master or slave (a master initiates a transfer and generates the serial clock; a slave does not), and as a transmitter or receiver. Bus Busy keeps track of whether the bus is free or not, and is set and reset by the 'Start' and 'Stop' conditions which will be defined. Pending Interrupt Not is reset after the completion
of a byte transfer + acknowledge, and can be polled to indicate when a serial transfer has been completed. An alternative to polling the PIN bit is to enable the serial interrupt; upon completion of a byte transfer, an interrupt will vector program control to location 07 H .

## SERIAL CLOCK/ACKNOWLEDGE CONTROL REGISTER S2

Register $\mathbf{S 2}$ contains the clock-control register and acknowledge mode bit. Bits S20-S24 program the bus clock speed. Bit S26 programs the acknowledge or not-acknowledge mode (1/0). The various $\mathrm{I}^{2} \mathrm{C}$ bus clock speed possibilities are shown in Table 3.

## The Inter-Integrated Circuit ( ${ }^{2} \mathrm{C}$ ) Serial Bus: Theory and Practical Consideration

Table 3. Clock Pulse
Frequency Control
When Using a 4.43 MHz Crystal

| $\begin{gathered} \text { HEX } \\ \text { S20-S24 } \\ \text { CODE } \end{gathered}$ | DIVISOR | APPROX. <br> fCLOCK (kHz) |
| :---: | :---: | :---: |
| 0 | Not Allowed |  |
| 1 | 39 | 114 |
| 2 | 45 | 98 |
| 3 | 51 | 87 |
| 4 | 63 | 70 |
| 5 | 75 | 59 |
| 6 | 87 | 51 |
| 7 | 99 | 45 |
| 8 | 123 | 36 |
| 9 | 147 | 30 |
| A | 171 | 26 |
| B | 195 | 23 |
| C | 243 | 18 |
| D | 291 | 15 |
| E | 339 | 13 |
| F | 387 | 11 |
| 10 | 483 | 9.2 |
| 11 | 579 | 7.7 |
| 12 | 675 | 6.6 |
| 13 | 771 | 5.8 |
| 14 | 963 | 4.6 |
| 15 | 1155 | 3.8 |
| 16 | 1347 | 3.3 |
| 17 | 1539 | 2.9 |
| 18* | 1923 | 2.3 |
| 19* | 2307 | 1.9 |
| $1 A^{*}$ | 2691 | 1.7 |
| $1 \mathrm{~B}^{*}$ | 3075 | 1.4 |
| 1C | 3843 | 1.2 |
| 1D | 4611 | 1.0 |
| 1E | 5379 | 0.8 |
| 1F | 6147 | 0.7 |

*only values that may be used in the low speed mode (ASC = 1)

These speeds represent the frequency of the serial clock bursts and do not reflect the speed of the processor's main clock (i.e. it controls the bus speed and has no effect on the CPU's execution speed).

## BUS ARBITRATION

Due to the wire-AND configuration of the $I^{2} \mathrm{C}$ bus, and the self-synchronizing clock circuitry of $\mathrm{I}^{2} \mathrm{C}$ masters, controllers with varying clock speeds can access the bus without clock contention. During arbitration, the resultant clock on the bus will have a low period equal to the longest of the low periods; the high period will equal the shortest of the high periods. Similarly, when two masters attempt to drive the data line simultaneously, the data is 'ANDed', the master generating a low while the other is driving a high will win arbitration. The resultant bus level will be low, and the loser will withdraw from the bus and set its 'Arbitration Lost' flag (S1 bit 3).

The losing Master is now configured as a slave which could be addressed during this very same cycle. These provisions allow for a number of microcomputers to exist on the same bus. With properly written subroutines, software for any one of the controllers may regard other masters as transparent.

## ${ }^{1}{ }^{2} \mathrm{C}$ PROTOCOL AND ASSEMBLY LANGUAGE <br> EXAMPLES

${ }^{2} \mathrm{C}$ data transfers follow a well-defined protocol. A transfer always takes place between a master and a slave. Currently a microcomputer can be master or slave, while the 'CLIPS' peripherals are always slaves. In a 'bus-free' condition, both SCL and SDA lines are kept logical high by external pull-up resistors. All bus transfers are bounded by a 'Start' and a 'Stop' condition. A 'Start' condition is defined as the SDA line making a high-to-low transition while the SCL line is high. At this point, the internal hardware on all slaves are activated and are prepared to clock-in the next 8 bits and interpret it as a 7 -bit address and a R/W control bit (MSB first). All slaves have an internal address (most have 2-3 programmable address bits) which is then compared with the received address. The slave that recognized its address will respond by pulling the data line low during a ninth clock generated by the master (all $1^{2} \mathrm{C}$ byte transfers require the master to generate 8 clock pulses plus a ninth acknowledge-related clock pulse). The slave-acknowledge will be registered by the master as a ' 0 ' appearing in the LRB (Last Received Bit) position of the S1 serial I/O status register. If this bit is high
after a transfer attempt, this indicates that a slave did not acknowledge, and that the transfer should be repeated.
After the desired slave has acknowledged its address, it is ready to either send or receive data in response to the master's driving clock. All other slaves have withdrawn from the bus. In addition, for multi-master systems, the start condition has set the 'Bus Busy' bit of the serial I/O register S1 on all masters on the bus. This gives a software indication to other masters that the bus is in use and to wait until the bus is free before attempting an access.
There are two types of $\mathrm{I}^{2} \mathrm{C}$ peripherals that now must be defined: there are those with only a chip address such as the I/O expander, PCF8574, and those with a chip address plus an internal address such as the static RAM, PCF8570. Thus after sending a start condition, address, and R/ $\overline{\mathrm{W}}$ bit, we must take into account what type of slave is being addressed. In the case of a slave with only a chip address, we have already indicated its address and data direction $(\mathrm{R} / \overline{\mathrm{W}}$ ) and are therefore ready to send or receive data. This is performed by the master generating bursts of 9 clock pulses for each byte that is sent or received. The transaction for writing one byte to a slave with a chip address only is shown in Figure 3.

In this transfer, all bus activity is invoked by writing the appropriate control byte to the serial I/O control register S 1 , and by moving data to/from the serial bus buffer register SO. Coming from a known state (MOV S1, \#18HSlave, Receiver, Bus not Busy) we first load the serial I/O buffer SO with the desired


Figure 2. Schematic for Assembly Examples

slave's address (MOV SO, \#40H). To transmit this preceded by a start condition, we must first examine the control register S 1 , which, after initialization, looks like this:

| MAS- |
| :--- |
| BUS |
| TER TRANS BUSY PIN |
| ESO | | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

To transmit to a slave, the Master, Transmitter, Bus Busy, PIN (Pending Interrupt Not), and ESO (Enable Serial Output) must be set to a 1. This results in an ' FBH ' being written to S 1 . This word defines the controller as a Master Transmitter, invokes the transfer by setting the 'Bus Busy' bit, clears the Pending Interrupt Not (an inverted flag indicating the completion of a complete byte transfer), and activates the serial output logic by setting the Enable Serial Output (ESO) bit.

BIT COUNTER S12, S11, S10
BC2, BC1, and BCO comprise a bit-counter which indicates to the logic how long the word is to be clocked out over the serial data line. By setting this to a 000 H , we are telling it
to produce 9 clocks ( 8 bits plus an acknowledge clock) for this transfer. The bit counter will then count off each bit as it is transmitted. The bit counter possibilities are shown in Table 4.
Thus the bit counter keeps track of the number of clock pulses remaining in a serial transfer. Additionally, there is a not-acknowledge mode (controlled through bit 6 of clock control register S2) which inhibits the acknowledge clock pulse, allowing the possibility of straight serial transfer. We may thus define the word size for a serial transfer (by
preloading $\mathrm{BC} 2, \mathrm{BC} 1, \mathrm{BCO}$ with the appropriate control number), with or without an ack-nowledge-related clock pulse being generated. This makes the controller able to transmit serial data to most any serial device regardless of its protocol (e.g., C-bus devices).

## CHECKING FOR SLAVE ACKNOWLEDGE

After a 'Start' condition and address have been issued, the selected slave will have recognized and acknowledged its address by

Table 4. Binary Numbers in Bit-Count Locations BC2, BC1 and BC0

| BC2 | BC1 | BCO | BITS/BYTE <br> WITHOUT ACK | BITS/BYTE <br> WITH ACK |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 2 |
| 0 | 1 | 0 | 2 | 3 |
| 0 | 1 | 1 | 3 | 4 |
| 1 | 0 | 0 | 4 | 5 |
| 1 | 0 | 1 | 5 | 7 |
| 1 | 1 | 0 | 6 | 7 |
| 1 | 1 | 1 | 7 | 8 |
| 0 | 0 | 0 | 8 | 9 |

3-19
pulling the data line low during the ninth clock pulse. During this period, the software (which runs on the processor's 4 MHz clock) will have been either waiting for the transfer to be completed by polling the PIN bit in S1 which goes low on completion of a transfer/reception (whose length is defined by the preloaded Bit-counter value), or by the hardware in Serial Interrupt mode. The serial interrupt (vectored to 07 H ) is enabled via the EN SI (enable serial interrupt) instruction.

At the point when PIN goes low (or the serial interrupt is received) the 9 -bit transfer has been completed. The acknowledgement bit will now be in the LRB position of register S1, and may be checked in the routine 'ACKWT' (Wait for Acknowledge) as shown in Figure 4.
This routing must go one step further in multimaster systems; the possibility of an Arbitration Lost situation may occur if other masters are present on the bus. This condition may be detected by checking the 'AL' bit (bit 3). If arbitration has been lost, provisions for reattempting the transmission should be taken. If arbitration is lost, there is the possibility that the controller is being addressed as a Slave. If this condition is to be recognized, we must test on the 'AAS' bit (bit 2). A 'General Call' address $(00 \mathrm{H})$ has also been defined as an 'all-call' address for all slaves; bit 1, ADO, must be tested if this feature is to be recognized by a Master.
After a successful address transfer/acknowledge, the slave is ready to be sent its data. The instruction MOV SO,A will now automatically send the contents of the accumulator out on the bus. After calling the ACKWT routine once more, we are ready to terminate the transfer. The Stop condition is created by the instruction 'MOV $\mathrm{S} 1, \# 0 \mathrm{D} 8 \mathrm{H}$ '. This resets the bus-busy bit, which tells the hardware to generate a Stop - the data line makes a low-to-high transtion while the clock remains high. All bus-busy flags on other masters on the bus are reset by this signal.
The transfer is now complete-PCF8574 I/O Expandor will transfer the serial data stream to its 8 output pins and latch them until further update.


## Figure 4

## MASTER READS ONE BYTE FROM SLAVE

A read operation is a similar process; the address, however, will be 41 H , the LSB indicating to the I/O device that a read is to be performed. During the data portion of a read, the I/O port 8574 will transmit the contents of its latches in response to the clock generated by the master. The Master/ Receiver in this case generates a low-level acknowledge on reception of each byte (a 'positive' acknowledge). Upon completion of a read, the master must generate a 'negative' acknowledge during the ninth clock to indicate to the slaves that the read operation is finished. This is necessary because an arbltrary number of bytes may be read within the same transfer. A negative acknowledge consists of a high signal on the data line during the ninth clock of the last byte to be read. To accomplish this, the master 8400 must leave the acknowledge mode just before the final byte, read the final byte (producing only 8 clock pulses), program the bit-counter with 001 (preparing for a one-bit negative acknowledge pulse), and simply move the contents of SO to the accumulator. This final instruction accomplishes two things simultaneously: it transfers the final byte to the accumulator and produces one clock pulse on the SCL line. The structure of the serial I/O register SO is such that a read from it causes a double-buffered transfer from the $I^{2} \mathrm{C}$ bus to SO , while the original contents of SO are transferred to the accumulator. Because the number of clocks produced on the bus is determined by the control number in the Bit Counter, by presetting it to 001, only
one clock is generated. At this point in time the slave is still waiting for an acknowledge; the bus is high due to the pull-up, as single clock pulse in this condition is interpreted as a 'negative' acknowledge. The slave has now been informed that reading is completed; a Stop condition is now generated as before. The read process (one byte from a slave with only a chip address) is shown in Figure 5.

## The Inter-Integrated Circuit ( ${ }^{2} \mathrm{C}$ ) Serial Bus:

 Theory and Practical Consideration



Figure 7

These examples apply to a slave with a chip address - more than one byte can be written/read within the same transfer; however, this option is more applicable to $1^{2} \mathrm{C}$ devices with sub-addresses such as the static RAMs or Clock/Calendar. In the case of these types of devices, a slightly different protocol is used. The RAM, for example, requires a chip address and an internal memory location before it can deliver or accept a byte of information. During a write operation, this is
done by simply writing the secondary address right after the chip address - the peripheral is designed to interpret the second byte as an internal address. In the case of a Read operation, the slave peripheral must send data back to the Master after it has been addressed and sub-addressed. To accomplish this, first the Start, Address, and Subaddress is transmitted. Then we have a repeated start condition to reverse the direction of the data transfer, followed by the chip
address and RD, then a data string ( $\mathrm{w} /$ acknowledges). This repeated Start does not affect other peripherals - they have been deactivated and will not reactivate until a Stop condition is detected. $1^{2} \mathrm{C}$ peripherals are equipped with auto-incrementing logic which will automatically transmit or receive data in consecutive (increasing) locations. For example, to read 3 consecutive bytes to PCB8571 RAM locations 00, 01 and 02, we use the following format as shown in Figure 7.

## The Inter-Integrated Circuit ( $I^{2} \mathrm{C}$ ) Serial Bus: <br> Theory and Practical Consideration

This routine reads the contents of location 00 , 01 and 02 of the PCB8571 128-byte RAM and puts them in registers R0, R1, and R2. The auto-incrementing feature allows the programmer to indicate only a starting location, then read an arbitrary block of consecutive memory addresses. The WAIT 1 loop is required to poll for the completion of the final byte because the ACKWT routine will not recognize the negative acknowledge as a valid condition.

## BUS ERROR CONDITIONS:

## ACKNOWLEDGE NOT RECEIVED

In the above routines, should a slave fall to acknowledge, the condition is detected during the 'ACKWT' routine. The occurrence may indicate one of two conditions: the slave has failed to operate, or a bus disturbance has occurred. The software response to either event is dependent on the system application. In either case, the 'BusErr' routine should reinitialize the bus by issuing a 'Stop' condition. Provision may then be taken to
repeat the transfer an arbitrary number of times. Should the symptom persist, either an error condition will be entered, or a backup device can be activated.

These sample routines represent single-master systems. A more detailed analysis of multimaster/noisy environment systems will be treated in further application notes. Examples of more complex systems can be found in the 'Software Examples' manual; publication 939861570011.

## The Inter-Integrated Circuit ( $1^{2} \mathrm{C}$ ) Serial Bus: Theory and Practical Consideration

## APPENDIX A

Only the 8048 assembler is capable of assembling MAB8400 source code when it has at least a "DATA" or "Define Byte" assembler directive, possibly in combination with a MACRO facility.

The new instructions can be simply defined by MACROs. The instructions which are not in the MAB8400 should not be in the MAB8400 source program.

An example of a macro definitions list is given here for the Intel Macro Assembler.

This list can be copied in front of a MAB8400 source program; the new instructions are added to the MAB8400 source program by calling the MACRO via its name in the opcode field and (if required) followed by an operand in the operand field.

MACRO DEFINITIONS


## The Inter-Integrated Circuit ( $1^{2} \mathrm{C}$ ) Serial Bus:

Theory and Practical Consideration

| LINE | SOURCE STATEMENT |  |  |
| :---: | :---: | :---: | :---: |
| 52; DATA MEMORY INSTRUCTIONS: |  |  |  |
| 53 | DECARO | MACRO | ;DEC @RO |
| 54 | DB | OCOH |  |
| 55 | ENDM |  |  |
| 56; |  |  |  |
| 57 | DECAR1 | MACRO | ;DEC @R1 |
| 58 | DB | $\mathrm{OC1H}$ |  |
| 59 | ENDM |  |  |
| 60; |  |  |  |
| 62 ( 61 | SELMB2 | MACRO | ;SEL MB2 |
| 63 | DB | OA5H |  |
| 64 | ENDM |  |  |
| 64: ENDM |  |  |  |
| 66 | SELMB3 | MACRO | ;SEL MB3 |
| 67 | DB | OB5 H |  |
| 68 | ENDM |  |  |
| 69; |  |  |  |
| 70; CONDITIONAL JUMP INSTRUCTIONS: |  |  |  |
| 71 | DJNZAO | MACRO L | ;DJNZ @RO,ADDR |
| 72 | DB | OEOH,L AND OFFH |  |
| 73 74 ENDM |  |  |  |
|  |  |  |  |
| 75 | DJNZA1 | MACRO L | ;DJNZ @R1,ADDR |
| 76 | DB | OE1H,L AND OFFH |  |
| 78; ENDM |  |  |  |
|  |  |  |  |
| 79 | JNTF | MACRO L | ;JUMP IF TIMERFLAG IS NON ZERO |
| 80 | DB | 06H,L AND OFFH |  |
| 81 | ENDM |  |  |
| 82. END OF MACRO DEFINITIONS |  |  |  |
| 83; END OF MACRO DEFINITIONS |  |  |  |

The Inter-Integrated Circuit ( ${ }^{2} \mathrm{C}$ ) Serial Bus:
Theory and Practical Consideration

THE 8400 INSTRUCTIONS BUILT FROM THE MACRO LIST


## Section 4

 RF CommunicationsLinear Products

## INDEX

## RF SIGNAL PROCESSING

Amplifiers
NE/SA5204 Wide-band High Frequency Amplifier. .... . . . .. . . .... . 4-3NE/SA/SE5205 Wide-band High Frequency Amplifier.. .. . .. . .. ... . ..... . . 4-13
NE/SE5539 Ultra-High Frequency Operational Amplifier ..... 4-24
AN140 Compensation Technıques for Use with the NE/SE5539 ..... 4-32
NE5592 Video Amplifier ..... 4-38
NE/SE592 Video Amplifier ..... 4-44
AN141 Using the NE/SE592 Video Amplifier ..... 4-53
Mixer/Modulators/Demodulators
MC1496/
1596 Balanced Modulator/Demodulator. ..... 4-57
Balanced Modulator/Demodulator Applications Using the
AN189 ..... 4-61
Double-Balanced Mixer and Oscillator NE602 ..... 4-66
AN1981 New Low Power Single Sideband Circuits (NE602) ..... 4-72
Applying the Oscillator of the NE602 in Low Power ..... 4-80AN1982 Mixer Applications
NE612 Low Power VHF Mixer/Oscillator ..... 4-83
TDA1574 FM Front-End IC (VHF Mixer and Oscillator) ..... 4-89
TDA5030A VHF Mixer-Oscillator (VHF Tuner IC) ..... 4-95
IF Systems
CA3089 FM IF System ..... 4-99
MC3361 Low Power FM IF ..... 4-105
AN1992 Using the Signetics MC3361 Demonstration Board ..... 4-108
NE/SA604A Low Power FM IF System ..... 4-114
AN1991 Audio Decibel Level Detector with Meter Driver ..... 4-124
AN1993 ..... 4-126
NE/SA605 Low Power FM IF System ..... 4-137
NE614A Low Power FM IF System ..... 4-141
NE/SA615 High-Performance Low Power Mixer FM IF System ..... 4-151
TDA1576 FM-IF (Quadrature Detector) ..... 4-156
Single-Chip Receivers
NE/SA605 Low Power FM IF System ..... 4-137
NE/SA615 High-Performance Low Power Mixer FM IF System ..... 4-151
TDA7000 Single-Chip FM Radıo Circuit ..... 7-41
TDA7010 Single-Chip FM Radıo Circuit (SO Package) ..... 7-77

## FREQUENCY SYNTHESIS

Synthesizers
HEF4750V Frequency Synthesizer ..... 4-163
HEF4751V Universal Divider ..... 4-173
SAA1057 PLL Radio Tunıng Circuit ..... 4-182
AN196 Single-Chip Synthesizer for Radio Tuning. ..... 4-190
AN197 (PLL Radio Tuning) ..... 4-197
TDD1742 CMOS Frequency Synthesizer ..... 4-209
PHASE-LOCKED LOOPS
AN177 An Overview of the Phase-Locked Loop (PLL) ..... 4-222
AN178 Modeling the PLL ..... 4-227
NE/SE564 Phase-Locked Loop ..... 4-243
AN179 Circuit Description of the NE564 ..... 4-252
AN180 Frequency Synthesis with the NE564 ..... 4-259
AN1801 10.8MHz FSK Decoder with the NE564 ..... 4-263
AN181 A 6MHz FSK Converter Design Example for the NE564 ..... 4-266
Clock Regenerator with Crystal-Controlled Phase-Locked
AN182 VCO (NE564) ..... 4-268
NE/SE565 Phase-Locked Loop ..... 4-277
AN183 Circuit Description of the NE565 PLL ..... 4-283
AN184 Typical Applications with NE565 ..... 4-287
NE/SE566 Function Generator ..... 4-290
AN185 Circuit Description of the NE566 ..... 4-295
AN186 Waveform Generators with the NE566 ..... 4-296
NE/SE567 Tone Decoder/Phase-Locked Loop ..... 4-299
AN187 Circuit Description of the NE567 Tone Decoder ..... 4-311
AN188 Selected Circuits Using the NE567. ..... 4-316
NE568 150 MHz Phase-Locked Loop ..... 4-319
COMPANDORS
AN174 Applications for Compandors: NE570/571/SA571 ..... 4-325
AN176 Compandor Cookbook ..... 4-334
NE570/SA571 Compandor ..... 4-341
NE/SA572 Programmable Analog Compandor ..... 4-348
AN175 Automatic Level Control Using the NE572 ..... 4-356
NE575 Low Voltage Compandor ..... 4-357

## Signetics

## Linear Products

## DESCRIPTION

The NE/SA5204 is a high-frequency amplifier with a fixed insertion gain of 20 dB . The gain is flat to $\pm 0.5 \mathrm{~dB}$ from DC to 200 MHz . The -3 dB bandwidth is greater than 350 MHz . This performance makes the amplifier ideal for cable TV applications. The NE/SA5204 operates with a single supply of 6 V , and only draws 25 mA of supply current, which is much less than comparable hybrid parts. The noise figure is 4.8 dB in a $75 \Omega$ system and 6 dB in a $50 \Omega$ system.
The NE/SA5204 is a relaxed version of the NE5205. Minimum guaranteed bandwidth is relaxed to 350 MHz and the " S " parameter Min/Max limits are specified as typicals only.
Until now, most RF or high-frequency designers had to settle for discrete or hybrid solutions to their amplification problems. Most of these solutions required trade-offs that the designer had to accept in order to use high-frequency gain stages. These include high power consumption, large component count, transformers, large packages with heat sinks, and high part cost. The NE/ SA5204 solves these problems by incorporating a wideband amplifier on a single monolithic chip.
The part is well matched to 50 or $75 \Omega$ input and output impedances. The standing wave ratios in 50 and $75 \Omega$ systems do not exceed 1.5 on either the input or output over the entire DC to 350 MHz operating range.

Since the part is a small, monolithic IC die, problems such as stray capacitance are minimized. The die size is small enough to fit into a very cost-effective 8pin small-outline (SO) package to further reduce parasitic effects.

No external components are needed other than AC-coupling capacitors because the NE/SA5204 is internally compensated and matched to 50 and $75 \Omega$. The amplifier has very good distortion specifications, with second and thirdorder intermodulation intercepts of +24 dBm and +17 dBm , respectively, at 100 MHz .

The part is well matched for $50 \Omega$ test equipment such as signal generators, oscilloscopes, frequency counters, and all kinds of signal analyzers. Other applicatıons at $50 \Omega$ include mobile radıo, CB radio, and data/video transmission in fiber optics, as well as broadband LANs and telecom systems. A gain greater than 20 dB can be achieved by cascading additional NE/SA5204s in series as required, without any degradation in amplifier stability.

## FEATURES

- Bandwidth (min.)
$200 \mathrm{MHz}, \pm 0.5 \mathrm{~dB}$
$350 \mathrm{MHz},-3 \mathrm{~dB}$
- 20 dB insertion gain
- $4.8 \mathrm{~dB}(6 \mathrm{~dB})$ noise figure $Z_{0}=75 \Omega\left(Z_{0}=50 \Omega\right)$
- No external components required
- Input and output impedances matched to $50 / 75 \Omega$ systems
- Surface-mount package available
- Cascadable


## PIN CONFIGURATION



## APPLICATIONS

- Antenna amplifiers
- Amplified splitters
- Signal generators
- Frequency counters
- Oscilloscopes
- Signal analyzers
- Broadband LANs
- Networks
- Modems
- Mobile radio
- Security systems
- Telecommunications


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 8-Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE5204N |
|  | -40 to $+85^{\circ} \mathrm{C}$ | SA5204N |
|  | 0 to $+70^{\circ} \mathrm{C}$ | NE5204D |
|  | -40 to $+85^{\circ} \mathrm{C}$ | SA5204D |

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 9 | V |
| $\mathrm{~V}_{\text {IN }}$ | AC input voltage | 5 | $\mathrm{~V}_{\text {P-P }}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range <br> NE grade <br> SA grade | 0 to +70 <br> -40 to +85 | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {DMAX }}$ | Maximum power dissipation ${ }^{1,2}$ <br> $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (still-air) <br> N package <br> D package | 1160 <br> 780 | mW <br> mW |
| $\mathrm{T}_{\mathrm{J}}$ | Junction temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead temperature <br> (soldering 60s) | 300 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Derate above $25^{\circ} \mathrm{C}$, at the following rates

N package at $9.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
D package at $6.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
2. See "Power Dissipation Considerations" section.

## EQUIVALENT SCHEMATIC



## Wide-band High-Frequency Amplifier

DC ELECTRICAL CHARACTERISTICS at $V_{C C}=6 \mathrm{~V}, \mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=\mathrm{Z}_{\mathrm{O}}=50 \Omega$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, in all packages, unless otherwise specified.


Figure 1. Supply Current vs Supply Voltage


OP04650S
Figure 2. Noise Figure vs Frequency


OPOA660S
Figure 3. Insertion Gain vs Frequency ( $\mathbf{S}_{\mathbf{2 1}}$ )


OP04680S
Figure 5. Saturated Output Power vs Frequency


OP04700S
Figure 7. Second-Order Output Intercept vs Supply Voltage


OP04671S
Figure 4. Insertion Gain vs Frequency ( $\mathbf{S}_{\mathbf{2 1}}$ )


Figure 6. 1dB Gain Compression vs Frequency


Figure 8. Third-Order Intercept vs Supply Voltage




Figure 13. Insertion Gain vs Frequency ( $\mathbf{S}_{\mathbf{2 1}}$ )


Figure 10. Output VSWR vs Frequency


Figure 12. Isolation vs Frequency ( $\mathrm{S}_{12}$ )


Figure 14. Insertion Gain vs Frequency ( $\mathbf{S}_{\mathbf{2 1}}$ )

## THEORY OF OPERATION

The design is based on the use of multiple feedback loops to provide wide-band gain together with good noise figure and terminal impedance matches. Referring to the circuit schematic in Figure 15, the gain is set primarily by the equation:

$$
\begin{equation*}
\frac{V_{\text {OUT }}}{V_{I N}}=\left(R_{F 1}+R_{E 1}\right) / R_{E 1} \tag{1}
\end{equation*}
$$

which is series-shunt feedback. There is also shunt-series feedback due to $\mathrm{R}_{\mathrm{F} 2}$ and $\mathrm{R}_{\mathrm{E} 2}$ which aids in producing wide-band terminal impedances without the need for low value input shunting resistors that would degrade the noise figure. For optimum noise performance, $\mathrm{R}_{\mathrm{E} 1}$ and the base resistance of $\mathrm{Q}_{1}$ are kept as low as possible, while $R_{F 2}$ is maximized.

The noise figure is given by the following equation:
$N F=10 \log \left\{1+\frac{\left[r_{b}+R_{E 1}+\frac{K T}{2 q I_{C 1}}\right]}{R_{0}}\right\} d B$
where $I_{C 1}=5.5 \mathrm{~mA}, R_{E 1}=12 \Omega, r_{b}=130 \Omega$, $\mathrm{KT} / \mathrm{q}=26 \mathrm{mV}$ at $25^{\circ} \mathrm{C}$ and $\mathrm{R}_{0}=50$ for a $50 \Omega$ system and 75 for a $75 \Omega$ system.

The DC input voltage level $\mathrm{V}_{\mathrm{IN}}$ can be determined by the equation:

$$
\begin{equation*}
V_{I N}=V_{B E 1}+\left(I_{C 1}+I_{C 3}\right) R_{E 1} \tag{3}
\end{equation*}
$$

where $R_{E 1}=12 \Omega, \mathrm{~V}_{\mathrm{BE}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{C} 1}=5 \mathrm{~mA}$ and $\mathrm{I}_{\mathrm{C} 3}=7 \mathrm{~mA}$ (currents rated at $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ ).
Under the above conditions, $\mathrm{V}_{\mathrm{IN}}$ is approximately equal to 1 V .

Level shifting is achieved by emitter-follower $Q_{3}$ and diode $Q_{4}$, which provide shunt feedback to the emitter of $Q_{1}$ via $R_{F 1}$. The use of an emitter-follower buffer in this feedback loop essentially eliminates problems of shuntfeedback loading on the output. The value of $R_{F 1}=140 \Omega$ is chosen to give the desired nominal gain. The DC output voltage $V_{\text {OUT }}$ can be determined by:

$$
\begin{equation*}
V_{\text {OUT }}=V_{C C}-\left(I_{C 2}+I_{C 6}\right) R 2, \tag{4}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{R}_{2}=225 \Omega, \mathrm{I}_{\mathrm{C} 2}=7 \mathrm{~mA}$ and $\mathrm{I}_{\mathrm{C} 6}=5 \mathrm{~mA}$.
From here, it can be seen that the output voltage is approximately 3.3 V to give relatively equal positive and negative output swings. Diode $Q_{5}$ is included for bias purposes to allow direct coupling of $R_{F 2}$ to the base of $Q_{1}$. The dual feedback loops stablize the DC operating point of the amplifier.

The output stage is a Darlington pair $\left(Q_{6}\right.$ and $Q_{2}$ ) which increases the DC bias voltage on the input stage $\left(Q_{1}\right)$ to a more desirable value, and also increases the feedback loop gain. Resistor $\mathrm{R}_{0}$ optimizes the output VSWR (Voltage Standing Wave Ratio). Inductors $L_{1}$ and $L_{2}$ are bondwire and lead inductances which are roughly 3 nH . These improve the high-frequency impedance matches at input and output by partially resonating with 0.5 pF of pad and package capacitance.

## POWER DISSIPATION CONSIDERATIONS

When using the part at elevated temperature, the engineer should consider the power dissipation capabilities of each package.
At the nominal supply voltage of 6 V , the typical supply current is 25 mA ( 30 mA max). For operation at supply voltages other than 6 V , see Figure 1 for $\mathrm{I}_{\mathrm{CC}}$ versus $\mathrm{V}_{\mathrm{CC}}$ curves. The supply current is inversely proportional to temperature and varies no more than 1 mA between $25^{\circ} \mathrm{C}$ and either temperature extreme. The change is $0.1 \%$ per ${ }^{\circ} \mathrm{C}$ over the range.
The recommended operating temperature ranges are air-mount specifications. Better heat-sınking benefits can be realized by mounting the SO and N package bodies against the PC board plane.


Figure 15. Schematic Diagram

## PC BOARD MOUNTING

In order to realize satisfactory mounting of the NE5204 to a PC board, certain techniques need to be utilized. The board must be double-sided with copper and all pins must be soldered to their respective areas (i.e., all GND and $V_{C C}$ pins on the package). The power supply should be decoupled with a capacitor as close to the $V_{C C}$ pins as possible, and an RF choke should be inserted between the supply and the device. Caution should be exercised in the connection of input and output pins. Standard microstrip should be observed wherever possible. There should be no solder bumps or burrs or any obstructions in the signal path to cause launching problems. The path should be as straight as possible and lead lengths as short as possible from the part to the cable connection. Another important consideration is that the input and output should be AC-coupled.

This is because at $V_{C C}=6 \mathrm{~V}$, the input is approximately at 1 V while the output is at 3.3 V . The output must be decoupled into a low-impedance system, or the DC bias on the output of the amplifier will be loaded down, causing loss of output power. The easiest way to decouple the entire amplifier is by soldering a high-frequency chip capacitor directly to the input and output pins of the device. This circuit is shown in Figure 16. Follow these recommendations to get the best frequency response and noise immunity. The board design is as important as the integrated circuit design itself.

## SCATTERING PARAMETERS

The primary specifications for the NE5204 are listed as S-parameters. S-parameters are measurements of incident and reflected currents and voltages between the source, am-

plifier, and load as well as transmission losses. The parameters for a two-port net-

a. Two-Port Network Defined

b.

Figure 17


Actual S-parameter measurements, using an HP network analyzer (model 8505A) and an HP S-parameter tester (models 8503A/B), are shown in Figure 18.
Values for Figure 20 are measured and specified in the data sheet to ease adaptation and comparison of the NE5204 to other highfrequency amplifiers. The most important parameter is $\mathrm{S}_{21}$. It is defined as the square root of the power gain, and, in decibels, is equal to voltage gain as shown below:
$Z_{D}=Z_{\text {IN }}=Z_{\text {OUT }}$ for the NE5204
$P_{\text {IN }}=\frac{V_{I N}{ }^{2}}{Z_{D}} \circ-\begin{gathered}\text { NE5204 } \\ Z_{D}\end{gathered}{ }_{-0}^{-} P_{\text {OUT }}=\frac{V_{\text {OUT }}{ }^{2}}{Z_{D}}$
$\therefore \frac{P_{\text {OUT }}}{P_{\text {IN }}}=\frac{\frac{V_{\text {OUT }}{ }^{2}}{Z_{D}}}{\frac{V_{\text {IN }}{ }^{2}}{Z_{D}}}=\frac{V_{\text {OUT }}{ }^{2}}{V_{I N}{ }^{2}}=P_{I}$
$P_{1}=V_{1}{ }^{2}$
$P_{1}=$ Insertion Power Gain
$\mathrm{V}_{1}=$ Insertion Voltage Gain
Measured value for the
NE5204 $=\left|S_{21}\right|^{2}=100$
$\therefore P_{1}=\frac{P_{\text {OUT }}}{P_{\text {IN }}}=\left|S_{21}\right|^{2}=100$
and $V_{1}=\frac{V_{\text {OUT }}}{V_{\text {IN }}}=\sqrt{P_{1}}=S_{21}=10$
In decibels:
$P_{l(d B)}=10 \log \left|S_{21}\right|^{2}=20 \mathrm{~dB}$
$V_{1(d B)}=20 \log S_{21}=20 \mathrm{~dB}$
$\therefore P_{1(d B)}=V_{l(d B)}=S_{21(d B)}=20 \mathrm{~dB}$
Also measured on the same system are the respective voltage standing-wave ratios. These are shown in Figure 19. The VSWR can be seen to be below 1.5 across the entire operational frequency range.

Relationships exist between the input and output return losses and the voltage standing wave ratios. These relationships are as follows:

```
INPUT RETURN LOSS \(=\mathrm{S}_{11} \mathrm{~dB}\)
\(\mathrm{S}_{11} \mathrm{~dB}=20 \log \left|\mathrm{~S}_{11}\right|\)
OUTPUT RETURN LOSS \(=\mathrm{S}_{22} \mathrm{~dB}\)
\(\mathrm{S}_{22} \mathrm{~dB}=20 \log \left|\mathrm{~S}_{22}\right|\)
```

INPUT VSWR $=\frac{\left|1+\mathrm{S}_{11}\right|}{\left|1-\mathrm{S}_{11}\right|} \leqslant 1.5$
OUTPUT VSWR $=\frac{\left|1+\mathrm{S}_{22}\right|}{\left|1-\mathrm{S}_{22}\right|} \leqslant 1.5$

## 1dB GAIN COMPRESSION AND SATURATED OUTPUT POWER

The 1 dB gain compression is a measurement of the output power level where the smallsignal insertion gain magnitude decreases 1 dB from its low power value. The decrease is due to non-linearities in the amplifier, an indication of the point of transition between small-signal operation and the large-signal mode.
The saturated output power is a measure of the amplifier's ability to deliver power into an external load. It is the value of the amplifier's output power when the input is heavily overdriven. This includes the sum of the power in all harmonics.

## INTERMODULATION INTERCEPT TESTS

The intermodulation intercept is an expression of the low level linearity of the amplifier. The intermodulation ratio is the difference in dB between the fundamental output signal level and the generated distortion product level. The relationship between intercept and intermodulation ratio is illustrated in Figure

20, which shows product output levels plotted versus the level of the fundamental output for two equal strength output signals at different frequencies. The upper line shows the fundamental output plotted against itself with a 1 dB to 1 dB slope. The second and third order products lie below the fundamentals and exhibit a $2: 1$ and 3:1 slope, respectively.

The intercept point for either product is the intersection of the extensions of the product curve with the fundamental output.
The intercept point is determined by measuring the intermodulation ratio at a single output level and projecting along the appropriate product slope to the point of intersection with the fundamental. When the intercept point is known, the intermodulation ratio can be determined by the reverse process. The sec-ond-order IMR is equal to the difference between the second-order intercept and the fundamental output level. The third-order IMR is equal to twice the difference between the third-order intercept and the fundamental output level. These are expressed as:

$$
\begin{aligned}
& \mathrm{IP}_{2}=\mathrm{P}_{\text {OUT }}+I \mathrm{MR}_{2} \\
& \mathrm{IP}_{3}=\mathrm{P}_{\text {OUT }}+\mathrm{IMR}_{3} / 2
\end{aligned}
$$

where Pout is the power level in dBm of each of a pair of equal level fundamental output signals, $\mathrm{IP}_{2}$ and $\mathrm{IP}_{3}$ are the second- and thirdorder output intercepts in dBm , and $\mathrm{IMR}_{2}$ and $1 \mathrm{MR}_{3}$ are the second- and third- order intermodulation ratios in dB . The intermodulation intercept is an indicator of intermodulation performance only in the small-signal operating range of the amplifier. Above some output level which is below the 1 dB compression point, the active device moves into largesignal operation. At this point, the intermodulation products no longer follow the straightline output slopes, and the intercept description is no longer valid. It is therefore important to measure $\mathbb{I P}_{2}$ and $\mathrm{IP}_{3}$ at output levels well below 1 dB compression. One must be care-


Figure 19. Input/Output VSWR vs Frequency
ful, however, not to select levels which are too low, because the test equipment may not be able to recover the signal from the noise. For the NE5204, an output level of -10.5 dBm was chosen with fundamental frequencies of 100.000 and 100.01 MHz , respectively.

## ADDITIONAL READING ON SCATTERING PARAMETERS

For more information regarding S-parameters, please refer to High-Frequency Amplifiers; by Ralph S. Carson of the University of Missouri, Rolla, Copyright 1985, published by John Wiley \& Sons, Inc.

S-Parameter Technıques for Faster, More Accurate Network Design, HP App Note 95-1, Richard W. Anderson, 1967, HP Journal.
S-Parameter Design, HP App Note 154, 1972.


# Signetics 

# NE/SA/SE5205 Wide-band High-Frequency Amplifier 

Product Specification

Linear Products

## DESCRIPTION

The NE/SA/SE5205 is a high-frequency amplifier with a fixed insertion gain of 20 dB . The gain is flat to $\pm 0.5 \mathrm{~dB}$ from DC to 450 MHz , and the -3 dB bandwidth is greater than 600 MHz in the EC package. This performance makes the amplifier ideal for cable TV applications. For lower frequency applications, the part is also available in industrial standard dual inline and small outline packages. The NE/SA/SE5205 operates with a single supply of 6 V , and only draws 24 mA of supply current, which is much less than comparable hybrid parts. The noise figure is 4.8 dB in a $75 \Omega$ system and 6 dB in a $50 \Omega$ system.
Until now, most RF or high-frequency designers had to settle for discrete or hybrid solutions to their amplification problems. Most of these solutions required trade-offs that the designer had to accept in order to use high-frequency gain stages. These include high-power consumption, large component count, transformers, large packages with heat sinks, and high part cost. The NE/SA/ SE5205 solves these problems by incorporating a wide-band amplifier on a single monolithic chip.

The part is well matched to 50 or $75 \Omega$ input and output impedances. The Standing Wave Ratios in 50 and $75 \Omega$ systems do not exceed 1.5 on either the input or output from DC to the -3 dB bandwidth limit.

Since the part is a small monolithic IC die, problems such as stray capacitance are minimized. The die size is small enough to fit into a very cost-effective 8pin small-outline (SO) package to further reduce parasitic effects. A TO-46 metal can is also available that has a case connection for RF grounding which increases the -3 dB frequency to 600 MHz . The Cerdip package is hermetically sealed, and can operate over the full $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range.

No external components are needed other than AC coupling capacitors because the NE/SA/SE5205 is internally compensated and matched to 50 and
$75 \Omega$. The amplifier has very good distortion specifications, with second and third-order intermodulation intercepts of +24 dBm and +17 dBm respectively at 100 MHz .

The device is ideally suited for $75 \Omega$ cable television applications such as decoder boxes, satellite receiver/decoders, and front-end amplifiers for TV receivers. It is also useful for amplified splitters and antenna amplifiers.

The part is matched well for $50 \Omega$ test equipment such as signal generators, oscilloscopes, frequency counters and all kinds of signal analyzers. Other applications at $50 \Omega$ include mobile radio, CB radio and data/video transmission in fiber optics, as well as broad-band LANs and telecom systems. A gain greater than 20 dB can be achieved by cascading additional NE/SA/SE5205s in series as required, without any degradation in amplifier stability.

## FEATURES

- 600MHz bandwidth
- 20 dB insertion gain
- $4.8 \mathrm{~dB}(6 \mathrm{~dB})$ noise figure $Z_{0}=75 \Omega\left(Z_{O}=50 \Omega\right)$
- No external components required
- Input and output impedances matched to $50 / 75 \Omega$ systems
- Surface mount package available
- MIL-STD processing available


## APPLICATIONS

- $75 \Omega$ cable TV decoder boxes
- Antenna amplifiers
- Amplified splitters
- Signal generators
- Frequency counters
- Oscilloscopes
- Signal analyzers
- Broad-band LANs
- Fiber-optics
- Modems
- Mobile radio
- Security systems
- Telecommunications

PIN CONFIGURATIONS


NOTE:
Tab denotes Pin 1

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 8-Pın Plastıc SO | 0 to $+70^{\circ} \mathrm{C}$ | NE5205D |
| 4-Pın Metal can | 0 to $+70^{\circ} \mathrm{C}$ | NE5205EC |
| 8-Pın Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | NE5205FE |
| 8-Pın Plastıc DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE5205N |
| 8-Pın Plastıc SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA5205D |
| 8-Pın Plastıc DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA5205N |
| 8-Pın Cerdıp | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA5205FE |
| 8-Pin Cerdıp | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE5205FE |
| 8-Pın Plastıc DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE5205N |

EQUIVALENT SCHEMATIC


## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 9 | V |
| $\mathrm{~V}_{\mathrm{AC}}$ | AC input voltage | 5 | $\mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range |  |  |
|  | NE grade | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
|  | SA grade | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
|  | SE grade | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| P $_{\text {DMAX }}$ | Maximum power dissipation, |  |  |
|  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (still-air) ${ }^{1,2}$ |  |  |
|  | FE package | 780 | mW |
|  | N package | 1160 | mW |
|  | D package | 780 | mW |
|  | EC package | mW |  |

## NOTES:

1. Derate above $25^{\circ} \mathrm{C}$, at the following rates:

FE package at $6.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
N package at $9.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
D package at $6.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
EC package at $10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
2. See "Power Dissipation Considerations" section.

DC ELECTRICAL CHARACTERISTICS at $V_{C C}=6 \mathrm{~V}, \mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=\mathrm{Z}_{\mathrm{O}}=50 \Omega$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, in all packages, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | SE5205 |  |  | NE/SA5205 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
|  | Operating supply voltage range | Over temperature | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & 6.5 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & 8 \\ & 8 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Icc | Supply current | Over temperature | $\begin{aligned} & 20 \\ & 19 \end{aligned}$ | 24 | $\begin{aligned} & 30 \\ & 31 \end{aligned}$ | $\begin{aligned} & 20 \\ & 19 \end{aligned}$ | 24 | $\begin{aligned} & 30 \\ & 31 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| S21 | Insertion gain | $f=100 \mathrm{MHz}$ <br> Over temperature | $\begin{gathered} 17 \\ 16.5 \end{gathered}$ | 19 | $\begin{gathered} 21 \\ 21.5 \end{gathered}$ | $\begin{gathered} 17 \\ 16.5 \\ \hline \end{gathered}$ | 19 | $\begin{gathered} 21 \\ 21.5 \end{gathered}$ | dB |
| S11 | Input return loss | $f=100 \mathrm{MHz} \mathrm{D}, \mathrm{N}$, |  | 25 |  |  | 25 |  | dB |
|  |  | DC-fmAX $\mathrm{D}, \mathrm{N}, \mathrm{FE}$ | 12 |  |  | 12 |  |  | dB |
| S11 | Input return loss | $f=100 \mathrm{MHz} \mathrm{EC} \mathrm{package}$ |  |  |  |  | 24 |  | dB |
|  |  | DC-fmax EC |  |  |  | 10 |  |  | dB |
| S22 | Output return loss | $f=100 \mathrm{MHz} \mathrm{D}, \mathrm{N}$, |  | 27 |  |  | 27 |  | dB |
|  |  | DC- $\mathrm{fmax}_{\text {m }}$ | 12 |  |  | 12 |  |  | dB |
| S22 | Output return loss | $f=100 \mathrm{MHz}$ EC package |  |  |  |  | 26 |  | dB |
|  |  | DC - F MAX |  |  |  | 10 |  |  | dB |
| S12 | Isolation | $f=100 \mathrm{MHz}$ |  | -25 |  |  | -25 |  | dB |
|  |  | DC - $f_{\text {max }}$ | -18 |  |  | -18 |  |  | dB |
| $t_{\text {R }}$ | Rise time |  |  | 5 |  |  | 5 |  | ps |
|  | Propagation delay |  |  | 5 |  |  | 5 |  | ps |

## Wide-band High-Frequency Amplifier

DC ELECTRICAL CHARACTERISTICS at $V_{C C}=6 \mathrm{~V}, \mathrm{Z}_{S}=\mathrm{Z}_{\mathrm{L}}=\mathrm{Z}_{\mathrm{O}}=50 \Omega$ and $T_{A}=25^{\circ} \mathrm{C}$, in all packages, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | SE5205 |  |  | NE/SA5205 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| BW | Bandwidth | $\pm 0.5 \mathrm{~dB} \mathrm{D}, \mathrm{N}$ |  |  |  |  | 450 |  | MHz |
| $\mathrm{f}_{\text {MAX }}$ | Bandwidth | $\pm 0.5 \mathrm{~dB} \mathrm{EC}$ |  |  |  |  | 500 |  | MHz |
| $\mathrm{f}_{\text {max }}$ | Bandwidth | $\pm 0.5 \mathrm{~dB} \mathrm{FE}$ |  | 300 |  |  | 300 |  | MHz |
| $\mathrm{f}_{\text {MAX }}$ | Bandwidth | -3dB D, N |  |  |  | 550 |  |  | MHz |
| $\mathrm{f}_{\text {max }}$ | Bandwidth | -3dB EC |  |  |  | 600 |  |  | MHz |
| $\mathrm{f}_{\text {MAX }}$ | Bandwidth | -3dB FE | 400 |  |  | 400 |  |  | MHz |
|  | Noise figure (75 ) | $\mathrm{f}=100 \mathrm{MHz}$ |  | 4.8 |  |  | 4.8 |  | dB |
|  | Noise figure ( $50 \Omega$ ) | $\mathrm{f}=100 \mathrm{MHz}$ |  | 6.0 |  |  | 6.0 |  | dB |
|  | Saturated output power | $\mathrm{f}=100 \mathrm{MHz}$ |  | +7.0 |  |  | +7.0 |  | dBm |
|  | 1 dB gain compression | $\mathrm{f}=100 \mathrm{MHz}$ |  | +4.0 |  |  | +4.0 |  | dBm |
|  | Third-order intermodulation intercept (output) | $f=100 \mathrm{MHz}$ |  | +17 |  |  | +17 |  | dBm |
|  | Second-order intermodulation intercept (output) | $\mathrm{f}=100 \mathrm{MHz}$ |  | +24 |  |  | +24 |  | dBm |





Figure 2. Noise Figure vs Frequency


OP04670S
Figure 4. Insertion Gain vs Frequency ( $\mathbf{S}_{\mathbf{2 1}}$ )

op04880S
Figure 5. Saturated Output Power vs Frequency


OP04700S
Figure 7. Second-Order Output Intercept vs Supply Voltage


Figure 9. Input VSWR vs Frequency


Figure 6. 1dB Gain Compression vs Frequency

Figure 8. Third-Order Intercept vs Supply Voltage


Figure 10. Output VSWR vs Frequency


Figure 11. Input $\left(S_{11}\right)$ and Output $\left(S_{22}\right)$ Return Loss vs Frequency


Figure 13. Insertion Gain vs Frequency ( $\mathbf{S}_{\mathbf{2 1}}$ )


Figure 12. Isolation vs Frequency ( $\mathbf{S}_{\mathbf{1 2}}$ )


Figure 14. Insertion Gain vs Frequency $\left(\mathbf{S}_{\mathbf{2 1}}\right)$

## THEORY OF OPERATION

The design is based on the use of multiple feedback loops to provide wide-band gain together with good noise figure and terminal impedance matches. Referring to the circuit schematic in Figure 15, the gain is set primarily by the equation:

$$
\begin{equation*}
\frac{V_{\text {OUT }}}{V_{I N}}=\left(R_{F 1}+R_{E 1}\right) / R_{E 1} \tag{1}
\end{equation*}
$$

which is series-shunt feedback. There is also shunt-series feedback due to $\mathrm{R}_{\mathrm{F} 2}$ and $\mathrm{R}_{\mathrm{E} 2}$ which aids in producing wideband terminal impedances without the need for low value input shunting resistors that would degrade the noise figure. For optimum noise performance, $R_{E 1}$ and the base resistance of $Q_{1}$ are kept as low as possible while $\mathrm{R}_{\mathrm{F} 2}$ is maximized.

The noise figure is given by the following equation:
$\mathrm{NF}=$
$10 \log \left\{1+\frac{\left[r_{b}+R_{E 1}+\frac{K T}{2 q l_{C 1}}\right]}{R_{0}}\right\} d B$
where $I_{C 1}=5.5 \mathrm{~mA}, R_{E 1}=12 \Omega, r_{b}=130 \Omega$, $\mathrm{KT} / \mathrm{q}=26 \mathrm{mV}$ at $25^{\circ} \mathrm{C}$ and $\mathrm{R}_{0}=50$ for a $50 \Omega$ system and 75 for a $75 \Omega$ system.

The DC input voltage level $\mathrm{V}_{\mathrm{IN}}$ can be determined by the equation:

$$
V_{I N}=V_{B E 1}+\left(I_{C 1}+I_{C 3}\right) R_{E 1}
$$

where $R_{E 1}=12 \Omega, V_{B E}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{C} 1}=5 \mathrm{~mA}$ and $\mathrm{I}_{\mathrm{C} 3}=7 \mathrm{~mA}$ (currents rated at $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ ).
Under the above conditions, $\mathrm{V}_{\mathbb{I}}$ is approximately equal to 1 V .

Level shifting is achieved by emitter-follower $Q_{3}$ and diode $Q_{4}$ which provide shunt feedback to the emitter of $Q_{1}$ via $R_{F 1}$. The use of an emitter-follower buffer in this feedback loop essentially eliminates problems of shunt feedback loading on the output. The value of $R_{F 1}=140 \Omega$ is chosen to give the desired nominal gain. The DC output voltage $V_{\text {OUT }}$ can be determined by:

$$
\begin{equation*}
V_{\text {OUT }}=V_{C C}-\left(I_{C 2}+I_{C 6}\right) R 2, \tag{4}
\end{equation*}
$$

where $V_{C C}=6 \mathrm{~V}, \mathrm{R}_{2}=225 \Omega, \mathrm{I}_{\mathrm{C} 2}=7 \mathrm{~mA}$ and $I_{C 6}=5 \mathrm{~mA}$.
From here it can be seen that the output voltage is approximately 3.3 V to give relatively equal positive and negative output swings. Diode $Q_{5}$ is included for bias purposes to allow direct coupling of $R_{F 2}$ to the base of $Q_{1}$. The dual feedback loops stabilize the DC operating point of the amplifier.

The output stage is a Darlington pair $\left(Q_{6}\right.$ and $Q_{2}$ ) which increases the $D C$ blas voltage on the input stage $\left(Q_{1}\right)$ to a more desirable value, and also increases the feedback loop gain. Resistor $\mathrm{R}_{0}$ optimizes the output VSWR (Voltage Standing Wave Ratio). Inductors $L_{1}$ and $L_{2}$ are bondwire and lead inductances which are roughly 3 nH . These improve the high-frequency impedance matches at input and output by partially resonating with 0.5 pF of pad and package capacitance.

## POWER DISSIPATION CONSIDERATIONS

When using the part at elevated temperature, the engineer should consider the power dissipation capabilities of each package.
At the nominal supply voltage of 6 V , the typical supply current is 25 mA ( 30 mA Max). For operation at supply voltages other than 6 V , see Figure 1 for $\mathrm{I}_{\mathrm{cc}}$ versus $\mathrm{V}_{\mathrm{cc}}$ curves. The supply current is inversely proportional to temperature and varies no more than 1 mA between $25^{\circ} \mathrm{C}$ and either temperature extreme. The change is $0.1 \%$ per ${ }^{\circ} \mathrm{C}$ over the range.

The recommended operating temperature ranges are air-mount specifications. Better heat sinking benefits can be realized by mounting the D and EC package body against the PC board plane.


Figure 15. Schematic Diagram

## PC BOARD MOUNTING

In order to realize satisfactory mounting of the NE5205 to a PC board, certain techniques need to be utilized. The board must be double-sided with copper and all pins must be soldered to their respective areas (i.e., all GND and $V_{C C}$ pins on the SO package). In addition, if the EC package is used, the case should be soldered to the ground plane. The power supply should be decoupled with a capacitor as close to the $\mathrm{V}_{\mathrm{C}}$ pins as possible and an RF choke should be inserted between the supply and the device. Caution should be exercised in the connection of input and output pins. Standard microstrip should be observed wherever possible. There should be no solder bumps or burrs or any obstructions in the signal path to cause launching problems. The path should be as straight as possible and lead lengths as short as possible from the part to the cable connection. Another important consideration is that the
input and output should be AC coupled. This is because at $V_{C C}=6 \mathrm{~V}$, the input is approximately at 1 V while the output is at 3.3 V . The output must be decoupled into a low impedance system or the DC bias on the output of the amplifier will be loaded down causing loss of output power. The easiest way to decouple the entire amplifier is by soldering a high frequency chip capacitor directly to the input and output pins of the device. This circuit is shown in Figure 16. Follow these recommendations to get the best frequency response and noise immunity. The board design is as important as the integrated circuit design itself.

## SCATTERING PARAMETERS

The primary specifications for the NE/SA/ SE5205 are listed as S-parameters. S-parameters are measurements of incident and reflected currents and voltages between the
source, amplifier and load as well as transmission losses. The parameters for a two-port network are defined in Figure 17.


Figure 16. Circuit Schematic for Coupling and Power Supply Decoupling


Figure 17a. Two-Port Network Defined

$\mathrm{S}_{21}$ - FORWARD TRANSMISSION LOSS OR INSERTION GAIN

$\mathrm{S}_{22} \equiv \sqrt{\begin{array}{c}\text { POWER REFLECTED } \\ \text { FROM OUTPUT PORT }\end{array}}$

Figure 17b


Figure 18

The most important parameter is $\mathrm{S}_{21}$. It is defined as the square root of the power gain, and, in decibels, is equal to voltage gain as shown below:
$Z_{D}=Z_{\text {IN }}=Z_{\text {OUT }}$ for the NE/SA/SE5205

$\therefore \frac{P_{\text {OUT }}}{P_{\text {IN }}}=\frac{\frac{V_{\text {OUT }}{ }^{2}}{Z_{D}}}{\frac{V_{I N}{ }^{2}}{Z_{D}}}=\frac{V_{\text {OUT }}{ }^{2}}{V_{I N}{ }^{2}}=P_{1}$
$P_{I}=V_{1}{ }^{2}$
$\mathrm{P}_{1}=\mathrm{V}_{1}{ }^{2}$
$P_{1}=$ Insertion Power Gain
$\mathrm{V}_{1}=$ Insertion Voltage Gain
Measured value for the
NE/SA/SE5205 $=\left|\mathrm{S}_{21}\right|^{2}=100$
$\therefore \mathrm{P}_{1}=\frac{\mathrm{P}_{\text {OUT }}}{\mathrm{P}_{\text {IN }}}=\left|\mathrm{S}_{21}\right|^{2}=100$
and $V_{1}=\frac{V_{\text {OUT }}}{V_{\text {IN }}}=\sqrt{P_{1}}=S_{21}=10$
In decibels:
$P_{1(\mathrm{~dB})}=10 \log \left|\mathrm{~S}_{21}\right|^{2}=20 \mathrm{~dB}$
$V_{1(d B)}=20 \log S_{21}=20 \mathrm{~dB}$
$\therefore P_{1(d B)}=V_{1(d B)}=S_{21(d B)}=20 \mathrm{~dB}$
Also measured on the same system are the respective voltage standing wave ratios. These are shown in Figure 19. The VSWR can be seen to be below 1.5 across the entire operational frequency range.

Relationships exist between the input and output return losses and the voltage standing wave ratios. These relationships are as follows:

INPUT RETURN LOSS $=\mathrm{S}_{11} \mathrm{~dB}$
$S_{11} d B=20 \log \left|S_{11}\right|$
OUTPUT RETURN LOSS $=\mathrm{S}_{22} \mathrm{~dB}$
$\mathrm{S}_{22} \mathrm{~dB}=20 \log \left|\mathrm{~S}_{22}\right|$
INPUT VSWR $=\frac{\left|1+\mathrm{S}_{11}\right|}{\left|1-\mathrm{S}_{11}\right|} \leqslant 1.5$
OUTPUT VSWR $=\frac{\left|1+\mathrm{S}_{22}\right|}{\left|1-\mathrm{S}_{22}\right|} \leqslant 1.5$

## 1dB GAIN COMPRESSION AND SATURATED OUTPUT POWER

The 1 dB gan compression is a measurement of the output power level where the smallsignal insertion gain magnitude decreases 1 dB from its low power value. The decrease is due to nonlinearities in the amplifier, an indication of the point of transition between small-signal operation and the large signal mode.

The saturated output power is a measure of the amplifier's ability to deliver power into an external load. It is the value of the amplifier's output power when the input is heavily overdriven. This includes the sum of the power in all harmonics.

## INTERMODULATION INTERCEPT TESTS

The intermodulation intercept is an expression of the low level linearity of the amplifier. The intermodulation ratio is the difference in dB between the fundamental output signal level and the generated distortion product level. The relationship between intercept and intermodulation ratio is illustrated in Figure 20 , which shows product output levels plotted versus the level of the fundamental output for two equal strength output signals at different frequencies. The upper line shows the fundamental output plotted against itself with a 1dB
to 1 dB slope. The second and third order products lie below the fundamentals and exhibit a $2: 1$ and $3: 1$ slope, respectively.

The intercept point for either product is the intersection of the extensions of the product curve with the fundamental output.
The intercept point is determined by measuring the intermodulation ratio at a single output level and projecting along the appropriate product slope to the point of intersection with the fundamental. When the intercept point is known, the intermodulation ratio can be determined by the reverse process. The second order IMR is equal to the difference between the second order intercept and the fundamental output level. The third order IMR is equal to twice the difference between the third order intercept and the fundamental output level. These are expressed as:

$$
\begin{aligned}
& \mathbb{P}_{2}=P_{\text {OUT }}+I M R_{2} \\
& \mathbb{P}_{3}=P_{\text {OUT }}+I M R_{3} / 2
\end{aligned}
$$

where Pout is the power level in dBm of each of a pair of equal level fundamental output signals, $\mathrm{IP}_{2}$ and $\mathrm{IP}_{3}$ are the second and third order output intercepts in dBm , and IMR 2 and $\mathrm{IMR}_{3}$ are the second and third order intermodulation ratios in dB . The intermodulation intercept is an indicator of intermodulation performance only in the small signal operating range of the amplifier. Above some output level which is below the 1 dB compression point, the active device moves into largesignal operation. At this point the intermodulation products no longer follow the straight line output slopes, and the intercept description is no longer valid. It is therefore important to measure $\mathbb{I P}_{2}$ and $\mathbb{P}_{3}$ at output levels well below 1 dB compression. One must be careful, however, not to select too low levels because the test equipment may not be able to recover the signal from the noise. For the NE/SA/SE5205 we have chosen an output level of -10.5 dBm with fundamental frequencies of 100.000 and 100.01 MHz , respectively.


## ADDITIONAL READING ON

## SCATTERING PARAMETERS

For more information regarding S-parameters, please refer to High-Frequency Amplifiers by Ralph S. Carson of the University of Missouri, Rolla, Copyright 1985; published by John Wiley \& Sons, Inc.
"S-Parameter Techniques for Faster, More Accurate Network Design', HP App Note 951, Richard W. Anderson, 1967, HP Journal.
'S-Parameter Design', HP App Note 154, 1972.


OP04860S

## Signetics

## Linear Products

## DESCRIPTION

The NE/SE5539 is a very wide bandwidth, high slew rate, monolithic operational amplifier for use in video amplifiers, RF amplifiers, and extremely high slew rate amplifiers.

Emitter-follower inputs provide a true differential high input impedance device. Proper external compensation will allow design operation over a wide range of closed-loop gains, both inverting and non-inverting, to meet specific design requirements.

NE/SE5539
High Frequency Operational Amplifier

## Product Specification

## FEATURES

- Bandwidth
- Unity gain - 350MHz
- Full power - 48MHz
- GBW - 1.2 GHz at 17dB
- Slew rate: $600 / \mathrm{V} \mu \mathrm{s}$
- Avol: 52dB typical
- Low noise $-4 n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ typical
- MIL-STD processing available


## APPLICATIONS

- High speed datacomm
- Video monitors \& TV
- Satellite communications
- Image processing
- RF instrumentation \& oscillators
- Magnetic storage
- Military communications

PIN CONFIGURATION


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| $14-$ Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE5539N |
| 14-Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | NE5539D |
| 14 -Pin Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | NE5539F |
| 14 -Pin Plastic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE5539N |
| 14 -Pin Cerdip | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE5539F |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | $\pm 12$ | V |
| Pdmax | ```Maximum power dissipation, TA=25*C (still-air)}\mp@subsup{}{}{2 F package N package D package``` | $\begin{aligned} & 1.17 \\ & 1.45 \\ & 0.99 \end{aligned}$ | $\begin{aligned} & W \\ & w \\ & w \end{aligned}$ |
| TSTG | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Max junction temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Operating temperature range NE SE | $\begin{gathered} 0 \text { to } 70 \\ -55 \text { to }+125 \end{gathered}$ | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |
| TSOLD | Lead temperature (10sec max) | 300 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Differential input voltage should not exceed 0.25 V to prevent excessive input bias current and common-mode voltage 2.5 V . These voltage limits may be exceeded if current is limited to less than 10 mA .
2. Derate above $25^{\circ} \mathrm{C}$, at the following rates:

F package at $9.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
N package at $11.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
D package at $7.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

EQUIVALENT CIRCUIT


DC ELECTRICAL CHARACTERISTICS $V_{C C}= \pm 8 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS |  | SE5539 |  |  | NE5539 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OS}}$ | Input offset voltage | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=100 \Omega$ | Over temp |  | 2 | 5 |  |  |  | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 2 | 3 |  | 2.5 | 5 |  |
|  | $\Delta V_{\text {OS }} / \Delta T$ |  |  |  | 5 |  |  | 5 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input offset current |  | Over temp |  | 0.1 | 3 |  |  |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1 |  |  | 2 |  |
|  | $\Delta \mathrm{los}^{\prime} / \Delta \mathrm{T}$ |  |  |  | 0.5 |  |  | 0.5 |  | $n A /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input bias current |  | Over temp |  | 6 | 25 |  |  |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 5 | 13 |  | 5 | 20 |  |
|  | $\Delta l_{B} / \Delta T$ |  |  |  | 10 |  |  | 10 |  | $n A /{ }^{\circ} \mathrm{C}$ |
| CMRR | Common-mode rejection ratio | $F=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{S}}=100 \Omega, \mathrm{~V}_{\mathrm{CM}} \pm 1.7 \mathrm{~V}$ |  | 70 | 80 |  | 70 | 80 |  | dB |
|  |  |  | Over temp | 70 | 80 |  |  |  |  | dB |
| $\mathrm{R}_{\text {IN }}$ | Input impedance |  |  |  | 100 |  |  | 100 |  | k $\Omega$ |
| Rout | Output impedance |  |  |  | 10 |  |  | 10 |  | $\Omega$ |

DC ELECTRICAL CHARACTERISTICS (Continued) $\mathrm{V}_{C C}= \pm 8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS |  |  | SE5539 |  |  | NE5539 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| Vout | Output voltage swing | $\begin{gathered} R_{L}=150 \Omega \text { to } G N D \text { and } \\ 470 \Omega \text { to }-V_{C C} \end{gathered}$ |  | + Swing |  |  |  | +2.3 | +2.7 |  | V |
|  |  |  |  | -Swing |  |  |  | -1.7 | -2.2 |  |  |
| Vout | Output voltage swing | $\begin{gathered} R_{L}=2 k \Omega \text { to } \\ \text { GND } \end{gathered}$ | Over temp | + Swing | +2.3 | +3.0 |  |  |  |  | V |
|  |  |  |  | -Swing | -1.5 | -2.1 |  |  |  |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | + Swing | +2.5 | +3.1 |  |  |  |  | V |
|  |  |  |  | -Swing | -2.0 | -2.7 |  |  |  |  |  |
| Icc+ | Positive supply current | $\mathrm{V}_{\mathrm{O}}=0, \mathrm{R}_{1}=\infty$ |  | Over temp |  | 14 | 18 |  |  |  | mA |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 14 | 17 |  | 14 | 18 |  |
| $\mathrm{IcC}^{-}$ | Negative supply current | $V_{0}=0, R_{1}=\infty$ |  | Over temp |  | 11 | 15 |  |  |  | mA |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 11 | 14 |  | 11 | 15 |  |
| PSRR | Power supply rejection ratio | $\Delta V_{C C}= \pm 1 \mathrm{~V}$ |  | Over temp |  | 300 | 1000 |  |  |  | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  | 200 | 1000 |  |
| Avol | Large signal voltage gain | $\begin{gathered} V_{O}=+2.3 \mathrm{~V},-1.7 \mathrm{~V} \\ R_{\mathrm{L}}=150 \Omega \text { to } G N D, 470 \Omega \text { to }-V_{C C} \end{gathered}$ |  |  |  |  |  | 47 | 52 | 57 | dB |
| Avol | Large signal voltage gain | $\begin{gathered} V_{O}=+2.3 \mathrm{~V},-1.7 \mathrm{~V} \\ \mathrm{R}_{\mathrm{L}}=2 \Omega \text { to } \mathrm{GND} \end{gathered}$ |  |  |  |  |  |  |  |  | dB |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | 47 | 52 | 57 |  |
| Avol | Large signal voltage gain | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=+2.5 \mathrm{~V},-2.0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to } \mathrm{GND} \end{aligned}$ |  | Over temp | 46 |  | 60 |  |  |  | dB |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 48 | 53 | 58 |  |  |  |  |

DC ELECTRICAL CHARACTERISTICS $V_{C C}= \pm 6 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS |  |  | SE5539 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max |  |
| Vos | Input offset voltage |  |  | Over temp |  | 2 | 5 | mV |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 2 | 3 |  |
| los | Input offset current |  |  | Over temp |  | 0.1 | 3 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1 |  |
| $\mathrm{I}_{\mathrm{B}}$ | Input bias current |  |  | Over temp |  | 5 | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 4 | 10 |  |
| CMRR | Common-mode rejection ratio | $\mathrm{V}_{\mathrm{CM}}= \pm 1.3 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=100 \Omega$ |  |  | 70 | 85 |  | dB |
| $\mathrm{ICC}^{+}$ | Positive supply current |  |  | Over temp |  | 11 | 14 | mA |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 11 | 13 |  |
| Icc- | Negative supply current |  |  | Over temp |  | 8 | 11 | mA |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 8 | 10 |  |
| PSRR | Power supply rejection ratio | $\Delta V_{C C}= \pm 1 \mathrm{~V}$ |  | Over temp |  | 300 | 1000 | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |
| Vout | Output voltage swing | $R_{L}=150 \Omega$ to $G N D$ and $390 \Omega$ to $-V_{C C}$ | Over temp | + Swing | +1.4 | +2.0 |  | V |
|  |  |  |  | -Swing | -1.1 | -1.7 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | + Swing | +1.5 | +2.0 |  |  |
|  |  |  |  | -Swing | -1.4 | -1.8 |  |  |

## High Frequency Operational Amplifier

AC ELECTRICAL CHARACTERISTICS $V_{C C}= \pm 8 V, R_{L}=150 \Omega$ to $G N D \& 470 \Omega$ to $-V_{C C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | SE5539 |  |  | NE5539 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| BW | Gain bandwidth product | $A_{C L}=7, V_{0}=0.1 \mathrm{~V}_{\text {P-P }}$ |  | 1200 |  |  | 1200 |  | MHz |
|  | Small-sıgnal bandwidth | $A_{C L}=2, R_{L}=150 \Omega^{1}$ |  | 110 |  |  | 110 |  | MHz |
| ts | Settling time | $A_{C L}=2, R_{L}=150 \Omega^{1}$ |  | 15 |  |  | 15 |  | ns |
| SR | Slew rate | $A_{C L}=2, R_{L}=150 \Omega^{1}$ |  | 600 |  |  | 600 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| $t_{\text {PD }}$ | Propagation delay | $A_{C L}=2, R_{L}=150 \Omega^{1}$ |  | 7 |  |  | 7 |  | ns |
|  | Full power response | $A_{C L}=2, R_{L}=150 \Omega^{1}$ |  | 48 |  |  | 48 |  | MHz |
|  | Full power response | $A_{V}=7, R_{L}=150 \Omega^{1}$ |  | 20 |  |  | 20 |  | MHz |
|  | Input noise voltage | $\mathrm{R}_{\mathrm{S}}=50 \Omega, 1 \mathrm{MHz}$ |  | 4 |  |  | 4 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  | Input noise current | 1 MHz |  | 6 |  |  | 6 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |

NOTE:
1 External compensation
AC ELECTRICAL CHARACTERISTICS $V_{C C}= \pm 6 \mathrm{~V}, R_{L}=150 \Omega$ to $G N D$ and $390 \Omega$ to $-V_{C C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | SE5539 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| BW | Gaın bandwidth product | $A_{C L}=7$ |  | 700 |  | MHz |
|  | Small-signal bandwidth | $A_{C L}=2^{1}$ |  | 120 |  | MHz |
| ts | Settling tıme | $\mathrm{A}_{\mathrm{CL}}=2^{1}$ |  | 23 |  | ns |
| SR | Slew rate | $A_{C L}=2^{1}$ |  | 330 |  | $V / \mu \mathrm{s}$ |
| $t_{\text {PD }}$ | Propagation delay | $A_{C L}=2^{1}$ |  | 4.5 |  | ns |
|  | Full power response | $A_{C L}=2^{1}$ |  | 20 |  | MHz |

## NOTE:

1 External compensation
TYPICAL PERFORMANCE CURVES


TYPICAL PERFORMANCE CURVES (Continued)


## CIRCUIT LAYOUT CONSIDERATIONS

As may be expected for an ultra-high frequency, wide-gain bandwidth amplifier, the physı-
cal circuit layout is extremely critical. Breadboarding is not recommended. A doublesided copper-clad printed cirucit board will result in more favorable system operation. An
example utilızing a 28 dB non-ınvertıng amp is shown in Figure 1.


Figure 1. 28dB Non-Inverting Amp Sample PC Layout

## NE5539 COLOR VIDEO AMPLIFIER

The NE5539 wideband operational amplifier is easily adapted for use as a color video amplifier. A typical circuit is shown in Figure 2 along with vector-scope ${ }^{1}$ photographs showing the amplifier differential gain and phase response to a standard five-step modulated staircase linearity signal (Figures 3, 4 and 5). As can be seen in Figure 4, the gain varies less than $0.5 \%$ from the bottom to the top of the staircase. The maximum differential phase shown in Figure 5 is approximately $+0.1^{\circ}$.

The amplifier circuit was optimized for a $75 \Omega$ input and output termination impedance with a gain of approximately 10 (20dB).

## NOTE:

1 The input signal was 200 mV and the output 2 V $V_{C C}$ was $\pm 8 \mathrm{~V}$.


TC08750S
Figure 2. NE5539 Video Amplifier


Figure 3. Input Signal


Figure 4. Differential Gain < 0.5\%

## NOTE:

instruments used for these measurements were Tektronix 146 NTSC test signal generator, 520A NTSC vectorscope, and 1480 waveform monitor.


Figure 5. Differential Phase $\boldsymbol{+} \mathbf{0 . 1}{ }^{\circ}$

## APPLICATIONS



Figure 6. Non-Inverting Follower


TC08770S
Figure 7. Inverting Follower

## Signetics

## Linear Products

## NE5539 DESCRIPTION

The Signetıcs NE/SE5539 ultra-high frequency operational amplifier is one of the fastest monolithic amplifiers made today With a unity gain bandwidth of 350 MHz and a slew rate of $600 \mathrm{~V} / \mu \mathrm{s}$, it is second to none. Therefore, it is understandable that to attan this speed, standard internal compensation would have to be left out of its design. As a consequence, the op amp is not unconditionally stable for all closed-loop gains and must be externally compensated for gains below 17 dB . Properly done, compensation need not limit slew rate. The following will explain how to use the methods available with the NE/SE5539

## LEAD AND LAG-LEAD COMPENSATION

A useful method for compensating the device for closed-loop gains below seven is to use lag-lead and lead networks as shown in Figure 1 The lead network is primarily concerned with compensating for loss of phase margin caused by distributed board capacitance and input capacitance, while lag-lead is mainly for optımizing transient response. Lead compensation modifies the feedback network and adds a zero to the overall transfer function. This increases the phase, but does not greatly change the gain magnitude This zero improves the phase margin

To determine components, it can be shown that the optimal conditions for amplifier stability occur when-

AN140
Compensation Techniques for Use with the NE/SE5539

Application Note

However, when the stability criteria is obtained, it should be noted that the actual bandwidth of the closed-loop amplifier will be reduced. Based on using a double-sided cop-per-clad printed circuit board with a distributed capacitance of 3.5 pF and a unity gain configuration, $\mathrm{C}_{\text {LEAD }}$ would be 3.5 pF . Another way of stating the relationship between the distributed capacitance closed-loop gain and the lead compensation capacitor is:

$$
\begin{equation*}
\mathrm{C}_{\text {LEAD }}=\mathrm{C}_{\text {DIST }} \frac{\mathrm{R}_{1}}{\mathrm{R}_{\mathrm{F}}} \tag{2}
\end{equation*}
$$

When bandwidth is of prımary concern, the lead compensation will usually be adequate. For closed-loop gains less than seven, laglead compensation is necessary for stability.

If transient response is also a factor in design, a lag-lead compensation network may be necessary (Reference Figure 1). For practical applications, the following equations can be used to determine proper lag-lead components.

$$
\begin{equation*}
\frac{R_{F}}{R 1 / R_{L A G}} \geqslant 7 \tag{4}
\end{equation*}
$$

Therefore,

$$
\begin{equation*}
R_{L A G} \leqslant \frac{R_{F}}{7-R_{F} / R 1} \tag{5}
\end{equation*}
$$

Usıng the above equation will insure a closedloop gain of seven above the network break

$$
\begin{equation*}
\left(R_{1}\right)\left(C_{D I S T}\right)=\left(R_{F}\right)\left(C_{L E A D}\right) \tag{1}
\end{equation*}
$$



Figure 1. Standard Lag-Lead Compensation
frequency. $C_{\text {LAG }}$ may now be approximated using:

$$
\begin{equation*}
\mathrm{W}_{\mathrm{LAG}} \cong \frac{2 \pi(\mathrm{GBW})}{10} \mathrm{Rad} / \mathrm{Sec} \tag{6}
\end{equation*}
$$

$$
\begin{equation*}
\mathrm{W}_{\mathrm{LAG}}=\frac{\pi(\mathrm{GBW})}{5} \mathrm{Rad} / \mathrm{Sec} \tag{7}
\end{equation*}
$$

where

$$
\begin{equation*}
W_{L A G}=\frac{1}{\left(R_{L A G}\right)\left(C_{L A G}\right)} \tag{8}
\end{equation*}
$$

therefore,

$$
\begin{equation*}
\frac{\pi(\mathrm{GBW})}{5}=\frac{1}{\left(R_{\mathrm{LAG}}\right)\left(\mathrm{C}_{\mathrm{LAG}}\right)} \tag{9}
\end{equation*}
$$

and

$$
\begin{equation*}
C_{L A G}=\frac{5}{\pi R_{L A G}(G B W)} \tag{10}
\end{equation*}
$$


a. Closed-Loop Inverting Gain of Seven Gain-Phase Response (Uncompensated)

b. Open-Loop Phase

Figure 2


Figure 3. Compensated Pulse Response

This method adds a pole and zero to the transfer function of the device, causing the actual open-loop gain and phase curve to be reshaped, thus creating a progressive improvement above the critical frequency where phase changes rapidly. (Near 70 MHz , see Figures 2 a and 2 b ) But also, the lag-lead network can be adjusted to optımize gain peaking for transient responses. Therefore, rise time, overshoot, and settling time can be changed for various closed-loop gains The result of using this technique is shown for a pulse amplifier in Figure 3.


Figure 4. Pin 12 Compensation

tco9980s
TC09990S
Figure 5. Pulse Response Test Circuits


DF06020

Figure 6. Small Signal Response - Non-Inverting


Figure 7. Small Signal Response - Inverting

## USING PIN 12 COMPENSATION

An alternate method of external compensation is obtained by use of the NE/SE5539 frequency compensation pin. The circuits in Figure 4 show the correct way to use this pin. As can be seen, this method saves the use of one capacitor as compared to standard laglead and lead compensation as shown in Figure 1.

But, most importantly, both methods are equally effective; i.e, a good wide-band amplifier below 17 dB , with control over ringing and overshoot. For example, inverting and non-inverting amplifier circuits using Pin 12 are shown in Figure 5. The corresponding pulse response for each circuit is shown in Figures 6 and 7 for the network values recommended. As shown by the response photos, the overshoot and settling time can be controlled by adjustıng $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$. In damping the overshoot, rise time is slightly
decreased. Also, the non-inverting configuratıon (Figure 6) gives a very fast response tıme compared to the inverting mode.


Figure 8. $\mathrm{C}_{o}$ Will Reduce Output Offset and Noise

If it is important to reduce output offset voltage and noise, an additional capacitor,
$\mathrm{C}_{\mathrm{O}}$, can be added in series with the resistor $\left(R_{C}\right)$ across the inputs. This should be a large value to block DC but not affect the benefits of the compensation components at high frequencies. A value of $0.01 \mu \mathrm{~F}$ as shown in Figure 8 is sufficient.

## INTERNAL CHARACTERISTICS OF THE NE/SE5539

In order to better understand the compensation procedure, a detalled discussion of the amplifier follows.

The complete amplifier schematic is shown in Figure 9. To clarify the effect of the compensation pin, the schematic is split into five main parts as shown in Figure 10.

Each segment in Figure 10 is defined as follows: starting from the non-inverting input, Section $A_{1}$ is the amplification from the input to the base of transistor $Q_{4} . A_{2}$ is from the base of $Q_{4}$ to the summation point at the collector of $Q_{3}$. Furthermore, $A_{3}$ represents the gain from the non-inverting input to the summation point via the common emitter side of $Q_{2}$ and $Q_{3}$. Finally, $B_{F}$ is the feedback factor of the positive feedback loop from the collector of $Q_{3}$ to the base of $Q_{4}$.

From Figure 10, it can be seen that the total gain ( $A_{T}$ ) is:

$$
A_{T}=\frac{A_{1} A_{2}}{1-\left(B_{F} A_{2}\right)}+A_{3}\left(1+B_{F} A_{2}\right)
$$

Each term in this equation plays a role at different frequencies to determıne the total transfer function of the device. Of particular importance is the pole in $\mathrm{A}_{3}$ (near 340 MHz ) which causes a roll-off of $12 \mathrm{~dB} /$ octave and loss of phase margin just before unity gain. This can be seen in the Bode plot in Figure 11a. To overcome this pole, a capacitor and resistor are connected as shown in Figures 12 a and 12 b . The compensation pin is connected to the emitter of $Q_{5}$, which is in an emitter-follower configuration. Therefore, a reactance connected to Pin 12 acts essentially as if it were connected at the base of $Q_{5}$. Since the capacitor is connected here, it is now a component of $\mathrm{B}_{\mathrm{F}}$ and a zero is added to the transfer function. The resistor across the input pins controls overall gain and causes $A_{T}$ to cross 0dB at a lower frequency; the capacitor in the feedback loop controls phase shift and gain peaking.

To further explain, Bode plots of open-loop response using varying capacitor values and corresponding pulse responses are shown in Figures 13a through 13f. The changes in gain and phase can readily be seen, as is the effect on bandwidth.


TC10011S
Figure 9. Complete Schematic of NE/SE5539


## COMPUTER ANALYSIS

The open-loop and pulse response plots were generated using an IBM 370 computer and SPICE, a general-purpose circuit simulation program. Each transistor in the part is mathematically modeled after actual device parameters, which were measured in the laboratory. These models are then combined with the resistors and voltage sources through node numbers so that the computer knows where each is connected.

a. Open-Loop Gain - No Compensation (Computer Simulation)


5ns/DIV

OP06240S
b. Closed-Loop Non-Inverting Response - No Compensation (Computer Simulation Oscillation is Evident)

Figure 11
To indicate the accuracy of this system, the actual open-loop gain is compared to the computer plots in Figures 14 and 15. The real payoff for this system is that once a credible simulation is achieved, any outside circuit can be modeled around the op amp. This would be used to check for feasibility before breadboarding in the lab. The internal circuit can be treated like a black box and the outside circuit program altered to whatever application the user would like to examine.


TC10030S
a. Pin 12 Compensation Showing Internal Connections - Inverting

b. Pin 12 Compensation Showing Internal Connections - Non-Inverting

Figure 12


Figure 13


Figure 14. Actual Open-Loop Gain Measured in Lab


Figure 15. Computer-Generated Open-Loop Gain

1. J. Millman and C. C. Halkias: Integrated Electronics: Analog and Digital Circuits and Systems, McGraw-Hill Book Company, New York, 1972.
2. A. Vladımirescu, Kaihe Zhang, A. R. Newton, D. O. Peterson, A. Sanquiovanni-Vincentelll: "Spice Version 2G," University of California, Berkeley, California, August 10, 1981.
3. Signetics: Analog Data Manual 1983, Signetics Corporation, Sunnyvale, California 1983.

## Signetics

## Linear Products

## DESCRIPTION

The NE5592 is a dual monolithic, twostage, differential output, wideband video amplifier. It offers a fixed gain of 400 without external components and an adjustable gain from 400 to 0 with one external resistor. The input stage has been designed so that with the addition of a few external reactive elements between the gain select terminals, the circuit can function as a high-pass, lowpass, or band-pass filter. This feature makes the circuit ideal for use as a video or pulse amplifier in communications, magnetic memories, display, video recorder systems, and floppy disk head amplifiers.

## Product Specification

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :--- |
| 14-Pin Plastıc DIP | 0 to $70^{\circ} \mathrm{C}$ | NE5592N |
| 14-PIn SO package | 0 to $70^{\circ} \mathrm{C}$ | NE5592D |

## EQUIVALENT CIRCUIT



## FEATURES

- 110MHz unity gain bandwidth
- Adjustable gain from 0 to 400
- Adjustable pass band
- No frequency compensation required
- Wave shaping with minimal external components


## APPLICATIONS

- Floppy disk head amplifier
- Video amplifier
- Pulse amplifier in communications
- Magnetic memory
- Video recorder systems

PIN CONFIGURATION


## Video Amplifier

ABSOLUTE MAXIMUM RATINGS $T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | $\pm 8$ | V |
| $\mathrm{V}_{\text {IN }}$ | Differential input voltage | $\pm 5$ | V |
| $\mathrm{V}_{\text {CM }}$ | Common mode Input voltage | $\pm 6$ | $\checkmark$ |
| lout | Output current | 10 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating temperature range NE5592 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PD max | Maximum power dissipation, $T_{A}=25^{\circ} \mathrm{C}$ (still air) ${ }^{1}$ <br> D package <br> N package | $\begin{aligned} & 1.03 \\ & 1.48 \end{aligned}$ | $\begin{aligned} & \text { w } \\ & \text { w } \end{aligned}$ |

NOTE:

1. Derate above $25^{\circ} \mathrm{C}$ at the following rates:

D package $83 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
N package $11.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
DC ELECTRICAL CHARACTERISTICS $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{S S}= \pm 6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0$, unless otherwise specified. Recommended operating supply voltage is $V_{S}= \pm 6.0 \mathrm{~V}$, and gain select pins are connected together.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Avol | Differential voltage gain | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{V}_{\text {OUT }}=3 \mathrm{~V}_{\text {P-P }}$ | 400 | 480 | 600 | V/V |
| $\mathrm{R}_{\text {IN }}$ | Input resistance |  | 3 | 14 |  | $\mathrm{k} \Omega$ |
| $\mathrm{Cl}_{\text {IN }}$ | Input capacitance |  |  | 2.5 |  | pF |
| los | Input offset current |  |  | 0.3 | 3 | $\mu \mathrm{A}$ |
| IBIAS | Input bias current |  |  | 5 | 20 | $\mu \mathrm{A}$ |
|  | Input noise voltage | BW 1kHz to 10 MHz |  | 4 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{V}_{\mathrm{IN}}$ | Input voltage range |  | $\pm 1.0$ |  |  | V |
| CMRR | Common-mode rejection ratio | $\begin{aligned} & V_{C M} \pm 1 \mathrm{~V}, \mathrm{f}<100 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{CM}} \pm 1 \mathrm{~V}, \mathrm{f}=5 \mathrm{MHz} \end{aligned}$ | 60 | $\begin{aligned} & 93 \\ & 87 \end{aligned}$ |  | $\begin{aligned} & d B \\ & d B \end{aligned}$ |
| PSRR | Supply voltage rejection ratio | $\Delta \mathrm{V}_{\mathrm{S}}= \pm 0.5 \mathrm{~V}$ | 50 | 85 |  | dB |
|  | Channel separation | $\begin{gathered} V_{\text {OuT }}=1 \mathrm{~V}_{\text {P.p; }} ; \mathrm{f}=100 \mathrm{kHz} \\ \text { (output referenced) } R_{L}=1 \mathrm{k} \Omega \end{gathered}$ | 65 | 70 |  | dB |
| Vos | Output offset voltage gain select pins open | $\begin{aligned} & R_{L}=\infty \\ & R_{L}=\infty \end{aligned}$ |  | $\begin{gathered} 0.5 \\ 0.25 \end{gathered}$ | $\begin{gathered} 1.5 \\ 0.75 \end{gathered}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $V_{C M}$ | Output common-mode voltage | $\mathrm{R}_{\mathrm{L}}=\infty$ | 2.4 | 3.1 | 3.4 | V |
| $\mathrm{V}_{\text {OUT }}$ | Output differential voltage swing | $R_{L}=2 k \Omega$ | 3.0 | 4.0 |  | $\checkmark$ |
| Rout | Output resistance |  |  | 20 |  | $\Omega$ |
| Icc | Power supply current (total for both sides) | $\mathrm{R}_{\mathrm{L}}=\infty$ |  | 35 | 44 | mA |

DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{S S}= \pm 6 \mathrm{~V}, \mathrm{~V}_{C M}=0,0^{\circ} \mathrm{C} \leqslant T_{A} \leqslant 70^{\circ} \mathrm{C}$, unless otherwise specified. Recommended operating supply voltage is $\mathrm{V}_{\mathrm{S}}= \pm 6.0 \mathrm{~V}$, and gain select pins are connected together.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Avol | Differential voltage gain | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{V}_{\text {OUT }}=3 \mathrm{~V}_{\text {P.P }}$ | 350 | 430 | 600 | V/V |
| $\mathrm{R}_{\text {IN }}$ | Input resistance |  | 1 | 11 |  | $k \Omega$ |
| los | Input offset current |  |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {BIAS }}$ | Input bias current |  |  |  | 30 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IN }}$ | Input voltage range |  | $\pm 1.0$ |  |  | V |
| CMRR | Common-mode rejection ratio | $\begin{gathered} \mathrm{V}_{\mathrm{CM}} \pm 1 \mathrm{~V}, \mathrm{f}<100 \mathrm{kHz} \\ \mathrm{R}_{\mathrm{S}}=\phi \end{gathered}$ | 55 |  |  | dB |
| PSRR | Supply voltage rejection ratio | $\Delta \mathrm{V}_{\mathrm{S}}= \pm 0.5 \mathrm{~V}$ | 50 |  |  | dB |
|  | Channel separation | $V_{\text {OUT }}=1 V_{\text {P-P }} ; f=100 \mathrm{kHz}$ (output referenced) $R_{L}=1 \mathrm{k} \Omega$ |  | 70 |  | dB |
| $\mathrm{V}_{\mathrm{OS}}$ | Output offset voltage gain select pins connected together gain select pins open | $\begin{aligned} & R_{\mathrm{L}}=\infty \\ & \mathrm{R}_{\mathrm{L}}=\infty \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| $\mathrm{V}_{\text {OUT }}$ | Output differential voltage swing | $R_{L}=2 \mathrm{k} \Omega$ | 2.8 |  |  | V |
| Icc | Power supply current (total for both sides) | $\mathrm{R}_{\mathrm{L}}=\infty$ |  |  | 47 | mA |

AC ELECTRICAL CHARACTERISTICS $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{S S}= \pm 6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0$, unless otherwise specified. Recommended operating supply voltage $V_{S}= \pm 6.0 \mathrm{~V}$. Gain select pins connected together.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| BW | Bandwidth | $V_{\text {OUT }}=1 V_{\text {P-P }}$ |  | 25 |  | MHz |
| $t_{R}$ | Rise time |  |  | 15 | 20 | ns |
| $t_{\text {PD }}$ | Propagation delay | $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}_{\text {P.P }}$ |  | 7.5 | 12 | ns |

TYPICAL PERFORMANCE CHARACTERISTICS


## Video Amplifier

## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



## TEST CIRCUITS $T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified.



## Signetics

## NE/SA/SE592 <br> Video Amplifier

## Product Specification

## Linear Products

## DESCRIPTION

The NE/SA/SE592 is a monolithic, twostage, differential output, wideband video amplifier. It offers fixed gains of 100 and 400 without external components and adjustable gains from 400 to 0 with one external resistor. The input stage has been designed so that with the addition of a few external reactive elements between the gain select terminals, the circuit can function as a highpass, low-pass, or band-pass filter. This feature makes the circuit ideal for use as a video or pulse amplifier in communications, magnetic memories, display, video recorder systems, and floppy disk head amplifiers. Now available in an 8 -pin version with fixed gain of 400 without external components and adjustable gain from 400 to 0 with one external resistor.

## FEATURES

- 120 MHz unity gain bandwidth
- Adjustable gains from 0 to $\mathbf{4 0 0}$
- Adjustable pass band
- No frequency compensation required
- Wave shaping with minimal external components
- MIL-STD processing available


## APPLICATIONS

- Floppy disk head amplifier
- Video amplifier
- Pulse amplifier in communications
- Magnetic memory
- Video recorder systems

EQUIVALENT CIRCUIT


PIN CONFIGURATIONS


NOTES:
CDOs800S
Pin 5 connected to case
*Metal cans (H) not recommended for new designs
D, F, N, Packages


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 14-Pin Plastıc DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE592N14 |
| 14-Pın Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | NE592F14 |
| 14-Pin Cerdip | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE592F14 |
| 14-Pin SO | 0 to $+70^{\circ} \mathrm{C}$ | NE592D14 |
| 8-Pin Plastıc DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE592N8 |
| 8-Pin Cerdıp | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE592F8 |
| 8 -Pin Plastıc DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA592N8 |
| 8-Pin SO | 0 to $+70^{\circ} \mathrm{C}$ | NE592D8 |
| 8-Pın SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA592D8 |
| 10-Lead Metal Can | 0 to $+70^{\circ} \mathrm{C}$ | NE592H |
| 10-Lead Metal Can | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE592H |

NOTE:
N8, N14, D8 and D14 package parts also available in "High" gain version by adding ' H ' before package designation, $1 \mathrm{e}, \mathrm{NE} 592 \mathrm{HD8}$

ABSOLUTE MAXIMUM RATINGS $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {CC }}$ | Supply voltage | $\pm 8$ | V |
| $\mathrm{~V}_{\text {IN }}$ | Differential input voltage | $\pm 5$ | V |
| $\mathrm{~V}_{\mathrm{CM}}$ | Common-mode input voltage | $\pm 6$ | V |
| $\mathrm{I}_{\text {OUT }}$ | Output current | 10 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating ambient temperature range |  |  |
|  | SE592 | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
|  | NE592 | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ MAX | Maximum power dissipatıon, |  |  |
|  | $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ (still air) ${ }^{1}$ |  | W |
|  | F-14 package | 1.17 | W |
|  | F-8 package | 0.79 | W |
|  | $\mathrm{D}-14$ package | 0.98 | W |
|  | D-8 package | 0.79 | W |
|  | H package | 0.83 | W |
|  | $\mathrm{~N}-14$ package | 1.44 | W |

## NOTE:

1. Derate above $25^{\circ} \mathrm{C}$ at the following rates

F-14 package at $9.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
F-8 package at $6.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
D-14 package at $78 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
D-8 package at $6.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
H package at $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$\mathrm{N}-14$ package at $11.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
N -8 package at $9.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

DC ELECTRICAL CHARACTERISTICS $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{S S}= \pm 6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0$, unless otherwise specified. Recommended operating supply voltages $\mathrm{V}_{\mathrm{S}}= \pm 6.0 \mathrm{~V}$. All specifications apply to both standard and high gain parts unless noted differently.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE/SA592 |  |  | SE592 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| Avol | Differential voltage gan, standard part Gain $1^{1}$ Gain $2^{2,4}$ | $R_{L}=2 \mathrm{k} \Omega, \mathrm{V}_{\text {OUT }}=3 \mathrm{~V}_{\text {P-P }}$ | $\begin{gathered} 250 \\ 80 \end{gathered}$ | $\begin{aligned} & 400 \\ & 100 \end{aligned}$ | $\begin{aligned} & 600 \\ & 120 \end{aligned}$ | $\begin{gathered} 300 \\ 90 \end{gathered}$ | $\begin{aligned} & 400 \\ & 100 \end{aligned}$ | $\begin{aligned} & 500 \\ & 110 \end{aligned}$ | V/V V/V |
|  | High gain part |  | 400 | 500 | 600 |  |  |  | V/V |
| RIN | Input resistance Gain $1^{1}$ Gain $2^{2,4}$ |  | 10 | $\begin{aligned} & 4.0 \\ & 30 \end{aligned}$ |  | 20 | $\begin{aligned} & 4.0 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance ${ }^{2}$ | Gain $2^{4}$ |  | 2.0 |  |  | 2.0 |  | pF |
| los | Input offset current |  |  | 0.4 | 5.0 |  | 0.4 | 3.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {BIAS }}$ | Input bias current |  |  | 9.0 | 30 |  | 9.0 | 20 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {NOISE }}$ | Input noise voltage | BW 1 kHz to 10 MHz |  | 12 |  |  | 12 |  | $\mu V_{\text {RMS }}$ |
| $\mathrm{V}_{\mathrm{IN}}$ | Input voltage range |  | $\pm 1.0$ |  |  | $\pm 1.0$ |  |  | V |
| CMRR | Common-mode rejection ratio <br> Gan $2^{4}$ <br> Gain $2^{4}$ | $\begin{aligned} & V_{C M^{ \pm}} 1 \mathrm{~V}, \mathrm{f}<100 \mathrm{kHz} \\ & V_{C M^{ \pm}} 1 \mathrm{~V}, \mathrm{f}=5 \mathrm{MHz} \end{aligned}$ | 60 | $\begin{aligned} & 86 \\ & 60 \\ & \hline \end{aligned}$ |  | 60 | $\begin{array}{r} 86 \\ 60 \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| PSRR | Supply voltage rejection ratio Gan $2^{4}$ | $\Delta \mathrm{V}_{\mathrm{S}}= \pm 0.5 \mathrm{~V}$ | 50 | 70 |  | 50 | 70 |  | dB |
| $\mathrm{V}_{\mathrm{OS}}$ | ```Output offset voltage Gain 1 Gan \(2^{4}\) Gain \(3^{3}\)``` | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=\infty \\ & \mathrm{R}_{\mathrm{L}}=\infty \\ & \mathrm{R}_{\mathrm{L}}=\infty \end{aligned}$ |  | 0.35 | $\begin{gathered} 1.5 \\ 1.5 \\ 0.75 \end{gathered}$ |  | 0.35 | $\begin{gathered} 1.5 \\ 1.0 \\ 0.75 \end{gathered}$ | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| $\mathrm{V}_{\mathrm{CM}}$ | Output common-mode voltage | $\mathrm{R}_{\mathrm{L}}=\infty$ | 2.4 | 2.9 | 3.4 | 2.4 | 2.9 | 3.4 | V |
| $\mathrm{V}_{\text {OUT }}$ | Output voltage swing differential | $R_{L}=2 k \Omega$ | 3.0 | 4.0 |  | 3.0 | 4.0 |  | V |
| R OUT | Output resistance |  |  | 20 |  |  | 20 |  | $\Omega$ |
| Icc | Power supply current | $\mathrm{R}_{\mathrm{L}}=\infty$ |  | 18 | 24 |  | 18 | 24 | mA |

## NOTES:

1. Gain select Pins $G_{1 A}$ and $G_{1 B}$ connected together.
2. Gain select Pins $G_{2 A}$ and $G_{2 B}$ connected together.
3. All gain select pins open
4. Applies to 10 - and 14-pin versions only.

DC ELECTRICAL CHARACTERISTICS $V_{S S}= \pm 6 \mathrm{~V}, \mathrm{~V}_{C M}=0,0^{\circ} \mathrm{C} \leqslant T_{A} \leqslant 70^{\circ} \mathrm{C}$ for NE592; $-40^{\circ} \mathrm{C} \leqslant T_{A} \leqslant 85^{\circ} \mathrm{C}$ for SA592, $-55^{\circ} \mathrm{C} \leqslant T_{A} \leqslant 125^{\circ} \mathrm{C}$ for SE592, unless otherwise specfied. Recommended operating supply voltages $\mathrm{V}_{\mathrm{S}}= \pm 60 \mathrm{~V}$. All specifications apply to both standard and high gain parts unless noted differently.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE/SA592 |  |  | SE592 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| Avol | Differential voltage gann, standard part Gain $1^{1}$ Gain $2^{2,4}$ | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{V}_{\text {OUT }}=3 \mathrm{~V}_{\text {P-P }}$ | $\begin{gathered} 250 \\ 80 \end{gathered}$ |  | $\begin{aligned} & 600 \\ & 120 \end{aligned}$ | $\begin{gathered} 200 \\ 80 \end{gathered}$ |  | $\begin{aligned} & 600 \\ & 120 \end{aligned}$ | V/V V/V |
|  | High gain part |  | 400 | 500 | 600 |  |  |  | V/V |
| $\mathrm{R}_{\text {IN }}$ | Input resistance Gain $2^{2,4}$ |  | 8.0 |  |  | 8.0 |  |  | $k \Omega$ |
| los | Input offset current |  |  |  | 6.0 |  |  | 5.0 | $\mu \mathrm{A}$ |
| IBIAS | Input bias current |  |  |  | 40 |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IN }}$ | Input voltage range |  | $\pm 1.0$ |  |  | $\pm 1.0$ |  |  | V |
| CMRR | Common-mode rejection ratio Gain $2^{4}$ | $\mathrm{V}_{\mathrm{CM}} \pm 1 \mathrm{~V}, \mathrm{f}<100 \mathrm{kHz}$ | 50 |  |  | 50 |  |  | dB |
| PSRR | Supply voltage rejection ratio Gain $2^{4}$ | $\Delta \mathrm{V}_{\mathrm{S}}= \pm 0.5 \mathrm{~V}$ | 50 |  |  | 50 |  |  | dB |
| $\mathrm{V}_{\mathrm{OS}}$ | ```Output offset voltage Gain 1 Gain \(2^{4}\) Gain \(3^{3}\)``` | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=\infty \\ & \mathrm{R}_{\mathrm{L}}=\infty \\ & \mathrm{R}_{\mathrm{L}}=\infty \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 1.5 \\ & 1.0 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 1.2 \\ & 1.0 \\ & \hline \end{aligned}$ | V V |
| Vout | Output voltage swing differential | $R_{L}=2 \mathrm{k} \Omega$ | 2.8 |  |  | 2.5 |  |  | V |
| Icc | Power supply current | $\mathrm{R}_{\mathrm{L}}=\infty$ |  |  | 27 |  |  | 27 | mA |

## NOTES:

1. Gain select Pins $G_{1 A}$ and $G_{1 B}$ connected together.
2. Gain select Pins $G_{2 A}$ and $G_{2 B}$ connected together
3. All gain select pins open.
4. Applies to 10 - and 14 -pin versions only.

## AC ELECTRICAL CHARACTERISTICS $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{S S}= \pm 6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0$, unless otherwise specified. Recommended

 operating supply voltages $V_{S}= \pm 6.0 \mathrm{~V}$. All specifications apply to both standard and high gain parts unless noted differently.| SYMBOL | PARAMETER | TEST CONDITIONS | NE/SA592 |  |  | SE592 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| BW | Bandwidth Gain $1^{1}$ Gain $2^{2,4}$ |  |  | $\begin{aligned} & 40 \\ & 90 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 40 \\ & 90 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{t}_{\mathrm{R}}$ | Rise time Gain $1^{1}$ Gain $2^{2,4}$ | $V_{\text {OUT }}=1 \mathrm{~V}_{\text {P-P }}$ |  | $\begin{gathered} 10.5 \\ 4.5 \end{gathered}$ | 12 |  | $\begin{gathered} 10.5 \\ 4.5 \end{gathered}$ | 10 | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| tpD | Propagation delay Gain $1^{1}$ Gain $2^{2,4}$ | $V_{\text {OUT }}=1 \mathrm{~V}_{\text {P-P }}$ |  | $\begin{aligned} & 7.5 \\ & 6.0 \end{aligned}$ | 10 |  | $\begin{aligned} & 7.5 \\ & 6.0 \end{aligned}$ | 10 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

## NOTES:

1. Gain select Pins $G_{1 A}$ and $G_{1 B}$ connected together.
2. Gain select Pins $G_{2 A}$ and $G_{2 B}$ connected together.
3. All gain select pins open.
4. Applies to 10 - and 14 -pin versions only.

## TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


TEST CIRCUITS $T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified.


## TYPICAL APPLICATIONS



## FILTER NETWORKS

| Z NETWORK | FILTER TYPE | $V_{0}$ (s) TRANSFER <br> $V_{1}(s)$ FUNCTION |
| :---: | :---: | :---: |
| $0 \text { - }$ | LOW PASS | $\frac{14 \times 10^{4}}{L}\left[\frac{1}{s+R / L}\right]$ |
|  | HIGH PASS | $\frac{1.4 \times 10^{4}}{R}\left[\frac{s}{s+1 / R C}\right]$ |
| $0-\sim_{\sim}^{A} \text { - }$ | BAND PASS | $\frac{14 \times 10^{4}}{L}\left[\frac{s}{s^{2}+R / L s+1 / L C}\right]$ |
|  | BAND REJECT | $\frac{1.4 \times 10^{4}}{R}\left[\frac{s^{2}+1 / L C}{s^{2}+1 / L C+s / R C}\right]$ |

## NOTES:

In the networks above, the $R$ value used is assumed to include $2 r_{e}$, or approximately $32 \Omega$ $S=j \omega$
$\omega=2 \pi f$

## Signetics

## Linear Products

## VIDEO AMPLIFIER PRODUCTS

## NE/SA/SE592 Video Amplifier

The 592 is a two-stage differential output, wide-band video amplifier with voltage gains as high as 400 and bandwidths up to 120MHz.

Three basic gain options are provided. Fixed gains of 400 and 100 result from shorting together gain select pins $G_{1 A}-G_{1 B}$ and $G_{2 A}-G_{2 B}$, respectively. As shown by Figure 1, the emitter circuits of the differential par return through independent current sources. This topology allows no gain in the input stage if all gain select pins are left open. Thus, the third gain option of tying an external resistance across the gain select pins allows the user to select any desired gain from 0 to $400 \mathrm{~V} / \mathrm{V}$. The advantages of this configuration will be covered in greater detall under the filter application section.

Three factors should be pointed out at this time:

1. The gains specified are differential. Singleended gains are one-half the stated value.
2. The carcuit 3dB bandwidths are a function of and are inversely proportional to the gain settings.
3. The differential input impedance is an inverse function of the gain setting.

In applications where the signal source is a transformer or magnetic transducer, the input blas current required by the 592 may be passed directly through the source to ground. Where capacitive coupling is to be used, the base inputs must be returned to ground through a resistor to provide a DC path for the bias current.

Due to offset currents, the selection of the input bias resistors is a compromise. To reduce the loading on the source, the resistors should be large, but to minimize the output DC offset, they should be small - ideally $0 \Omega$. Their maximum value is set by the maximum allowable output offset and may be determined as follows:

1. Define the allowable output offset (assume 1.5 V ).
2. Subtract the maximum 592 output offset (from the data sheet). This gives the output offset allowed as a function of input offset currents ( $1.5 \mathrm{~V}-1.0 \mathrm{~V}=0.5 \mathrm{~V}$ ).

AN141
Using the NE/SA/SE592 Video Amplifier

## Application Note

3. Divide by the circuit gain (assume 100). This refers the output offset to the input.
4. The maximum input resistor size is:

$$
\begin{align*}
R_{\text {MAX }} & =\frac{\text { Input Offset Voltage }}{\text { Max Input Offset Current }}  \tag{1}\\
& =\frac{0.005 \mathrm{~V}}{5 \mu \mathrm{~A}} \\
& =1.00 \mathrm{k} \Omega
\end{align*}
$$

Of paramount importance during the design of the NE592 device was bandwidth. In a monolithic device, this precludes the use of PNP transistors and standard level-shifting technıques used in lower frequency devices. Thus, without the ald of level shifting, the output common-mode voltage present on the NE592 is typically 2.9 V . Most applications, therefore, require capacitive coupling to the load.

## Filters

As mentioned earlier, the emitter circuit of the NE592 includes two current sources.

Since the stage gain is calculated by dividing the collector load impedance by the emitter impedance, the high impedance contributed by the current sources causes the stage gain to be zero with all gain select pins open. As shown by the gain vs. frequency graph of Figure 2, the overall gain at low frequencies is a negative 48 dB .

Higher frequencies cause higher gain due to distributed parasitic capacitive reactance. This reactance in the first stage emitter circuit causes increasing stage gain until at 10 MHz the gain is 0 dB , or unity.
Referring to Figure 3, the impedance seen looking across the emitter structure includes small $r_{e}$ of each transistor.

Any calculations of impedance networks across the emitters then must include this quantity. The collector current level is approximately 2 mA , causing the quantity of $2 \mathrm{r}_{\mathrm{e}}$ to be approximately $32 \Omega$. Overall device gain is thus given by

$$
\begin{equation*}
\frac{V_{0}(\mathrm{~s})}{V_{I N}(\mathrm{~s})}=\frac{1.4 \times 10^{4}}{Z_{(\mathrm{S})}+32} \tag{2}
\end{equation*}
$$

where $Z_{(S)}$ can be resistance or a reactive impedance. Table 2 summarizes the possible configurations to produce low, high, and bandpass filters. The emitter impedance is made to vary as a function of frequency by using capacitors or inductors to alter the frequency response. Included also in Table 2 is the gain calculation to determine the voltage gain as a function of frequency.


NOTE:
All resistor values are in ohms
Figure 1. 592 Input Structure

Table 1. Video Amplifier Comparison File

| PARAMETER | NE/SA/SE592 | $\mathbf{7 3 3}$ |
| :---: | :---: | :---: |
| Bandwidth (MHz) | 120 | 120 |
| Gain | $0,100,400$ | $10,100,400$ |
| $\mathbf{R}_{\mathbf{I N}}$ (k) | $4-30$ | $4-250$ |
| $\mathbf{V}_{\mathbf{P}-\mathbf{P}}$ (Vs) | 4.0 | 40 |



Figure 2. Voltage Gain as a Function of Frequency (All Gain Select Pins Open)


LDos920S
NOTE:
$\begin{aligned} \frac{V_{0}(s)}{V_{1}(s)} & =\frac{14 \times 10^{4}}{Z(s)+2 \mathrm{e}} \\ & =\frac{14 \times 10^{4}}{Z(s)+32}\end{aligned}$
Figure 3. Basic Gain Configuration for NE592, N14

## Differentiation

With the addition of a capacitor across the gain select terminals, the NE592 becomes a differentiator. The prımary advantage of using the emitter circuit to accomplish differentiation is the retention of the high common mode noise rejection. Disc file playback systems rely heavily upon this common-mode rejection for proper operation. Figure 4 shows a differential amplifier configuration with transfer function.

## Disc File Decoding

In recovering data from dısc or drum files, several steps must be taken to precondition the linear data. The NE592 video amplifier, coupled with the 8 T 20 bidirectional one-shot, provides all the signal conditioning necessary for phase-encoded data.

When data is recorded on a disc, drum or tape system, the readback will be a Gaussian shaped pulse with the peak of the pulse corresponding to the actual recorded transi-

## Table 2. Filter Networks

| Z NETWORK | FILTER TYPE | $V_{0}(s)$ TRANSFER <br> $\overline{\mathbf{V}_{1}(\mathrm{~s})}$ FUNCTION |
| :---: | :---: | :---: |
|  | $\begin{aligned} & \text { LOW } \\ & \text { PASS } \end{aligned}$ | $\frac{1.4 \times 10^{4}}{L}\left[\frac{1}{s+R / L}\right]$ |
|  | HIGH <br> PASS | $\frac{1.4 \times 10^{4}}{R}\left[\frac{s}{s+1 / R C}\right]$ |
|  | BAND PASS | $\frac{1.4 \times 10^{4}}{L}\left[\frac{s}{s^{2}+R / L s+1 / L C}\right]$ |
|  | BAND REJECT | $\frac{1.4 \times 10^{4}}{R}\left[\frac{s^{2}+1 / L C}{s^{2}+1 / L C+s / R C}\right]$ |

NOTES:
In the networks above, the R value used is assumed to include $2 \mathrm{r}_{\mathrm{e}}$, or approximately $32 \Omega$
$S=\rho$
$\Omega=2 \pi f$
tıon point. This readback signal is usually $500 \mu \mathrm{~V}_{\text {P-P }}$ to $3 \mathrm{mV} \mathrm{V}_{\text {P-P }}$ for oxide coated disc files and 1 to 20 mV P.p for nickel-cobalt disc files. In order to accurately reproduce the data stream originally written on the disc memory, the time of peak point of the Gaussian readback signal must be determined.

The classical approach to peak time determination is to differentiate the input signal. Differentiation results in a voltage proportional to the slope of the input signal. The zerocrossing point of the differentiator, therefore, will occur when the input signal is at a peak. Using a zero-crossing detector and one-shot, therefore, results in pulses occurring at the input peak points.

A circuit which provides the preconditioning described above is shown in Figure 5. Readback data is applied directly to the input of the first NE592. This amplifier functions as a wideband AC-coupled amplifier with a gain of 100 . The NE592 is excellent for this use because of its high phase linearity, high gain and ability to directly couple the unit with the readback head. By direct coupling of readback head to amplifier, no matched terminating resistors are required and the excellent common-mode rejection ratio of the amplifier is preserved. DC components are also rejected because the NE592 has no gain at DC due to the capacitance across the gain select terminals.

The output of the first stage amplifier is routed to a linear phase shift low-pass filter. The filter
is a single-stage constant K filter, with a characteristic impedance of $200 \Omega$. Calculations for the filter are as follows:

$$
\begin{aligned}
& \mathrm{L}=2 \mathrm{R} / \omega_{\mathrm{C}} \\
& \text { where } \\
& \mathrm{R}=\text { characterıstic impedance }(\Omega) \\
& \mathrm{C}=1 / \omega_{\mathrm{C}}
\end{aligned} \text { where } \begin{aligned}
& \omega_{\mathrm{C}}=\text { cut-off frequency (radıans } / \mathrm{sec} \text { ) }
\end{aligned}
$$



NOTES:
For frequency $\mathrm{F}_{1} \ll 1 / 2 \pi(32) \mathrm{C}$
$V_{0} \cong 14 \times 10^{4} \mathrm{C} \frac{\mathrm{d}_{\mathrm{V}}}{\mathrm{dT}}$
All resistor values are in ohms
Figure 4. Differential with High Common-Mode Noise Rejection

The second NE592 is utilized as a low noise differentiator/amplifier stage. The NE592 is excellent in this application because it allows differentiation with excellent common-mode noise rejection.
The output of the differentiator/amplifier is connected to the 8T20 bidirectional monostable unit to provide the proper pulses at the zero-crossing points of the differentiator.

The circuit in Figure 5 was tested with an input signal approximating that of a readback signal. The results are shown in Figure 7.

## Automatic Gain Control

The NE592 can also be connected in conjunction with a MC1496 balanced modulator to form an excellent automatic gain control system.

The signal is fed to the signal input of the MC1496 and RC-coupled to the NE592. Unbalancing the carrier input of the MC1496 causes the signal to pass through unattenuated. Rectifying and filtering one of the NE592 outputs produces a DC signal which is proportional to the AC signal amplitude. After filtering; this control signal is applied to the MC1496 causing its gain to change.


NOTE:
All resistor values are in ohms
Figure 5. 5MHz Phase-Encoded Data Read Circuitry


NOTE:
All resistor values are in ohms
Figure 6. Wide-band AGC Amplifier


Figure 7. Test Results of Disc File Decoder Circuit

## Signetics

## Linear Products

## DESCRIPTION

The MC1496 is a monolithic doublebalanced modulator/demodulator designed for use where the output voltage is a product of an input voltage (signal) and a switched function (carrier). The MC1596 will operate over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The MC1496 is intended for applications within the range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## FEATURES

- Excellent carrier suppression 65 dB typ @ 0.5 MHz 50dB typ @ 10MHz
- Adjustable gain and signal handling
- Balanced inputs and outputs
- High common-mode rejection -


## 85dB typ <br> APPLICATIONS

- Suppressed carrier and amplitude modulation
- Synchronous detection
- FM detection
- Phase detection
- Sampling
- Sampling
- Frequency doubling


## MC1496/MC1596 <br> Balanced Modulator/ Demodulator

## Product Specification

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 14-Pin Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | MC1496F |
| 14-Pin Plastic | 0 to $+70^{\circ} \mathrm{C}$ | MC1496N |
| 14-Pin Cerdip | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MC1596F |
| 14 -Pin Plastic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MC1596N |

EQUIVALENT SCHEMATIC


ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
|  | Applied voltage | 30 | V |
| $\mathrm{V}_{8}-\mathrm{V}_{10}$ | Differential input signal | $\pm 5.0$ | V |
| $V_{4}-V_{1}$ | Differential input signal | $\left(5 \pm \mathrm{I}_{5} \mathrm{R}_{\mathrm{e}}\right.$ ) | V |
| $\begin{aligned} & V_{2}-V_{1}, \\ & V_{3}-V_{4} \end{aligned}$ | Input signal | 5.0 | V |
| $\mathrm{I}_{5}$ | Bias current | 10 | mA |
| PD | ```Maximum power dissipation, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (still-air) \({ }^{1}\) F package N package``` | $\begin{aligned} & 1190 \\ & 1420 \end{aligned}$ | mW mW |
| $\mathrm{T}_{\mathrm{A}}$ | Operating temperature range MC1496 <br> MC1596 | $\begin{gathered} 0 \text { to }+70 \\ -55 \text { to }+125 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| TSTG | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

NOTE:

1. Derate above $25^{\circ} \mathrm{C}$, at the following rates:

F package at $9.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
N package at $11.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
DC ELECTRICAL CHARACTERISTICS $V_{C C}=+12 V_{D C} ; V_{C C}=-8.0 V_{D C} ; I_{5}=1.0 \mathrm{~mA} A_{D C} ; R_{L}=3.9 \mathrm{k} \Omega ; R_{E}=1.0 \mathrm{k} \Omega ; T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | MC1596 |  |  | MC1496 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{R}_{\mathrm{IP}} \\ & \mathrm{C}_{\mathrm{IP}} \end{aligned}$ | Single-ended input impedance Parallel input resistance Parallel input capacitance | Signal port, $f=5.0 \mathrm{MHz}$ |  | $\begin{array}{r} 200 \\ 2.0 \\ \hline \end{array}$ |  |  | $\begin{aligned} & 200 \\ & 2.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| Rop $\mathrm{C}_{\mathrm{OP}}$ | Single-ended output impedance Parallel output resistance Parallel output capacitance | $f=10 \mathrm{MHz}$ |  | $\begin{aligned} & 40 \\ & 5.0 \end{aligned}$ |  |  | $\begin{aligned} & 40 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| IBS <br> $I_{B C}$ | Input bias current $\begin{aligned} & I_{B S}=\frac{I_{1}+I_{4}}{2} \\ & I_{B C}=\frac{I_{8}+I_{10}}{2} \end{aligned}$ |  |  | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ |  | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | 30 <br> 30 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { lios } \\ & \mathrm{l}_{\mathrm{IOC}} \\ & \hline \end{aligned}$ | Input offset current $\begin{aligned} & l_{10 S}=I_{1}-I_{4} \\ & I_{100}=I_{8}-I_{10} \end{aligned}$ |  |  | $\begin{aligned} & 0.7 \\ & 0.7 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 0.7 \\ & 0.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Tclo <br> 100 | Average temperature coefficient of input offset current Output offset current $I_{6}-I_{12}$ |  |  | $\begin{aligned} & 2.0 \\ & 14 \end{aligned}$ | 50 |  | $\begin{aligned} & 2.0 \\ & 15 \end{aligned}$ | 80 | $n A /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A}$ |
| Tcloo $v_{0}$ | Average temperature coefficient of output offset current Common-mode quiescent output voltage (Pin 6 or Pin 12) |  |  | $\begin{aligned} & 90 \\ & 8.0 \end{aligned}$ |  |  | $\begin{aligned} & 90 \\ & 8.0 \end{aligned}$ |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ $\mathrm{V}_{\mathrm{DC}}$ |
| $\begin{aligned} & \mathrm{I}_{\mathrm{D}+} \\ & \mathrm{I}_{\mathrm{D}} \end{aligned}$ | Power supply current $\begin{aligned} & I_{6}+I_{12} \\ & I_{14} \end{aligned}$ |  |  | $\begin{aligned} & 2.0 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 5.0 \\ & \hline \end{aligned}$ | $m A_{D C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | DC power dissipation |  |  | 33 |  |  | 33 |  | mW |

AC ELECTRICAL CHARACTERISTICS $V_{C C}=+12_{D C} ; V_{C C}=-9.0 V_{D C} ; I_{5}=1.0 \mathrm{~mA} A_{D C} ; R_{L}=3.9 \mathrm{k} \Omega ; R_{E}=1.0 \mathrm{k} \Omega ; T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | MC1596 |  |  | MC1496 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $V_{\text {cFT }}$ | Carrier feedthrough | $\mathrm{V}_{\mathrm{C}}=60 \mathrm{mV}_{\mathrm{RMS}}$ sinewave and offset adjusted to zero $\begin{aligned} \mathrm{f}_{\mathrm{C}} & =1.0 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{C}} & =10 \mathrm{MHz} \end{aligned}$ <br> $V_{C}=300 \mathrm{~m} V_{\text {P-P }}$ squarewave: <br> Offset adjusted to zero $f_{C}=1.0 \mathrm{kHz}$ <br> Offset not adjusted $\mathrm{f}_{\mathrm{C}}=1.0 \mathrm{kHz}$ |  | $\begin{gathered} 40 \\ 140 \\ \\ 0.04 \\ 20 \end{gathered}$ | $\begin{aligned} & 0.2 \\ & 100 \end{aligned}$ |  | $\begin{gathered} 40 \\ 140 \\ \\ 0.04 \\ 20 \end{gathered}$ | $\begin{aligned} & 0.4 \\ & 200 \\ & \hline \end{aligned}$ | $\mu \mathrm{V}_{\text {RMS }}$ <br> mV FMS |
| $\mathrm{V}_{\text {cS }}$ | Carrier suppressions | $\mathrm{f}_{\mathrm{S}}=10 \mathrm{kHz}, 300 \mathrm{mV}_{\text {RMS }}$ sinewave $\mathrm{f}_{\mathrm{C}}=500 \mathrm{kHz}, 60 \mathrm{mV} \mathrm{V}_{\mathrm{RMS}}$ sinewave $\mathrm{f}_{\mathrm{C}}=10 \mathrm{MHz}, 60 \mathrm{mV}_{\mathrm{RMS}}$ sinewave | 50 | $\begin{aligned} & 65 \\ & 50 \end{aligned}$ |  | 40 | $\begin{aligned} & 65 \\ & 50 \end{aligned}$ |  | dB |
| $\mathrm{BW}_{3 \mathrm{CB}}$ | Transadmittance bandwidth (Magnitude) ( $R_{L}=50 \Omega$ ) | Carrier input port, $\mathrm{V}_{\mathrm{C}}=60 \mathrm{mV}_{\mathrm{RMS}}$ sinewave $\mathrm{f}_{\mathrm{S}}=1.0 \mathrm{kHz}$, 300 mV RMS sinewave Signal input port, $\mathrm{V}_{\mathrm{S}}=300 \mathrm{~m} \mathrm{~V}_{\mathrm{RMS}}$ sinewave $\left\|V_{C}\right\|=0.5 V_{D C}$ |  | $300$ $80$ |  |  | $300$ <br> 80 |  | $\mathrm{MHz}$ <br> MHz |
| Avs | Signal gain | $\begin{gathered} V_{S}=100 \mathrm{~m} V_{\text {RMS }} ; f=1.0 \mathrm{kHz} \\ \left\|\mathrm{~V}_{\mathrm{C}}\right\|=0.5 \mathrm{~V}_{\mathrm{DC}} \end{gathered}$ | 2.5 | 3.5 |  | 2.5 | 3.5 |  | V/v |
| $\begin{aligned} & \mathrm{CMV} \\ & \mathrm{~A}_{\mathrm{CM}} \end{aligned}$ | Common-mode input swing Common-mode gain | Signal port, $\mathrm{f}_{\mathrm{S}}=1.0 \mathrm{kHz}$ <br> Signal port, $\mathrm{f}_{\mathrm{S}}=1.0 \mathrm{kHz}$ $\left\|\mathrm{V}_{\mathrm{C}}\right\|=0.5 \mathrm{~V}_{\mathrm{DC}}$ |  | $\begin{gathered} 5.0 \\ -85 \end{gathered}$ |  |  | $\begin{gathered} 5.0 \\ -85 \end{gathered}$ |  | $\begin{aligned} & \text { VP-p } \\ & d B \end{aligned}$ |
| DVout | Differential output voltage swing capability |  |  | 8.0 |  |  | 8.0 |  | VP-P |

TEST CIRCUITS


## Carrier Rejection and Suppression



Carrier Rejection and Suppression

Linear Products

## BALANCED MODULATOR/ DEMODULATOR APPLICATIONS USING MC1496/MC1596

The MC1496 is a monolithic transistor array arranged as a balanced modulator-demodulator. The device takes advantage of the excellent matching qualities of monolithic devices to provide superior carrier and signal rejectıon. Carrier suppressions of 50 dB at 10 MHz are typical with no external balancing networks required.

Applications include AM and suppressed carrier modulators, AM and FM demodulators, and phase detectors.

## THEORY OF OPERATION

As Figure 1 suggests, the topography includes three differential amplifiers. Internal connections are made such that the output becomes a product of the two input signals $\mathrm{V}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{S}}$
To accomplish this the differential pairs Q1-Q2 and Q3-Q4, with their cross-coupled collectors, are driven into saturation by the zero crossings of the carrier signal $\mathrm{V}_{\mathrm{C}}$. With a low level signal, $\mathrm{V}_{\mathrm{S}}$ driving the third differential amplifier Q5-Q6, the output volt-

# AN189 <br> Balanced Modulator/ Demodulator Applications Using the MC1496/MC1596 

Application Note

age will be full wave multiplication of $V_{C}$ and $\mathrm{V}_{\mathrm{S}}$. Thus for sine wave signals, $\mathrm{V}_{\text {OUt }}$ becomes:
$V_{\text {OUT }}=E_{x} E_{y}[\cos (\omega x+\omega y) t+\cos (\omega x-\omega y) t]$

As seen by equation (1) the output voltage will contain the sum and difference frequencies of the two original signals. In addition, with the carrier input ports being driven into saturation, the output will contain the odd harmonics of the carrier signals. (See Figure 4.)

## BIASING

Since the MC1496 was intended for a multitude of different functions as well as a myriad of supply voltages, the biasing techniques are specified by the individual application. This allows the user complete freedom to choose gain, current levels, and power supplies. The device can be operated with single-ended or dual supplies.

Internally provided with the device are two current sources driven by a temperaturecompensated bias network. Since the transistor geometries are the same and since $\mathrm{V}_{\mathrm{BE}}$ matching in monolithic devices is excellent, the currents through $Q_{7}$ and $Q_{8}$ will be identical to the current set at Pin 5 . Figures 2 and 3 illustrate typical biasing arrangements from split and single-ended supplies, respectively.

Of primary interest in beginning the bias circuitry design is relating available power supplies and desired output voltages to device requirements with a minımum of external components.
The transistors are connected in a cascode fashion. Therefore, sufficient collector voltage must be supplied to avoid saturation if linear operation is to be achieved. Voltages greater than 2 V are sufficient in most applications.

Biasing is achieved with simple resistor divider networks as shown in Figure 3. This configuration assumes the presence of symmetrical supplies. Explaining the DC biasıng technique is probably best accomplished by


Figure 2. Single-Supply Biasing


Figure 1. Balanced Modulator Schematic
an example. Thus, the initial assumptions and criteria are set forth:

1. Output swing greater than $4 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$

2 Positive and negative supplies of 6 V are available.
3. Collector current is 2 mA it should be noted here that the collector output current is equal to the current set in the current sources.

As a matter of convenience, the carrier signal ports are referenced to ground. If desired, the modulation signal ports could be ground referenced with slight changes in the bias arrangement. With the carrier inputs at DC ground, the quescent operating point of the outputs should be at one-half the total positive voltage or $3 V$ for this case. Thus, a collector load resistor is selected which drops 3 V at 2 mA or $15 \mathrm{k} \Omega$. A quick check at this point reveals that with these loads and current levels the peak-to-peak output swing will be greater than 4 V it remains to set the current source level and proper biasing of the signal ports.

The voltage at Pin 5 is expressed by

$$
V_{B I A S}=V_{B E}=500 \times I_{S}
$$

where Is is the current set in the current sources

For the example $V_{B E}$ is 700 mV at room temperature and the bias voltage at Pin 5 becomes 17 V . Because of the cascode configuration, both the collectors of the current sources and the collectors of the signal transistors must have some voltage to operate properly. Hence, the remaining voitage of the negative supply ( $-6 \mathrm{~V}+17 \mathrm{~V}=-4.3 \mathrm{~V}$ ) is split between these transistors by biasing the signal transistor bases at -215 V .


NOTE.
All resistor values are in ohms
Figure 3. Dual Supply Biasing

Countless other bias arrangements can be used with other power supply voltages. The important thing to remember is that sufficient DC voltage is applied to each bias point to avoid collector saturation over the expected signal wings.

## BALANCED MODULATOR

pressed carrier modulation is accomplished. Due to the balance of both modulation and carrier inputs, the output, as mentioned, contains the sum and difference frequencies while attenuatıng the fundamentals. Upper and lower sideband signals are the strongest signals present with harmonic sidebands being of diminıshing amplitudes as characterized by Figure 4.

In the primary application of balanced modulation, generation of double sideband sup-


## NOTES:

$\mathrm{f}_{\mathrm{c}}$ Carrier Fundemental
$f_{S}$ Modulating Signal
$f_{C} \pm f_{S}$ Fundemental Carrier Sidebands
$\mathrm{f}_{\mathrm{C}^{ \pm}} \mathrm{nf}_{\mathrm{S}}$ Fundemental Carrier Sideband Harmonics
nfc Carrier Harmonics
$\mathrm{nf}_{\mathrm{C}} \pm \mathrm{nf}_{\mathrm{S}}$ Carrier Harmonic Sidebands
Figure 4. Modulator Frequency Spectrum

## Balanced Modulator/Demodulator Applications Using the MC1496/MC1596

Gain of the 1496 is set by including emitter degeneration resistance located as $R_{E}$ in Figure 5. Degeneration also allows the maximum signal level of the modulation to be increased. In general, linear response defines the maximum input signal as

$$
V_{s} \leqslant 15 \cdot R_{E}(\text { Peak })
$$

and the gain is given by

$$
\begin{equation*}
A_{V S}=\frac{R_{L}}{R_{E}+2 r_{e}} \tag{2}
\end{equation*}
$$

This approximation is good for high levels of carrier signals. Table 1 summarizes the gain for different carrier signals.
As seen from Table 1, the output spectrum suffers an amplitude increase of undesired sideband signals when either the modulation or carrier signals are high. Indeed, the modulation level can be increased if $R_{E}$ is increased without significant consequence. However, large carrier signals cause odd harmonic sidebands (Figure 4) to increase. At the same time, due to imperfections of the carrier waveforms and small imbalances of the device, the second harmonic rejection will be seriously degraded. Output filtering is often used with high carrier levels to remove all but the desired sideband. The filter removes unwanted signals while the high carrier level guards against amplitude variations and maximizes gain. Broadband modulators, without benefit of filters, are implemented using low carrier and modulation signals to maximize linearity and minımize spurious sidebands.

## AM MODULATOR

The basic current of Figure 5 allows no carrier to be present in the output. By adding offset to the carrier differential pairs, controlled amounts of carrier appear at the output whose amplitude becomes a function of the modulation signal or AM modulation. As shown, the carrier null circuit is changed from Figure 5 to have a wider range so that wider control is achieved. All connections are shown in Figure 6.

## AM DEMODULATION

As pointed out in Equation 1, the output of the balanced mixer is a cosine function of the angle between signal and carrier inputs. Further, if the carrier input is driven hard enough to provide a switching action, the output becomes a function of the input amplitude. Thus the output amplitude is maximum when there is $0^{\circ}$ phase difference as shown in Figure 7.
Amplifying and limiting of the AM carrier is accomplished by IF gain block providing 55 dB


NOTE:
All resistor values are in ohms
Figure 5. Double Sideband Suppressed Carrier Modulator
Table 1. Voltage Gain and Output Spectrum vs Input Signal

| CARRIER INPUT <br> SIGNAL (VC) | APPROXIMATE <br> VOLTAGE GAIN | OUTPUT SIGNAL <br> FREQUENCY(S) |
| :---: | :---: | :---: |
| Low-level DC | $R_{L} V_{C}$ <br> $2\left(R_{E}+2 r_{E}\right)\left(\frac{K T}{q}\right)$ | $f_{M}$ |
| High-level DC | $\frac{R_{L}}{R+2 r_{e}}$ | $f_{M}$ |
| Low-level AC | $\frac{R_{L} V_{C}(r m s)}{2\left(\frac{K T}{q}\right)\left(R_{E}+2 r_{e}\right)}$ | $f_{C} \pm f_{M}$ |
| High-level AC | $\frac{0.637 R_{L}}{R_{E}+2 r_{e}}$ | $f_{C} \pm f_{M}, 3 f_{C} \pm f_{M}$. |
| $5 f_{C} \pm f_{M} \cdots$ |  |  |



NOTE:
All resistor values are in ohms
Figure 6. AM Modulator

## Balanced Modulator/Demodulator Applications Using the MC1496/MC1596



NOTE:
All resistor values are in ohms
Figure 7. AM Demodulator
of gain or higher with limitıng of $400 \mu \mathrm{~V}$. The limited carrier is then applied to the detector at the carrier ports to provide the desired switching function. The signal is then demodulated by the synchronous AM demodulator (1496) where the carrier frequency is attenuated due to the balanced nature of the device. Care must be taken not to overdrive the signal input so that distortion does not appear in the recovered audio. Maximum conversion gain is reached when the carrier signals are in phase as indicated by the phase-gain relatıonship drawn in Figure 7.

Output filtering will also be necessary to remove high frequency sum components of the carrier from the audıo signal.

## PHASE DETECTOR

The versatulity of the balanced modulator or multiplier also allows the device to be used as a phase detector. As mentioned, the output of the detector contains a term related to the cosine of the phase angle. Two signals of equal frequency are applied to the inputs as per Figure 8. The frequencies are multiplied together producing the sum and difference frequencies. Equal frequencies cause the difference component to become DC while the undesired sum component is filtered out.


The DC component is related to the phase angle by the graph of Figure 9. At $90^{\circ}$ the cosine becomes zero, while being at maximum positive or maximum negative at $0^{\circ}$ and $180^{\circ}$, respectively.
The advantage of using the balanced modulator over other types of phase comparators is the excellent linearity of conversion. This configuration also provides a conversıon gain rather than a loss for greater resolution. Used in conjunction with a phase-locked loop, for
instance, the balanced modulator provides a very low distortion FM demodulator.

## FREQUENCY DOUBLER

Very sımilar to the phase detector of Figure 8, a frequency doubler schematic is shown in Figure 10. Departure from Figure 8 is primarily the removal of the low-pass filter. The output then contains the sum component which is twice the frequency of the input, since both input signals are the same frequency.

## Balanced Modulator/Demodulator Applications



## Signetics

## NE/SA602

Double-Balanced Mixer and Oscillator

## Product Specification

## Linear Products

## DESCRIPTION

The SA/NE602 is a low-power VHF monolithic double-balanced mixer with input amplifier, on-board oscillator, and voltage regulator. It is intended for high performance, low power communication systems. The guaranteed parameters of the SA602 make this device particularly well suited for cellular radio applications. The mixer is a "Gilbert cell" multiplier configuration which typically provides 18 dB of gain at 45 MHz . The oscillator will operate to 200 MHz . It can be configured as a crystal oscillator, a tuned tank oscillator, or a buffer for an external L.O. The noise figure at 45 MHz is typically less than 5 dB . The gain, intercept performance, low-power and noise characteristics make the SA/NE602 a superior choice for high-performance battery operated equipment. It is available in an 8 lead dual in-line plastic package and an 8 -lead SO (surface-mount miniature package).

## FEATURES

- Low current consumption: 2.4 mA typical
- Excellent noise figure: < 5.0 dB typical at 45 MHz
- High operating frequency
- Excellent gain, intercept and sensitivity
- Low external parts count; suitable for crystal/ceramic filters
- SA602 meets cellular radio specifications


## PIN CONFIGURATION



## APPLICATIONS

- Cellular radio mixer/oscillator
- Portable radio
- VHF transceivers
- RF data links
- HF/VHF frequency conversion
- Instrumentation frequency conversion
- Broadband LANs


## BLOCK DIAGRAM



## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 8 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE602N |
| 8 -Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | NE602D |
| 8-Pin Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | NE602FE |
| 8-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA602N |
| 8-Pin Plastic SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA602D |
| 8-Pin Cerdip | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA602FE |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :--- | :---: | :---: |
| $V_{\text {CC }}$ | Maximum operating voltage | 9 | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Operating ambient temperature range <br>  <br>  <br>  <br>  <br> NE602 <br> SA602 | 0 to +70 <br> -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |

AC/DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$, Figure 1

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply voltage range |  | 4.5 |  | 8.0 | V |
|  | DC current drain |  |  | 2.4 | 2.8 | mA |
| $\mathrm{f}_{\mathrm{IN}}$ | Input signal frequency |  |  | 500 |  | MHz |
| fosc | Oscillator frequency |  |  | 200 |  | MHz |
|  | Noise figured at 45 MHz |  |  | 5.0 | 6.0 | dB |
|  | Third-order intercept point | $\begin{aligned} & R F_{\text {IN }}=-45 d B m: f_{1} \\ & f_{2}=45.0 \\ & \end{aligned}$ |  | -15 | -17 | dBm |
|  | Conversion gain at 45 MHz |  | 14 | 18 |  | dB |
| $\mathrm{R}_{\mathrm{IN}}$ | RF input resistance |  | 1.5 |  |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\mathrm{IN}}$ | RF input capacitance |  |  | 3 | 3.5 | pF |
|  | Mixer output resistance | (Pin 4 or 5) |  | 1.5 |  | $k \Omega$ |



Figure 1. Test Configuration

## DESCRIPTION OF OPERATION

The NE/SA602 is a Gilbert ceil, an oscillator/ buffer, and a temperature compensated bias network as shown in the equivalent circuit. The Gllbert cell is a differential amplifier (Pins 1 and 2) which drives a balanced switching cell. The differential input stage provides gain and determines the noise figure and signal handling performance of the system.

The NE/SA602 is designed for optimum low power performance. When used with the SA604 as a 45 MHz cellular radio 2nd IF and demodulator, the SA602 is capable of receiving -119 dBm signals with a $12 \mathrm{~dB} \mathrm{~S} / \mathrm{N}$ ratio. Third-order intercept is typically -15 dBm (that's approxımately +5 dBm output intercept because of the RF gain). The system designer must be cognizant of this large signal limitation. When designing LANs or other closed systems where transmission levels are high, and small-signal or signal-to-noise issues not critical, the input to the NE602 should be appropriately scaled.

Besides excellent low power performance well into VHF, the NE/SA602 is designed to be flexible. The input, output, and oscillator ports can support a variety of configurations provided the designer understands certain constraints, which will be explained here.

The RF inputs (Pins 1 and 2) are biased internally. They are symmetrical. The equivalent AC input impedence is approxımately $1.5 \mathrm{k} \mathrm{|\mid} 3 \mathrm{pF}$ through 50 MHz . Pins 1 and 2 can be used interchangeably, but they should not be DC biased externally. Figure 3 shows three typical input configurations.

The mixer outputs (Pins 4 and 5) are also internally biased. Each output is connected to the internal positive supply by a $1.5 \mathrm{k} \Omega$ resistor. This permits direct output termination yet allows for balanced output as well. Figure 4 shows three single ended output configurations and a balanced output.
The oscillator is capable of sustaining oscillation beyond 200 MHz in crystal or tuned tank configurations. The upper limit of operation is determined by tank " $Q$ ' and required drive levels. The higher the ' $Q$ ' ' of the tank or the smaller the required drive, the higher the
permissible oscillation frequency. If the required L.O. is beyond oscillation limits, or the system calls for an external L.O., the external signal can be injected at Pin 6 through a DC blocking capacitor. External L.O. should be at least $200 \mathrm{mV} \mathrm{P}_{\text {P-p. }}$

Figure 5 shows several proven oscillator circuits. Figure 5 a is appropriate for cellular radıo. As shown, an overtone mode of operation is utilized. Capacitor C3 and inductor L1 suppress oscillation at the crystal fundamental frequency. In the fundamental mode, the suppression network is omitted.
Figure 6 shows a Colpitts varacter tuned tank oscillator suitable for synthesizer-controlled applications. It is important to buffer the output of this circuit to assure that switching spikes from the first counter or prescaler do not end up in the oscillator spectrum. The dual-gate MOSFET provides optimum isolation with low current. The FET offers good isolation, simplicity, and low current, while the bipolar transistors provide the simple solution for non-critical applications. The resistive divider in the emitter-follower curcuit should be chosen to provide the minimum input signal which will assure correct system operation.
When operated above 100 MHz , the oscillator may not start if the Q of the tank is too low. A $22 k \Omega$ resistor from Pin 7 to ground will increase the DC bias current of the oscillator transistor. This improves the AC operatıng characteristic of the transistor and should help the oscillator to start. $22 \mathrm{k} \Omega$ will not upset the other DC biasing internal to the device, but smaller resistance values should be avoided.

Figure 2. Equivalent Circuit


Figure 3. Input Configuration


Figure 4. Output Configuration


Figure 5. Oscillator Circuits


Figure 6. Colpitts Oscillator Suitable for Synthesizer Applications and Typical Buffers



Figure 8. NE/SA602 Third-Order Intermod and 1dB Compression Point Performance



Figure 9. Input Third-Order Intercept Point vs $V_{\text {CC }}$



Figure 10. Third-Order Intercept Point vs Temperature


## Application Note

## Linear Products

by Robert J. Zavrel Jr.

## INTRODUCTION

Several new integrated circuits now permit RF designers to resurrect old techniques of single-sideband generation and detection. The high cost of multi-pole crystal filters limits the use of the SSB mode to the most demanding applications, yet the advantages of SSB over full-carrier AM and FM are welldocumented (Ref 1 \& 2). The use of multipole filters can now be circumvented by reviving some older techniques without sacrificing performance. This has been made possible by the availability of some new RF and digital integrated circuits.

## DESCRIPTION

Figure 1 shows the frequency spectrum of a 10 MHz full-carrier double-sideband AM signal using a 1 kHz modulating tone. This wellknown type of signal is used by standard AM broadcast radio stations. Full-carrier AM's advantage is that envelope detection can be used in the receiver. Envelope detection is a simple and economical technique because it simplifies receiver circuitry. Figure 2 shows the time domain "envelope" of the same AM signal.
The 1 kHz tone example of Figures 1 and 2 serves as a simple illustration of an AM signal. Typically, the sidebands contain complex waveforms for voice or data communications. In the full-carrier double sideband mode (AM), all the modulation information is contained in both sidebands, while the carrier "rides along" without contributing to the transfer of intelligence. Only one sideband without the carrier is needed to effectively transmit the modulation information. This mode is called "'single-sideband suppressed carrier'. Because of its reduced bandwidth, it has the advantages of improved spectrum utilization, better signal-to-noise ratios at low signal levels, and improved transmitter efficiency when compared with either FM or fullcarrier AM. A finite frequency allocation using SSB can support three times the number of channels when compared with comparable FM or AM full-carrier systems.
There are three basic methods of singlesideband generation. All three use a balanced modulator to produce a double-sideband suppressed carrier signal. The undesired sideband is then removed by phase and amplitude nulling (the phasing method), high $Q$ multi-pole filters (the filter method), or a


Figure 1. Frequency Domain Display of a 10 MHz Carrier AM Modulated by a 1 kHz Tone (Spectrum Analyzer Display)


Figure 2. Time Domain Display of the Same Signal Shown in Figure 1. (Oscilloscope Display)
"third" method which is a derivation of the phasing technique called here the 'Weaver'' method for the apparent inventor. The reciprocal of the generator functions is employed to produce sideband detectors. Generators start with audio and produce the SSB signal; detectors receive the SSB signal and reproduce the audio. Since the sideband signal is typıcally produced at radio frequencies, it can be amplified and applied to an antenna or used as a subcarrier.
Reproduction of the audio signal in a fullcarrier AM receiver is simplified because the carrier is present. The signal envelope, which contans the carrier and the sidebands, is applied to a non-linear device (typically a diode). The effect of envelope detection is to multiply the sideband signal by the carrier; this results in the recovery of the audio waveform. The mathematical basis for this process can be understood by studying trigonometric identities.
Since the carrier is not present in the received SSB signal, the receiver must provide it for proper audıo detection. This signal from the local oscillator (LO) is applied to a mixer (multiplier) together with the SSB signal and detection occurs. This technıque is called
product detection and is necessary in all SSB methods. A major problem in SSB receivers is the ability to maintain accurate LO frequencies to prevent spectral shifting of the audio signal. Errors in this frequency will result in a "Donald Duck" sound which can render the signal unintelligible for large frequency errors.

## Theory of Single-Sideband Detection

Figures 3 through 8 illustrate the three methods of SSB generation and detection. Since they are reciprocal operations, the circuitry for generation and detection is similar with all three methods. Duplication of critical circuitry is easy to accomplish in transceiver applications by using appropriate switching circuits.

Figures 3 and 4 show the generation and detection techniques employed in the filter method. In the generator a double sideband signal is produced while the carrier is eliminated with the balanced modulator. Then the undesired sideband is removed with a high $Q$ crystal bandpass filter. A transmit mixer is usually employed to convert the SSB signal to the desired output frequency. The detection scheme is the reciprocal. A receive mixer is used to convert the selected input frequency to the IF frequency, where the filter removes the undesired SSB response. Then the signal is demodulated in the product detector. A major drawback to the filter method is the fact that the filter is fixed-tuned to one frequency. This necessitates the receive and transmit mixers for multi-frequency operation.
Figures 5 and 6 show block diagrams of a generator and demodulator which use the phase method. Figure 6 also includes a mathematical model. The input signal $(\operatorname{Cos}(X t))$ is fed in-phase to two RF mixers where " $X$ '" is the frequency of the input signal. The other inputs to the mixers are fed from a local oscillator (LO) in quadrature ( $\operatorname{Cos}(Y \mathrm{Yt})$ and $\operatorname{Sin}(\mathrm{Yt})$ ), where " Y " is the frequency of the LO signal. By differentiating the output of one of the mixers and then summing with the other, a single sideband response is obtained. Switching the mixer output that is differentiated will change the selected sideband, upper (USB) or lower (LSB). In most cases the mixer outputs will be the audio passband ( 300 to 3000 Hz ). Differentiating the passband involves a 90 degree phase shift over more than three octaves. This is the most difficult aspect of using the phasing method for voice band SSB.

New Low Power Single Sideband Circuits


L001600S
Figure 3. Filter Method SSB Generator


LD01610S
Figure 4. Filter Method SSB Detector


LD01630S
Figure 5. Phasing Method Generator


LDO1621S
Figure 6. Phasing Method Detector with Simplified Mathematical Model

For voice systems, difficulty of maintanning accurate broadband phase shift is eliminated by the technique used in Figures 7 and 8. The "Weaver" method is similar to the phasing method because both require two quadrature steps in the signal chain. The difference between the two methods is that the Weaver method uses a low frequency ( 1.8 kHz ) subcarrier in quadrature rather than the broadband 90 degree audıo phase shift. The desired sideband is thus "folded over" the 1.8 kHz subcarrier and its energy appears between 0 and 15 kHz . The undesired sideband appears 600 Hz farther away between 2.1 and 4.8 kHz . Consequently, sideband rejection is determined by a low-pass filter rather than by phase and amplitude balance. A very steep low-pass response in the Weaver method is easier to achieve than the very accurate phase and amplitude balance needed in the phasing method. Therefore, better sideband rejection is possible with the Weaver method than with the phasing method.

## Quadrature Dual Mixer Circuits

One of the two critical stages in the phasing method and both critical stages in the Weaver method require quadrature dual mixer circurts. Figures 9 and 10 show two methods of obtaining quadrature LO signals for dual mixer applications. Other methods exist for producing quadrature LO signals, particularly use of passive LC crrcuits. LC crrcuits will not maintain a quadrature phase relationship when the operating frequency is changed. The two illustrated circuits are inherently broad-banded; therefore, they are far more flexible and do not require adjustment. These circuits are very useful for SSB circuits, but also can be applied to FSK, PSK, and QPSK digital communications systems.

The NE602 is a low power, sensitive, active, double-balanced mixer which shows excellent phase characteristics up to 200 MHz . This makes it an ideal candidate for this and many other applications.

The circuit in Figure 9 uses a divide-by-four dual flip-flop that generates all four quadratures. Most of the popular dual flip-flops can be used in different situations. The HEF4013 CMOS device uses very little power and can maintain excellent phase integrity at clock rates up to several megahertz. Consequently, the HEF4013 can be used with the ubiquitous 455 kHz intermediate frequency with excellent power economy. For higher clock rates (up to 120 MHz for up to 30 MHz operation), the fast TTL 74F74 is a good choice. It has been tested to 30 MHz operating frequencies with good results ( $>30 \mathrm{~dB}$ SSB rejection). At lower frequencles ( 5 MHz ) sideband rejection increases to nearly 40 dB with the circuits shown. The ultimate low frequency rejection is mainly a function of the audio phase shifter.


LD01640S
Figure 7. Weaver Method Generator


LD01650S
Figure 8. Weaver Method Detector


Figure 9. Dual Flip-Flop Quadrature Synthesis


Figure 10. PLL Quadrature Synthesis

Better performance is possible by employing higher tolerance resistors and capacitors.

The circuit in Figure 10 shows another technique for producing a broadband quadrature phase shift for the LO. The advantage of this circuit over the flip-flops is that the clock frequency is identical to the operating frequency; however, phase accuracy is more difficult to achieve. A PLL will maintain a quadrature phase relationship when the loop is closed and the VCO voltage is zero. The DC amplifier will help the accuracy of the quadrature condition by presenting gain to the VCO control circuit. The other problem that can arise is that PLL circuits tend to be noisy. Sideband noise is troublesome in both SSB and FM systems, but SSB is less sensitive to phase noise problems in the LO.

Figure 11 shows a circuit that is effective for driving the 74F74, or other TTL gates, with a signal generator or analog LO. The NE5205 provides about 20 dB gain with $50 \Omega$ input and output impedances from DC to 450 MHz . Minimum external components are required. The $1 \mathrm{k} \Omega$ resistor is about optimum for "pulling" the input voltage down near the logic threshold. A $50 \Omega$ output level of 0 dBm can be used to drive the NE5205 and 74F74 to 100MHz. Two NE5205s can be cascaded for even more sensitivity while maintaining extremely wide bandwidth. An advantage of using digital sources for the LO is that lowfrequency power supply ripple will not cause hum in the receiver front end. This is a common problem in direct conversion designs.

Figure 12 shows the interface circuitry between the 74F74 and the NE602 LO ports. The total resistance reflects conservative current drain from the 74F74 outputs, while the tap on the voltage divider is optimized for proper NE602 operation. The low signal source impedance further helps maintain phase accuracy, and the isolation capacitor is miniature ceramic for DC isolation.

## Audio Amplifiers and Switching

 Using active mixers (NE602) in these types of circuits gives conversion gain, typically 18 dB . More traditional applications use passive diode ring mixers which yield conversion loss, typically 7dB. Consequently, the detected audio level will be about 25 dB higher when using the NE602. This fact can greatly reduce the first audio stage noise and gain requirements and virtually eliminate the "microphonic' ${ }^{\prime}$ effect common to direct conversion receivers. Traditional direct conversion receivers use passive audio LC filters at the mixer output and low noise, discrete JFETs or bipolars in the first stages. The very high audio sensitivity required by these amplifiers makes them respond to mechanical vibra-tion-thus the "microphonics" result. The

TCO1930S
Figure 11. FAST TTL Driver from Analog Signal Source Using NE5205


Figure 12. Interface Circuitry Between 74F74 and the NE602s
conversion gain allows use of a simple op amp stage (Figure 13) set up as an integrator to eliminate ultra-sonic and RF instability. The NE5534 is well known for its low noise, high dynamic range, and excellent audıo characteristics (Reference 12) and makes an ideal audıo amp for the 602 detector.

The sideband select function is easily accomplished with an HEF4053 CMOS anaiog switch. This triple double-pole switch drives the phase network discussed in the next section and also chooses one of two amplitude balance potentiometers, one for each sideband. Figure 14 illustrates this circuit. A buffer op amp is used with the two sideband select sections to reduce THD, maintain amplitude integrity, and not change the filter network input resistance values. The gain distribution within both legs of the receiver was found to be very consistent (within 1dB), thus the amplitude balance pots may be elimınated in less demanding applications. The NE602s have excellent gain as well as phase integrity.

## Audio Phase Shift Circuits

The two critical stages for the phasing method are a dual quadrature mixer and a broadband audıo phase shifter (differentiator). There are several broadband, phase shift techniques available Figure 15 shows an analog all-pass differential phase shift circuit. When the inputs are shorted and driven with a microphone circuit, the outputs will be 90 degrees out-of-phase over the 300 to 3000 Hz band. This 'splitting' and phase shift is
necessary for the phasing generator. For phasing demodulation the two audio detectors are fed to the two inputs. The outputs are then summed to affect the sideband rejection and audio output

Standard 1\% values are shown for the resistors and capacitors, although better gain tolerances can be obtained with $0.1 \%$ lasertrimmed integrated resistors. Polystyrene capacitors are preferred for better value tolerance and audıo performance. Two quad op amps fit nicely into this application. One op amp serves as a switch buffer and the other three form a phasing section. The NE5514 quad op amps perform well for this application Careful attention to active filter configurations can yield highly linear and very high dynamic range circuits. Yet these characteristics are much easier to achieve at audio than the common IF RF frequencies. This fact, coupled with the lack of IF tuned circuits, shielding, and higher power requirements make audio IF systems attractive indeed:

Figure 16 shows a 'tapped' analog delay circuit which uses weighted values of resistors to affect the phase shift. Excellent phase and amplitude balance are possible with this technique, but the price for components is high It should be stressed that the audio phase shift accuracy and amplitude balance are the limiting factors for SSB rejection when using the phase method; thus the higher cost may be justified in some applications.

## Audio Processing

The summing amplifier is a conventional, inverting op amp circuit. It may be useful to configure a low-pass filter around this amplifier, and thus help the sharp audio filters which follow. Audıo filters are necessary to shape the desired bandpass. Steep slope audio bandpass filters can be built from switched capacitor filters or from active filters requiring more op amps. Switched capacitor filters have the disadvantage of requiring a clock frequency in the RF range. Harmonics can cause interference problems if careful design techniques are not used. Also, better dynamic range is obtained with active filter techniques using 'real' resistors although much work is being done with SCF's and performance is improving.

Direct conversion receivers rely heavily on audıo filters for selectivity. Active analog or switched capacitor filters can produce the high $Q$ and dynamic ranges necessary. Signal strength or "S-meters' can be constructed from the NE602's companion part, the NE604. The "RSSI" or 'received signal strength indicator' function on the 604 provides a logarithmic response over a 90dB dynamic range and is easy to use at audio frequencies. Finally, the AGC (automatic gain control) function can also be performed in the audio section. Attack and delay times can be independently set with excellent distortion specifications with the NE572 compandor IC The audıo-derived AGC elımınates the need for gain controlling and RF stage, but relies on an excellent receiver front-end dynamic range. In ACSSB (Amplitude Compandored Single-Side Band) systems transmitter compression and receiver expansion are defined by individual system specifications.

## Phasing-Filter Technique

High quality SSB radio specifications call for greater than 70 dB sideband rejection. Using the circuits described in this paper for the phasing method, rejection levels of 35 dB are obtainable with good reliability. Coupled with an inexpensive two-pole crystal or ceramic filter, the 70 dB requirement is obtained. Also, the filtering ahead of the NE602 greatly improves the intermodulation performance of the receiver Figure 17 shows a complete SSB receiver using the Phasing-Filter technique. The sensitivity of the NE602 allows low gain stages and low power consumption for the RF amplifier and first mixer. A new generation of low power CMOS frequency synthesizers is now available from several manufacturers including the TDD1742 and dual chip HEF4750/51 solutions.

## Direct Conversion Receiver

The antenna can be connected directly to the input of the NE602 (via a bandpass filter) to form a direct conversion SSB receiver using

the phasing method. 35dB sideband rejection is adequate for many applicatıons, particularly where low power and portable battery operation are required. Figure 13 shows a typical circuit for direct conversion applications.
There are many other applications which can make use of SSB technology. Cordless telephones use FM almost exclusively. Eavesdropping could be greatly reduced for systems which employ SSB rather than FM Furthermore, the better signal-to-noise ratio will extend the range, and battery life will be extended because no carrier is needed.

SSB is also used for subcarriers on microwave links and coaxial lines. Telephone communications networks that use SSB are called FDM or Frequency Domain Multiplex systems. The low power and high sensitivity of the NE602 can offer FDM designers new techniques for system configuration.

## Weaver Method Receiver Techniques

The same quadrature dual mixer can be used for the first stage in both the phasing and

Weaver method receiver. The subcarrier stage in the Weaver method receiver can use CMOS analog switches (HEF4066) for great power economy. Figure 18 shows a circuit for the subcarrier stage. A 1.8 kHz subcarrier requires a 7.2 kHz clock frequency. If switched capacitor filters are used for the low-pass and audio filters, a single clock generator can be used for all circuits with appropriate dividers. Furthermore, if the receiver is used as an IF circuit, the fixed LO signal could also be derived from the same clock. This has the added advantage that harmonics from the various circuits will not interfere with the received signal.

## Results

The circuit shown in Figures 13, 14, and 15 has a 10 dB S/N sensitivity of $0.5 \mu \mathrm{~V}$ with a dynamic range of about 80 dB . Single-tone audio harmonic distortion is below $0.05 \%$ with two-tone intermodulation products below 55 dB at RF input levels only 5 dB below the 1 dB compression point. The sideband rejection is about 38 dB at a 9 MHz operating frequency. The good audio specifications are
a side benefit to direct conversion receivers. When used with inexpensive ceramic or crystal filters, this circuit can provide these specifications with $>70 \mathrm{~dB}$ sideband rejection.

## Conclusions

Single sideband offers many advantages over FM and full-carrier double-sideband modulation These advantages include: more efficient spectrum use, better signal-to-noise ratios at low signal levels, and better transmitter efficiency. Many of the disadvantages can now be overcome by using old techniques and new state-of-the-art integrated circuits. Effective and inexpensive circuits can use direct conversion technıques with good results. 35 dB sideband rejection with less than $1 \mu \mathrm{~V}$ sensitivity is obtained with the NE602 circuits. 70 dB sideband rejection and superior sensitivity are obtanned by using phasing-filter technıques. Either the phasing or Weaver methods can be used in either the direct conversion or IF section applications. The filter and phase-filter methods can be used in only the IF application.


Figure 14. Sideband Select Switching Function


Figure 15


Receivers built using this technique can exhibit excellent characteristics without resorting to expensive mult-pole filters or an IF Amplifier chain

Figure 17. Complete Phasing-Filter Receiver


Figure 18. Weaver Method Receiver Concept Example For $\leqslant 30 \mathrm{MHz}$ Operation

## REFERENCES

1. Spectrum Scarcity Drives Land-mobile Technology, G. Stone, Microwaves and RF, May, 1983.
2. SSB Technology Fights its Way into the Land-mobile Market, B. Manz, Microwaves and RF, Aug., 1983.
3. A Third Method of Generation and Detection of Single-Sideband Signals, D. Weaver, Proceedings of the IRE, 1956.
4. Delay Lines Help Generate Quadrature Voice for SSB, Joseph A. Webb and M. W. Kelly, Electronics, April 13, 1978.
5. A Low Power Direct Conversion Sideband Receiver, Robert J. Zavrel Jr., ICCE Digest of Technical Papers, June, 1985.
6. Electronıc Filter Desıgn Handbook, Arthur B. Williams, McGraw-Hill, 1981.
7. Solıd State Radıo Engıneering, Herbert L Krauss, et al, Wiley, 1980
8. ACSB-An Overview of Amplitude Compandored Sideband Technology, James Eagleson, Proceedings of RF Technology Expo 1985.
9. The ARRL Handbook for the Radıo Amateur, American Radıo Relay League, 1985.
10. Designing With the SA/NE602 (AN198), Signetıcs Corp, Robert J. Zavrel Jr., 1985.

11 RF IC's Thrive on Meager Battery-Supply Diet, Donald Anderson, Robert J. Zavrel Jr., EDN, May 16, 1985.
12 Audıo IC Op Amp Applications, Walter Jung, Sams Publications, 1981
132 Meter Transmitter Uses Weaver Modulatıon, Norm Bernsteın, Ham Radıo, July, 1985.

## Signetics

Linear Products

## by Donald Anderson

## INTRODUCTION

For the designer of low power RF systems, the Signetics NE602 mixer/oscillator provides mixer operation beyond 500 MHz , a versatile oscillator capable of operation to 200 MHz , and conversion gain, with only 25 mA total current consumption With a proper understanding of the oscillator design considerations, the NE602 can be put to work quickly in many applications.

## DESCRIPTION

Figure 1 shows the equivalent circuit of the device. The chip is actually three subsystems: A Gilbert cell mixer (which provides differential input gain), a buffered emitter follower oscillator, and RF current and voltage regulation Complete integration of the DC bias permits simple and compact application. The simplicity of the oscillator permits many configurations

While the oscillator is simple, oscillator design isn't This article will not address the rigors of oscillator design, but some practical guidelines will permit the designer to accomplish good performance with minımum difficulty.
Either crystal or LC tank circuitry can be employed effectively. Figure 2 shows the four

AN1982
Applying the Oscillator of the NE602 in Low Power Mixer Applications

Application Note

most commonly used configurations in their most basic form

In each case the $Q$ of the tank will affect the upper frequency limits of oscillation: the higher the $Q$ the higher the frequency. The NE602 is fabricated with a 6GHz process, but the emitter resistor from Pin 7 to ground is nominally 20 k . With 0.25 mA typical bias cur-
rent, 200 MHz oscillatıon can be achieved with high $Q$ and appropriate feedback.

The feedback, of course, depends on the $Q$ of the tank. It is generally accepted that a minimum amount of feedback should be used, so even of the choice is entirely empirical, a good trade-off between starting characteristics, distortion, and frequency stability can be quickly determıned.


Figure 1

# Applying the Oscillator of the NE602 in Low Power Mixer Applications 

## Crystal Circuit Considerations

Crystal oscillators are relatively easy to implement since crystals exhibit higher Q's than LC tanks. Figure 3 shows a complete implementation of the SA602 (extended temperature version) for cellular radio with a 45 MHz first IF and 455 kHz second IF.
The crystal is a third overtone parallel mode with 5 pF of shunt capacitance and a trap to suppress the fundamental.

## LC Tank Circuits

LC tanks present a little greater challenge for the designer. If the $Q$ is too low, the oscillator won't start. A trick which will help if all else fails is to shunt Pin 7 to ground with a 22 k resistor. In actual applications this has been effective to 200 MHz with high $Q$ ceramic capacitors and a tank inductor of $0.08 \mu \mathrm{H}$ and a $Q$ of 90 . Smaller resistor value will upset DC bias because of inadequate base bias at the input of the oscillator. An external bias resistor could be added from $\mathrm{V}_{\mathrm{CC}}$ to Pin 6, but this will introduce power supply noise to the frequency spectrum.

The Hartley configuration (Figure 2D) offers simplicity. With a variable capacitor tuning the tank, the Hartley will tune a very large range since all of the capacitance is variable. Please note that the inductor must be coupled to Pin 7 with a low impedance capacitor. The Colpitts oscillator will exhibit a smaller tuning range since the fixed feedback capacıtors limit variable capacitance range; however, the Colpitts has good frequency stability with proper components.

## Synthesized Frequency Control

The NE602 can be very effective with a synthesizer if proper precautions are taken to minimize loading of the tank and the introduction of digital switching transients into the spectrum. Figure 4 shows a circuit suitable for aircraft navigation frequencies ( $108-118 \mathrm{MHz}$ ) with 10.7 MHz IF .

The dual gate MOSFET provides a high degree of isolation from prescaler switching spikes. As shown in Figure 4, the total current


TC01820S
Figure 3. Cellular Radio Application
consumption of the NE602 and 3SK126 is typically 3 mA . The MOSFET input is from the emitter of the oscillator transistor to avoid loading the tank. The Gate 1 capacitance of the MOSFET in series with the $2 p F$ coupling capacitor adds slightly to the feedback capacitance ratio. Use of the 22 k resistor at Pin 7 helps assure oscillation without upsetting DC bias.

For applications where optımum bufferıng of the tank, or minimum current are not mandatory, or where circuit complexity must be minimized, the buffers shown in Figure 5 can be considered.

The effectiveness of the MRF931 (or other VHF bipolar transistors) will depend on frequency and required input level to the prescaler. A bipolar transistor will generally provide the least isolation. At low frequencies the transistor can be used as an emitter follower, but by VHF the base emitter junction will start
to become a bidirectional capacitor and the buffer is lost.

The 2N5484 has an IDSS of 5mA max. and the 2SK126 has IDSS of 6 mA max. making them suitable for low parts count, modest current buffers. The isolation is good

## Injected LO

If the application calls for a separate local oscillator, it is acceptable to capacitivelycouple 200 to 300 mV at Pin 6

## Summary

The NE602 can be an effective low power mixer at frequencies to 500 MHz with oscillator operation to 200 MHz . All DC bias is provided internal to the device so very compact designs are possible. The internal bias sets the oscillator DC current at a relatively low level so the designer must choose frequency selective components which will not load the transistor. If the guidelines mentioned are followed, excellent results will be achieved.

## Applying the Oscillator of the NE602

 in Low Power Mixer Applications

## Signetics

## Linear Products

## DESCRIPTION

The NE612 is a low-power VHF monolithic double-balanced mixer with onboard oscillator and voltage regulator. It is intended for low cost, low power communication systems with signal frequencies to 500 MHz and local oscillator frequencies as high as 200 MHz . The mixer is a ''Gilbert cell' multiplier configuration which provides gain of 14 dB or more at 49 MHz .

The oscillator can be configured for a crystal, a tuned tank operation, or as a buffer for an external L.O. Noise figure at 49 MHz is typically below 6 dB and makes the device well suited for high performance cordless telephone. The low power consumption makes the NE612 excellent for battery operated equipment. Networking and other communications products can benefit from very low radiated energy levels within systems. The NE612 is available in an 8-lead dual in-line plastic package and an 8-lead SO (surface mounted miniature package).

## FEATURES

- Low current consumption
- Low cost
- Operation to 500 MHz
- Low radiated energy
- Low external parts count; suitable for crystal/ceramic filter
- Excellent sensitivity, gain, and noise figure


## APPLICATIONS

- Cordless telephone
- Portable radio
- VHF transceivers
- RF data links
- Sonabuoys
- Communications receivers
- Broadband LANs
- HF and VHF frequency conversion

PIN CONFIGURATION


## BLOCK DIAGRAM



Double-Balanced Mixer and Oscillator

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 8 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE612N |
| 8 -Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | NE612D |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Maximum operating voltage | 9 | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |

AC/DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$, Figure 1

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply voltage range |  | 45 |  | 8.0 | V |
|  | DC current draın |  |  | 24 | 3.0 | mA |
| $\mathrm{fin}^{\prime}$ | Input signal frequency |  |  | 500 |  | MHz |
| fosc | Oscillator frequency |  |  | 200 |  | MHz |
|  | Noise figured at 49 MHz |  |  | 5.0 |  | dB |
|  | Third-order intercept point at 49 MHz | $R F_{\text {IN }}=-45 \mathrm{dBm}$ |  | -15 |  | dBm |
|  | Conversion gain at 49 MHz |  | 14 | 18 |  | dB |
| $\mathrm{R}_{\text {IN }}$ | RF input resistance |  | 15 |  |  | $k \Omega$ |
| $\mathrm{Cl}_{\mathrm{IN}}$ | RF input capacitance |  |  | 3 |  | pF |
|  | Mixer output resistance | $($ Pin 4 or 5 ) |  | 1.5 |  | $\mathrm{k} \Omega$ |



Figure 1. Test Configuration

DESCRIPTION OF OPERATION
The NE612 is a Gilbert cell, an oscillator/ buffer, and a temperature compensated bias network as shown in the equivalent circuit. The Gilbert cell is a differentıal amplifier (Pins 1 and 2) which drives a balanced switching cell. The differential input stage provides gain and determines the noise figure and signal handling performance of the system.
The NE612 is designed for optimum low power performance. When used with the NE614 as a 49 MHz cordless telephone system, the NE612 is capable of receiving -119 dBm signals with a $12 \mathrm{~dB} \mathrm{~S} / \mathrm{N}$ ratio. Third-order intercept is typically -15 dBm (that's approximately +5 dBm output intercept because of the RF gain). The system designer must be cognizant of this large signal limitation. When designing LANs or other closed systems where transmission levels are high, and small-signal or signal-to-noise issues not critical, the input to the NE612 should be appropriately scaled.

Besides excellent low power performance well into VHF, the NE612 is designed to be flexible. The input, output, and oscillator ports can support a variety of configurations provided the designer understands certan constraints, which will be explaned here.
The RF inputs (Pins 1 and 2) are blased internally. They are symmetrical The equivalent AC input impedance is approximately $1.5 \mathrm{k}|\mid 3 \mathrm{pF}$ through 50 MHz . Pins 1 and 2 can be used interchangeably, but they should not be DC biased externally. Figure 3 shows three typical input configurations.

The mixer outputs (Pins 4 and 5) are also internally biased. Each output is connected to the internal positive supply by a $1.5 \mathrm{k} \Omega$ resistor. This permits direct output termination yet allows for balanced output as well. Figure 4 shows three single-ended output configurations and a balanced output.

The oscillator is capable of sustaining oscillation beyond 200 MHz in crystal or tuned tank configurations. The upper limit of operation is determined by tank " Q " and required drive levels. The higher the $Q$ of the tank or the smaller the required drive, the higher the


Figure 2. Equivalent Circuit


Figure 3. Input Configuration


Figure 4. Output Configuration

a. Colpitts Crystal Oscillator (Overtone Mode)

b. Colpitts L/C Tank Oscillator

c. Hartley L/C Tank Oscillator

Figure 5. Oscillator Circuits


## TEST CONFIGURATION



Figure 7. Typical Application for $\mathbf{4 6} / 49 \mathrm{MHz}$ Cordless Telephone


Figure 8. NE612 Third-Order Intermod and 1dB Compression Point Performance


Figure 11


Figure 9. Input Third-Order Intercept Point vs $\mathbf{V C c}_{\mathbf{c}}$


## Signetics

## Linear Products

## DESCRIPTION

The TDA1574 is a monolithic integrated FM tuner circuit designed for use in the RF/IF section of car radios and home receivers. The circuit comprises a mixer, oscillator and a linear IF amplifier for signal processing, plus the following additional features.

TDA1574
FM Front-End IC

## Product Specification

## FEATURES

- Keyed automatic gain control (AGC)
- Regulated reference voltage
- Buffered oscillator output
- Electronic standby switch
- Internal buffered mixer driving

APPLICATIONS

- FM radio
- Radio communication
- Auto radio
- High-performance stereo FM

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 18 -Pin Plastic DIP (SOT102HE) | 0 to $+70^{\circ} \mathrm{C}$ | TDA1574N |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNITS |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{15-4}$ | Supply voltage (Pin 15) | 18 | V |
| $\mathrm{~V}_{16,17-4}$ | Mixer output voltage (Pins 16 and 17) | 35 | V |
| $\mathrm{~V}_{11-4}$ | Standby switch input voltage (Pin 11) | 23 | V |
| $\mathrm{~V}_{5-4}$ | Reference voltage (Pin 5) | 7 | V |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | 800 | mW |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal resistance from junction to <br> ambient (in free air) | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## NOTE:

1. All Pins are short-circuit protected to ground.

PIN CONFIGURATION


## FUNCTIONAL DESCRIPTION

## Mixer

The mixer circuit is a double balanced multiplier with a preamplifier (common base input) to obtain a large signal handling range and a low oscillator radiation.

## Oscillator

The oscillator circuit is an amplifier with a differential input. Voltage regulation is achieved by utilizing the symmetrical tank-transfer function to obtain low-order 2nd harmonics.

## Linear IF amplifier

The IF amplifier is a one-stage, differential input, wideband amplifier with an output buffer.
Keyed AGC
The AGC processor combines narrowand wideband information via an RF level detector, a comparator and an ANDing stage, The level-dependent, current sinking output has an active load which sets the AGC threshold.

## FM Front-End IC

## BLOCK DIAGRAM AND TEST CIRCUIT



## Coil Dat

L1 TOKO MC-108, 514HNE-150023S14, L $=0078 \mu \mathrm{H}$
TOKO MC-111, E516HNS-200057, $\mathrm{L}=008 \mu \mathrm{H}$
3 TOKO coll set $7 \mathrm{P}, \mathrm{N} 1=55+55$ turns, $\mathrm{N} 2=4$ turn

DC AND AC ELECTRICAL CHARACTERISTICS $V_{C C}=V_{15-4}=8.5 \mathrm{~V} ; T_{A}=25^{\circ} \mathrm{C}$; measured in test circuit (Block Diagram), unless otherwise specified.


DC AND AC ELECTRICAL CHARACTERISTICS (Continued) $\mathrm{V}_{C C}=\mathrm{V}_{15-4}=8.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; measured in test circuit (Block Diagram), unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Keyed AGC |  |  |  |  |  |
| $V_{18-4}$ $-I_{18}$ <br> $\mathrm{l}_{18}$ | DC characteristics <br> Output voltage range (Pin 18) AGC output current at $\mathrm{I}_{3}=\phi$ or $\mathrm{V}_{12-4}=450 \mathrm{mV} ; \mathrm{V}_{18-4}=\mathrm{V}_{\mathrm{CC}} / 2$ at $V_{3-4}=2 \mathrm{~V}$ and $V_{12-4}=1 V ; V_{18-4}=V_{15-4}$ | 0.5 <br> 25 <br> 2 | 50 | $v_{\mathrm{CC}}-0.3$ <br> 100 <br> 5 | v <br> $\mu \mathrm{A}$ <br> mA |
| $\begin{aligned} & V_{18-4} \\ & V_{18-4} \end{aligned}$ | Narrow-band threshold at $V_{3-4}=2 \mathrm{~V} ; \mathrm{V}_{12-4}=550 \mathrm{mV}$ at $V_{3-4}=2 \mathrm{~V} ; V_{12-4}=450 \mathrm{mV}$ | $\mathrm{V}_{\mathrm{cc}}-0.3$ |  | 1 | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| $\begin{aligned} & \mathrm{R}_{3-4} \\ & \mathrm{C}_{3-4} \end{aligned}$ <br> EMF2 RMS | AC characteristics ( $\mathrm{f}_{\mathrm{l}}=98 \mathrm{MHz}$ ) Input impedance <br> Wide-band threshold (RMS value) (see Figures 1, 2, 3 and 4) at $V_{12-4}=0.7 V_{;} V_{18-4}=V_{C C} / 2 ; I_{18}=0$ |  | 4 3 <br> 19 | - | $\mathrm{k} \Omega$ pF <br> mV |
| Oscillator output buffer (Pin 9) |  |  |  |  |  |
| $\mathrm{V}_{9-4}$ | DC output voltage |  | 6.0 |  | V |
| $\begin{aligned} & \mathrm{V}_{9-4 \mathrm{RMS}} \\ & \mathrm{~V}_{9-4 \mathrm{RMS}} \\ & \hline \end{aligned}$ | ```Oscillator output voltage (RMS value) at \(\mathrm{R}_{\mathrm{L}}=\infty\) at \(\mathrm{R}_{\mathrm{L}}=75 \Omega\)``` | 25 | 110 |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\mathrm{R}_{9-15}$ | DC ouput impedance |  | 2.5 |  | $\mathrm{k} \Omega$ |
| THD | Signal purity total harmonic distortion |  | -15 |  | dBC |
| $\mathrm{f}_{5}$ | Spurious frequencies at $E M F 1=1 \mathrm{~V} ; \mathrm{R}_{\mathrm{S} 1}=50 \Omega$ |  | -35 |  | dBC |
| Electronic standby switch (Pin 11) <br> Oscillator; linear IF amplifier; AGC at $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |
| $\begin{aligned} & V_{11-4} \\ & V_{11-4} \end{aligned}$ | $\begin{aligned} & \text { Input switching voltage } \\ & \text { for threshold ON; } \mathrm{V}_{18-4} \geqslant \mathrm{~V}_{\mathrm{CC}}-3 \mathrm{~V} \\ & \text { for threshold OFF; } \mathrm{V}_{18-4} \leqslant 0.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0 \\ 3.3 \\ \hline \end{gathered}$ |  | $\begin{aligned} & 2.3 \\ & 23 \\ & \hline \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| $\begin{aligned} & -l_{11} \\ & l_{11} \end{aligned}$ | Input current at ON condition; $\mathrm{V}_{11-4}=\mathrm{OV}$ at OFF condition; $\mathrm{V}_{11-4}=23 \mathrm{~V}$ |  |  | $\begin{gathered} 150 \\ 10 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{V}_{11-4}$ | Input voltage at $l_{11}=\phi$ |  |  | 4.4 | V |



Figure 1. Keyed AGC Output Voltage $\mathbf{V}_{18-4}$ as a Function of RMS Input Voltage $\mathbf{V}_{3-4}$. Measured in Test Circuit (Block Diagram) at $\mathbf{V}_{\mathbf{1 2 - 4}}=0.7 \mathrm{~V} ; \mathrm{I}_{\mathbf{1 8}}=\phi$


Figure 3. Keyed AGC Output Current $\mathrm{I}_{\mathbf{1 8}}$ as a Function of RMS Input Voltage $\mathbf{V}_{\mathbf{3 - 4}}$. Measured in Test Circuit (Block Diagram) at $\mathbf{V}_{12-4}=0.7 \mathrm{~V} ; \mathrm{V}_{\mathbf{1 8 - 4}}=\mathbf{8 . 5 V}$


OP19600S
Figure 2. Keyed AGC Output Voltage $\mathbf{V}_{18-4}$ as a Function of Input Voltage $\mathrm{V}_{12-4}$. Measured in Test Circuit (Block Diagram) at $\mathbf{V}_{\mathbf{3 - 4}}=\mathbf{2 V} ; \mathbf{I}_{\mathbf{1 8}}=\phi$


Figure 4. Keyed AGC Output Current $I_{18}$ as a Function of Input Voltage $\mathbf{V}_{12-4}$. Measured in Test Circuit (Block Diagram) at $\mathbf{V}_{\mathbf{3 - 4}}=\mathbf{2 V} ; \mathrm{V}_{\mathbf{1 8 - 4}}=\mathbf{8 . 5 V}$

FM Front-End IC


NOTES:
1 Field strength indication of main IF amplifier
Coil Data:
L1 TOKO MC-108, N1 $=55$ turns, N2 $=1$ turn
$\left.\mathrm{L} \mathrm{L}_{\mathrm{L}}\right\}$ see Block Diagram
Figure 5. TDA1574 Application Diagram

## Signetics

## Linear Products

## DESCRIPTION

The TDA5030A performs the VHF mixer, VHF oscillator, SAW filter IF amplifier, and UHF IF amplifier functions in television tuners.

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 18-Pin Plastic DIP (SOT-102A) | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | TDA5030AN |
| 20-Pin Plastic SO DIP (SOT-163A) | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | TDA5030ATD |

## BLOCK DIAGRAM



NOTE:
Pinout is for 18 -pin N package
TDA5030A

## Product Specification

## FEATURES

- A balanced VHF mixer
- An amplitude-controlled VHF local oscillator
- A surface acoustic wave filter IF amplifier
- A UHF IF preamplifier
- A buffer stage for driving an external prescaler with the local oscillator signal
- A voltage stabilizer
- A UHF/VHF switching circuit


## APPLICATIONS

- Mixer/oscillator
- TV tuners
- CATV
- LAN
- Demodulator
- Demodulator

VHF Mixer/Oscillator Circuit

PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage (Pin 15) | 14 | V |
| $\mathrm{~V}_{\mathbf{1}}$ | Input voltage (Pin 1, 2, 4, and 5) | 0 to 5 | V |
| $\mathrm{~V}_{12}$ | Switching voltage (Pin 12) | 0 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $-\mathrm{I}_{10,11,13}$ | Output currents | 10 | mA |
| $\mathrm{t}_{\mathrm{SS}}$ | Storage-circuit time on outputs <br> (Pin 10 and 11) | 10 | s |
| $\mathrm{~T}_{\mathrm{STG}}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -25 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction temperature | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ | Thermal resistance from junction to <br> ambient | +55 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

DC AND AC ELECTRICAL CHARACTERISTICS Measured in circuit of Figure $1 ; \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply |  |  |  |  |  |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage | 10 |  | 13.2 | V |
| Icc | Supply current |  | 42 | 55 | mA |
| $\mathrm{V}_{12}$ | Switching voltage VHF | 0 |  | 2.5 | V |
| $\mathrm{V}_{12}$ | Switching voltage UHF | 9.5 |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{l}_{12}$ | Switching current UHF |  |  | 0.7 | mA |
| VHF mixer (including IF amplifier) |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{R}}$ | Frequency range | 50 |  | 470 | MHz |
| NF | $\begin{aligned} & \text { Noise figure (Pin 2) } \\ & 50 \mathrm{MHz} \\ & 225 \mathrm{MHz} \\ & 300 \mathrm{MHz} \end{aligned}$ |  | $\begin{gathered} 75 \\ 9 \\ 10 \end{gathered}$ | $\begin{gathered} 9 \\ 10 \\ 12 \end{gathered}$ | $\begin{aligned} & d B \\ & d B \\ & d B \end{aligned}$ |
| G | ```Optimum source admittance (Pin 2) 50 MHz 225 MHz 300 MHz``` |  | $\begin{aligned} & 0.5 \\ & 1.1 \\ & 1.2 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ms} \\ & \mathrm{~ms} \\ & \mathrm{~ms} \end{aligned}$ |
| $\mathrm{G}_{1}$ | $\begin{aligned} & \text { Input conductance (Pin 2) } \\ & 50 \mathrm{MHz} \\ & 225 \mathrm{MHz} \\ & 300 \mathrm{MHz} \end{aligned}$ |  | $\begin{gathered} 0.23 \\ 0.5 \\ 0.67 \end{gathered}$ |  | $\begin{aligned} & \mathrm{ms} \\ & \mathrm{~ms} \\ & \mathrm{~ms} \end{aligned}$ |
| $\mathrm{C}_{1}$ | Input capacitance (Pin 2) 50 MHz |  | 2.5 |  | pF |
| $\mathrm{V}_{2-3}$ | Input voltage for $1 \%$ cross-modulation (in channel); $R_{P}>1 \mathrm{k} \Omega$; tuned circuit with $\mathrm{C}_{\mathrm{P}}=22 \mathrm{pF} ; \mathrm{f}_{\text {RES }}=36 \mathrm{MHz}$ | 97 | 99 |  | $\mathrm{dB} \mu \mathrm{V}$ |
| $\mathrm{V}_{2-14}$ | Input voltage for 10 kHz pulling (in channel) at $<300 \mathrm{MHz}$ | 100 |  |  | $\mathrm{dB} \mu \mathrm{V}$ |
| $A_{V}$ | Voltage gain | 22.5 | 24.5 | 26.5 | dB |
| UHF preamplifier (including IF amplifier) |  |  |  |  |  |
| $\mathrm{G}_{1}$ | Input conductance (Pin 5) |  | 0.3 |  | ms |
| $\mathrm{C}_{1}$ | Input capacitance (Pin 5) |  | 30 |  | pF |
| NF | Noise figure |  | 5 | 6 | dB |
| $\mathrm{V}_{5-14}$ | Input voltage for 1\% cross-modulation (in channel) | 88 | 90 |  | dB $\mu \mathrm{V}$ |
| $A_{V}$ | Voltage gain | 31.5 | 33.5 | 35.5 | dB |
| $\mathrm{G}_{5}$ | Optimum source admittance |  | 3.3 |  | ms |

VHF Mixer/Oscillator Circuit

DC AND AC ELECTRICAL CHARACTERISTICS (Continued) Measured in circuit of Figure $1 ; \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| VHF mixer |  |  |  |  |  |
| $\mathrm{Y}_{\mathrm{C}_{2-6,7}}$ | Conversion transadmittance |  | 5.7 |  | ms |
| $\mathrm{z}_{0}$ | Output impedance |  | 1.6 |  | k $\Omega$ |
| VHF oscillator |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{R}}$ | Frequency range | 70 |  | 520 | MHz |
| $\Delta \mathrm{f}$ | Frequency shift $\Delta V_{C C}=10 \% ; 70$ to 330 MHz |  |  | 200 | kHz |
| $\Delta \mathrm{f}$ | $\begin{aligned} & \text { Frequency drift } \\ & \Delta T=15 \mathrm{k} ; 70 \text { to } 330 \mathrm{MHz} \end{aligned}$ |  |  | 250 | kHz |
| $\Delta \mathrm{f}$ | Frequency drift from 5 sec to 15 min after switching on |  |  | 200 | kHz |
| SAW filter IF amplifier |  |  |  |  |  |
| $\mathrm{Z}_{8,9}$ | Input impedance $Z_{10,11}=2 k \Omega, f=36 \mathrm{MHz}$ |  | 340+j100 |  | $\Omega$ |
| $\mathrm{Z}_{8,9-10,11}$ | Transimpedance |  | 2.2 |  | k $\Omega$ |
| $\mathrm{z}_{10}, 11$ | Output impedance $Z_{8,9}=1.6 \mathrm{k} \Omega ; f=36 \mathrm{MHz}$ |  | 50+j40 |  | $\Omega$ |
| VHF local oscillator buffer stage |  |  |  |  |  |
| $\begin{aligned} & v_{13} \\ & v_{13} \end{aligned}$ | $\begin{aligned} & \text { Output voltage } \\ & R_{L}=75 \Omega ; f<100 \mathrm{MHz} \\ & R_{L}=75 \Omega ; f>100 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 14 \\ & 10 \end{aligned}$ | $\begin{aligned} & 20 \\ & 20 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\mathrm{Z}_{13}$ | Output impedance $f=100 \mathrm{MHz}$ |  | 90 |  | $\Omega$ |
| $\frac{\mathrm{RF}}{(\mathrm{RF}+\mathrm{LO})}$ | RF signal on LO output; $\mathrm{R}_{\mathrm{L}}=50 \Omega ; \mathrm{V}_{1}=1 \mathrm{~V} ; \mathrm{f} \leqslant 225 \mathrm{MHz}$ |  |  | 10 | dB |

## Signetics

## Linear Products

## DESCRIPTION

CA3089 is a monolithic integrated circuit that provides all the functions of a comprehensive FM IF system. The block diagram shows the CA3089 features, which include a three-stage FM IF amplifier/limiter configuration with level detectors for each stage, a doubly-balanced quadrature FM detector and an audio amplifier that features the optional use of a muting (squelch) circuit.
The circuit design of the IF system includes desirable features such as delayed AGC for the RF tuner, an AFC drive circuit, and an output signal to drive a tuning meter and/or provide stereo switching logic. In addition, internal power supply regulators maintain a nearly constant current drain over the voltage supply range of +8 V to +18 V .

The CA3089 is ideal for high-fidelity operation. Distortion in a CA3089 FM IF system is primarily a function of the phase linearity characteristic of the outboard detector coil.

## CA3089 <br> FM IF System

## Product Specification

The CA3089 utilizes a 16 -lead dual-inline plastic package and can operate over the ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## FEATURES

- Exceptional limiting sensitivity: $10 \mu \mathrm{~V}$ typ. at -3 dB point
- Low distortion: 0.1\% typ. (with double-tuned coil)
- Single-coil tuning capability
- High recovered audio: 400 mV typ.
- Provides specific signal for control of interchannel muting (squelch)
- Provides specific signal for direct drive of a tuning meter
- Provides delayed AGC voltage for RF amplifier
- Provides a specific circuit for flexible AFC
- Internal supply/voltage regulators


## PIN CONFIGURATION



## APPLICATIONS

- High-fidelity FM receivers
- Automotive FM receivers
- Communications FM receivers


## BLOCK DIAGRAM



## NOTES:

1 All resistor values are typical and in ohms $Q_{O} \simeq 75$ (GI EX27825 or equivalent)
2 L tunes with $100 \mathrm{pF}(\mathrm{C})$ at 107 MHz

EQUIVALENT SCHEMATIC


TC13141S

## FM IF System

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 16 -Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | CA3089N |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage: <br> between terminals 11 and 4 <br> between terminals 11 and 14 | 18 <br> 18 | V <br> V |
|  | DC current (out of Terminal 15) | 2 | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Device dissipation: <br> up to $\mathrm{T}_{\mathrm{A}}=60^{\circ} \mathrm{C}$ <br> above $\mathrm{T}_{\mathrm{A}}=60^{\circ} \mathrm{C}$ | 600 <br> derate linearly <br> 6.7 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating ambient temperature range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range |  |  |
| $\mathrm{T}_{\text {SOLD }}$ | Lead soldering temperature <br> (10sec max) | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## FM IF System

DC ELECTRICAL CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=12 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Static (DC) Characteristics |  |  |  |  |  |  |
| $\mathrm{I}_{11}$ | Quiescent circuit current | No signal input, non-muted | 16 | 23 | 30 | mA |
| DC Voltages ${ }^{4}$ |  |  |  |  |  |  |
| $V_{1}$ | Terminal 1 (1F input) | No signal input, non-muted | 1.2 | 1.9 | 2.4 | V |
| $\begin{aligned} & V_{2} \\ & v_{3} \end{aligned}$ | Terminal 2 (AC return to input) Terminal 3 (DC bias to input) | No signal input, non-muted No signal input, non-muted | $\begin{aligned} & 1.2 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 1.9 \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| $\begin{aligned} & V_{6} \\ & V_{7} \\ & V_{10} \end{aligned}$ | Terminal 6 (audio output) <br> Terminal 7 (AFC) <br> Terminal 10 (DC reference) | No signal input, non-muted No signal input, non-muted No signal input, non-muted | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 5.6 \\ & 5.6 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Dynamic Characteristics |  |  |  |  |  |  |
| $\mathrm{V}_{\text {(LIM) }}$ | Input limiting voltage (-3dB point) ${ }^{3}$ |  |  | 10 | 25 | $\mu \mathrm{V}$ |
|  | AMR AM rejection (Terminal 6) ${ }^{4}$ | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=0.1 \mathrm{~V}, \mathrm{f}_{\mathrm{O}}=10.7 \mathrm{MHz}, \\ \mathrm{f}_{\mathrm{MOD}}=400 \mathrm{~Hz}, \text { AM } \mathrm{Mod}=30 \% \end{gathered}$ | 45 | 55 |  | dB |
| $\mathrm{V}_{0}$ | Recovered audio voltage (Terminal 6) ${ }^{3}$ |  | 400 | 500 | 600 | mV |
| $\begin{aligned} & \text { THD } \\ & \text { THD } \end{aligned}$ | Total harmonic distortion: ${ }^{1}$ Single tuned (Terminal 6) ${ }^{3}$ Double tuned (Terminal 6) ${ }^{4}$ | $\mathrm{f}_{\text {MOD }}=400 \mathrm{~Hz}, \mathrm{~V}_{\text {IN }}=0.1$ |  | $\begin{aligned} & 0.5 \\ & 0.1 \end{aligned}$ | 1.0 | $\begin{aligned} & \% \\ & \% \\ & \hline \end{aligned}$ |
| $\begin{aligned} & S+N / N \\ & M U_{\text {IN }} \\ & \hline \end{aligned}$ | Signal plus noise-to-noise ratio (Terminal 6) ${ }^{3}$ Mute input (Terminal 5) | $\begin{gathered} \text { Deviation }= \pm 75 \mathrm{kHz}, \mathrm{~V}_{\mathbb{N}}=0.1 \mathrm{~V} \\ \mathrm{~V}_{5}=2.5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 60 \\ & 50 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| MU ${ }_{\text {OUT }}$ | Mute output (Terminal 12) | $\begin{gathered} \mathrm{V}_{\mathbb{I N}}=50 \mu \mathrm{~V} \\ \mathrm{~V}_{\mathbb{N}}=0 \mathrm{~V} \end{gathered}$ | 4.0 |  | 0.5 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| MTR | Meter output (Terminal 13) | $\begin{gathered} \mathrm{V}_{I N}=0.1 \mathrm{~V} \\ \mathrm{~V}_{1 \mathrm{~N}}=500 \mu \mathrm{~V} \\ \mathrm{~V}_{\text {IN }}=0 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 2.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 1.5 \end{aligned}$ | 0.7 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| AGC | Delay AGC (Terminal 15) | $\begin{aligned} & V_{\mathbb{I N}}=0.01 \mathrm{~V} \\ & V_{\text {IN }}=10 \mu \mathrm{~V} \end{aligned}$ | 4.0 | 5.0 | 0.5 | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| THD | Double tuned (Terminal 6) ${ }^{4}$ | $\begin{aligned} f_{M O D} & =400 \mathrm{~Hz} \\ V_{I N} & =0.1 \end{aligned}$ |  | 0.1 |  | \% |

## NOTES

1. THD characteristics and audio level are essentially a function of the phase and $Q$ characteristics of the network connected between Terminals 8 , 9 , and 10.
2. Test circuit Figure 1.
3. Test circuit Figure 2.
4. Test circuit Figures 1 and 2.

## TEST CIRCUITS




NOTES:
All resistor values are typical and in ohms
T. $\mathrm{Pri}-\mathrm{Q}_{\mathrm{O}}$ (unloaded) $\simeq 75$ (tunes with $100 \mathrm{pF}(\mathrm{C} 1) 20 \dagger$ of 34 e on $7 / 32$ dia form) Sec $-Q$ (unloaded) $\simeq 75$ (tunes with 100 pF (C2) $20+$ of 34 e on $7 / 32^{\prime}$ dia form)
$k Q$ (percent of critical coupling) $>70 \%$
(Adjusted for coll voltage $\mathrm{V}_{\mathrm{C}}=150 \mathrm{mV}$ )
Above values permit proper operation of mute (squelch) carcuit ' $E$ ' type slugs, spacıng 4 mm

Figure 2. Test Circuit Using a Double-Tuned Detector Coil

## FM IF System

## TEST CIRCUITS



NOTES:
All resistor values are typical and in ohms.
1 Walier 4SN3FIC or equivalent
2 Murate SFG 10.7mA or equivalent
3. $R_{S}$ will affect stability depending on circuit layout To increase stability $R_{S}$ is decreased

Range of $R_{S}$ is 330 to $50 \Omega, R_{1}+R_{S} \leqslant 330 \Omega$
4 L tunes with $100 \mathrm{pF}(\mathrm{C})$ at $107 \mathrm{MHz} \mathrm{Q}_{0}$ unloaded $\simeq 75$ (GI EX27825 or equivalent)
Performance data at $f_{O}=98 \mathrm{MHz}, f_{M O D}=400 \mathrm{~Hz}$, deviation $= \pm 74 \mathrm{kHz}$
$\pm 74 \mathrm{kHz}$
-3 dB limiting sensitivity
20 dB quieting sensitivity
30 dB quieting sensitivity
Figure 3. Typical FM Tuner With a Single-Tuned Detector Coil

## SYSTEM DESIGN CONSIDERATIONS

The CA3089 is a very high gain device and therefore careful consideration must be given to the layout of external components to minimize feedback. The input bypass capacitors should be located close to the input terminals and the values should not be large
nor should the capacitors be of the type which might introduce inductive reactance to the circuit. An example of good bypass capacitors would be ceramic disc with values in the range of 0.01 to $0.05 \mu \mathrm{~F}$.
The input impedance of the CA3089 is approximately $10,000 \Omega$. It is not recommended
to match this impedance. The value of the input termination resistor should be as low as possible without degrading system operation. The lower the value of this resistor the greater the system stability. An input terminating resistor between $50 \Omega$ and $100 \Omega$ is recommended.

## TYPICAL PERFORMANCE CHARACTERISTICS



## Signetics

## Linear Products

## DESCRIPTION

The MC3361 is a monolithic low-power FM IF signal processing system consisting of an oscillator, mixer, limiting amplifier, quadrature detector, filter amplifier, squelch, scan control and mute switch. It is intended for use in narrow band FM dual conversion communications equipment. The MC3361 is available in a 16lead, dual-in-line plastic package and 16-lead SOL (surface-mounted miniature package).

## FEATURES

- 2.0 V to 8.0 V operation
- Low current: 4.2mA typ at $V_{C C}=4.0 V_{D C}$
- Excellent sensitivity: $\mathbf{2 . 0 \mu \mathrm { V }}$ for -3dB limiting typ
- Low external parts count
- Operation to $\mathbf{6 0 M H z}$


## APPLICATIONS

- Cordiess telephone
- Narrow band receivers
- Remote control

PIN CONFIGURATION


1 Available in 16 -pin SOL package

## BLOCK DIAGRAM



## Low Power FM IF

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 16-Pin Plastic DIP | -40 to $+85^{\circ} \mathrm{C}$ | MC3361N |
| 16-Pin Plastic; SOL | -40 to $+85^{\circ} \mathrm{C}$ | MC3361D |

ABSOLUTE MAXIMUM RATINGS $\left(T_{A}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| SYMBOL | PARAMETER | PIN | RATING | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ (Max) | Power supply voltage | 4 | 10 | $\mathrm{~V}_{\mathrm{DC}}$ |
| $\mathrm{V}_{\mathrm{CC}}$ | Generating supply voltage range | 4 | 2.0 to 8.0 | $\mathrm{~V}_{\mathrm{DC}}$ |
|  | Detector input voltage | 8 | 1.0 | $\mathrm{~V}_{\text {P-P }}$ |
| $\mathrm{V}_{16}$ | Input voltage $\left(\mathrm{V}_{\mathrm{CC}} \geq 4.0 \mathrm{~V}\right)$ | 16 | 1.0 | $\mathrm{~V}_{\text {RMS }}$ |
| $\mathrm{V}_{14}$ | Mute function | 14 | -0.5 to 5.0 | $\mathrm{~V}_{\text {PK }}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |  |

AC AND DC ELECTRICAL CHARACTERISTICS $\left(V_{C C}=4.0 V_{D C}, f_{0}=10.7 \mathrm{MHz}, \Delta f= \pm 3.0 \mathrm{kHz}, f_{M O D}=1.0 \mathrm{kHz}, T_{A}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted.)

| PARAMETER | PIN | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Drain current (no signal) squelch off squelch on | 4 |  |  | $\begin{aligned} & 4.2 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 9.0 \end{aligned}$ | mA |
| Input limiting voltage | 16 | -3.0 dB limiting |  | 2.0 | 6.0 | $\mu \mathrm{V}$ |
| Detector output voltage | 9 |  |  | 2.0 |  | $V_{D C}$ |
| Detector output impedance |  |  |  | 450 |  | $\Omega$ |
| Recovered audio output voltage | 9 | $\mathrm{V}_{\text {IN }}=10 \mathrm{mV} \mathrm{V}_{\text {RMS }}$ | 100 | 150 | 270 | mV VMS |
| Filter gain (10kHz) |  | $\mathrm{V}_{\text {IN }}=1.0 \mathrm{mV} \mathrm{V}_{\text {RMS }}$ | 40 | 46 |  | dB |
| Filter output voltage | 11 |  |  | 1.7 |  | $V_{D C}$ |
| Trigger hysteresis |  |  |  | 50 |  | mV |
| Mute function low | 14 |  |  | 10 |  | $\Omega$ |
| Mute function high | 14 |  |  | 10 |  | $\mathrm{M} \Omega$ |
| Scan function low (mute off) | 13 | $V_{12}=1.0 V_{D C}$ |  |  | 0.5 | $V_{D C}$ |
| Scan function high (mute on) | 13 | $\mathrm{V}_{12}=\mathrm{GND}$ | 3.5 |  |  | $V_{D C}$ |
| Mixer conversion gaın | 3 |  |  | 27 |  | dB |
| Mixer input resistance | 16 |  |  | 3.6 |  | $\mathrm{k} \Omega$ |
| Mixer input capacitance | 16 |  |  | 2.2 |  | pF |

## Low Power FM IF

## TEST CIRCUIT



## Signetics

## Linear Products

AN1992

## Using the Signetics MC3361 Demonstration Board

## Application Note

Author: Michael M. Sera

## INTRODUCTION

## Circuit Description

This demo is set up to show the functions of the Signetics MC3361. The MC3361 is a Low Power Narrow-Band FM IF. It is designed for use as the second IF of FM dual conversion
communications equipment. The MC3361 includes the following:

- Oscillator
- Active filter
- Squelch
- Mixer
- Limitıng amplifier
- Quadrature discrimınator


## - Scan control

- Mute switch


TC22360S
NOTE:
This is the schematic of the Signetics MC3361 demonstration board The input and output connections are AC-coupled to protect the device from any DC that may be introduced at the inputs The supply is capacitively decoupled to ground to help eliminate any AC on the supply line

Figure 1. Schematic of the Signetics MC3361 Demonstration Board

## Using the Signetics MC3361 Demonstration Board

The application outlined here does not demonstrate the absolute maximum performance of the Signetics MC3361. It is merely an example given to show the flexibility of the part.

In general, the external components used for each application tend to be the limiting factors in each application. In order to make the demo board suitable for general usage, the Local Oscillator (LO) is supplied externally.

This allows the input frequency to operate anywhere within the limitations of the part. The inputs have not been matched for any one particular frequency.


COMPONENT SIDE


3aI2 930」02

Figure 2. Layout of the Signetics MC3361 Demonstration Board

## PARTS LIST

Capacitors

| C1 | $0.1 \mu \mathrm{~F}$ |
| :---: | :---: |
| C2 | $0.1 \mu \mathrm{~F}$ |
| C3 | $0.1 \mu \mathrm{~F}$ |
| C4 | $10 \mu \mathrm{~F}$ Elect |
| C5 | $01 \mu \mathrm{~F}$ |
| C6 | $01 \mu \mathrm{~F}$ |
| C7 | $0.1 \mu \mathrm{~F}$ |
| C8 | $0.1 \mu \mathrm{~F}$ |
| C9 | $047 \mu \mathrm{~F}$ |
| C10 | $0.01 \mu \mathrm{~F}$ |
| C11 | $0001 \mu \mathrm{~F}$ |
| C12 | $0.001 \mu \mathrm{~F}$ |
| C13 | $0.01 \mu \mathrm{~F}$ |
| C14 | $01 \mu \mathrm{~F}$ |
| C15 | $01 \mu \mathrm{~F}$ |

## Resistors ${ }^{1}$

| R1 | 51 | $1 / 4 \mathrm{~W}$ |
| :--- | :--- | :--- |
| R2 | 51 | $1 / 4 \mathrm{~W}$ |
| R3 | 330 | $1 / 4 \mathrm{~W}$ |
| R4 | 68 k | $1 / 4 \mathrm{~W}$ |
| R5 | 120 k | $1 / 4 \mathrm{~W}$ |
| R6 | 390 k | $1 / 4 \mathrm{~W}$ |
| R7 | 750 | $1 / 4 \mathrm{~W}$ |
| R8 | 18 k | $1 / 4 \mathrm{~W}$ |
| R9 | 20 k | $1 / 4 \mathrm{~W}$ |
| R10 | 7.5 k | $1 / 4 \mathrm{~W}$ |
| R11 | 51 k | $1 / 4 \mathrm{~W}$ |

## NOTE:

1. All resistors are $5 \%$

## Signetics



AF05300S
Figure 3. Part Layout for Demonstration Board
Miscellaneous

| MC3361 | SIGNETICS MC3361 |
| :--- | :--- |
| LED1 | Red LED |
| D1 | Diode (1N4148) |
| P1 | 50k Potentiometer (BOURNS 3299 144C 50K) |
| Q1 | Quad Tank (TOKO RMC 2A6597HK ${ }^{1}$ ) |
| F1 | 455kHz Filter (MURUTA CFU455D2 ${ }^{\text {( }}$ ) |
| BNC | BNC Connector (KINGS KC-79-232-MO6) |

## NOTES:

1 TOKO AMERICA INC West Touhy Ave Skokie, IL 60077
Tel• (213) 677-3640
CA (408) 996-7575

2 MURUTA ERIE
1453 Lincoln Street
Carlisle, PA 17013
Tel (717) 249-2232

Matching the input will increase the sensitivity of the part. See Appendıx II for matchıng network.

## LAYOUT

The board layout uses basic RF techniques, i.e, GND on both top and bottom layers, very short input and output lead lengths and wide traces, with decoupling capacitors on the supply lines.

## Operation of the MC3361 Demonstration Board

In this application the MC3361 is set up as an FM receiver. The input is mixed with the LO to convert the input signal down to 455 kHz . The signal then goes through an external $(455 \mathrm{kHz})$ ceramic bandpass filter. Next, the 455 kHz signal goes through a limiting amplifier. The audıo is finally recovered using an FM demodulator and then amplified by an audıo amp.
The absence of an input signal is indicated by the presence of noise above the desired audio frequencies. This 'noise band' is monitored by an active filter and a detector. A squelch control circuit mutes the audio output signal when the 'noise band' is above a certain level set by P1 The squelch control circuit also provides a scan control output (Pin 13) which can be used to drive an LED, as we have done on the application board.

## DEMONSTRATION BOARD CONNECTIONS AND ADJUSTMENTS

RFIN (RF input) - An RF signal source with FM content should be connected here. The Maximum frequency is shown on the graph (Figure 2). Set the signal generator to FM and adjust the peak deviation to 3 kHz . Set the modulation frequency to 1 kHz . The RF amplitude can be varied from as low as $2 \mu \mathrm{~V}$ to as high as 1 V .

LOIN (Local Oscillator Input) - Should be 455 kHz above or below the RF input at approximately 0 dBm with no deviation. This input is normally configured with a Colpitts crystal oscillator (see Appendix I), but for ease of flexibility we chose to feed the LO externally.
AUDIO (Audio Output) - The audio recovered from the RF signal can be seen at this point. Use an oscilloscope adjusted to trigger at the audıo frequency ( 1 kHz ). Remember that the RF input must have some FM content in order to see a signal here

Power Supply - The Signetics MC3361 will operate with a supply voltage as low as 2.0 V
and up to 80 V . The demo board will function with a supply voltage as low as 3.5 V . The demo board consumes 4.7 mA (Mute off) and 8.2 mA (Mute on, LED current included) at 5.0 V . A regulated supply with at least $+3.5 \mathrm{~V}_{\mathrm{DC}}$ should be connected to the $+\mathrm{V}_{\mathrm{CC}}$ terminal of the board. The same supply's ground should be connected to the GND terminal.

QT1 (Quad Tank) - This is the 'silver can' located near the supply inputs. It has been adjusted at the factory. If it needs to be adjusted, see Testıng.

P1 (Potentiometer) - This adjusts the sensitivity of the mute function. This will cause the AUDIO to be muted at varying levels of RF input amplitudes.

The Red LED (Mute ON Indicator) - When lit, the audio signal is muted. P1 (potentiometer located near Audıo Out connection) adjusts the mute sensitivity. The sensitivity can be checked by varying the RF input amplitude.

## TESTING AND ADJUSTING THE DEMONSTRATION BOARD

## Equipment Required

Power Supply: HP 6216A or equivalent
Signal Generator: HP 8640B or equivalent
Signal Generator: HP 8640B or equivalent
Oscilloscope: Philips PM3243 or equivalent

To test the MC3361 demonstration board, you should carefully follow the instructions listed below.

1. Connect $\mathrm{a}+5 \mathrm{~V}$ regulated power supply to $+V_{\mathrm{CC}}$.
2. Connect the supply ground to GND.
3. Connect \#1 Signal Generator to RFIN; note the frequency on the display. Set the signal generator to FM with a peak deviation of 3 kHz and a modulation frequency of 1 kHz . The amplitude should be adjusted to around $-20 \mathrm{dBm}\left(22 \mathrm{mV} \mathrm{VMS}_{\mathrm{RM}}\right)$.
4. Connect \#2 Signal Generator to $L O_{I N}$, noting the frequency of the \#1 Signal Generator connected to RFIN; add or subtract 455 kHz from that number and adjust the \#2 Signal Generator to this frequency. The amplitude should be set at $0 \mathrm{dBm}\left(220 \mathrm{mV} \mathrm{V}_{\mathrm{RMS}}\right)$. Make sure no modulation is applied at this input.
5. Connect an oscilloscope to AUDIO. The oscilloscope should trigger off of a signal near 1 kHz . The Red LED should not be lit. If the Red LED is lit, adjust P1 untıl the Red LED turns off.
6. Once all the connections have been made, you should see a clean sine wave on the oscilloscope.
7. Peak the amplitude of the sine wave seen at the AUDIO output by adjusting QT1. This will tune the Quadrature Detector.
8. To test the sensitivity of the circuit, vary the input amplitude of the $\mathrm{RF}_{\text {IN }}$ signal. The sine wave will start to get noisy around -100 dBm . As you decrease the amplitude even more, the 'noise band' will increase, causing the Squelch Control circuit to trigger. When the Squelch Control circuit does trigger, the audıo output will go to 0 V and the Red LED will be on.
9. The Squelch Control circuit's sensitivity can be controlled by P1. Adjust P1 to trigger at the desired RF input level.
10. The RFIN frequency can also be varied, just as long as the $L O_{I N}$ is 455 kHz above or below the RFIN frequency. Figure 4 shows the sensitivity vs. frequency of the demonstration board.

Figure 4. Sensitivity vs Frequency

SENSITIVITY VS FREQUENCY
Figure 4 shows the sensitivity of the demonstration board over frequency ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ ). The inputs are $50 \Omega$ terminated to suit most inputs. Note that the inputs are not matched for any one frequency; matching the input to
one desired frequency will increase the sensitivity.
APPENDIX I
The LO can be supplied using a Colpitts crystal oscillator tuned to the desired frequen-
cy. Figure 5 shows a Colpitts crystal oscillator tuned to 10.245 MHz , which would accommodate an input of 10.7 MHz .


Figure 5. Schematic of a Colpitts Crystal Oscillator

## APPENDIX II

The input has a $50 \Omega$ termination resistor for matching the input to most ( $50 \Omega$ ) signal sources. This way the device is not limited to any one particular frequency. Figure 6 shows
the frequency response of the input as it is on the demonstration board.

Figure 7 uses a matching network tuned to 10 MHz . The network is called a capacitor divider. It basically transforms the input impedance to match the device input imped-
ance of $3.3 \mathrm{k} \Omega$ and 2.2 pF at 10 MHz . The matched input has an increase gain of 16 dBV over the $50 \Omega$ termination network.

REF: Ferromagnetic Core Design Application \& Handbook, Doug DeMaw.

a. Broadband Termination

b. Voltage Transfer Ratio With Broadband Termination

Figure 6. Voltage Transfer Ratio of the Demonstration Board

a. Typical Input Matching Network

b. Typical Network Voltage Transfer Ratio Input Matching (at 10.7 MHz )

Figure 7

## Signetics

## Linear Products

## DESCRIPTION

The NE/SA604A is an improved monolithic low-power FM IF system incorporating two limiting intermediate frequency amplifiers, quadrature detector, muting, logarithmic received signal strength indicator, and voltage regulator. The NE/SA604A features higher IF bandwidth $(25 \mathrm{MHz})$ and temperature compensated RSSI and limiters permitting higher performance application compared with the NE/SA604. The NE/ SA604A is available in a 16 -lead dual-inline plastic and 16-lead SO (surfacemounted miniature package).

## FEATURES

- Low-power consumption 3.3 mA typical
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a dynamic range in excess of 90 dB


## NE/SA604A <br> High-Performance Low-Power FM IF System

## Preliminary Specification

- Two audio outputs - muted and unmuted
- Low external component count; suitable for crystal/ceramic filters
- Excellent sensitivity: $1.5 \mu \mathrm{~V}$ across input pins $(0.22 \mu \mathrm{~V}$ into $50 \Omega$ matching network) for 12 dB SINAD (Signal to Noise and Distortion ratio) at 455 kHz
- SA604A meets cellular radio specifications


## APPLICATIONS

- Cellular Radio FM IF
- High performance communications receivers
- Intermediate freqency amplification and detection up to 21MHz
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers


## BLOCK DIAGRAM



High-Performance Low-Power FM IF System

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 16-Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE604AN |
| 16-Pin Plastıc SO (Surface- <br> mounted miniature package) | 0 to $+70^{\circ} \mathrm{C}$ | NE604AD |
| 16-Pin Plastic DIP | -40 to $+85^{\circ} \mathrm{C}$ | SA604AN |
| 16-Pin Plastic SO (Surface- <br> mounted miniature package) | -40 to $+85^{\circ} \mathrm{C}$ | SA604AD |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Maximum operating voltage | 9 | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Operating temperature <br> NE604A <br> SA604A | 0 to 70 <br> -40 to +85 | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}$ unless otherwise stated

| SYMBOL | PARAMETER | TEST CONDITIONS | NE604A |  |  | SA604A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
|  | Power supply voltage range |  | 4.5 |  | 8.0 | 4.5 |  | 8.0 | V |
|  | DC current drain |  | 2.5 | 3.3 | 4.0 | 2.5 | 3.3 | 4.0 | mA |
|  | Mute switch input threshold (on) <br> (off) |  | 1.7 |  | 1.0 | 1.7 |  | 1.0 | $\begin{aligned} & V \\ & V \end{aligned}$ |

AC ELECTRICAL CHARACTERISTICS Typical reading at $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=+6 \mathrm{~V}$ unless otherwise stated. IF frequency $=455 \mathrm{kHz}$; IF level $=-47 \mathrm{dBm} ; \mathrm{FM}$ modulation $=1 \mathrm{kHz}$ with $\pm 8 \mathrm{kHz}$ peak deviation. Audio output with C -message weighted filter and de-emphasis capacitor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE604A |  |  | SA604A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
|  | Input limiting-3dB | Test at Pin 16 |  | -92 |  |  | -92 |  | dBm/50 $\Omega$ |
|  | AM rejection | 80\% AM 1kHz | 30 | 34 |  | 30 | 34 |  | dB |
|  | Recovered audio level | 15 nF de-emphasis | 110 | 175 | 250 | 80 | 175 | 260 | mV rms |
|  | Recovered audio level | 150pF de-emphasis |  | 530 |  |  | 530 |  | mV rms |
|  | SINAD sensitivity | RF level -97dBm |  | 16 |  |  | 16 |  | dB |
|  | THD |  | -35 | -42 |  | -34 | -42 |  | dB |
|  | Signal-to-noise ratio | No modulation for noise |  | 73 |  |  | 73 |  | dB |
|  | RSSI output ${ }^{1}$ | RF level $=-118 \mathrm{dBm}$ | 0 | 160 | 550 | 0 | 160 | 650 | mV |
|  |  | RF level $=-68 \mathrm{dBm}$ | 2.0 | 2.65 | 3.0 | 1.09 | 2.65 | 3.1 | V |
|  |  | RF level $=-18 \mathrm{dBm}$ | 4.1 | 4.85 | 5.5 | 4.0 | 4.85 | 5.6 | V |
|  | RSSI range | $\mathrm{R}_{4}=100 \mathrm{kPin} 5$ |  | 90 |  |  | 90 |  | dB |
|  | RSSI accuracy | $\mathrm{R}_{4}=100 \mathrm{kPin} 5$ |  | $\pm 1.5$ |  |  | $\pm 1.5$ |  | dB |
|  | IF input impedance |  | 1.4 | 1.6 |  | 1.4 | 1.6 |  | $\mathrm{k} \Omega$ |
|  | IF output impedance |  | 0.85 | 1.0 |  | 0.85 | 1.0 |  | $\mathrm{k} \Omega$ |
|  | Limiter input impedance |  | 1.4 | 1.6 |  | 1.4 | 1.6 |  | $\mathrm{k} \Omega$ |
|  | Unmuted audio output resistance |  |  | 58 |  |  | 58 |  | $\mathrm{k} \Omega$ |
|  | Muted audio output resistance |  |  | 58 |  |  | 58 |  | $\Omega$ |

## NOTE:

1 NE604 data sheets refer to power at $50 \Omega$ input termination; about 21 dB less power actually enters the internal 1.5 k input.

| NE604(50) | NE604A |
| :--- | :--- |
| -97 dBm | -118 dBm |
| -47 dBm | -68 dBm |
| +3 dBm | -18 dBm |

2 The NE605 and NE604A are both derived from the same basic die. The NE605 performance plot NE604A.


Figure 1. NE604A Test Circuit


## CIRCUIT DESCRIPTION

The NE/SA604A is a very high gain, high frequency device. Correct operation is not possible if good RF layout and gain stage practices are not used. The NE/SA604A can not be evaluated independent of circuit, components, and board layout. A physicial layout which correlates to the electrical limits is shown in Figure 1. The configuration can be used as the basis for production layout.

The NE/SA604A is an IF signal processing system suitable for IF frequencies as high as 21.4 MHz . The device consists of two limiting amplifiers, quadrature detector, direct audio output, muted audio output, and signal strength indicator (with log output characteristic). The sub-systems are shown in Figure 2. A typical application with 45 MHz input and 455 kHz IF is shown in Figure 3.

## IF AMPLIFIERS

The IF amplifier section consists of two loglimiting stages. The first consists of two differential amplifiers with 39 dB of gain and a small signal bandwidth of 41 MHz (when driven from a $50 \Omega$ source). The output of the first limiter is a low impedance emitter follower with $1 \mathrm{k} \Omega$ of equivalent series resistance. The second limiting stage consists of three differential amplifiers with a gain of 62 dB and a small signal AC bandwidth of 28 MHz . The outputs of the final differential stage are buffered to the internal quadrature detector. One of the outputs is available at $\operatorname{Pin} 9$ to drive an external quadrature capacitor and L/ C quadrature tank.
Both of the limiting amplifier stages are DC biased using feedback. The buffered output of the final differential amplifier is fed back to the input through $42 \mathrm{k} \Omega$ resistors. As shown in Figure 2 the input impedance is established
for each stage by tapping one of the feedback resistors $1.6 \mathrm{k} \Omega$ from the input. This requires one additional decoupling capacitor from the tap point to ground.
Because of the very high gain, bankwidth and input impedance of the limiters, there is a very real potential for instability at IF frequencies above 455 kHz . The basic phenomenon is shown in Figure 6. Distributed feedback (capacitance, inductance and radiated fields) forms a divider from the output of the limiters back to the inputs (including the RF input). If this feedback divider does not cause attenuation greater than the gain of the forward path, then oscillation or low level regeneration is likely. If regeneration occurs, two symptoms may be present: (1)The RSSI output will be high with no signal input (should nominally be 250 mV or lower), and (2) the demodulated output will demonstrate a threshold. Above a certain input level, the limited signal will begin


Figure 3. Typical Application Cellular Radio (45MHz to $\mathbf{4 5 5 k H z}$ )

to dominate the regeneration, and the demodulator will begin to operate in a "normal" manner.

There are three primary ways to deal with regeneratıon: (1) Minımize the feedback by gain stage isolation, (2) lower the stage input impedances, thus increasing the feedback
attenuation factor, and (3) reduce the gain. Gain reduction can effectively be accomplished by adding attenuation between stages. This can also lower the input impedance If well planned Examples of impedance/gain adjustment are shown in Figure 7 Reduce gain will result in reduced limiting sensitivity.

A feature of the NE604A IF amplifiers, which is not specified, is low phase shift. The NE604A is fabricated with a 10 GHz process with very small collector capacitance. It is advantageous in some applicatoons that the phase shift changes only a few degrees over a wide range of signal input amplitudes. Additional information will be provided in the upcoming product specification (this is a prelimınary specification) when characterization is complete.


TC23190S
Figure 5. Second Limiter and Quadrature Detector


## Stability Considerations

The high gain and bandwidth of the NE604A in combination with its very low currents permit circuit implementation with superior performance. However, stability must be maintained and, to do that, every possible feedback mechanism must be addressed. These mechanisms are: 1) Supply lines and grounds, 2) stray layout inductances and capacitances, 3) radiated fields, and 4) phase shift. As the system IF increases, so must the attention to fields and strays. However, ground and supply loops cannot be overlooked, especially at lower frequencies. Even at 455 kHz , using the test layout in Figure 1, instability will occur if the supply line is not decoupled with two high quality RF capacitors, a $0.1 \mu \mathrm{~F}$ monolithic right at the $\mathrm{V}_{\mathrm{cc}}$ pin, and a $6.8 \mu \mathrm{~F}$ tantalum on the supply line. An electrolytic is not an adequate substitute. At 10.7 MHz , a $1 \mu \mathrm{~F}$ tantalum has proven acceptible with this layout. Every layout must be evaluated on its own merit, don't underestimate the importance of good supply bypass.

At 455 kHz , if the layout of Figure 1 or one substantially similar is used, it is possible to
directly connect ceramic filters to the input and between limiter stages with no special consideration. At frequencies above 2 MHz , some input impedance reduction is usually necessary. Figure 7 demonstrates a practical means.
As illustrated in Figure 8, $430 \Omega$ external resistors are applied in parallel to the internal $1.6 \mathrm{k} \Omega$ load resistors, thus presenting approximately $330 \Omega$ to the filters. The input filter is a crystal type for narrow-band selectivity. The filter is terminated with a tank which transforms to $330 \Omega$. The interstage filter is a ceramic type which doesn't contribute to system selectivity, but does suppress wideband noise and stray signal pickup. In wideband 10.7 MHz IFs the input filter can also be ceramic, directly connected to Pin 16.

In some products it may be impractical to utilize shielding, but this mechanism may be appropriate to 10.7 MHz and 21.4 MHz IF . One of the benefits of low current is lower radiated field strength, but lower does not mean nonexistent. A spectrum analyzer with an active probe will clearly show IF energy with the probe held in the proximity of the second
limiter output or quadrature coil. No specific recommendations are provided, but mechanical shielding should be considered if layout, bypass, and input impedance reduction do not solve a stubborn instability.

The final stability consideration is phase shift. The phase shift of the limiters is very low, but there is phase shift contribution from the quadrature tank and the filters. Most filters demonstrate a large phase shift across their passband (especially at the edges). If the quadrature detector is tuned to the edge of the filter passband, the combined filter and quadrature phase shift can aggravate stability. This is not usually a problem, but should be kept in mind.

## Quadrature Detector

Figure 5 shows an equivalent circuit of the NE604A quadrature detector. It is a multiplier cell similar to a mixer stage. Instead of mixing two different frequencies, it mixes two signals of common frequency but different phase. Internal to the device, a constant amplitude (limited) signal is differentially applied to the lower port of the multiplier. The same signal is applied single ended to an external capacitor at Pin 9. There is a $90^{\circ}$ phase shift across the phase shift across the plates of this capacitor, with the phase shifted signal applied to the upper port of the multipler at Pin 8. A quadrature tank (parallel L/C network) permits frequency selective phase shifting at the IF frequency. This quadrature tank must be returned to ground through a DC blocking capacitor.


7a. Terminating High Impedance Filters with Transformation to Low Impedance


7b. Low Impedance Termination and Gain Reduction
Figure 7. Practical Termination


Figure 8. Crystal Input Filter with Ceramic Interstage Filter


Figure 9.
The loaded $Q$ of the quadrature tank impacts three fundamental aspects of the detector: Distortion, maximum modulated peak deviation, and audio output amplitude. Typical quadrature curves are illustrated in Figure 10. The phase angle translates to a shift in the multiplier output voltage.
Thus a small deviation gives a large output with a high $Q$ tank. However, as the deviation from resonance increases, the nonlinearity of the curve increases (distortion), and, with too much deviation, the signal will be outside the quadrature region (limiting the peak deviation which can be demodulated). If the same peak deviation is applied to a lower Q tank, the deviation will remain in a region of the curve which is more linear (less distortion), but creates a smaller phase angle (smaller output amplitude). Thus the $Q$ of the quadrature tank must be tailored to the design. Basic equations and an example for determining $Q$ are shown below. This explanation includes first order effects only.

## Frequency Discriminator Design Equations for NE604A

$$
\begin{align*}
& V_{O}=\frac{C_{S}}{C_{P}+C_{S}}  \tag{1a}\\
& \frac{1}{1+\frac{\omega_{1}}{Q_{1} S}+\left(\frac{\omega_{1}}{S}\right)^{2}} \cdot V_{N} \\
& \text { where } \omega_{1}=\frac{1}{\sqrt{L\left(C_{p}+C_{S}\right)}}  \tag{1b}\\
& Q_{1}=R\left(C_{p}+C_{S}\right) \omega_{1} \tag{1c}
\end{align*}
$$

From the above equation, the phase shift between nodes 1 and 2, or the phase across $\mathrm{C}_{3}$ will be:

$$
\phi=\angle V_{O}-\angle V_{N}=\operatorname{tg}^{-1}\left[\frac{\frac{\omega_{1}}{Q_{1} \omega}}{1-\left(\frac{\omega_{1}}{\omega}\right)^{2}}\right]
$$

Figure 10. Is the plot of $\phi$ vs $\left(\frac{\omega}{\omega_{1}}\right)$

It is notable that at $\omega=\omega_{1}$, the phase
shift is $\frac{\pi}{2}$ and the response is close to
a straight line with a slope of

$$
\frac{\Delta \phi}{\Delta \omega}=\frac{2 Q_{1}}{\omega_{1}} .
$$

The signal $V_{0}$ would have a phase shift
of $\left[\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]$ with respect to the $V_{I N}$.

$$
\text { If } \begin{align*}
& V_{I N}=A \operatorname{Sin} \omega t  \tag{3}\\
& \rightarrow V_{O}=A \\
& \operatorname{Sin}\left[\omega t+\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]
\end{align*}
$$

Multiplying the two signals in the mixer, and low pass filtering yields:

$$
\begin{aligned}
& V_{\mathbb{I N}} \cdot V_{O}=A^{2} \operatorname{Sin} \omega t \\
& \operatorname{Sin}\left[\omega t+\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]
\end{aligned}
$$

after low pass filtering

$$
\begin{aligned}
& \rightarrow V_{O U T}=\frac{1}{2} A^{2} \\
& \operatorname{COs}\left[\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]=\frac{1}{2} A^{2} \sin \left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega \\
& V_{\text {OUT }} \propto 2 Q_{1}\left(\frac{\omega}{\omega_{1}}\right)=\left[2 Q_{1}\left(\frac{\omega_{1}+\Delta \omega}{\omega_{1}}\right)\right](6) \\
& \text { For } \frac{2 Q_{1} \omega}{\omega_{1}} \ll \frac{\pi}{2}
\end{aligned}
$$

NOTE: $\Delta \omega$ is the deviation frequency from the carrier $\omega_{1}$.

Ref. Krauss, Raab, Bastian; Solid State Radio Eng.; Wiley, 1980, p.311. Example: At 455 kHz IF, with $\pm 5 \mathrm{kHz}$ FM deviation. The max/min normalized frequency will be
$\frac{455 \pm 5 \mathrm{kHz}}{455}=1.010$ or 0.990
Go to the $\phi$ vs. normalized frequency curves
(Figure 10) and draw a vertical
straight line at $\left(\frac{\omega}{\omega_{1}}\right)=1.01$.
The curves with $Q=100, Q=40$ are not linear, but $Q=20$ and less shows better linearity for this application. Too small $Q$ decreases the amplitude of the discrimination FM signal. (Eq.6)
$\rightarrow$ Choose a $Q=20$.

The internal $R$ of the 604A is 40 k . From Eq. 1 c , and then 1 b , it results that

$$
C_{P}+C_{S}=174 p F \text { and } L=0.7 \mathrm{mH}
$$

A more exact analysis including the source resistance of the previous stage shows that there is a series and a parallel resonance in the phase detector tank. To make the parallel and series resonances close, and to get maximum attenuation of higher harmonics at 455 kHz IF , we have found that a $\mathrm{C}_{\mathrm{S}}=10 \mathrm{pF}$ and $C_{P}=164 \mathrm{pF}$ (commercial values of 150 pF or 180 pF may be practical), will give the best results. A variable inductor which can be adjusted around 0.7 mH , should be chosen and optimized for minimum distortion. (For 10.7 MHz , a value of $\mathrm{C}_{\mathrm{S}}=1 \mathrm{pF}$ is recommended.)

## Audio Outputs

Two audio outputs are provided. Both are PNP current-to-voltage converters with $55 \mathrm{k} \Omega$ nominal internal loads. The unmuted output is always active to permit the use of signaling tones in systems such as cellular radio. The other output can be muted with 70 dB typical attenuation. The two outputs have an internal $180^{\circ}$ phase difference.

The nominal frequency response of the audio outputs is 300 kHz . This response can be increased with the addition of external resistors from the output pins to ground in parallel with the internal 55 k resistors, thus lowering the output time constant. Since the output structure is a current-to-voltage converter (current is driven into the resistance, creating a voltage drop), adding external parallel resis-
tance also has the effect of lowering the output audıo amplitude and DC level.

This technıque of audıo bandwidth expansion can be effective in many applications such as SCA receivers and data transceivers Because the two outputs have a $180^{\circ}$ phase relationshıp, FSK demodulation can be accomplished by applying the two outputs differentially across the inputs of an op amp or comparator. Once the threshold of the reference frequency (or 'no-signal' condition) has been established, the two outputs will shift in opposite directions (higher or lower output voltage) as the input frequency shifts The output of the comparator will be the logical output. The choice of op amp or comparator will depend on the data rate. With high IF frequency ( 10 MHz and above), and wide IF bandwidth (L/C filters) data rates in excess of 4Mbaud are possible.

## RSSI

The 'received signal strength indicator'", or RSSI, of the NE604A demonstrates monotonic logarithmic output over a range of 90 dB . The signal strength output is derived from the summed stage currents in the limitıng amplifiers It is essentially independent of the IF frequency Thus, unfiltered signals at the
limiter inputs, spurious products, or regenerated signals will manıfest themselves as RSSI outputs An RSSI output of greater than 250 mV with no signal (or a very small signal) applied, is an indication of possible regeneration or oscillation.

In order to achıeve optımum RSSI linearity, there must be a 12 dB insertion loss between the first and second limiting amplifiers With a typical 455 kHz ceramic filter, there is a nominal 4 dB insertion loss in the filter An additional 6 dB is lost in the interface between the filter and the input of the second limiter. A small amount of additional loss must be introduced with a typical ceramic filter. In the test circuit used for cellular radıo applications (Figure 3) the optımum linearity was achieved with a $5.1 \Omega$ resistor from the output of the first limiter (Pin 14) to the input of the interstage filter With this resistor from Pin 14 to the filter, sensitivity of $0.25 \mu \mathrm{~V}$ for 12 dB SINAD was achieved. With the $3.6 \mathrm{k} \Omega$ resistor, sensitivity was optimized at $0.22 \mu \mathrm{~V}$ for 12 dB SINAD with minor change in the RSSI linearity.

Any application which requires optımızed RSSI linearity, such as spectrum analyzers, cellular radıo, and certain types of telemetry, will require careful attention to limiter interstage component selection. This will be espe-
cially true with high IF frequencies which require insertion loss or impedance reduction for stability.

At low frequencies the RSSI makes an excellent logarithmic AC voltmeter.

For data applications the RSSI is effective as an amplitude shift keyed (ASK) data slicer. If a comparator is applied to the RSSI and the threshold set slightly above the no signal level, when an inband signal is received the comparator will be sliced. Unlike FSK demodulation, the maximum data rate is somewhat limited. An internal capacitor limits the RSSI frequency response to about 100 kHz At high data rates the rise and fall times will not be symmetrical.

The RSSI output is a current-to-voltage converter similar to the audio outputs. However, an external resistor is required With a $91 \mathrm{k} \Omega$ resistor, the output characteristic is 0.5 V for a 10 dB change in the input amplitude.

## Additional Circuitry

Internal to the NE604A are voltage and current regulators which have been temperature compensated to maintain the performance of the device over a wide temperature range. These regulators are not accessible to the user.


Figure 10. Phase vs. Normalized IF Frequency $\frac{\omega}{\omega_{1}}=1+\frac{\Delta \omega}{\omega_{1}}$

Linear Products

Author: Robert J. Zavrel Jr.

## DESCRIPTION

Although the NE604 was designed as an RF device intended for the cellular radio market, it has features which permit other design configurations. One of these features is the Received Signal Strength Indicator (RSSI). In a cellular radio, this function is necessary for continuous monitoring of the received signal strength by the radio's microcomputer. This circuit provides a logarithmic response proportional to the input signal level. The NE604 can provide this logarithmic response over an 80 dB range up to a 15 MHz operating frequency. This paper describes a technique which optimizes this useful function within the audio band.

A sensitive audio level indicator circuit can be constructed using two integrated circuits: the NE604 and NE532. This circuit draws very little power (less than 5mA with a single 6 V power supply) making it ideal for portable battery operated equipment. The small size and low-power consumption belie the 80 dB dynamic range and $10.5 \mu \mathrm{~V}$ sensitivity.

AN1991
Audio Decibel Level Detector With Meter Driver

Application Note



Figure 1

## Audio Decibel Level Detector With Meter Driver

There are two amplifier sections in the 604 with 2 and 3 stages in the first and second sections respectively. Each stage outputs a sample current to a summing circuit. The summing circuit has a current mirror which appears at Pin 5 . This current is proportional to the $\log _{10}$ of the input audıo signal. A voltage is dropped across the 100 k resistor by the current, and a $0.1 \mu \mathrm{~F}$ capacitor is used to bypass and filter the output signal. The 532 op amp is used as a buffer and meter driver, although a digital voltmeter could replace both the op amp and the meter shown The rest of the capacitors are used for power supply and amplifier input bypassing.
The RC circuit between Pins 14 and 12 forms a low-pass filter which can be adjusted by changing the value of C1 Raising the capaci-
tance will lower the cut-off frequency and also lower the zero signal output resting voltage (about 0.6 V ). Lowering the capacitance value will have the opposite effect with some reduction in dynamic range, but will raise the frequency response. The $2 \mathrm{k} \Omega$ resistor value provides the near-ideal inter-stage loss for maximum RSSI linearity. C2 can also be changed. The trade-off here is between output damping and ripple. Most analog and digital metering methods will tend to cancel the effects of small or moderate ripple voltages through integration, but high ripple voltages should be avoided.

A second op amp is used with an optional second filter. This filter has the advantage of a low impedance signal source by virtue of the first op amp. Again, a trade-off exists
between meter damping and ripple attenuation. If very low ripple and low damping are both required, a more complex active lowpass filter should be constructed.

Some applications of this circuit might include:

1. Portable acoustic analyzer
2. Microphone tester
3. Audıo spectrum analyzer
4. VU meters
5. S-meter for direct conversion radıo receiver
6. Audio dynamic range testers
7. Audıo analyzers (THD, noise, separation, response, etc.)

Linear Products


#### Abstract

This paper discusses four high sensitivity receivers and IF (Intermediate Frequency) strips which utilize intermediate frequencies of 10.7 MHz or greater. Each circuit utilizes a low-power VHF mixer and high-performance low-power IF strip. The circuit configurations are 1. 45 or 49 MHz to 10.7 MHz narrowband, 2. 90 MHz to 21.4 MHz narrowband, 3. 100 MHz to 10.7 MHz wideband, and 4. 152.2 MHz to 10.7 MHz narrowband.


Each circuit is presented with an explanation of component selection criteria, (to permit adaptation to other frequencies and bandwidths). Optional configurations for local oscillators and data demodulators are summarized.

## INTRODUCTION

Traditionally, the use of 10.7 MHz as an intermediate frequency has been an attractive means to accomplish reasonable image rejection in VHF/UHF receivers. However, applying significant gain at a high IF has re-

AN1993

## High Sensitivity Applications of Low-Power RF/IF Integrated Circuits

Application Note

quired extensive gain stage isolation to avoid instability and very high current consumption to get adequate amplifier gain bandwidth. By enlightened application of two relatively new low power ICs, Signetics NE602 and NE604A, it is possible to build highly producible IF strips and receivers with input frequencies to several hundred megahertz, IF frequencies of 10.7 or 21.4 MHz , and sensitivity less than $2 \mu \mathrm{~V}$ (in many cases less than $1 \mu \mathrm{~V}$ ). The Signetics new NE605 combines the function of the NE602 and the NE604A. All of the circuits described in this paper can also be implemented with the NE605. The NE602 and

NE604A were utilized for this paper to permit optimum gain stage isolation and filter location.

## THE BASICS

First let's look at why it is relevant to use a 10.7 or 21.4 MHz intermediate frequency. 455 kHz ceramic filters offer good selectivity and small size at a low price. Why use a higher IF? The fundamental premise for the answer to this question is that the receiver architecture is a hetrodyne type as shown in Figure 1.




Figure 2. Effects of Preselection on Images


Figure 3. Dual Conversion


Figure 4. Feedback Paths


Figure 5. NE602 Equivalent Circuit

A pre-selector (bandpass in this case) precedes a mixer and local oscillator. An IF filter
follows the mixer. The IF filter is only supposed to pass the difference (or sum) of the
local oscillator (LO) frequency and the preselector frequency.
The reality is that there are always two frequencies which can combine with the LO: The pre-selector frequency and the "image" frequency. Figure 2 shows two hypothetical pre-selection curves. Both have 3dB bandwidths of 2 MHz . This type of pre-selection is typical of consumer products such as cordless telephone and $F M$ radıo. Figure 2 A shows the attenuation of a low side image with 10.7 MHz . Figure $2 B$ shows the very limited attenuation of the low side 455 kHz image.

If the single conversion architecture of Figure 1 were implemented with a 455 kHz IF , any interfering image would be received almost as well as the desired frequency. For this reason, dual conversion, as shown in Figure 3, has been popular.
In the application of Figure 3, the first IF must be high enough to permit the pre-selector to reject the images of the first mixer and must have a narrow enough bandwidth that the second mixer images and the intermod products due to the first mixer can be attenuated There's more to it than that, but those are the basics. The multiple conversion hetrodyne works well, but, as Figure 3 suggests, compared to Figure 2 it is more complicated. Why, then, don't we use the approach of Figure 2?

## THE PROBLEM

Historically there has been a problem: Stability' Commercially available integrated IF amplifiers have been limited to about 60 dB of gain. Higher discrete gain was possible if each stage was carefully shielded and bypassed, but this can become a nightmare on a production line. With so little IF gain available, in order to receive signals of less than $10 \mu \mathrm{~V}$ it was necessary to add RF gain and this, in turn, meant that the mixer must have good large signal handling capability. The RF gain added expense, the high level mixer added expense, both added to the potential for instabilities, so the multıple conversion started looking good again.
But why is instability such a problem in a high gain high IF strip? There are three basic mechanisms. First, ground and the supply line are potentially feedback mechanisms from stage-to-stage in any amplifier. Second, output pins and external components create fields which radiate back to inputs. Third, layout capacitances become feedback mechanisms. Figure 4 shows the fields and capacitances symbolically.

If $Z_{F}$ represents the impedance associated with the circuit feedback mechanisms (stray capacitances, inductances and radiated fields), and $Z_{\mathbb{I N}}$ is the equivalent input imped-


Figure 6. NE604A Equivalent Circuit

ance, a divider is created. This divider must have an attenuation factor greater than the gain of the amplifier if the amplifier is to remain stable.

- If gain is increased, the input-to-output isolation factor must be increased.
- As the frequency of the signal or amplifier bandwidth increases, the impedance of the layout capacitance decreases thereby reducing the attenuation factor.
The layout capacitance is only part of the issue. In order for traditional 10.7 MHz IF amplifiers to operate with reasonable gain
bandwidth, the amount of current in the amplifiers needed to be quite high. The CA3089 operates with 25 mA of typical quiescent current. Any currents which are not perfectly differential must be carefully bypassed to ground. The higher the current, the more difficult the challenge. And limiter outputs and quadrature components make excellent field generators which add to the feedback scenario. The higher the current, the larger the field.


## THE SOLUTION

The NE602 is a double balanced mixer suitable for input frequencies in excess of 500 MHz . It draws 2.5 mA of current. The NE604A is an IF strip with over 100dB of gain and a 25 MHz small signal bandwidth. It draws 3.5 mA of current. The circuits in this paper will demonstrate ways to take advantage of this low current and 75 dB or more of the NE604A gain in receivers and IF strips that would not be possible with traditional integrated circuits. No special tricks are used, only good layout, impedance planning and gain distribution.

High Sensitivity Applications of Low-Power RF/IF Integrated Circuits


Figure 8. Circuit Board Layout

## THE MIXER

The NE602 is a low power VHF mixer with built-in oscillator. The equivalent circuit is shown in Figure 5. The basic attributes of this mixer include conversion gain to frequencies greater than 500 MHz , a noise figure of 4.6 dB @ 45 MHz , and a built-in oscillator which can be used up to 200 MHz . LO can be injected.

For best performance with any mixer, the interface must be correct. The input impedance of the NE602 is high, typically $3 \mathrm{k} \Omega$ in parallel with 3 pF . This is not an easy match from $50 \Omega$. In each of the examples which follow, an equivalent $50: 1.5 \mathrm{k}$ match was used. This compromise of noise, loss, and match yielded good results. It can be improved upon. Match to crystal filters will require special attention, but will not be given focus in this paper.

This oscillator is a single transistor with an internal emitter follower driving the mixer. For best mixer performance, the LO level needs to be approximately 220 mV RMS at the base of the oscillator transistor (Pin 6). A number of oscillator configurations are presented at the end of this paper. In each of the prototypes for this paper, the LO source was a signal generator. Thus, a $51 \Omega$ resistor was used to terminate the signal generator. The LO is then coupled to the mixer through a DC blocking capacitor. The signal generator is set for 0 dBm . The impedance at the LO input (Pin 6 ) is approximately $20 \mathrm{k} \Omega$. Thus, required power is very low, but 0 dBm across $51 \Omega$ does provide the necessary $220 \mathrm{mV}_{\text {RMS }}$.
The outputs of the NE602 are loaded with $1.5 \mathrm{k} \Omega$ internal resistors. This makes interface to 455 kHz ceramic filters very easy. Other filter types will be addressed in the examples.

## THE IF STRIP

The basic functions of the NE604A are ordinary at first glance: Limiting IF, quadrature detector, signal strength meter, and mute switch. However, the performance of each of these blocks is superb. The IF has 100 dB of gain and 25 MHz bandwidth. This feature will be exploited in the examples. The signal strength indicator has a 90dB log output characteristic with very good linearity. There are two audio outputs with greater than 300 kHz bandwidth (one can be muted greater than 70 dB ). The total supply current is typically 3.5 mA . This is the other factor which permits high gain and high IF.

Figure 6 shows an equivalent circuit of the NE604A. Each of the IF amplifiers has a $1.6 \mathrm{k} \Omega$ input impedance. The input impedance is achieved by splitting a DC feedback bias resistor. The input impedance will be manipulated in each of the examples to aid stability.

## BASIC CONSIDERATIONS

In each of the circuits presented, a common layout and system methodology is used. The basic circuit is shown symbolically in Figure 7.
At the input, a frequency selective transformation from $50 \Omega$ to $1.5 \mathrm{k} \Omega$ permits analysis of the circuit with an RF signal generator. A second generator provides LO. This generator second generator provides LO. This generator is terminated with a $51 \Omega$ resistor. The output of the mixer and the input of the first limiter are both high impedance ( $1.5 \Omega$ nominal). As indicated previously, the input impedance of the limiter must be low enough to attenuate feedback signals. So, the input impedance of the first limiter is modified with an external resistor. In most of the examples, a $430 \Omega$ external resistor was used to create a $330 \Omega$ input impedance ( $430 / / 1.5 \mathrm{k} \Omega$ ). The first IF filter is thus designed to present $1.5 \mathrm{k} \Omega$ to the mixer and $330 \Omega$ to the first limiter.

The same basic treatment was used between the first and second limiters. However, in each of the 10.7 MHz examples, this interstage filter is not an L/C tank; it is a ceramic filter. This will be explained in the first example.
After the second limiter, a conventional quadrature detector demodulates the FM or FSK information from the carrier and a simple low pass filter completes the demodulation process at the audio outputs.

## High Sensitivity Applications of

 Low-Power RF/IF Integrated Circuits

TC23600S
Figure 9. NE602/604A Demonstration Circuit with RF Input of 45 MHz and IF of $\mathbf{2 1 . 4 \mathrm { MHz } \pm \mathbf { 7 . 5 } \mathbf { k H z } , ~}$


Figure 10. Passband Relationship

-10.7MHz IF
-15kHz IF BW

- 7 kHz deviation

Figure 11. VHF or UHF 2nd Conversion (Narrow Band)


Figure 12. NE602/604A Demonstration Circuit with RF Input of 90 MHz and IF of $\mathbf{2 1 . 4 \mathrm { MHz } \pm \mathbf { 7 . 5 k H z }}$

As mentioned, a single layout was used for each of the examples. The board artwork is shown in Figure 8. Special attention was given to: (1) Creating a maximum amount of ground plane with connection of the component side and solder side ground at locations all over the board; (2) careful attention was given to keeping a ground ring around each of the gain stages. The objective was to provide a shunt path to ground for any stray signal which might feed back to an input; (3) leads were kept short and relatively wide to minimize the potential for them to radiate or pick up stray signals; finally (and very important), (4) RF bypass was done as close as possible to supply pins and inputs, with a good ( $10 \mu \mathrm{~F}$ ) tantalum capacitor completing the system bypass.

## EXAMPLE: $\mathbf{4 5 M H z}$ to $\mathbf{1 0 . 7 M H z}$ NARROWBAND

As a first example, consider conversion from 45 MHz to 10.7 MHz . There are commercially available filters for both frequencies so this is a realistic combination for a second IF in a UHF receiver. This circuit can also be applied to cordless telephone or short range communications at 46 or 49 MHz . The circuit is shown in Figure 9.
The 10.7MHz filter chosen is a type commonly available for 25 kHz channel spacing. It has a 3 dB bandwidth of 15 kHz and a termination requirement of $3 k \Omega / 2 p F$. To present $3 k \Omega$ to

the input side of the filter, a $1.5 \mathrm{k} \Omega$ resistor was used between the NE602 output (which
has a $1.5 \mathrm{k} \Omega$ impedance) and the filter. Layout capacitance was close enough to 2 pF that no


Figure 14. NE602/604A Demonstration Circuit with RF Input of $\sim 100 \mathrm{MHz}$ and IF of $10.7 \mathrm{MHz} \pm 140 \mathrm{kHz}$
adjustment was necessary. This series-resistance approach introduces an insertion loss which degrades the sensitivity, but it has the benefit of simplicity.

The secondary. side of the crystal filter is terminated with a 10.7 MHz tuned tank. The capacitor of the tank is tapped to create a transformer with the ratio for $3 \mathrm{k}: 330$. With the addition of the $430 \Omega$ resistor in parallel with the NE604A $1.6 \mathrm{k} \Omega$ internal input resistor, the correct component of resistive termination is presented to the crystal filter. The inductor of the tuned load is adjusted off resonance enough to provide the 2 pF capacitance needed. (Actual means of adjustment was for best audio during alignment).
If appropriate or necessary for sensitivity, the same type of tuned termination used for the secondary side of the crystal filter can also be used between the NE602 and the filter. If this is desired, the capacitors should be ratioed for $1.5 \mathrm{k}: 3 \mathrm{k}$. Alignment is more complex with tuned termination on both sides of the filter. This approach is demonstrated in the fourth example.
A ceramic filter is used between the first and second limiters. It is directly connected between the output of the first limiter and the input of the second limiter. Ceramic filters act much like ceramic capacitors, so direct connection between two circuit nodes with different DC levels is acceptable. At the input to

the second limiter, the impedance is again reduced by the addition of a $430 \Omega$ external
resistor in parallel with the internal $1.6 \mathrm{k} \Omega$ input load resistor. This presents the $330 \Omega$

High Sensitivity Applications of Low-Power RF/IF Integrated Circuits
termination to the ceramic filter which the manufacturers recommend.

On the input side of the ceramic filter, no attempt was made to create a match. The output impedance of the first limiter is nomınally $1 \mathrm{k} \Omega$. Crystal filters are tremendously sensitive to correct match. Ceramic filters are relatively forgiving. A review of the manufacturers' data shows that the attenuation factor in the passband is affected with improper match, but the degree of change is small and the passband stays centered. Since the principal selectivity for this application is from the crystal filter at the input of the first limiter, the interstage ceramic filter only has to suppress wideband noise. The first filter's passband is right in the center of the ceramic filter passband. (The crystal filter passband is less than 10\% of the ceramic filter passband). This passband relationship is illustrated in Figure 10.

After the second limiter, demodulation is accomplished in the quadrature detector. Quadrature criteria is not the topic of this paper, but it is noteworthy that the choice of loaded $Q$ will affect performance. The NE604A is specified at 455 kHz using a quadrature capacitor of 10 pF and a tuning capacitor of 180pF. (180pF gives a loaded $Q$ of 20 at 455 kHz ). A careful look at the quadrature equations (Ref 3.) suggests that at 10.7 MHz a value of about 1 pF should be substituted for the 10 pF at 455 kHz .


The performance of this circuit is presented in Figure 11. The -12dB SINAD (ratio of Signal to Noise And Distortion) was achieved with a $0.6 \mu \mathrm{~V}$ input.

## EXAMPLE: 90 MHz to $\mathbf{2 1 . 4 M H z}$ NARROWBAND

This second example, like the first, used two frequencies which could represent the intermediate frequencies of a UHF receiver. This circuit can also be applied to VHF single conversion receivers if the sensitivity is appropriate. The circuit is shown in Figure 12.

Most of the fundamentals are the same as explained in the first example. The 214 MHz crystal filter has a $1.5 \mathrm{k} \Omega / 2 \mathrm{pF}$ termınation requirement so direct connection to the output of the NE602 is possible. With strays there is probably more than 2 pF in this circuit, but the performance is good nonetheless. The output of the crystal filter is terminated with a tuned impedance-step-down transformer as in the previous example. Interstage filtering is accomplished with a $1 \mathrm{k} \Omega 330$ stepdown ratio. (Remember, the output of the first limiter is $1 \mathrm{k} \Omega$ and a $430 \Omega$ resistor has been added to make the second limiter input $330 \Omega$ ). A DC blocking capacitor is needed from the output of the first limiter The board was not laid out for an interstage transformer, so an 'XACTO' knife was used to make some minor mods. Figure 13 shows the performance. The +12 dB SINAD was with $1.6 \mu \mathrm{~V}$ input.

## EXAMPLE: 100 MHz to $\mathbf{1 0 . 7} \mathbf{M H z}$ WIDEBAND

This example represents three possible applications: (1) low cost, sensitive FM broadcast receivers, (2) SCA (Subsidıary Communications Authorization) receivers and (3) data receivers. The circuit schematic is shown in Figure 14. While this example has the greatest diversity of application, it is also the sımplest. Two 10.7 MHz ceramic filters were used. The first was directly connected to the output of the NE602. The second was directly connected to the output of the first IF limiter. The secondary sides of both filters were terminated with $330 \Omega$ as in the two previous examples. While the filter bandpass skew of this simple single conversion receiver might not be tolerable in some applications, to a first order the results are excellent. (Please note that sensitivity is measured at +20 dB in this wideband example.) Performance is illustrated in Figure 15. +20 dB SINAD was measured with $1.8 \mu \mathrm{~V}$ input.

## EXAMPLE: 152.2 MHz to 10.7 MHz NARROWBAND

In this example (see Figure 16) a simple, effective, and relatively sensitive single conversion VHF receiver has been implemented. All of the circuit philosophy has been described in previous examples. In this circuit, tuned-transformed termination was used on the input and output sides of the crystal filter. Performance is shown in Figure 17. The +12 dB SINAD sensitivity was $0.9 \mu \mathrm{~V}$.

## OSCILLATORS

The NE602 contains an oscillator transistor which can be used to frequencies greater

a. Fundamental

Colpitts Crystal

b. Overtone

Colpitts Crystal

c. Overtone Butler Crystal

d. Hartley

L/C Tank

e. Colpitts

L/C Tank

Figure 18. Oscillator Configurations
than 200 MHz Some of the possible configurations are shown in Figures 18 and 19.

## L/C

When using a synthesizer, the LO must be externally buffered Perhaps the simplest approach is an emitter follower with the base connected to PIn 7 of the NE602. The use of a dual-gate MOSFET will improve performance because it presents a farly constant capacitance at its gate and because it has very high reverse isolation.

## CRYSTAL

With both of the Colpitts crystal configurations, the load capacitance must be specified. In the overtone mode, this can become a sensitive issue since the capacitance from the emitter to ground is actually the equivalent capacitive reactance of the harmonic selection network. The Butler oscillator uses an overtone crystal specified for series mode operation (no parallel capacitance). It may require an extra inductor $\left(L_{0}\right)$ to null out $C_{o}$ of the crystal, but otherwise is fairly easy to implement (see references).

The oscillator transistor is biased with only $220 \mu \mathrm{~A}$. In order to assure oscillation in some configurations, it may be necessary to increase transconductance with an external resistor from the emitter to ground. $10 \mathrm{k} \Omega$ to
$20 \mathrm{k} \Omega$ are acceptable values. Too small a resistance can upset DC bias (see references).

## DATA DEMODULATION

It is possible to change any of the examples from an audıo receiver to an amplitude shift keyed (ASK) or frequency shift keyed (FSK) receiver or both with the addition of an external op amp(s) or comparator(s). A sımple example is shown in Figure 20. ASK decoding is accomplished by applying a comparator across the received signal strength indicator (RSSI) The RSSI will track IF level down to below the limits of the demodulator ( -120 dBm RF input in most of the examples). When an in-band signal is above the comparator threshold, the output logic level will change.

FSK demodulation takes advantage of the two audio outputs of the NE604A. Each is a PNP current source type output with $180^{\circ}$ phase relatıonship. With no signal present, the quad tank tuned for the center of the IF passband, and both outputs loaded with the same value of capacitance, if a signal is received which is frequency shifted from the IF center, one output voltage will increase and the other will decrease by a corresponding absolute value. Thus, if a comparator is differentially connected across the two out-

High Sensitivity Applications of Low-Power RF/IF Integrated Circuits
puts, a frequency shift in one direction will drive the comparator output to one supply rail, and a frequency shift in the opposite
direction will cause the comparator output to swing to the opposite rail. Using this technique, and L/C filtering for a wide IF band-
width, NRZ data at rates greater than 4 Mb have been processed with the new NE605.


TC01812S

* Permits impedance match of NE602 output of $1.8 \mathrm{k} / 8 \mathrm{pF}$ to 3 Ok filter impedance
*     * Choose for impedance match to

Figure 19. Typical Varactor Tuned Application


Figure 20. Basic NE602/604A Data Receiver

## SUMMARY

The NE602, NE604A and NE605 provide the RF system designer with the opportunity for excellent receiver or IF system sensitivity with very simple circuitry. IFs at $455 \mathrm{kHz}, 10.7 \mathrm{MHz}$ and 21.4 MHz with 75 to 90 dB gain are possible without special shielding. The flexible configuration of the built-in oscillator of the NE602/605 add to ease of implementation. Either data or audio can be recovered from the NE604A/605 outputs.

## REFERENCES

1) Anderson, D.: "Low Power ICs for RF Data Communications', Machine Design , pp 126-128, July 23, 1987.
2) Krauss, Raab, Bastian: Solid State Radio Engineering , p. 311, Wiley, 1980.
3) Matthys, R.: ''Survey of VHF Crystal Oscillator Circuits," RF Technology Expo Proceedings, pp 371-382, February, 1987.
4) Signetics: ' NE/SA604A High Performance Low Power FM IF System', Linear Data and Applications Manual, Signetics, 1987.
5) Signetics; "NE/SA602 Double Balanced Mixer and Oscillator', Linear Data and Applications Manual, Signetics, 1985.
6) Signetics: "AN1982 - Applying the Oscillator of the NE602 in Low Power Mixer Applications', Linear Data and Applications Manual, Signetics, 1985.

## Signetics

## Linear Products

## DESCRIPTION

The NE/SA605 is a high performance monolithic low power FM IF system incorporating a mixer/oscillator, two limiting intermediate frequency amplifiers, quadrature detector, muting, logarithmic received signal strength indicator (RSSI), and voltage regulator. The NE/ SA605 combines the functions of Signetics' NE602 and NE604A, but features higher mixer input intercept, higher IF bandwidth ( 25 MHz ) and temperature compensated RSSI, and limiters permitting higher performance application. The NE/SA605 is available in a 20 -lead dual-in-line plastic and 20 -lead SOL (surfacemounted miniature package).

## FEATURES

- Low-power consumption 5.7 mA typical at 6 V
- Mixer input to $>500 \mathrm{MHz}$
- Mixer conversion power gain of 13 dB at 45 MHz
- Mixer noise figure of 4.6 dB at 45 MHz
- XTAL oscillator effective to 150 MHz (L.C. oscillator to 1 GHz local oscillator can be injected)
- 102dB of limiter gain
- 25 MHz limiter small signal bandwidth
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a dynamic range in excess of 90 dB
- Two audio outputs - muted and unmuted
- Low external component count; suitable for crystal/ceramic/LC filters

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| $20-$ Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | NE605N |
| $20-P i n ~ P l a s t i c ~ S O L ~(S u r f a c e-~$ <br> mounted) | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | NE605D |
| $20-$ Pin Plastic DIP | -40 to $+85^{\circ} \mathrm{C}$ | SA605N |
| $20-P I n ~ P l a s t i c ~ S O L ~(S u r f a c e-~$ <br> mounted) | -40 to $+85^{\circ} \mathrm{C}$ | SA605D |

## BLOCK DIAGRAM



PIN CONFIGURATION

| $D^{1}$ and N Packages |  |
| :---: | :---: |
|  |  |
| BYpass 2 | IF AMP |
|  | COUPL |
| CRYSTAL OSC 3 | 18 IF AMP IN |
| CRYSTAL OSC 4 | 177 IFAMP ${ }_{\text {DECOUPLING }}$ |
| MUTEIN 5 | 18 IF AMP OUT |
| $v_{c c} \square^{6}$ | 15 GND |
| RSSIOUT 7 | 14.1 LIMITER IN |
| MUTED 8 | 13 L LMITER |
| UNMUTED AUDIO OUT | 12 LIMITER DECOUPLING |
| QUADRATURE 10 | 111 LIMITER |

NOTE:
1 Large SO (SOL) package only

- Excellent sensitivity: $0.22 \mu \mathrm{~V}$ into $50 \Omega$ matching network for 12 dB SINAD (Signal to Noise and Distortion ratio) for $\mathbf{1 k H z}$ tone with RF at 45 MHz and IF at 455 kHz
- SA605 meets cellular radio specifications
- ESD hardened


## APPLICATIONS

- High performance communications receivers
- Cellular Radio FM IF
- Single conversion VHF/UHF receivers
- SCA receivers
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers
- Log amps
- Wideband low current amplification


## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Maxımum operating voltage | 9 | V |
| TSTG | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operatıng temperature <br> NE605 <br> SA605 | $\begin{gathered} 0 \text { to }+70 \\ -40 \text { to }+85 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}$, unless otherwise stated

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NE605 |  |  | SA605 |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply voltage range |  | 4.5 |  | 8.0 | 4.5 |  | 8.0 | V |
|  | DC current drain |  | 5.1 | 5.7 | 6.5 | 4.55 | 5.7 | 6.55 | mA |
|  | Mute switch input threshold (on) (off) |  | 1.7 |  | 1.0 | 1.7 |  | 1.0 | V |

AC ELECTRICAL CHARACTERISTICS Typical reading at $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}$ unless otherwise stated. RF frequency $=45 \mathrm{MHz}+14.5 \mathrm{dBV}$ RF nput step-up; RF frequency $=455 \mathrm{kHz}, \mathrm{R} 17=5.1 \mathrm{k}$; RF level $=45 \mathrm{dBm} ; F M$ modulation $=1 \mathrm{kHz}$ with $\pm 8 \mathrm{kHz}$ peak deviation. Audio output with C-message weighted filter and de-emphasis capactor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NE605 |  |  | SA605 |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| Mixer/Osc section (ext LO $=300 \mathrm{mV}$ ) |  |  |  |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{IN}}$ | Input signal frequency |  |  | 500 |  |  | 500 |  | MHZ |
| fosc | Crystal oscillator frequency |  |  | 150 |  |  | 150 |  | MHz |
|  | Noise figure at 45 MHz |  |  | 5.0 |  |  | 5.0 |  | dB |
|  | Third-order intercept point | $\mathrm{f} 1=45.0 ; \mathrm{f} 2=45.06 \mathrm{MHz}$ |  | -10 |  |  | -10 |  | dBm |
|  | Conversion power gain | Matched 14.5 dBV step-up $50 \Omega$ source | 10.5 | $\begin{gathered} 13 \\ -1.7 \end{gathered}$ | 14.5 | 10 | $\begin{gathered} 13 \\ -1.7 \end{gathered}$ | 15 | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  | RF input resistance | Single-ended input | 3.5 | 4.7 |  | 3.0 | 4.7 |  | $k \Omega$ |
|  | RF input capacitance |  |  | 3.5 | 4.0 |  | 3.5 | 4.0 | pF |
|  | Mixer output resistance | (Pın 20) | 1.3 | 1.5 |  | 1.25 | 1.5 |  | $\mathrm{k} \Omega$ |
| IF section |  |  |  |  |  |  |  |  |  |
|  | IF amp gain | $50 \Omega$ source |  | 39.7 |  |  | 39.7 |  | dB |
|  | Limiter gain | $50 \Omega$ source |  | 62.5 |  |  | 62.5 |  | dB |
|  | Input limiting -3dB, $\mathrm{R}_{17}=5.1 \mathrm{k}$ | Test at Pın 18 |  | -113 |  |  | -113 |  | dBm |
|  | AM rejection | 80\% AM 1 kHz | 30 | 34 | 42 | 29 | 34 | 43 | dB |
|  | Audıo level, $\mathrm{R}_{10}=100 \mathrm{k}$ | 15 nF de-emphasis | 110 | 175 | 250 | 80 | 175 | 260 | mV RMS |
|  | Unmuted audıo level, $\mathrm{R}_{11}=100 \mathrm{k}$ | 150pF de-emphasis |  | 530 |  |  | 530 |  | mV RMS |
|  | SINAD sensitivity | RF level -118dBm |  | 16 |  |  | 16 |  | dB |
| THD | Total harmonic distortion |  | -35 | -42 |  | -34 | -42 |  | dB |
| S/N | Signal-to-noise ratıo | No modulation for noise |  | 73 |  |  | 73 |  | dB |

## AC ELECTRICAL CHARACTERISTICS (Continued) Typical reading at $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=+6 \mathrm{~V}$ unless otherwise stated.

 RF frequency $=45 \mathrm{MHz}+14.5 \mathrm{dBV}$ RF input step-up; RF frequency $=455 \mathrm{kHz}$, R17 $=5.1 \mathrm{k} ;$ RF level $=45 \mathrm{dBm} ; \mathrm{FM}$ modulation $=1 \mathrm{kHz}$ with $\pm 8 \mathrm{kHz}$ peak deviation. Audio output with C-message weighted filter and de-emphasis capacitor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.| SYMBOL | PARAMETER | TEST CONDITIONS | LImits |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NE605 |  |  | SA605 |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
|  IF RSSI output, $\mathrm{R}_{\mathrm{g}}=100 \mathrm{k}^{1}$ <br> 1.5 k input  |  | IF level $=-118 \mathrm{dBm}$ | 0 | 160 | 550 | 0 | 160 | 650 | mV |
|  |  | IF level $=-68 \mathrm{dBm}$ | 2.0 | 2.5 | 3.0 | 1.9 | 2.5 | 3.1 | V |
|  |  | IF level $=-18 \mathrm{dBm}$ | 4.1 | 4.8 | 5.5 | 4.0 | 4.8 | 5.6 | V |
|  | RSSI range | $\mathrm{R}_{9}=100 \mathrm{k} \Omega \operatorname{Pin} 16$ |  | 90 |  |  | 90 |  | dB |
|  | RSSI accuracy | $\mathrm{R}_{9}=100 \mathrm{k} \Omega$ Pin 16 |  | $\pm 1.5$ |  |  | $\pm 1.5$ |  | dB |
|  | IF input impedance |  | 1.40 | 1.6 |  | 1.40 | 1.6 |  | $\mathrm{k} \Omega$ |
|  | IF output impedance |  | 0.85 | 1.0 |  | 0.85 | 1.0 |  | $\mathrm{k} \Omega$ |
|  | Limiter input impedance |  | 1.40 | 1.6 |  | 1.40 | 1.6 |  | $\mathrm{k} \Omega$ |
|  | Unmuted audio output impedance |  |  | 58 |  |  | 58 |  | $\mathrm{k} \Omega$ |
|  | Muted audio output impedance | Test at Pin 18 |  | 58 |  |  | 58 |  | $\mathrm{k} \Omega$ |
| RF/IF section (int LO) |  |  |  |  |  |  |  |  |  |
|  | Unmuted audio level | $4.5 \mathrm{~V}=\mathrm{V}_{\text {CC }}$, RF level $=-27 \mathrm{dBm}$ |  | 480 |  |  | 480 |  | mV RMS |
|  | System RSSI output | RF level $=-27 \mathrm{dBm}, 4.5 \mathrm{~V}=\mathrm{V}_{\text {CC }}$ |  | 4.3 |  |  | 4.3 |  | V |

## NOTE:

1. NE604 data sheets refer to power at $50 \Omega$ input termination; about 21 dB less power actually enters the internal 1.5 k input.

| NE604 (50) | NE604A $(15 \mathrm{k}) /$ NE605 $(15 \mathrm{k})$ |
| :--- | :--- |
| -97 dBm | -118 dBm |
| -47 dBm | -68 dBm |
| +3 dBm | -18 dBm |

The NE605 and NE604A are both derived from the same basic die. The NE605 performance plots are directly applicable to the NE604A

## CIRCUIT DESCRIPTION

The NE/SA605 is an RF/IF signal processing system suitable for second IF or single conversion systems with input frequency as high as 1 GHz . The bandwidth of the IF amplifier is about 40 MHz with 39.7 dBV of gain from a $50 \Omega$ source. The bandwidth of the limiter is about 28 MHz with about 62.5 dBV of gain from a $50 \Omega$ source. However, the gain/ bandwidth distribution is optimized for $455 \mathrm{kHz}, 1.5 \mathrm{k} \Omega$ source applications. The overall system is well-suited to battery operation as well as high performance and high quality products of all types.
The input stage is a Gilbert cell mixer with oscillator. Typical mixer characteristics include a noise figure of 5 dB , conversion gain of 13 dB , and input third order intercept of -10 dBm . The oscillator will operate in excess of 1 GHz in L/C tank configurations, either

Hartley or Colpitts. For crystal oscillators, the Colpitts configuration is used up to 150 MHz .
The output of the mixer is internally loaded with a $1.5 \mathrm{k} \Omega$ resistor permitting direct connection to a 455 kHz ceramic filter. The input resistance of the limiting IF amplifiers is also $1.5 \mathrm{k} \Omega$. With most 455 kHz ceramic filters and many crystal filters, no impedance matching network is necessary. To achieve optımum linearity of the log signal strength indicator, there must be a 12 dBV insertion loss between the first and second IF stages. If the IF filter or interstage network does not cause 12 dBV insertion loss, a fixed or variable resistor can be added between the first IF output ( $\mathrm{P} \mathrm{\prime} \mathrm{n} 16$ ) and the interstage network. The signal from the second limiting amplifier goes to a Gilbert cell quadrature detector. One port of the Gilbert cell is internally driven by the IF. The other output of the IF is ACcoupled to a tuned quadrature network. This
signal, which now has a $90^{\circ}$ phase relationship to the internal signal, drives the other port of the multiplier cell.

Overall, the IF section has a gain of 90 dB . For operation at intermediate frequencies greater than 455 kHz , special care must be given to layout, termination, and interstage loss to avoid instability.
The demodulated output of the quadrature detector is available at two pins, one continuous and one with a mute switch. Signal attenuation with the mute activated is greater than 60 dB . The mute input is very high impedance and is compatible with CMOS or TTL levels.
A log signal strength indicator completes the circuitry. The output range is greater than 90 dB and is temperature compensated. This $\log$ signal strength indicator exceeds the criteria for AMPs or TACs cellular telephone.


See NOTES in back of this book for additional drawings.
R5 REOUIRED FOR AUTQ TESTE EQUIP OWLY

Figure 1. NE/SA605 45MHz Test Circuit and Application Circuit (Relays as shown)

Application Component List

| C1 | 100 pF NPO Ceramic |
| :--- | :--- |
| C2 | 390 pF NPO Ceramic |
| C5 | $100 \mathrm{nF} \pm 10 \%$ Monolithic Ceramic |
| C6 | 22 pF NPO Ceramıc |
| C7 | 1 nF Ceramic |
| C8 | 5.6 pF NPO Ceramıc (minimum) |
| C9 | $100 \mathrm{nF} \pm 10 \%$ Monolithic Ceramic |
| C10 | $15 \mu \mathrm{~F}$ Tantalum (minimum) |
| C11 | $100 \mathrm{nF} \pm 10 \%$ Monolithıc Ceramic |
| C12 | $15 \mathrm{nF} \pm 10 \%$ Ceramıc |
| C13 | $150 \mathrm{pF} \pm 2 \%$ N1500 Ceramic |
| C14 | $100 \mathrm{nF} \pm 10 \%$ Monolithic Ceramic |
| C15 | 10 pF NPO Ceramic |
| C17 | $100 \mathrm{nF} \pm 10 \%$ Monolithic Ceramıc |
| C18 | $100 \mathrm{nF} \pm 10 \%$ Monolithıc Ceramic |

## Signetics

Linear Products

## DESCRIPTION

The NE/SA614A is an improved monolithic low-power FM IF system incorporating two limiting intermediate frequency amplifiers, quadrature detector, muting, logarithmic received signal strength indicator, and voltage regulator. The NE/SA614A features higher IF bandwidth ( 25 MHz ) and temperature compensated RSSI and limiters permitting higher performance application compared with the NE/SA604. The NE/SA614A is available in a 16 -lead dual-in-line plastic and 16-lead SO (surface-mounted miniature package).

## FEATURES

- Low-power consumption 3.3mA typical
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a


## NE/SA614A <br> Low Power FM IF System

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 16-Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE614AN |
| 16-Pin Plastic SO (Surface-mounted miniature package); | 0 to $+70^{\circ} \mathrm{C}$ | NE614AD |
| 16-Pin Plastic DIP | -40 to $+85^{\circ} \mathrm{C}$ | SA614AN |
| 16-Pin Plastic SO (Surface-mounted miniature package); | -40 to $+85^{\circ} \mathrm{C}$ | SA614AD |

BLOCK DIAGRAM


[^1]ABSOLUTE MAXIMUM RATINGS

| SYMBOL AND PARAMETER | RATING | UNIT |
| :--- | :---: | :---: |
| Maximum operating voltage | 9 | V |
| Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating temperature <br> NE614A | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| SA614A | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}$ unless otherwise stated

| PARAMETER | TEST | NE614A |  |  | SA614A |  |  |  |
| :--- | :--- | ---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| Power supply voltage range |  | 4.5 |  | 8.0 | 4.5 |  | 8.0 | V |
| DC current drain |  | 2.5 | 3.3 | 4.0 | 2.5 | 3.3 | 4.0 | mA |
| Mute switch input threshold (on) |  | 1.7 |  |  | 1.7 |  |  | V |
|  |  |  |  | 1.0 |  |  | 1.0 | V |

AC ELECTRICAL CHARACTERISTICS Typical reading at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}$ unless otherwise stated. IF frequency $=455 \mathrm{kHz}$; IF level $=-47 \mathrm{dBm} ; \mathrm{FM}$ modulation $=1 \mathrm{kHz}$ with $\pm 8 \mathrm{kHz}$ peak deviation. Audio output with C -message weighted filter and de-emphasis capacitor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

| PARAMETER | TEST CONDITIONS | NE/SA614A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Input limiting - 3dB | Test at Pin 16 |  | -92 |  | dBm/50 ${ }^{\text {d }}$ |
| AM rejection | 80\% AM 1kHz | 25 | 33 |  | dB |
| Recovered audio level | 15 nF de-emphasis | 60 | 175 | 260 | mV rms |
| Recovered audio level | 150pF de-emphasis |  | 530 |  | $\mathrm{mV} \mathrm{mm}^{\text {m }}$ |
| SINAD sensitivity | RF level -97dBm |  | 12 |  | dB |
| THD |  | -30 | -42 |  | dB |
| Signal-to-noise ratio | No modulation for noise |  | 68 |  | dB |
| RSSI output | RF level $=-118 \mathrm{dBm}$ | 0 | 160 | 800 | mV |
|  | RF level $=-68 \mathrm{dBm}$ | 1.7 | 2.50 | 3.3 | V |
|  | RF level $=-18 \mathrm{dBm}$ | 3.6 | 4.80 | 5.8 | V |
| RSSI range | $\mathrm{R}_{4}=100 \mathrm{kPin} 5$ |  | 80 |  | dB |
| RSSI accuracy | $\mathrm{R}_{4}=100 \mathrm{kPin} 5$ |  | $\pm 2.0$ |  | dB |
| IF input impedance |  | 1.4 | 1.6 |  | k $\Omega$ |
| IF output impedance |  | 0.85 | 1.0 |  | $\mathrm{k} \Omega$ |
| Limiter input impedance |  | 1.4 | 1.6 |  | k $\Omega$ |
| Unmuted audio output resistance |  |  | 58 |  | k $\Omega$ |
| Muted audio output resistance |  |  | 58 |  | $\mathrm{k} \Omega$ |

NOTE:

1. NE614A data sheets refer to power at $50 \Omega$ input termination; about 21 dB less power actually enters the internal 1.5 k input.

| NE614A (50) | NE614A (1.5k)/NE615 (1.5k) |
| :--- | :--- |
| -97 dBm | -118 dBm |
| -47 dBm | -68 dBm |
| +3 dBm | -18 dBm |

The NE615 and NE614A are both derived from the same basic die. The NE615 performance plots are directly applicable to the NE614A.



## CIrcult Description

The NE/SA614A is a very high gain, high frequency device. Correct operation is not possible if good RF layout and gain stage practices are not used. The NE/SA614A can not be evaluated Independent of circult, components, and board layout. A physical layout which correlates to the electrical limits is shown in Figure 1. This configuration can be used as the basis for production layout.

The NE/SA614A is an IF signal processing system suitable for IF frequencies as high as 21.4 MHz . The device consists of two limiting amplifiers, quadrature detector, direct audio output, muted audio output, and signal strength indicator (with log output char-
acteristic). The sub-systems are shown in Figure 2. Atypical application with 45 MHz input and 455 kHz IF is shown in Figure 3.

## IF Amplifiers

The IF amplifier section consists of two log-limiting stages. The first consists of two differential amplifiers with 39 dB of gain and a small signal bandwidin of 41 MHz (when driven from a $50 \Omega$ source). The output of the first limiter is a low impedance emitter follower with
$1 \mathrm{k} \Omega$ of equivalent series resistance. The second limiting stage consists of three differential amplifiers with a gain of 62 dB and a small signal AC bandwidth of 28 MHz . The outputs of the final differential stage are buffered to the internal quadrature detector. One of the outputs is available at Pin 9 to
drive an external quadrature capacitor and L/C quadrature tank.

Both of the limiting amplifier stages are DC biased using feedback. The buffered output of the final differential amplifier is fed back to the input through $42 \mathrm{k} \Omega$ resistors. As shown in Figure 2 the input impedance is established for each stage by tapping one of the feedback resistors $1.6 \mathrm{k} \Omega$ from the input. This requires one additional decoupling capacitor from the tap point to ground.

Because of the very high gain, bandwidth and input impedance of the limiters, there is a very real potential for instability at IF frequencies above 455 kHz . The basic phenomenon is shown in Figure 6. Distributed feed-


Figure 3. Typlcal Application Cellular Radio (45MHz to 455kHz)

back (capacitance, inductance and radiated fields) forms a divider from the output of the limiters back to the inputs (including the RF input). If this feedback divider does not cause attenuation greater than the gain of the forward path, then oscillation or low level regeneration is likely. If regeneration occurs, two symptoms may be present: (1) The RSSI output will be high with no signal input (should nominally be 250 mV or lower), and (2) the demodulated output will demonstrate a threshold. Above a certain input level, the limited signal will begin to dominate the regeneration, and the demodulator will begin to operate in a "normal" manner.

There are three primary ways to deal with regeneration: (1) Minimize the


Figure 5. Second Limiter and Quadrature Detector


Figure 6. Feedback Paths
feedback by gain stage isolation, (2) lower the stage input impedances, thus increasing the feedback attenuation factor, and (3) reduce the gain. Gain reduction can effectively be accomplished by adding attenuation between stages. This can also lower the input impedance if well planned. Examples of impedance/gain adjustment are shown in Figure 7. Reduced gain will result in reduced limiting sensitivity.

A feature of the NE614A IF amplifiers, which is not specified, is low phase shift. The NE614A is fabricated with a 10 GHz process with very small collec-
tor capacitance. It is advantageous in some applications that the phase shift changes only a few degrees over a wide range of signal input amplitudes. Additional information will be provided in the upcoming product specification (this is a preliminary specification) when characterization is complete.

## Stability Considerations

The high gain and bandwidth of the NE614A in combination with its very low currents permit circuit implementation with superior performance. However, stability must be maintained and, to do that, every possible feedback
mechanism must be addressed. These mechanisms are: 1) Supply lines and ground, 2) stray layout inductances and capacitances, 3) radiated fields, and 4) phase shift. As the system IF increases, so must the attention to fields and strays. However, ground and supply loops cannot be overlooked, especially at lower frequencies. Even at 455 kHz , using the test layout in Figure 1, instability will occur if the supply line is not decoupled with two high quality RF capacitors, a $0.1 \mu \mathrm{~F}$ monolithic right at the $\mathrm{V}_{\mathrm{cc}}$ pin, and a $6.8 \mu \mathrm{~F}$ tantalum on the supply line. An electrolytic is not an adequate substitute. At 10.7 MHz , a $1 \mu \mathrm{~F}$ tantalum has proven acceptible with this layout. Every layout must be evaluated on its own merit, but don't underestimate the importance of good supply bypass.

At 455 kHz , if the layout of Figure 1 or one substantially similar is used, it is possible to directly connect ceramic filters to the input and between limiter stages with no special consideration. At frequencies above 2 MHz , some input impedance reduction is usually necessary. Figure 7 demonstrates a practical means.

As illustrated in Figure 8, $430 \Omega$ external resistors are applied in parallel to the internal $1.6 \mathrm{k} \Omega$ load resistors, thus presenting approximately $330 \Omega$ to


7a. Terminating High Impedance Filters with Transformation to Low Impedance


## 7b. Low Impedance Termination and Gain Reduction

Figure 7. Practical Termination
the filters. The input filter is a crystal type for narrow-band selectivity. The filter is terminated with a tank which transforms to $330 \Omega$. The interstage filter is a ceramic type which doesn't contribute to system selectivity, but does suppress wideband noise and stray signal pickup. In wideband 10.7 MHz IFs the input filter can also be ceramic, directly connected to Pin 16.

In some products it may be impractical to utilize shielding, but this mechanism may be appropriate to 10.7 MHz and
21.4 MHz IF. One of the benefits of low current is lower radiated field strength, but lower does not mean non-existent. A spectrum analyzer with an active probe will clearly show IF energy with the probe held in the proximity of the second limiter output or quadrature coil. No specific recommendations are provided, but mechanical shielding should be considered if layout, bypass, and input impedance reduction do not solve a stubborn instability.
phase shift. The phase shift of the limiters is very low, but there is phase shift contribution from the quadrature tank and the filters. Most filters demonstrate a large phase shift across their passband (especially at the edges). If the quadrature detector is tuned to the edge of the filter passband, the combined filter and quadrature phase shift can aggravate stability. This is not usually a problem, but should be kept in mind.


Figure 8. Crystal Input Filter with Ceramic Interstage Filter

## Low Power FM IF System

## Quadrature Detector

Figure 5 shows an equivalent circuit of the NE614A quadrature detector. It is a multiplier cell similar to a mixer stage. Instead of mixing two different frequencies, it mixes two signals of common frequency but different phase. Internal to the device, a constant amplitude (limited) signal is differentially applied to the lower port of the multiplier. The same signal is applied single ended to an external capacitor at Pin 9. There is a $90^{\circ}$ phase shift across the plates of this capacitor, with the phase shifted signal applied to the upper port of the multiplier at Pin 8. A quadrature tank (parallel L/C network) permits frequency selective phase shifting at the IF frequency. This quadrature tank must be returned to ground through a DC blocking capacitor.

The loaded $Q$ of the quadrature tank impacts three fundamental aspects of the detector: Distortion, maximum modulated peak deviation, and audio output amplitude. Typical quadrature curves are illustrated in Figure 10. The phase angle translates to a shift in the multiplier output voltage.

Thus a small deviation gives a large output with a high Q tank. However, as the deviation from resonance increases, the nonlinearity of the curve increases (distortion), and, with too much deviation, the signal will be outside the quadrature region (limiting the peak deviation which can be demodulated). If the same peak deviation is applied to a lower Qtank, the deviation will remain in a region of the curve which is more linear (less distortion), but creates a smaller phase angle (smaller output amplitude). Thus the Q of the quadrature tank must be tailored to the design. Basic equations and an example for determining $Q$ are shown below. This explanation includes first order effects only.

Frequency discriminator design equations for NE614A

$$
V_{O}=\frac{C_{S}}{C_{P}+C_{S}} \cdot \frac{1}{1+\frac{\omega_{1}}{Q_{1} S}+\left(\frac{\omega_{1}}{S}\right)^{2}} \cdot V_{N}
$$



$$
\text { where } \begin{align*}
\omega_{1} & =\frac{1}{\sqrt{L\left(C_{p}+C_{S}\right)}}  \tag{1b}\\
Q_{1} & =R\left(C_{p}+C_{s}\right) \omega_{1} \tag{1c}
\end{align*}
$$

From the above equation, the phase shift between nodes 1 and 2, or the phase across $\mathrm{C}_{\mathrm{s}}$ will be:

$$
\begin{equation*}
\phi=\angle \mathrm{v}_{\mathrm{O}}-\angle \mathrm{V}_{\mathrm{N}}= \tag{2}
\end{equation*}
$$

$$
\operatorname{tg}^{-1}\left[\frac{\frac{\omega_{1}}{Q_{1} \omega}}{1-\left(\frac{\omega_{1}}{\omega}\right)^{2}}\right]
$$

Figure 10. Is the plot of $\phi$ vs. $\left(\frac{\omega}{\omega_{1}}\right)$ It is notable that at $\omega=\omega_{1}$, the phase shift is $\frac{\pi}{2}$ and the response is close to a straight line with a slope of

$$
\frac{\Delta \phi}{\Delta \omega}=\frac{2 \mathrm{Q}_{1}}{\omega_{1}}
$$

The signal $\mathrm{V}_{0}$ would have a phase shift of $\left[\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]$ with respect
to the $V_{w}$.

If $V_{w}=A \operatorname{Sin} \omega t$

$$
\begin{aligned}
\Rightarrow & V_{O}=A \\
& \operatorname{Sin}\left[\omega t+\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]
\end{aligned}
$$

Multiplying the two signals in the mixer, and low pass filtering yields:

$$
\begin{align*}
& V_{N} \cdot V_{O}=A^{2} \operatorname{Sin} \omega t  \tag{4}\\
& \quad \operatorname{Sin}\left[\omega t+\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]
\end{align*}
$$

after low pass filtering

$$
\begin{align*}
\Rightarrow & V_{\text {OUT }}=\frac{1}{2} A^{2}  \tag{5}\\
& \cos \left[\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]
\end{align*}
$$

$$
\begin{align*}
& =\frac{1}{2} A^{2} \operatorname{Sin}\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega \\
& V_{\text {OUT }} \propto 2 Q_{1}\left(\frac{\omega}{\omega_{1}}\right)=  \tag{6}\\
& \qquad\left[2 Q_{1}\left(\frac{\omega_{1}+\Delta \omega}{\omega_{1}}\right)\right] \\
& \text { For } \quad \frac{2 Q_{1} \omega}{\omega_{1}} \ll \frac{\pi}{2}
\end{align*}
$$

Which is the discriminated FM output. (Note that $\Delta \omega$ is the deviation frequency from the carrier $\omega_{1}$.)

Ref. Krauss, Raab, Bastian; Solid State Radio Eng.; Wiley,1980, p. 311. Example: At 455 kHz IF, with $\pm 5 \mathrm{kHz}$ FM deviation. The max/min normalized frequency will be

$$
\frac{455 \pm 5 \mathrm{kHz}}{455}=1.010 \text { or } 0.990
$$

Go to the $\phi$ vs. normalized frequency curves (Figure 10) and draw a vertical straight line at $\left(\frac{\omega}{\omega_{1}}\right)=1.01$. The curves with $Q=100, Q=40$ are not linear, but $Q=20$ and less shows better linearity for this application. Too small Q decreases the amplitude of the discriminated FM signal. (Eq.6)

$$
\Rightarrow \text { Choose a Q }=20
$$

The internal $R$ of the 614A is 40 k . From Eq. 1c, and then 1b, it results that

$$
C_{p}+C_{s}=174 \mathrm{pF} \text { and } L=0.7 \mathrm{mH} .
$$

A more exact analysis including the source resistance of the previous stage shows that there is a series and a parallel resonance in the phase detector tank. To make the parallel and series resonances close, and to get maximum attenuation of higher harmonics at 455 kHz IF, we have found that a $\mathrm{C}_{\mathrm{s}}=10 \mathrm{pF}$ and $\mathrm{C}_{\mathrm{p}}=164 \mathrm{pF}$ (commercial values of 150 pF or 180 pF may be practical), will give the best results. A variable inductor which can be adjusted around 0.7 mH should be chosen and optimized for minimum distortion. (For 10.7 MHz , a value of $\mathrm{C}_{\mathrm{s}}=1 \mathrm{pF}$ is recommended.)

## Audio Outputs

Two audio outputs are provided. Both are PNP current-to-voltage converters with $55 \mathrm{k} \Omega$ nominal internal loads. The unmuted output is always active to permit the use of signaling tones in systems such as cellular radio. The other output can be muted with 70 dB typical attenuation. The two outputs have an internal $180^{\circ}$ phase difference.

The nominal frequency response of the audio outputs is 300 kHz . This response can be increased with the addition of external resistors from the output pins to ground in parallel with the internal 55 k resistors, thus lowering the output time constant. Since the output structure is a current-to-voltage converter (current is driven into the resistance, creating a voltage drop), adding external parallel resistance also has the effect of lowering the output audio amplitude and DC level.

This technique of audio bandwidth expansion can be effective in many applications such as SCA receivers and data transceivers. Because the two outputs have a $180^{\circ}$ phase relationship, FSK demodulation can be accomplished by applying the two outputs differentially across the inputs of an op amp or comparator. Once the threshold of the reference frequency (or "no-signal" condition) has been established, the two outputs will shift in
opposite directions (higher or lower output voltage) as the input frequency shifts. The output of the comparator will be the logic output. The choice of op amp or comparator will depend on the data rate. With high IF frequency ( 10 MHz and above), and wide IF bandwidth (L/C filters) data rates in excess of 4 Mbaud are possible.

## RSSI

The "received signal strength indicator", or RSSI, of the NE614A demonstrates monotonic logarithmic output over a range of 90 dB . The signal strength output is derived from the summed stage currents in the limiting amplifiers. It is essentially independent of the IF frequency. Thus, unfiltered signals at the limiter inputs, spurious products, or regenerated signals will manifest themselves as RSSI outputs. An RSSI output of greater than 250 mV with no signal (or a very small signal) applied, is an indication of possible regeneration or oscillation.

In order to achieve optimum RSSI linearity, there must be a 12 dB insertion loss between the first and second limiting amplifiers. With a typical 455 kHz ceramic filter, there is a nominal 4 dB insertion loss in the filter. An additional 6 dB is lost in the interface between the filter and the input of the second limiter. A small amount of additional loss must be introduced with a typical ceramic filter. In the test circuit used for cellular radio applications (Figure 3) the optimum linearity was achieved with a $5.1 \mathrm{k} \Omega$ resistor from the output of the first limiter (Pin 14) to the input of the interstage filter. With this resistor from Pin 14 to the filter, sensitivity of $0.25 \mu \mathrm{~V}$ for 12dB SINAD was achieved. With the $3.6 \mathrm{k} \Omega$ resistor, sensitivity was optimized at $0.22 \mu \mathrm{~V}$ for 12 dB SINAD with minor change in the RSSI linearity.

Any application which requires optimized RSSI linearity, such as spectrum analyzers, cellular radio, and certain types of telemetry, will require cereful attention to limiter interstage cumponent selection. This will be especially true with high IF frequencies which require insertion loss or impedance reduction for stability.

At low frequencies the RSSI makes an excellent logarithmic AC voltmeter.

For data applications the RSSI is effective as an amplitude shift keyed (ASK) data slicer. If a comparator is applied to the RSSI and the threshold set slightly above the no signal level, when an inband signal is received the comparator will be sliced. Unlike FSK demodulation, the maximum data rate is somewhat limited. An internal capacitor limits the RSSI frequency response to about 100 kHz . At high data rates the rise and fall times will not be symmetrical.

The RSSI output is a current-to-voltage converter similar to the audio outputs. However, an external resistor is required. With a $91 \mathrm{k} \Omega$ resistor, the output characteristic is 0.5 V for a 10 dB change in the input amplitude.

## Additional Circuitry

Internal to the NE614A are voltage and current regulators which have been temperature compensated to maintain the performance of the device over a wide temperature range. These regulators are not accessible to the user.


Figure 10. Phase vs. Normalized IF Frequency
$\frac{\omega}{\omega_{1}}=1+\frac{\Delta \omega}{\omega_{1}}$

# Signetics 

## NE/SA615 High-Performance Low Power Mixer FM IF System

## Preliminary Specification

## Linear Products

## DESCRIPTION

The NE/SA615 is a consumer monolithic low power FM IF system incorporating a mixer/osc, two limiting intermediate frequency amplifiers, quadrature detector, muting, logarithmic received signal strength indicator (RSSI), and voltage regulator. The NE/SA615 is available in a 20 -lead dual-in-line plastic and 20 -lead SOL (surface-mounted miniature package).

## FEATURES

- Low-power consumption 5.7 mA typical at 6 V
- Mixer input to $>500 \mathrm{MHz}$
- Mixer conversion power gain of 13 dB at 45 MHz
- Mixer noise figure of 4.6 dB at 45 MHz
- XTAL oscillator effective to 150 MHz (L.C. oscillator to 1 GHz local oscillator can be injected)
- 102dB of limiter gain
- 25 MHz limiter small signal bandwidth
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a dynamic range in excess of 90 dB
- Two audio outputs - muted and unmuted
- Low external component count; suitable for crystal/ceramic/LC filters


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 20 -Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | NE615N |
| $20-$ Pın Plastıc SOL (Surface- <br> mounted) | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | NE615D |
| $20-$ Pin Plastıc DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA615N |
| $20-$-Pin Plastıc SOL (Surface- <br> mounted) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA615D |

## BLOCK DIAGRAM



PIN CONFIGURATION

| $D^{1}$ and N Packages |  |
| :---: | :---: |
|  |  |
| RFIN 1 | 20. MIXER |
| RF BYPASS 2 | 19. ${ }^{\text {IF AMP }}$ DECOUPLING |
| Crystal osc 3 | 18 IF AMP IN |
| CRYSTAL OSC 4 | $17{ }^{\text {IF }}$ DECOUPLING |
| MUTEIN 5 | 16 IF AMP OUT |
| $\mathrm{vcc}^{6}$ | 15 GND |
| RSSIOUT 7 | 14 LIMITER IN |
| $\begin{aligned} & \text { MUTED } \\ & \text { AUDIO OUT } \end{aligned}$ | 13 LIMITER |
| UNMUTED <br> AUDIO OUT <br> 9 | (12) LIMrTER |
| QUADRATURE 10 | 11) LIMITER |
| TOP VIEW |  |
| NOTE: <br> 1 Large SO (SOL) package only |  |

- Excellent sensitivity: $0.22 \mu \mathrm{~V}$ into $50 \Omega$ matching network for 12 dB SINAD (Signal to Noise and Distortion ratio) for $\mathbf{1 k H z}$ tone with RF at 45 MHz and IF at 455kHz
- SA615 meets cellular radio specifications
- ESD hardened
- Will handle IF frequencies up to 25MHz


## APPLICATIONS

- Consumer cellular radio FM IF
- Single conversion VHF/UHF receivers
- SCA receivers
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers
- Log amps
- Wideband low current amplification


## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Maximum operating voltage | 9 | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating temperature <br> NE 605 | 0 to +70 <br> SA605 | ${ }^{\circ} \mathrm{C}$ |
|  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}$, unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NE/SA615 |  |  |  |
|  |  |  | Min | Typ | Max |  |
|  | Power supply voltage range |  | 4.5 |  | 8.0 | V |
|  | DC current drain |  |  | 5.7 | 7.4 | mA |
|  | Mute switch input threshold (on) (off) |  | 1.7 |  | 1.0 | V |

AC ELECTRICAL CHARACTERISTICS Typical reading at $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}$ unless otherwise stated. RF frequency $=45 \mathrm{MHz},+14.5 \mathrm{dBV}$ RF input step-up; IF frequency $=455 \mathrm{kHz}, \mathrm{R}_{17}=5.1 \mathrm{k}$; RF level $=-45 \mathrm{dBm} ; \mathrm{FM}$ modulation $=1 \mathrm{kHz}$ with $\pm 8 \mathrm{kHz}$ peak deviation. Audio output with C-message weighted filter and de-emphasis capacitor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NE/SA615 |  |  |  |
|  |  |  | Min | Typ | Max |  |
| Mixer/Osc section (ext LO $=300 \mathrm{mV}$ ) |  |  |  |  |  |  |
| $\mathrm{fiN}^{\text {IN }}$ | Input signal frequency |  |  | 500 |  | MHz |
| fosc | Crystal oscillator frequency |  |  | 150 |  | MHz |
|  | Noise figure at 45 MHz |  |  | 5.0 |  | dB |
|  | Third-order intercept point | $\mathrm{f} 1=45.0 ; \mathfrak{f} 2=45.06 \mathrm{MHz}$ |  | -12 |  | dBm |
|  | Conversion power gain | Matched 14.5 dBV step-up $50 \Omega$ source | 8.0 | $\begin{gathered} 13 \\ -1.7 \end{gathered}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\mathrm{R}_{\text {IN }}$ | RF input resistance | Single-ended input | 3.0 | 4.7 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\mathrm{N}}$ | RF input capacitance |  |  | 3.5 | 4.0 | pF |
|  | Mixer output resistance | (Pin 20) | 1.25 | 1.50 |  | k $\Omega$ |
| IF section |  |  |  |  |  |  |
|  | IF amp gain | $50 \Omega$ source |  | 39.7 |  | dB |
|  | Limiter gain | $50 \Omega$ source |  | 62.5 |  | dB |
|  | Input limiting -3dB, $\mathrm{R}_{17}=5.1 \mathrm{k}$ | Test at Pin 18 |  | -109 |  | dBm |
|  | AM rejection | 80\% AM 1kHz | 25 | 33 | 43 | dB |
|  | Audio level, $\mathrm{R}_{10}=100 \mathrm{k}$ | 15 nF de-emphasis | 60 | 175 | 260 | mV RMS |
|  | Unmuted audio level, $\mathrm{R}_{11}=100 \mathrm{k}$ | 150pF de-emphasis |  | 530 |  | mV RMS |
|  | SINAD sensitivity | RF level -118 dBm |  | 12 |  | dB |
| THD | Total harmonic distortion |  | -30 | -42 |  | dB |
| S/N | Signal-to-noise ratio | No modulation for noise |  | 68 |  | dB |

AC ELECTRICAL CHARACTERISTICS (Continued) Typical reading at $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=+6 \mathrm{~V}$ unless otherwise stated. RF frequency $=45 \mathrm{MHz},+14.5 \mathrm{dBV}$ RF input step-up; IF frequency $=455 \mathrm{kHz}, \mathrm{R}_{17}=5.1 \mathrm{k} ;$ RF level $=-45 \mathrm{dBm} ; \mathrm{FM}$ modulation $=1 \mathrm{kHz}$ with $\pm 8 \mathrm{kHz}$ peak deviation. Audio output with Cmessage weighted filter and de-emphasis capacitor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NE/SA615 |  |  |  |
|  |  |  | Min | Typ | Max |  |
|  | IF RSSI output, $\mathrm{R}_{9}=100 \mathrm{k}^{1}$ | IF level $=-118 \mathrm{dBm}$ | 0 | 160 | 800 | mV |
|  |  | IF level $=-68 \mathrm{dBm}$ | 1.7 | 2.5 | 3.3 | V |
|  |  | IF level $=-18 \mathrm{dBm}$ | 3.6 | 4.8 | 5.8 | V |
|  | RSSI range | $\mathrm{R}_{9}=100 \mathrm{k} \Omega$ Pin 7 |  | 80 |  | dB |
|  | RSSI accuracy | $\mathrm{R}_{9}=100 \mathrm{k} \Omega$ Pin 7 |  | $\pm 2$ |  | dB |
|  | IF input impedance |  | 1.40 | 1.6 |  | $\mathrm{k} \Omega$ |
|  | IF output impedance |  | 0.85 | 1.0 |  | $\mathrm{k} \Omega$ |
|  | Limiter input impedance |  | 1.40 | 1.6 |  | $\mathrm{k} \Omega$ |
|  | Unmuted audio output impedance |  |  | 58 |  | $\mathrm{k} \Omega$ |
|  | Muted audio output impedance | Test at Pin 18 |  | 58 |  | $\mathrm{k} \Omega$ |
| RF/IF section (int LO) |  |  |  |  |  |  |
|  | Unmuted audio level | $4.5 \mathrm{~V}=\mathrm{V}_{\mathrm{CC}}$, RF level $=-27 \mathrm{dBm}$ |  | 480 |  | mV RMS |
|  | System RSSI output | RF level $=-27 \mathrm{dBm}, 4.5 \mathrm{~V}=\mathrm{V}_{\text {CC }}$ |  | 4.3 |  | V |

## NOTE:

1. NE614 data sheets refer to power at $50 \Omega$ input termination; about 21 dB less power actually enters the internal 1.5 k input.

| NE614 (50) | NE614A |
| :--- | :--- |
| -97 dBm | -118 dBm |
| -47 dBm | -68 dBm |
| +3 dBm | -18 dBm |

The NE615 and NE614 are both derived from the same basic die. The NE615 performance plots are directly applicable to the NE614A.

## CIRCUIT DESCRIPTION

The NE/SA615 is an RF/IF signal processing system suitable for second IF or single conversion systems with input frequency as high as 1 GHz . The bandwidth of the IF amplifier is about 40 MHz with 39.7 dBV of gain from a $50 \Omega$ source. The bandwidth of the limiter is about 28 MHz with about 62.5 dBV of gain from a $50 \Omega$ source. However, the gain/ bandwidth distribution is optimized for $455 \mathrm{kHz}, 1.5 \mathrm{k} \Omega$ source applications. The overall system is well-suited to battery operation as well as high performance and high quality products of all types.
The input stage is a Gilbert Cell mixer with oscillator. Typical mixer characteristics include a noise figure of 5 dB , conversion gain of 13 dB , and input third order intercept of -10 dBm . The oscillator will operate in excess of 1 GHz in L/C tank configurations, either

Hartley or Colpitts. For crystal oscillators, the Colpitts configuration is used up to 150 MHz .
The output of the mixer is internally loaded with a $1.5 \mathrm{k} \Omega$ resistor permitting direct connection to a 455 kHz ceramic filter. The input resistance of the limiting IF amplifiers is also $1.5 \mathrm{k} \Omega$. With most 455 kHz ceramic filters and many crystal filters, no impedance matching network is necessary. To achieve optimum linearity of the log signal strength indicator, there must be a 12 dBV insertion loss between the first and second IF stages. If the IF filter or interstage network does not cause 12 dBV insertion loss, a fixed or variable resistor can be added between the first IF output (Pin 16) and the interstage network.

The signal from the second limiting amplifier goes to a Gilbert cell quadrature detector. One port of the Gilbert cell is internally driven by the IF. The other output of the IF is ACcoupled to a tuned quadrature network. This
signal, which now has a $90^{\circ}$ phase relationship to the internal signal, drives the other port of the multiplier cell.

Overall, the IF section has a gain of 90 dB . For operation at intermediate frequencies greater than 455 kHz , special care must be given to layout, termination, and interstage loss to avoid instability.
The demodulated output of the quadrature detector is available at two pins, one continuous and one with a mute switch. Signal attenuation with the mute activated is greater than 60 dB . The mute input is very high impedance and is compatible with CMOS or TTL levels.

A log signal strength indicator completes the circuitry. The output range is greater than 90 dB and is temperature compensated. This $\log$ signal strength indicator exceeds the criteria for AMPs or TACs cellular telephone.


Figure 1. NE/SA615 45MHz Test Circuit and Application Circuit (Relays as shown)



Figure 2. Layout for NE/SA615 Test and Application Board

## Signetics

## Linear Products

## DESCRIPTION

TDA157f is an IC which provides all the functions of a comprehensive FM-IF system. The block diagram of the TDA1576 includes a 4 -stage FM-IF Amplifier/Limiter with level detector, quadrature FM detector, FM detector, internal regulator, AFC output, and audıo meetıng circuit. The TDA1576 is ideal for application areas that require low distortion characteristics (THD).

## TDA1576 <br> FM-IF (Quadrature Detector)

## Product Specification

## FEATURES

- Symmetrical limiting IF amplifier
- Symmetrical quadrature demodulator
- Internal muting circuit
- Symmetrical AFC output
- Field-strength indication output
- Detune-detector
- Reference voltage output
- Electronic smoothing of the supply voltage
- Standby on/off switching circuit

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 18 -Pin Plastıc DIP (SOT-102C) | $-30^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ | TDA 1576 N |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{1-18}$ | Supply voltage (Pın 1) | 23 | V |
|  | Voltages |  |  |
| $\mathrm{V}_{2-18}$ | at Pın 2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $-\mathrm{V}_{2-18}$ |  | 0 | V |
| $\mathrm{~V}_{5-18}$ | at Pın 5 | 23 | V |
| $-\mathrm{V}_{5-18}$ |  | 0 | V |
| $\mathrm{~V}_{12-18}$ | at Pın 12 | 7 | V |
| $-\mathrm{V}_{12-18}$ | at Pın 13 | 0 | V |
| $\mathrm{~V}_{13-18}$ | at Pın 14 | 6 | V |
| $\mathrm{~V}_{14-18}$ |  | 23 | V |
| $-\mathrm{V}_{14-18}$ | Total power dissipatıon | 0 | V |
| $\mathrm{P}_{\text {TOT }}$ | Storage temperature range | 800 | mW |
| $\mathrm{~T}_{\text {STG }}$ | Operatıng ambient temperature range | -30 to +80 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Thermal resistance from crystal to ambient | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {CRA }}$ | 年 |  |  |

FM-IF (Quadrature Detector)

## BLOCK DIAGRAM AND TEST CIRCUIT



DC AND AC ELECTRICAL CHARACTERISTICS $V_{C C}=85 \mathrm{~V} \mathrm{f}_{\mathrm{O}}=107 \mathrm{MHz}, \Delta \mathrm{f}= \pm 22.5 \mathrm{kHz}, \mathrm{f}_{\mathrm{M}}=400 \mathrm{~Hz} ; \mathrm{R}_{\mathrm{S}}=60 \Omega$; de-emphasis $\tau=50 \mu \mathrm{~s}$ ( $\mathrm{C}_{8-9}=6.8 \mathrm{nF}$ ), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; measured in the Block Diagram, unless otherwise specified The demodulator circuit is adjusted at minimum 2nd harmonic ( $\mathrm{d}_{2}$ ) distortion. $\mathrm{V}_{1}=1 \mathrm{mV} ; \Delta \mathrm{f}= \pm 75 \mathrm{kHz}$.

| SYMBOL | PARAMETER | LImits |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range (Pın 1) | 7.5 |  | 20 | $\checkmark$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply current, without load ( $l_{12}=l_{13}=0$ ) | 10 | 16 | 23 | mA |
| IF amplifier/detector |  |  |  |  |  |
| $\mathrm{V}_{1}$ | Sensitivity at -3 dB before limiting |  | 22 | 30 | $\mu \mathrm{V}$ |
| $\begin{aligned} & V_{1} \\ & V_{1} \end{aligned}$ | $\begin{aligned} & \text { IF sensitivity for } \\ & S+N / N=26 d B \\ & S+N / N=46 d B \end{aligned}$ |  | $\begin{gathered} 8 \\ 35 \end{gathered}$ |  | $\begin{aligned} & \mu \vee \\ & \mu \vee \end{aligned}$ |
| $\mathrm{V}_{3-7(P-P)}$ | IF output voltage (peak-to-peak value) $V_{1}=1 \mathrm{mV}, Z_{3-18}=Z_{7-18}$ |  | 680 |  | mV |
| $\mathrm{R}_{3-7}$ | IF output resistance |  | 250 |  | $\Omega$ |
| $\begin{aligned} & \mathrm{R}_{4-6} \\ & \mathrm{C}_{4-6} \end{aligned}$ | Detector input impedance |  | $\begin{gathered} 30 \\ 1 \end{gathered}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| $\mathrm{R}_{8}, \mathrm{R}_{9}$ | Output resistance |  | 3.7 |  | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{8-18}=\mathrm{V}_{9-18}$ | DC output voltage |  | 5.5 |  | V |
| $\mathrm{V}_{\mathrm{O}}$ | AF output voltage, $Q_{L}=20$ | 60 | 67 | 75 | mV |
| $\mathrm{d}_{\text {TOT }}$ $\mathrm{d}_{\text {TOT }}$ | Total distortion single tuned circuit, $\mathrm{Q}_{\mathrm{L}}=20$ two tuned circuits |  | $\begin{gathered} 0.1 \\ 0.02 \end{gathered}$ |  | $\begin{aligned} & \% \\ & \% \\ & \hline \end{aligned}$ |
| $\mathrm{S}+\mathrm{N} / \mathrm{N}$ | Signal pulse noise-to-noise ratıo $B=250 \mathrm{~Hz}$ to $15 \mathrm{kHz}, V_{1}>1 \mathrm{mV}$ |  | 76 |  | dB |
| $\propto$ | $\begin{aligned} & \text { AM rejection, } V_{1}=10 \mathrm{mV} \\ & \text { FM. } \mathrm{f}_{\mathrm{M}}=70 \mathrm{~Hz}, \Delta \mathrm{f}= \pm 22.5 \mathrm{kHz} \\ & \text { AM' } \mathrm{f}_{\mathrm{M}}=1 \mathrm{kHz}, \mathrm{~m}=03 \end{aligned}$ |  | 54 |  | $\mathrm{dB}^{1}$ |
| $v_{1}$ | IF mput voltage range, $\propto>40 \mathrm{~dB}$ | 0.5 |  | 500 | mV |
| ${ }^{\circ} 100$ | $\begin{aligned} & \text { Hum suppression at } f=100 \mathrm{~Hz} \\ & V_{C C}=V_{1-18}=100 \mathrm{mV}_{\mathrm{RMS}} \\ & C_{2-18}=47 \mu \mathrm{~F} \end{aligned}$ | 43 | 48 |  | dB |
| $\frac{\Delta \mathrm{V}_{8-9}}{\Delta \mathrm{f}_{\mathrm{o}}}$ | AFC tuning slope at $Q_{L}=20$ |  | 8.5 |  | $\mathrm{mV} / \mathrm{kHz}$ |
| $\begin{aligned} & \pm \Delta V_{8-9} \\ & \pm \Delta V_{8-9} \end{aligned}$ | AFC offset voltages, $Q_{L}=20$ <br> at $V_{1}=1 \mathrm{mV}$ <br> at $\mathrm{V}_{1}=30 \mu \mathrm{~V}$ to 500 mV (reference at 1 mV and muting) |  | 25 | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Field-strength indication |  |  |  |  |  |
| $\mathrm{V}_{1}$ | Indicator sensitivity, $I_{14}=0$ | 20 |  | 600 | mV |
| $V_{F}=V_{13-18}$ | Field-strength indicator voltage $R_{13-18}=36 \mathrm{k} \Omega, I_{14}=0, V_{1}=0$ |  | 0 | 200 | mV |
| $\mathrm{V}_{\mathrm{F}}=\mathrm{V}_{13-18}$ | $\mathrm{V}_{1}=250 \mathrm{mV}$ | 3.2 | 36 | 41 | V |
| $-l_{13}$ | Available output current | 2 |  |  | mA |
| $\mathrm{V}_{13-18}$ | Reverse voltage at the output for FM 'off', $\mathrm{V}_{5-18}>35 \mathrm{~V}$ | 5 |  |  | V |

DC AND AC ELECTRICAL CHARACTERISTICS (Continued) $V_{C C}=8.5 \mathrm{~V} f_{\mathrm{O}}=10.7 \mathrm{MHz} ; \Delta \mathrm{f}= \pm 22.5 \mathrm{kHz} ; \mathrm{f}_{\mathrm{M}}=400 \mathrm{~Hz}$; $\mathrm{R}_{\mathrm{S}}=60 \Omega$; de-emphasis $\tau=50 \mu \mathrm{~s}\left(\mathrm{C}_{8-9}=6.8 \mathrm{nF}\right)$; $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; measured in the Block Diagram, unless otherwise specified. The demodulator circuit is adjusted at minımum 2nd harmonic ( $\mathrm{d}_{2}$ ) distortion: $\mathrm{V}_{1}=1 \mathrm{mV}$; $\Delta f= \pm 75 \mathrm{kHz}$.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Detune-detector |  |  |  |  |  |
| $\mathrm{l}_{10}$ | Quiescent input current; $\mathrm{V}_{10-9}=0$ |  | 20 | 100 | nA |
| $\mathrm{V}_{11-18}$ | Output voltage range | 1.8 |  | 5.0 | V |
| $\mathrm{l}_{11}$ | Available output current | 0.35 | 0.5 | 0.65 | mA |
| $\mathrm{A}_{\mathrm{V}}$ | Voltage gain; $\Delta \mathrm{V}_{11} / \Delta\left( \pm \mathrm{V}_{10-9}\right)$ at $\mathrm{I}_{11}=0.25 \mathrm{~mA}$ |  | 3.3 |  |  |
| $V_{10-9}$ | Input offset voltage (Pin 10) at $\mathrm{V}_{11-18}=2.5 \mathrm{~V}$ |  | 20 |  | mV |
| Reference voltage |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}=\mathrm{V}_{12-18}$ | Output voltage; $-l_{12}=1 \mathrm{~mA}$ |  | 5.1 |  | V |
| $-l_{12}$ | Available output current |  | 2.5 |  | mA |
| Standby switch |  |  |  |  |  |
| $\begin{aligned} & V_{5} \text { ON } \\ & V_{5} \text { OFF } \end{aligned}$ | Required control voltage within the rated ambient temperature and supply voltage ranges for FM 'on' for FM 'off' | 3.5 |  | 2 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| $-I_{5}$ | Input switching current for FM 'on' |  |  | 100 | $\mu \mathrm{A}$ |

NOTE:

1. Simultaneously measured.

Without Load


Figure 1. Supply Current Consumption;


Figure 2. AF Output Voltage


NOTE:
$\mathrm{V}_{1}=1 \mathrm{mV}(\mathrm{IF}), \mathrm{f}_{\mathrm{M}}=400 \mathrm{~Hz}$, adjusted at minumum 2nd harmonic distortion, typical values

Figure 3. Total Distortion for Single Tuned Circuit

## FM-IF (Quadrature Detector)



NOTE:
$\mathrm{S}=$ Signal Voltage, $\mathrm{N}=$ Noise Voltage, $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{f}_{\mathrm{M}}=400 \mathrm{~Hz}, \mathrm{~B}=250 \mathrm{~Hz}$ to $16 \mathrm{kHz}, \mathrm{Q}_{\mathrm{L}}=20, \mathrm{C}_{8-9}=68 \mathrm{nF}$, Typical Values.
Figure 4. AF Output Voltage Level as a Function of IF Input Voltage


NOTE:
$\mathrm{R}_{13-18}=36 \mathrm{k} \Omega$
Figure 5. Voltage at Field-Strength Indicator Output (Proportional to $\mathbf{V}_{12-18}$ )

igure 6. Attenuation of Output Voltage $\left(\propto V_{0}\right)$ as a Function of the Muting Control Voltage V11-18


Figure 7. FM 'on'/FM 'off' Standby Switch; Attenuation of Output Voltage ( $\propto \mathrm{V}_{\mathrm{o}}$ ) as a Function of Control Voltage V5-18


NOTES:
1 Limited by external preset ( $\alpha \cdot \mathrm{V}_{12-18}$ ).
Figure 8. Detune-Detector Output Voltage $\mathrm{V}_{\mathrm{CC}}=7.5$ to $20 \mathrm{~V} ; \mathrm{Q}_{\mathrm{L}}=20$


NOTES:
Adjustment of the demodulator circuit is obtained with an IF signal which is higher than the 3dB limiting level, L2 should be short-circuited or detuned, L1 should be adjusted to min $\mathrm{d}_{2}$ distortion, and then L 2 to min $\mathrm{d}_{2}$ distortion Coil data $\mathrm{L} 1=\mathrm{L} 2=038 \mu \mathrm{H}, \mathrm{Q}_{\mathrm{O}}=70$, coll former KAN (C)

Figure 9. Example of the TDA1576 When Using a Demodulator With Two Tuned Circuits


NOTES:
$f_{M}=400 \mathrm{~Hz}, C_{8-9}=68 n \mathrm{FF}, \Delta f= \pm 75 \mathrm{kHz}, V_{O}=330 \mathrm{mV}$ for a frequency deviation $\Delta f= \pm 75 \mathrm{kHz}$
Figure 10. Total Distortion as a Function of Detuning


NOTES:
1 For mono $\mathrm{C} 11=68 \mathrm{nF}$, for stereo $\mathrm{C} 11=56 \mathrm{pF}$
Figure 11. Application Example of Using TDA 1576

## Signetics

Linear Products

## DESCRIPTION

The HEF4750V frequency synthesizer is one of a pair of LOCMOS devices, primarily intended for use in high-performance frequency synthesizers; e.g., in all communication, instrumentation, television and broadcast applications. A combination of analog and digital techniques results in an integrated circuit that enables high performance. The complementary device is the universal divider type HEF4751V.

Together with a standard prescaler, the two LOCMOS integrated circuits offer low-cost single-loop synthesizers with full professional performance.

## FEATURES

- Wide choice of reference frequency using a single crystal
- High-performance phase comparator - low phase -low noise spurii
- System operation to $>\mathbf{1 G H z}$
- Typical 15 MHz input at 10 V
- Flexible programming:
- frequency offsets
- ROM compatible
- fractional channel capability
- Program range $6 \frac{1}{2}$ decades, including up to 3 decades of prescaier control
- Division range extension by cascading
- Built-in phase modulator
- Fast lock feature
- Out-of-lock indication
- Low power dissipation and high noise immunity


## APPLICATIONS

Some examples of applications for the HEF4750V in combination with the HEF4751V are:

- VHF/UHF mobile radios
- HF SSB transceivers
- Airborne and marine communications and navaids
- Broadcast transmitters
- High quality radio and television receivers
- High-performance citizens band equipment
- Signal generators


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| $28-$ PIn Cerdip | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | HEF4750VDF |
| 28 -Pin Cerdip | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | HEC4750VDF |

PIN CONFIGURATION

| F Package |  |  |
| :---: | :---: | :---: |
|  | V |  |
|  | STB | 27 MOD |
|  | TCB 3 | $26]$ OUT |
|  | OL 4 | 25 R |
|  | TCA 5 | $24 \mathrm{NS}_{1}$ |
|  | TRA 6 | $23 . \mathrm{NS}_{0}$ |
|  | TCC 7 | 22] OSC |
|  | $P C_{1} 8$ | 21 XTAL |
|  | $\mathrm{PC}_{2} 9$ | $20{ }^{1}$ |
|  | $\mathrm{A}_{0} 10$ | 19 $A_{8}$ |
|  | $A_{1} 11$ | $1818{ }^{1}$ |
|  | $A_{2} 12$ | $217 A_{6}$ |
|  | $\mathrm{A}_{3} 13$ | 16 $A_{5}$ |
|  | $\mathrm{V}_{\text {SS }} 14$ | $15 A_{4}$ |
| TOP VIEW |  |  |
| CO11210s |  |  |
| $\begin{aligned} & \text { PIN } \\ & \text { NO. } \end{aligned}$ | SYMBOL | DESCRIPTION |
| 1 | $V \quad P$ | Phase comparator input |
| 2 | STB S | Strobe input |
| 3 | TCB T | Timing capacitor $\mathrm{C}_{8}$ pin |
| 4 | OL O | Out-of-lock indıcation |
| 5 | TCA T | Tıming capacitor $\mathrm{C}_{\mathrm{A}}$ pın |
| 6 | TRA B | Biasing pin (resistor $\mathrm{R}_{\mathrm{A}}$ ) |
| 7 | TCC T | Timing capacitor $\mathrm{C}_{\mathrm{C}}$ pin |
| 8 | $\mathrm{PC}_{1} \quad \mathrm{~A}$ | Analog phase comparator output |
| 9 | $\mathrm{PC}_{2} \quad \mathrm{D}$ | Digital phase comparator output |
| 10 | $\mathrm{A}_{0} \quad \mathrm{P}$ | Programming inputs/programmable divider |
| 11 | $\mathrm{A}_{1} \quad \mathrm{P}$ | Programming inputs/programmable divider |
| 12 | $\mathrm{A}_{2} \quad \mathrm{P}$ | Programming inputs/programmable divider |
| 13 | $\mathrm{A}_{3} \quad \mathrm{P}$ | Programming inputs/programmable divider |
| 14 | $V_{S S}$ |  |
| 15 | $\mathrm{A}_{4} \quad \mathrm{P}$ | Programming inputs/programmable divider |
| 16 | $\mathrm{A}_{5} \quad \mathrm{P}$ | Programming inputs/programmable divider |
| 17 | $A_{6} \quad \mathrm{P}$ | Programming inputs/programmable divider |
| 18 | $\mathrm{A}_{7} \quad \mathrm{P}$ | Programming inputs/programmable divider |
| 19 | $\mathrm{A}_{8} \quad \mathrm{P}$ | Programming inputs/programmable divider |
| 20 | $\mathrm{A}_{9} \quad \mathrm{P}$ | Programming inputs/programmable divider |
| 21 | XTAL P | Reference oscillator/buffer output |
| 22 | OSC R | Reference oscillator/buffer input |
| 23 | $\mathrm{NS}_{0} \quad \mathrm{P}$ | Programming inputs, prescaler |
| 24 | $\mathrm{NS}_{1} \quad \mathrm{P}$ | Programming inputs, prescaler |
| 25 | $R \quad \mathrm{P}$ | Phase comparator input, reference |
| 26 | OUT P | Reference divider output |
| 27 | MOD P | Phase modulation input |

## Frequency Synthesizer

HEF4750V

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | -0.5 to +15 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Voltage on any input | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\pm 1$ | DC current into any input or output | 10 | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation per package for <br> $\mathrm{T}_{\mathrm{A}}=0$ to $+85^{\circ} \mathrm{C}$ | 500 | mW |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation per output for <br> $\mathrm{T}_{\mathrm{A}}=0$ to $+85^{\circ} \mathrm{C}$ | mW |  |
| $\mathrm{T}_{\mathrm{STG}}$ | Storage temperature range | ${ }^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature <br> HEF4750V <br> HEC4750V |

DC ELECTRICAL CHARACTERISTICS HEF4750V, HEC $4750 \mathrm{~V} V_{D D}=10 \mathrm{~V} \pm 5 \%$; voltages are referenced to $V_{S S}=0 \mathrm{~V}$, unless otherwise specified. For definitions see Note 1.

| SYMBOL | PARAMETER | LIMITS |  |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=+8{ }^{\circ} \mathrm{C}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| IDD | Quiescent device current ${ }^{2}$ |  |  | 100 |  |  | 100 |  |  | 750 | $\mu \mathrm{A}$ |
| $\pm \mathrm{I}_{\mathrm{N}}$ | Input current; logic inputs, MOD ${ }^{3}$ |  |  | 300 |  |  | 300 |  |  | 1000 | nA |
| $\begin{aligned} & \pm I_{z} \\ & \pm I_{z} \\ & \pm I_{z} \end{aligned}$ | Output leakage current at $1 / 2 V_{D D^{3,4}}$ <br> TCA, hold-state TCC, analog switch OFF $\mathrm{PC}_{2}$, high impedance OFF-state |  |  | 20 <br> 20 <br> 50 |  | $\begin{array}{\|l\|l} 0.05 \\ 0.05 \end{array}$ | 20 <br> 20 <br> 50 |  |  | 60 60 500 | nA nA nA |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | Logic input voltage LOW HIGH | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $0.3 \mathrm{~V}_{\text {D }}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ | Logic output voltage ${ }^{3}$ LOW; at $\mathrm{I}_{\mathrm{O}} \mathrm{l}<1 \mu \mathrm{~A}$ HIGH | $\mathrm{V}_{\mathrm{DD}}-50 \mathrm{mV}$ |  | 50 | $V_{D D}-50 \mathrm{mV}$ | . | 50 | $\mathrm{V}_{\mathrm{DD}}-50 \mathrm{mV}$ |  | 50 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\begin{aligned} & \mathrm{IOL} \\ & \mathrm{loL} \end{aligned}$ | Logic output current LOW; at $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}^{3}$ outputs OL, PC 2 , OUT output XTAL | $\begin{aligned} & 5.5 \\ & 2.8 \end{aligned}$ |  |  | $\begin{aligned} & 4.6 \\ & 2.4 \end{aligned}$ |  |  | $\begin{aligned} & 3.6 \\ & 1.9 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\begin{aligned} & -\mathrm{IOH}_{\mathrm{OH}} \\ & -\mathrm{IOH}^{2} \end{aligned}$ | Logic output current HIGH; at $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}^{3}$ outputs OL, $\mathrm{PC}_{2}$, OUT output XTAL | $\begin{aligned} & 1.5 \\ & 1.4 \end{aligned}$ |  |  | $\begin{aligned} & 1.3 \\ & 1.2 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.9 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| 10 | Output TCC sink current ${ }^{3,4,5}$ |  |  |  |  | 2.1 |  |  |  |  | mA |
| -10 | Output TCC source current ${ }^{3,}$, 6 |  |  |  |  | 1.9 |  |  |  |  | mA |
| $\mathrm{R}_{1}$ | Internal resistance <br> of TCC <br> loutput swing $\mid \leqslant 200 \mathrm{mV}$ <br> specified output range: 0.3 <br> $V_{D D}$ to $0.7 \mathrm{~V}_{\mathrm{DD}}{ }^{3,4}$ |  |  |  |  | 0.7 |  |  |  |  | k $\Omega$ |
| $\Delta \mathrm{V}$ | Output TCC voltage with respect to TCA input voltage ${ }^{3,4,7}$ |  | 0 |  |  | 0 |  |  | 0 |  | V |
| 10 | Output $\mathrm{PC}_{1}$ sink current ${ }^{3,}$ 4, 9 |  |  |  |  | 1.1 |  |  |  |  | mA |
| -10 | Output $\mathrm{PC}_{1}$ source. current ${ }^{3,}$ 4, 9 |  |  |  |  | 1.0 |  |  |  |  | mA |
| $\mathrm{R}_{1}$ | Internal resistance of $\mathrm{PC}_{1}$ loutput swing $\mid \leqslant 200 \mathrm{mV}$ specified output range: $0.3 V_{D D}$ to $0.7 \mathrm{~V}_{\mathrm{DD}}{ }^{3,4}$ |  |  |  |  | 1.4 |  |  |  |  | $k \Omega$ |

DC ELECTRICAL CHARACTERISTICS (Continued) HEF4750V, HEC4750V $V_{D D}=10 \mathrm{~V} \pm 5 \%$; voltages are referenced to $V_{S S}=0 V$, unless otherwise specified. For definitions see Note 1.

| SYMBOL | PARAMETER | LIMITS |  |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\Delta \mathrm{V}$ | Output $\mathrm{PC}_{1}$ voltage with respect to TCC input voltage ${ }^{3,4,10}$ |  | 0 |  |  | 0 |  |  | 0 |  | V |
| $V_{\text {EOR }}$ | EOR generation $V_{E O R}=V_{D D}-V_{T C A}{ }^{3,4,8,11}$ |  | 0.9 |  |  | 0.7 |  |  | 0.6 |  | V |
| $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | Source current; HIGH at $V_{\text {OUT }}=1 / 2 V_{\text {DD }}$; output in ramp mode ${ }^{3,4}$ TCA TCB |  |  |  |  | $\begin{aligned} & 13 \\ & 2.5 \end{aligned}$ |  |  |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

## AC ELECTRICAL CHARACTERISTICS

## General Note

The dynamic specifications are given for the circuit built-up with external components as given in Figure 6, under the following conditions; for definitions see Note 1; for definitions of times see Figure 17; $V_{D D}=10 \mathrm{~V} \pm 5 \% ; T_{A}=25^{\circ} \mathrm{C}$; input transition times $\leqslant 20 \mathrm{~ns} ; R_{A}=68 \mathrm{k} \Omega \pm 30 \%$ (see also Note 4); $C_{A}=270 \mathrm{pF} ; \mathrm{C}_{\mathrm{B}}=150 \mathrm{pF} ; \mathrm{C}_{\mathrm{C}}=1 \mathrm{nF} ; \mathrm{C}_{\mathrm{D}}=10 \mathrm{nF}$; unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| StCA <br> StcA <br> $\mathrm{S}_{\text {TCB }}$ <br> $\mathrm{S}_{\text {TCB }}$ | $\begin{aligned} & \text { Slew rate }{ }^{11} \\ & \text { TCA } \\ & \text { TCA } \\ & \text { TCB } \\ & \text { TCB } \end{aligned}$ | $R_{A}=$ minimum <br> $\mathrm{R}_{\mathrm{A}}=$ maximum <br> $R_{A}=$ minimum <br> $\mathrm{R}_{\mathrm{A}}=$ maximum |  | $\begin{aligned} & 52 \\ & 28 \\ & 20 \\ & 10 \\ & \hline \end{aligned}$ |  | $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{s}$ |
| $\begin{aligned} & I_{\mathrm{TCA}} \\ & I_{\mathrm{TCB}} \end{aligned}$ | $\begin{aligned} & \text { Ramp linearity }{ }^{13} \\ & \text { TCA } \\ & \text { TCB } \end{aligned}$ |  |  | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
| $t_{\text {cbica }}$ | Start of TCA ramp delay |  |  | 200 |  | ns |
| $t_{\text {RCA }}$ | Delay of TCA hold |  |  | 40 |  | ns |
| tvca | Delay of TCA discharge |  |  | 60 |  | ns |
| tvCB | Start of TCB ramp delay |  |  | 60 |  | ns |
| trCB | TCB ramp duration | $\begin{aligned} & \mathrm{V}_{\mathrm{MOD}}=4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{MOD}}=6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{MOD}}=8 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 350 \\ & 450 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| trcB | Required TCB min. ramp duration ${ }^{14}$ |  |  | 150 |  | ns |
| tpwVL tpWVH <br> tpWRL tpWRH <br> tpwsL tpWSH | Pulse width <br> V: LOW <br> V: HIGH <br> R: LOW <br> R: HIGH <br> STB: LOW <br> STB: HIGH |  |  | $\begin{aligned} & 20 \\ & 20 \\ & 20 \\ & 20 \\ & 20 \\ & 20 \end{aligned}$ |  | ns ns ns ns ns ns |
| $\begin{aligned} & t_{f C A} \\ & t_{f} C B \end{aligned}$ | Fall time TCA TCB |  |  | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

## AC ELECTRICAL CHARACTERISTICS (Contined)

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{f}_{\mathrm{PR}}$ | Prescaler input frequency | All division ratios |  | 30 |  | MHz |
| $\mathrm{f}_{\mathrm{DIV}}$ | Binary divider frequency | All division ratios |  | 30 |  | MHz |
| fosc | Crystal oscillator frequency |  |  | 10 |  | MHz |
| $\begin{aligned} & \mathrm{I} \mathrm{ICC} \\ & \mathrm{ICC} \end{aligned}$ | Average power supply current with speed-up $1.10^{15}$ without speed-up ${ }^{16}$ | Locked state |  | $\begin{aligned} & 3.6 \\ & 3.2 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

## NOTES:

1. Definitions.
$R_{A}=$ external biasing resistor between pins TRA and $V_{S S}, 68 \mathrm{k} \Omega \pm 30 \%$
$\mathrm{C}_{\mathrm{A}}=$ external timing capacitor for time/voltage converter, between pins TCA and $\mathrm{V}_{S S}$
$\mathrm{C}_{B}=$ external timing capacitor for phase modulator, between pins TCB and $\mathrm{V}_{S S}$
$\mathrm{C}_{\mathrm{C}}=$ external hold capacitor between pins TCC and $\mathrm{V}_{S S}$
$C_{D}=$ decoupling capacitor between pins TRA and $V_{D D}$
Logic inputs. V, R, STB, $\mathrm{A}_{0}$ to $\mathrm{Ag}_{\mathrm{g}}, \mathrm{NS}_{0}, \mathrm{NS}_{1}, \mathrm{OSC}$
Logic outputs: OL, PC 2, XTAL, OUT
Analog signals: TCA, TCB, TCC and MOD
2. TRA at $V_{D D}$, TCA, TCB, TCC and MOD at $V_{S S}$, logıc inputs at $V_{S S}$ or $V_{D D}$
3. All logic inputs at $V_{S S}$ or $V_{D D}$
4. $R_{A}$ connected; its value chosen such that $I_{\text {TRA }}=100 \mu \mathrm{~A}$

5 The analog switch is in the ON position (see Figure 1)


Figure 1. Equivalent Cicuit for Note 5
6. The analog switch is in the ON position (see Figure 2)


Figure 2. Equivalent Circuit for Note 6


Figure 3. Circuit for Note 7

## 8. See Figure 4.



Figure 4. Equivalent Circuit for $\mathrm{PC}_{1}$ Sink Current
9. See Figure 5.
10. This guarantees the DC voltage gain, combined with DC offset.
Input condition. $0.3 \mathrm{~V}_{\mathrm{DD}} \leqslant \mathrm{V}_{\mathrm{TCC}} \leqslant 07 \mathrm{~V}_{\mathrm{DD}}$. $\Delta V=V_{P C 1}-V_{T C C}$.

1. Switching level at TCA, generating an Ex-OR signal, during increasing input voltage
2. See Figure 7.
3. Definition of the ramp linearity at full swing See Figure 8.
4. The external components and modulation input voltage must be chosen such that this requirement will be fulfilled, to ensure that $C_{A}$ is sufficiently discharged during that time.


Figure 5. Equivalent Circuit for $\mathrm{PC}_{1}$ Source Circuit


Figure 6. Circuit for Note 10


Figure 7. Waveform at the Output

15. Circuit connections for power supply current specification, with speed-up $1: 10$. V and R are in the range of $\mathrm{PC}_{1}$, such that the output voltage at $\mathrm{PC}_{1}$ is equal to 5 V
$\mathrm{f}_{\mathrm{OSC}}=5 \mathrm{MHz}$ (external clock)
$\mathrm{f}_{\mathrm{STB}}=12.5 \mathrm{kHz}$
$\mathrm{f}_{\mathrm{V}}=125 \mathrm{kHz}$

16. Circuit connections for power supply current specification, without speed-up. V and R are in the range of $\mathrm{PC}_{1}$, such that the output voltage at $\mathrm{PC}_{1}$ is equal to 5 V .
fosc $=5 \mathrm{MHz}$ (external clock)
$\mathrm{S}_{\mathrm{STB}}=12.5 \mathrm{kHz}$
$\mathrm{f}_{\mathrm{v}}=12.5 \mathrm{kHz}$


Figure 11. Test Circuit for Measuring AC Characteristics

## FUNCTIONAL DESCRIPTION

## Phase Comparator 1

Phase comparator $1\left(\mathrm{PC}_{1}\right)$ is built around a SAMPLE and HOLD circuit. A negative-going transition at the $V$ input causes the hold capacitor $\left(C_{A}\right)$ to be discharged and, after a
specified delay, caused by the Phase Modula tor by means of an internal $\mathrm{V}^{\prime}$ pulse, it produces a positive-going ramp. A negativegoing transition at the $R$ input terminates the ramp. Capacitor $C_{A}$ holds the voltage that the ramp has attained. Via an internal sampling switch this voltage is transferred to $\mathrm{C}_{\mathrm{C}}$ and in
turn buffered and made available at output $\mathrm{PC}_{1}$.
If the ramp terminates before an $R$ input is present, an internal end of ramp (EOR) signal is produced. These actions are illustrated in Figure 12.


Figure 12. Waveforms Associated With PC 1

Frequency Synthesizer

The result phase characteristic is shown in Figure $13 \mathrm{PC}_{1}$ is designed to have a high gain, typically $3200 \mathrm{~V} /$ cycle (at 125 kHz ) This enables a low noise performance.

## Phase Comparator 2

Phase comparator $2\left(\mathrm{PC}_{2}\right)$ has a wide range, which enables faster lock times to be achieved than otherwise would be possible it has a linear $\pm 360^{\circ} \mathrm{C}$ phase range, which corresponds to a gain of typically $5 \mathrm{~V} /$ cycle. This digital phase comparator has three stable states

- Reset state
- $\mathrm{V}^{\prime}$ leads R state
- R leads $V^{\prime}$ state

Conversion from one state to another takes place accordıng to the state diagram of Figure 14
Output produces positive or negative-going pulses with variable width; they depend on the phase relationship of $R$ and $V^{\prime}$. The average output voltage is a linear function of the phase difference Output $\mathrm{PC}_{2}$ remains in the high-impedance OFF state in the region in which $\mathrm{PC}_{1}$ operates. The resultant phase characteristic is shown in Figure 15.

## Strobe Function

The strobe function is intended for applicatıons requiring extremely fast lock times. In normal operation the additional strobe input (STB) can be connected to the V input and the circuit will function as described in the previous sections.
In single, phase-locked loop type frequency synthesizers, the comparison frequency generally used is either the nominal channel spacing or a sub-multiple, $\mathrm{PC}_{2}$ runs at the higher frequency (a higher reference frequency must also be used), while strobing takes place on the lower frequency, thereby obtaining a decrease in lock tıme In a system using the Universal Divider HEF4751V, the output OFS cycles on the lower frequency, the output OFF cycles on the higher frequency

## Out-of-Lock Function

There are a number of situations in which the system goes from the locked to the out-oflock state (OL goes HIGH)

1. When $V^{\prime}$ leads $R$, however out of the range of $\mathrm{PC}_{1}$.
2 When $R$ leads $V^{\prime}$.
3 When an $R$ pulse is missing.
4 When a $V$ pulse is missing
5 When two successive STB commands occur, the first without corresponding $V$ signal.

## Phase Modulator

The phase modulator only uses one external capacitor, $C_{B}$ at pin TCB $A$ negative-going


transition at the $V$ input causes $C_{B}$ to produce a positive-going linear ramp. When the ramp has reached a value almost equal to the modulation input voltage (at MOD), the ramp termınates, $C_{B}$ dıscharges and a start signal to the $C_{A}$ ramp at TCA is produced. A linear phase modulation is reached in this way. If no modulation is required, the MOD input must be connected to a fixed voltage of a certain positive value up to $V_{D D}$. Care must be taken that the $\mathrm{V}^{\prime}$ pulse is never smaller than the minımum value to ensure that the external capacitor of $\mathrm{PC}_{1}\left(\mathrm{C}_{A}\right)$ can be discharged during that time Since the $V^{\prime}$ pulse width is directly related to the TCB ramp duration, there is a requirement for the minimum value of this ramp duration.

## Reference Oscillator

The reference oscillator normally operates with an external crystal as shown in the block diagram. The internal circuitry can be used as a buffer amplifier in case an external reference should be required

## Reference Divider

The reference divider consists of a binary divider with a programmable division ratio of 1-to-1024 and a prescaler with selectable division ratios of $1,2,10$ and 100, according to the following tables:
Binary divider

| $N\left(A_{0}\right.$ TO $\left.A_{9}\right)$ | DIVISION RATIO |
| :---: | :---: |
| 0 | 1024 |
| $0 \leqslant N \leqslant 1023$ | $N$ |

## Prescaler

| PROGRAMMING <br> WORD <br> $\left(\mathbf{N S}_{\mathbf{0}}, \mathbf{N S}_{\mathbf{1}}\right)$ | DIVISION RATIO |
| :---: | :---: |
| 0 | 1 |
| 1 | 2 |
| 2 | 10 |
| 3 | 100 |

Frequency Synthesizer

In this way, suitable comparison frequencies can be obtained from a range of crystal frequencies. The divider can also be used as a 'stand-alone' programmable divider by connecting input TRA to $V_{D D}$, which causes all internal analog currents to be switched off.

## Biasing Circuitry

The biasing circuitry uses an external current source or resistor, which has to be connected between the TRA and $V_{\text {SS }}$ pins. This circuitry supplies all analog parts of the circuit. Consequently the analog properties of the device, such as gain, charge currents, speed, power dissipation, impedance levels, etc., are mainly determined by the value of the input current at TRA. The TRA input must be decoupled to $V_{D D}$, as shown in Figure 16. The value of $C_{D}$ has to be chosen such that the TRA input is 'clean', e.g., 10 nF at $\mathrm{R}_{\mathrm{A}}=68 \mathrm{k} \Omega$.


Figure 16. Decoupling of Input TRA


## Signetics

HEF4751V
Universal Divider

Product Specification

## Linear Products

## DESCRIPTION

The HEF4751V is a universal divider (UD) intended for use in high-performance phase-locked loop frequency synthesizer systems. It consists of a chain of counters operating in a programmable feedback mode. Programmable feedback signals are generated for up to three external (fast) $\div 10 / 11$ prescalers.

The system comprising one HEF4751V UD together with prescalers is a fullyprogrammable divider with a maxımum configuration of 5 decimal stages, a programmable mode $M$ stage $(1 \leqslant M \leqslant 16$, non-decimal fraction channel selection), and a mode $H$ stage ( $H=1$ or 2, stage for half-channel offset). Programming is performed in BCD code in a bit-parallel, digit-serial format. To accommodate fixed or variable frequency offset, two numbers are applied in parallel, one being subtracted from the other to produce the internal program. The decade selection address is generated by an internal program counter which may run continuously or on demand. Two or more universal dividers can be cascaded. Each extra UD (in slave mode) adds two decades to the system. The combination retains the full programmability and features of a single UD. The UD provides a fast output signal flip-flop at output OFF, which can have a phase jitter of $\pm 1$ system input period, to allow fast frequency locking. The slow output signal FS at output OFS, which is jitter-free, is used for fine phase control at a lower speed.

## FEATURES

(in combination with HEF4750V) are:

- Wide choice of reference frequency using a single crystal
- High-performance phase comparator - low phase noise low spurii
- System operation to $>\mathbf{1 G H z}$
- Typical 15 MHz input at 10 V
- Flexible programming: frequency offsets ROM compatible fractional channel capability
- Program range 6.5 decades, including up to 3 decades of prescaler control
- Division range extension by cascading
- Built-in phase modulator
- Fast lock feature
- Out-of-lock indication
- Low power dissipation and high noise immunity


## APPLICATIONS

- VHF/UHF mobile radios
- HF SSB transceivers
- Airborne and marine communications and navigations
- Broadcast transmitters
- High quality radio and television receivers
- Signal generators


## PIN CONFIGURATION



ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 28 -Pın Plastıc DIP (SOT-117) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | HEF4751VPN |
| 28 -Pin Cerdıp (SOT-135A) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | HEC4751VDBF |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | -0.5 to +15 | V |
| $\mathrm{~V}_{1}$ | Voltage on any input | -05 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\pm 1$ | DC current into any input or output | 10 | mA |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation per package <br> for $\mathrm{T}_{\mathrm{A}}=0$ to $+85^{\circ} \mathrm{C}$ | 500 | mW |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation per output for <br> $\mathrm{T}_{\mathrm{A}}=0$ to $+85^{\circ} \mathrm{C}$ | 100 | mW |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| SYMBOL | PARAMETER | $V_{D D}$ <br> (V) | $V_{\text {OH }}$ <br> (V) | $\mathrm{V}_{\mathrm{OL}}$ <br> (V) | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| lol | Output (sink) current LOW | $\begin{gathered} 4.75 \\ 5 \\ 10 \end{gathered}$ |  | $\begin{aligned} & 0.4 \\ & 0.4 \\ & 05 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 1.7 \\ & 2.9 \end{aligned}$ |  | $\begin{aligned} & 1.4 \\ & 1.5 \\ & 2.7 \end{aligned}$ |  | $\begin{aligned} & 1.1 \\ & 1.2 \\ & 2.2 \end{aligned}$ |  | mA <br> mA <br> mA |
| $-\mathrm{loH}$ | Output (source) current HIGH | $\begin{gathered} 5 \\ 5 \\ 10 \end{gathered}$ | $\begin{aligned} & \hline 4.6 \\ & 2.5 \\ & 9.5 \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 30 \\ & 30 \end{aligned}$ |  | $\begin{gathered} \hline 085 \\ 2.5 \\ 2.5 \end{gathered}$ |  | $\begin{gathered} 055 \\ 1.7 \\ 1.7 \end{gathered}$ |  | mA <br> mA <br> mA |

AC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{S S}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; input transition times $\leqslant 20 \mathrm{~ns}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | $V_{D D}$ <br> (V) | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\text {PHL }}$ | Propagation delay IN $\rightarrow \overline{\mathrm{OSY}}$ <br> HIGH-to-LOW | $C_{L}=10 \mathrm{pF}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ |  | $\begin{gathered} 135 \\ 45 \end{gathered}$ | $\begin{gathered} 270 \\ 90 \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| ${ }^{\text {tTHL }}$ <br> ${ }^{\text {tTLL }}$ | Output transition times HIGH-to-LOW <br> LOW-to-HIGH | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ | $\begin{gathered} 5 \\ 10 \\ 5 \\ 10 \end{gathered}$ |  | $\begin{aligned} & 30 \\ & 12 \\ & 45 \\ & 20 \end{aligned}$ | $\begin{aligned} & 60 \\ & 25 \\ & 90 \\ & 40 \end{aligned}$ |  |
| ${ }^{\text {max }}$ | Maxımum input frequency; $\mathbb{N}$ | $\left\{\begin{array}{l}\delta=50 \% \\ \mathrm{CO}_{\mathrm{b}} \text { ratıo }>1\end{array}\right.$ | 5 10 | $\begin{gathered} 4 \\ 12 \end{gathered}$ | $\begin{gathered} 8 \\ 24 \end{gathered}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| $f_{\text {MAX }}$ | Maximum input frequency, ${ }^{\text {IN }}$ | $\left\{\begin{array}{l}\delta=50 \% \\ \mathrm{CO}_{\mathrm{b}} \text { ratio }=1\end{array}\right.$ | 5 10 | 2 | $\begin{gathered} 4 \\ 12 \end{gathered}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| ${ }_{\text {f MAX }}$ | Maximum input frequency; PC |  | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 0.15 \\ 0.5 \end{gathered}$ | $\begin{aligned} & 0.3 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Typical Formula for P ( $\mu \mathrm{W}$ ) |  |  |  |  |  |  |  |
| PD | Dynamic power dissipation per package $(P)^{1}$ | $\begin{gathered} 5 \mathrm{~V} \\ 10 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & f_{1}+\Sigma \\ & f_{1}+\Sigma \end{aligned}$ | $\begin{aligned} & \left.C_{L}\right) \times \\ & \left.C_{L}\right) \times \end{aligned}$ |  |  |

## NOTE:

$\mathrm{f}_{\mathrm{l}}=$ input frequency $(\mathrm{MHz})$
$\mathrm{f}_{\mathrm{O}}=$ output frequency (MHz)
$\mathrm{C}_{\mathrm{L}}=$ load capacitance ( pF )
$\Sigma\left(\mathrm{fo}_{\mathrm{L}}\right)=$ sum of outputs
$V_{D D}=$ supply voltage (V)

Universal Divider



Figure 2. Timing Diagram Showing Program Data Inputs

## Allocation of Data Input

| FETCH PERIOD | INPUTS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bar{A}_{3}$ | $\bar{A}_{2}$ | $\bar{A}_{1}$ | $\bar{A}_{0}$ | $\bar{B}_{3}$ | $\bar{B}_{2}$ | $\overline{\mathbf{B}}$ |  | S1 |
| 0 | $\mathrm{n}_{0 \mathrm{~A}}$ |  |  |  | $\mathrm{n}_{0 \mathrm{~B}}$ |  |  |  | $\mathrm{b}_{\text {in }}$ |
| 1 | $\mathrm{n}_{1 \mathrm{~A}}$ |  |  |  | $\mathrm{n}_{1 \mathrm{~B}}$ |  |  |  | X |
| 2 | $\mathrm{n}_{2 \mathrm{~A}}$ |  |  |  | $\mathrm{n}_{2 \mathrm{~B}}$ |  |  |  | X |
| 3 | $n_{3 A}$ |  |  |  | $\mathrm{n}_{3 \mathrm{~B}}$ |  |  |  | X |
| 4 | $\mathrm{n}_{4 \mathrm{~A}}$ |  |  |  | $\mathrm{n}_{4 \mathrm{~B}}$ |  |  |  | X |
| 5 | $\mathrm{n}_{5 \mathrm{~A}}$ |  |  |  | $\mathrm{CO}_{\mathrm{b}}$ control |  | $\mathrm{n}_{5 B}$ |  | X |
| 6 | M |  |  |  |  |  |  | annel trol | X |

## Allocation of Data Input $\bar{B}_{3}$ to $\overline{\mathbf{B}}_{\mathbf{0}}$ During Fetch Period 6

| $\overline{\mathbf{B}}_{3}$ | $\overline{\mathbf{B}}_{\mathbf{2}}$ | CO $_{\mathrm{b}}$ DIVISION RATIO |
| :---: | :---: | :---: |
| L | L | 1 |
| L | $H$ | 2 |
| $H$ | L | 5 |
| $H$ | $H$ | $10 / 11$ |


| $\overline{\mathbf{B}}_{1}$ | $\overline{\mathbf{B}}_{\mathbf{0}}$ | $1 / 2$ CHANNEL CONFIGURATION |
| :---: | :---: | :---: |
| $L$ | $L$ | $H=1$ |
| $L$ | $H$ | $H=2, n_{h}=0$ |
| $H$ | $H$ | $H=2 ; n_{h}=1$ |
| $H$ | $L$ | test state |

$\mathrm{H}=\mathrm{HIGH}$ state (the more positive voltage)
$\mathrm{L}=$ LOW state (the less positive voltage)
$X=$ state is immaterial

## PROGRAM DATA INPUT (see also Figures 1 and 2)

The programming process is tımed and controlled by input PC and PE When the program enable (PE) input is HIGH, the positive edges of the program clock (PC) signal step through the internal program counter in a sequence of 8 states. Seven states define fetch periods, each indıcated by a LOW signal at one of the corresponding data address outputs $\left(\overline{\mathrm{OD}}_{0}\right.$ to $\left.\overline{\mathrm{OD}}_{6}\right)$ These data address signals may be used to address the external program source The data fetched from the program source is applied to inputs $\overline{\mathrm{A}}_{0}$ to $\overline{\mathrm{A}}_{3}$ and $\bar{B}_{0}$ to $\bar{B}_{3}$ When PC is LOW in a fetch period, an internal load pulse is generated. The data is valid during this time and has to be stable When PE is LOW, the programming cycle is interrupted on the first positive edge of PC. On the next negative edge at input PC, fetch period 6 is entered. Data may enter asynchronously in fetch period 6.

Ten blocks in the UD need program input signals (see Block Diagram). Four of these $\left(\mathrm{CO}_{\mathrm{b}}, \mathrm{C} 3, \mathrm{C} 4\right.$ and RSH$)$ are concerned with the configuration of the UD and are programmed in fetch period 6. The remaining blocks (RS0 to RS4 and C1) are programmed with number $P$, consisting of six internal digits $\mathrm{n}_{0}$ to $\mathrm{n}_{5}$.

$$
\begin{aligned}
P= & \left(n_{5} \cdot 10^{4}+n_{4} \cdot 10^{3}+n_{3} \cdot 10^{2}+n_{2}\right. \\
& \left.10+n_{1}\right) \cdot M+n_{0}
\end{aligned}
$$

These digits are formed by a substractor from two external numbers $A$ and $B$ and a borrowin $\left(b_{i n}\right)$
$P=A-B-b_{\text {in }}$ or if this result is negative; $P=A-B-b_{1 n}+M \cdot 10^{5}$.

The numbers $A$ and $B$, each consisting of six four bit digits $n_{A}$ to $n_{5 A}$ and $n_{0 B}$ to $n_{5 B}$, are applied in fetch period 0 to 5 to the inputs $\bar{A}_{0}$ to $\overline{\mathrm{A}}_{3}$ (data A ) and $\overline{\mathrm{B}}_{0}$ to $\overline{\mathrm{B}}_{3}$ (data B ) in binary coded negative logıc.

$$
\begin{aligned}
A= & \left(n_{5 A} \cdot 10^{4}+n_{4 A} \cdot 10^{3}+n_{3 A} \cdot\right. \\
& \left.10^{2}+n_{2 A} \cdot 10+n_{1 A}\right) \cdot M+n_{0 A} \\
B= & \left(n_{5 B} \cdot 10^{4}+n_{4 B} \cdot 10^{3}+n_{3 B} \cdot 10^{2}+n_{2 B} .\right. \\
& \left.10+n_{1 B}\right) \cdot M+n_{0 B}
\end{aligned}
$$

Borrow-in $\left(\mathrm{b}_{\mathrm{in}}\right)$ is applied via input SI in fetch perıod $0(\mathrm{SI}=\mathrm{HIGH}$ borrow; $\mathrm{SL}=\mathrm{LOW} \cdot$ no borrow).

Counter C 1 is automatically programmed with the most significant non-zero digit ( $\mathrm{n}_{\mathrm{ms}}$ ) from the internal digits $n_{5}$ to $n_{2}$ of number $P$ The counter chain $\mathrm{C}-2$ to C 1 (Figure 1) is fully programmable by the use of pulse rate feedback.

Rate feedback is generated by the rate selectors RS4 to RSO and RSH, which are programmed with digits $n_{4}$ to $n_{0}$ and $n_{h}$, respectively In fetch period 6 the fractional counter C 3 , half-channel counter C 4 and $\mathrm{CO}_{\mathrm{b}}$ are programmed and configured via data $B$ inputs. Counter C3 is programmed in fetch period 6 via data $A$ inputs in negative logic (except all HIGH is understood as: $M=16$ ). The counter C0 is a side steppable 10/11 counter composed of an internal part $\mathrm{CO}_{\mathrm{b}}$ and an external part $\mathrm{CO}_{\mathrm{a}}$. $\mathrm{CO}_{\mathrm{b}}$ is configured via $\overline{\mathrm{B}}_{3}$ and $\overline{\mathrm{B}}_{2}$ to a division ratio of 1 or 2 or $10 / 11$; $\mathrm{CO}_{\mathrm{a}}$ must have the complementary ratıo 10 /

11 or $5 / 6$ or $2 / 3$ or 1 , respectively. In the latter case, $\mathrm{CO}_{\mathrm{b}}$ comprises the whole C 0 counter with internal feedback. $\mathrm{CO}_{\mathrm{a}}$ is then not required.

The half channel counter C 4 is enabled with $\overline{\mathrm{B}}_{0}=$ HIGH and disabled with $\overline{\mathrm{B}}_{0}=$ LOW With C4 enabled, a half channel offset can be programmed with input $\bar{B}_{1}=H I G H$, and no offset with $\bar{B}_{1}=$ LOW.

## FEEDBACK TO PRESCALERS

## (see also Figures 3 and 4)

The counters $\mathrm{C} 1, \mathrm{C}, \mathrm{C}-1$ and $\mathrm{C}-2$ are side-steppable counters, i.e., their division ratio may be increased by one, by applying a pulse to a control terminal for the duration of one division cycle. Counter C2 has 10 states, which are accessible as timing signals for the rate selectors RS1 and RS4. A rate selector, programmed with $n$ ( $n_{1}$ to $n_{4}$ in the UD) generates $n$ of 10 basic tıming periods an active signal. Since $n \leqslant 9$, 1 of 10 periods is always non-active. In this period RS1 transfers the output of rate selector RSO, which is timed by counter C3 and programmed with $\mathrm{n}_{0}$. Similarly, RSO transfers RSH output during one period of C3. Rate selector RSH is timed by C 4 and programmed with $\mathrm{n}_{\mathrm{h}}$. In one of the two states of C4, if enabled, or always, if C4 is disabled, RSH transfers the LOW active signal at input $\overline{\mathrm{RI}}$ to RSO. If $\overline{\mathrm{RI}}$ is not used it must be connected to HIGH. The feedback output signals of RS1, RS2 and RS3 are externally available as active LOW signals at outputs $\overline{\mathrm{OFB}}_{1}, \overline{\mathrm{OFB}}_{2}$ and $\overline{\mathrm{OFB}}_{3}$.
Output $\overline{\mathrm{OFB}}_{1}$ is intended for the prescaler at the highest frequency (if present), $\overline{\mathrm{OFB}}_{2}$ for

Universal Divider
the next (if present) and $\overline{\mathrm{OFB}}_{3}$ for the lowest frequency prescaler (if present) A prescaler needs a feedback signal, which is timed on one of its own division cycles in a basic timing period. The timing signal at $\overline{O S Y}$ is LOW during the last UD input period of a basic timing period and is suitable for timing of the feedback for the last external prescaler. The synchronization signal for a preceding prescaler is the OR-function of the sync. Input and sync. output of the following prescaler (all sync. signals active LOW).

## CASCADING OF UDs (see

## Figure 6)

A UD is programmed into the 'slave' mode by the program input data. $n_{2 A}=11, n_{2 B}=10$, $n_{3 A}=n_{4 A}=n_{3 B}=n_{4 B}=n_{5 B}=0$. $A \cup D$ operating in the slave mode performs the function
of two extra programmable stages $\mathrm{C2}^{\prime}$ and C3' to a 'master' (not slave) mode operating UD More slave UDs may be used, every slave adding two lower significant digits to the system.
Output $\overline{\mathrm{OFB}}_{3}$ is converted to the borrow output of the program data subtractor, which is valıd after fetch period 5 . Input SI is the borrow input (both in master and in slave mode), which has to be valid in fetch perıod 0. Input SI has to be connected to output $\overline{\mathrm{OFB}}_{3}$ of a following slave, if not present to LOW. For proper transfer of the borrow from a lower to a higher significant UD subtractor, the UDs have to be programmed sequentially in order of significance or synchronously if the program is repeated at least the number of UDs in the system.
Rate input $\overline{R I}$ and output OFS must be connected to rate output $\overline{\mathrm{OFB}}_{1}$ and the input

IN of the next slave UD. The combination thus formed retains the full programmability and features of one UD.

## OUTPUT (see Figure 5)

The normal output of the UD is the slow output OFS, which consists of evenly spaced LOW pulses.

This output is intended for accurate phase comparison. If a better frequency acquisition time is required, the fast output OFF can be used. The output frequency on OFF is a factor $M \cdot H$ higher than the frequency on OFS. However, phase jitter of maximum $\pm 1$ system input period occurs at OFF, since the division ratio of the counters preceding OFF are varied by slow feedback pulse trains from rate selectors following OFF.


LD06521S
Figure 3. Block Diagram Showing Feedback to Prescalers


NOTE:
1 Scaling factor
Figure 4. Timing Diagram Showing Signals Occurring In Figure 3


Figure 5. Timing Diagram Showing Output Pulses


Figure 6. Block Diagram Showing Cascading of UDs

# Signetics 

Product Specification

## Linear Products

## DESCRIPTION

The SAA1057 performs the entire PLL synthesizer function (from frequency inputs to tuning voltage output) for all types of radios with the AM and FM frequency ranges.

The circuit comprises the following:

- Separate input amplifiers for the AM and FM VCO-signals.
- A divider-by-10 for the FM channel.
- A multiplexer which selects the AM or FM input.
- A 15-bit-programmable divider for selecting the required frequency.
- A sample-and-hold phase detector for the in-lock condition, to achıeve the high spectral purity of the VCO signal.
- A digital memory frequency/phase detector, which operates at a 32 times higher frequency than the sample-and-hold phase detector, so fast tuning can be achieved.
- An in-lock counter detects when the system is in-lock. The digital phase detector is switched-off automatically when an in-lock condition is detected.
- A reference frequency oscillator followed by a reference divider. The frequency is generated by a 4 MHz quartz crystal. The reference frequency can be chosen either 32 kHz or 40 kHz for the digital phase detector (that means 1 kHz and 1.25 kHz for the sample-andhold phase detector), which results in tuning steps of 1 kHz and 1.25 kHz for $A M$, and 10 kHz and 12.5 kHz for FM .
- A programmable current amplifier (charge pump), which controls the output current of both the digital and the sample/hold phase detector in a range of 40 dB . It also allows the loop gain of the tuning system to be adjusted by the microcomputer.
- A tuning voltage amplifier, which can deliver a tuning voltage of up to 30 V .
- BUS: this circuitry consists of a format control part, a 16 -bit shift register and two 15-bit latches. Latch A contains the to be tuned frequency information in a binary code. This binary-coded number, multiplied by the tuning spacing, is equal to the synthesized frequency. The programmable divider (without the fixed divide-by-10 prescaler for FM) can be programmed in a range between 512 and 32,767. Latch B contains the control information.


## FEATURES

- On-chip prescaler with up to 120 MHz input frequency
- On-chip AM and FM input amplifiers with high sensitivity ( 30 mV and 10 mV , respectively)
- Low current drain (typically 16 mA for $A M$ and 20 mA for FM) over a wide supply voltage range (3.6V to 12 V )
- On-chip amplifier for loop filter for both AM and FM (up to 30V tuning voltage)
- On-chip programmable current amplifier (charge pump) to adjust the loop gain
- Only one reference frequency for both AM and FM
- High signal purity due to a sample and hold phase detector for the in-lock condition
- High tuning speed due to a powerful digital memory phase detector during the out-lock condition
- Tuning steps for $\mathbf{A M}$ are: $\mathbf{1 k H z}$ or 1.25 kHz for a VCO frequency range of 512 kHz to 32 MHz
- Tuning steps for FM are: 10 kHz or 12.5 kHz for a VCO frequency range 70 MHz to 120 MHz
- Serial 3-line bus interface to a microcomputer
- Test/features


## PIN CONFIGURATION

| N Package |  |
| :---: | :---: |
| TR 1 | 18 TEST |
| TCA 2 | 17 XTAL |
| tCB 3 | $16 \mathrm{v}_{\text {cc2 }}$ |
| DCs 4 | 15 veE |
| IN 5 | $14 . \mathrm{CLB}$ |
| OUT 6 | $13]$ DLEN |
| $v_{\text {cc3 }} 7$ | 12] DATA |
| FFM 8 | 11 fam |
| $\mathrm{V}_{\mathrm{CC1}} 9$ | 10 DCA |
|  | CD11490s |

## APPLICATIONS

- Hi-Fi radios
- Auto radios
- Communication receivers


## PLL Radio Tuning Circuit

SAA1057

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 18-Pin Plastic DIP (SOT-102HE) | $-25^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ | SAA1057N |

## BLOCK DIAGRAM



PLL Radio Tuning Circuit

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} 1} ; \mathrm{V}_{\mathrm{CC} 2}$ | Supply voltage; logic and analog part | -0.3 to 13.2 | V |
| $\mathrm{~V}_{\text {CC3 }}$ | Supply voltage; output amplifier | $\mathrm{V}_{\mathrm{CC} 2}$ to +32 | V |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | 800 | mW |
| $\mathrm{~T}_{\text {A }}$ | Operatıng ambient temperature range | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

DC AND AC CHARACTERISTICS $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=30 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC} 1}$ <br> $\mathrm{V}_{\mathrm{CC} 2}$ <br> $\mathrm{V}_{\mathrm{CC}} 3$ | Supply voltages |  | $\begin{gathered} 3.6 \\ 3.6 \\ \mathrm{~V}_{\mathrm{CC} 2} \end{gathered}$ | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \\ & 31 \end{aligned}$ | V V |
| $I_{\text {tot }}$ <br> $I_{\text {tot }}$ <br> $I_{C C 3}$ | Supply currents ${ }^{1}$ AM mode <br> FM mode | $\begin{gathered} I_{\text {TOT }}=I_{\text {ICC1 }}+I_{\text {ICC2 }} \text { in-lock: } \\ \text { BRM }=\text { '1'; } \\ \text { PDM }=\text { '0' IOUT }=0 \end{gathered}$ | 0.3 | $\begin{aligned} & 16 \\ & 20 \\ & 0.8 \end{aligned}$ | 1.2 | mA <br> mA <br> mA |
| RF inputs (FAM, FFM) |  |  |  |  |  |  |
| $\mathrm{f}_{\text {FAM }}$ | AM input frequency |  | 512 kHz |  | 32 | MHz |
| $\mathrm{f}_{\text {FFM }}$ | FM input frequency |  | 70 |  | 120 | MHz |
| $V_{\text {I(RMS }}$ | Input voltage at FAM |  | 30 |  | 500 | mV |
| $\mathrm{V}_{\text {I(RMS }}$ | Input voltage at FFM |  | 10 |  | 500 | mV |
| $\mathrm{R}_{1}$ | Input resistance at FAM |  |  | 2 |  | k $\Omega$ |
| $\mathrm{R}_{1}$ | Input resistance at FFM |  |  | 135 |  | $\Omega$ |
| $\mathrm{C}_{1}$ | Input capacitance at FAM |  |  | 3.5 |  | pF |
| $\mathrm{C}_{1}$ | Input capacitance at FFM |  |  | 3 |  | pF |
| $\mathrm{V}_{\mathrm{S}} / \mathrm{V}_{\mathrm{NS}}$ | Voltage ratio allowed between selected and non-selected input |  |  | -30 |  | dB |
| Crystal oscillator (XTAL) ${ }^{2}$ |  |  |  |  |  |  |
| $\mathrm{f}_{\text {XTAL }}$ | Maxımum input frequency |  | 4 |  |  | MHz |
| RS | Crystal series resistance |  |  |  | 150 | $\Omega$ |
| BUS inputs (DLEN, CLB, DATA) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input voltage LOW |  | 0 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage HIGH |  | 2.4 |  | $\mathrm{V}_{\mathrm{CC} 1}$ | V |
| $-\mathrm{ILL}^{\text {L }}$ | Input current LOW | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IIH | Input current HIGH | $\mathrm{V}_{\mathrm{H}}=2.4 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |

DC AND AC CHARACTERISTICS (Continued) $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC} 3}=30 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.


DC AND AC CHARACTERISTICS (Continued) $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC} 3}=30 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Output amplifier (IN, OUT) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input voltage <br> in-lock; equal to internal reference voltage |  |  | 1.3 |  | V |
| $V_{\text {OUT }}$ <br> Vout <br> Vout | Output voltages mınımum $-\mathrm{I}_{\mathrm{OUT}}=1 \mathrm{~mA}$ <br> maximum $\mathrm{I}_{\mathrm{OUT}}=1 \mathrm{~mA}$ <br> maximum $\mathrm{I}_{\mathrm{OUT}}=01 \mathrm{~mA}$ |  | $\begin{aligned} & V_{\mathrm{CC3}_{3}}-2 \\ & V_{\mathrm{CC}_{3}-1} \end{aligned}$ |  | 0.5 | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| $\pm$ IOUT | Maximum output current, $\mathrm{V}_{\text {OUT }}=1 / 2 \mathrm{~V}_{\text {CC3 }}$ |  | 5 |  |  | mA |
| Test output (TEST) ${ }^{7}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {TL }}$ | Output voltage LOW |  |  |  | 0.5 | V |
| $\mathrm{V}_{\text {TH }}$ | Output voltage HIGH |  |  |  | 12 | V |
| Itoff | Output current OFF, $\mathrm{V}_{\text {TH }}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| Iton | Output current ON, $\mathrm{V}_{\text {TL }}$ |  | 150 |  |  | $\mu \mathrm{A}$ |
| Ripple rejection (see Figure 4) |  |  |  |  |  |  |
|  | At $\mathrm{f}_{\text {RIPPLE }}=100 \mathrm{~Hz}$ $\Delta \mathrm{V}_{\mathrm{CC}} / \Delta \mathrm{V}_{\text {OUT }}$ $\Delta \mathrm{V}_{\mathrm{CC} 2} / \Delta \mathrm{V}_{\text {OUT }}$ $\Delta \mathrm{V}_{\text {CC3 }} / \Delta \mathrm{V}_{\text {OUT }}$ $\mathrm{V}_{\text {OUT }} \leqslant \mathrm{V}_{\text {CC3 }}-3 \mathrm{~V}$ |  |  | $\begin{aligned} & 77 \\ & 70 \\ & 60 \end{aligned}$ |  | dB <br> dB <br> dB |

## NOTES:

1. When the bus is in the active mode (see BRM in Control information), 45 mA should be added to the figures given
2. Pin 17 (XTAL) can also be used as input for an external clock The circuit for that is given in Figure 3 The values given in Figure 3 are a typical application example
3 See BUS information in section "Operation Description"
4 The output voltage at TCB and TCA is typically $1 / 2 V_{C C 2}+03 V$ when the tuning system is in-lock via the sample and hold phase detector. The control voltage at TCB is defined as the difference between the actual voltage at TCB and the value calculated from the formula $1 / 2 \mathrm{VCC2}+0.3 \mathrm{~V}$.
5 Crystal oscillator frequency $\mathrm{f}_{\mathrm{XTAL}}=4 \mathrm{MHz}$
6 The busy-tıme after word 'A' to another device which has more clock pulses than the SAA1057 (>17) must be the same as the busy-tıme for a next transmission to the SAA1057 When the other device has a separate DLEN or has less clock pulses than the SAA1057 it is not necessary to keep to this busy-time, $5 \mu$ s will be sufficient
7 Open-collector output

## PLL Radio Tuning Circuit

## OPERATION DESCRIPTION

## Control Information

The following functions can be controlled with
the data word bits in latch B. For data word
format and bit position see Fıgure 2.
FM FM/AM selection; '1' = FM, '0' = AM
REFH Reference frequency selection; ' 1 ' $=1.25 \mathrm{kHz}, ~ ' 0 '=1 \mathrm{kHz}$ (sample-and-hold phase detector)
CP3
CP2
CP1
CPO
Control bits for the programmable current amplifier (see section Characteristics)

SB2 enables last 8 bits (SLA to T0) of data word $B ;{ }^{\prime} 1$ ' = enables, ' 0 ' $=$ disables; when programmed ' 0 ', the last 8 bits of data word $B$ will be set to ' 0 ' automatically

SLA Load mode of latch $A$; '1' = synchronous, '0' = asynchronous
PDM1
PDM0
Phase detector mode

| PDM1 | PDM0 | DIGITAL PHASE DETECTOR |
| :---: | :---: | :---: |
| 0 | $x$ | Automatic on/off |
| 1 | 0 | on |
| 1 | 1 | off |

BRM Bus receiver mode bit; in this mode the supply current of the BUS receiver will be switched-off automatically after a data transmission (current-draw is reduced); ' 1 ' = current switched; ' 0 ' = current always on

Test bit; must be programmed always ' 0 '
Test bit; selects the reference frequency ( 32 or 40 kHz ) to the TEST pin
Test bit; must be programmed always ' 0 '
Test bit; selects the output of the programmable counter to the TEST pin

| T3 | T2 | T1 | T0 | TEST (PIN 18) |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | Reference frequency |
| 0 | 0 | 0 | 1 | Output programmable counter |
| 0 | 1 | 0 | 1 | Output in-lock counter <br> '0' $=$ out-lock |
| $11^{\prime}=$ in-lock |  |  |  |  |

## APPLICATION INFORMATION

## Initialize Procedure

Either a train of at least 10 clock pulses should be applied to the clock input (CLB) or word B should be transmitted, to achieve proper initialization of the device.
For the complete initialization (defining all control bits) a transmission of word B should follow. This means that the IC is ready to accept word A.

## Synchronous/Asynchronous Operation

Synchronous loading of the frequency word into the programmable counter can be
achieved when bit 'SLA' of word $B$ is set to ' 1 '. This mode should be used for small frequency steps where low tuning noise is important (e.g., search and manual tuning). This mode should not be used for frequency changes of more than 31 tuning steps. In this case asynchronous loading is necessary. This is achieved by setting bit 'SLA' to ' 0 '. The in-lock condition will then be reached more quickly, because the frequency information is loaded immediately into the divider.

## Restrictions to the Use of the

 Programmable Current AmplifierThe lowest current gain (0.023) must not be used in the in-lock condition when the supply
voltage $\mathrm{V}_{\mathrm{CC} 2}$ is below 5 V (CP3, CP2, CP1 and CPO are all set to ' 0 '). This is to avoid possible instabilty of the loop due to a too small range of the sample and hold phase detector in this condition.

## Transient Times of the Bus Signals

When the SAA1057 is operating in a system with continuous activity on the bus lines, the transient times at the bus inputs should not be less than 100 ns . Otherwise the signal-tonoise ratio of the tuning voltage is reduced.


Figure 1. BUS Format


## PLL Radio Tuning Circuit



Figure 3. Circuit Configuration Showing External 4MHz Clock


NOTE:
Values depend on the tuner diode characteristics
Figure 4. Application Example of the SAA 1057 PLL Frequency Synthesizer Module

## Signetics

Linear Products

## Authors J. Matull and J. Van Straaten

To remain competitive, manufacturers of domestic radios must not only produce a comprehensive range of reliable equipment with the required performance at the right price, but must also meet the needs of the market with regard to styling, ease of operation and available functions. Although the widespread use of integrated circuits has allowed vast improvements of performance and reliability and has increased the range of available faclities, the integrated circuits are not always optımally matched, resultıng in partıal redundancy and a large number of peripheral components. We foresaw this problem and were able to avoid it by using a total systems approach to manufacture our comprehensive range of ideally-matched integrated circuits for signal processing and digital control of tuning, displays and analog functions in all classes of radıo. We can now, therefore, devote our design resources and considerable knowledge of integration technologies and techniques to reducıng radıo manufacturers' development and assembly costs by minimizing the number of integrated circuits needed to implement the wide range of features and facilities required in today's radıos.

If a radio must incorporate facilities such as search tuning and/or tuning by direct entry of

# AN196 <br> Single-Chip Synthesizer for Radio Tuning 

Application Note

frequency at a keyboard, variable-capacitance diode tuning must be used and a stable local oscillator signal can be generated by indirect frequency synthesis with a phaselocked loop (PLL) controlled by a microcomputer. We have now used bipolar technology to combine analog circuits with several types of logic ( $I^{2} L$, ECL and miniwatt) so that all the functions previously performed by three integrated circuits can be performed by a single 18-pin LSI integrated circuit called synthesizer module SAA1057. The component economy afforded by the SAA1057 is amply illustrated by Figure 1 which shows that tuning synthesızer functions which previously required the use of three integrated circuits and a large number of peripheral components can now be performed by the SAA1057 and only 16 peripheral components.
The SAA1057 is not only economical with regard to the required number of components. It also consumes very little current ( $<20 \mathrm{~mA}$ ) and is able to meet the varied performance requirements of all classes of radıo from battery-powered portables to mains-powered hi-fı tuners. For example, a novel twin-phase detector system in the PLL achieves the fast tuning often required for car radios and also ensures that, when the PLL is locked, the VCO signal has high spectral
purity to ensure low distortion in hi-fi tuners. The wide frequency range (AM 512 kHz to $32 \mathrm{MHz}, F M 70 \mathrm{MHz}$ to 120 MHz ) and high maxımum tuning voltage ( 30 V ) make the SAA1057 suitable for multi-waveband mains sets. The low current consumption combined with the wide supply voltage range ( 3.6 V to 12 V ) due to internal stabilization allow it to be used in battery-powered portables.

In addition to the basic function of tuning by direct entry of frequency, the SAA1057 can also provide the following software-controlled faclities:

- Search tuning with muted interstation noise
- Contınuous up/down step tuning (manual tuning)
- Accurate storage and automatic tuning to preset frequencies
- Loading of frequency data in synchronism with the sampling frequency to prevent disturbance of the tuning lock
- Feed out of a number of internal signals for alignment purposes
- Adjustment of PLL current gain over 40 dB range $(0.023$ to 2.3 ) to eliminate switching of external loop filter components during waveband selection.


b. Synthesizer Module SAA1057 and 16 Peripheral Components

Figure 1. Basic Radio Tuning Synthesizers


Figure 2. Integrated Circuits for Tuning Systems Using SAA1057

## BIPOLAR CIRCUITS

| Remote control |  |
| :---: | :--- |
| TDB2033 | Gan-controlled remote IR receiver amplifier |
| Frequency synthesizer |  |
| SAA1057 | Radio tuning PLL frequency synthesizer |
| Display drivers |  |
| SAA1060 |  |
| SAA1062/T | 32-segment LED |
| SAA1063 | 20 static outputs for LCD |
| Tuner switching |  |
| SAA1300 |  |

As the word 'module' in the name of the SAA1057 indicates, this new IC is part of a modular, data bus-compatible, digitally-controlled tuning system in accordance with the system's design philosophy followed for other circuits in our range of ICs for digital systems in radios. The modular approach minimizes radiation and reduces wiring and screening costs because:

- all the sensitive signal processing circuits for the tuning systems are now in the SAA1057 which can be mounted in the ideal position close to the tuner
- internal HF dividers eliminate the need for an external prescaler
- two sensitive, internally-switched VCO inputs to the SAA1057 allow direct connection of the FM and AM local oscillator signals without additional impedance matching, amplification or switching
- the crystal-controlled reference oscillator for the PLL operates at the same frequency for the AM and FM waveband and causes little radiation because it generates a low level sinewave
- the separate microcomputer and memory can be mounted close to the keyboard and their capacity can be tailored to meet the demands of specific radios
- the frequency display driver can be mounted close to its display

As shown in Figure 2, the data bus compatiblity of tuning systems using the SAA1057 also allows the simple addition of circuits as requred for waveband switching and for driving LED, LCD or fluorescent displays of preset station number, waveband and channel number. Other facilties which can be
simply and economically accommodated are analog signal control, extra display functions, and remote control via an infrared data link.

## OPERATING PRINCIPLES OF FREQUENCY SYNTHESIS

A basic digitally-controlled PLL for radio tuning is shown in Figure 3. The output from the voltage-controlled local oscillator in the radio is converted into a pulse train, and frequency divided by a programmable divider, before being applied to one of the inputs of the phase detector. The output from the crystalcontrolled reference oscillator is converted into a pulse tran, and frequency divided by one of two ratios, before being applied to the other input of the phase detector. The phase detector output, which is proportional to the relative phase (and therefore the frequency) of the two input signals, is passed through the low-pass loop filter to remove the high-frequency components and fed back to the VCO as the tuning control voltage. The loop is locked, and the radio correctly tuned, when $\mathrm{f}_{\mathrm{OSC}}=\mathrm{Nf}_{\text {REF }}$ where N is the programmable division ratio determined by selecting the frequency of the required broadcast.

## BRIEF DESCRIPTION OF THE FUNCTIONS OF THE SAA1057 (Figure 4)

## Local Oscillator Inputs

The local oscillator signals from the radio are applied to inputs FFM for FM and FAM for AM. Since these inputs have a sensitivity of 30 mV to $500 \mathrm{mV}(\mathrm{AM})$ and 10 mV to 500 mV (FM), the local oscillator signals can be directly applied without preamplification or buffering. A separate pin (DCA) allows the bias circuitry of the internal input amplifiers to be decoupled by an external capacitor. The input frequency range is 512 kHz to 32 MHz for AM and 70 MHz to 120 MHz for FM , the FM signals being passed through an internal divide-by-ten HF prescaler which is switched off by software to minimize current consumption while tuning the AM band. Since the AM and FM local oscillator signals are automatically selected by software, they need not be externally switched during waveband selection.

## Programmable Divider

This 15 -bit frequency divider, which is designed in a special manner to minimize current consumption, is programmed with a bi-nary-coded divisor ( N ) to synthesize the required frequency for the voltage-controlled local oscillator in the radio. The local oscillator frequency (fosc) is usually the IF above the tuned frequency. The dividing number is $\left(32 f_{\mathrm{OSC}}\right) / \mathrm{f}_{\text {REF }}$ for AM and $(3.2 \mathrm{fosc}) / \mathrm{f}_{\text {REF }}$ for

## MOS CIRCUITS




Figure 3. A Basic Digitally-Controlled PLL for Radio Tuning

FM, where $f_{\text {REF }}$ is the output frequency from the reference frequency divider $(40 \mathrm{kHz}$ or

32 kHz ). The minimum divisor is 512 and the maximum divisor is 32,767 . The frequency-
divided local oscillator signal is applied as one of the inputs to a dual-phase detector system

## Reference Frequency Oscillator

This stable, temperature-compensated oscillator is controlled by an inexpensive 4 MHz crystal (series resistance $<150 \Omega$ ) connected in series with a capacitor between Pin 17 of the SAA1057 and the common return line. The reference frequency may alternatively be derived from a stable external source. In this case, a 4 MHz squarewave of $5 \mathrm{~V}_{\text {P-p }}$ may be connected to Pin 17 via a series-connected 10 nF capacitor and $22 \mathrm{k} \Omega$ resistors.

## Reference Frequency Divider

This circuit divides the frequency of the signal from the reference oscillator by 125 or 100 to obtan a reference frequency of 32 kHz or 40 kHz for the dual-phase detector system under the control of software. If the selected reference frequency is 32 kHz , the minimum tuning step is 1 kHz on AM and, due to the divide-by-ten HF divider, 10 kHz on FM . If the selected reference frequency is 40 kHz , the minımum tuning steps for AM and FM are 1.25 kHz and 12.5 kHz , respectively. If larger tuning steps are required, integer multiples of these tuning steps can be selected by software.

## Phase Detector System

To simplify the design of the PLL loop filter, the SAA1057 incorporates a novel dualphase detector system that uses the same reference frequency for AM and FM. One of the phase detectors is a high-speed digital memory (flip-flop) type, the other is a high gain and analog memory (sample and hold) type. The digital phase detector operates at the reference frequency, generates about 100 times as much tuning current as the analog phase detector and provides highspeed tuning over a wide frequency range. The analog phase detector operates at $1 / 32$ of the reference frequency, has no region of uncertanty in its transfer characteristic and provides increased spectral purity of the local oscillator signal when the PLL is locked. The 'hold' voltage from the analog phase detector is converted into a DC current and summed with the output pulses from the digital phase detector to provide a current proportonal to tuning error. This current drives a gain-programmable amplifier to generate the tuning voltage output.

The analog phase detector is always operating, but the digital phase detector can be switched on/off by settung/resettung the inlock detector with features/test bits in the software (e.g., to minimize noise during step tuning). If the software does not include any features/test bits, the digital phase detector is automatically switched on if the tuning error exceeds the phase range of the analog phase


Figure 4. Block Diagram of the SAA1057
detector. This could occur, for example, as the result of executing a large frequency change. When the in-lock detector determines that the tuning error has been reduced to within the operating range of the analog phase detector for three consecutive sampling periods, the digital phase detector is automatically switched off again.

## Gain-Programmable Current Amplifier

The sum of the output currents from the two phase detectors drives a gan-programmable bidirectional current source which replaces the normally-used resistor between the charge pump and loop amplifier of a PLL. This allows the loop gain of the PLL to be software programmed over a 40 dB range within the limits 0.023 to 2.3, thereby eliminating the need to switch loop filter components during waveband selection.

## Loop Amplifier

The loop amplfier is capable of providing a tuning voltage output of up to 30 V and only requires a series-connected RC network between its input and output to form an active low-pass loop filter. The supply voltage for the loop amplifier ( $\mathrm{V}_{\mathrm{CC}}$ ) need not be stabllized but it should be adequately filtered.

## Reception of Frequency and Control Data

Data for the SAA1057 consists of seriallytransmitted 17-bit frequency setting and control words from a microcomputer. Both types of word incorporate a zero start bit which is tested to identify a correct transmission. Each word also contains a latch selection bit which is 0 for a frequency setting word and 1 for a control word. The incoming data is transmitted via an asychronous data highway with separate data (DATA), clock (CLB) and enable (DLEN) lines. The logic levels on the lines are TTL-compatible and are independent of supply voltage.
Sixteen bits of each incoming data word are loaded into a shift regıster. The bus, load and control logic then checks that the transmission is valid by checking that the first bit is zero and that the word length is correct during the HIGH period of the DLEN line. If valid, the data word is then transferred to the appropriate latch by the next pulse on the clock line.

A frequency-setting word includes fifteen bits which define the required frequency expressed as a 15-bit binary-coded divisor (512 to 32767) for the programmable divider.

A control word includes fifteen bits for the following purposes:

- one bit (FM) to control the switch to select the required input from the AM or FM local oscillator. If the AM input is selected, the divide-by-ten prescaler is switched off to conserve power
- one bit (REFH) to program the divisor for the reference frequency divider
- four bits (CPO to CP3) to set the gain of the gain-programmable current amplifier
- one bit (SB2) to determine whether the remainıng eight features/test bits should be used or not
- one feature bit (SLA) which determines whether frequency setting data is loaded into the programmable divider immediately after reception (asynchronous loading) or synchronized with the sampling frequency (synchronous loading). Synchronous loading is for mınimizing noise during manual tuning without muting
- two features bits (PDM0 and PDM1) which set the operating mode of the digital phase detector as previously described

- one feature bit (BRM) which sets the bus receiver into an automatic mode so that it is switched off to conserve power after a data transmission
- four test bits (TO to T3) which can route the reference signal, the output from the programmable divider or the output level from the in-lock detector to the TEST pin for alignment purposes


## TECHNIQUES USED TO OBTAIN THE HIGH PERFORMANCE OF THE SAA 1057

Many new circuit technıques have been used in the SAA1057 to achieve the high perfor-
mance, application flexibility and low power consumption A description of the techniques listed here is beyond the scope of this article but further information can be found in the references

- travelling-wave dividers in the divide-byten prescaler ensure low current consumption and high sensitivity for the RF inputs
- a tail-end divider is used to increase the speed of the digital phase detector
- a rate-select technıque in the programmable divider mınımızes phase jump in the digital phase detector
- current consumption is minimized by using stacked logic for the three
different types of digital circuits $\left(I^{2} \mathrm{~L}\right.$, ECL and miniwatt) In this way, many of the logic circuits act as current sources for other logic circuits
- use of a bandgap current reference ensures that the current consumption remains constant over a wide range of supply voltage and operating temperature
- the op amps at the RF inputs have an input bias current of less than 10 nA and also have a very high slew rate
- the tuning voltage is derived from a 30 V op amp with a low bias current and a high slew rate


## BASIC APPLICATION OF THE

## SAA1057

Figure 5 is the circuit diagram of a complete frequency synthesizer using the SAA1057.
The functions and values for each compo-
nent in the diagram are as follows

| REF | FUNCTION | VALUE |
| :--- | :--- | :---: |
| $R_{1}$ | Defines the current in the analog phase detector | $180 \Omega$ |
| $R_{2}$ | Loop filter resistor (value depends on $V_{C O}$ ) | $18 \mathrm{k} \Omega$ |
| $R_{3}$ | Low-pass filter resistor (value depends on $V_{C O}$ ) | $100 \Omega \mathrm{~min}$ |
|  |  | $10 \mathrm{k} \Omega$ typ |
| $R_{4}$ | Matching resistor for $75 \Omega$ FM input | $180 \Omega$ |
| $C_{1}$ | Sample capacitor (low leakage type) | 2.2 nF typ |
| $C_{2}$ | Hold capacitor (low leakage type) | 10 nF typ |
| $C_{3}$ | Decoupling of internal reference voltage | $47 \mu \mathrm{~F}$ |
| $C_{4}$ | Loop filter capacitor (value depends on $V_{C O}$ ) | 330 nF typ |
| $C_{5}$ | Low-pass filter capacitor, normally located in the tuner | 100 nF typ |
| $C_{6}$ | (value depends on loop frequency) | 100 nF |
| $C_{7}$ | PC blocking | 1 nF |
| $C_{8}$ | Power supply filtering | $100 \mu \mathrm{FF}$ |
| $C_{9}$ | Decoupling of RF input stages | 10 nF |
| $C_{10}$ | DC blocking | 11 nF |
| $C_{11}$ | Series capacitor for crystal |  |
| (value depends on crystal) | 33 pF |  |

## PERFORMANCE OF THE CIRCUIT FOR FM

| Tuning range | 87.5 (88) to 108 MHz |
| :---: | :---: |
| Tuning steps | 10 kHz or 12.5 kHz |
| Intermedıate frequency | 107 MHz (variable in steps of 10 kHz or 12.5 kHz ) |
| Tuning voltage of the VCO | 4 to 28 V |
| VCO gain | 0.3 to $3 \mathrm{MHz} / \mathrm{V}$ |
| Ref. frequency | 32 kHz |
| Prog. divider ratios | 9820 (9870) to 11870 |
| Time to tune across band | $<400 \mathrm{~ms}$ |
| Gain of current amplifier | 0.3 |
| Loop filter time constant | 1 ms |
| RMS nipple on tuning voltage noise ( 20 Hz to 20 kHz ) | $5 \mu \mathrm{~V}$ |
| 1 kHz | $<1 \mu \mathrm{~V}(03 \mu \mathrm{~V})$ |

## ACKNOWLEDGEMENT

The authors wish to thank H. Pruim of the IC development department, Nımegen, J. L. Baurdoux of the car radıo development department, Eindhoven, and U. Schillhof of the application laboratory, Hamburg, for their contributions to this project.

## REFERENCES

1. UNDERHILL, M. J. 'Phase lock frequency synthesis for communications', symposium on phase-locked loops and their applications, January 18th 1980, Department of Electrical Engıneerıng, Unıversity of Technology, Delft.
2. UNDERHILL, JORDAN, CLARK and SCOTT, 'A general purpose LSI frequency synthesizer system' 32nd annual symposium on frequency control, 1978, Department of Electrical Engineering, University of Technology, Delft.
3. UNDERHILL, M. J. 'Universal frequency synthesizer IC system' IEE communications '78, 4th to 7th April 1978.
4. KASPERKOVITZ, W. D. 'Ultra high frequency dıvider', Philips Technical Review, Vol 38, No. 2, 1978/79, pp. 50 to 65.

5 KASPERKOVITZ, W. D. and VERBEEK, R. 'Low power circuit block for digital telephone exchanges', Microelectronics and Relıability, Vol. 15, 1976, pp. 163 to 170.

# Analysis and Basic Application of the SAA1057 

Application Note

## Linear Products

Author. J Matuli

## INTRODUCTION

Early digital tuning systems for AM/FM radıo receivers were constructed from ICs out of standard logic families (ECL, TTL etc.)

Later, first dedicated ICs for PLL frequency synthesizers have appeared on the market, but there were still several packages required for the complete tuning system. The partitioning of functions depends on the semiconductor technologies used. The tuning part of a digital tuning system typically requires three packages' a prescaler in ECL or Schottky TTL (speed), a programmable divider and other digital functions in either LOCMOS, NMOS or $1^{2} \mathrm{~L}$ (packing density, current consumption) and a loop amplifier with FET inputs (low bias current) and a bipolar output stage (current, slew rate).

Now, more sophisticated ICs for digital tuning of radio receivers are showing The SAA1057, being described in this report, belongs to this new generation of radıo PLL frequency synthesizers It comprises all of the functions of a digtal PLL frequency synthesizer and all active components from the inputs for the local oscillators to the output for the varactor tuning voltage on one monolithic chip, requiring only a minimum of external passive components.

## SYSTEM DESCRIPTION

A functional block diagram of the SAA1057 is shown in Figure 1. This system is designed to handle both AM and FM local oscillator frequencies in a microcomputer-controlled radio receiver. Attention has been paid to the power consumption of the IC in order to permit its use in portable as well as in mains operated radios

An important property of the SAA1057 is its very low radiation. This is due to the compact one-chip design which does not require an external prescaler and its control line and due to the crystal controlled reference oscillator which operates with a low sine-wave voltage swing.

## RF Inputs

Separate inputs are provided for the AM and FM local oscillators. Amplifiers at the inputs offer high sensitivity for easy interfacing to the
rado's VCOs. No external buffers are required. A built-in divide-by-10 prescaler for FM permits a maximum input frequency of 120 MHz while the AM input can directly handle up to 32 MHz .

An input multiplexer permits both oscillators to be operating at the same time, thus saving cost for switching the oscillators in the radio On AM, the prescaler is switched off in order to reduce the current drain of the chip

There is one pin, DCA, for the decoupling of the input amplifiers' bias circuitry

## Programmable Divider

This 15 bit divider is programmed with a binary coded dividing number, N , in order to synthesize a desired frequency fvco In view of the current consumption, this divider was designed according to the rate select technique. This implies a minimum permissible dividing number, $\mathrm{N}_{\text {min }}$, which is equal to 512 in the SAA 1057. The maximum dividing number, $N_{\text {max }}$, is given by the 15 bit length as 32767

Two outputs of the programmable divider are fed to the phase detectors. They differ in frequency by a factor of 32 .

## Reference Oscillator

This oscillator is designed to operate with a low-cost 4 MHz crystal Only one pin is required for this stable, temperature-compensated oscillator

In case of an externally available 4 MHz signal of sufficient stability, the pin XTAL can be supplied with a resistor from that source.

## Reference Divider

This divider generates the reference frequency for the digital phase detector from the 4 MHz crystal frequency. This reference frequency is either 32 kHz or 40 kHz . It can be changed under software control and outputted at the pin TEST in case that is desired, eg for aligning the frequency of the reference oscillator

With these two reference frequencies, the minimum step size for changing the VCO's frequency is 1 kHz and 125 kHz on AM On FM, the step size is 10 kHz and 125 kHz due to the divide-by-10 prescaler. Larger steps in VCO frequency (integer multiples of the values given above) can be achieved under software control.

## Phase Detectors

A novel phase detector concept is used in the SAA1057, permitting the use of the same reference frequency on AM and FM, thereby facilitating the design of the loop filter.

Two phase and frequency sensitive detectors are used in this concept, a high-speed digital flip-flop type detector and a high-gain analog sample and hold type detector. The digital phase detector (PD) operates at the reference frequency and provides for high tuning speed. The analog PD operates at $1 / 32$ of the reference frequency and provides for improved spectral purity of the radio's VCO after lock has been achieved There is no region of uncertanty in the analog PD's transfer characteristic.

The analog PD is always operating. The digital PD can be switched on/off ether under software control (see also 2.9) or automatıcally If no features/test bits are selected, the digital PD is automatically switched on if the operating range of the analog $P D$ is exceeded, e.g. when a jump in frequency is executed. It is automatically switched off again if the operating range of the analog PD has not been exceeded during three consecutive sampling periods. That is accomplished by the in-lock detector. This detector can be set and reset under software control to establish the different modes of PD operation.

The "hold" voltage of the analog PD is converted to a DC current and summed with the output pulses of the digital PD.

## Gain-Programmable Current Amplifier

The output current of the phase detector configuration is passed through a gain-programmable amplifier. This is an equivalent for the normally used series resistor from the charge pump to the loop amplifier. The advantage of this solution is that the loop gain can be programmed under software control without any changes in hardware.

## Loop Amplifier

The on-chip loop amplifier requires only a CR series connection between its input and output pins to build a basic loop filter. Tuning voltages of up to 30 volts can be generated. The supply voltage for this amplifier, $\mathrm{V}_{\mathrm{CC}}$, need not be stabilized; however, it should be sufficiently filtered.


Figure 1. Functional Block Diagram

## Data Reception

The SAA1057 requires both frequency and control information from an external microcomputer. This information is received via an asynchronous serial data link with separate data (DATA), shift clock (CLCK) and enable (DLEN) lines. This structure with the associated tuming requirements used to be called CBUS. The logic levels on these CBUS lines are TTL compatible, independent of the supply voltage.

Incoming data is recelved in a shift register. A bus, load and control logic performs a format check on received data and a decision on whether the transmission was valid or not. Only correctly received data are transferred to one of the two latches. Frequency information is stored in latch A and control information in latch B.

## Features/Test

In addition to the basic PLL operation of the SAA1057 there are a few features and test
functions which can be enabled by certain bits in the control information.
Examples are synchronous loading of frequency data to prevent an out-of-lock condition due to that transmission, disabling of the digital phase detector to avoid tuning noise in case of step tuning, and outputtung of the reference frequency, e.g., for the alignment of the crystal oscillator frequency. Details are described in the application section of this report.

## Analysis and Basic Application of the SAA1057

Table 1. Description of Components

| R1 | Defines current in S/H detector | e g. $R 1=390$ | $\Omega$ |
| :---: | :---: | :---: | :---: |
| R2 | Loop filter resistor, depends on VCO | e.g. $\mathrm{R} 2=18$ | $k \Omega$ |
| R3 | Low-pass filter resistor | min. $R 3=100$ | $\Omega$ |
| R4 | Matching resistor for FM input | e.g. $\mathrm{R} 4=180$ | $\Omega$ |
| C1 | Sample capacitor, low leakage type | typ. $\mathrm{C} 1=2.2$ | nF |
| C 2 | Hold capacitor, low leakage type | typ. $\mathrm{C} 2=10$ | nF |
| C3 | Decoupling of internal reference voltage | typ. $\mathrm{C} 3=10$ | nF |
| C4 | Loop filter capacitor, depends on VCO | e.g. $\mathrm{C} 4=330$ | nF |
| C5 | LOW-pass filter capacitor, mostly located in tuner, depends on loop frequency | e.g. $C 5=100$ | nF |
| C6 | Power supply filter capacitor | e.g. $\mathrm{C} 6=100$ | nF |
| C7 | DC blockıng capacıtor | typ. $C 7=1$ | nF |
| C8 | Power supply filter capacitor | e.g. $C 8=100$ | nF |
| C9 | Decoupling of RF input stages | typ. $\mathrm{C} 9=10$ | nF |
| C10 | DC blocking capacitor | typ. $\mathrm{C} 10=22$ | nF |
| C11 | Series capacitor for crystal | e.g. $\mathrm{C} 11=33$ | pF |
| Y1 | Crystal for reference oscillator, $f=4.000 \mathrm{MHz}$ |  |  |



Figure 2. Basic Application


Figure 3. Bottom View of PC Board

## Power Supply

Besides the already mentioned supply voltage for the loop amplifier there are two pins for the supply of the whole circuit: $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$. The supply voltage may be chosen in the range from 3.6 to 12 volts without significant influence on the supply current due to the internal stabilizer, which is decoupled at pin DCS. The supply voltage should be well filtered.

## APPLICATION

The circuit diagram for the basic application of the SAA1057 in an AM/FM radıo receiver is shown in Figure 2; a short description of the components is given in Table 1.

As there are many ways in which radio receivers can be different from each other, e.g. number of wave bands, supply voltages, tuning voltage range, V/F characteristic of the VCO, the synthesizer circuitry has to be designed for a specific application.

In this chapter information is given on all of the components in the circuit diagram and on the software requirements of the SAA1057 for a number of receiver tuning procedures.
A typical lay-out of a printed circuit board for the application of the SAA1057 is given in Figure 3. There are two connectors; one for the supply voltages and the connection of the radıo receiver and one for the CBUS from the microcomputer or a synthesizer controller, like the SYCO II.

## Interfacing of the Tuner's Oscillators

The oscillator frequency lines are either realized on a PC board or as a screened cable, depending on their length, among others. The output at the AM VCO is not critical; it can be an inductive or capacitive tap at the resonant circuit, provided the output voltage is at least 30 millivolts rms into a load of $2 \mathrm{k} \Omega$. The minimum required FM oscillator voltage is 10 millivolts rms, the input resistance of the SAA 1057 is $135 \Omega$. In order to minimize the voltage standing wave ratio, VSWR, a resistor, R4, is used to match the input resistance, $\mathbf{R}_{\text {IFM }}$, to that of the connecting cable, $Z_{0}$. Ignoring the capacitances, R4 can be calculated according to

$$
\begin{equation*}
R 4=\frac{R_{\mathrm{IFM}} \cdot Z_{o}}{R_{\mathrm{IFM}}-Z_{\mathrm{o}}} \tag{1}
\end{equation*}
$$

Let $Z_{o}=75 \Omega$, then

$$
R 4=\frac{135 \cdot 75}{135-75}=169 \Omega
$$

The closest standard resistor is R4 $=180$ ohms.

The DC blocking capacitors, C7 and C10, should be chosen so that their series reactance at the lowest VCO frequency is small compared to the input impedance. Thus,

$$
\begin{equation*}
\mathrm{C} 7 \gg \frac{1}{2 \cdot \pi \cdot \mathrm{f}_{\mathrm{FM}, \mathrm{~min}} \cdot \mathrm{R}_{\mathrm{IFM}}} \tag{2}
\end{equation*}
$$

and

$$
\begin{equation*}
\mathrm{C} 10 \gg \frac{1}{2 \cdot \pi \cdot \mathrm{f}_{\mathrm{AM}, \min } \cdot \mathrm{R}_{\mathrm{IAM}}} \tag{3}
\end{equation*}
$$

## Interfacing of the Tuning Voltage

The output of the loop amplifier is connected to the varicap tuning diodes via a CR lowpass filter, R3 and C5.
Although there is no lower limit of R3, a minımum of about $100 \Omega$ should be used to avoid capacitive loading of the loop amplifier output. For C5, there is normally a lower limit given by the design of the varactor tuned resonant curcuits in the radio.

The cut-off frequency of the low-pass filter, $f_{1 p}$, should be less than the sampling frequen$c y, f_{s}$, of the phase detector in order to attenuate potential ripple at this frequency. On the other hand, the cut-off frequency should be high compared to the loop's natural frequency, $f_{n}$, to keep the decrease of the phase margin as small as possible. $f_{n}$ depends on the F/V characteristic of the VCO, the dividing number, N , and the loop filter design.
Thus, the choice of the low-pass filter's cutoff frequency is a compromise between ripple rejection at the sampling frequency and loss of phase margin.

$$
f_{n}<f_{1 p}<f_{s}
$$

or

$$
\frac{1}{\omega_{n}}>R 3 \cdot C 5>\frac{1}{2 \pi \cdot f_{s}}
$$

with $\mathrm{K} \varphi \quad=$ gain of digital phase detector including current amplifier
$\mathrm{K}_{\mathrm{F}} \quad=$ gain of loop filter as given in Equation (6)
$K_{V}$ = gain of VCO
$\mathrm{N}=$ integer divisor

Table 2. Loop Filter Input Current vs. Gain Programming

| CP3 | CP2 | CP1 | CP0 | $\mathbf{I}_{\text {dig }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0.01 mA |
| 0 | 0 | 0 | 1 | 0.03 mA |
| 0 | 0 | 1 | 0 | 0.1 mA |
| 0 | 1 | 1 | 0 | 0.3 mA |
| 1 | 1 | 1 | 0 | 1.0 mA |



Figure 6. Type 2. Second Order Step Response

Substituting $\mathrm{K}_{\mathrm{F}}$ ylelds

$$
\frac{\theta_{0}(s)}{\theta_{1}(s)}=\frac{\frac{K_{\varphi} \cdot K_{V}}{C} \cdot(1+s T)}{s^{2}+s \cdot \frac{K_{\varphi} \cdot K_{V} \cdot R 2}{N}+\frac{K_{\varphi} \cdot K_{V}}{C 4 \cdot N}}
$$

clearly showing the Characteristic Equation of a second order polynomial:

$$
\begin{equation*}
\text { C.E. }=s^{2}+s \cdot 2 \zeta \cdot \omega_{n}+\omega_{n}^{2} \tag{9}
\end{equation*}
$$

with $\omega_{n}$ = loop bandwidth or natural (8)

By comparison of coefficients one obtains

$$
\begin{align*}
& \omega_{n}=\sqrt{\frac{\mathrm{K} \varphi \cdot \mathrm{~K}_{V}}{\mathrm{C} 4 \cdot \mathrm{~N}}}  \tag{10}\\
& \zeta=\omega_{\mathrm{n}} \cdot \frac{\mathrm{R} 2 \cdot \mathrm{C} 4}{2} \tag{11}
\end{align*}
$$

with $I_{\text {dig }}=$ current programmed according to Table 2
and

$$
\begin{equation*}
\mathrm{S}_{\mathrm{VCO}}=\frac{\mathrm{df} \mathrm{VCO}}{\mathrm{~d} \mathrm{~V}_{\text {tune }}} \tag{13}
\end{equation*}
$$

being the slope of the VCO's F/V characterıstic.

Since neither S ${ }_{\text {vco }}$ nor $N$ remain constant over a larger frequency band, $\omega_{n}$ and $\zeta$ should be calculated for several points in the wave band considered, in order to find the appropriate constants for best loop performance. See the Appendix for a design example.

The lock-up tıme not only depends on the loop filter components but also on the current gain setting. The longest time which can occur is that for a jump from one end of a wave band to the other. It consists of two parts:

$$
\begin{equation*}
t_{\text {band }} \approx t_{\text {slew }}+t_{\text {settle }} \tag{14}
\end{equation*}
$$

The output pulses of the digital phase detector can be assumed to have an average duty cycle of 50 o/o during most of the slew time. Therefore, $\mathrm{t}_{\text {slew }}$ can be approximated as

$$
\begin{equation*}
\mathrm{t}_{\text {slew }} \approx 2 \cdot \frac{\mathrm{C} 4 \cdot \Delta \mathrm{~V}_{\text {tune }}}{\mathrm{I}_{\mathrm{dig}}} \tag{15}
\end{equation*}
$$

The settling time, $t_{\text {settle }}$, depends on $\omega_{\mathrm{n}}$ and can be estimated from

$$
\begin{equation*}
\mathrm{t}_{\mathrm{settle}} \approx \frac{\omega_{n} t}{\omega_{n}} \tag{16}
\end{equation*}
$$

with $\omega_{n} t$ taken from Figure 6 for a certain overshoot and $\omega_{\mathrm{n}}$ as given by Equation (12).

The output phase response of a type 2 second order system (Figure 5) to a phase step input is shown in Figure 6. The curves can also be used for frequency inputs and outputs. The required damping factor, $\zeta$, for a given overshoot can be taken from the plot. Also, the natural frequency, $\omega_{n}$, can be calculated if $\zeta$ and the lock-up tıme, $t_{\text {settle }}$, are known.

## The Analog Phase Detector

In the analog PD a comparison of the relative phase of two digital signals is performed. In principle, a voltage ramp is started by the crystal controlled reference frequency and stopped by the high-speed output of the programmable divider. As only every 32 nd output pulse is sampled, the phase jitter of that rate-multiplier type divider is eliminated. The ramp voltage is transferred to the hold capacitor, C2. Any deviation from the ramp's center voltage is converted to a current, amplified in the gain-programmable current amplifier, and fed into the loop amplifier.


Figure 7. Maximum R1 as a Function of $\mathbf{V}_{\mathbf{C C} 2}$


Figure 8. Connection of an External 4MHz Source
Table 3. Loop Filter Input Current Per Volt Change of the Hold Capacitor Voltage

| CP3 | CP2 | CP1 | CPO | lanalog $^{\text {PER VOLT }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $0.03=\mu \mathrm{A}$ |
| 0 | 0 | 0 | 1 | $0.1=\mu \mathrm{A}$ |
| 0 | 0 | 1 | 0 | $0.3=\mu \mathrm{A}$ |
| 0 | 1 | 1 | 0 | $1.0=\mu \mathrm{A}$ |
| 1 | 1 | 1 | 0 | $3.5=\mu \mathrm{A}$ |

The voltage ramp is generated by first charging the capacitor, C1, with internal circuitry and then discharging it with a constant current, which is defined by an external resistor, R1. Thus, the slope of the ramp, i.e. the gain of the analog PD, can be changed by changing the component values of C1 and R1. There are two limitations. For R1, there exists a minimum value of 100 ohms in order to limit the discharge current to a safe value and for C 2 , there is a maximum value given for both reference frequencies to permit complete pre-charging of that capacitor.
The maximum ramp amplitude depends on the supply voltage, $\mathrm{V}_{\mathrm{CC} 2}$, and is typically

$$
\begin{equation*}
V_{\text {ramp }}=V_{C C 2}-2 V \tag{17}
\end{equation*}
$$

The time required for a discharge of C 1 from $\mathrm{V}_{\text {TCA, max }}$ to $\mathrm{V}_{\text {TCA, min }}$ depends on the value of C 1 and the discharge current, which is defined by R1. The maximum time is

$$
\begin{equation*}
\mathrm{t}_{\mathrm{ramp}}=\frac{\mathrm{C} 1 \cdot \mathrm{~V}_{\mathrm{ramp}}}{\mathrm{I}_{\mathrm{dis}}} \tag{18}
\end{equation*}
$$

With

$$
\begin{equation*}
I_{\mathrm{dis}}=\frac{\mathrm{V}_{\mathrm{TR}}}{\mathrm{R} 1} \tag{19}
\end{equation*}
$$

and the maxımum permitted time, $t_{d i s}$, we can calculate the maximum value of resistor R1 to be

$$
\begin{equation*}
\mathrm{R} 1_{\max }=\frac{\mathrm{t}_{\mathrm{dis}} \cdot \mathrm{~V}_{\mathrm{TR}}}{\mathrm{C} 1 \cdot\left(\mathrm{~V}_{\mathrm{CC} 2}-2\right)} \tag{20}
\end{equation*}
$$

$V_{T R}$ is the voltage at pin 1 of the SAA1057 during the discharging of capacitor, C1. The dependency of the upper limit of R1 on $\mathrm{V}_{\mathrm{CC}}$ is shown in Figure 7 for two different values of C1.

The center voltage is typically

$$
\begin{equation*}
V_{r, o}=\frac{V_{C C 2}}{2}+0.3 V \tag{21}
\end{equation*}
$$

giving an operating range of the analog PD of

$$
\begin{equation*}
V_{S H}=V_{r, O} \pm \frac{V_{\text {ramp }}}{2} \tag{22}
\end{equation*}
$$

As the maximum output current of the analog PD depends on $\mathrm{V}_{\mathrm{CC} 2}$, only a ' 'gain' constant of $1.5 \mu \mathrm{~A} / \mathrm{V}$ is specified, i.e. a deviation of 1 volt from the center voltage, $\mathrm{V}_{\mathrm{r}, \mathrm{o}}$, produces an output current of $1.5 \mu \mathrm{~A}$. This current is amplified in the gain-programmable amplifier and then fed into the loop amplifier. In Table 3 there are given some loop filter input current values for different gain settings of the gainprogrammable amplifier.
To obtain the maxımum currents obtainable from the analog PD, the values in Table 3 have to be multiplied by $1 / 2 \cdot V_{\text {ramp }}$.

## Analysis and Basic Application of the SAA1057



Figure 9. CBUS Timing


## Generating the Reference Frequency

The simplest way of completing the reference frequency oscillator is to connect a 4 MHz quartz crystal from pin 17 (XTAL) to ground.

Any crystal with a series resistance of not more than $150 \Omega$ will do. As crystal frequencies are normally specified for a certain external capacitance, a series capacitor, C11, should be connected in series with the crystal, Y1. If the crystal spec is properly chosen, a fixed capacitor will normally do. If we assume a mis-alignment of 50 ppm the resulting VCO frequency of e.g. 100 MHz would be offset by 5 kHz , i.e., half the step size. That is normally unimportant. In special applications, however, it might be necessary to tune the crystal. There is room for a series trimmer capacitor on the PC board.

Table 4. Frequency Programming Range

|  | INPUT | $\frac{\mathbf{f}_{\text {REF }}}{\mathbf{3 2}}=\mathbf{1 k H z}$ | $\frac{\mathbf{f}_{\text {REF }}}{\mathbf{3 2}}=\mathbf{1 . 2 5 k H z}$ |
| :---: | :---: | :---: | :---: |
| AM | $f_{\min }=$ | 512 kHz | 640 kHz |
|  | $\mathrm{f}_{\max }=$ | 32767 kHz | 40958.75 kHz |
| FM | $\mathrm{f}_{\min }=$ | 5.12 MHz | 6.40 MHz |
|  | $\mathrm{f}_{\max }=$ | 327.67 MHz | 409.5875 MHz |

Another way of generating the reference frequency is the use of an external 4 MHz source of satisfactory stability. In Figure 8 it is shown how to connect such an external source.
Please note that the stray capacitance at pin 17 should not exceed 8 pF .

## Transmitting Data to the SAA1057

All information is entered serially into the SAA 1057. The timing of the CBUS data transmission is shown in Figure 9.

There are two checks performed on data received in the SAA1057:

- a test for the start bit
- a test for correct word length.

The start bit is tested during the high time of the first clock pulse. It has to be ' 0 ' to indicate the beginning of a proper transmission.

## Table 5. Phase Detector Mode

| PDM1 | PDM0 | DIGITAL PD |
| :---: | :---: | :--- |
| 0 | 0 | Automatic on/off |
| 0 | 1 | Automatic on/off |
| 1 | 0 | On |
| 1 | 1 | Off |

## Table 6. TEST Signals

| T3 | T2 | T1 | T0 | OUTPUT AT TEST (PIN 18) |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 |  |
| 0 | 1 | 0 | 0 | Reference frequency |
| 0 | 0 | 0 | 1 | Output of prog divider <br> 0 |
|  | 1 | 0 | 1 | Output of in-lock detector <br> low $=$ out-of-lock <br> high $=$ in-lock |

Table 7. Control Information

| TRANSMISSION | SB2 | SLA | PDM1 | PDM0 |
| :---: | :---: | :---: | :---: | :---: |
| Control 1 | 1 | 0 | 0 | X |
| Control 2 | 1 | 1 | 0 | X |
| Control 3 | 1 | 1 | 1 | 1 |

$X=$ don't care
The word length is defined as the number of clock pulses during the time interval DLEN = ' 1 ', le., the number of data bits plus 1 (start bit). The word length for the SAA1057 is 17.

Correctly recelved data are transferred to therr latch by another pulse on the CLCK line, the so-called load pulse Clock pulses need not be symmetric; however, minimum high and low times should be observed.

Due to internal data shifting there is a time after the reception of the load pulse during which the SAA1057 does not react to information on the CBUS lines. This time is called busy time. Under worst case conditions this busy time is as long as 1.3 milliseconds, i.e. a following data transmission to the SAA1057 must not start before 1.3 milliseconds have passed since the tralling edge of the load pulse. If the following transmission is, however, intended for a different device, e.g. a display driver, it may start as early as $5 \mu \mathrm{~s}$ after the load pulse for the SAA1057.

## Frequency Information

The organization of the data word for the setting of frequency is shown in Figure 10.
Frequency is expressed as a dividing number, N , for the programmable divider according to the following formulae

$$
\begin{align*}
& N_{A M}=\frac{32 \cdot f_{\mathrm{OSC}, \mathrm{AM}}}{f_{\mathrm{REF}}}  \tag{23}\\
& N_{\mathrm{FM}}=\frac{32 \cdot f_{\mathrm{OSC}, \mathrm{FM}}}{10 \cdot f_{\mathrm{REF}}} \tag{24}
\end{align*}
$$

with fosc being the VCO frequency (normally the sum of tuning frequency and IF) and $f_{\text {REF }}$ being the reference frequency at the digital PD of either 32 kHz or 40 kHz .

The dividing number has then to be converted to binary notation in a 15 -bit format as shown in Figure 10 and a ' 0 ' added for the register select bit, thereby defining latch $A$ as the destination of the data word.
Due to the applied divider principle, the minimum dividing number is $\mathrm{N}_{\text {min }}=512$. In case a smaller value is transmitted, $\mathrm{N}=512$ will be programmed The maximum dividing number of $\mathrm{N}_{\text {max }}=32767$ results from the 15 -bit length. The total programming range of the SAA1057 is given in Table 4.

Concerning the usability of the given programming range the frequency limits of the SAA1057 (AM. 0.512 to $32 \mathrm{MHz}, \mathrm{FM}$ : 60 to 120 MHz ) as well as any relevant licensing regulations (e.g., FCC, GPO etc.) have to be observed.

## Control Information

The organization of the data word for the transmission of control information is shown in Figure 11.
By setting the control bits either low or high the mode of operation of the SAA1057 is programmed The register select bit is always ' 1 ' to define latch $B$ as the destination of control information.

Control bit FM - With the control bit FM etther the frequency at the AM input
( $\mathrm{FM}={ }^{\prime} \mathbf{0}^{\prime}$ ) or one tenth of the frequency at the $F M$ input ( $F M=11$ ') is switched to the input of the programmable divider. In AM mode ( $F M={ }^{\prime} 0^{\prime}$ ') a part of the FM signal path is switched off in order to reduce the current drain of the chip

Control bit REFH - With the control bit REFH the reference divider can be programmed for two different dividing numbers, $\mathrm{N}_{\mathrm{r} 0}=125$ and $\mathrm{N}_{\mathrm{r} 1}=100$. In connection with the 4 MHz reference oscillator this results in the reference frequencles $\mathrm{f}_{\mathrm{r} 0}=32 \mathrm{kHz}$ and $f_{r 1}=40 \mathrm{kHz}$ and the sampling frequencies $\mathrm{f}_{\mathrm{s} 0}=1 \mathrm{kHz}\left(\mathrm{REFH}={ }^{\prime} 0\right.$ ') and $\mathrm{f}_{\mathrm{s} 1}=1.25 \mathrm{kHz}$ (REFH $=$ ' 1 '), respectively.

Control bits CP3 to CPO - With the control bits CP3 through CPO the gain of the ganprogrammable current amplifier is influenced. In addition to a minimum gan there are 4 steps avalable which may be combined at will. In Table 2 there are given some programming examples and the resulting loop filter input currents under control of the digital PD. With a given loop filter the PLL gan can be changed under software control in a range of 1 to 100 with intermediate values resulting from programming of bit combinations. The current from the analog PD depends on the amount of phase error and the supply voltage, $\mathrm{V}_{\mathrm{CC} 2}$, as outlined in section 34 . See also Table 3 for some current values.
Control bit SB2 - With the control bit SB2 it can be chosen whether the features/test bits (lower half of control word) shall be used $\left(\mathrm{SB} 2={ }^{\prime} 1\right.$ ') or not (SB2 $={ }^{\prime} 0$ ') In case of SB2 = '0' the lower 8 bits of the control word are interpreted as all 'zeros" independent of the actual transmitted bit pattern. Please note, that the length of the control word must not be shortened in view of the format requirements of the SAA1057. In case of $\mathrm{SB2}=$ ' 1 ' the actual value of the lower 8 bits is used

Control bit SLA - With this control bit it can be chosen whether transmitted frequency information is loaded into the programmable divider immediately after reception (SLA $={ }^{\prime} 0^{\prime}$ ) or synchronized to the sampling frequency ( $S L A=11$ ').
Asynchronous loading is mandatory for frequency changes of more than 31 tuning steps, e.g., when recalling a pre-programmed station from memory Synchronous loading ( $S L A=$ ' 1 ') is recommended for manual tuning without muting in order to minimize tuning nose.

Control bits PDM1, PDM0 - With these control bits the operating mode of the phase detectors is selected according to Table 5.
The meaning of automatic on/off is that in case of a phase error exceeding the operating range of the analog PD the digital PD is


Figure 12. Data Sequences for the Synthesizer


Figure 13. Power Supply Filtering
automatically switched on. It is switched off again as described in section 25 , ie. If the analog PD's operatıng range has not been exceeded during three consecutive sampling periods. For the in-lock condition it is recommended to switch the digital PD permanently off in order to improve the digital PD permanently off in order to improve the VCO's spectral purity. Otherwise, induced disturbances could cause a temporary out-of-lock condition and, thus, an audible noise.

Control bit BRM - With this control bit the bus receiver mode is selected, ie whether the bus receiver is permanently switched on ( $B R M=$ ' 0 ') or automatically switched off after each data transmission ( $B R M=$ '1') in order to reduce the current drain

Control bits T3 to TO - These bits are test bits. T3 and T1 must always be programmed low With T2 and T0 a few internal signals can be put out at Pin 18 (TEST) as shown in Table 6.

## Software Considerations

After power has been applıed to the SAA 1057, an initialization must be performed before any meaningful data transmission takes place This initialization can either consist of a train of at least 10 clock pulses on the CLCK line and afterwards a transmission of control information (word B) or by transmitting that control information twice, as it contains a sufficient number of clock pulses.
A number of radio tuning operations is executed with the audio part being mute in order to suppress any tuning noise This applies to recalling of stored stations, executing numerıcal frequency inputs, changing of wave bands and to automatic search tuning. During manual tuning undistorted listening should be possible. From the above there result a few different sequences of data transmissions from a $\mu \mathrm{C}$ to the SAA1057, as shown in Figure 12.

It is assumed that at power-up the receiver is silent Therefore, no SILT signal need be output to operate switching or squelch circuitry
In Table 7 a proposal is made for a few control bits which are not dictated by tuner characteristics or test signals

FM and REFH depend on the current waveband and the desired VCO step size. CP3 to CPO depend on the tuner characteristics and tuning time specification, their programming need not be the same for each control word The word 'control 3 '' sets the synthesizer to synchronous loading of frequency data, le no extra control information is required in case of manual tuning, and switches the digital phase detector off for best spectral purity of the tuner's VCO

The different delays shown in Figure 12 serve for the following purposes 'Delay 1 ' is intended to permit the audio squelch circuitry to reach a certain muting depth before tuning changes The time is typically in the range between 0 and 50 milliseconds. 'Delay 2 ' is to adjust search tuning sweep speed to a specified value The time depends largely on the frequency step size and on receiver time constants In case of the mınımum step size there might be no delay allowed at all. Time is typically between 0 and 50 milliseconds During 'delay 3 ' the actual tuning process takes place in order to permit any frequency to be tuned to, this time is normally between 200 and 500 milliseconds

The path for manual tuning in Figure 12 depends on the type of actuator, e g. tuning knob or plus/minus buttons in case of a tuning knob the tuning speed depends on the user's action In case of plus/mınus buttons and one step per operation it is nearly the same But in case of an auto-repeat function some time delay is required to adjust the speed, as shown for the path of automatic search tuning.

Please note, that between consecutive transmissions to the SAA1057 there has to be a minımum time delay of 1.3 milliseconds (SLA = '1'). This need not necessarily be a restriction, as processing of data in the microcomputer, e.g. BCD to binary conversion or operatıng a display driver, also takes tıme.

## Power Supply Requirements

As shown in Figure 2, two different supply voltages are required for the SAA1057. $V_{C C 1 / 2}$ is between 3.6 and 12 volts and $V_{C C 3}$ between $V_{\mathrm{CC} 2}$ and 31 volts, depending on the varactor diodes used in the tuner if the full programming range of the gain-programmable current amplifier is to be used, $\mathrm{V}_{\mathrm{CC} 1 / 2}$ should, however, not be less than 5 volts.

Power supply ripple cannot be neglected because of the limited ripple rejection of the SAA1057. For the calculation of permissible power supply ripple let us assume the following

- we use an FM tuner
- the maximum slope is $\mathrm{S}_{\mathrm{VCO}}=3 \mathrm{MHz} / \mathrm{V}$
- the desired signal-to-noise ratio is SNR $=75 \mathrm{~dB}$
- SNR is based on a deviation of $\Delta \mathrm{f}= \pm 40 \mathrm{kHz}$
- SNR depends on supply ripple only

From the data sheet it can be seen that the rejection of $V_{\mathrm{CC} 2}$ and $V_{\mathrm{CC}}$ ripple is dominating. If we assume both voltages to be of equal influence each of them has to give an SNR which is 3 dB better than specified. The permissible supply ripple voltage (peak-to-peak) can be calculated from

$$
V_{r, ~} \mathrm{VCCl}_{\mathrm{I}}=\frac{2 \cdot \Delta \mathrm{f}}{\mathrm{~S}_{\mathrm{VCO}}} \cdot 10 \frac{\left(\mathrm{r}_{\mathrm{VCC}}-\mathrm{SNR}-3 \mathrm{~dB}\right)}{20}
$$

with $1=2$ or 3 , indicating $V_{C C 2}, V_{C C 3}$
$\mathrm{rVCCI}=$ ripple rejection of $\mathrm{V}_{\mathrm{CC}}$ in dB
For the data assumed above we will get
$V_{r, V C C 2}=0.6 \mathrm{mV}$ peak-to-peak
$V_{r, V C C 3}=6 \mathrm{mV}$ peak-to-peak
In other words, if the power supply ripple in the basic application of Figure 2 is not greater than indicated above, an overall signal-tonoise ratio of 75 dB can be achieved with a VCO slope of $3 \mathrm{MHz} / \mathrm{V}$ and no other noise sources being present.

If, however, the actual power supply ripple is larger than the limit calculated for a desired SNR, additional filtering has to be used. The design of a filter circuit depends on the permitted voltage drop. If a drop of several volts is acceptable, a circuit as given in Figure 13a can be used. If the drop should be less than 1V, Figure 13b could be used.

Let us assume that a stabilized supply voltage of 8 V with a maximum ripple of 5 mV peak-topeak is available. We choose the filter circuit of Figure 13a to generate the supply voltage $\mathrm{V}_{\mathrm{CC1/2}}$. The attenuation is given by

$$
\begin{equation*}
a=20 \cdot \log \sqrt{1+(\omega R C)^{2}} \tag{26}
\end{equation*}
$$

The required attenuation is $20 \cdot \log (5 /$ $0.6)=18.5 \mathrm{~dB}$. In order not to operate the SAA1057 below 5V, the drop across R should be less than $3 V$. Thus,

$$
R_{\max }=\frac{3 V}{18 \mathrm{~mA}}=167 \Omega
$$

We select
$R=150 \Omega$
$C=100 \mu \mathrm{~F}$
and obtain an attenuation of

$$
a=21 d B @ f_{r}=120 H z
$$

Now let us calculate component values for Figure 13 b as a filter for $\mathrm{V}_{\mathrm{CC}}$. Let us assume a supply voltage of 30 V with a ripple of $1 \mathrm{VP-p}$ and a maximum tuning voltage of 27 V . The allowed voltage drop should be less than 1 V . The required filter attenuation is 20 log $(1 / 0.006)=44.4 \mathrm{~dB}$. Again the attenuation is given by Equation (26). The voltage drop is

$$
\begin{equation*}
\Delta V=V_{B E}+\frac{I_{E} \cdot R}{B} \tag{27}
\end{equation*}
$$

with

$$
I_{E}=\text { load current }=I_{C C 3}
$$

$B=D C$ gain of transistor

$$
\begin{aligned}
& \text { We select } \\
& R=10 \mathrm{k} \Omega \\
& \mathrm{C}=22 \mu \mathrm{~F} \\
& \text { and obtain } \\
& a=44.4 \mathrm{~dB} \quad @ \mathrm{fr}=120 \mathrm{~Hz} \\
& \Delta V=0.7 \mathrm{~V} \text { @ } V_{B E}=0.6 \mathrm{~V} \\
& B=100 \\
& I_{E}=1 \mathrm{~mA}
\end{aligned}
$$

In case of higher attenuation, i.e. a larger time constant R•C, a speed-up path for a quick charging of $C$ at power-on should be provided. Otherwise, $V_{\mathrm{CC}}$ could reach its nominal value too late and tuning to the desired frequency can be delayed.

## SUMMARY

This report has described a new microcompu-ter-controlled AM/FM radio PLL frequency synthesizer IC, the SAA1057, and its basic application.
There are several unique design ideas realized in the IC. The most important is the combination of a digital and an analog phase
detector, giving improvements in tuning speed as well as in spectral purity of the VCO. The use of the same reference frequency for both AM and FM tunıng sımplifies the design of the loop filter. The PLL gain can be programmed in a range of 1 to 100 under software control, thereby eliminating the need for switching of external loop filter components.

For the basic application to $A M / F M$ radios there is information given on hardware, software, power supply and a design example for the calculation of the loop filter.

## BIBLIOGRAPHY

1. Phase-Locked Loop Systems Data Book; Motorola Inc., 1973.
2. P. Atkinson et.al.: "Design of Type 2 Digital Phase-Locked Loops," The Radio and Electronic Engıneer; November 1975.
3. R. Best: Theorie und Anwendungen des Phase-Locked Loops; AT-Verlag, 1976.
4. A.B. Przedpelskı: "Analyze, don't estimate, phase-locked-loop,' Electronic Design, May 10, 1978.
5. H. Geschwinde: Einführung in die PLLTechnik; Vieweg, 1978.
6. M.J. Underhill: 'Phase Lock Frequency Synthesis for Communications," Symposium on Phase Lock Loops and Applications, Delft University of Technology, January 1980.

## APPENDIX

## Design Example

Based on the Circuit Diagram of Figure 2 a PLL frequency synthesizer for an FM radio shall be designed. The following tuner data are given:
tuning range
tuning steps
$f_{R F}=88$ to 108 MHz
$\Delta f_{\text {RF }}=10 \mathrm{kHz}$
intermediate frequency $\quad f_{\text {IF }}=10.70 \mathrm{MHz}$
tuning voltage
$V_{\text {tune }}=4$ to 28 V
VCO gain $\quad S_{V C O}=3.0$ to $0.3 \mathrm{MHz} / \mathrm{V}$
SVco is assumed to decrease linearly from the low end of the tuning range to the high end.

From the tuning step size it is obvious to use $\mathrm{REFH}=0$, i.e., 32 kHz reference frequency. Using Equation (24) we can calculate the min and max values of the dividing number, N , for the programmable divider:

$$
\begin{aligned}
& N_{\min }=9870 \\
& N_{\max }=11870
\end{aligned}
$$

The tuning time from one end of the band to the other is assumed to be not longer than 0.4 seconds. If we split this time into equal parts for the slew and settle tımes, we can calculate capacitor C 4 by rewriting equation (15) as

$$
\begin{equation*}
\mathrm{C} 4 \approx \frac{\mathrm{t}_{\text {slew }} \cdot I_{\text {dig }}}{2 \cdot \Delta \mathrm{~V}_{\text {tune }}} \tag{15a}
\end{equation*}
$$

For the first trial a medium value is taken for the loop filter current, e.g.

$$
\mathrm{I}_{\mathrm{dig}}=0.1 \mathrm{~mA}(C P=0010)
$$

We then get from Equation (15a)

$$
\mathrm{C} 4 \approx 0.4 \mu \mathrm{~F}
$$

We choose the closest standard capacitor value of

$$
\mathrm{C} 4=0.33 \mu \mathrm{~F}
$$

and calculate an approximate slew time of

$$
\mathrm{t}_{\text {slew }} \approx 0.16 \text { seconds }
$$

Now we have to determine the lower limit of the loop's natural frequency and see if the actual frequency is larger. From Figure 6 we read $\omega_{n} t=7$ for a maximum overshoot of 1 $0 / 0$ at an optimum damping factor of 0.7. We re-write Equation (16) as

$$
\begin{equation*}
\omega_{n}=\frac{\omega_{n} \cdot t}{t_{\text {settle }}} \tag{16a}
\end{equation*}
$$

and calculate

$$
\omega_{n, \min } \geqslant 35 \mathrm{~s}^{-1}
$$

with $t_{\text {settle }}=0.2$ seconds being our initial assumption. Using Equation (12) we calculate the loop's natural frequency for the low and high ends of the tuning range.

$$
\begin{aligned}
& \omega_{\mathrm{n}, \text { low }}=304 \mathrm{~s}^{-1} \\
& \omega_{\mathrm{n}, \text { high }}=88 \mathrm{~s}^{-1}
\end{aligned}
$$

As both values are well above the minimum, the settling time will not be larger than assumed and we will not have to change the assumptions made so far.
Now, we have to solve for resistor, R2. Looking at Equation (11) we quickly realize that the damping factor, $\zeta$, will change with $\omega_{\mathrm{n}}$, thereby influencing the overshoot. Let us try to solve this dilemma by calculating R2 for the mid of the tuning range. We take

$$
N=10870
$$

$$
\begin{aligned}
\mathrm{S}_{\mathrm{VCO}} & =1.7 \mathrm{MHz} / \mathrm{V} \\
\mathrm{I}_{\mathrm{dig}} & =0.1 \mathrm{~mA} \\
\zeta & =0.7 \\
\mathrm{C4} & =0.33 \mu \mathrm{~F}
\end{aligned}
$$

and get

$$
\begin{aligned}
& \omega_{n}=218 \mathrm{~s}^{-1} \\
& R 2=19500 \Omega
\end{aligned}
$$

We choose a standard resistor value of $R 2=18 \mathrm{k} \Omega$
and check the damping factor with the aid of Equation (11) at the ends of the tuning range end get

$$
\begin{aligned}
\zeta_{\text {low }} & =0.87 \\
\zeta_{\text {high }} & =0.25
\end{aligned}
$$

The low end value is still good. At the high end the response is highly under-damped, resulting in $\omega_{n} t=18$ for a maximum overshoot of $1 \mathrm{o} / \mathrm{o}$. That would mean a settling tıme of

$$
t_{\text {settle }}=0.2 \text { seconds }
$$

which is equal to our assumption. In reality, the digital phase detector will be switched off earlier due to the action of the analog PD. Thus, tuning from one end of the band to the other is achieved in less than 0.4 seconds. If the calculated damping factor $\zeta_{\text {high }}$ is regarded too small, a new calculation can be started
with a higher current gain, e.g. $I_{\text {dig }}=0.3 \mathrm{~mA}$ ( $C P=0110$ ). This would result in $\zeta_{\text {high }}=0.45$ and $\zeta_{\text {low }}=1.56$ which is now too large.

For normal applications it seems to be satisfactory to use only one value for the gainprogrammable amplifier. Using more than one value within one wave-band requires additional software in the $\mu \mathrm{C}$ because the tuning frequency has to be checked against some cross-over frequency.

For the low-pass filter, R3 and C5, we get from Equation (5) by using $\omega_{n}=\omega_{n, \text { low }}$

$$
4.6 \mathrm{~ms}>\mathrm{R} 3 \cdot \mathrm{C} 5>0.32 \mathrm{~ms}
$$

We choose the filter time constant to be 1 millisecond, resultıng in component values of e.g.

$$
\begin{aligned}
& \mathrm{R} 3=10 \mathrm{k} \Omega \\
& \mathrm{C} 5=0.1 \mu \mathrm{~F}
\end{aligned}
$$

As the filter capacitor might be designed in view of RF reasons, a modification may be necessary which, however, should include R3 to maintain the time-constant of the low-pass filter.

## ADDENDUM

The currently available samples of the SAA1057 are stamped as N 1653. These samples require an extra current of approximately $10 \mu \mathrm{~A}$ at room temperature into Pin 4. This extra current can most easily be realized by connecting a resistor between Pins 4 and 16. In this case, the supply voltage $\mathrm{V}_{\mathrm{CC} 1 / 2}$ shall not be changed, once a resistor value has been fixed. For a nominal supply voltage of $V_{\mathrm{CC}_{1 / 2}}=5 \mathrm{~V}$, a resistor value of $270 \mathrm{k} \Omega$ is an adequate solution at room temperature. At ambient temperatures above approximately 40 to $45^{\circ} \mathrm{C}$ it may be necessary to increase the resistor value.

## Signetics

## Linear Products

## DESCRIPTION

The TDD1742 is a CMOS low-current frequency synthesizer IC designed for VHF/UHF portable or mobile transceivers. This IC combines in a single chip many features of the HEF4751 (divider circuit), and HEF4750 (synthesizer), including a high-gain phase comparator, using a sample-and-hold technique. A multiplexed or bus-structured programming sequence has been adopted to allow interfacing to an external ROM or a microcontroller. Operation down to a 7 V supply rail is possible with a maximum input frequency of 8.5 MHz .
Figure 1 shows the functional block diagram of the TDD1742 with the principal features of a reference oscillator, programmable reference and main dividers, the two phase comparators, phase modulator, and the programming input interfaces.

## FEATURES

- Single-chip with on-board sample-and-hold capacitor
- Low power requirements
- High-performance phase comparator with low phase noise and spurious response
- Auxiliary digital phase comparator for fast locking
- On-board phase modulator
- Simple interface to memory
- Microprocessor controliable
- Power-on reset circuitry


## APPLICATIONS

- Cellular radio
- Digital frequency synthesizers
- Communications equipment (HF-UHF)
- Portable transceivers

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 28-Pin Plastic DIP (SOT-136A) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | TDD1742TD |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{D D 1}$, <br> $V_{D D 2,}$ <br> $V_{D D 3}$ | Supply voltage | -0.5 to +15 | V |
|  | Voltage on any input | -0.5 to $\mathrm{V}_{\mathrm{DD1}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{DD} 2}-\mathrm{V}_{\mathrm{DD1}}$ | Relative supply voltage | 0.5 | V |
| $\mathrm{~V}_{\mathrm{DD} 2}-\mathrm{V}_{\mathrm{DD} 1}$ | Relative supply voltage | 0.5 | V |
|  | Direct current into any input | $\pm 10$ | mA |
|  | Direct current into any output | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation <br> $\mathrm{T}_{\mathrm{A}}=0$ to $+85^{\circ} \mathrm{C}$ | 500 | mW |
| $\mathrm{~T}_{\mathrm{STG}}$ | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

## BLOCK DIAGRAM



## PIN DESCRIPTIONS AND FUNCTIONS

| SYMBOL | DESCRIPTION |
| :---: | :---: |
| Inputs |  |
| DB0 to DB3 PE1, PE2 IN OSC RES MOD | TTL-compatible data bus inputs. <br> TTL-compatible program enable inputs which initiate the programming cycle or strobe the internal data latches. <br> Input to the main programmable divider, usually from a prescaler ( 85 MHz max.). <br> Input to reference oscillator which, together with the XTAL output and an external crystal, is used to generate the reference frequency Alternatively, the OSC input may be used as a buffer amplifier for an external reference oscillator. <br> Power-on reset; following power-up, an initial pulse is applied to this pin to set the internal counters. <br> High-impedance linear phase modulator input, which applies a voltage-controlled delay to the output of the programmable divider before being applied to the phase comparator input. |
| Outputs |  |
| $\begin{aligned} & \text { PC1 } \\ & \text { PC2 } \\ & \text { OL } \\ & \text { FB } \\ & \text { XTAL } \end{aligned}$ | High gain phase comparator output is used when the system is in lock to give low levels of noise and spurious outputs. This comparator uses a sample-and-hold technique similar to that used in the HEF4750, but in the TDD1742 the sample-and-hold capacitor is on-chip <br> Low gain digital phase comparator which enables fast lock times to be achieved when the system initially is out-of-lock. This comparator is inhibited when the phase is within the locking range of PC1, i.e., 3-state output. <br> Out-of-lock flag which is HIGH when the digital phase comparator PC2 is in operation, i.e., when the system is out-of-lock. <br> Feedback output to control the modulus of the external prescaler <br> Output to form crystal oscillator circuit in combination with the OSC input. |
| Bidirectional pins |  |
| $A B 0-A B 2$ <br> MEMEN <br> TRA <br> TRB <br> TRC <br> $T_{2}$ | TTL-compatible bidirectional address bus. Provides address output to an external memory or receives output from a microcomputer. The outputs are all 3-State with internal pulldowns. <br> Mode control and memory enable pin At general reset, the mode of operation can be set to microcomputer mode, MEMEN LOW, or memory mode, MEMEN HIGH. For further information, see PROGRAMMING section. <br> Current mirror pin for control of the gain of PC1. <br> Current mirror pin for control of the phase modulator gain. <br> Current mirror pin for analog biasing. <br> Test pin should be left unconnected. |

DC ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{DD}_{1}}=7.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}_{2}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}_{3}}=7.4 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; voltages are referenced to $\mathrm{V}_{\mathrm{SS}}$, unless otherwise noted.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply |  |  |  |  |  |
| $V_{D D 1}$ <br> $V_{D D 2}$ <br> VD3 | Supply voltage <br> Pin 14 <br> Pin 8 <br> Pin 1 | $\begin{gathered} 7 \\ 4.5 \\ 7 \end{gathered}$ |  | $\begin{gathered} 10 \\ 5 \\ 10 \end{gathered}$ | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| $\begin{aligned} & \mathrm{I}_{\mathrm{DD} 1} \\ & \mathrm{I}_{\mathrm{DD} 2} \\ & \mathrm{I}_{\mathrm{DD} 3} \\ & \hline \end{aligned}$ | Quiescent device current ${ }^{2,3}$ |  |  | $\begin{aligned} & 1.5 \\ & 100 \\ & 1.5 \\ & \hline \end{aligned}$ | mA $\mu \mathrm{A}$ mA |
| $\pm \mathrm{l}_{\mathrm{IN}}$ | Input current logic inputs, MOD ${ }^{2,3}$ |  |  | 300 | nA |
| $\begin{aligned} & \pm I_{z} \\ & \pm I_{z} \end{aligned}$ | Output leakage current at $1 / 2 V_{D D^{2,3}}$ PC2, high-Impedance OFF-state MEMENB, high-Impedance state |  |  | $\begin{array}{r} 50 \\ 1.6 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{nA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{z}}$ | I/O current, high-impedance state AB0 to AB2 | 5 |  | 30 | $\mu \mathrm{A}$ |
| VIL <br> VIL <br> $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\mathrm{IH}}$ |  | $\begin{gathered} 0.7 \mathrm{~V}_{\mathrm{DD} 1} \\ 2 \end{gathered}$ |  | $0.3 \mathrm{~V}_{\mathrm{DD} 1}$ <br> 0.8 |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{v}_{\mathrm{OH}} \end{aligned}$ | ```Logic output voltage \({ }^{2}\) \(\left\|I_{0}\right|<1 \mu \mathrm{~A}\) LOW HIGH \({ }^{2}\)``` | $\mathrm{V}_{\mathrm{DD1}}-50$ |  | 50 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |

## CMOS Frequency Synthesizer

DC ELECTRICAL CHARACTERISTICS (Continued) at $\mathrm{V}_{\mathrm{DD}_{1}}=7.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}_{2}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}_{3}}=7.4 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; voltages are referenced to $\mathrm{V}_{\mathrm{SS}}$, unless otherwise noted.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OL}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ <br> $V_{D L}$ <br> $\mathrm{V}_{\mathrm{OL}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ | ```Logic output voltage LOW \({ }^{2}\) Output MEMENB \(\mathrm{l}_{\mathrm{LL}}=4 \mathrm{~mA}\) Output PC2 \(\mathrm{lOL}=1.5 \mathrm{~mA}\) Outputs CLK, OL \(\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}\) Output XTAL at: \(\mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}\) Output FB \(\mathrm{l}_{\mathrm{LL}}=1 \mathrm{~mA}\) Outputs AB0, AB1, AB2 \(\mathrm{I}_{\mathrm{OL}}=0.2 \mathrm{~mA}\)``` |  |  | $\begin{gathered} 1 \\ 0.5 \\ 0.5 \\ 0.5 \\ 0.5 \\ 0.4 \\ \hline \end{gathered}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> V OH <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ | Logic output voltage HIGH ${ }^{2,3}$ <br> Output PC2 $\mathrm{I}_{\mathrm{OH}}=-1.5 \mathrm{~mA}$ <br> Outputs CLK, OL $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ <br> Output XTAL at: $\mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA}$ <br> Output FB $\mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}$ <br> Outputs AB0, AB1 at: $\mathrm{l}_{\mathrm{OH}}=0.2 \mathrm{~mA}$ <br> Output AB2 at: $\mathrm{l}_{\mathrm{OH}}=0.8 \mathrm{~mA}$ | $\begin{gathered} V_{D D 1}-0.5 \\ V_{D D 1}-0.5 \\ V_{D D 1}-1 \\ V_{D D 2}-1 \\ 2.4 \\ 2.4 \end{gathered}$ |  |  |  |
| 10 | Output PC1 sink current ${ }^{\text {2, 3, }} 4$ | 1 |  |  | mA |
| $-10$ | Output PC1 source current ${ }^{\text {2, 3, } 5}$ | 1 |  |  | mA |
| $\mathrm{R}_{\text {IN }}$ | Internal resistance of PC1, locked state \|output swing $\mid \leqslant 200 \mathrm{mV}$, specified output range: ${ }^{2,3}$ $05 \mathrm{~V}_{\mathrm{DD}}-0.5 \mathrm{~V}$ to $0.5 \mathrm{~V} \mathrm{DD}+0.5 \mathrm{~V}$ |  | 2.0 |  | $\Omega$ |

AC ELECTRICAL CHARACTERISTICS The dynamic specification is given for the circuit, built up with the external components as given in Figure 4, unless otherwise specified.

| SYMBOL | DESCRIPTION | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{fin}^{\text {IN }}$ | Programmable divider input frequency, all division ratios | Square wave input | 8.5 |  |  | MHz |
| folv | Reference divider input frequency, all division ratios | Square wave input | 9 |  |  | MHz |
| fosc | Crystal oscillator frequency |  | 9 | 12 |  | MHz |
| $\mathrm{CIN}_{\text {IN }}$ | Input capacity IN, OSC |  |  |  | 3 | pF |
| $\mathrm{Cin}_{\text {I }}$ | Input capacity DB0 to DB3, PE1, PE2, AB0 to AB2 |  |  |  | 5 | pF |
| tpDHL tpDLH | FB feedback output to external ${ }^{6}$ prescaler delays $\mathrm{IN}^{\text {a }}$ FB | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{IDD}^{\text {d }}$ | Average power supply current ${ }^{\text {3,7 }}$ | Locked state |  |  |  |  |
| ${ }^{\text {l D } 1}$ |  |  |  | 2 |  | mA |
| $\mathrm{I}_{\mathrm{DD} 2}$ |  |  |  | 0.15 |  | mA |
| IDD3 |  |  |  | 0.45 |  | mA |

## NOTES:

1. Definitions:
$R_{A}=$ External biasing resistor between pins TRA and $V_{S S}$ $\mathrm{R}_{\mathrm{B}}=$ External biasing resistor between pins TRB and $\mathrm{V}_{\mathrm{SS}}$ $R_{C}=$ External biasing resistor between pins TRC and $V_{S S}$ $\mathrm{C}_{\mathrm{A}}=$ Decoupling capacitor between pins TRA and $\mathrm{V}_{\mathrm{DD}}$
$\mathrm{C}_{\mathrm{B}}=$ Decoupling capacitor between pins TRB and $V_{D D}$
$\mathrm{C}_{\mathrm{C}}=$ Decoupling capacitor between pins TRC and $V_{D D}$

CMOS logic inputs CMOS logic outputs CMOS logic I/O
TTL logic inputs TTL logic output TTL logic I/O
Analog inputs
Analog output Analog biasing pins

OSC, RES
OL, PC2, XTAL, CLK
MEMENB
DB0 to DB3, PE1, PE2
: FB
$A B 0$ to AB2
MOD, IN
PC1
TRA, TRB, TRC
2. All logic inputs at $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$
3. $R_{A}$ connected, its value chosen such that $I_{T R A}=20 \mu \mathrm{~A}$
$R_{B}$ connected, its value chosen such that $I_{\text {TRB }}=20 \mu \mathrm{~A}$
$R_{C}$ connected, its value chosen such that $I_{T R C}=20 \mu \mathrm{~A}$
4. EQUIVALENT CIRCUIT:

INPUT FORCED LOW BY 2 PRECEDING R PULSES


Internal Voltage-Follower $\mathbf{V F}_{\mathbf{2}}{ }^{\boldsymbol{\top}}$
5. equivalent circuit-

INPUT FORCED HIGH BY 2 PRECEDING $V$ PULSES

6.

7. $\mathrm{f}_{\mathrm{OSC}}=5 \mathrm{MHz}$, external clock, division ratio 420 $\mathrm{f}_{\mathrm{IN}}=2 \mathrm{MHz}$, division ratıo 168

## CMOS Frequency Synthesizer

## REFERENCE OSCILLATOR AND DIVIDER CHAIN

The reference oscillator chain comprises a crystal oscillator and dividers to give the required reference frequency drive to the phase comparators.

A single inverter is used as an oscilator stage and oscillates satisfactorly with crystals up to 9 MHz . Alternatively, an external reference source may be applied to the input of this inverter (OSC pin) at logic level drive or at a lower level ( 300 mV min ) if a biasing resistor is connected from OSC to XTAL. The reference divider chan comprises a fixed $\div 4$ stage followed by three cascaded programmable dividers with ratios of $\div 12 / 13 / 14 / 15, \div 5 / 6 /$ $7 / 9$ and $\div 1 / 2 / 4 / 8$. The output of this last stage is applied as one input to the two phase comparators. Hence, a number of division ratios are possible between 240 and 4320, enabling all the usual VHF and UHF channel spacings to be accommodated with reference crystals in the range $1-9 \mathrm{MHz}$.

## MAIN PROGRAMMABLE DIVIDER

The main programmable divider is a rate feedback binary divider. Referring to the Block Diagram, the programmable divider uses a fixed 7 -bit binary divider ( $\div 128$ ) and two rate selectors ( $n_{1}$ and $n_{0}$ ). One rate selector controls a 7 -bit fully programmable dual modulus divider ( $\div \mathrm{n}_{2} / \mathrm{n}_{2}+{ }_{1}$ ) and the other rate selector controls an external dual modulus prescaler ( $\div \mathrm{A} / \mathrm{A}+1$ ).
The overall division ratio $(N)$ is given by:
$N=\left(128 n_{2}+n_{1}\right) A+n_{0}$
where $0 \leqslant n_{0} \leqslant 127$

$$
\begin{aligned}
& 0 \leqslant n_{1} \leqslant 127 \\
& 1 \leqslant n_{2} \leqslant 127
\end{aligned}
$$

To remain fully programmable, the maximum allowable division rato for the external prescaler is $\div 128 / 129$. Providing that this ratio is not exceeded, the divider may be programmed to divide by any number between $128 \times \mathrm{A}$ and approx. $16383 \times \mathrm{A}$. The maximum allowable input frequency to the man LOPSY divider is 8.5 MHz using a 7 V rail and this is one of the parameters which determine the selection of a suitable prescaler. The output from the programmable divider is fed to the phase comparators via the phase modulator. The phase modulator is bypassed if not selected.


Figure 1. Simplified Block Diagram of Phase Comparator 1

## PHASE COMPARISON

The TDD1742 contains 2 phase comparators which act in close co-operation. Phase comparator 1 is the main comparator. It is designed to have a high-gain analog output, 4500 volts/cycle at 10 kHz (typ.). This enables a low noise performance to be achieved. However, the output of phase comparator 1 will saturate at high or low levels for very small phase excursions.

Phase comparator 2 is an auxiliary comparator with a wide range, which enables faster lock times to be achieved than otherwise would be possible This digital phase comparator has a linear $\pm 2 \pi$ radians phase range,
which corresponds to a gain of $\frac{V_{D D}}{2}$ volts/cycle To avoid degrading the noise performance of the system by the relatively low gan of phase comparator 2, once a small phase error has been achieved an internal switch disconnects phase comparator 2 , leaving only phase comparator 1 connected. Thus the low noise propertus of phase comparator 1 are obtained once phase-lock has been achieved.

## Phase Comparator 1 (See

## Figure 1)

Phase comparator 1 is comprised of a linear ramp generator and a sample and hold circuit.

A negative-going transition at the $\mathrm{V}_{\text {MUX }}$ input causes the hold capacitor $C_{A}$ to be discharged via switch S 1 and constant current source $I_{1}$

A positive-going transition at the $\mathrm{V}_{\text {MUX }}$ input causes the hold capacitor $C_{A}$ to be charged via switch S 2 and constant current source $\mathrm{I}_{2}$, which produces a linear ramp.
A negative-going transition at the $R$ input terminates the linear ramp. Capacitor $\mathrm{C}_{\mathrm{A}}$ holds the voltage that the ramp has attaned, and is buffered by the voltage follower VF1. After the output of VF1 is stable ( $2 \mu \mathrm{~s}$ ), the sample switch S3 is closed for approximately $1 \mu \mathrm{~s}$ by the one-shot oscillator. This enables the capacitor $\mathrm{C}_{\mathrm{C}}$ to charge to the voltage level of VF1 and in turn buffered by voltage follower VF2 made available at output PC1.

The construction and small duty cycle of the sample switch S3 provides a low hold step, resulting in a minimum side-band level.
If the linear ramp terminates before a nega-tive-going transition at the R input is present, an end of ramp (EOR) signal is produced, generatıng in turn an out-of-lock (OL) signal. OL enables phase comparator 2 via the out-of-lock detector.
These actions are illustrated in the waveforms of Figures 2 and 3.
The gain of phase comparator 1 as measured at PC1 is given by:
$P C$ gain $\simeq \frac{446 I_{\text {TRA }}}{F_{R}}$
where:
Itra is in $\mu \mathrm{A}$
$F_{R}$ is the phase comparator reference frequency in kHz .


Figure 2. Waveforms of Phase Comparator 1; In-Lock Condition


NOTES:
When $V_{\text {Mux }}$ leads $R$ the output signal at Pin 2 (PC1) is proportional to the phase difference (in-lock condition) or HIGH (out-of-lock condition). When $R$ leads $V_{\text {MUX }}$ the output signal at Pin 2 (PC1) remains LOW.

Figure 3. Waveforms of Phase Comparator 1; Out-of-Lock Condition

## CMOS Frequency Synthesizer



Figure 4. Phase Characteristic of Output PC1
Phase comparator 2 (See Figure 5).


Figure 5. Simplified Block Diagram of Phase Comparator 2

The digital phase comparator (PC2) has three stable states:

- Reset
- $V_{\text {MUX }}$ leads $R$
- R leads $V_{\text {mux }}$

Transition from one state to another takes place on command of either an active $V_{\text {Mux-edge }}$ or an active R-edge as shown in Figure 6.

Table 1. Phase Comparator 2: Stable States and Corresponding Output Levels

| STATE | $\mathbf{V}_{\text {MUX }}$ LEADS R | R LEADS $\mathbf{V}_{\text {MUX }}$ |
| :--- | :---: | :---: |
| Reset | 0 | 0 |
| V MUx $^{\text {leads }} \mathbf{R}$ | 1 | 0 |
| R leads $\mathrm{V}_{\text {MUX }}$ | 0 | 1 |



AF04400s
Figure 6. Transition of State; Phase Comparator 2

The output of phase comparator 2 produces positive or negative going pulses with variable width, dependent on the phase relationship of $R$ and $V_{M U X}$.

The average output voltage is a linear function of the phase difference. Output at Pin 3 (PC2) remains in the high impedance OFF-state in the region in which phase comparator 1 operates.
To reach the reset state of phase comparator
2 it is necessary to apply:

- $2 \mathrm{~V}_{\text {MUX }}+\mathrm{R}^{*}$
or
- $2 \mathrm{R}+\mathrm{V}_{\text {MUX }}$

Thus to achieve the $R$ leads $V_{\text {MUX }}$ state 2R must be applied; to achieve the $\mathrm{V}_{\text {MUX1 }}$ leads $R$ state $2 \mathrm{~V}_{\text {MUX }}$ must be applied.

## Out-of-Lock Function

There are several situations when the system goes from the locked to the out-of-lock state (OL output goes HIGH):

- $V_{\text {MUX }}$ leads $R$ however, out of the range of phase comparator 1
- R leads $V_{\text {mux }}$
- R-pulse is missing
- $V_{\text {MUX }}$-pulse is missing

In the first three situations the locked state can be reset by applying two successive cycles within the range of phase comparator 1.

In the fourth situation the locked state can be reset by applying a $V_{\text {MUX }}$ pulse followed by two successive cycles within the range of phase comparator 1.

## Phase Modulator (See Figure 8)

 The linear phase modulator applies a voltage controlled delay to the signal from the programmable divider to the phase comparator input. The gain of the phase modulator is adjustable via an external bias resistor (BRB) which is connected between Pin 26 and ground.The time delay introduced into the $V$ path to the phase modulator is:

$$
\frac{909}{I_{T R B}} \mathrm{~ns} / \text { volt of input applied to Pin } 24 \text { (MOD) }
$$

When a positive-going transition appears at the V -input, the D type flip-flop produces a HIGH V' level and causes capacitor $\mathrm{C}_{\mathrm{B}}$ to produce a positive-going ramp via switch S1 and constant current source $I_{1}$ starting at the $\mathrm{V}_{\text {SS }}$ potential. When the ramp has reached a value equal to the modulation input voltage (at MOD), the comparator resets the D type flip-flop, which terminates the $V$ pulse. $C_{B}$ now discharges to $\mathrm{V}_{\mathrm{SS}}$ via switch S 1 and

[^2]

Figure 7. Phase Characteristic of Output PC2


Figure 8. Simplified Block Diagram of the Phase Modulator

constant current source $I_{2}$ and the circuit returns to the start position. Because the trailing edge of the $\mathrm{V}^{\prime}$ pulse is the active edge
for the phase comparators, a linear phase modulation is achieved. The associated waveforms are shown in Figure 9. The phase
modulator can be switched OFF, via the programming logıc, to avoid superfluous dissıpatıon. To achieve this, the M signal must be programmed to logıc 0 . The V pulse will then be connected via switch S 2 to $\mathrm{V}_{\mathrm{MUX}}$.

## PROGRAM CONTROL

A multıplexed or bus structured sequence allows the TDD1742 to be interfaced to a microcontroller or a PROM

The device is fully programmable in terms of-

- 6 bits to define the reference divider ratıo
- 21 bits to define the main divider ratio
- 1 bit to switch the modulator
- 4 bits to determine the test status

Thus the TDD1742 is programmed with a total of 32 bits which are organized as eight 4-bit words The address bus is 3 bits wide and the data bus is 4 bits wide Both buses are TTL compatible The data words are described in detall in Tables 3 to 7.

## Microcontroller Mode

If Pin 25 ( $\overline{\text { MEMEN }}$ ) is LOW at general reset, the device is set to the micro-controller mode. In this mode a 7-bit word, comprised of 3 address bits ( $A B 0$ to $A B 2$ ) and 4 data bits (DB0 to DB3), may be strobed into the TDD1742 when the program enable pins PE1 and PE2 are set to opposite state (EXCLU-SIVE-OR condition; see Figure 10 and Table 2). One frame of 8 words is necessary to completely program the TDD1742. Incoming data is not clocked into the internal counter latches until after the receipt of data correspondıng to address 111. Upon subsequent reprogramming it is not necessary to change all eight words but a reprogramming se-


Figure 10. Waveforms for Program Enable Function; Microcontroller Mode
quence must always finish with the data correspondıng to address 111.

## Memory Mode (PROM)

If Pin 25 ( $\overline{M E M E N}$ ) is HIGH at general reset, TDD1742 is set to the memory mode and a programming cycle is initiated. Subsequent reprogramming is performed by applying a pulse to program enable PE1 (Pin 23) or PE2 (Pin 22). If PE1 is LOW, programming will occur on the LOW-to-HIGH transition of PE2. If PE1 is HIGH, programming will occur on the HIGH-to-LOW transition of PE2. PE1 and PE2 are interchangeable. Reprogramming will also occur by applying a pulse to RESET (Pin 11).

At the start of a programming sequence Pin 25 goes LOW and may be used to apply power to the memory via an external driver. After a setting time the address bus outputs 000 followed by the remainıng seven addresses During the second half of each address period, data from the memory is latched into the TDD1742 so that the access time of the PROM is not critical.

## NOTE:

The program clock is derived from the reference divider chain and its frequency equals fosc $/ 4 \mathrm{R}_{0}$ After the full 32 bits have been read the address returns to address 000 before going 3-State This step transfers data from the internal data latches to the appropriate divider latches Pin 25 now returns to a high impedance state and power is removed from a high impedance state and power is removed from
the memory Figure 11 shows the timing for a reset initated programming sequence, the timing is similar for program enable intiated sequence


## DATA MEMORY MAPS

In Table $3 n_{0}, n_{1}$ and $n_{2}$ comprises the main programmable divider. $n_{0} 0$ is the LSB of $n_{0}$, $n_{0} 6$ the MSB and so forth. If $M$ is 1 the modular is ON .

Table 3. Bit Programming of the Eight 4-Bit Words

| ADDRESS |  |  | DATA |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AB2 | AB1 | AB0 | DB3 | DB2 | DB1 | DB0 |  |
| 0 | 0 | 0 |  | See Table 4 |  |  |  |
| 0 | 0 | 1 | $n_{0} 3$ | $n_{0} 2$ | $n_{0} 1$ | $n_{0} 0$ |  |
| 0 | 1 | 0 | $R_{0} 0$ | $n_{0} 6$ | $n_{0} 5$ | $n_{0} 4$ |  |
| 0 | 1 | 1 | $n_{1} 3$ | $n_{1} 2$ | $n_{1} 1$ | $n_{1} 0$ |  |
| 1 | 0 | 0 | $R_{0} 1$ | $n_{1} 6$ | $n_{1} 5$ | $n_{1} 4$ |  |
| 1 | 0 | 1 | $n_{2} 3$ | $n_{2} 2$ | $n_{2} 1$ | $n_{2} 0$ |  |
| 1 | 1 | 0 | $M$ | $n_{2} 6$ | $n_{2} 5$ | $n_{2} 4$ |  |
| 1 | 1 | 1 | $R_{2} 1$ | $R_{2} 0$ | $R_{1} 1$ | $R_{1} 0$ |  |

Table 4. Memory Map For Address 000

| DB3 | DB2 | DB1 | DB0 | PROGRAM CLOCK <br> TO OUTPUT CLK | MODE |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | X | x | Yes | Idle |
| 0 | 1 | 0 | 0 | No | Idle <br> All Other Combinations |
| Not defined |  |  |  |  |  |
| Not defined |  |  |  |  |  |

## Where

X = Don't care.
For optimum performance (minimum crosstalk) 0100 should be programmed into address 000

## Table 5. Reference Divider

 Control; Part 1| $\mathbf{R}_{\mathbf{0}} \mathbf{1}$ | $\mathbf{R}_{\mathbf{0}} \mathbf{0}$ | Division Ratio |
| :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 12 |
| 0 | 1 | 13 |
| 1 | 0 | 14 |
| 1 | 1 | 15 |

## NOTE:

$R_{0} 0$ and $R_{0} 1$, control the $\div 12 / 13 / 14 / 15$ portion of the reference divider.

## Table 6. Reference Divider

 Control; Part 2| $\mathbf{R}_{\mathbf{1}} \mathbf{1}$ | $\mathbf{R}_{1} \mathbf{0}$ | Division Ratio |
| :---: | :---: | :---: |
| 0 | 0 | 9 |
| 0 | 1 | 5 |
| 1 | 0 | 6 |
| 1 | 1 | 7 |

## NOTE:

$R_{1} 0$ and $R_{1} 1$ control the $-5 / 6 / 7 / 9$ portion of the reference divider

Table 7. Reference Divider

Control; Part 3

| $\mathbf{R 2}_{\mathbf{2}} \mathbf{\mathbf { R } _ { \mathbf { 2 } } \mathbf { 0 }}$ | Division Ratio |  |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 2 |
| 1 | 0 | 4 |
| 1 | 1 | 8 |

## NOTE:

$\mathrm{R}_{2} \mathrm{O}$ and $\mathrm{R}_{2} 1$ control the $\div 1 / 2 / 4 / 8$ portion of the reference divider.
Control; Part 3

## Current Biasing

Current biasing is provided by 3 external bias resistors $\mathrm{A}, \mathrm{B}$ and C .

Bias Resistor A: is connected between Pin 28 (TRA) and ground. The value of the resistor must be such that $I_{\text {TRA }}=20 \mu \mathrm{~A}$, which acts as gain control for analog phase comparator 1

Bias Resistor B: is connected between Pin 26 (TRB) and ground. The value of the resistor must be such that $I_{T R B}=3$ to $25 \mu \mathrm{~A}$, which acts as gain control for the phase modulator.
Bias Resistor C: is connected between Pın 27 (TRC) and ground. The value of the resistor must be such that $I_{T R C}=5$ to $30 \mu \mathrm{~A}$, which provides biassing for the remainder of the analog circuitry.

Linear Products

Portıons of this Phase-Locked Loop section were edited by Dr. J.A. Connelly

## INTRODUCTION

The basic phase-locked loop (PLL) concept has been known and widely utilized since first being proposed in 1922. Since that tıme, PLLs have been used in instrumentation, space telemetry, and many other applications requiring a high degree of noise immunity and narrow bandwidth. Techniques and systems involved in these applications frequently are quite complex, requiring a high degree of sophistication. Many of the PLL applications have been at microwave frequencies and employ complex phase shifters, signal splitters, modulation, and demodulation schemes such as biphase and quadraphase. Because of the high frequencies involved in mıcrowave applications, most all components of these PLL systems are made from discrete as opposed to integrated circuits. However, in other communication system applications such as FSK and FM and AM demodulation where frequencies are below approxımately 100 MHz , monolithic PLLs have found wide application because of their low cost versus high performance.
A block diagram representation of a PLL is shown in Figure 1. Phase-locked loops operate by producing an oscillator frequency to match the frequency of an input signal, $\mathrm{f}_{\mathrm{I}}$. In this locked condition, any slight change in $f_{1}$ first appears as a change in phase between $f_{l}$ and the oscillator frequency. This phase shift then acts as an error signal to change the frequency of the local PLL oscillator to match $f_{f}$. The locking onto a phase relationship between $f_{l}$ and the local oscillator accounts for the name phase-locked loop.

AN177
An Overview of the PhaseLocked Loop (PLL)

## Application Note

## A MECHANICAL ANALOG TO THE PLL

To better visualize the frequency and phase relationships in a PLL, consider the mechanical system shown in Figure 2 which is a dual to the electronic PLL. This mechanical system has two identical, heavy disks with two separate center shafts attached to each disk. Each shaft is presumed to be mounted on a bearing that allows each massive disk to be rotated in either direction when some external force is applied. The shafts are coupled together by a spring whose end points are fixed to each shaft. This spring can be twisted in either direction, depending upon the relative positions of the shafts. The spring cannot "kink up" due to the shafts passing through the center of the spring.
Now suppose the sequence of events shown in Figure 3 occurs to the mechanical system. The disks are simply represented like clock faces with positional reference markers. Initially, both disks are stationary in a neutral position. Then the left disk, or input, is advanced slowly clockwise through an angle $\theta_{1}$ position. The right disk, or output, intitially doesn't move as the spring begins to tighten. As the input continues to move and when it reaches $\theta_{2}$, begins to turn and tracks the input with a positional phase shift error of

$$
\begin{equation*}
\theta_{\mathrm{e}}=\theta_{2} \tag{1}
\end{equation*}
$$

At any point in time, with both disks slowly turning at the same speed, there will be some inherent phase error between the disks, or

$$
\begin{equation*}
\theta_{\mathrm{e}}=\theta_{3}-\theta_{4} \tag{2}
\end{equation*}
$$

This positional phase error in the mechanical system is analogous to the phase error in the electronic PLL. When the input disk coasts to a stop, the output also gradually comes to a
stop with a fixed phase error equal to that in Equation 2 or

$$
\begin{equation*}
\theta_{\mathrm{e}}=\theta_{5}-\theta_{6}=\theta_{3}-\theta_{4} \tag{3}
\end{equation*}
$$

The spring has a residual stored twist in one direction due to $\theta_{\mathrm{e}}$.
Now consider that the disks are first returned to their neutral positions. Then the input disk is instantaneously rotated through an angle of $\theta_{1}$ as shown in Figure 4. The output disk can't respond instantaneously because of its large mass. It doesn't move instantaneously and the spring develops considerable torque. Then, as shown in the sequence of events in Figure 4, the output disk begins accelerating after some delay due to the large phase error. It swings past the stopped position of the input disk due to its momentum, reaches a peak overshoot, and gradually ascillates about $\theta_{1}$ with a damped response, finally coming to rest with some small residual phase error. The input twist of $\theta_{1}$ represents the application of a step of position or phase to the system, and the response of the output disk is typical for a second-order, underdamped system. This same type of secondorder behavior occurs in the PLL system for an instantaneous change of input phase.

As a final example, consider the events in Figure 5 where both disks are rotating at a constant rate. Applying a strobing light (strobotac) simultaneously to both disks and adjusting its flashing rate to one flash per disk rotation will cause the positional markers to appear stationary. There will be a constant phase error in this case just as there was in Figure 3. Now suppose the revolution rate of the input disk gradually increases by a small amount to a new rate. The positional marker will appear to walk around the disk. The output first senses the increased rate of the input through an increase in the phase error.


BD03080S
Figure 1. Block Diagram of a Phase-Locked Loop


DF05730S
Figure 2. Mechanic Analog to PLL
INPUT ACTION
STLL MOVING
SLOWLY CW
MOVED SLOWLY
CLOCKWISE TO $\theta_{1}$
STOPPED
STLL MOVING SLOWLY
OUTPUT RESPONSE
SPRING TIGHTENING
BUT OUTPUT HASNT
MOVED

Figure 3. Disk Sequence Showing Output Tracking Input With Phase Error

Then, after some delay, the rate of the output gradually increases to track the input. Both positional markers appear to be walking around each disk at the same rate untll the strobotac is adjusted for the higher input and output rate. Then the strobe light agan freezes the markers, producing a phase error at this higher rate that is larger than before the input rate was increased. This gradual increase in the input rate to the mechanical system simulates a ramp change in the input frequency to the PLL system. The response to the output disk simulates the behavior of the oscillator in the PLL.
If the rate of the input disk is alternately increased and decreased by some small amount compared to the nominal revolution rate, the positional markers will appear to
walk both clockwise and counter clockwise, momentarily appearing stationary when the strobing light rate equals the disk revolution rate. This 'walkıng' represents a changing phase error which is occurring at the modulation rate. Thus the phase error can be thought of as a useable demodulated output signal.
The disk-spring mechanical system is a helpful analog for visualizing frequency, phase, transient, and steady-state responses in the electronic phase-locked loop system. In this example, the positions of the disk marker and rotation rates are analogous to phase and frequency in the electronic PLL system. The spring acts as a phase comparator to constantly sense the relative positions or phases of the disks. The torque developed in this
spring acts as the driving force or input signal to turn the second disk.

Thus the spring torque simulates a voltage which controls the rate or frequency of the output disk or oscillator. Hence the second disk is analogous to a voltage-controlled oscillator (VCO). The large mass of the disks together with their angular momentum slows down the systems response time and simulates a low-pass filter in the electronic PLL system. This describes the lagging of the VCO free-running frequency to the input signal in an analog phase-locked loop.

## EXAMPLES OF PLL APPLICATIONS

Now consider the action of the voltagecontrolled oscillator, phase comparator and low pass filter in the PLL. The VCO generates a signal that is periodic Normally, the rate or frequency of the VCO is primarily determined by the value of a capacitance connected to this oscillator. This action of starting the VCO running by itself is analogous to disconnecting the spring from one of the shafts in the mechanical system and starting the output disk rotating at a constant rate through some external means such as a motor. In the PLL system this frequency is called the oscillator's free running frequency, (fo'), because it occurs when the system is unlocked and there is no coupling between input and output frequencies. With the PLL, the VCO frequency can be shifted above and below fo' by applying a voltage to the optional fine tune input.* This signal generator property is just one of the many uses of the PLL. Specifically with integrated circuit PLLs, frequency ranges from less than 1.0 Hz to more than 50 MHz can be produced just by selecting the right value of capacitance from a chart on the data sheet.

Selecting $\mathrm{fo}_{\mathrm{o}}$ and then changing it by a control voltage makes the VCO well suited for converting digital data that is represented by two different voltage levels into two different frequencies. $A$ " 1 " voltage level can be related to a frequency called a mark, and an " 0 " level to a frequency called a space. This technique, called frequency shift keying, or (FSK), is typical of data being transmitted over telephone and radio links where it is impractical to use DC voltage level shifts. Essentially this is what a modem (modulatordemodulator) does as it converts data to tones to go out of the system into a transmission link. Then it reverses the process and converts received tones to " 1 " s and " 0 " s at the receiver for the system to use. Sometimes confusion arises because different

[^3]names are used for the same thing. For example,
A shift up in frequency $=$ ' 1 '" = Mark
A shift down in frequency $=$ ' 0 ' = Space
If voice or music is applied to the VCO instead of digital data, the oscillator's frequency will move or modulate with the voice or music. This is frequency modulation (FM) and is simply moving the frequency in relation to some input voltage which represents intelligence. Of course, as in the modem case, the process has to be reversed and the PLL can do this also. The PLL is a complete working system that can be used to send and receive signals. In fact the PLL can create the signal, or select a signal, decode it and reproduce it. Now let's look at how this works.
The VCO is connected to a section where its frequency is put together with an incoming signal or signals. In a radıo this is known as a "mixer" where signals are mixed together. In a PLL it is usually called a Phase Comparator. Other names for this function are phase detector or multiplier - either analog or digıtal. (Differences between analog and digital phase comparators will be explained later in this chapter.) The purpose of this phase comparator is to produce an output which represents how far the VCO frequency is from that of the incoming signal. Comparing these frequencies and producing an error signal proportional to their difference allows the VCO frequency to shift from $f_{0}{ }^{\prime}$ and become the same frequency as the input signal. This is exactly what happens with the VCO frequency - first 'capturing' the input frequency, and then locking onto it. A similar type of action can be visualized in the mechanıcal system by having the coupling spring disconnected at one end with the two disks rotatıng at different rates. When their rotation rates are approximately equal, the spring is suddenly connected, and the output disk's speed will gradually become equal to and track the inputs rate as in Figure 5.
When the VCO shifts frequency and locks to the input, the signal frequency is duplicated. If the input signal contains static or noise, the VCO output will be an exact reproduction of the signal frequency without the static or noise. Thus the PLL has accomplished signal reconditioning or reconstitution.

The error signal used to keep the VCO exactly synchronized with an incoming signal can be amplified, filtered, and used to 'clock' the signal or give synchronızing informatıon necessary to look at the signal. For example, in some digital memories and transmission systems, data are stored in a code and looked at or strobed at a rate which must be synchronized to the data. This strobing may be at twice or one-half the data rate. By settıng $f^{\prime}{ }^{\prime}$ equal to twice or one-half the data


Figure 4. Disk Sequence Showing Ouput Response to a Sudden Position Input

rate, the PLL will lock to the data and give an exact synchronized clock This shows anoth-
er application of the PLL for multiplying or dividing frequencies.

PLLs can separate a signal of one frequency from among many others as, for example, is done in television and radio reception. This selectivity or capture range is controlled in the PLL by the low-pass filter (LPF) which allows the PLL to only see signals close to the frequency of interest. The time constant of the LPF is set easily by the selection of a resistor and capacitor network. This network determines how far away in frequency an input signal can be from $\mathrm{f}_{\mathrm{O}}{ }^{\prime}$ and still permit the PLL to respond and capture. Once locking is activated, the PLL system will continue to track the input frequency unless the instantaneous phase error exceeds the system's capability.
The error signal which drives the VCO and keeps the system locked is a usable output. In the FSK example the oscillator's frequency is shifted with each " 1 ' or " 0 " digital input. Converting these frequency shifts back to the " 1 " and " 0 " signals automatically occurs in a PLL because a mark input generates an error signal to move the VCO up to that frequency. When the mark changes to a space, the error signal jumps suddenly down, forcing the VCO to follow. The error signal then is exactly the data that generated the FSK signals. A PLL for FSK can convert data to tones for transmission to a remote point. Then another PLL can reconvert the data tones back to voltage levels, all without tuned circuits.
The PLL system decodes FM signals in a similar way. The frequency variations caused by voltages from a microphone into one VCO serve as the input signal to another PLL, which reverses the action since the error signal driving the second PLL's VCO is exactly the same as the original microphone voltage.

Decoding of an amplitude-modulated (AM) input signal is another application of the PLL. This application is more involved than FM demodulation because a phase shift network, a second-phase comparator, and another low-pass filter are required. This application is discussed in detail later. However, it should be pointed out that AM demodulation with PLLs offers improved system linearity than the more commonly employed technique of nonlinear diode detection. Tone decoding is a special case of AM demodulation. When performed with PLLs, the second-phase comparator is called a quadrature-phase detector (QPD). The QPD produces a maximum output error voltage whenever the input and oscillator frequencies are locked to the free-running frequency, $\mathrm{f}_{\mathrm{O}}{ }^{\prime}$, unlike the regular phase comparator which has a nominal zero error voltage under this same condition.

These application examples show that with the PLL, a system can.

1. Generate a signal
2. Modulate a signal (encode)
3. Select a signal from among many
4. Demodulate (decode)
5. Recreate (reconstitute) a signal frequency with reduced noise
6. Multiply and divide frequency

## TYPES OF PLLS

Generally speaking, the monolithic PLLs can be classified into two groups - digital and analog. While both perform as PLLs, the digital circuits are more suitable for synchronization of digital signals, clock recovery from encoded digital data streams, and other dıgıtal applicatıons. Analog monolithic PLLs are used quite extensively in communication systems since they maintain linear relationships between input and output quantities.

The phase comparator is perhaps the most important part of the PLL system since it is here that the input and VCO frequencies are simultaneously compared. Some digital PLLs employ a two-mput Exclusive-OR gate as the phase comparator. When the digital loop is locked to $f^{\prime}{ }^{\prime}$, there is an inherent phase error of $90^{\circ}$ that is represented by asymmetry in the output waveform. Also, the phase comparator's output has a frequency component of twice the reference frequency. Because of the large logic voltage swings in digital systems, extensive filtering must be performed to remove the harmonic frequencies. For this reason, other types of digital phase comparators achieve locking by synchronızing the 'edges' of the input and VCO frequency waveshapes. The phase comparator produces an error voltage that is proportional to the time difference between the edges; i.e., the phase error. This edge-triggering technique for the phase comparator produces lower output noise than with the ExclusiveOR approach. However, time jitter on the input and VCO frequencies is translated into phase error jitter that may require additional filtering within the loop.

Triggering on the edges of digital signals means that only frequency (or period) is important and not duty cycle. This is a key consideration in PLL applications utilizing counters where waveshapes usually aren't symmetrical; i.e., 50\% duty cycle. For the TTL family, it is easier to provide the edge matching function on the falling edges (' 1 " to " 0 '") transition of the waveform. CMOS, $1^{2} \mathrm{~L}$, and ECL are better suited for leading edge triggering (' 0 " to " 1 '').

Analog PLLs utilize a phase comparator which functions as a four-quadrant analog
multiplier to mix the input and VCO signals. Since this mixing is true analog multiplication, the phase comparator's output is a function of input and VCO signal amplitudes, frequencies, phase relationships, and duty cycles. The inherent linearity afforded by this analog multiplication makes the monolithic analog PLL well suited for many general purpose and communıcation system applıcations.
Another way of distinguishıng between digıtal and analog phase comparators is by thinking of the similarities and differences between voltage comparators and operational amplifiers. Voltage comparators are specially designed for digital applicatıons where response tıme between output levels has been mınimized at the expense of system linearity. Feedback is seldom used to maintain linear system relationships, with the comparator normally running open-loop. Op amps, on the other hand, are designed for a linear inputoutput relationship, with negative feedback being employed to further improve the system linearity.

## PLL TERMINOLOGY

The following is a brief glossary of frequently encountered terms in PLL literature.

Free-running Frequency ( $\mathbf{f o}^{\prime}, \omega_{0}{ }^{\prime}$ ) - Also called the center frequency, this is the frequency at which the loop VCO operates when not locked to an input signal. The 'prime'" superscripts are used to distinguish the freerunning frequency from $f_{0}$ and $\omega_{0}$ which are used for the general oscillator frequency (Many references use $f_{O}$ and $\omega_{O}$ for both the free-running and general oscillator frequency and leave the proper choice for the reader to infer from the context.) The appropriate units for $f_{O}^{\prime}$ and $\omega_{O}^{\prime}$ are Hz and radians per second, respectively.

Lock Range ( $\left.2 f_{L}, 2 \omega_{L}\right)^{*}$ - The range of frequencies over which the loop will remain in lock. Normally the lock range is centered at the free-running frequency, unless there is some nonlinearity in the system which limits the frequency deviation on one side of $\mathrm{f}_{\mathrm{O}}$ '. The deviations from $\mathrm{fo}^{\prime}$ are referred to as the Tracking Range or Hold-ın Range.(See Figure 6). The tracking range is therefore one-half of the lock range.
Capture Range $\left(2 f_{c}, 2 \omega_{c}\right)^{* *}$ - Although the loop will remain in lock throughout its lock range, it may not be able to acquire lock at the tracking range extremes because of the selectivity afforded by the low-pass filter. The capture range also is centered at $\mathrm{f}_{\mathrm{O}}{ }^{\prime}$ with the equal deviations called the Lock-ın or

Pull-ın Ranges The capture range can never exceed the lock range.

Lock-up Time ( $\mathrm{t}_{\mathrm{L}}$ )*** - The transient tıme required for a free-running loop to lock. This time depends principally upon the bandwidth selectivity designed into the loop with the lowpass filter The lock-up time is inversely proportional to the selectivity bandwidth. Also, lock-up time exhibits a statistical spreading due to random initial phase relationships between the input and oscillator phases.

Phase Comparator Conversion Gain ( $\mathrm{K}_{\mathrm{d}}$ ) - The conversion constant relating the phase comparator's output voltage to the phase difference between input and VCO signals when the loop is locked. At low input signal levels, $K_{d}$ is also a function of signal amplitude. $\mathrm{K}_{\mathrm{d}}$ has units of volts per radian (V/ rad).
VCO Conversion Gain ( $\mathbf{K}_{\mathbf{0}}$ ) - The conversion constant relating th e oscillator's frequency shift from $f_{O}$ ' to the applied input voltage. $\mathrm{K}_{\mathrm{O}}$ has units of radians per second per volt ( $\mathrm{rad} / \mathrm{sec} / \mathrm{V}$ ). $\mathrm{K}_{\mathrm{O}}$ is a linear function of


## REFERENCES

1 Appleton, E.V, '"Automatıc Synchronızation of Triode Oscillators,'" Proc. Cambridge Phil. Soc., vol. 2, pt. III, p 231, 1922-1923.
2 Gardner, F.M , Phaselock Technıques, New York: Wiley, 1966.
3. Blanchard, A., Phase-Locked Loops, New York: Wiley, 1976.
4. Viterbı, A.J., Principles of Coherent Communıcatıons, New York. McGraw-Hıll, 1966.

5 Connelly, J A , Analog Integrated Circuits: Devices, Circuits, Systems, and Applications, New York: Wiley, 1975
6. Grebene, A B., Analog Integrated Circuit Design, New York: Van Nostrand-Reinhold, 1972.
7. Staff, Signetics Linear Phase Locked Loops Applicatıons Book, Signetics Corporatıon, Sunnyvale, California, 1972.
8. Gupta, S C., ''Phase-Locked Loops," Proc. IEEE, vol. 63, no. 2, pp. 291 - 306, Feb. 1975.
9. D'Azzo, J J and C.H. Houpis, Feedback Control System Analysis (Second Edition), New York: McGraw-Hill, 1966, p.81.
10. Gllbert, B., "A New Wideband Amplifier Technıque," IEEE J. of Solid State Ckts., SC-3(4), pp. 353-365, 1968.
$\omega_{0}{ }^{\prime}$ and must be obtained using a formula or graph provided or experimentally measured at the desired $\omega_{0}$ '.
Loop Gain ( $\mathrm{K}_{\mathrm{V}}$ ) - The product of $\mathrm{K}_{\mathrm{d}}, \mathrm{K}_{\mathrm{O}}$, and the low-pass filters gain at DC. $K_{d}$ is evaluated at the appropriate input signal level and $K_{O}$ at the appropriate $\omega_{O}{ }^{\prime} . K_{V}$ has units of $(\mathrm{sec})^{-1}$.

Closed-Loop Gain (CLG) - The output signal frequency and phase can be determined from a product of the CLG and the input signal where the CLG is given by

$$
\begin{equation*}
C L G=\frac{K_{V}}{1+K_{V}} \tag{4}
\end{equation*}
$$

Natural Frequency $\left(\omega_{n}\right)$ - The characteristic frequency of the loop, determined mathematically by the final pole positions in the complex plane or determıned experimentally as the modulation frequency for which an underdamped loop gives the maximum frequency deviation from $\mathrm{f}_{\mathrm{O}}$ ' and at which the phase error swing is the greatest.

Damping Factor ( $\zeta$ ) - The standard damping constant of a second order feedback system. For the PLL, $\zeta$ refers to the ability of the loop to respond quickly to an input frequency step without excessive overshoot.
Loop Noise Bandwidth ( $B_{L}$ ) - A loop property relating $\omega_{\mathrm{n}}$ and $\zeta$ which describes the effective bandwidth of the received signal. Noise and signal components outside this bandwidth are greatly attenuated.
11. Gardner, op. ctt., pp. 117-119.
12. Milligan, L.V. and E. Cornicelli, 'Phase Locked Loops Provide Accurate, Efficient DC Motor Speed Control,' EDN, August 1, 1972, pp. 32-35.
13. Dr. Roland E. Best, Phase Locked Loops - Theory, Design \& Applications. McGraw-Hill.

## NOTES:

* Also called Synchronization Range.
** Also called Acquisition Range.
***Also called Acquisition Time


## Application Note

## Linear Products

## INTRODUCTION

The phase-locked loop is a feedback system comprised of a phase comparator, a low-pass filter and an error amplifier in the forward signal path and a voltage-controlled oscillator (VCO) in the feedback path. The block diagram of a basic PLL system is shown in Figure 1. Perhaps the single most important point to realize when designing with the PLL is that it is a feedback system and, hence, is characterized mathematically by the same equations that apply to other, more conventional feedback systems. However, the parameters in the equations are somewhat different since the feedback error signal in the phase locked system is a phase rather than a current or voltage signal, as is usually the case in conventional feedback systems.

## PHASE-LOCKED LOOP <br> OPERATION

The basic principle of the PLL operation can be briefly explained as follows:
With no signal input applied to the system, the VCO control voltage $\mathrm{V}_{\mathrm{d}}(\mathrm{t})$ is equal to zero. The VCO operates at a set frequency, fo' (or the equivalent radian frequency $\omega_{0}{ }^{\prime}$ ) which is known as the free-running frequency. When an input signal is applied to the system, the phase comparator compares the phase and the frequency of the input with the VCO frequency and generates an error voltage $V_{e}(t)$ that is related to the phase and the frequency difference between the two signals. This error voltage is then filtered, amplified, and applied to the control terminal of the VCO. In this manner, the control voltage $\mathrm{V}_{\mathrm{d}}(\mathrm{t})$ forces the VCO frequency to vary in a direction that reduces the frequency difference between $\omega_{O}$ and the input signal. If the input frequency $\omega_{1}$ is sufficiently close to $\omega_{0}$, the feedback nature of the PLL causes the VCO to synchronize or lock with the incoming signal. Once in lock, the VCO frequency is identical to the input signal except for a finite phase difference.
This net phase difference of $\theta_{\mathrm{e}}$ where

$$
\begin{equation*}
\theta_{\mathrm{e}}=\theta_{\mathrm{o}}-\theta_{\mathrm{i}} \tag{1}
\end{equation*}
$$

is necessary to generate the corrective error voltage $V_{d}$ to shift the VCO frequency from its free-running value to the input signal frequency $\omega_{l}$ and thus keep the PLL in lock. This selfcorrecting ability of the system also allows


Figure 1. Block Diagram of Phase-Locked Loop
the PLL to track the frequency changes of the input signal once it is locked The range of frequencies over which the PLL can maintain lock with an input signal is defined as the "lock range" of the system. The band of frequencies over which the PLL can acquire lock with an incoming signal is known as the "capture range" of the system and is never greater than the lock range.
Another means of describing the operation of the PLL is to observe that the phase comparator is in actuality a multiplier circuit that mixes the input signal with the VCO signal. This mix produces the sum and difference frequencies $\omega_{1} \pm \omega_{0}$ shown in Figure 1. When the loop is in lock, the VCO duplicates the input frequency so that the difference frequency component ( $\omega_{1} \cdot \omega_{0}$ ) is zero; hence, the output of the phase comparator contains only a DC component. The low-pass filter removes the sum frequency component $\left(\omega_{1}+\omega_{0}\right)$ but passes the DC component which is then amplified and fed back to the VCO. Notice that when the loop is in lock, the difference frequency component is always DC, so the lock range is independent of the band edge of the low-pass filter.

## LOCK AND CAPTURE

Consider now the case where the loop is not yet in lock. The phase comparator again mixes the input and VCO signals to produce sum and difference frequency components. However, the difference component may fall outside the band edge of the low-pass filter and be removed along with the sum frequency component. If this is the case, no information is transmitted around the loop and the VCO remains at its initial free-running fre-
quency. As the input frequency approaches that of the VCO, the frequency of the difference component decreases and approaches the band edge of the low-pass filter. Now some of the difference component is passed, which tends to drive the VCO towards the frequency of the input signal. This, in turn, decreases the frequency of the difference component and allows more information to be transmitted through the low-pass filter to the VCO. This is essentially a positive feedback mechanism which causes the VCO to snap into lock with the input signal. With this mechanism in mind, the term 'capture range' can again be defined as 'the frequency range centered about the VCO initial freerunning frequency over which the loop can acquire lock with the input signal. The capture range is a measure of how close the input signal must be in frequency to that of the VCO to acquire lock. The 'capture range' ' can assume any value within the lock range and depends primarily upon the band edge of the low-pass filter together with the closed-loop gain of the system. It is this signal capturing phenomenon which gives the loop its frequency-selective properties.
It is important to distinguish the "capture range' from the 'lock range' which can, again, be defined as 'the frequency range usually centered about the VCO initial freerunning frequency over which the loop can track the input signal once lock has been achieved'

When the loop is in lock, the difference frequency component at the output of the phase comparator (error voltage) is DC and will always be passed by the low-pass filter. Thus, the lock range is limited by the range of
error voltage that can be generated and the corresponding VCO frequency deviation produced. The lock range is essentially a DC parameter and is not affected by the band edge of the low-pass filter.

## THE CAPTURE TRANSIENT

The capture process is highly complex and does not lend itself to simple mathematical analysis. However, a qualitative description of the capture mechanism may be given as follows. Since frequency is the time derivative of phase, the frequency and the phase errors in the loop can be related as

$$
\begin{equation*}
\Delta \omega=\frac{\mathrm{d} \theta_{\mathrm{e}}}{\mathrm{dt}} \tag{2}
\end{equation*}
$$

where $\Delta \omega$ is the instantaneous frequency separation between the signal and VCO frequencies and $\theta_{\mathrm{e}}$ is the phase difference between the input signal and VCO signals.

If the feedback loop of the PLL were opened between the low-pass filter and the VCO control input, then for a given condition of $\omega_{0}$ and $\omega_{1}$ the phase comparator output would be a sinusoidal beat note at a fixed frequency $\Delta \omega$. If $\omega_{1}$ and $\omega_{0}$ were sufficiently close in frequency, this beat note would appear at the filter output with negligible attenuation.

Now suppose that the feedback loop is closed by connecting the low-pass filter output to the VCO control terminal. The VCO frequency will be modulated by the beat note. When this happens, $\Delta \omega$ itself will become a function of time. If, during this modulation process, the VCO frequency moves closer to $\omega_{l}$ (i.e., decreasing $\Delta \omega$ ), then $\frac{d \theta_{e}}{d t}$ decreases and the output of the phase comparator becomes a slowly varying function of time. Similarly, if the VCO is modulated away from $\omega_{l}, \frac{\mathrm{~d} \theta_{\mathrm{e}}}{\mathrm{dt}}$ increases and the error voltage becomes a rapidly varying function of time. Under this condition the beat note waveform no longer looks sinusoidal; it looks like a series of aperiodic cusps, depicted schematıcally in Figure 2a. Because of its asymmetry, the beat note waveform contains a finite DC component that pushes the average value of the VCO toward $\omega_{1}$, and lock is established. When the system is in lock, $\Delta \omega$ is equal to zero and only a steady-state DC error voltage remains.

Figure 2 b displays an oscillogram of the loop error voltage $\mathrm{V}_{\mathrm{d}}(\mathrm{t})$ in an actual PLL system during the capture process. Note that as lock is approached, $\Delta \omega$ is reduced, the low-pass


WF15610S
a. VCO Control Voltage Variation During Capture Transient


OP06431S

## b. Oscillogram Showing a Capture Process

Figure 2. Asynchronous Error Beat Frequency During the Capture Transient


Figure 3. Exhibited by First-Order Fast Capture Transient
filter attenuation becomes less, and the amplitude of the beat note increases.

The total time taken by the PLL to establish lock is called the pull-ın tıme. Pull-ın tıme depends on the initial frequency and phase differences between the two signals as well as on the overall loop gain and the low-pass filter bandwidth. Under certan conditions, the pull-in time may be shorter than the period of the beat note and the loop can lock without an oscillatory error transient.

A specific case to illustrate this is shown in Figure 3. The 565 PLL is shown acquiring
lock within the first cycle of the input signal. The PLL was able to capture in this short tıme because it was operated as a first-order loop (no low-pass filter) and the input tone-burst frequency was within its lock and capture range.

## EFFECT OF THE LOW-PASS

## FILTER

In the operation of the loop, the low-pass filter serves a dual function.

First, by attenuating the high frequency error components at the output of the phase comparator, it enhances the interference-rejection characteristics; second, it provides a shortterm memory for the PLL and ensures a rapid recapture of the signal if the system is thrown out of lock due to a noise transient. Decreasing the low-pass filter bandwidth has the following effects on system performance (Long Time Constant):
a. The capture process becomes slower, and the pull-in time increases.
b. The capture range decreases.
c. Interference-rejection properties of the PLL improve since the error voltage caused by an interfering frequency is attenuated further by the low-pass filter.
d. The transient response of the loop (the response of the PLL to sudden changes of the input frequency within the capture range) becomes underdamped.

The last effect also produces a practical limitation on the low-pass loop filter bandwidth and roll-off characteristics from a stability standpoint. These points will be explained further in the following analysis.

## MATHEMATICALLY DEFINING <br> PLL OPERATION

As mentioned previously, the phase comparator is basically an analog multiplier that forms the product of an RF input signal, $v_{1}(t)$, and the output signal, $\mathrm{v}_{\mathrm{o}}(\mathrm{t})$, from the VCO. Refer to Figure 1 and assume that the two signals to be multiplied can be described by

$$
\begin{align*}
& v_{1}(t)=v_{1} \sin \omega_{1} t  \tag{3}\\
& v_{0}(t)=v_{O} \sin \left(\omega_{0} t+\theta_{e}\right) \tag{4}
\end{align*}
$$

where $\omega_{\mathrm{l}}, \omega_{\mathrm{O}}$, and $\theta_{\mathrm{e}}$ are the frequency and phase difference (or phase error) characteristics of interest. The product of these two signals is an output voltage given by

$$
\begin{equation*}
v_{e}(t)=K_{1} V_{1} V_{O}\left(\sin \omega_{1} t\right)\left[\sin \left(\omega_{O} t+\theta_{e}\right)\right] \tag{5}
\end{equation*}
$$

where $K_{1}$ is an appropriate dimensional constant. Note that the amplitude of $v_{e}(t)$ is directly proportional to the amplitude of the input signal $V_{1}$. The two cases of an unlocked loop ( $\omega_{1} \neq \omega_{0}$ ) and of a locked loop ( $\omega_{1}=\omega_{0}$ ) are now considered separately.
Unlocked State ( $\omega_{1} \neq \omega_{0}$ )
When the two frequencies to the phase comparator are not synchronized, the loop is not locked. Furthermore, the phase angle difference $\theta_{e}$ in Equations 4 and 5 is meaningless for this case since it can be eliminated by appropriately choosing the tıme origin.

Using trigonometric identities, Equation 5 can be rewritten as

$$
\begin{align*}
v_{e}(t) & =\frac{K_{1} V_{1} V_{O}}{2}\left[\cos \left(\omega_{1}-\omega_{O}\right) t\right. \\
& \left.-\cos \left(\omega_{1}+\omega_{0}\right) t\right] \tag{6}
\end{align*}
$$

When $v_{e}(t)$ is passed through the low-pass filter, $F(s)$, the sum frequency component is removed, leaving

$$
\begin{equation*}
v_{f}(t)=K_{2} V_{1} V_{O} \cos \left(\omega_{1}-\omega_{O}\right) t \tag{7}
\end{equation*}
$$

where $\mathrm{K}_{2}$ is a constant. After amplification, the control voltage for the VCO appears as

$$
\begin{equation*}
v_{d}(t)=A K_{2} V_{1} V_{O} \cos \left(\omega_{1}-\omega_{O}\right) t \tag{8}
\end{equation*}
$$

This equation shows that a beat frequency effect is established between $\omega_{1}$ and $\omega_{0}$, causing the VCO's frequency to deviate by $\pm \Delta \omega$ from $\omega_{0}{ }^{\prime}$ in proportion to the signal amplitude $\left(\mathrm{AK}_{2} \mathrm{~V}_{1} \mathrm{~V}_{\mathrm{O}}\right)$ passing through the filter. If the amplitude of $V_{1}$ is sufficiently large and if signal limiting or saturation does not occur, the VCO output frequency will be shifted from $\omega_{0}$ ' by some $\Delta \omega$ until lock is established where

$$
\begin{equation*}
\omega_{1}=\omega_{0}=\omega_{0}^{\prime} \pm \Delta \omega \tag{9}
\end{equation*}
$$

If lock cannot be established, then either $V_{1}$ is too small to drive the VCO to produce the necessary $\pm \Delta \omega$ deviation or $\omega_{1}$ is beyond the dynamic range of the VCO, i.e., $\omega_{1} \geqslant \omega_{0}^{\prime} \pm \Delta \omega$. Remedies for these no lock conditions are:

1. Increase $V_{1}$ either internally or externally to the loop by providing additional amplification.
2. Increase the internal loop gain by adjusting upward (larger -3 dB frequency) the response of the low-pass filter.
3. Shift $\omega_{0}^{\prime}$ closer to the expected $\omega_{1}$. Establishing frequency lock leads to the second case where $\omega_{1}=\omega_{0}$.
Locked State ( $\omega_{1}=\omega_{\mathrm{O}}$ )
When $\omega_{1}$ and $\omega_{0}$ are frequency synchronized, the output signal from the phase comparator for $\omega_{l}=\omega_{0}=\omega$ and a phase shift of $\theta_{\mathrm{e}}$ is

$$
\begin{align*}
v_{e}(t) & =K_{1} V_{1} V_{O}(\sin \omega t) \sin \left(\omega t+\theta_{e}\right) \\
& =\frac{K_{1} V_{1} V_{O}}{2}\left[\cos \theta_{e}-\cos \left(2 \omega t+\theta_{e}\right)\right] \tag{10}
\end{align*}
$$

The low-pass filter removes the high frequency, AC component of $v_{e}(t)$, leaving only the DC component. Thus,
$v_{f}(t)=K_{2} V_{1} V_{O} \cos \theta_{e}$

After amplification the DC voltage driving the VCO and maintaining lock within the loop is

$$
\begin{equation*}
v_{d}(t)=V_{D}=A K_{2} V_{1} V_{O} \cos \theta_{\theta} \tag{12}
\end{equation*}
$$

Suppose $\omega_{1}$ and $\omega_{O}$ are perfectly synchronized to the free-running frequency $\omega_{0}{ }^{\prime}$. For this case, $V_{D}$ will be zero, indicating that $\theta_{e}$ must be $\pm 90^{\circ}$. Thus $V_{D}$ is proportional to the phase difference or phase error between $\theta_{1}$ and $\theta_{0}$ centered about a reference phase angle of $\pm 90^{\circ}$. If $\omega_{1}$ changes slightly from $\omega_{0}{ }^{\prime}$, the first effect will be a change in $\theta_{\theta}$ from $\pm 90^{\circ} . V_{D}$ will adjust and settle out to some nonzero value to correct $\omega_{0}$; under this condition frequency lock is maintained with $\omega_{1}=\omega_{\mathrm{O}}$. The phase error will be shifted by some amount $\Delta \theta$ from the reference phase angle of $\pm 90^{\circ}$. This concept can be simplified by redefining $\theta_{e}$ as

$$
\begin{equation*}
\theta_{\mathrm{e}}=\theta_{\mathrm{r}} \pm \Delta \theta \tag{13}
\end{equation*}
$$

where $\theta_{\mathrm{r}}$ is the inherent, reference phase shift of $\pm 90^{\circ}$ and $\Delta \theta$ is the departure from this reference value. Now the VCO control voltage becomes

$$
\begin{align*}
V_{D} & =A K_{2} V_{1} V_{O} \cos \left(\theta_{r} \pm \Delta \theta\right) \\
& = \pm A K_{2} V_{1} V_{O} \sin \Delta \theta \tag{14}
\end{align*}
$$

Since the sine function is odd, a momentary change in $\Delta \theta$ contains information about which way to adjust the VCO frequency to correct and maintan the locked condition. The maximum range over which $\Delta \theta$ changes can be tracked is $-90^{\circ}$ to $+90^{\circ}$. This corresponds to a $\theta_{\mathrm{e}}$ range from 0 to $180^{\circ}$.
In addition to being an error signal, $\mathrm{V}_{\mathrm{D}}$ represents the demodulated output of an FM input applied as $\mathrm{v}_{\mathrm{in}}(\mathrm{t})$ assumıng a linear VCO characteristic. Thus, FM demodulation can be accomplished with the PLL without the induc-tively-tuned circuits that are employed with conventional detectors.

## DETERMINING PLL MODEL PARAMETERS

Since the PLL is basically an electronic servo loop, many of the analytical techniques developed for control systems are applicable to phase-locked systems. Whenever phase lock is established between $v_{1}(t)$ and $v_{0}(t)$ the linear model of Figure 4 can be used to predict the performance of the PLL system. Here $\theta_{1}$ and $\theta_{0}$ represent the phase angles associated with the input/output waveshapes, respectively; $F(s)$ represents a generalized voltage transfer function for the lowpass filter in the s complex frequency domain; and $K_{d}$ and $K_{o}$ are conversion gains of the phase comparator and VCO, respectively, each having units as shown. The 1/s term associated with the VCO accounts for the inherent $90^{\circ}$ phase shift in the loop since the VCO converts a voltage to a frequency and
since phase is the integral of frequency Thus the VCO functions as an integrator in the feedback loop.

Specific values of $K_{d}$ and $K_{o}$ for all of Signetics' general purpose PLLs can be found in the sections describing the particular loop of interest. However, sometimes it may be desired to determine these conversion gains exactly for a specific device The measurement scheme shown in Figure 5 can be used to determine $K_{d}$ and $K_{o}$ for a loop under lock. The function of the Khron-Hite filters is to extract the fundamental sinusoidal frequency component of their square wave inputs for application to the Gain-Phase Meter If the input signal from the Function Generator is sinusoidal, then the first Khron-Hite filter may be elimınated. It is recommended to use high impedance oscilloscope probes so as to not distort the input of VCO waveshapes, thereby potentially altering their phase relationships. The frequency counter can be driven from the scope as shown, or connected directly to the input or VCO, provided its input impedance is large
The procedure to follow for obtaining $K_{d}$ and $K_{0}$ is as follows:
1 Establish the desired external bias and gain conditions for the PLL under test.
2 With the Function Generator turned off, set the free-running frequency of the loop via the timing capacitor and timing resistor if appropriate Monitor $f_{0}$ ' with the Frequency Counter.
3. Turn on the Function Generator and check to make sure the amplitude of the input signal is appropriate for the particular loop under test.
4. Adjust the input frequency for lock. Lock is discernable on a dual-trace scope when the input and VCO waveforms are synchronized and stationary with respect to each other. One should be especially careful to check that locking has not occurred between the VCO and some harmonic frequency. Carefully inspect both waveshapes, making sure each has the same period. (If a second Frequency Counter is available, an alternate scheme can be used to confirm frequency locking. One frequency counter is used to monitor the input signal frequency, and the second counter is used for the VCO frequency. When the two counters display the same frequency, the PLL is locked.)
5. Set the input frequency to the free-running frequency and note the Gain-Phase Meter display It should be approximately $90^{\circ} \pm 10^{\circ}$ nomınally. Record the phase error, $\theta_{\mathrm{e}}$, the VCO control voltage, $\mathrm{V}_{\mathrm{D}}$, and the input frequency, $\mathrm{f}_{\mathrm{l}}$.


Figure 5. Measurement Scheme for $\mathbf{K}_{\mathbf{d}}$ and $\mathbf{K}_{\mathbf{o}}$ Determinations
6. Adjust $f_{1}$ for frequencies above and below $\mathrm{f}_{\mathrm{O}^{\prime}}$ and record $\theta_{\mathrm{e}}$ and $\mathrm{V}_{\mathrm{D}}$ for each $\mathrm{f}_{\mathrm{f}}$, as appropriate.
7. Making a plot of $V_{D}$ versus $\theta_{\mathrm{e}}$ is useful for checking the measurement data and the system's linearity The slope of this plot $\left(\Delta \mathrm{V}_{\mathrm{D}} / \Delta \theta_{\mathrm{e}}\right.$ ) is $\mathrm{K}_{\mathrm{d}}$ in units of $\mathrm{V} /{ }^{\circ}$. Multiplying this slope by $180 / \pi$ gives the desired $K_{d}$ in volts/radian.
8. A plot of $f_{I}=f_{O}$ versus $V_{D}$ while the loop remains locked will check the VCO linearity. The slope of this plot is $K_{0}$ at the particular free-running frequency. The units of slope taken directly from the graph are $\mathrm{Hz} / \mathrm{V}$. Multiplying this slope figure by $2 \pi$ gives the desired $K_{0}$ in units of radians/ volt-sec.
$\mathrm{K}_{\mathrm{d}}$ is generally constant over wide frequency ranges, but is linearily related to the input signal amplitude. $\mathrm{K}_{\mathrm{o}}$ is constant with input signal level but does vary linearly with $\mathrm{f}_{\mathrm{O}}$ '. Often it is convenient to specify a normalized $\mathrm{K}_{\mathrm{o}}$ as

$$
\begin{equation*}
\mathrm{K}_{\mathrm{O}(\text { norm })}=\frac{\mathrm{K}_{\mathrm{O}}}{\mathrm{f}_{\mathrm{o}^{\prime}}} \frac{\mathrm{rad}}{\mathrm{~V}} \tag{15}
\end{equation*}
$$

The $K_{o}$ value at any desired free-running frequency then can be estimated as

$$
\begin{equation*}
\mathrm{K}_{\mathrm{o}}\left(@ \text { any } \mathrm{f}_{\mathrm{o}^{\prime}}\right)=\mathrm{K}_{\mathrm{o} \text { (norm) }} \mathrm{f}_{\mathrm{o}^{\prime}} \tag{16}
\end{equation*}
$$

The loop gan for the PLL system is

$$
\begin{equation*}
\mathrm{K}_{\mathrm{v}}=\mathrm{K}_{\mathrm{d}} \mathrm{~K}_{\mathrm{o}} \mathrm{~A} \tag{17}
\end{equation*}
$$

(Often when the gain $A$ is due to an amplifier internal to the IC, A will be included in etther $\mathrm{K}_{\mathrm{d}}$ or $\mathrm{K}_{\mathrm{o}}$ This is further illustrated in the article on the 565 PLL.)

## MODELING THE PLL SYSTEM WITH VARIOUS LOW-PASS FILTERS

The open-loop transfer function for the PLL is

$$
\begin{equation*}
T(s)=\frac{K_{\mathrm{V}} F(s)}{s} \tag{18}
\end{equation*}
$$

Usıng linear feedback analysis technıques, and assuming that the VCO is in the forward path, the closed-loop transfer characteristics $H(s)$ can be related to the open-loop performance as

$$
\begin{equation*}
H(s)=\frac{T(s)}{1+T(s)} \tag{19}
\end{equation*}
$$

and the roots of the characteristic system polynomial can be readily determined by rootlocus techniques.

From these equations, it is apparent that the transient performance and frequency response of the loop is heavily dependent upon the choice of filter and its corresponding transfer characterıstic, F(s).

## Zero-Order Filter - $F(s)=1$

The simplest case is that of the first-order loop where $F(s)=1$ (no filter). The closedloop transfer function then becomes

$$
\begin{equation*}
T(s)=\frac{K_{V}}{s+K_{V}} \tag{20}
\end{equation*}
$$

This transfer function gives the root locus as a function of the total loop gain $K_{v}$ and the corresponding frequency response shown in Figure 6a. The open-loop pole at the origin is due to the integrating action of the VCO. Note that the frequency response is actually the amplitude of the difference frequency component versus modulating frequency when the PLL is used to track a frequency-modulated input signal. Since there is no low-pass filter in this case, sum frequency components are also present at the phase comparator output and must be filtered outside of the loop if the difference frequency component (demodulated $F M$ ) is to be measured.

## First-Order Filter

With the addition of a single-pole low-pass filter $F(\mathrm{~s})$ of the form

$$
\begin{equation*}
F(s)=\frac{1}{1+\tau_{1} s} \tag{21}
\end{equation*}
$$

where $\tau_{1}=\mathrm{R}_{1} \mathrm{C}_{1}$, the PLL becomes a sec-ond-order system with the root locus shown in Flgure 6b. Again, an open-loop pole is located at the origin because of the integrating action of the VCO. Another open-loop pole is positioned on the real axis at $-1 / \tau_{1}$ where $\tau_{1}$ is the time constant of the low-pass filter.

One can make the following observations from the root locus characteristics of Figure 6b:
a. As the loop gain $K_{V}$ increases for a given choice of $\tau_{1}$, the imaginary part of the closed-loop poles increases: thus, the natural frequency of the loop increases and the loop becomes more and more underdamped.
b. If the filter time constant is increased, the real part of the closed-loop poles becomes smaller and the loop damping is reduced.

As in any practical feedback system, excess shifts or non-dominant poles associated with the blocks within the PLL can cause the root loci to bend toward the right half plane as shown by the dashed line in Figure 6b. This is likely to happen if either the loop gain or the filter time constant is too large and may cause the loop to break into sustained oscillations.

## First-Order Lag-Lead Filter

The stability problem can be eliminated by using a lag-lead type of filter, as indicated in

Figure 6c. This type of a filter has the transfer function

$$
\begin{equation*}
F(s)=\frac{1+\tau_{2} s}{1+\left(\tau_{1}+\tau_{2}\right) s} \tag{22}
\end{equation*}
$$

where $\tau_{2}=R_{2} C$ and $\tau_{1}=R_{1} C$. By proper choice of $R_{2}$, this type of filter confines the root locus to the left half-plane and ensures stability. The lag-lead filter gives a frequency response dependent on the damping, which can now be controlled by the proper adjustment of $\tau_{1}$ and $\tau_{2}$. In practice, this type of filter is important because it allows the loop to be used with a response between that of the first- and second-order loops and it provides an additional control over the loop transient response. If $R_{2}=0$, the loop behaves as a second-order loop and as $R_{2} \rightarrow \infty$, the loop behaves as a first-order loop due to a polezero cancellation. However, as first-order operation is approached, the noise bandwidth increases and interference rejection decreases since the high frequency error components in the loop are now attenuated to a lesser degree.

## Second- and Higher-Order Filters

Second- and higher-order filters, as well as active filters, occasionally are designed and incorporated within the PLL to achieve a particular response not possible or easily obtained with zero- or first-order filters. Adding more poles and more gain to the closedloop transfer function reduces the inherent stability of the loop. Thus the designer must exercise extreme care and utilize complex stability analysis if second-order (and higher) filters or active filters are to be considered.

## CALCULATING LOCK AND CAPTURE RANGES

In terms of the basic gain expression in the system, the lock range of the PLL $\omega_{\mathrm{L}}$ can be shown to be numerically equal to the DC loop gain (2-sided lock range).

$$
\begin{equation*}
2 \omega_{\mathrm{L}}=4 \pi f_{\mathrm{L}}=K_{V} F(0) \tag{23}
\end{equation*}
$$

where $F(0)$ is the value of the low-pass filters transfer function at DC.

Since the capture range $\omega_{\mathrm{C}}$ denotes a transient condition, it is not as readily derived as the lock range. However, an approximate expression for the capture range can be written as (2-sided capture range).

$$
\begin{equation*}
2 \omega_{C}=4 \pi f_{C} \simeq K_{V}\left|F\left(i \omega_{C}\right)\right| \tag{24}
\end{equation*}
$$

where $F\left(i \omega_{\mathrm{C}}\right)$ is the magnitude of the lowpass filter transfer function evaluated at $\omega_{\mathrm{C}}$. Solution of Equation 24 frequently involves a 'trial and error' process since the capture range is a function of itself. Note that at all times the capture range is smaller than the
lock range. For the simple first-order lag filter of Figure 6 b , the capture range can be approximated as

$$
\begin{equation*}
2 \omega_{\mathrm{c}} \simeq 2 \sqrt{\frac{\omega_{\mathrm{L}}}{\tau_{1}}}=2 \sqrt{\frac{K_{V}}{\tau_{1}}} \tag{25}
\end{equation*}
$$

This approxımation is valid for

$$
\begin{equation*}
\tau_{1} \gg \frac{1}{2 \omega_{\mathrm{L}}} \tag{26}
\end{equation*}
$$

Equations 23 and 24 show that the capture range increases as the low-pass filter tume constant is decreased, whereas the lock range is unaffected by the filter and is determined solely by the loop gain.

Figure 7 shows the typical frequency-to-voltage transfer characteristics of the PLL. The input is assumed to be a sine wave whose frequency is swept slowly over a broad frequency range. The vertical scale is the corresponding loop error voltage. In Figure 7a, the input frequency is being gradually increased. The loop does not respond to the signal until it reaches a frequency $\omega_{1}$, corresponding to the lower edge of the capture range. Then, the loop suddenly locks on the input and causes a negative jump of the loop error voltage. Next, $\mathrm{V}_{\mathrm{d}}$ varies with frequency with a slope equal to the reciprocal of VCO conversion gain ( $1 / K_{0}$ ) and goes through zero as $\omega_{1}=\omega_{0}^{\prime}$. The loop tracks the input until the input frequency reaches $\omega_{2}$, corresponding to the upper edge of the lock range. The PLL then loses lock and the error voltage drops to zero. If the input frequency is swept slowly back, the cycle repeats itself, but is inverted, as shown in Figure 7b. The loop recaptures the signal at $\omega_{3}$ and tracks it down to $\omega_{4}$. The total capture and lock ranges of the system are:

$$
\begin{equation*}
2 \omega_{\mathrm{C}}=\omega_{3}-\omega_{1} \tag{27}
\end{equation*}
$$

and

$$
\begin{equation*}
2 \omega_{\mathrm{L}}=\omega_{2}-\omega_{4} \tag{28}
\end{equation*}
$$

Note that, as indicated by the transfer characteristics of Figure 7, the PLL system has an inherent selectivity about the free-running frequency, $\omega_{0}$ '. It will respond only to the input signal frequencies that are separated from $\omega_{O}^{\prime}$ by less than $\omega_{\mathrm{C}}$ or $\omega_{\mathrm{L}}$, depending on whether the loop starts with or without an initial lock condition. The linearity of the frequency-to-voltage conversion characteristics for the PLL is determined solely by the VCO conversion gain. Therefore, in most PLL applications, the VCO is required to have a highly linear voltage-to-frequency transfer characteristic.


Figure 6. Root Locus and Frequency Response Plots

## DETERMINING LOOP

## RESPONSE

The transient response of a PLL can be calculated using the model of Figure 4 and Equations 18 and 19 as starting points. Combining these equations gives

$$
\begin{equation*}
H(s)=\frac{\theta_{0}(s)}{\theta_{i}(s)}=\frac{K_{V} F(s)}{s+K_{V} F(s)} \tag{29}
\end{equation*}
$$

The phase error which keeps the system in lock is

$$
\begin{equation*}
\theta_{\mathrm{e}}(\mathrm{~s})=\theta_{\mathrm{l}}(\mathrm{~s})-\theta_{\mathrm{o}}(\mathrm{~s}) \tag{30}
\end{equation*}
$$

Define a phase error transfer function

$$
\begin{align*}
E(s) & =\frac{\theta_{\mathrm{e}}(s)}{\theta_{1}(s)}=1-\frac{\theta_{0}(s)}{\theta_{1}(s)} \\
& =1-H(s) \tag{31}
\end{align*}
$$

As an example of the utilization of these equations, consider the most common case of a loop employing a simple first-order lag filter where

$$
\begin{equation*}
\mathrm{F}(\mathrm{~s})=\frac{1}{1+\mathrm{s} \tau_{1}} \tag{32}
\end{equation*}
$$

For this filter, Equations 29 and 31 become

$$
\begin{align*}
& H(s)=\frac{K_{V} / \tau_{1}}{s^{2}+s / \tau_{1}+K_{V} / \pi_{1}}  \tag{33}\\
& E(s)=\frac{s\left(s+1 / \tau_{1}\right)}{s^{2}+s / \tau_{1}+K_{V} / \tau_{1}} \tag{34}
\end{align*}
$$

Both equations are second-order and have the same denominator which can be expressed as

$$
\begin{align*}
\mathrm{D}(\mathrm{~s}) & =\mathrm{s}^{2}+\mathrm{s} / \tau_{1}+\mathrm{K}_{\mathrm{V}} / \tau_{1}  \tag{35}\\
& =\mathrm{s}^{2}+2 \zeta \omega_{\mathrm{n}} \mathrm{~s}+\omega_{n}^{2}
\end{align*}
$$

Where $\omega_{n}$ and $\zeta$ are, respectively, the system's undamped natural frequency and damping factor defined as

$$
\begin{align*}
& \omega_{\mathrm{n}}=\sqrt{\mathrm{K}_{\mathrm{V}} / \tau_{1}}  \tag{36}\\
& \zeta=\frac{1}{2 \sqrt{\mathrm{~K}_{\mathrm{V}} \tau_{1}}}=\frac{\omega_{\mathrm{n}}}{2 \mathrm{~K}_{\mathrm{V}}} \tag{37}
\end{align*}
$$

The system is considered overdamped for $\zeta>1.0$, and critically damped $\zeta=1.0$. Now examine this PLL system's response to varıous types of inputs.

## Step-of-Phase Input

Consider a unit step-of-phase as the input signal. This input is shown in Figure 8 and can be thought of as simply shifting the time axis by a unit step (one radian or one degree, depending upon the working units) while

a. Input Frequency Increasing


Opo3550S
b. Decreasing Input Frequency

Figure 7. Typical PLL Frequency-to-Voltage Transfer Characteristics


WF15050S
Figure 8. Input Signal Representing a Unit Step of Phase at Constant Frequency
maintaining the same input frequency. Mathematically this input has the form

$$
\begin{equation*}
\theta_{1}(s)=\frac{1}{s} \tag{38}
\end{equation*}
$$

The phase of VCO output and the system's phase error are represented by

$$
\begin{align*}
& \theta_{0}(s)=\frac{H(s)}{s}=\frac{\omega_{n}^{2}}{s\left(s^{2}+2 \zeta \omega_{n} s+\omega_{n}^{2}\right)}  \tag{39}\\
& \theta_{e}(s)=\frac{E(s)}{s}=\frac{s+2 \zeta \omega_{n}}{s^{2}+2 \zeta \omega_{n} s+\omega_{n}^{2}} \tag{40}
\end{align*}
$$

(depending upon the working units) while maintaining the same input frequency. Mathematically this input has the form

$$
\begin{equation*}
\theta_{0}(t)=1+\frac{e-\zeta \omega_{n} t}{\sqrt{1-\zeta^{2}}} \sin \left(\omega_{n} t \sqrt{1-\zeta^{2}}+\Psi\right) \tag{41}
\end{equation*}
$$

Figure 9 is a plot of the VCO phase response and the phase error transient for various damping factors. Note from this figure that an underdamped system has overshoot which can cause the loop to break lock if this overshoot is too large. The critical condition for maintainıng lock is to keep the phase error within the dynamic range for the phase comparator of $-\pi / 2$ to $\pi 2$ radians. For the underdamped case, the peak phase-error overshoot is

$$
\begin{equation*}
\theta_{\mathrm{e}}(\max )=\mathrm{e}-\zeta \pi />\sqrt{1-\zeta^{2}} \tag{46}
\end{equation*}
$$

which must be less than $\pi / 2$ to maintain lock. Lock can also be broken for the overdamped and critically-damped loops if the input phase shift is too large where the phase error exceeds $\pm \pi / 2$ radians.

The analysis and equations given are based upon the small-signal model of Figure 4. If the signal amplitudes become too large, one or more functional blocks in the system can saturate, causing a slew rate type limiting action that may break lock.

The transient change in the VCO frequency due to the unit step-of-phase input can be found by taking the time derivative of Equation 41 or alternatively by finding the inverse Laplace transform of

$$
\begin{equation*}
\omega_{0}(s)=s \theta_{0}(s)=\frac{\omega_{n}^{2}}{s^{2}+2 \zeta \omega_{n} s+\omega_{n}^{2}} \tag{47}
\end{equation*}
$$

which is

$$
\begin{equation*}
\omega_{O}(t)=\frac{\omega_{n} e-\zeta \omega_{n}^{t}}{\sqrt{1-\zeta^{2}}} \sin \omega_{n} t \sqrt{1-\zeta^{2}} \tag{48}
\end{equation*}
$$

## Unit Step-of-Frequency Input

This type of input occurs when the input frequency is instantaneously changed from one frequency to another as is done in FSK and modem applicatıons. For this input, as shown in Figure 10,

$$
\begin{equation*}
\theta_{1}(s)=\frac{1}{s^{2}} \tag{49}
\end{equation*}
$$

The VCO output phase is

$$
\begin{equation*}
\theta_{0}(s)=\frac{\omega_{n}^{2}}{s^{2}\left(s^{2}+2 \zeta \omega_{n} s+\omega_{n}^{2}\right)} \tag{50}
\end{equation*}
$$

The transient time expression for the VCO phase change is

$$
\begin{align*}
& \theta_{0}(t)=t-\frac{2 \zeta}{\omega_{n}}+\frac{e-\zeta \omega_{n} t}{\omega_{n} \sqrt{1-\zeta^{2}}} \\
& \sin \left(\omega_{n} t \sqrt{1-\zeta^{2}}+2 \Psi\right) \tag{51}
\end{align*}
$$

tion, it is important that the VCO voltage-tofrequency characteristic be linear so that the output is not distorted. Over the linear range of the VCO, the conversion gain is given by $\mathrm{K}_{\mathrm{O}}$ (in radian/V-sec)

$$
\begin{equation*}
\mathrm{K}_{\mathrm{O}}=\frac{\Delta \omega_{\mathrm{O}}}{\Delta \mathrm{~V}_{\mathrm{d}}} \tag{56}
\end{equation*}
$$

Since the loop output voltage is the VCO voltage, we can get the loop output voltage as

$$
\Delta \mathrm{V}_{\mathrm{d}}=\frac{\Delta \omega_{\mathrm{O}}}{\mathrm{~K}_{\mathrm{O}}}
$$

The gain $K_{O}$ can be found from the data sheet. When the VCO voltage is changed, the frequency change is virtually instantaneous.

## Phase Comparator

All of Signetics' analog phase-locked loops use the same form of phase comparator often called the doubly-balanced multiplier or mixer. Such a circuit is shown in Figure 12.

The input stage formed by transistors Q1 and Q2 may be viewed as a differential amplifier which has an equivalent collector resistance $R_{C}$ and whose differential gain at balance is the ratio of $R_{C}$ to the dynamic emitter resistance, $r_{e}$, of Q1 and Q2.

$$
\begin{equation*}
A_{d}=\frac{R_{C}}{r_{e}}=\frac{\frac{R_{C}}{0.026}}{l_{E} / 2}=\frac{R_{C} l_{E}}{0.052} \tag{58}
\end{equation*}
$$

where $I_{E}$ is the total DC bias current for the differential amplifier pair.

The switching stage formed by Q3-Q6 is switched on and off by the VCO square wave. Since the collector current swing of Q2 is the negative of the collector current swing of Q1, the switching action has the effect of multiplying the differential stage output first by +1 and then by -1 . That is, when the base of Q4 is positive, $\mathrm{R}_{\mathrm{C} 2}$ receives $\mathrm{I}_{1}$ and when the base of $Q 6$ is positive, $R_{C 2}$ receives $i_{2}=i_{1}$. Since the circuit is called a multiplier, performing the multıplication will gain further insight into the action of the phase comparator.
Consider an input signal which consists of two added components: a component at frequency $\omega_{\mid}$which is close to the freerunning frequency and a component at frequency $\omega_{k}$ which may be at any frequency. The input signal is

$$
\begin{align*}
v_{1}(t)+v_{k}(t)= & v_{1} \sin \left(\omega_{1} t+\theta_{1}\right)+ \\
& v_{k} \sin \left(\omega_{k} t+\theta_{k}\right) \tag{59}
\end{align*}
$$

## PLL BUILDING BLOCKS VCO

Since three different forms of VCO have been used in the Signetics PLL series, the VCO details will not be discussed until the individual loops are described. However, a few general comments about VCOs are in order.

When the PLL is locked to a signal, the VCO voltage is a function of the frequency of the input signal. Since the VCO control voltage is the demodulated output during FM demodula-
for $\zeta \neq 1$.
The time expression for the VCO frequency change for a unit step-of-frequency input is the same as the time response VCO phase change due to a step-of-phase input (Equation 41), or
$\omega_{O}(t)$ for frequency step input $=\theta_{0}(t)$ for phase step input Thus

$$
\begin{equation*}
\omega_{O}(t)=1+\frac{e-\zeta \omega_{n} t}{\sqrt{1-\zeta^{2}}} \sin \left(\omega_{n} t \sqrt{1-\zeta^{2}}+\Psi\right) \tag{52}
\end{equation*}
$$

## Unit Ramp-of-Frequency Input

This form of input signal represents sweeping the input frequency at a constant rate and direction as shown in Figure 11. The amplitude and phase of the input remain constant; the input frequency changes linearly with time Since the input signal to the PLL model is a phase, a unit ramp-of-frequency appears as a phase acceleration type input that can be mathematıcally described as

$$
\theta_{1}(s)=\frac{1}{s^{3}}
$$

The time expression for the VCO phase change is

$$
\begin{align*}
\theta_{0}(t)= & \frac{t^{2}}{2}-\frac{2 \zeta t}{\omega_{n}}+\frac{2 \zeta}{\omega_{n}^{2}}\left[2 \zeta\left(1-\omega_{n}^{2}\right)+\right. \\
& \left(\frac{1-4 \zeta^{2} \omega_{n}^{2}+4 \zeta^{2} \omega_{n}^{4}}{1-\zeta^{2}}\right)^{1 / 2} \\
& \left.\times e^{-\zeta \omega_{n} t} \sin \left(\omega_{n} t \sqrt{1-\zeta^{2}}+\Psi^{\prime}\right)\right] \tag{55}
\end{align*}
$$

where $\Psi=\arctan \frac{\sqrt{1-\zeta^{2}}}{\zeta\left(1-2 \omega_{n}{ }^{2}\right)}+\Psi$
and $\Psi$ is given in Equation 42.


OP03560S
Figure 9. VCO Phase and Loop Phase Error Transient Responses for Various Damping Factors


Figure 10. Input Signal for a Unit Step-of-Frequency at Constant Phase


Figure 11. Input Signal for a Unit Ramp-of-Frequency Input
where $\theta_{1}$ and $\theta_{\mathrm{k}}$ are the phase in relation to the VCO signal. The unity square wave developed in the multiplier by the VCO signal is

$$
v_{0}(t)=\sum_{n=0}^{\infty} \frac{4}{\pi(2 n+1)} \sin \left[(2 n+1) \omega_{0} t\right]
$$

where $\omega_{0}$ is the VCO frequency. Multiplying the two terms, using the appropriate trigonometric relationships, and inserting the differential stage gain $A_{d}$ gives:

$$
\begin{align*}
& v_{e}(t)=\frac{2 A_{d}}{\pi} \\
& {\left[\sum_{n=0}^{\infty} \frac{V_{l}}{(2 n+1)} \cos \left[(2 n+1) \omega_{0} t-\omega_{i} t-\theta_{i}\right]\right.} \\
& -\sum_{n=0}^{\infty} \frac{V_{l}}{(2 n+1)} \cos \left[(2 n+1) \omega_{0} t+\omega_{1} t+\theta_{1}\right]  \tag{60}\\
& +\sum_{n=0}^{\infty} \frac{V_{k}}{(2 n+1)} \cos \left[(2 n+1) \omega_{0} t-\omega_{k} t-\theta_{k}\right] \\
& \left.-\sum_{n=0}^{\infty} \frac{V_{k}}{(2 n+1)} \cos \left[(2 n+1) \omega_{0} t+\omega_{k} t+\theta_{k}\right]\right] \tag{61}
\end{align*}
$$

Assuming that temporarily $V_{k}$ is zero, if $\omega_{1}$ is close to $\omega_{0}$, the first term $(n=0)$ has a low
frequency difference frequency component. This is the beat frequency component that feeds around the loop and causes lock-up by modulating the VCO. As $\omega_{\mathrm{O}}$ is driven closer to $\omega_{1}$, this difference component becomes lower and lower in frequency until $\omega_{0}=\omega_{1}$ and lock is achieved. The first term then becomes

$$
\begin{equation*}
\mathrm{v}_{\mathrm{e}}(\mathrm{t})=\mathrm{V}_{\mathrm{E}}=\frac{2 \mathrm{~A}_{\mathrm{d}} \mathrm{~V}_{\mathrm{I}}}{\pi} \cos \theta_{1} \tag{62}
\end{equation*}
$$

which is the usual phase comparator formula showing the DC component of the phase comparator during lock. This component must equal the voltage necessary to keep the VCO at $\omega_{0}$. It is possible for $\omega_{0}$ to equal $\omega_{1}$ momentarily during the lock-up process and, yet, for the phase to be incorrect so that $\omega_{0}$ passes through $\omega_{1}$ without lock being achieved. This explains why lock is usually not achieved instantaneously, even when $\omega_{\mathrm{l}}=\omega_{\mathrm{O}}$ at $\mathrm{t}=0$.
If $n \neq 0$ in the first term, the loop can lock when $\omega_{1}=(2 n+1) \omega_{0}$, giving the DC phase comparator component

$$
\begin{equation*}
V_{e}(t)=V_{E}=\frac{2 A_{d} V_{1}}{\pi(2 n+1)} \cos \theta_{1} \tag{63}
\end{equation*}
$$

showing that the loop can lock to odd harmonics of the free-running frequency. The $(2 n+1)$ term in the denominator shows that the phase comparator's output is lower for harmonic lock, which explains why the lock range decreases as higher and higher odd harmonics are used to achieve lock.

Note also that the phase comparator's output during lock is (assuming $A_{d}$ is constant) also a function of the input amplitude $V_{1}$. Thus, for a given DC phase comparator output $\mathrm{V}_{\mathrm{E}}$, an input amplitude decrease must be accompanied by a phase change. Since the loop can remain locked only for $\theta_{1}$ between 0 and $180^{\circ}$, the lower $V_{l}$ becomes, the more the lock range is reduced.

Note from the second term that during lock the lowest possible frequency is $\omega_{0}+\omega_{1}=2 \omega_{1}$. A sum frequency component is always present at the phase comparator output. This component is usually greatly attenuated by the low-pass filter capacitor connected to the phase comparator output. However, when rapid tracking is required (as with high-speed FM detection or FSK), the requirement for a relatively high frequency cutoff in the low-pass filter may leave this component unattenuated to the extent that it interferes with detection. At the very least, additional filtering may be required to remove this component. Components caused by $n \neq 0$ in the second term are both attenuated and of much higher frequency, so they may be neglected.


Suppose that other frequencies represented by $V_{k}$ are present. What is their effect for $\mathrm{V}_{\mathrm{k}} \neq 0$ ?

The third term shows that $\mathrm{V}_{\mathrm{k}}$ introduces another difference frequency component. Obviously, if $\omega_{k}$ is close to $\omega_{1}$, it can interfere with the locking process since it may form a beat frequency of the same magnitude as the desired locking beat frequency. However, suppose lock has been achieved so that $\omega_{0}=\omega_{1}$. In order for lock to be maintained, the average phase comparator output must be constant. If $\omega_{\mathrm{O}}=\omega_{\mathrm{k}}$ is relatively low in frequency, the phase $\theta_{1}$ must change to compensate for this beat frequency. Broadly speaking, any signal in addition to the signal to which the loop is locked causes a phase variation. Usually this is negligible since $\omega_{k}$ is often far removed from $\omega_{1}$. However, it has been stated that the phase $\theta_{1}$ can move only between 0 and $180^{\circ}$. Suppose the phase limit has been reached and $V_{k}$ appears. Since it cannot be compensated for, it will drive the loop out of lock. This explains why extraneous signals can result in a decrease in the lock range. If $\mathrm{V}_{\mathrm{k}}$ is assumed to be an instantaneous noise component, the same effect occurs. When the full swing of the loop is being utilized, noise will decrease the lock or tracking range. This effect can be reduced by decreasing the cutoff frequency of the lowpass filter so that the $\omega_{0}-\omega_{k}$ is attenuated to a greater extent, which illustrates that noise immunity and out-band frequency rejection is improved (at the expense of capture range since $\omega_{0}-\omega_{1}$ is likewise attenuated) when the low-pass filter capacitor is large.

The third term can have a DC component when $\omega_{k}$ is an odd harmonic of the locked frequency so that $(2 n+1)\left(\omega_{0}-\omega_{1}\right)$ is zero and $\theta_{\mathrm{k}}$ makes its appearance. This will have an effect on $\theta_{1}$ which will change the $\theta_{1}$ versus frequency $\omega_{1}$. This is most noticeable when the waveform of the incoming signal is, for example, a square wave. The $\theta_{\mathrm{k}}$ term will combine with the $\theta_{1}$ term so that the phase is a linear function of input frequency. Other waveforms will give different phase versus frequency functions. When the input amplitude $V_{1}$ is large and the loop gain is large, the phase will be close to $90^{\circ}$ throughout the range of VCO swing, so this effect is often unnoticed.

The fourth term is of little consequence except that if $\omega_{\mathrm{k}}$ approaches zero, the phase comparator output will have a component at the locked frequency $\omega_{0}$ at the output. For example, a DC offset at the input differential stage will appear as a square wave of fundamental $\omega_{\mathrm{O}}$ at the phase comparator output. This is usually small and well attenuated by the low-pass filter. Since many out-band signals or noise components may be present, many $\mathrm{V}_{\mathrm{k}}$ terms may be combining to influence locking and phase during lock. Fortunately, only those close to the locked frequency need be considered.

## Quadrature-Phase Detector (QPD)

The quadrature-phase detector action is exactly the same except that its output is proportional to the sine of the phase angle. When the phase $\theta_{1}$ is $90^{\circ}$, the quadraturephase detector output is then at its maximum, which explains why it makes a useful lock or
amplitude detector. The output of the quadra-ture-phase detector is given by

$$
\begin{equation*}
V_{q}=\frac{2 A_{q} V_{1}}{\pi} \sin \theta_{1} \tag{64}
\end{equation*}
$$

where $V_{1}$ is the constant or modulated AM signal and $\theta_{1} \approx 90^{\circ}$ in most cases so that sine $\theta_{1}=1$ and

$$
\begin{equation*}
V_{q}=\frac{2 A_{q} V_{1}}{\pi} \tag{65}
\end{equation*}
$$

This is the demodulation principle of the autodyne receiver and the basis for the 567 tone decoder operation.

## INITIAL PLL SETUP CHOICES

In a given application, maximum PLL effectiveness can be achieved if the designer understands the tradeoffs which can be made. Generally speaking, the designer is free to select the frequency, lock range, capture range, and input amplitude.

## FREE-RUNNING FREQUENCY SELECTION

Setting the center or free-running frequency is accomplished by selecting one or two external components. The center frequency is usually set in the center of the expected input frequency range. Since the loop's ability to capture is a function of the difference between the incoming and free-runnıng frequencies, the band edges of the capture range are always an equal distance (in Hz ) from the center frequency. Typically, the lock range is also centered about the free-running frequency. Occasionally, the center frequency is chosen to be offset from the incoming frequency so that the tracking range is limited on one side. This permits rejection of an adjacent higher or lower frequency signal without paying the penalty for narrow-band operation (reduced tracking speed).

All of Signetics' loops use a phase comparator in which the input signal is multiplied by a unity square wave at the VCO frequency. The odd harmonics present in the square wave permit the loop to lock to input signals at these odd harmonics. Thus, the center frequency may be set to, say, $1 / 3$ or $1 / 5$ of the input signal. The tracking range, however, will be considerably reduced as the higher harmonics are utilized.

The foregoing phase comparator discussion would suggest that the PLL cannot lock to subharmonics because the phase comparator cannot produce a DC component if $\omega_{1}$ is less than $\omega_{0}$.

The loop can lock to both odd harmonic and subharmonic signals in practice because such signals often contain harmonic components at $\omega_{\mathrm{O}}$ For example, a square wave of fundamental $\omega_{0} / 3$ will have a substantial component at $\omega_{0}$ to which the loop can lock. Even a pure sine wave input signal can be used for harmonic locking if the PLL input stage is overdriven. (The resultant internal limitıng generates harmonic frequencies.) Locking to even harmonics or subharmonics is the least satisfactory, since the input or VCO signal must contain second harmonic distortion. If locking to even harmonics is desired, the duty cycle of the input and VCO signals must be shifted away from the symmetrical to generate substantial, even harmonic, content.
In evaluating the loop for a potential application, it is best to actually compute the magnitude of the expected signal component nearest $\omega_{\mathrm{O}}$. This magnitude can be used to estımate the capture and lock ranges

All of Signetıcs' loops are stabilized against center frequency drift due to power supply variations. Both the 565 and the 567 are temperature-compensated over the entire military temperature range ( -55 to $+125^{\circ} \mathrm{C}$ ) To benefit from this inherent stability, however, the designer must provide equally stable (or better) external components. For maximum cost effectiveness in some noncritical applications, the designer may wish to trade some stability for lower cost external components.

## GUIDELINES FOR LOCK RANGE CONTROL

Two things limit the lock range. First, any VCO can swing only so far; it the input signal frequency goes beyond this limit, lock will be lost. Second, the voltage developed by the phase comparator is proportional to the product of both the phase and the amplitude of the in-band component to which the loop is locked. If the signal amplitude decreases, the phase difference between the signal and the VCO must increase in order to maintain the same output voltage and, hence, the same frequency deviation. The 564 contains an internal limiter circuit between the signal input and one input to the phase comparator. This circuit limits the amplitude of large input signals such as those from TTL outputs to approximately 100 mV before they are applied to the phase comparator. The limiter significantly improves the AM rejection of the PLL for input signal amplitudes greater than 100 mV .

This happens so often with low input amplitudes that even the full $\pm 90^{\circ}$ phase range of the phase comparator cannot generate
enough voltage to allow tracking wide deviations When this occurs, the effective lock range is reduced Weak input signals cause a reduction of tracking capability and greater phase errors Conversely, a strong input signal will allow the use of the entire VCO swing capability and keeps the VCO phase (referred to the input signal) very close to $90^{\circ}$ throughout the range Note that the lock range does not depend on the low-pass filter. However, if a low-pass filter is in the loop, it will have the effect of limiting the maximum rate at which tracking can occur. Obviously, the LPF capacitor voltage cannot change instantly, so lock may be lost when large enough step changes occur Between the constant frequency input and the step-change frequency input is some limiting frequency slew rate at which lock is just barely maintained When tracking at this rate, the phase difference is at its limit of $0^{\circ}$ or $180^{\circ}$ it can be seen that if the LPF cutoff frequency is low, the loop will be unable to track as fast as if the LPF cutoff frequency is higher. Thus, when maximum tracking rate is needed, the LPF should have a high cutoff frequency. However, a high cutoff frequency LPF will attenuate the sum frequencies to a lesser extent so that the output contains a significant and often bothersome signal at twice the input frequency. The phase comparator's output contains both sum and difference frequencies During lock, the difference frequency is zero, but the sum frequency of twice the locked frequency is still present. This sum frequency component can then be filtered out with an external lowpass filter.

## INPUT LEVEL AMPLITUDE SELECTION

Whenever amplitude limiting of the in-band signal occurs, whether in the loop input stages or prior to the input, the lock and capture ranges become independent of signal amplitude.

Better noise and out-band signal immunity is achieved when the input levels are below the limiting threshold, since the input stage is in its linear region and the creation of crossmodulation components is reduced. Higher input levels will allow somewhat faster operation due to greater phase comparator gain and will result in a lock range which becomes constant with amplitude as the phase comparator gain becomes constant. Also, high input levels will result in a linear phase versus frequency characteristıc.

## CAPTURE RANGE CONTROL

There are two main reasons for making the low-pass filter time constant large. First, a large time constant provides an increased
memory effect in the loop so that it remains at or near the operating frequency during momentary fading or loss of signal. Second, the large time constant integrates the phase comparator's output so that increased immunity to noise and out-band signals is obtained.

Besides the lower tracking rates attendant to large loop filters, other penalties must be paid for the benefits gained The capture range is reduced and the capture transient becomes longer. Reduction of capture range occurs because the loop must utilize the magnitude of the difference frequency component at the phase comparator to drive the VCO towards the input frequency
If the LPF cutoff frequency is low, the difference component amplitude is reduced and the loop cannot swing as far. Thus, the capture range is reduced.

## LOCK-UP TIME AND TRACKING SPEED CONTROL

In tracking applications, lock-up time is normally of little consequence, but occasions do arise when it is desirable to keep lock-up tıme short to minimize data loss when noise or extraneous signals drive the loop out of lock. Lock-up time is of great importance in tone decoder type applications. Tracking speed is important if the loop is used to demodulate an FM signal. Although the following discussion dwells largely on lock-up time, the same comments apply to tracking speeds

No simple expression is available which adequately describes the acquisition or lock-up time. This may be appreciated when we review the following factors which influence lock-up time.
a. Input phase
b. Low-pass filter characteristic
c. Loop damping
d. Deviation of input frequency from center frequency
e. In-band input amplitude
f. Out-band signals and noise

## g. Center frequency

Fortunately, it is usually sufficient to know how to improve the lock-up time and what must be sacrificed to get faster lock-up. Consider an operational loop or tone decoder where occasionally the lock-up transient is too long. What can be done to improve the situation - keeping in mind the factors that influence lock?
a. Initial phase relationship between incoming signal and VCO - This is the greatest single factor influencing the lock time. If the initial phase is wrong, it first drives the


Figure 13. Probability of Lock vs Input Cycles

VCO frequency away from the input frequency so that the VCO frequency must walk back on the beat notes. Figure 13 gives a typical distribution of lock-up times with the input pulse initiated at random phase. The only way to overcome this variation is to send phase information all the time so that a favorable phase relationship is guaranteed at $t=0$. For example, a number of PLLs or tone decoders may be weakly locked to low amplitude harmonics of a pulse train and the transmitted tone phase related to the same pulse train. Usually, however, the incoming phase cannot be controlled.
b. Low-pass filter - The larger the low-pass filter time constant, the longer will be the lock-up tıme. The lock-up time can be reduced by decreasing the filter time constant, but in doing so, some of the noise immunity and out-band signal rejection will be sacrificed. This is unfortunate, since this is what necessitated the use of a large filter in the first place. Also present will be a sum frequency (twice the VCO frequency) component at the low pass filter and greater phase jitter resulting from out-band signals and noise. In the case of the tone decoder (where control of the capture range is required sunce it specifies the device bandwidth) a lower value of lowpass capacitor automatically increases the bandwidth. Speed is gained only at the expense of added bandwidth.
c. Loop damping - A simple first-order lowpass filter of the form

$$
\begin{equation*}
F(s)=\frac{1}{1+s \tau} \tag{66}
\end{equation*}
$$

produces a loop damping of

$$
\begin{equation*}
\zeta=1 / 2 \sqrt{\frac{1}{\pi K_{v}}} \tag{67}
\end{equation*}
$$

Damping can be increased not only by reducing $\pi$, as discussed above, but also by reducing the loop gain $\mathrm{K}_{\mathrm{V}}$. Using the loop gain reduction to control bandwidth or capture and lock ranges achieves better damping for narrow bandwidth operation. The penalty for this damping is that more phase comparator output is required for a given deviation so that phase errors are greater and noise immunity is reduced. Also, more input drive may be required for a given deviation.
d. Input frequency deviation from free-running frequency - Naturally, the further an applied input signal is from the free-running frequency of the loop, the longer it will take the loop to reach that frequency due to the charging time of the low-pass filter capacitor. Usually, however, the effect of this frequency deviation is small compared to the variation resulting from the initial phase uncertainty. Where loop damping is very low, however, it may be predominant.
e. In-band input amplitude - Since input amplitude is one factor in the phase comparator's gain $K_{d}$, and since $K_{d}$ is a factor in the loop gain $\mathrm{K}_{V}$ damping is also a function of input amplitude. When the input amplitude is low, the lock-up time may be limited by the rate at which the low-pass capacitor can charge with the reduced phase comparator output (see d above).
f. Out-band signals and noise - Low levels of extraneous signals and noise have little effect on the lock-up time, neither improving or degrading it. However, large levels may overdrive the loop input stage so that limiting occurs, at which point the in-band signal starts to be suppressed. The lower effective input level can cause the lock-up time to increase, as discussed in e above.
g. Center frequency - Since lock-up time can be described in terms of the number of cycles to lock, fastest lock-up is achieved at higher frequencies. Thus, whenever a system can be operated at a higher frequency, lock will typically take place faster. Also, in systems where different frequencies are being detected, the higher frequencies, on the average, will be detected before the lower frequencies.
However, because of the wide variation due to initial phase, the reverse may be true for any single trial.

## PLL MEASUREMENT TECHNIQUES

This section deals with measurements of PLL operation. The techniques suggested are meant to help the designer in evaluating the performance of the PLL during the initial setup period as well as to point out some pitfalls that may obscure loop evaluation. Recognizing that the test equipment may be limited, technıques are described which require a minimum of standard test items.

The majority of the PLL tests described can be done with a signal generator, a scope and a frequency counter. Most laboratories have these. A low cost digital voltmeter will facilitate accurate measurement of the VCO conversion gain. Where the need for a FM generator arises, it may be met in most cases by the VCO of a Signetics PLL. Any of the loops may be set up to operate as a VCO by simply applying the modulating voltage to the low-pass filter terminal(s). The resulting generator may be checked for linearity by using the counter to check frequency as a function of modulating voltage. Since the VCOs may be modulated right down to DC, the calibration may be done in steps. Moreover, loop measurements may be made by applying a constant frequency to the loop input and the modulating signal to the low-pass filter terminal to simulate the effect of a FM input so that an FM generator may be omitted for many measurements.

## FREE-RUNNING FREQUENCY

Free-running frequency measurements are easily made by connecting a frequency counter or oscilloscope to the VCO output of the
loop. The loop should be connected in its final configuration with the chosen values of input, bypass, and low-pass filter capacitors. No input signal should be present. As the free-running frequency is read out, it can be adjusted to the desired value by the adjustment means selected for the particular loop. It is important not to make the frequency measurement directly at the timing capacitor, unless the capacity added by the measurement probe is much less than the timing capacitor value, since the probe capacity will then cause a frequency error.

When the frequency measurement is to be converted to a DC voltage for production readout or automated testing, a calibrated phase-locked loop can be used as a frequency meter.

## CAPTURE AND LOCK RANGES

Figure 14a shows a typical measurement setup for capture and lock range measurements. The signal input from a variable frequency oscillator is swept linearly through the frequency range of interest and the loop FM output is displayed on a scope or (at low frequencies) $X-Y$ recorder. The sweep voltage is applied to the X axis.

Figure 14b shows the type of trace which results. The lock range is given by the outer lines on the trace, which are formed as the incoming frequency sweeps away from the center frequency. The inner trace, formed as the frequency sweeps toward the center frequency, designates the capture range. Linearity of the VCO is revealed by the straightness of the trace portion within the lock range. The slope $(\Delta f / \Delta V)$ is the conversion gain $K_{0}$ for the VCO at the particular freerunning frequency.
By using the sweep technique, the effect on free-running frequency, capture range, and lock range of the input amplitude, supply voltage, low-pass filter and temperature can be examined.

Because of the lock-up time duration and variation, the sweep frequency must be much lower than the free-running frequency, especially when the capture range is below $10 \%$ of the free-running frequency. Otherwise, the apparent capture and lock range will be functions of sweep frequency. It is best to start sweeping as slowly as possible and, if desired, increase the rate until the capture range begins to show an apparent reduction - indicating that the sweep is too fast. Typical sweep frequencies are in the range of $1 / 1000$ to $1 / 100,000$ of the free-running frequency. In the case of the 567, the quadrature detector output may be similarly displayed on the $Y$ axis, as shown in Figure 15,


## b. Oscilloscope Display

Figure 14. Capture and Lock Ranges


OP03590S
Figure 15. Quadrature-Phase Detector and Phase Comparator Outputs of the NE567 PLL
showing the output level versus frequency for one value of input amplitude.
Capture and lock range measurements may also be made by sweeping the generator manually through the band of interest.

Sweeping must be done very slowly as the edges of the capture range are approached (sweeping toward center frequency) or the lock-up transient delay will cause an error in reading the band edge. Frequency should be read from the generator rather than the loop

VCO because the VCO frequency gyrates wildly around the center frequency just before and after lock. Lock and unlock can be readily detected by simultaneously monitoring the input and VCO signals, the DC voltage at the low-pass filter, or the AC beat frequency components at the low-pass filter. The latter are greatly reduced during lock as opposed to frequencies just outside of lock.

## FM AND AM DEMODULATION DISTORTION

These measurements are quite straight-forward. The loop is simply set up for FM detection and the test signal is applied to the input. A spectrum analyzer or distortion analyzer (HP333A) can be used to measure distortion at the FM output.
For FM demodulation, the input signal amplitude must be large enough so that lock is not lost at the frequency extremes. The data sheets give the lock (or tracking) range as a function of input signal and the optional range control adjustments. Due to the inherent linearity of the VCOs, it makes little difference whether the FM carrier is at the free-running frequency or offset slightly as long as the tracking range limits are not exceeded.

The faster the FM modulation in relation to the center frequency, the lower the value of the capacitor in the low pass filter must be for satisfactory tracking. As this value decreases, however, it attenuates the sum frequency component of the phase comparator output less. The demodulated signal will appear to
have greater distortion unless this component is filtered out before the distortion is measured.

## NATURAL FREQUENCY AND DAMPING

Circuits and mathematical expressions for the natural frequencies and dampings are given in Figure 16 for two first-order low-pass filters. Because of the integrator action of the PLL in converting frequency to phase, the order of the loop always will be one greater than the order of the LPF. Hence, both these firstorder LPFs produce a second-order PLL system.

The natural frequency $\left(\omega_{n}\right)$ of a loop in its final circuit configuration can be measured by applying a frequency-modulated signal of the desired amplitude to the loop. Figure 16 shows that the natural frequency is a function of $K_{d}$, which is, in turn, a function of input amplitude. As the modulation frequency ( $\omega_{\mathrm{m}}$ ) is increased, the phase relationship between the modulation and recovered sine wave will go through $90^{\circ}$ at $\omega_{m}=\omega_{n}$ and the output amplitude will peak.

Damping is a function of $\mathrm{K}_{\mathrm{d}}, \mathrm{K}_{0}$, and the lowpass filter. Since $K_{o}$ and $K_{d}$ are functions of the free-running frequency and input amplitude, respectively, damping is highly dependent on the particular operating condition of the loop. Damping estimates for the desired operating condition can be made by applying an input signal which is frequency-modulated within the lock range by a square wave. The
low-pass filter voltage is then monitored on an oscilloscope which is synchronized to the modulating waveform, as shown in Figure 17. Figure 18 shows typical waveforms displayed. The loop damping can be estimated by comparing the number and magnitude of the overshoots with the graph of Figure 19, which gives the transient phase error due to a step in input frequency.
An expression for calculating the damping for any underdamped second-order system ( $\zeta<1.0$ ) when the normalized peak overshoot is known is

$$
\begin{equation*}
M_{p}=1+e^{-\xi \pi / \sqrt{1-\xi^{2}}} \tag{68}
\end{equation*}
$$

Examination of Figure 18 shows that the normalized peak overshoot of the error voltage is approximately 1.4. Using this value for $M_{p}$ in Equation 68 gives a damping of $\zeta \cong 0.28$.
Another way of estimating damping is to make use of the frequency response plot measured for the natural frequency $\left(\omega_{n}\right)$ measurement. For low damping constants, the frequency response measurement peak will be a strong function of damping. For high damping constants, the 3 dB down point will give the damping. Figure 19 tabulates some approximate relatıonships.

## NOISE

The effect of input noise on loop operation is very difficult to predict. Briefly, the input noise


Figure 16. First-Order Low-Pass Filters

# Modeling the PLL 

components near the center frequency are converted to phase noise. When the phase noise becomes so great that the $\pm 90^{\circ}$ permissible phase variation is exceeded, the loop drops out of lock or fails to acquire lock. The best technique is to actually apply the anticipated noise amplitude and bandwidth to the input and then perform the capture and lock range measurements as well as perform operating tests with the anticipated input level and modulation deviations. By including a small safety factor in the loop design to compensate for small processing variations, satisfactory operation can be assured.


TC07390S
Figure 17. Measurement Setup for Display of PLL Transient Response


Figure 18. Transient Response of PLL Error Voltage to Square Wave Frequency Modulation for Various Damping Conditions

## Modeling the PLL



OP03601S
a. Transient Phase Error as an Indication of Damping

| $\zeta$ | PEAK AMPLITUDE <br> LOW FREQUENCY <br> AMPLITUDE | $\frac{\omega-3 \mathrm{~dB}}{\omega_{n}}$ |
| :---: | :---: | :---: |
| 0.3 | 6.0 dB |  |
| 0.5 | 3.2 dB | 1.8 |
| 0.7 | 2.2 dB | 2.1 |
| 1.0 | 1.3 dB | 2.5 |
| 5.0 | 0.5 dB | 4.3 |

b. Ratio of Peak Amplitude to Low Frequency Amplitude of Error Voltage From Modulating Frequency Response

Figure 19. Estimating the Damping in a Second-Order PLL

## Signetics

## Linear Products

## DESCRIPTION

The NE564 is a versatile, high guaranteed frequency phase-locked loop designed for operation up to 50 MHz . As shown in the Block Diagram, the NE564 consists of a VCO, limiter, phase comparator, and post detection processor.

## FEATURES

- Operation with single 5V supply
- TTL-compatible inputs and outputs
- Guaranteed operation to 50 MHz
- External loop gain control
- Reduced carrier feedthrough
- No elaborate filtering needed in FSK applications
- Can be used as a modulator
- Variable loop gain (externally controlled)


## APPLICATIONS

- High-speed modems
- FSK receivers and transmitters
- Frequency synthesizers
- Signal generators
- Various satcom/TV systems


## PIN CONFIGURATION



## Phase-Locked Loop

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| V+ | Supply voltage Pin 1 Pin 10 | $\begin{gathered} 14 \\ 6 \end{gathered}$ | V |
| lout | (Sink) Max (Pin 9) | 10 | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | 600 | mW |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature NE <br> SE | $\begin{gathered} 0 \text { to }+70 \\ -55 \text { to }+125 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## NOTE:

Operation above 5 V will require heatsinking of the case.
DC AND AC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{O}}=5 \mathrm{MHz}, \mathrm{I}_{2}=400 \mu \mathrm{~A}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | SE564 |  |  | NE564 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
|  | Maximum VCO frequency | $\mathrm{C}_{1}=0$ (stray) | 50 | 65 |  | 45 | 60 |  | MHz |
|  | Lock range | $\begin{aligned} & \text { Input } \geqslant 200 \mathrm{mV}_{\text {RMS }} \mathrm{T}_{A}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{A}=125^{\circ} \mathrm{C} \\ & \mathrm{~T}_{A}=-55^{\circ} \mathrm{C} \\ & \mathrm{~T}_{A}=0^{\circ} \mathrm{C} \\ & \mathrm{~T}_{A}=70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 40 \\ & 20 \\ & 50 \end{aligned}$ | $\begin{aligned} & 70 \\ & 30 \\ & 80 \end{aligned}$ |  | 40 | $\begin{aligned} & 70 \\ & 70 \\ & 70 \end{aligned}$ |  | \% of fo |
|  | Capture range | Input $\geqslant 200 \mathrm{mV}_{\text {RMS }}, \mathrm{R}_{2}=27 \Omega$ | 20 | 30 |  | 20 | 30 |  | \% of fo |
|  | VCO frequency drift with temperature | $\begin{aligned} \mathrm{f}_{\mathrm{O}}=5 \mathrm{MHz}, \mathrm{~T}_{A} & =-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~T}_{A} & =0 \text { to }+70^{\circ} \mathrm{C} \\ & =0 \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{f}_{\mathrm{O}}=500 \mathrm{kHz}, \mathrm{~T}_{A} & =-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ T_{A} & =0 \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 500 \\ & 300 \end{aligned}$ | $\begin{aligned} & 1500 \\ & 800 \end{aligned}$ |  | $\begin{array}{\|l} \hline 600 \\ 500 \\ \hline \end{array}$ |  | PPM $/{ }^{\circ} \mathrm{C}$ |
|  | VCO free-running frequency | $\begin{gathered} \mathrm{C}_{1}=91 \mathrm{pF} \\ \mathrm{R}_{\mathrm{C}}=100 \Omega \text { "Internal" } \end{gathered}$ | 4 | 5 | 6 | 3.5 | 5 | 6.5 | MHz |
|  | VCO frequency change with supply voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 3 | 8 |  | 3 | 8 | \% of fo |
|  | Demodulated output voltage | Modulation frequency: 1 kHz $\mathrm{f}_{\mathrm{O}}=5 \mathrm{MHz}$, input deviation: $\begin{aligned} & 2 \% \mathrm{~T}=25^{\circ} \mathrm{C} \\ & 1 \% \mathrm{~T}=25^{\circ} \mathrm{C} \\ & 1 \% \mathrm{~T}=0^{\circ} \mathrm{C} \\ & 1 \% \mathrm{~T}=-55^{\circ} \mathrm{C} \\ & 1 \% \mathrm{~T}=70^{\circ} \mathrm{C} \\ & 1 \% \mathrm{~T}=125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} 16 \\ 8 \\ 6 \\ 12 \end{gathered}$ | $\begin{aligned} & 28 \\ & 14 \\ & 10 \\ & 16 \end{aligned}$ |  | $\begin{gathered} 16 \\ 8 \end{gathered}$ | $\begin{aligned} & 28 \\ & 14 \\ & 13 \\ & 15 \end{aligned}$ |  | mV VMS $\mathrm{m} \mathrm{V}_{\text {RMS }}$ $m V_{\text {RMS }}$ $m V_{\text {RMS }}$ mV RMS $m V_{\text {RMS }}$ |
|  | Distortion | Deviation: $1 \%$ to $8 \%$ |  | 1 |  |  | 1 |  | \% |
| S/N | Signal-to-noise ratio | Std. condition, 1\% to 10\% dev. |  | 40 |  |  | 40 |  | dB |
|  | AM rejection | Std. condition, 30\% AM |  | 35 |  |  | 35 |  | dB |
|  | Demodulated output at operating voltage | Modulation frequency: 1 kHz $\mathrm{f}_{\mathrm{O}}=5 \mathrm{MHz}$, input deviation: $1 \%$ $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \\ & V_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & 7 \\ & 8 \end{aligned}$ | $\begin{aligned} & 12 \\ & 14 \end{aligned}$ |  | $\begin{aligned} & 7 \\ & 8 \end{aligned}$ | $\begin{aligned} & 12 \\ & 14 \\ & \hline \end{aligned}$ |  | $m V_{\text {RMS }}$ $m V_{\text {RMS }}$ |
| Icc | Supply current | $\mathrm{V}_{C C}=5 \mathrm{~V} \mathrm{I}_{1}, \mathrm{l}_{10}$ |  | 45 | 60 |  | 45 | 60 | mA |
|  | Output <br> "1" output leakage current <br> " 0 " output voltage | $\begin{aligned} & V_{\text {OUT }}=5 \mathrm{~V}, \text { Pins } 16,9 \\ & \text { lout }=2 \mathrm{~mA}, \text { Pins } 16,9 \\ & \text { l }_{\text {OUT }}=6 \mathrm{~mA}, \text { Pins } 16,9 \end{aligned}$ |  | $\begin{gathered} 1 \\ 0.3 \\ 0.4 \\ \hline \end{gathered}$ | $\begin{aligned} & 20 \\ & 0.6 \\ & 0.8 \end{aligned}$ |  | 1 0.3 0.4 | $\begin{aligned} & 20 \\ & 0.6 \\ & 0.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \hline \end{aligned}$ |

## Phase-Locked Loop

TYPICAL PERFORMANCE CHARACTERISTICS


TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


## TEST CIRCUIT



## FUNCTIONAL DESCRIPTION <br> (Figure 1)

The NE564 is a monolithic phase-locked loop with a post detection processor. The use of Schottky clamped transistors and optimized device geometries extends the frequency of operation to greater than 50 MHz .

In addition to the classical PLL applications, the NE564 can be used as a modulator with a controllable frequency deviation.
The output voltage of the PLL can be written as shown in the following equation:

$$
\begin{equation*}
v_{O}=\frac{\left(f_{I_{N}}-f_{O}\right)}{K_{v c O}} \tag{1}
\end{equation*}
$$

$\mathrm{K}_{\mathrm{vcO}}=$ conversion gain of the VCO
$\mathrm{f}_{\mathrm{IN}}=$ frequency of the input signal
$\mathrm{f}_{\mathrm{O}}=$ free-running frequency of the VCO
The process of recovering FSK signals involves the conversion of the PLL output into
logic compatible signals. For high data rates, a considerable amount of carrier will be present at the output of the PLL due to the wideband nature of the loop filter. To avoid the use of complicated filters, a comparator with hysteresis or Schmitt trigger is required. With the conversion gain of the VCO fixed, the output voltage as given by Equation 1 varies according to the frequency deviation of $\mathrm{f}_{\mathrm{N}}$ from $\mathrm{f}_{\mathrm{O}}$. Since this differs from system to system, it is necessary that the hysteresis of the Schmitt trigger be capable of being changed, so that it can be optimized for a particular system. This is accomplished in the 564 by varying the voltage at Pin 15 which results in a change of the hysteresis of the Schmitt trigger.

For FSK signals, an important factor to be considered is the drift in the free-running frequency of the VCO itself. If this changes due to temperature, according to Equation 1 it will lead to a change in the DC levels of the PLL output, and consequently to errors in the
digital output signal. This is especially true for narrow-band signals where the deviation in $f_{I N}$ itself may be less than the change in $\mathrm{f}_{\mathrm{O}}$ due to temperature. This effect can be eliminated if the DC or average value of the signal is retrieved and used as the reference to the comparator. In this manner, variations in the DC levels of the PLL output do not affect the FSK output.

## VCO Section

Due to its inherent high-frequency performance, an emitter-coupled oscillator is used in the VCO. In the circuit, shown in the equivalent schematic, transistors $Q_{21}$ and $Q_{23}$ with current sources $Q_{25}-Q_{26}$ form the basic oscillator. The approximate free-running frequency of the oscillator is shown in the following equation:

$$
\begin{equation*}
f_{O} \simeq \frac{1}{22 R_{C}\left(C_{1}+C_{S}\right)} \tag{2}
\end{equation*}
$$

## EQUIVALENT SCHEMATIC



Figure 1
$\mathrm{R}_{\mathrm{C}}=\mathrm{R}_{19}=\mathrm{R}_{20}=100 \Omega$ (INTERNAL)
$\mathrm{C}_{1}=$ external frequency setting capacitor
$\mathrm{C}_{\mathrm{S}}=$ stray capacitance

Variation of $V_{D}$ (phase detector output voltage) changes the frequency of the oscillator. As indicated by Equation 2, the frequency of the oscillator has a negative temperature coefficient due to the positive temperature coefficient of the monolithic resistor. To compensate for this, a current $I_{R}$ with negative temperature coefficient is introduced to achieve a low frequency drift with temperature.

## Phase Comparator Section

The phase comparator consists of a doublebalanced modulator with a limiter amplifier to improve AM rejection. Schottky-clamped vertical PNPs are used to obtain TTL level inputs. The loop gain can be varied by changing the current in $Q_{4}$ and $Q_{15}$ which effectively changes the gain of the differential amplifiers. This can be accomplished by introducing a current at Pin 2.

## Post Detection Processor Section

The post detection processor consists of a unity gain transconductance amplifier and comparator. The amplifier can be used as a DC retriever for demodulation of FSK signals, and as a post detection filter for linear FM demodulation. The comparator has adjustable hysteresis so that phase jitter in the output signal can be elimınated.
As shown in the equivalent schematic, the DC retriever is formed by the transductance am-


TC13820S
Figure 2. FM Demodulator at 5V
plifier $Q_{42}-Q_{43}$ together with an external capacitor which is connected at the amplifier output (Pin 14). This forms an integrator whose output voltage is shown in the following equation:

$$
\begin{equation*}
\mathrm{v}_{\mathrm{O}}=\frac{\mathrm{g}_{\mathrm{M}}}{\mathrm{C}_{2}} \mathrm{v}_{1 \mathrm{~N}} \mathrm{dt} \tag{3}
\end{equation*}
$$

$\mathrm{g}_{\mathrm{M}}=$ transconductance of the amplifier
$\mathrm{C}_{2}=$ capacitor at the output (Pin 14)
$\mathrm{V}_{\mathrm{IN}}=$ signal voltage at amplifier input

With proper selection of $\mathrm{C}_{2}$, the integrator time constant can be varied so that the output voltage is the DC or average value of the input signal for use in FSK, or as a post detection filter in linear demodulation.

The comparator with hysteresis is made up of $Q_{49}-Q_{50}$ with positive feedback being provided by $Q_{47}-Q_{48}$. The hysteresis is varied by changing the current in $Q_{52}$ with a resulting variation in the loop gain of the comparator. This method of hysteresis control, which is a DC control, provides symmetric variation around the nominal value.

## Design Formula

The free-running frequency of the VCO is shown by the following equation:

$$
\begin{equation*}
f_{\mathrm{O}} \simeq \frac{1}{22 R_{C}\left(C_{1}+C_{S}\right)} \tag{4}
\end{equation*}
$$

$R_{C}=100 \Omega$
$\mathrm{C}_{1}=$ external cap in farads
$\mathrm{C}_{\mathrm{S}}=$ stray capacitance


Figure 3. FM Demodulator at $\mathbf{1 2 V}$


Figure 4. Modulator

The loop filter diagram shown is explained by the following equation:

$$
\begin{gathered}
F_{S}=\frac{1}{1+s R C_{3}} \text { (First Order) } \\
R=R_{12}=R_{13}=1.3 \mathrm{k} \Omega \text { (Internal)*}
\end{gathered}
$$

By adding capacitors to Pins 4 and 5 , a pole is added to the loop transfer function at

$$
\omega=\frac{1}{{R C_{3}}}
$$

## NOTE:

*Refer to Figure 1.

## APPLICATIONS

## FM Demodulator

The NE564 can be used as an FM demodulator. The connections for operation at 5 V and 12 V are shown in Figures 2 and 3, respectively. The input signal is AC coupled with the output signal being extracted at Pin 14. Loop filtering is provided by the capacitors at Pins 4 and 5 with additional filtering being provided by the capacitor at Pin 14 . Since the conversion gain of the VCO is not very high, to obtain sufficient demodulated output signal
the frequency deviation in the input signal should be $1 \%$ or higher.

## Modulation Techniques

(5) The NE564 phase-locked loop can be modulated at either the loop filter ports (Pins 4 and 5) or the input port (Pin 6) as shown in Figure 4. The approximate modulation frequency can be determined from the frequency conversion gain curve shown in Figure 5. This curve will be appropriate for signals injected into Pins 4 and 5 as shown in Figure 4.

## FSK Demodulation

The 564 PLL is particularly attractive for FSK demodulation since it contains an internal voltage comparator and VCO which have TTL compatible inputs and outputs, and it can operate from a single 5 V power supply. Demodulated DC voltages associated with the mark and space frequencies are recovered with a single external capacitor in a DC retriever without utilizing extensive filterıng networks. An internal comparator, acting as a Schmitt trigger with an adjustable hysteresis, shapes the demodulated voltages into compatible TTL output levels. The high-frequency design of the 564 enables it to demodulate FSK at high data rates in excess of 1.0 M baud.

Figure 5 shows a high-frequency FSK decoder designed for input frequency deviations of $\pm 1.0 \mathrm{MHz}$ centered around a free-runnıng frequency of 10.8 MHz . The value of the timing capacitance required was estımated from Figure 8 to be approximately 40 pF . A trimmer capacitor was added to fine tune $\mathrm{f}_{\mathrm{O}}$ ' to 10.8 MHz .

The lock range graph indicates that the $\pm 1.0 \mathrm{MHz}$ frequency deviations will be within the lock range for input signal levels greater than approximately 50 mV with zero Pin 2 bias current. (While strictly this figure is appropriate only for 5 MHz , it can be used as a guide for lock range estimates at other $f_{o}$ ' frequencies).
The hysteresis was adjusted experimentally via the $10 \mathrm{k} \Omega$ potentiometer and $2 \mathrm{k} \Omega$ bias arrangement to give the waveshape shown in Figure 7 for $20 \mathrm{k}, 500 \mathrm{k}, 2 \mathrm{M}$ baud rates with square wave FSK modulation. Note the magnitude and phase relationships of the phase comparators' output voltages with respect to each other and to the FSK output. The highfrequency sum components of the input and VCO frequency also are visible as noise on the phase comparator's outputs.


Figure 5. 10.8 MHz FSK Decoder Using the 564

a. Data Rate $=\mathbf{2 0 k}$ Baud

b. Data Rate $=500 k$ Baud

## NOTES:

1 Top trace = Pın
2. Center trace $=$ Pin 5

3 Bottom trace $=$ Pin 16

c. Data Rate $=2.0 \mathrm{~m}$ Baud
duty cycle, DC offsets will occur in the loop which tend to create an artificial or biased VCO offset.
8. For multiplier circuits where phase jitter is a problem, loop filter capacitors may be increased to a value of $10-50 \mu \mathrm{~F}$ on Pins

4, 5. Also, careful supply decoupling may be necessary. This includes the counter chain $V_{\text {CC }}$ lines.


Figure 7. NE564 Phase-Locked Frequency Multiplier with VCXO

## Signetics

## Linear Products

## CIRCUIT DESCRIPTION Of The NE564

The 564 contans the functional blocks shown in Figure 1. In addition to the normal PLL functions of phase comparator, VCO, amplifier and low-pass filter, the 564 has internal circuitry for an input signal limiter, a DC retriever, and a Schmitt trigger. The complete circuit for the 564 is shown in Figure 1.

## Limiter

The input limiter functions to produce a near constant amplitude output that serves as the input for the phase comparator. Eliminating amplitude variations in the FM input signal improves the AM rejection of the PLL. Additional features of the 564's limiter are that it is capable of acceptıng TTL sıgnals, operates at high frequencies up to 50 MHz , and remains
functional with variable supply voltages between 5 and 12 V *

Signal limiting is accomplished in the 564 with a differential amplifier whose output voltage is clipped by diodes $D_{1}$ and $D_{2}$ (see Figure 2) Schottky diodes are used because their limiting occurs between 03 to 0.4 V instead of the 0.6 to 0.7 V for regular IC diodes. This lower limiting level is helpful in biasing, especially for 5 V operation. When limiting, the DC voltage across $R_{2} R_{3}$ remains at the Schottky diode voltage. Good high-frequency performance for $Q_{2}$ and $Q_{3}$ is achieved with current levels in the low mA range. Current-source blasing is established via the current mirror of $D_{5}$ and $Q_{4}$ (See Figure 1).

Base biasing for $Q_{3}$ is of concern because of the nature of the input signal which can be either a TTL digital signal of 0 to 5 V amplitude
or a low-level, AC coupled analog signal. Compatiblity for either type is achieved by modifying the limiter of Figure 2 with the addition of the vertical Schottky PNP transistors $Q_{1}$ and $Q_{5}$ as shown in Figure 3. The input signal voltage appears as a collectorbase voltage for $Q_{1}$, which presents no problems for either high TTL level inputs or lowlevel analog inputs. $Q_{5}$ is in turn diode-biased by $D_{3}$ and $D_{4}$ (see Figure 1) which places the base voltages of $Q_{1}$ and $Q_{5}$ at approximately 1.0 V . This same biasing network establishes a 1.3 V bias at the base of $\mathrm{Q}_{13}$ for biasing the phase comparator section. A differential output signal from the input limiter is applied to one input of the phase comparator ( $\mathrm{Q}_{9}$ through $Q_{12}$ ) after buffering the level shifting through the $Q_{7}-Q_{8}$ emitter-followers.
*When operating above $5 \mathrm{~V}_{\mathrm{DC}}$, a limiting resistor must be used from $V_{C C}$ to Pin 10 of the 564


Figure 1. Schematic Diagram of NE564


Figure 2. Basic Limiter Stage
Figure 3. Limiter Stage With Input Buffering

## Phase Comparator

The phase comparator section of the 564 is shown in Figure 4. It is basically the conventional, double-balanced mixer commonly used in PLL circuits, with a few exceptions. The transconductance, $g_{M}$, for the $Q_{13}-Q_{14}$ differential amplifier is directly proportional to the mirror current in $Q_{15}$. Thus, by externally sinking or sourcing current at Pin $2, \mathrm{~g}_{\mathrm{M}}$ can be changed to alter the phase comparator's conversion gain, $\mathrm{K}_{\mathrm{d}}$. The nominal current injected into this node by the internal current source is 0.75 mA for 5 V operation. If the current is externally removed by gating, the phase comparator can be disabled and the VCO will operate at its free-running frequency.




TC07440S
Figure 6. VCO Section of NE564


Figure 7. VCO Waveshapes

The variation of $K_{d}$ with bias current at Pin 2 is shown in the experimental results of Figure 5. Note that the inherent $90^{\circ}$ phase error in the loop produces an approximate zerophase comparator output voltage. For any particular bias current, the slope of the line is the $K_{d}$ conversion gain for the phase comparator. Numerically the data of Figure 5 can be expressed as

$$
\begin{align*}
& \mathrm{K}_{\mathrm{d}} \simeq 0.46\left(\frac{\text { volts }}{\mathrm{rad}}\right) \\
& +7.3 \times 10^{-4}\left(\frac{\text { volts }}{\mathrm{rad} \times \mu \mathrm{A}}\right) \times \mathrm{I}_{\mathrm{BIAS}}(\mu \mathrm{~A}) \tag{1}
\end{align*}
$$

Equation 1 is valid for bias current less than $800 \mu \mathrm{~A}$ where saturation occurs within the phase comparator.

The current level established in $Q_{15}$ of Figure 3 determines all other quiescent currents in the phase comparator $\left(Q_{9}\right.$ through $\left.Q_{14}\right)$. Currents through $R_{12}$ and $R_{13}$ set the commonmode output voltage from the phase comparator (Pins 4 and 5). Since this common-mode voltage is applied to the VCO to establish its quiescent currents, the VCO conversion gain $\left(\mathrm{K}_{0}\right)$ also depends upon the bias current at Pin 2.

## vco

The VCO is of the basic emitter-coupled astable type with several modifications included to achieve the high frequency, TTL compatible operation while maintaining low frequency drift with temperature changes. The basic oscillator in Figure 6 consists of $Q_{19}$, $Q_{20}, Q_{21}$, and $Q_{23}$ with current sinks of $Q_{25}$ and $Q_{26}$. The master current sink of $Q_{28}$ keeps the total current constant by altering the ratio of currents in $Q_{25}-Q_{26}$ and the dummy current sink of $Q_{27}$.

The input drive voltage for the VCO is made up of common-mode and difference-mode components from the phase comparator. After buffering the level shifting through $Q_{17}-Q_{18}$ and $R_{15}-R_{16}$, the VCO control voltage is applied differentially to the base of $Q_{27}$ and to the common bases of $Q_{25}$ and $Q_{26}$.
The VCO control voltages from the phase comparator are the Pin 4 and Pin 5 voltages or

$$
\begin{align*}
& V_{4}=V_{C 9}=V_{B 18}=V_{C M}+1 / 2 V_{D M}  \tag{2}\\
& V_{5}=V_{C 12}=V_{B 17}=V_{C M}-1 / 2 V_{D M} \tag{3}
\end{align*}
$$

where $V_{C M}$ and $V_{D M}$ are the respective com-mon-mode and difference-mode voltages.

Emitter-followers $Q_{17}$ and $Q_{18}$ convert these control voltages into control currents through $D_{6}$ and $D_{7}$ of the form

$$
\begin{align*}
& I_{6}=\frac{1}{R_{15}}\left[V_{C M}-1 / 2 V_{D M}-3 V_{B E}\right]  \tag{4}\\
& I_{7}=\frac{1}{R_{16}}\left[V_{C M}+1 / 2 V_{D M}-3 V_{B E}\right] \tag{5}
\end{align*}
$$

These individual currents are summed in $D_{8}$ and become with $\mathrm{R}_{15}=\mathrm{R}_{16}=\mathrm{R}$.

$$
\begin{equation*}
I_{8}=1=I_{6}+I_{7}=2 / R\left(V_{C M}-3 V_{B E}\right) \tag{6}
\end{equation*}
$$

Writing $I_{6}$ and $I_{7}$ as functions of the total $I$ current gives

$$
\begin{align*}
& I_{6}=\frac{1}{2}\left(1-\frac{V_{D M}}{R I}\right)  \tag{7}\\
& I_{7}=\frac{1}{2}\left(1+\frac{V_{D M}}{R I}\right) \tag{8}
\end{align*}
$$

Now consider varıations in $I_{6}$ and $I_{7}$ while $I$ remains constant.
Let ' $x$ ' indicate the current imbalance such that

$$
\begin{equation*}
I_{6}=(1-x) \left\lvert\,=\frac{1}{2}\left(1-\frac{V_{D M}}{R I}\right)\right. \tag{9}
\end{equation*}
$$

$$
\begin{equation*}
I_{7}=x I=\frac{1}{2}\left(1+\frac{V_{D M}}{R I}\right) \tag{10}
\end{equation*}
$$

where $0 \leqslant x \leqslant 1$. Thus $x$ is defined to be

$$
\begin{equation*}
x=\frac{1}{2}\left(1+\frac{V_{D M}}{R I}\right) \tag{11}
\end{equation*}
$$

Currents $I_{6}$ and $I_{7}$ establish proportional currents in $Q_{25}, Q_{26}$, and $Q_{27}$ in a manner similar to the analysis above since the current in $Q_{28}$ is a constant, or

$$
I_{O}=I_{C 28}=I_{E 25}+I_{E 26}+E 27 A+I_{E 27 B}
$$

It can be shown that the $D_{7}-D_{8}$ diode pair will cause identical differential currents to be reflected in both the $Q_{25}-Q_{26}$ and the $Q_{27 A}-Q_{27 B}$ differential amplifier pairs. Consequently, the constant-current of $l_{0}$, jointly shared by the differential amplifier pairs, will divide in each pair with the same $x$ factor imbalance as in Equation 11.

$$
\begin{align*}
& I_{E 25}+I_{E 26}=x l_{O}  \tag{12}\\
& I_{E 25}=I_{E 26}=\frac{x}{2} l_{O}  \tag{13}\\
& I_{E 27 A}+I_{E 27 B}=(1-x) I_{O}  \tag{14}\\
& I_{E 27 A}=I_{E 27 B}=\left(\frac{1-x}{2}\right) l_{O} \tag{15}
\end{align*}
$$

$$
\begin{equation*}
\Delta T=\frac{4 C R_{20}}{x} \tag{18}
\end{equation*}
$$

Utilizing Equation 11 with the $\Delta T$ expression gives the desired VCO frequency expression of

$$
\begin{equation*}
f_{O}=f_{O^{\prime}}\left(1+\frac{V_{D M}}{R I}\right)=f_{O^{\prime}}\left[\frac{V_{D M}}{2\left(V_{C M}-3 V_{B E}\right)}\right] \tag{19}
\end{equation*}
$$

where $f^{\prime}$ ' is the VCO's free-running frequency given by

$$
\begin{equation*}
\mathrm{f}_{\mathrm{O}}^{\prime}=\frac{1}{22 \mathrm{R}_{20} \mathrm{C}} \tag{20}
\end{equation*}
$$

Equation 19 shows that the oscillator frequency is a linear function of the differential voltage from the phase comparator. Resistors $R_{35}$ and $R_{36}$ function to insure that an initial current imbalance exists between the $Q_{25}-Q_{26}$ transistor pair and the dummy $Q_{27}$. This imbalance insures that the oscillator is self-starting when power is first applied to the circuit.
The VCO conversion gain is determined as

$$
\begin{equation*}
K_{o}=\frac{\partial f_{O}}{\partial V_{D M}}=\frac{f_{O^{\prime}}}{R I} H z \tag{21}
\end{equation*}
$$

which is valid as long as the transistor's $V_{B E}$ changes are small with respect to the com-mon-mode voltage. Both $f_{0}$ and $K_{0}$ are in-


TC07450S
Figure 9. Post Detection Processor for FSK
versely proportional to R, which has a strong positive temperature coefficient. An internal current $I_{R}$ having an equal and opposite negative temperature coefficient is inserted into the VCO as shown in Figure 6.
Experimental determination of $K_{0}$ can be found from the data of Figure 8 where $K_{0}$ is the slope of either line. Numerically these results are for $l_{B I A S}=0$.

$$
\begin{gather*}
\mathrm{K}_{0}=0.95 \frac{\mathrm{MHz}}{\mathrm{~V}}=5.9 \times 10^{6} \frac{\mathrm{rad}}{\text { volt-sec }}  \tag{22}\\
\text { and for } \mathrm{I}_{\mathrm{BIAS}}=800 \mu \mathrm{~A} \\
\mathrm{~K}_{0}=1.7 \frac{\mathrm{MHz}}{\mathrm{~V}}=10.45 \times 10^{6} \frac{\mathrm{rad}}{\text { volt-sec }} \tag{23}
\end{gather*}
$$

It must be noted that the specific values obtained for $\mathrm{K}_{0}$ in the manner above are valid only for the 1.0 MHz free-running frequency where the data was taken. However, good estimates for $K_{o}$ at other free-running frequencies can be obtained by linearly scaling $\mathrm{K}_{0}$ to the desired $\mathrm{f}_{\mathrm{O}}{ }^{\prime}$. Thus, it is sometimes convenient to define a normalized $K_{0}$ as

$$
\begin{align*}
& \mathrm{K}_{\mathrm{o}(\text { norm })}=\frac{\mathrm{K}_{\mathrm{o}}}{\mathrm{f}_{\mathrm{O}^{\prime}}}=5.9 \frac{\mathrm{rad}}{\mathrm{~V}}\left(\mathrm{I}_{\mathrm{BIAS}}=0\right) \\
& =10.45 \frac{\mathrm{rad}}{\mathrm{~V}}\left(\mathrm{I}_{\mathrm{BIAS}}=800 \mu \mathrm{~A}\right) \tag{24}
\end{align*}
$$

The $K_{0}$ estımate for any bias then can be obtained by multiplying the normalized conversion gain by the desired free-running frequency, or

$$
\begin{equation*}
\mathrm{K}_{0}\left(\text { any } f_{0}^{\prime}\right)=K_{o(\text { norm })} f_{O^{\prime}} \tag{25}
\end{equation*}
$$

The additional VCO circuitry of $Q_{29}$ through $Q_{36}$ functions to produce the TTL and ECL compatible outputs at Pins 9 and 11.

## Amplifier

The difference-mode voltage from the phase comparator is extracted and amplified by the amplifier in Figure 1. The single-ended output from this amplifier serves as input signals for both the Schmitt Trigger and a second differential amplifier. Low-pass filtering with a large capacitance at Pin 14 produces a stable DC reference level as the second input to the Schmitt Trigger. When the PLL is locked, the voltage at Pin 14 is directly proportional to the difference between the input frequency and $\mathrm{f}_{\mathrm{O}} \mathrm{O}^{\prime}$. Thus Pin 14 provides the demodulated output for an FM input signal.

## Schmitt Trigger

In FSK applications, the Pin 14 voltage will assume two different voltage levels corresponding to the mark and space input frequencies. A voltage comparator could be used to sense and convert these two voltage levels to logic compatible levels. However, at high data rates, $\mathrm{V}_{\mathrm{DM}}$ will contain a consider-
able amount of carrier signal which can be removed by extensive filtering. Normally this complex filtering requires quite a few components, most all of which are external to the monolithic PLL. Also, since the control voltage for the comparator depends upon $K_{0}$ and the deviations of the mark and space frequencies from $f^{\prime}{ }^{\prime}$, the filtering has to be optımized for each different system utilized. However the necessary DC reference level for the comparator is present in the PLL but buried in carrier-frequency feedthrough which appears as noise in the system. A Schmitt trigger with variable hysteresis can be used successfully to decode the FSK data without the need for extensive filtering.
Consider the system shown in Figure 9 where the input signal is the single-ended output derived from the amplifier section of the 564. The DC retriever functions to establish a DC reference voltage for the Schmitt trigger. The upper and lower trigger points are adjustable externally around the reference voltage giving the variable hysteresis. For very low data rates, carrier feedthrough will be negligible and the ideal situation depicted in Figure 10 results. Increased data rate produces the carrier feedthrough shown in Figure 10b, where false FSK outputs result because the feedthrough amplitude exceeds the hysteresis voltage. Having the capability to increase the hysteresis, as in Figure 10c, produces the desired FSK output in the presence of carrier feedthrough.
Another important factor to be considered is the temperature drift of the $\mathrm{f}_{\mathrm{O}}{ }^{\prime}$ in the VCO. Small changes in $\mathrm{f}^{\prime}{ }^{\prime}$ will change the DC level of the input voltage to the Schmitt trigger. This DC voltage shift would produce errors in the FSK output in narrow-band systems where the mark and space deviations in $\mathrm{f}_{\mathrm{i}}$ are less than the $f_{0}{ }^{\prime}$ change with temperature. However, this effect can be eliminated if the DC or average value of the amplifier signal is retrieved and used as the reference voltage for the Schmitt trigger. In this manner, variations in the $\mathrm{f}_{\mathrm{O}}{ }^{\prime}$ with temperature do not affect the FSK output.

## Circuit Description of the NE564


b. False FSK Outputs Due to Feedthrough and Low Hysteresis

c. Increased Hysteresis Restores Proper FSK Output
in the Presence of Feedthrough

Figure 10. Waveshapes for FSK Decoding in the Post Detection Processor

## Signetics

## Linear Products

## FREQUENCY SYNTHESIS WITH THE NE564

Frequency multiplication can be achieved with the PLL in two ways:
a. Locking to a harmonic of the input signal. b. Insertion of a counter (digital frequency divider) in the loop.

Harmonic locking is simpler and usually can be achieved by setting the VCO free-running frequency to a multiple of the input frequency and allowing the PLL to lock. However, a limitation of this scheme is that the lock range decreases as successively higher and weaker harmonics are used for lockıng. This limits the practical harmonic locking range to multiples of approximately less than ten. For larger multiples, the second scheme is more desirable.

A block diagram of the second scheme is shown in Figure 1a. Here, the loop is broken between the VCO and the phase comparator and a counter is inserted. In this case, the fundamental of the divided VCO frequency is locked to the input reference frequency so that the VCO is actually running at a multiple of the reference frequency. The amount of multiplication is determined by the counter. An obvious practical application of this multiplication property is the use of the PLL in wide range frequency synthesizers.
In frequency multiplication applications, it is important to take into account that the phase comparator is actually a mixer and that its output contains sum and difference frequency components. The difference frequency is DC and is the error voltage which drives the VCO

AN180 Frequency Synthesis with the NE564

Application Note

to keep the PLL in lock. The sum frequency components (of which the fundamental is twice the frequency of the input signal), if not well filtered, will induce incidental FM on the VCO output. This occurs because the VCO is running at many times the frequency of the input signal and the sum frequency component which appears on the control voltage to the VCO causes a periodic variation of its frequency about the desired multiple. For frequency multıplication, it is generally necessary to filter quite heavily to remove this sum frequency component. The tradeoff, of course, is a reduced capture range and a more under-damped loop transient response.

Producing a large number of frequencies with close spacing requires a counter with a large $N$ for the system of Figure 1a. Large $N$ values, in turn, require reference frequencies too low to be practical for commercially available crystals. To overcome this difficulty, a second counter ( $\div \mathrm{M}$ ) is inserted as a prescaler as in Figure 1 b to divide down the reference frequency input. This also gives more programming flexibility, since the synthesized output frequencies are functions of both M and N integers, each of which can be changed separately. As an example of fractional frequency synthesis, the two counters can be set to generate an output frequency exactly $16 / 3$ of the input reference frequency. In this case $N=16, M=3$, and the initial $f_{O}{ }^{\prime}$ is set to approximately $16 / 3$ times the reference frequency input. The output always will be exactly $16 / 3$ of the input frequency as long as the PLL remains in lock.

PLL frequency synthesizers based upon Figure 1 b find wide applications in many types of
communicatıons systems that require precisely spaced channels having narrow bandwidths which are centered around relatively high frequencies. For example, Citizens Band (CB) transceiver applications require forty channels corresponding to forty different reference frequencies, each separated by 10 kHz bandwidths and centered in the $26-27 \mathrm{MHz}$ range. Channel 4 uses 27.005 MHz ; Channel 5 uses 27.015 MHz ; Channel 6 uses 27.025 MHz ; and so on. These frequencies could be produced by using forty different crystals - one for each channel. However, this becomes expensive and adds unnecessary complexity to the system. Frequency-mixing technıques have been employed to reduce the number of crystals needed to less than one crystal per channel. For example, one common mixer design uses 14 crystals for 23 channels. As a general rule, most practical approaches that use numerous crystals and mixers to produce discrete frequencies require more than one crystal for every two channel frequencies produced. As the number of channels grows large, frequency synthesis using PLLs becomes more attractive, especially since usually only one or two crystals are needed. Frequency stability of all channels will be essentially the same as that of the crystal reference frequency. Reduced system complexity, size, weight, and power consumption are key advantages of PLL synthesizers.

Since the function of frequency synthesizers is to generate frequencies and not to linearly decode or demodulate input signals, digital PLLs are more commonly used than analog loops.


Figure 1. Frequency Synthesis Using PLLs

## Frequency Synthesis with the NE564




Analog PLLs also can be used for frequency synthesis applications. The 564 is particularly well suited for these appications because the loop is open between the VCO output and the phase comparator input. Also, the phase comparator input and VCO output are compatible with TTL counters.

## NE564 FREQUENCY SYNTHESIS WITH CRYSTAL CONTROL

The system shown in Figure 2 has been used to generate frequencies of 5.4 MHz and 21.6 MHz from a 3.6 MHz crystal-controlled source. This reference signal input is produced by using the crystal as the frequencydetermining element in the VCO of a second PLL. The thermal stability of all three frequen-
cles will be the same as the stablity afforded by the crystal. It may be necessary to place a small detuning capacitor in parallel with the crystal to precisely tune the PLL to the crystal's resonant frequency and to prevent oscillations at harmonics of the resonant frequency. The value of this tuning capacttance must always be kept considerably less than the value required to produce an fo' without the crystal present. Otherwise the crystal will lose control and the input reference frequency will be set by the capacitor alone.
A recommendation for improved 564 operation is to utilize a divide-by-N counter in the loop which produces "square" waves for the phase comparator that have as close to a
$50 \%$ duty cycle as possible. Normally, counters with even N values produce square wave outputs perfectly compatible for the phase comparator. Counters for odd N values more commonly produce unsymmetrical outputs that can be less desirable inputs to the phase comparator. An easy modification to "square up' odd divide-by-N counter outputs is to insert a single toggling flip-flop stage between the counter output and the phase comparator's input. This produces an effective 2 N multiplication of the input frequency within the PLL. The extra factor of two is removed by a second toggle flip-flop whose input is the output from the first flip-flop. This is the same system as was previously shown in Figure 2a where the +N counter becomes a +2 N and $M=2$ for the second counter.

## Signetics

## Linear Products

## FSK DEMODULATION WITH THE 564

The 564 PLL is particularly attractive for FSK demodulation since it contains an internal voltage comparator and VCO which have TTL compatible inputs and outputs, and it can operate from a single 5 V power supply. Demodulated DC voltages associated with the mark and space frequencles are recovered with a single external capacitor in a DC retriever without utilizing extensive filtering networks. An internal comparator, acting as a Schmitt trigger with an adjustable hysteresis, shapes the demodulated voltages into compatible TTL output levels. The high frequency design of the 564 enables it to demodulate FSK at high data rates in excess of 1.0 M baud.
Figure 1 shows a high-frequency FSK decoder designed for input frequency deviations of $\pm 1.0 \mathrm{MHz}$ centered around a free-running frequency of 10.8 MHz . The value of the timing capacitance required was estimated from Figure 4 a to be approximately 40 pF . A trimmer capacitor was added to fine tune $\mathrm{f}_{\mathrm{o}}$ ' to 10.8 MHz .

Figure 2 b indicates that the $\pm 1.0 \mathrm{MHz}$ frequency deviations will be within the lock range for input signal levels greater than approximately 50 mV with zero Pin 2 bias current. While strictly this figure is appropriate only for 5 MHz , it can be used as a guide for lock range estimates at other $\mathrm{f}_{\mathrm{o}}$ ' frequencies
A more thorough analysis confirms these lock range conclusions and serves as a guide for designing other systems. The closed-loop gain of the PLL is equal to the system's lock range and is found as the product of $K_{d}$ and $\mathrm{K}_{\mathrm{o}}$ adjusted to 10.8 MHz

$$
\begin{aligned}
2 \omega_{\mathrm{L}}= & \mathrm{K}_{\mathrm{V}}=\mathrm{K}_{\mathrm{d}} \mathrm{~K}_{\mathrm{o}} \\
2 \omega_{\mathrm{L}}= & \left(0.46 \frac{\text { volt }}{\text { radıan }}\right)\left(0.875 \frac{\mathrm{MHz}}{\text { volt }}\right) \\
& \times\left(2 \pi \times 10.8 \times 10^{6} \frac{\text { radian }}{\mathrm{sec}}\right) \\
2 \omega_{\mathrm{L}}= & 2.73 \times 10^{7} \frac{\text { radıan }}{\mathrm{sec}} \quad \text { (Lock range total) }
\end{aligned}
$$

AN1801
10.8MHz FSK Decoder With NE564

Application Note

Thus Pin 2 could be left as an open circuit and the internally set closed-loop gain would be adequate for tracking the mark and space input frequencies. However, to be safe, a bias adjustment as shown in Figure 1 is recommended to allow for $K_{d}$ and $\mathrm{K}_{\mathrm{o}}$ variations from device to device.
Designing for a capture range of approximately 700 kHz gives a low-pass filter time constant of

$$
\begin{align*}
& \omega_{\mathrm{C}} \cong \sqrt{\frac{\omega \mathrm{~L}}{\tau}} \quad 2 \omega_{\mathrm{L}}=\mathrm{K}_{\mathrm{V}}=273 \times 10^{7}  \tag{2}\\
& \left(2 \pi \times 700 \times 10^{3}\right) \cong \sqrt{\frac{273 \times 10^{7}}{\tau}} \\
& \tau=1.18 \mathrm{~ms}
\end{align*}
$$

Therefore, choose the low-pass filter capacitor as

$$
\begin{equation*}
\mathrm{C}=\frac{\tau}{\mathrm{R}}=\frac{1.41 \mu \mathrm{~s}}{1.3 \mathrm{k}} \simeq 1 \mathrm{nF} \tag{3}
\end{equation*}
$$

Two 1 nF capacitors were selected for the design
Capacitive coupling was used for the FSK input and is recommended to avoid DC feedthrough. This DC voltage would act as a DC offset to shift $\mathrm{f}_{\mathrm{O}}{ }^{\prime}$ from 10.8 MHz Balanced biasing with the $1.0 \mathrm{k} \Omega$ resistors from Pin 7 to Pins 3 and 6 also is recommended to establish symmetrical, quiescent current conditions in the limiter and phase comparator sections of the 564 The $470 \Omega$ pull-up resistor for the VCO output was found to give a rise time less than 10ns. This rise time was further reduced by adding the $100 \Omega$ resistor between Pins 9 and 11. Figure 3 shows an unmodulated 108 MHz input signal and the VCO output. Note the approximate $90^{\circ}$ phase lag of the VCO output

A $0.1 \mu \mathrm{~F}$ DC retriever capacitor ( P in 14) has less than $1 \Omega$ impedance at $f_{O}$, and represents a good compromise between high baud rates ( $\sim 100 \mathrm{k}$ baud) at $\mathrm{fO}^{\prime}$ and higher-order filtering If very high baud rates are used, this capacitor could be made smaller with an accompanying increase in the Schmitt trigger hysteresis voltage. The hysteresis was adjusted experimentally via the $10 \mathrm{k} \Omega$ potentiometer and $2 \mathrm{k} \Omega$ bias arrangement to give the waveshape shown in Figure 5 for 20k, 500k, and 2 M baud rates with square wave FSK modulation Note the magnitude and phase relationships of the phase comparator's output voltages with respect to each other and to the FSK output. The high frequency sum components of the input and VCO frequency also are visible as noise on the phase comparator's outputs.
The phase comparator's outputs exhibit the waveshapes shown in Figure 4 when the FM input is changed from a square wave FSK modulation to a triangular sweep at a 100 Hz modulation rate. The amplitude of the triangular sweep was increased from that used with square wave modulation, causing the loop to be driven in and out of lock The loop is locked during the smooth, linear portions of the phase comparator's waveshapes and locked during the remaıning portıons. Lock and capture frequencies were measured for a Pin 2 bias current of $375 \mu \mathrm{~A}$ and $\mathrm{f}_{\mathrm{O}}{ }^{\prime}=10.8 \mathrm{MHz}$ as:

$$
\text { Lock. } f_{\mathrm{L} 1}=6.2 \mathrm{MH}_{\mathrm{z}} \quad \mathrm{f}_{\mathrm{L} 2}=16.4 \mathrm{MH}_{\mathrm{z}}
$$

$$
\text { Capture: } \mathrm{f}_{\mathrm{C} 1}=9.3 \mathrm{MH}_{\mathrm{z}} \quad \mathrm{f}_{\mathrm{C} 2}=122 \mathrm{MH}_{\mathrm{z}} \quad * \mathrm{P}
$$

When the loop is locked, the phase detector's outputs represent the demodulated FM output. When unlocked, high frequency harmonics are present, increasing in amplitude until lock is achieved.


Figure 1. 10.8MHz FSK Decoder Using the NE564



Figure 3. PLL Input and VCO Output for Phase and Frequency Lock at 10.8 MHz


Figure 4. Phase Comparator Outputs Showing Lock and Capture Ranges

(c) 2.0M BAUD


## NOTE:

Top trace - Pin 4
Center trace - Pin 5
Bottom trace - Pin 16
Figure 5. Phase Comparator (Pins 4 and 5) and FSK (Pin 16) Outputs for Various Data Rates

## Signetics

## Linear Products

## Design Example

It is desired to design an FSK converter operating at 6 MHz with deviation of $\pm 1 \%$. Supply voltage is 5 V . Input to the 564 is from a radio receiver with an amplitude of $0.5 \mathrm{~V}_{\text {RMs }}$. Worst case $\mathrm{S} / \mathrm{N}$ is 10 dB . An overall loop damping factor of 0.5 is specified ( $\zeta$ ).

## Using the circuit in Figure 1

First the frequency determinıng capacitor must be established. Using the equation

$$
f_{O}=\frac{1}{22 R_{C} C_{O}}
$$

where $R_{C}$ is the internal resistance in the VCO oscillator equal to $100 \Omega$. Given two parameters the third is calculated $\mathrm{f}_{\mathrm{O}}=6 \mathrm{MHz}$; therefore

$$
C_{O}=\frac{1}{22 \times 100 \times 6 \times 10^{6}}=75 \mathrm{pF}
$$

A parallel $2-20 \mathrm{pF}$ trimmer and a $68 \mathrm{pF} \pm 5 \%$ fixed mica capacitor is chosen.

Next, signal level versus bias current and lock range is examined.


Figure 2. Lock Range vs Signal Input
The signal input to the 564 is specified to be $0.5 \mathrm{~V}_{\text {RMS }}$ in the lock range graph, the input level is well within the limiting region of the 564. Thus, no external AM limiter circuit is required and a $10 \mathrm{~dB} \mathrm{~S} / \mathrm{N}(3.1: 1) \mathrm{min}$. should provide reliable communication with a narrow deviation of $\pm 1 \%( \pm 60 \mathrm{kHz})$ and there is no

# A 6MHz FSK Converter Design Example for the NE564 

Application Note



Figure 1. FSK Decoder Using the 564
problem with adequate lock range as it pertains to bias current. We are free to use any loop gain necessary. The bias current sinking into Pin 2 is set to an initial value of $200 \mu \mathrm{~A}$.

It's now possible to determine the damping factor of the closed-loop. First, the natural frequency of the loop is calculated from the relationship

$$
\begin{equation*}
\omega_{n}=\sqrt{\frac{K_{\mathrm{O}} K_{D}}{\tau}} \tag{1}
\end{equation*}
$$

where
$\mathrm{K}_{\mathrm{O}}=\mathrm{VCO}$ conversion gain in $\frac{\text { radians }}{\mathrm{sec} \cdot \mathrm{volt}}$
$K_{D}=$ Phase detector conversion gain

$$
\text { in } \frac{\text { volts }}{\text { radian }}
$$

$\tau=$ loop filter tıme constant in seconds.

For $f_{O}=6 \mathrm{MHz}$ and $\mathrm{I}_{\mathrm{B}}=200 \mu \mathrm{~A}, \mathrm{~K}_{\mathrm{O}}$ may be derived from Figure 3 a by first constructing an extrapolated transfer line with slope onequarter of the angle between the existing $I_{B}=0$ and $I_{B}=800$ plots.

## Interpolation gives

$$
\mathrm{K}_{\mathrm{O}} \cong \frac{(1.48-1.25 \mathrm{MHz})}{(0.4-0.2 \mathrm{~V})}=\frac{\Delta \mathrm{f}_{\mathrm{O}}}{\Delta \mathrm{~V}_{\mathrm{O}}}
$$

Multiplying $\Delta f_{\mathrm{O}}$ by $2 \pi$ results in

$$
\begin{aligned}
\mathrm{K}_{\mathrm{O}} & =\frac{1.45 \times 10^{6} \mathrm{rad} / \mathrm{sec}}{0.2 \mathrm{~V}} \\
& =7.2 \times 10^{6} \frac{\mathrm{radians}}{\mathrm{sec} \cdot \mathrm{volt}}
\end{aligned}
$$

Next, using the $K_{D}$ graph (Figure 3 b ), $\pm 1$ radian ( $-90^{\circ} \pm 57^{\circ}$ ); i.e., $\Delta \theta=1$ radian, results in an output of $0.6 \mathrm{~V} / \mathrm{rad}$.

Therefore, $\mathrm{K}_{\mathrm{D}}=\frac{0.6}{\mathrm{rad}}=0.6 \mathrm{~V} / \mathrm{rad}$ at
$I_{B}=200 \mu \mathrm{~A}$.
The value obtained for $K_{O}$ is for data taken at 1 MHz and must be multiplied by 6 in order to find the correct value.

$$
\begin{aligned}
& \text { Therefore, } \mathrm{K}_{\mathrm{O}}=6 \times 7.2 \times 10^{6} \frac{\text { radians }}{\mathrm{sec} \cdot \mathrm{volt}} \\
& \left(6 \mathrm{MH}_{\mathrm{Z}}\right)=4.34 \times 10^{7} \frac{\text { radians }}{\mathrm{sec} \cdot \mathrm{volt}} \\
& \mathrm{~K}_{\mathrm{O}} \mathrm{~K}_{\mathrm{D}}=\mathrm{K}_{\mathrm{V}}=\left(4.34 \times 10^{7}\right)(0.6)=2.6 \times 10^{7}
\end{aligned}
$$

The damping factor specified (0.5) is now used to determine the necessary filter time constant (Pins 4, 5).

$$
\begin{align*}
& \zeta=\frac{1}{2 \tau \sqrt{\frac{K_{0} K_{D}}{\tau}}}=\frac{1}{2 \sqrt{K_{V} \tau}}=\frac{\omega_{n}}{2 \mathrm{~K}_{V}}  \tag{2}\\
& \therefore \tau=\frac{(4)\left(2.6 \times 10^{7}\right)(0.5)^{2}}{(28 \mathrm{~ns}}
\end{align*}
$$



OP03670S
a. VCO Output Frequency as a Function of Input Voltage and Bias Current ( $\mathrm{K}_{\mathrm{O}}$ )


OPO3660S
b. Variation of the Phase Comparator's Output Voltage vs Phase Error and Bias Current ( $\mathrm{K}_{\mathrm{D}}$ )

Figure 3.

Note that the filters on Pins 4 and 5 operate differentially with the net effect that break frequency is

$$
\omega_{\mathrm{p}}=\frac{1}{\mathrm{RC}} \text { (single pole filter }-3 \mathrm{~dB} \text { freg.) }
$$

Now solving for $\omega_{\mathrm{n}}$ using (1)
$\omega_{\mathrm{n}}=\left[\frac{\left(2.6 \times 10^{7}\right)}{\left(3.8 \times 10^{-8}\right)}\right]^{1 / 2}=\underset{\mathrm{sec}}{26 \times 10^{6}}$ radıans/
$f_{n}=4.16 \mathrm{MHz}$ (natural frequency of the loop and approximate one-sided capture B W )

The value of the loop filter capacitor may be determined by dividing the tıme constant by the value of the internal resistance, $13 \mathrm{k} \Omega$.

$$
\mathrm{C}_{\mathrm{L}}=\frac{\tau}{1.3 \mathrm{k} \Omega}=\frac{3.8 \times 10^{-8}}{13 \times 10^{3}}=29 \mathrm{pF}
$$

This value filter time constant will give a less-than-critically-damped response allowing the fast excursion in $V_{C O}$ frequency necessary to good FSK reception. The tradeoff between response speed and carrier frequency harmonic rejection will have to be considered. A longer time constant gives more carrier rejection but slower response and less damping (Refer to equation 2)

The next step is to test the circuit under actual operating conditions with the specified FSK signal. The level on Pin 15 (hysteresis adjust) must be set in the vicinity of +1.4 V in order to attaın proper FSK demodulation. Final signal tests may be carried out with noise injected through a resistive summing network at the input ( $P$ in 6) to simulate the 10dB S/N

Note that the loop filter response actually operates on the frequency spectrum above $(+)$ and below $(-)$ the carrier center frequency, or center of deviation, for a symmetric FM or FSK signal. This may be seen in Figure 4


Figure 4. Bandpass Effect of Loop Filter

## Signetics

Linear Products

## Author: Les Hadley

## INTRODUCTION

In order to obtain a local clock signal in Multiplexed Data Transmission systems, a phase and frequency coherent method of signal extraction is required. A Master-Slave system using the quartz crystal as the prımary frequency determining element in a phaselock loop VCO is used to reproduce a phase coherent clock from an asynchronous Data Stream.

The NE564, a versatile phase-locked loop (PLL) operating at frequencies to 50 MHz , has inputs and outputs designed to be TTL compatible. The Signetics NE564 is used to generate the phase-locked, crystal-stabilized clock reference signal.

Its particular adaptation, for use with a crys-tal-controlled VCO instead of the usual RC control elements, requires a brief review of the principles of the Phase-Lock Loop design.

The NE564 Phase-Locked Loop is a fully contained system, including limiter, phase detector, VCO, DC amplifiers, DC retriever and output comparator (reference Figure 1). For the clock regeneration system to be discussed, the portions of the NE564 implemented are the input limiter, phase detector and VCO.

The signal limiter amplifies low level inputs (until saturation is reached, which is typically

# AN182 <br> Clock Regenerator With Crystal-Controlled Phase-Locked VCO (NE564) 

Application Note

60 mV P.p for the NE564). The signal limiter output is fed to the phase detector, where the '"unknown' input is compared to the "known" VCO frequency of the NE564. The differential error signal that is generated is fed through a DC amplifier and a voltage-tocurrent converter. The change in the current generated forces the VCO frequency to vary in its frequency and/or phase relationship, such that a $\theta$ of $90^{\circ}$ lagging is obtained (the actual phase relationship may be somewhat less than $90^{\circ}$ depending upon the $K_{d} K_{o}$ (gain) product of the NE564 at the operating frequency and bias current). The external filtering incorporated at Pins 4 and 5 control the dynamic frequency response and loop stability criteria.

The NE564 is a first order system; therefore, the use of single capacitors (at Pins 4 and 5) will automatically create a "second-order" system. An RC series filter combination will cause a lead-lag condition that will permit dynamic selectivity, along with closed-loop stability

## LOOP GAIN FUNCTIONS

The phase detector conversion gain ( $\mathrm{K}_{\mathrm{d}}$ ) and the VCO conversion gain ( $\mathrm{K}_{\mathrm{o}}$ ) determıne, in large part, the lock range, capture range and linearity characteristics of the NE564. These device parameters are both dependent upon bias current and operating frequency. Some
typical curves for each of the parameters are shown for the NE564 in Figures 2 and 3.

## THE CLOCK REGENERATOR CIRCUIT

The basic building blocks of the clock regenerator circuit are shown in Figure 4. The PLL is shown as a frequency multiplier incorporating a divide by ' $N$ ' in the VCO phase detector feedback loop. The functions of the ringing circuit and the NE527 high-speed comparator will be discussed later.

The waveforms of Figure 5 indicate the waveforms transmitted over a T1 line. The bipolar signal transmitted has "no" DC components induced in the transmission line (reference should be made to the effect of normal mode and common effects on signal information). When transmitted over telephone wire pairs, the resultant signal (at the receive end) will have been degraded in both waveshape and signal-to-noise ratios. Typical attenuation factors for a T1 line are -30 dB per 6000 feet.

In addition, pair-to-pair crosstalk can degrade signal-to-noise ratios. The energy transmitted in the bipolar system of signal transfer is centered at 772 kHz (generated by the bit format).

At the receiving end the bipolar signal information is converted to a unipolar pulse train after being amplified, filtered and fed through an automatic level control circuit. Some types


Figure 1

Clock Regenerator With Crystal-Controlled Phase-Locked VCO (NE564)


## Clock Regenerator With Crystal-Controlled Phase-Locked VCO (NE564)



Figure 3. VCO Output Frequency as a Function of Input Voltage and Bias Current
of PCM systems use the rectified and filtered DC (average) to control the phase of the regenerator clock; however, in newer systems, bipolar signals are preprocessed (or preconditioned) by terminal common equipment resulting in unipolar information.

## T1 Data Transmission

The bipolar signal, as transmitted on a T1 line, appears below with the original binary, converted unipolar and clock waveform (reference Figure 5).
The bipolar signal, when transmitted over standard wire pairs, will be degraded both in wave shape and signal-to-noise by the tıme it reaches the signal repeater. This is due to the attenuation factor of the cable which is nearly -30 dB for 6000 ft . In addition, pair to pair crosstalk degrades signal-to-noise. The energy in the transmitted bipolar signal is centered at 772 kHz due to the particular bit format. Bipolar signals have no DC offset.

At each receiving station the bipolar signal is amplified, filtered and fed through an automatic level control circuit. A full wave rectified signal is then sent to the clock regeneration circuit. This is essentially the format followed by some of the original T1 repeater equipment. The clock regeneration circuit described here could be adapted to this system.


## THE T1 SPECTRUM

The bipolar signal is similar to NRZ data in that it does not contain carrier information. In order to give the PLL coherent frequency information sufficient to obtain '"capture' and lock, carrier components must be obtained from the data stream. The time duration of the frequency information fed to the PLL is also important in order to obtain accurate and stable information to update the PLL. In order to begin the extraction of frequency information, the positive-going portions of the bipolar data signals are used to drive a class " C '
transistor tank circuit (reference Figure 4) which is sharply tuned to the basic clock frequency $(1.544 \mathrm{MHz})$. Each positive half cycle of data then starts a wave train of coherent information which is phase synchronous with each succeeding positive data bit. When the LC tank is optimally tuned, relatively extended periods without data bits can be tolerated with minimal loss of frequency and phase information. The combination of good short-term frequency stability of the high ' $Q$ '" LC tank, coupled with the long-term stability of the crystal-controlled VCO, is the founda-

## Clock Regenerator With Crystal-Controlled Phase-Locked VCO (NE564)



Figure 5

tion of the NE564 clock regeneration system accuracy.
It must be emphasized that data pulse synchronization of the preprocessing circuit must be frequency coherent with the fundamental period of the time base to be extracted. That is, if the time period of the clock is $1 / f_{C}=T$, where $f_{\mathrm{C}}$ is the clock frequency, then the spacing between any positive code bit sequence must be $n \times T$ (reference Figure 6).

Looking at the spectral analysis of the relative energy avalable to the clock extraction circuitry (with a worst-case duty cycle of 1 of 16) will demonstrate the need for enchancing the particular desired frequency component before applying the signal to the Phase-Lock Loop. For $f_{\mathrm{O}}=1.544 \mathrm{MHz}$, the period is $T=647.67 \mathrm{~ns}$. The pulse or bit width is 323.8ns.

Here the bit duration $323.8 \mathrm{~ns}=\mathrm{b}$. The Fourler expansion of the discrete spectrum is related by the following equation:

$$
\begin{equation*}
F_{(n)}=\frac{(A b)}{T}\left|\frac{\sin \left(\frac{n \pi b}{t}\right)}{\frac{n \pi b}{t}}\right| n=0,1,2 . \tag{1}
\end{equation*}
$$

The basic frequency component resulting from various bit spacing factors is defined by the equation
$f=\frac{1}{T}$
where $f \leqslant f_{0}=1.544 \mathrm{MHz}$

If we consider the special case of a single pulse present out of 16 bipolar or 32NRZ periods, then

$$
\begin{aligned}
\mathrm{T} & =16 \text { bipolar bit times } \\
& =16 \times 647.67 \mathrm{~ns}=10.36 \mu \mathrm{~s} \\
\mathrm{f} & =96.5 \mathrm{kHz}
\end{aligned}
$$

Accordingly, the spectral lines will be spaced in multiples of 96.5 kHz The spectrum for this

particular worst case condition is shown in Figure 7 below
Solving equation 1 for the relative amplitude of the 1.544 MHz spectral component with the pulse spacing shown,

$$
F_{(16)}\left(\frac{A b}{T}\right)\left|\frac{\sin \left(\frac{16 \pi b}{t}\right)}{\left(\frac{16 \pi b}{t}\right)}\right|
$$

where $T=2 n b, n=16$

$$
\begin{aligned}
=\left(\frac{\mathrm{Ab}}{(2)(16) \mathrm{b}}\right) \frac{\sin \left(\frac{16 \pi \mathrm{~b}}{32 \mathrm{~b}}\right)}{\left(\frac{16 \pi \mathrm{~b}}{32 \mathrm{~b}}\right)} & =\frac{\mathrm{A}}{32} \frac{2}{\pi} \\
& =(002) \mathrm{A} \\
& =-34 \mathrm{~dB}
\end{aligned}
$$

It is evident that as the bit spacing increases to the point where $f_{O}$ is the 16th harmonic of the fundamental, very little fo energy is available to drive a phase-lock regeneration circuit. $F_{(16)}$ is also ineffective since it is an even subharmonic of $f_{O}$ The PLL will not normally lock to even harmonics; in fact, an error signal is produced which tends to force the VCO out of lock This fact further stresses the need for preprocessing in the frequency domain The class " C ' pulsed resonant tank significantly multıplies the magnitude of the $f_{O}$ spectral component and filters out unwanted subharmonics.

The loop error voltage available from the phase detector for phase correction of the VCO is directly related to the product of the incoming coherent spectral energy multiplied in the balanced mixer with the reference signal derived from the VCO Since the phase error information is integrated in the loop filters, the instantaneous magnitude of the DC error voltage is proportional to the time integral of coherent mixer products. Thus, as the magnitude and time duration of the desired frequency component is increased in the

# Clock Regenerator With Crystal-Controlled Phase-Locked VCO (NE564) 

preprocessing circuitry, the VCO phase accuracy is greatly improved. Capture time is obviously enhanced also.

The signal from the tuned tank is buffered by a FET follower N -channel enhancement mode device (reference Figure 12). This provides power gain with virtually no loading on the tank circuit and avoids degrading the ' $Q$ '. The NE527 comparator is used to provide waveform shaping and symmetry correction. The voltage threshold is set up by a resistive divider with adjustment set for equal duty cycle symmetry. (Note: Recent tests have shown that best crystal lock range symmetry is achieved when the input signal to Pin 6 of the NE564 is maintained at a level between 500 to $800 \mathrm{mVP}-P$.) The coupling network provides the necessary attenuation plus a low impedance signal source which is critical to good Phase Detector operation.

In the particular circuit shown in Figure 12, the 1.544 MHz information is applied to the phase detector input of the NE564 PhaseLock Loop. The VCO, however, is operated at four (4) times this frequency to order to take advantage of economical and readily available crystals. The VCO signal is fed through a divide-by-four counter (74HCT73) to provide the Phase Detector reference and final regenerated clock signal. To avoid loading, the clock signal ( 1.544 MHz ) is buffered by the 75451 peripheral driver which provides a high-speed open collector TTL output The input signal is AC coupled in order to reduce DC bias errors in the Phase Detector caused by 'O'" level variations.


Figure 8

## The Crystal ${ }^{1}$

The crystal used was chosen to match the NE564 VCO drive characteristics. It is an 'AT" cut oscillator crystal which operates near the anti-resonate or 'parallel' mode in this circuit. The crystal may have to be finetuned, as indicated in Figure 8. The pulling characteristic of the crystal is adequate to allow for 0 to $70^{\circ} \mathrm{C}$ operational drift plus initial and aging accuracy tolerance factors and still retain lock between master and slave station VCXOs. The average lock range at room temperature with one of sixteen data bits present is typically 1000 Hz for a 6.176 MHz crystal with a capture range greater than 500 Hz .

For VCO operation at $6.176 \mathrm{MHz}, \mathrm{C}_{\mathrm{S}}$ is 22 pF , $C_{C}$ is 18 pF , and $C_{t}$, a $1-8 p F$ trimmer capacitor (reference Figure 8).

## NE564 CRYSTAL-CONTROLLED VCO

As shown in Figure 8, the crystal is operated with a series capacitor. When properly trimmed, this allows the crystal to operate near the series resonant mode. A crystal manufactured to operate in the series resonant mode will do so only if it sees a pure resistance looking into the oscillator terminals. The circuit below shows an oscillator which looks inductive with the equivalent crystal circuit and trimmer capacitor $C_{t}$ (reference Figure 9)

If $L_{o}$ is small and the internal gain of the device high over a wide frequency range, $L_{o}$ may resonate with the $\mathrm{C}_{0}$ of the crystal at a very high frequency. Under certain conditions the circuit may even tend to operate in the 3rd overtone mode unless measures are taken to roll-off the circuit gain. This is the purpose of $\mathrm{C}_{\mathrm{s}}$ in Figure 8. Since the gain of the VCO is a factor in spurious oscillation, the current injected into Pin 2 will also have an effect in this respect. ( $\mathrm{K}_{\mathrm{o}}$ increases with $\mathrm{I}_{2}$ ). At higher operating frequencies this parameter may become more critical in attaining stable start ups in the desired frequency mode. Obviously the size of $\mathrm{C}_{\mathrm{s}}$ must be smaller than the value needed to cause free running near the desired frequency without the crystal connected.

## CRYSTAL SPECIFICATION

Crystals may be manufactured to operate in either the series mode with no external capacitance (purely resistive load) or in the parallel mode with a specified value of load capacitance. The 564 tends to operate at a frequency above the specified value when a series mode crystal is used. For a design
frequency of 6.176000 MHz and zero load capacitance. Referring to Figure 8, for $C_{s}=10 \mathrm{pF}$ and $\mathrm{C}_{\mathrm{T}}=10 \mathrm{pF}$ the average center frequency for an NE564 sample measured in the lab was 6181.192 kHz . For the same $\mathrm{C}_{\mathrm{s}}$, but with $\mathrm{C}_{T}$ equal to 60 pF , fo measured 6176.565 kHz . A second crystal showed a spread of 6176.600 kHz to 6180.855 kHz . The effect of the VCO was to pull the crystal to a frequency above its design value. This effect is then nearly tuned out by the external capacitances $C_{S}$ and $C_{T}$. If $C_{T}$ is sufficiently increased, the crystal will see a purely resistive load and operate at its rated frequency.

A second approach is to specify a crystal which is to operate near the anti-resonate or parallel mode. Normally this is done with a certann value of external load capacitance specified by the customer which matches the existing circult parameters. The maximum difference between series and parallel resonance for any crystal is $0.5 \%$ of $\mathrm{f}_{\mathrm{O}}$ (series resonant mode); for $f_{r}=6.126 \mathrm{MHz}, 0.5 \%$ of $f_{r}=30 \mathrm{kHz}$. The usual value would be lower than this.

$$
f_{a}=f_{r} \sqrt{1+\frac{1}{r_{0}}}
$$

$r_{\mathrm{O}}=$ electromechanical coupling factor, $f_{a}=$ parallel resonant frequency). The particular cut of the crystal material determines the drift response over temperature. For oscillator applications, the AT cut offers the best overall stability over a wide frequency and temperature range. Final design uses second approach.

For a stability or total tolerance of $\pm 15 \mathrm{ppm}$ over the rated operating range of $-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, a certain manufacturer's crystal actually performed as shown above (Refer to Figure 11).
Calibration accuracy is the allowable frequency tolerance at the reference temperature, i.e., $\pm 10 \mathrm{ppm} @ 25^{\circ} \mathrm{C}$.



Third, is a long-term drift spec which determines the customer's maximum allowable drift due to aging effects. An acceptable value in quality crystals is $\pm 2 \mathrm{ppm} /$ year.

Using our reference crystal of 6176 MHz and the above specifications, the crystal limits over a 1 year period would be:
Temperature

| stability: |  |
| :--- | :--- |
| Calibration  <br> tolerance:  <br>   <br>   <br>  $\pm 93 \mathrm{ppm} \times 6.176$ <br>   <br>  $= \pm 62 \mathrm{~Hz}$, 66.176 |  |

(1) $25^{\circ} \mathrm{C}$

Long term drift: $\pm 2 \mathrm{ppm} \times 1 \times 6.176$
$= \pm 12 \mathrm{~Hz}$
Total:
$( \pm 167 \mathrm{~Hz})$

The above figure of $\pm 167 \mathrm{~Hz}$ then determines the capture and lock range over which two crystal stabilized VCOs must track under worst case conditions when the exact same crystal specifications are used for master and slave units within an operational system.

## Crystal Specifications

'AT' Cut Oscillator Type
Fundamental mode operation HC-33 Case (Standard)

Calibration tolerance:
$\pm 10 \mathrm{ppm}$ @ $25^{\circ} \mathrm{C}$
Temperature stability:
$\pm 15 \mathrm{ppm} ;-15^{\circ} \mathrm{C}$ to $+65^{\circ} \mathrm{C}$
CIrcuit operating condition: Parallel resonance

Frequency specified: 6176000 MHz
Part designation:
Croven \#A330 DEF-32 or equivalent
Setup Procedure ${ }^{2}$
Referring to Figure 12, the following setup procedure will ald the user in establishing proper circuit operation.
Regulated supply voltage of +5 V and -6 V are required. Current drain on the +5 V line is $\sim 100 \mathrm{~mA}$, and 6 mA for the -6 V .

With proper voltage applied, (1) First check the supply currents to be sure they are in the range indicated above. (2) Check the operation of the NE564 VCXO by looking at Pin 9 with an oscilloscope (see Figure 13). A reasonably symmetric square wave should be present, having a frequency near 6.1 MHz . (3) Attach a DVM across the 2 k resistor which feeds Pin 2 of the NE564 and adjust for a reading of 2.00 V , indicating a 1 mA DC current flowing into Pin 2 (The (+) lead of the DVM should be connected to the end of the $2 k$ resistor which ties to the wiper of the 10k pot and the ( - ) lead to Pin 2 of the 564; reference Figure 14). (4) The exact center frequency is set by adjusting $\mathrm{C}_{\mathrm{t}}$, the crystal trimmer cap, for exactly 6176000 MHz with no signal input (this sets the center frequency of the VCXO
to free-run in the center of the capture range)
(5) Enable strobe 'A' and 'B' with a +2.7 V min. to +5 V max. level Apply a standard 1.544MBS NRZ data signal to the input terminal, terminated in $50 \Omega$. The amplitude should be +3 to +5 V ( 0 to peak). Set the duty cycle for 1 bit in a 16 -bit period Note the data generator must be driven from a crystalcontrolled master oscillator also adjusted for a center data rate of 1.544000 MBS . Monitor the buffered output of the ringing circuit with a scope connected to the source of the SD213 (Figure 15). The waveform should appear as in Figure 17. (6) Adjust tank trimmer cap $C_{T}$ for a maximum amplitude and note that the cycle period should be 647ns. (7) Now monitor the comparator output signal at Pin 7 and adjust $R_{t}$ for a $50 \%$ duty cycle. The same signal will appear at Pin 5 of the NE527 except it will be inverted. The signal on Pin 7 of the NE527 and Pin 6 of the NE564 should appear as shown in Figure 19. Now attach one lead of a dual-trace scope to PIn 7 of the NE527 and the other to Pin 3 of the NE564 as shown (Figure 16).

The two signals should be in phase-locked with an approximate $90^{\circ}$ differential as shown in Figure 20 (data signal applied to @ 1544 MBS ) If lock does not occur, a slight trimming of the crystal trimmer $\mathrm{C}_{\mathrm{T}}$ should correct for slight differences in master-toslave crystal tolerance. It is recommended that master and slave crystals be of the exact same design and specification to insure optimal tracking over time and temperature A recommended manufacturer and part number appears at the end of this application note for your convenience.

Once lock is attaned, move one lead of the dual-trace scope to the buffered output of the 75451 Pin 3, leaving the other scope probe on Pin 6 of the NE564. The phase-locked waveform should appear as in Figure 25. If a data word generator is being used, you may check overall operation for various bit patterns by synchronizing the scope trigger on the "end of word" pulse, then observe the phase error effect as different combinations are fed in

## PHASE JITTER ${ }^{3}$

When operating with real-time data transmission, the PLL loop filters must be optimized to minimize regenerated clock jitter. A good grade of mylar capacitor is recommended as connected to Pins 4 and 5 of the NE564 A simple pair of shunt-connected loop filter caps of $0.33 \mu \mathrm{~F}$ to $0.76 \mu \mathrm{~F}$ was found to be adequate.


## Clock Regenerator With Crystal-Controlled Phase-Locked VCO (NE564)



NOTE:
Check VCO free-running frequency and output waveshape
Figure 13. Check VCO Free-Running Frequency
and Output Waveshape


Figure 15


OP03720S
Figure 17. Ringing Circuit Response (1 Data Pulse in 16)

op03740S
Figure 19. Ringing Circuit to Square Wave Conversion


Figure 16


Figure 18. Ringing Circuit Response (4 Data Pulses in 16)


Figure 20. Phase Comparator Signals (in Lock)

## Clock Regenerator With Crystal-Controlled Phase-Locked VCO (NE564)


op03770s
Figure 22. Regenerated Clock Signals
Figure 21. Regenerated Clock Signals


Figure 23. Regenerated Clock Signals Relative to NE564 VCO Signal


OP03800S


Figure 24. Regenerated Clock Signal Relative to NE564 VCO Signal

## NOTES:

1. Recent versions of this circuit no longer require series capacitors $\mathrm{C}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{T}}$ See Figure 12
2 Input levels to the NE564 have been reduced for this application to $\simeq$ 800 mVp -p. See Figure 12
3 Improved operation regarding clock jitter is obtained by carefully decoupling the divider counter ICs and the PLL's $V_{C C}$ line This is accomplished by adding a small series 'R' into the $\mathrm{V}_{\mathrm{CC}}$ line with the bypass capacitor to ground

## References

1. 'Fourier Analysis" by Hwei P. Hsu. Simon \& Schuster Tech Outlines
2. 'Pulse and Digital Circuits' by Millman and Taub McGraw Hill
3. 'Phaselock Technıques' by Floyd M. Gardner Wiley, 1966

## Signetics

## Linear Products

## DESCRIPTION

The NE/SE565 Phase-Locked Loop (PLL) is a self-contained, adaptable filter and demodulator for the frequency range from 0.001 Hz to 500 kHz . The circuit comprises a voltage-controlled oscillator of exceptional stability and linearity, a phase comparator, an amplifier and a low pass filter as shown in the Block Diagram. The center frequency of the PLL is determined by the free-running frequency of the VCO; this frequency can be adjusted externally with a resistor or a capacitor. The low pass filter, which determines the capture characteristics of the loop, is formed by an internal resistor and an external capacitor.

## FEATURES

- Highly stable center frequency (200ppm/ ${ }^{\circ} \mathrm{C}$ typ.)
- Wide operating voltage range $( \pm 6 \mathrm{~V}$ to $\pm 12 \mathrm{~V}$ )
- Highly linear demodulated output (0.2\% typ.)
- Center frequency programming by means of a resistor or capacitor, voltage or current
- TTL and DTL compatible square wave output; loop can be opened to insert digital frequency divider
- Highly linear triangle wave output
- Reference output for connection of comparator in frequency discriminator
- Bandwidth adjustable from $< \pm 1 \%$ to $> \pm 60 \%$
- Frequency adjustable over 10 to 1 range with same capacitor


## BLOCK DIAGRAM



## NE/SE565 <br> Phase-Locked Loop

## Product Specification

PIN CONFIGURATIONS


## APPLICATIONS

- Frequency shift keying
- Modems
- Telemetry receivers
- Tone decoders
- SCA receivers
- Wide-band FM discriminators
- Data synchronizers
- Tracking filters
- Signal restoration
- Frequency multiplication \& division

EQUIVALENT SCHEMATIC


ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 14 -Pin Plastıc SO | 0 to $+70^{\circ} \mathrm{C}$ | NE565D |
| 14-Pın Cerdıp | 0 to $+70^{\circ} \mathrm{C}$ | NE565F |
| 14 -Pin Plastıc DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE565N |
| 14 -Pin Cerdıp | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE565F |
| 14 -Pin Plastıc DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE565N |

ABSOLUTE MAXIMUM RATINGS $T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}+$ | Maxımum operating voltage | 26 | V |
| $\mathrm{~V}_{I N}$ | Input voltage | 3 | $\mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operatıng ambient temperature <br> range <br> NE565 <br> SE565 | 0 to +70 <br> $\mathrm{P}_{\mathrm{D}}$ | Power dıssipation |

DC AND AC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 6 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | SE565 |  |  | NE565 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| Supply requirements |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | $\pm 6$ |  | $\pm 12$ | $\pm 6$ |  | $\pm 12$ | V |
| Icc | Supply current |  |  | 8 | 12.5 |  | 8 | 12.5 | mA |
| Input characteristics |  |  |  |  |  |  |  |  |  |
|  | Input impedance ${ }^{1}$ |  | 7 | 10 |  | 5 | 10 |  | k $\Omega$ |
|  | Input level required for tracking | $\mathrm{f}_{\mathrm{O}}=50 \mathrm{kHz}, \pm 10 \%$ frequency deviation | 10 |  |  | 10 |  |  | mV RMS |
| VCO characteristics |  |  |  |  |  |  |  |  |  |
| $\mathrm{fc}_{\mathrm{c}}$ | Center frequency Maximum value distribution ${ }^{2}$ | Distribution taken about $\begin{gathered} \mathrm{f}_{\mathrm{O}}=50 \mathrm{kHz}, \mathrm{R}_{1}=5.0 \mathrm{k} \Omega, \\ \mathrm{C}_{1}=1200 \mathrm{pF} \end{gathered}$ | $\begin{aligned} & 300 \\ & -10 \end{aligned}$ | $\begin{gathered} 500 \\ 0 \end{gathered}$ | +10 | -30 | $\begin{gathered} 500 \\ 0 \end{gathered}$ | +30 | $\mathrm{kHz}$ <br> \% |
|  | Drift with temperature Drift with supply voltage | $\begin{gathered} \mathrm{fo}_{\mathrm{O}}=50 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{O}}=50 \mathrm{kHz}, \mathrm{~V}_{\mathrm{CC}}= \pm 6 \text { to } \pm 7 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} 500 \\ 0.1 \end{gathered}$ | 1.0 |  | $\begin{aligned} & 600 \\ & 0.2 \end{aligned}$ | 1.5 | $\underset{\% / \mathrm{ppm} /{ }^{\circ} \mathrm{C}}{\substack{ \\\hline}}$ |
|  | Triangle wave output voltage level linearity |  | 1.9 | $\begin{aligned} & 2.4 \\ & 0.2 \end{aligned}$ | 3 | 1.9 | $\begin{aligned} & 2.4 \\ & 0.5 \end{aligned}$ | 3 | $\begin{gathered} \mathrm{V}_{\text {P-P }} \\ \% \end{gathered}$ |
|  | Square wave logical " 1 " output voltage logical ' 0 " output voltage | $\begin{aligned} & \mathrm{f}_{\mathrm{O}}=50 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{O}}=50 \mathrm{kHz} \end{aligned}$ | +4.9 | $\begin{aligned} & +5.2 \\ & -0.2 \end{aligned}$ | +0.2 | +4.9 | $\begin{aligned} & +5.2 \\ & -0.2 \end{aligned}$ | +0.2 | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
|  | Duty cycle | $\mathrm{fo}_{0}=50 \mathrm{kHz}$ | 45 | 50 | 55 | 40 | 50 | 60 | \% |
| $t_{\text {R }}$ | Rise time |  |  | 20 | 100 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall time |  |  | 50 | 200 |  | 50 |  | ns |
| ISINK | Output current (sink) |  | 0.6 | 1 |  | 0.6 | 1 |  | mA |
| Isource | Output current (source) |  | 5 | 10 |  | 5 | 10 |  | mA |
| Demodulated output characteristics |  |  |  |  |  |  |  |  |  |
| Vout | Output voltage level | Measured at Pin 7 | 4.25 | 4.5 | 4.75 | 4.0 | 4.5 | 50 | V |
|  | Maximum voltage swing ${ }^{3}$ |  |  | 2 |  |  | 2 |  | $V_{P-P}$ |
|  | Output voltage swing | $\pm 10 \%$ frequency deviation | 250 | 300 |  | 200 | 300 |  | $\mathrm{mV} \mathrm{P}-\mathrm{P}$ |
| THD | Total harmonic distortion |  |  | 0.2 | 0.75 |  | 0.4 | 1.5 | \% |
|  | Output impedance ${ }^{4}$ |  |  | 3.6 |  |  | 3.6 |  | $\mathrm{k} \Omega$ |
| Vos | Offset voltage (V6-V7) |  |  | 30 | 100 |  | 50 | 200 | mV |
|  | Offset voltage vs temperature (drift) |  |  | 50 |  |  | 100 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  | AM rejection |  | 30 | 40 |  |  | 40 |  | dB |

## NOTES:

1. Both input terminals (Pins 2 and 3) must receive identical DC bias. This bias may range from 0 V to -4 V
2. The external resistance for frequency adjustment $\left(R_{1}\right)$ must have a value between $2 k \Omega$ and $20 \mathrm{k} \Omega$.
3. Output voltage swings negative as input frequency increases
4. Output not buffered.

## TYPICAL PERFORMANCE CHARACTERISTICS



Lock Range
as a Function of
Gain Setting Resistance
(Pins 6-7)


RELATIVE FREE-RUNNING FREQUENCY - $f_{0}$ OP10520S

## DESIGN FORMULAS

## (See Figure 1)

Free-running frequency of VCO:

$$
\mathrm{f}_{\mathrm{O}} \simeq \frac{12}{4 \mathrm{R}_{1} \mathrm{C}_{1}} \text { in } \mathrm{Hz}
$$

Lock range: $f_{L}= \pm \frac{8 f_{O}}{V_{C C}}$ in Hz
Capture range: $f_{\mathrm{C}} \simeq \pm \frac{1}{2 \pi} \sqrt{\frac{2 \pi f_{L}}{\tau}}$
where $\tau=\left(3.6 \times 10^{3}\right) \times \mathrm{C}_{2}$

## TYPICAL APPLICATIONS

## FM Demodulation

The 565 Phase-Locked Loop is a general purpose circuit designed for highly linear FM demodulation. During lock, the average DC level of the phase comparator output signal is directly proportional to the frequency of the input signal. As the input frequency shifts, it is this output signal which causes the VCO to


Lock Range as a Function of Input Voltage


Change in Free-Running
VCO Frequency as a
Function of Temperature

shift its frequency to match that of the input. Consequently, the linearity of the phase comparator output with frequency is determined by the voltage-to-frequency transfer function of the VCO.

Because of its unique and highly linear VCO, the 565 PLL can lock to and track an input signal over a very wide bandwidth (typically $\pm 60 \%$ ) with very high linearity (typically, within $0.5 \%$ ).

A typical connection diagram is shown in Figure 1. The VCO free-running frequency is given approximately by

$$
f_{0} \simeq \frac{1.2}{4 R_{1} C_{1}}
$$

and should be adjusted to be at the center of the input signal frequency range. $C_{1}$ can be any value, but $R_{1}$ should be within the range of 2000 to $20,000 \Omega$ with an optimum value on the order of $4000 \Omega$. The source can be direct coupled if the DC resistances seen from Pins 2 and 3 are equal and there is no DC voltage difference between the pins. A short between

Pins 4 and 5 connects the VCO to the phase comparator. Pin 6 provides a DC reference voltage that is close to the DC potential of the demodulated output (Pin 7). Thus, if a resistance is connected between Pins 6 and 7 , the gain of the output stage can be reduced with little change in the DC voltage level at the output. This allows the lock range to be decreased with little change in the freerunning frequency. In this manner the lock range can be decreased from $\pm 60 \%$ of fo to approximately $\pm 20 \%$ of $f_{0}$ (at $\pm 6 \mathrm{~V}$ ).

A small capacitor (typically $0.001 \mu \mathrm{~F}$ ) should be connected between Pins 7 and 8 to eliminate possible oscillation in the control current source.

A single-pole loop filter is formed by the capacitor C2, connected between Pin 7 and the positive supply, and an internal resistance of approximately $3600 \Omega$.


Figure 1

## Frequency Shift Keying (FSK)

FSK refers to data transmission by means of a carrier which is shifted between two preset frequencies. This frequency shift is usually accomplished by driving a VCO with the binary data signal so that the two resulting frequencies correspond to the " 0 " to " 1 " states (commonly called space and mark) of the binary data signal.

A simple scheme using the 565 to receive FSK signals of 1070 Hz and 1270 Hz is shown in Figure 2. As the signal appears at the input, the loop locks to the input frequency and tracks it between the two frequencies with a corresponding DC shift at the output.
The loop filter capacitor $\mathrm{C}_{2}$ is chosen smaller than usual to eliminate overshoot on the output pulse, and a three-stage RC ladder filter is used to remove the carrier component from the output. The band edge of the ladder filter is chosen to be approximately half way between the maximum keying rate (in this case 300 baud or 150 Hz ) and twice the input frequency (approximately 2200 Hz ). The output signal can now be made logic compatible by connecting a voltage comparator between the output and Pin 6 of the loop. The freerunning frequency is adjusted with $R_{1}$ so as to result in a slightly-positive voltage at the output with $\mathrm{f}_{\mathrm{N}}=1070 \mathrm{~Hz}$.


Figure 3


Figure 2

The input connection is typical for cases where a DC voltage is present at the source and therefore a direct connection is not desirable. Both input terminals are returned to ground with identical resistors (in this case, the values are chosen to effect at $600 \Omega$ input impedance).

## Frequency Multiplication

There are two methods by which frequency multiplication can be achieved using the 565:

1. Locking to a harmonic of the input signal.
2. Inclusion of a digital frequency divider or counter in the loop between the VCO and phase comparator.
The first method is the simplest, and can be achieved by setting the free-running frequency of the VCO to a multiple of the input frequency. A limitation of this scheme is that the lock range decreases as successively higher and weaker harmonics are used for locking. If the input frequency is to be constant with little tracking required, the loop can generally be locked to any one of the first 5 harmonics. For higher orders of multiplication, or for cases where a large lock range is desired, the second scheme is more desirable. An example of this might be a case where the input signal varies over a wide frequency range and a large multiple of the input frequency is required.
A block diagram of the second scheme is shown in Figure 3. Here the loop is broken between the VCO and the phase comparator, and a frequency divider is inserted. The

fundamental of the divided VCO frequency is locked to the input frequency in this case, so that the VCO is actually running at a multiple of the input frequency. The amount of multiplication is determined by the frequency divider. A typical connection scheme is shown in Figure 4. To set up the circuit, the frequency limits of the input signal must be determined. The free-running frequency of the VCO is then adjusted by means of $R_{1}$ and $C_{1}$ (as discussed under FM demodulation) so that the output frequency of the divider is midway between the input frequency limits. The filter capacitor, $\mathrm{C}_{2}$, should be large enough to eliminate variations in the demodulated output voltage (at Pin 7), in order to stabilize the VCO frequency. The output can now be taken as the VCO squarewave output, and its fundamental will be the desired multiple of the input frequency ( $\mathrm{f}_{\mathrm{N}}$ ) as long as the loop is in lock.

## SCA (Background Music)

## Decoder

Some FM stations are authorized by the FCC to broadcast uninterrupted background music for commercial use. To do this, a frequency modulated subcarrier of 67 kHz is used. The frequency is chosen so as not to interfere with the normal stereo or monaural program; in addition, the level of the subcarrier is only $10 \%$ of the amplitude of the combined signal.

The SCA signal can be filtered out and demodulated with the NE565 Phase-Locked Loop without the use of any resonant circuits. A connection diagram is shown in Figure 5. This circuit also serves as an example of operation from a single power supply.

A resistive voltage divider is used to establish a bias voltage for the input (Pins 2 and 3). The demodulated (multiplex) FM signal is fed to the input through a two-stage high-pass filter, both to effect capacitive coupling and to attenuate the strong signal of the regular channel. A total signal amplitude, between 80 mV and 300 mV , is required at the input. Its source should have an impedance of less than $10,000 \Omega$.

## Phase-Locked Loop

The Phase-Locked Loop is tuned to 67 kHz with a $5000 \Omega$ potentiometer; only approximate tuning is required, since the loop will seek the signal.

The demodulated output (Pın 7) passes through a three-stage low pass filter to provide de-emphasis and attenuate the highfrequency noise which often accompanies SCA transmission. Note that no capacitor is provided directly at Pin 7, thus, the circuit is operating as a first-order loop. The demodulated output signal is in the order of 50 mV and the frequency response extends to 7 kHz


## Linear Products

## CIRCUIT DESCRIPTION OF THE NE565 PLL

The 565 is a general purpose PLL designed to operate at frequencies below 1 MHz . The loop is broken between the VCO and phase comparator to allow the insertion of a counter for frequency multiplication applications. With the 565, it is also possible to break the loop between the output of the phase comparator and the control terminal of the VCO to allow additional stages of gain or filtering. This is described later in this section.
The VCO is made up of a precision current source and a non-saturating Schmitt trigger. In operation, the current source alternately charges and discharges an external timing capacitor between two switching levels of the Schmitt trigger, which in turn controls the direction of current generated by the current source.
A simplified diagram of the VCO is shown in Figure $1 . l_{1}$ is the charging current created by the application of the control voltage $\mathrm{V}_{\mathrm{C}}$. In the initial state, $Q_{3}$ is off and the current $I_{1}$ charges capacitor $\mathrm{C}_{1}$ through the diode $\mathrm{D}_{2}$. When the voltage on $\mathrm{C}_{1}$ reaches the upper triggering threshold, the Schmitt trigger changes state and activates the transistor $\mathrm{Q}_{3}$. This provides a current sink and essentalily grounds the emitters of $Q_{1}$ and $Q_{2}$. The charging current $I_{1}$ now flows through $D_{1}, Q_{1}$ and $Q_{3}$ to ground. Since the base-emitter voltage of $Q_{2}$ is the same as that of $Q_{1}$, an equal current flows through $Q_{2}$. This discharges the capacitor $C_{1}$ until the lower triggering threshold is reached, at which point the cycle repeats itself. Because the capacitor $C_{1}$ is charged and discharged with the constant current $\mathrm{I}_{1}$, the VCO produces a triangle waveform as well as the square wave output of the Schmitt trigger.
The complete circuit for the 565 is shown in Figure 2. Transistors $Q_{1}-Q_{7}$ and diodes $D_{1}-D_{3}$ form the precision current source. The base of $Q_{1}$ is the control voltage input to the VCO. This voltage is transferred to Pin 8 where it is applied across the external resistor $R_{1}$. This develops a current through $R_{1}$ which enters Pin 8 and becomes the charging current for the VCO. With the exception of the negligible $Q_{1}$ base current, all the current that enters Pin 8 appears at the anodes of diodes $D_{2}$ and $D_{3}$. When $Q_{8}$ (controlled by the Schmitt trigger) is on, $D_{3}$ is reverse-biased and all the current flows through $\mathrm{D}_{2}$ to the duplicating current source $Q_{5}-Q_{7}, R_{2}-R_{3}$

AN183

## Circuit Description of the NE565 PLL

Application Note

and appears as the capacitor discharge current at the collector of $Q_{5}$. When $Q_{8}$ is off, the duplicating current source $Q_{5}-Q_{7}, R_{2}-R_{3}$ floats and the charging current passes through $D_{3}$ to charge $C_{1}$.
The Schmitt trigger $\left(Q_{11}, Q_{12}\right)$ is driven from the capacitor triangle waveform by the emit-ter-follower $Q_{9}$. Diodes $D_{6}-D_{9}$ prevent saturation of $Q_{11}$ and $Q_{12}$, enhancing the switching speed. The Schmitt trigger output is buffered by emitter-follower $Q_{13}$ and is brought out to Pin 4, and is also connected back to the current source by the differential amplifier $\left(Q_{14}-Q_{16}\right)$.
When operated from dual symmetrical supplies, the square wave on Pin 4 will swing between a low level of slightly ( 0.2 V ) below ground to a high level of one diode voltage drop ( 0.7 V ) below the positive supply. The triangle waveform on Pin 9 is approximately centered between the positive and negative supplies and has an amplitude of 2 V with supply voltages of $\pm 5 \mathrm{~V}$. The amplitude of the triangle waveform is directly proportional to the supply voltages.
The phase comparator is again of the doublybalanced modulator type. Transistors $Q_{20}$ and $Q_{24}$ form the signal input stage, and must be biased externally. If dual symmetrical supplies are used, it is simplest to bias $Q_{20}$ and $Q_{24}$ through external resistors to ground.

The switching stage $Q_{18}, Q_{19}, Q_{22}$ and $Q_{23}$ is driven from the Schmitt trigger via Pin 5 and $D_{11}$. Diodes $D_{12}$ and $D_{13}$ limit the phase comparator output, and differential amplifier $Q_{26}$ and $Q_{27}$ provides increased loop gain.

The loop low pass filter is formed with an external capacitor (connected to Pin 7) and the collector resistance $R_{24}$ (typically $3.6 \mathrm{k} \Omega$ ). The voltage on Pin 7 becomes the error voltage which is then connected back to the control voltage terminal of the VCO (base of $Q_{1}$ ). Pin 6 is connected to a tap on the bias resistor string and provides a reference voltage which is nominally equal to the output voltage on Pin 7. This allows differential stages to be both biased and driven by connecting them to Pins 6 and 7.
The free-running center frequency of the 565 is adjusted by means of $R_{1}$ and $C_{1}$ and is given approximately by

$$
\begin{equation*}
f_{O^{\prime}} \simeq \frac{1.2}{4 R_{1} C_{1}} \tag{1}
\end{equation*}
$$

When the phase comparator is in the limiting mode ( $\mathrm{V}_{\mathrm{IN}} \geqslant 200 \mathrm{~m} \mathrm{~V}_{\text {P-P }}$ ), the lock range can be calculated from the expression:

$$
\begin{equation*}
2 \omega_{L}=2 K_{0} K_{d} A \theta_{d} \tag{2}
\end{equation*}
$$



Figure 1. Simplified Diagram of NE565 VCO

## Circuit Description of the NE565 PLL

AN183


LD05961S
Figure 2. Circuit Diagram of 565
where $K_{o}$ is the VCO conversion gain, $K_{d}$ is the phase comparator's conversion gain, $A$ is the amplifier gaın, and $\theta_{d}$ is the maximum phase error over which the loop can remain in lock. Specific values for the terms of Equation 2 for the 565 are
$K_{d}=\frac{1.4}{\pi} \mathrm{~V} / \mathrm{rad}$
$A=1.4$
$e_{d}=\frac{\pi}{2} \mathrm{rad}$

$$
\begin{equation*}
\mathrm{K}_{\mathrm{o}}=\frac{50 \mathrm{fo}^{\prime}}{\mathrm{V}_{\mathrm{Cc}}} \frac{\mathrm{rad}}{\text { Volt-sec }} \tag{5}
\end{equation*}
$$

where $V_{C C}$ is the total supply voltage applied to the circuit.

The tracking range for the 565 then becomes:

$$
\begin{equation*}
\mathrm{f}_{\mathrm{L}} \cong \pm \frac{\omega_{\mathrm{L}}}{2 \pi} \cong \pm \frac{8 f_{\mathrm{O}}}{V_{\mathrm{CC}}} \mathrm{~Hz} \tag{7}
\end{equation*}
$$

to each side of the free-running frequency, or a total lock range of:

$$
\begin{equation*}
2 f_{\mathrm{L}} \cong \pm \frac{16 f_{\mathrm{O}}}{V_{\mathrm{CC}}} \mathrm{~Hz} \tag{8}
\end{equation*}
$$

The capture range, over which the loop can acquire lock with the input signal, is given approximately by:

$$
\begin{equation*}
2 \omega_{C} \cong 2 \sqrt{\frac{\omega_{L}}{\tau}} \tag{9}
\end{equation*}
$$

where $\omega_{\mathrm{L}}$ is the one-sided tracking range

$$
\begin{equation*}
\omega_{\mathrm{L}}=2 \pi f_{\mathrm{L}} \tag{10}
\end{equation*}
$$

and $\tau$ is the time constant of the loop filter

$$
\begin{equation*}
\tau=\mathrm{RC}_{2} \tag{11}
\end{equation*}
$$

The lock-in range can be written as:

$$
\begin{equation*}
\mathrm{f}_{\mathrm{C}} \cong \pm \frac{1}{2 \pi} \sqrt{\frac{2 \pi \mathrm{f}_{\mathrm{L}}}{\tau}}= \pm \frac{1}{2 \pi} \sqrt{\frac{32 \pi \mathrm{f}_{\mathrm{O}}^{\prime}}{\mathrm{V}_{\mathrm{CC}}}} \tag{12}
\end{equation*}
$$

to each side of the free-running frequency or a total capture range of:

$$
\begin{equation*}
\mathrm{f}_{\mathrm{C}} \cong \frac{1}{\pi} \sqrt{\frac{32 \pi \mathrm{fo}^{\prime}}{\tau \mathrm{V}_{\mathrm{CC}}}} \tag{13}
\end{equation*}
$$

This approximation works well for narrow capture ranges ( $f_{C}=1 / 3 f_{L}$ ) but becomes too large as the limiting case is approached ( $f_{C}=f_{L}$ ).

When it is desired to operate the 565 out of its limiting mode $\left(V_{\mathbb{I N}}<200 \mathrm{~m} V_{P-P}\right.$ or $\left.32 \mathrm{mV} \mathrm{V}_{\text {RMS }}\right), \mathrm{K}_{\mathrm{d}}$ can be estimated from the graph in Figure 3 for the specific input voltage antıcipated. The previous calculations for the lock and capture ranges remain valid with the new value of $K_{d}$ from the graph being used to replace the $K_{d} A$ product in Equation 2. In Figure 3, the DC amplifier gain $A$ has been included in the $K_{d}$ value.


Figure 3. Phase Comparator's Conversion Gain, $\mathbf{K}_{\mathrm{d}}$, for the 565 as a Function of Input Signal Amplitude


TC07590S

Figure 4. Narrow Bandwidth FM Demodulator Using the 565

For applications where both a narrow lock range and a large output voltage swing are required, it is necessary to inject a constant current into Pin 8 and increase the value of $\mathrm{R}_{1}$. One scheme for this is shown in Figure 4. The basis for this scheme is the fact that the output voltage controls only the current through $\mathrm{R}_{1}$, while the current through $\mathrm{Q}_{1}$ remains constant. Thus, if most of the charging current is due to $Q_{1}$ the total current can be varied only a small amount due to the small change in current through $\mathrm{R}_{1}$. Consequently, the VCO can track the input signal over a small frequency range, yet the output voltage of the loop (control voltage of the VCO) will swing its maximum value.

Diode $D_{1}$ is a Zener diode, used to allow a larger voltage drop across $R_{A}$ than would otherwise be available $D_{4}$ is a diode which should be matched to the emitter-base junction of $Q_{1}$ for temperature stability In addition, $D_{1}$ and $D_{2}$ should have the same breakdown voltages and $D_{3}$ and $D_{4}$ should be sımilar so that the voltage seen across $R_{B}$ and $R_{C}$ is the same as that seen across Pins 10 and 1 of the phase-locked loop. This causes the frequency of the loop to be insensitive to power supply variations. The free-running frequency can be found by-

$$
\begin{equation*}
f_{O^{\prime}} \simeq \frac{2 R_{B}}{\left(R_{B}+R_{C}\right) R_{A} C_{1}}+\frac{1}{4 R_{1} C_{1}} H z \tag{14}
\end{equation*}
$$

and the total range is given by:
$2 f_{L} \cong \frac{22.4 V_{D}\left(R_{B}+R_{C}\right) R_{A} f_{O^{\prime}}}{\left(\left|V_{1}\right|+\left|V_{2}\right|-V_{Z}-V_{D}\right)\left[8 R_{B} R_{1}+R_{A}\left(R_{B}+R_{C}\right)\right]} \mathrm{Hz}$
where $V_{D}$ is the forward-biased dode voltage ( $\simeq 0.7 \mathrm{~V}$ ), $\mathrm{V}_{\mathrm{Z}}$ is the zener diode breakdown voltage, $\mathrm{V}_{1}$ is the positive supply voltage, and $V_{2}$ is the negative supply voltage.
When the output excursion at Pin 7 need be only a volt or so, diodes $D_{1}, D_{2}$ and $D_{3}$ may be replaced by short circuits.
The value of $R_{1}$ can be selected to give a prescribed output voltage for a given frequency deviation

$$
\begin{equation*}
R_{1}=\frac{R_{A}\left(R_{B}+R_{C}\right) f_{O^{\prime}}}{R_{B}\left(V_{1}\left|+\left|V_{2}\right|-0.7\right) \Delta f\right.} \tag{16}
\end{equation*}
$$

where $\Delta f$ is the desired frequency deviation per volt of output
In most instances, $R_{B}$ and $R_{A}$ are chosen to be equal so that the voltage drop across them is about 200 mV . For best temperature stability, diode $D_{1}$ should be a base-collector shorted transistor of the same type as $Q_{1}$.
When the 565 is connected normally, feedback to the VCO from the phase comparator is internal That is, an amplifier makes the Pin 8 voltage track the $\operatorname{Pin} 7$ (phase comparator output) voltage. Since the capacitor $\mathrm{C}_{1}$ charge current is determined by the current through resistance $R_{1}$, the frequency is a function of the voitage at Pin 8 . It is possible, however, to bypass and swamp the internal loop amplifier so that the current into Pin 8 is no longer a function of the Pin 8 voltage but only of the Pin 7 voltage This makes a greater charge-discharge current variation possible, allowing a greater lock range Figure 5 shows such a circuit in which the $\mu \mathrm{A} 741$ operational amplifier is set for a differential
gain of 5, feeding current to Pin 8 through the $33 \mathrm{k} \Omega$ resistor (simulating a current source). Not only is the tracking range greatly expanded, but the output voltage as a function of frequency is five times greater than normal. In setting up such a circuit, the designer should keep in mind that for best frequency stability, the charge-discharge current should be in the range of 50 to $1500 \mu \mathrm{~A}$, which also specifies the Pin 8 input current range, showing that a ratio of upper to lower lock extremes of about 30 can be achieved.
Many times it would be advantageous to be able to break the feedback connection between the output (Pin 7) and the control voltage terminal $\left(Q_{1}\right)$ of the VCO. This can be easily done once it is seen that it is the current into Pin 8 which controls the VCO frequency. Replacing the external resistor $\mathrm{R}_{1}$ with a current source, such as in Figure 6, effectively breaks the internal voltage feedback connection. The current flowing into Pin 8 is now independent of the voltage on Pin 8. The output voltage (on Pin 7) can now be amplified or filtered and used to drive the current source by a scheme such as that shown in Figure 6 This scheme allows the addition of enough gain for the loop to stay in lock over a 100:1 frequency range or, conversely, to stay in lock with a precise phase difference (between input and VCO signals) which is almost independent of frequency variation. Adjustment of the voltage to the non-Inverting input of the op amp, together with a large enough loop gan allows the phase difference to be set at a constant value between $0^{\circ}$ and $180^{\circ}$. In addition, it is now possible to do special filtering to improve the performance in certain applications For in-

## Circuit Description of the NE565 PLL

stance, in frequency multiplication applications, it may be desirable to include a notch filter tuned to the sum frequency component to minimıze incidental FM without excessive reduction of capture range.


Figure 5. Expanded Lock Range Configuration for the 565


TC07611S
Figure 6. Increased Loop Gain and Lock Range for the 565

## Signetics

AN184
Typical Applications with NE565

## Application Note

## Linear Products

## FSK DEMODULATION

FSK refers to data transmission by means of a carrier which is shifted between two preset frequencies. This frequency shift is usually accomplished by driving a VCO with the binary data signal so that the two resulting frequencies correspond to the ' 0 " and " 1 '" states (commonly called space and mark) of the binary data signal

## FSK Demodulation with the 565

A simple scheme using the 565 to receive FSK signals of 1070 Hz and 1270 Hz is shown in Figure 1. As the signal appears at the input, the loop locks to the input frequency and tracks it between the two frequencies with a correspondıng DC shift at the output ( P in 7).

The loop filter capacitor $\mathrm{C}_{2}$ is chosen to set the proper overshoot on the output and a three-stage RC ladder filter is used to remove the sum frequency components. The band edge of the ladder filter is chosen to be approximately half-way between the maximum keying rate ( 300 baud or bits per second, or 150 Hz ). The free-running frequency should be adjusted (with $R_{1}$ ) so that the DC voltage level at the output is the same as that at Pin 6 of the loop. The output signal can now be made logic compatıble by connecting a voltage comparator between the output and Pin 6.

The input connection is typical for cases where a DC voltage is present at the source and, therefore, a direct connection is not desirable. Both input terminals are returned to ground with identical resistors (in this case, the values are chosen to achieve a $600 \Omega$ input impedance).
A more sophistıcated approach prımarily useful for narrow frequency deviations is shown in Figure 2. Here, a constant current is injected into Pin 8 by means of transistor $Q_{1}$. This has the effect of decreasing the lock range and increasing the output voltage sensitivity to the input frequency shift The basis for this scheme is the fact that the output voltage (control voltage for the VCO ) controls


TC07620S
Figure 1. FSK Decoder Using the 565
only the current through $\mathrm{R}_{1}$, while the current through $Q_{1}$ remains constant. Thus, if most of the capacitor charging current is due to $Q_{1}$, the current variation due to $R_{1}$ will be a small the current variation due to $R_{1}$ will be a small
percentage of the total charging current and, consequently, the total frequency deviation of the VCO will be limited to a small percentage
of the center frequency. A $0.25 \mu \mathrm{~F}$ loop filter capacitor gives approximately $30 \%$ overshoot on the output pulse, as seen in the accompanying photographs. Figure 3 shows the output of the $\mu \mathrm{A} 710$ comparator and the output of the 565 phasef-locked loop.


a. 100 Baud


OP06500S
b. 200 Baud

c. 300 Baud

Figure 3


Figure 4. SCA Decoder

## SCA Demodulator Using the 565

This application involves demodulation of a frequency-modulated subcarrier of the main channel. A popular example here is the use of the PLL to recover the SCA (Subsidiary Carrier Authorization or storecast music) signal from the combined signal of many commercial FM broadcast stations. The SCA signal is a 67 kHz frequency-modulated subcarrier which puts it above the frequency spectrum of the normal stereo or monaural FM program material. By connecting the circuit of Figure 4 to a point between the FM discriminator and the de-emphasis filter of a commercial band (home) FM receiver and tuning the receiver to a station which broadcasts an SCA signal, one can obtain hours of commercial-free background music.

## Signetics

## Linear Products

## DESCRIPTION

The NE/SE566 Function Generator is a voltage-controlled oscillator of exceptional linearity with buffered square wave and triangle wave outputs. The frequency of oscillation is determined by an external resistor and capacitor and the voltage applied to the control terminal. The oscillator can be programmed over a ten-to-one frequency range by proper selection of an external resistance and modulated over a ten-to-one range by the control voltage, with exceptional linearity.

## NE/SE566 Function Generator

## Product Specification

## FEATURES

- Wide range of operating voltage (up to 24 V ; single or dual)
- High linearity of modulation
- Highly stable center frequency (200ppm $/{ }^{\circ} \mathrm{C}$ typical)
- Highly linear triangle wave output
- Frequency programming by means of a resistor or capacitor, voltage or current
- Frequency adjustable over 10-to1 range with same capacitor


## APPLICATIONS

- Tone generators
- Frequency shift keying
- FM modulators
- Clock generators
- Signal generators
- Function generators

PIN CONFIGURATIONS


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 8-Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | NE566D |
| 14-Pin Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | NE566F |
| 8-Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE566N |
| 14-Pın Cerdip | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE566F |
| 8-Pin Plastic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE566N |

## BLOCK DIAGRAM



## EQUIVALENT SCHEMATIC



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}+$ | Maximum operatıng voltage | 26 | V |
| $\mathrm{~V}_{\text {IN }}$ | Input voltage | 3 | $\mathrm{~V}_{\text {P-P }}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operatıng ambient temperature <br> range <br> NE566 <br> SE566 | 0 to +70 <br> -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | 300 | mW |

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}= \pm 6 \mathrm{~V}$, uniess otherwise specified.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{SYMBOL} \& \multirow{2}{*}{PARAMETER} \& \multicolumn{3}{|c|}{SE566} \& \multicolumn{3}{|c|}{NE566} \& \multirow{2}{*}{UNIT} \\
\hline \& \& Min \& Typ \& Max \& Min \& Typ \& Max \& \\
\hline \multicolumn{9}{|l|}{General} \\
\hline \(\mathrm{T}_{\mathrm{A}}\) \& Operating ambient temperature range \& -55 \& \& 125 \& 0 \& \& 70 \& \({ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) \& Operating supply voltage \& \(\pm 6\) \& \& \(\pm 12\) \& \(\pm 6\) \& \& \(\pm 12\) \& \(\checkmark\) \\
\hline Icc \& Operating supply current \& \& 7 \& 12.5 \& \& 7 \& 12.5 \& mA \\
\hline \multicolumn{9}{|l|}{vCO \({ }^{1}\)} \\
\hline \(\mathrm{f}_{\text {MAX }}\) \& Maximum operating frequency \& \& 1 \& \& \& 1 \& \& MHz \\
\hline \& Frequency drift with temperature \& \& 500 \& \& \& 600 \& \& ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline \& Frequency drift with supply voltage \& \& 0.1 \& 1 \& \& 0.2 \& 2 \& \%/V \\
\hline \& Control terminal input impedance \({ }^{2}\) \& \& 1 \& \& \& 1 \& \& M \(\Omega\) \\
\hline \& FM distortion ( \(\pm 10 \%\) deviation) \& \& 0.2 \& 0.75 \& \& 0.4 \& 1.5 \& \% \\
\hline \& Maximum sweep rate \& \& 1 \& \& \& 1 \& \& MHz \\
\hline \& Sweep range \& \& 10:1 \& \& \& 10:1 \& \& \\
\hline \multicolumn{9}{|l|}{Output} \\
\hline \[
\begin{aligned}
\& t_{R} \\
\& t_{F}
\end{aligned}
\] \& \begin{tabular}{l}
Triangle wave output impedance voltage linearity \\
Square wave input impedance voltage duty Cycle Rise time Fall Time
\end{tabular} \& \begin{tabular}{l}
1.9 \\
5
45
\end{tabular} \& \[
\begin{aligned}
\& 50 \\
\& 2.4 \\
\& 0.2 \\
\& 50 \\
\& 5.4 \\
\& 50 \\
\& 20 \\
\& 50 \\
\& \hline
\end{aligned}
\] \& 55 \& 1.9

5

40 \& | 50 |
| :--- |
| 2.4 |
| 0.5 |
|  |
| 50 |
| 5.4 |
| 50 |
| 20 |
| 50 | \& 60 \& \[

$$
\begin{gathered}
\Omega \\
V_{\text {P-p }} \\
\% \\
\Omega \\
\Omega \\
V_{\text {P.P }} \\
\% \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\hline
\end{gathered}
$$
\] <br>

\hline
\end{tabular}

## NOTES:

1. The external resistance for frequency adjustment $\left(\mathrm{R}_{1}\right)$ must have a value between $2 \mathrm{k} \Omega$ and $20 \mathrm{k} \Omega$.
2. The bias voltage ( $\mathrm{V}_{\mathrm{C}}$ ) applied to the control terminal ( P 1 n 5 ) should be in the range $3 / 4 \mathrm{~V}+\leqslant \mathrm{V}_{\mathrm{C}} \leqslant \mathrm{V}+$.

## TYPICAL PERFORMANCE CHARACTERISTICS



## OPERATING INSTRUCTIONS

The NE/SE566 Function Generator is a general purpose voltage-controlled oscillator designed for highly linear freauency modulation. The circuit provides simultaneous square wave and triangle wave outputs at frequencies up to 1 MHz . A typical connection diagram is shown in Figure 1. The control terminal ( $P$ in 5) must be biased externally with a voltage $\left(\mathrm{V}_{\mathrm{C}}\right)$ in the range

$$
3 / 4 \mathrm{~V}+\leqslant \mathrm{V}_{\mathrm{C}} \leqslant \mathrm{~V}+
$$

where $V_{C C}$ is the total supply voltage in Figure 1, the control voltage is set by the voltage divider formed with $R_{2}$ and $R_{3}$. The
modulating signal is then AC coupled with the capacitor $\mathrm{C}_{2}$. The modulating signal can be direct coupled as well, if the appropriate DC bias voltage is applied to the control terminal The frequency is given approximately by

$$
f_{O}=\frac{2\left[(V+)-\left(V_{C}\right)\right]}{R_{1} C_{1} V+}
$$

and $R_{1}$ should be in the range $2 k \Omega<$ $R_{1}<20 \mathrm{k} \Omega$

A small capacitor (typically $0001 \mu \mathrm{~F}$ ) should be connected between Pins 5 and 6 to eliminate possible oscillation in the control current source

If the VCO is to be used to drive standard logic circuitry, it may be desirable to use a dual supply as shown in Figure 2 In this case the square wave output has the proper DC levels for logic circuitry. RTL can be driven directly from Pin 3. For DTL or TTL gates, which require a current sink of more than 1 mA , it is usually necessary to connect a $5 \mathrm{k} \Omega$ resistor between Pin 3 and negative supply. This increases the current sinking capability to 2 mA . The third type of interface shown uses a saturated transistor between the 566 and the logic circuitry. This scheme is used prımarily for TTL circuitry which requires a fast fall time ( $<50 \mathrm{~ns}$ ) and a large current sinking capability


## Signetics

Linear Products

AN185
Circuit Description of the NE566

## Application Note

## CIRCUIT DESCRIPTION OF THE

 566 PLLThe 566 is the voltage-controlled oscillator portion of the 565 . The basic die is the same as that of the 565 ; modified metalization is used to bring out only the VCO. The 566
circuit diagram is shown in Figure 1. Transistor $Q_{18}$ provides a buffered triangle waveform output. (The triangle waveform is available at capacitor $\mathrm{C}_{1}$ also, but any current drawn from Pin 7 will alter the duty cycle and frequency.) The square wave output is avalable from $Q_{19}$
by Pin 4 The circuit will operate at frequencies up to 1 MHz and may be programmed by the voltage applied on the control terminal (Pin 5), by injecting current into Pin 6, or by changing the value of the external resistor and capacitor ( $\mathrm{R}_{1}$ and $\mathrm{C}_{1}$ ).


## Signetics

## WAVEFORM GENERATORS

The oscillator portion of many of the PLLs can be used as a precision, voltage-controllable waveform generator. Specifically, the 566 Function Generator contains the oscillator of the 565 PLL. Most of the applications which follow are designs using the 566. Many of these designs can be modified slightly to utilize the oscillator section of the 564 if higher frequency performance is desired.

## Ramp Generators

Figure 1 shows how the 566 can be wired as a positive or negative ramp generator. In the positive ramp generator, the external transistor driven by the Pin 3 output rapidly discharges $\mathrm{C}_{1}$ at the end of the charging period so that charging can resume instantaneously. The PNP transistor of the negative ramp generator likewise rapidly charges the timing capacitor $\mathrm{C}_{1}$ at the end of the discharge period. Because the circuits are reset so

## AN186 <br> Waveform Generators With the NE566

Application Note

## Linear Products

quickly, the temperature stability of the ramp generator is excellent. The period
$T$ is $\frac{1}{2 f_{0}}$
where $f_{O}$ is the 566 free-running frequency in normal operation. Therefore,

$$
\begin{equation*}
T=\frac{1}{2 f_{O}}=\frac{R_{T} C_{1} V_{C C}}{5\left(V_{C C}-V_{C}\right)} \tag{1}
\end{equation*}
$$


where $V_{C}$ is the bias voltage at Pin 5 and $R_{T}$ is the total resistance between Pin 6 and $\mathrm{V}_{\mathrm{Cc}}$. Note that a short pulse is available at Pin 3. (Placing collector resistance in series with the external transistor collector will lengthen the pulse.)

## Sawtooth and Pulse Generator

Figure 2 shows how the Pin 3 output of the 566 can be used to provide different charge and discharge currents for $C_{1}$ so that a sawtooth output is available at Pin 4 and a pulse at Pin 3. The PNP transistor should be well saturated to preserve good temperature
stability. The charge and discharge times may be estimated by using the formula

$$
\begin{equation*}
T=\frac{R_{T} C_{1} V_{C C}}{5\left(V_{C C}-V_{C}\right)} \tag{2}
\end{equation*}
$$

where $R_{T}$ is the combined resistance between Pin 6 and $V_{\mathrm{CC}}$ for the interval considered.

## Triangle-to-Sine Converters

Conversion of triangle wave shapes to sinusoids is usually accomplished by diode-resistor shaping networks, which accurately reconstruct the sine wave segment by segment. Two simpler and less costly methods may be
used to shape the triangle waveform of the 566 into a sinusoid with less than $2 \%$ distortion.

In Figure 3, the non-linear $l_{D S} \bullet V_{D S}$ transfer characteristic of a $P$-channel junction FET is used to shape the triangle waveform.
The amplitude of the triangle waveform is critical and must be carefully adjusted to achieve a low distortion sinusoidal output. Naturally, where additional waveform accuracy is needed, the diode-resistor shaping scheme can be applied to the 566 with excellent results since it has very good output amplitude stability when operated from a regulated supply.


Figure 3. Triangle-to-Sine Converters


Figure 4. Single-Burst Tone Generator


Figure 5. Frequency-Modulated Generators

## Single-Tone Burst Generator

Figure 4 is a tone burst generator which supplies a tone for one-half second after the power supply is activated; its intended use is a communications network alert signal. Cessation of the tone is accomplished at the SCR, which shunts the timing capacitor $C_{1}$ charge current when activated. The SCR is gated on when $\mathrm{C}_{2}$ charges up to the gate voltage which occurs in 0.5 seconds. Since only $70 \mu \mathrm{~A}$ are available for triggering, the SC must be sensitive enough to trigger at this level. The triggering current can be increased,
of course, by reducing $R_{2}$ (and increasing $\mathrm{C}_{2}$ to keep the same time constant). If the tone duration must be constant under widely varying supply voltage conditions, the optional Zener diode regulator circuit can be added, along with the new value for $R_{2}, R_{2}{ }^{\prime}=82 \mathrm{k} \Omega$.
If the SCR is replaced by an NPN transistor, the tone can be switched on and off at will at the transistor base terminal.

## Low Frequency FM Generators

Figure 5 shows FM generators for low frequency (less than 0.5 MHz center frequency) applications. Each uses a 566 function gener-
ator as a modulation generator and a second 566 as the carrier generator.

Capacitor $\mathrm{C}_{1}$ selects the modulation frequency adjustment range and $\mathrm{C}_{1}{ }^{\prime}$ selects the center frequency. Capacitor $\mathrm{C}_{2}$ is a coupling capacitor which only needs to be large enough to avoid distorting the modulating waveform.

If a frequency sweep in only one direction is required, the 566 ramp generators given in this section may be used to drive the carrier generator.

## Signetics

## NE/SE567 <br> Tone Decoder/Phase-Locked Loop

## Product Specification

## Linear Products

## DESCRIPTION

The NE/SE567 tone and frequency decoder is a highly stable phase-locked loop with synchronous AM lock detection and power output circuitry. Its primary function is to drive a load whenever a sustained frequency within its detection band is present at the self-biased input. The bandwidth center frequency and output delay are independently determined by means of four external components.

## FEATURES

- Wide frequency range $(.01 \mathrm{~Hz}$ to 500 kHz )
- High stability of center frequency
- Independently controllable bandwidth (up to 14\%)
- High out-band signal and noise rejection
- Logic-compatible output with 100 mA current sinking capability
- Inherent immunity to false signals
- Frequency adjustment over a 20-to-1 range with an external resistor
- Military processing available


## APPLICATIONS

- Touch-Tone ${ }^{\circledR}$ decoding
- Carrier current remote controls
- Ultrasonic controls (remote TV, etc.)
- Communications paging
- Frequency monitoring and control
- Wireless intercom
- Precision oscillator

PIN CONFIGURATIONS


## BLOCK DIAGRAM



[^4]

Tone Decoder/Phase-Locked Loop

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 8-Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | NE567D |
| 14-Pin Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | NE567F |
| 8-Pin Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | NE567FE |
| 8-Pin Plastıc DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE567N |
| 8-Pin Plastic SO | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE567D |
| 14-Pin Cerdip | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE567F |
| 8-Pin Cerdip | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE567FE |
| 8-Pin Plastic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE567N |

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}$ | Operating temperature <br> NE567 <br> SE567 | 0 to +70 <br> -55 to +125 | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ | Operating voltage | 10 | V |
| $\mathrm{~V}+$ | Positive voltage at input | $0.5+\mathrm{V}_{\mathrm{S}}$ | V |
| $\mathrm{V}-$ | Negative voltage at input | -10 | $\mathrm{~V}_{\mathrm{DC}}$ |
| $\mathrm{V}_{\text {OUT }}$ | Output voltage (collector of output <br> transistor) | 15 | $\mathrm{~V}_{\mathrm{DC}}$ |
| $\mathrm{T}_{\mathrm{STG}}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | 300 | mW |

## Tone Decoder/Phase-Locked Loop

DC ELECTRICAL CHARACTERISTICS $V+=50 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | SE567 |  |  | NE567 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| Center frequency ${ }^{1}$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{f}_{0}$ | Highest center frequency |  |  | 500 |  |  | 500 |  | kHz |
| $f_{0}$ | Center frequency stability ${ }^{2}$ | $\begin{aligned} & -55 \text { to }+125^{\circ} \mathrm{C} \\ & 0 \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} 35 \pm 140 \\ 35 \pm 60 \end{gathered}$ |  |  |  |  | $\begin{aligned} & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| $f_{0}$ | Center frequency distribution | $\mathrm{f}_{\mathrm{O}}=100 \mathrm{kHz}=\frac{1}{11 \mathrm{R}_{1} \mathrm{C}_{1}}$ | -10 | 0 | +10 | -10 | 0 | +10 | \% |
| fo | Center frequency shift with supply voltage | $\mathrm{f}_{\mathrm{O}}=100 \mathrm{kHz}=\frac{1}{1.1 \mathrm{R}_{1} \mathrm{C}_{1}}$ |  | 0.5 | 1 |  | 0.7 | 2 | \%/V |
| Detection bandwidth |  |  |  |  |  |  |  |  |  |
| BW | Largest detection bandwidth | $\mathrm{f}_{\mathrm{O}}=100 \mathrm{kHz}=\frac{1}{11 \mathrm{R}_{1} \mathrm{C}_{1}}$ | 12 | 14 | 16 | 10 | 14 | 18 | \% of fo |
| BW | Largest detection bandwidth skew |  |  | 2 | 4 |  | 3 | 6 | \% of fo |
| BW | Largest detection bandwidth variation with temperature | $\mathrm{V}_{1}=300 \mathrm{mV} \mathrm{V}_{\text {RMS }}$ |  | $\pm 0.1$ |  |  | $\pm 0.1$ |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| BW | Largest detectionbandwidth variation with supply voltage | $\mathrm{V}_{1}=300 \mathrm{mV} \mathrm{V}_{\text {RMS }}$ |  | $\pm 2$ |  |  | $\pm 2$ |  | \%/V |
| Input |  |  |  |  |  |  |  |  |  |
| $\mathrm{R}_{\text {IN }}$ | Input resistance |  | 15 | 20 | 25 | 15 | 20 | 25 | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{1}$ | Smallest detectable input voltage ${ }^{4}$ | $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}, \mathrm{f}_{\mathrm{l}}=\mathrm{f}_{0}$ |  | 20 | 25 |  | 20 | 25 | mV RMS |
|  | Largest no-output input voltage ${ }^{4}$ | $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}, \mathrm{f}_{\mathrm{I}}=\mathrm{f}_{0}$ | 10 | 15 |  | 10 | 15 |  | $\mathrm{mV}_{\mathrm{RMS}}$ |
|  | Greatest simultaneous out-band sıgnal-to-in-band sıgnal ratıo |  |  | +6 |  |  | +6 |  | dB |
|  | Minimum input signal to wide-band noise ratıo | $\mathrm{B}_{\mathrm{n}}=140 \mathrm{kHz}$ |  | -6 |  |  | -6 |  | dB |
| Output |  |  |  |  |  |  |  |  |  |
|  | Fastest on-off cycling rate |  |  | $\mathrm{fo}_{\mathrm{O}} / 20$ |  |  | fo/20 |  |  |
|  | "1" output leakage current | $\mathrm{V}_{8}=15 \mathrm{~V}$ |  | 0.01 | 25 |  | 0.01 | 25 | $\mu \mathrm{A}$ |
|  | ' 0 " output voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=30 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 0.2 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & 0.2 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| $\mathrm{t}_{\mathrm{F}}$ | Output fall time ${ }^{3}$ | $\mathrm{R}_{\mathrm{L}}=50 \Omega$ |  | 30 |  |  | 30 |  | ns |
| $t_{R}$ | Output rise time ${ }^{3}$ | $\mathrm{R}_{\mathrm{L}}=50 \Omega$ |  | 150 |  |  | 150 |  | ns |
| General |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Operating voltage range |  | 4.75 |  | 9.0 | 4.75 |  | 9.0 | V |
|  | Supply current quiescent |  |  | 6 | 8 |  | 7 | 10 | mA |
|  | Supply current - activated | $\mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega$ |  | 11 | 13 |  | 12 | 15 | mA |
| tpD | Quescent power dissipation |  |  | 30 |  |  | 35 |  | mW |

## NOTES:

1 Frequency determining resistor $R_{1}$ should be between 2 and $20 k \Omega$
2 Applicable over 475 V to 575 V See graphs for more detailed information
3 Pin 8 to Pin 1 feedback $R_{L}$ network selected to elımınate pulsing during turn-on and turn-off
4 With $R_{2}=130 \mathrm{k} \Omega$ from Pin 1 to $V+$ See Figure 1

Tone Decoder/Phase-Locked Loop

TYPICAL PERFORMANCE CHARACTERISTICS


## Tone Decoder/Phase-Locked Loop

## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



## DESIGN FORMULAS

$$
\begin{aligned}
& \mathrm{f}_{\mathrm{O}} \cong \frac{1}{1.1 \mathrm{R}_{1} \mathrm{C}_{1}} \\
& \mathrm{BW} \simeq 1070 \sqrt{\frac{V_{1}}{\mathrm{f}_{\mathrm{O}} \mathrm{C}_{2}}} \text { in } \% \text { of } \mathrm{f}_{\mathrm{O}}, \\
& \mathrm{~V}_{1} \leqslant 200 \mathrm{mV}_{\mathrm{RMS}}
\end{aligned}
$$

Where
$\mathrm{V}_{1}=$ Input voltage ( $\mathrm{V}_{\mathrm{RMS}}$ )
$\mathrm{C}_{2}=$ Low-pass filter capacitor ( $\mu \mathrm{F}$ )

## PHASE-LOCKED LOOP TERMINOLOGY CENTER FREQUENCY (fo)

The free-running frequency of the current controlled oscillator (CCO) in the absence of an input signal.

## Detection Bandwidth (BW)

The frequency range, centered about $f_{0}$, within which an input signal above the threshold voltage (typically 20 mV RMS ) will cause a logical zero state on the output. The detection bandwidth corresponds to the loop capture range.

## Lock Range

The largest frequency range within which an input signal above the threshold voltage will hold a logical zero state on the output.

## Detection Band Skew

A measure of how well the detection band is centered about the center frequency, fo . The skew is defined as ( $f_{M A X}+f_{M I N}-2 f_{\mathrm{O}}$ )/2 $\mathrm{f}_{\mathrm{O}}$ where fmax and fmin are the frequencies corresponding to the edges of the detection band The skew can be reduced to zero if necessary by means of an optional centering adjustment.

## OPERATING INSTRUCTIONS

Figure 1 shows a typical connection diagram for the 567. For most applications, the following three-step procedure will be sufficient for choosing the external components $\mathrm{R}_{1}, \mathrm{C}_{1}, \mathrm{C}_{2}$ and $\mathrm{C}_{3}$.

1. Select $\mathrm{R}_{1}$ and $\mathrm{C}_{1}$ for the desired center frequency. For best temperature stablity, $\mathrm{R}_{1}$ should be between 2 K and 20 K ohm, and the combined temperature coefficient of the $\mathrm{R}_{1} \mathrm{C}_{1}$ product should have sufficient stability over the projected temperature range to meet the necessary requirements.

## TYPICAL RESPONSE



NOTE:
$R_{L}=100 \Omega$
Response to $\mathbf{1 0 0} \mathbf{m V}$ RMS Tone Burst


## NOTES:

$\mathrm{S} / \mathrm{N}=-6 \mathrm{~dB}$
$R_{L}=100 \Omega$
Noise Bandwidth $=140 \mathrm{~Hz}$

## Response to Same Input Tone Burst

 With Wideband Noise2. Select the low-pass capacitor, $\mathrm{C}_{2}$, by referring to the Bandwidth versus Input Signal Amplitude graph. If the input amplitude Variation is known, the appropriate value of $\mathrm{f}_{\mathrm{O}} \mathrm{C}_{2}$ necessary to give the desired bandwidth may be found. Conversely, an area of operation may be selected on this graph and the input level and $\mathrm{C}_{2}$ may be adjusted accordingly. For example, constand bandwidth operation requires that input amplitude be above 200 mVrms . The bandwidth, as noted on the graph, is then controlled solely by the $\mathrm{f}_{\mathrm{O}} \mathrm{C}_{2}$ product ( $\mathrm{fO}(\mathrm{Hz}), \mathrm{C}_{2}(\mu \mathrm{~F})$ ).
3. The value of $\mathrm{C}_{3}$ is generally non-critical. $\mathrm{C}_{3}$ sets the band edge of a low-pass filter which attenuates frequencies outside the detection band to eliminate spurious outputs. If $C_{3}$ is too small, frequencies just outside the detection band will switch the output stage on and off at the beat frequency, or the output may pulse on and off during the turn-on transient. If $\mathrm{C}_{3}$ is too large, turn-on and turn-off of the


Figure 1
output stage will be delayed until the voltage on $\mathrm{C}_{3}$ passes the threshold voltage. (Such delay may be desirable to avoid spurious outputs due to transient frequencies.) A typical minimum value for $\mathrm{C}_{3}$ is $2 \mathrm{C}_{2}$.
4. Optional resistor $R_{2}$ sets the threshold for the largest 'no output'" input voltage. A value of $130 \mathrm{k} \Omega$ is used to assure the tested limit of $10 \mathrm{mV}_{\text {RMS }} \mathrm{min}$. This resistor can be referenced to ground for increased sensitivity. The explanation can be found in the "optional controls" section which follows.

AVAILABLE OUTPUTS (Figure 2) The primary output is the uncommitted output transistor collector, Pin 8. When an in-band input signal is present, this transistor saturates; its collector voltage being less than 1.0 volt (typically 0.6 V ) at full output current $(100 \mathrm{~mA})$. The voltage at Pin 2 is the phase detector output which is a linear function of frequency over the range of 0.95 to 1.05 fo with a slope of about 20 mV per percent of frequency deviation. The average voltage at Pin 1 is, during lock, a function of the in-band input amplitude in accordance with the transfer characteristic given. Pin 5 is the controlled oscillator square wave output of magnitude $\left(+V-2 V_{B E}\right) \approx(+V-1.4 V)$ having a $D C$ average of $+V / 2$. $A 1 \mathrm{k} \Omega$ load may be driven from pin 5 . Pin 6 is an exponential triangle of $1 \mathrm{~V}_{\mathrm{P} \text {-p }}$ with an average $D C$ level of $+V / 2$. Only high impedance loads may be connected to pin 6 without affecting the CCO duty cycle or temperature stablity.

## OPERATING PRECAUTIONS

A brief review of the following precautions will help the user achieve the high level of performance of which the 567 is capable.

1. Operation in the high input level mode (above 200 mV ) will free the user from bandwidth variations due to changes in the in-band signal amplitude. The input stage is now limiting, however, so that out-band signals or high noise levels can cause an apparent bandwidth reduction as the inband signal is suppressed. Also, the limiting action will create in-band components from sub-harmonic signals, so the 567 becomes sensitive to signals at $f_{0} / 3, f_{0} / 5$, etc.
2. The 567 will lock onto signals near $(2 n+1)$ $f_{0}$, and will give an output for signals near $(4 n+1)$ fo where $n=0,1,2$, etc. Thus, signals at $5 f_{0}$ and $9 f_{O}$ can cause an unwanted output. If such signals are anticipated, they should be attenuated before reaching the 567 input.
3. Maximum immunity from noise and outband signals is afforded in the low input


Figure 2


Figure 3
level (below $200 \mathrm{mV} V_{\text {RMS }}$ ) and reduced bandwidth operating mode. However, decreased loop damping causes the worstcase lock-up tıme to increase, as shown by the Greatest Number of Cycles Before Output vs Bandwidth graph.
4. Due to the high switching speeds (20ns) associated with 567 operation, care should be taken in lead routing. Lead lengths should be kept to a minimum.

The power supply should be adequately bypassed close to the 567 with a $0.01 \mu \mathrm{~F}$ or greater capacitor; grounding paths should be carefully chosen to avoid ground loops and unwanted voltage variations. Another factor which must be considered is the effect of load energization on the power supply. For example, an incandescent lamp typically draws 10 times rated current at turn-on. This can
cause supply voltage fluctuations which could, for example, shift the detection band of narrow-band systems sufficiently to cause momentary loss of lock. The result is a lowfrequency oscillation into and out of lock. Such effects can be prevented by supplying heavy load currents from a separate supply or increasing the supply filter capacitor.

## SPEED OF OPERATION

Minimum lock-up time is related to the natural frequency of the loop. The lower it is, the longer becomes the turn-on transient. Thus, maximum operating speed is obtained when $\mathrm{C}_{2}$ is at a mınımum. When the signal is first applied, the phase may be such as to initially drive the controlled oscillator away from the incoming frequency rather than toward it. Under this condition, which is of course unpredictable, the lock-up transient is at its worst and the theoretical minımum lock-up time is not achievable. We must simply wait for the transient to die out.

The following expressions give the values of $\mathrm{C}_{2}$ and $\mathrm{C}_{3}$ which allow highest operating speeds for various band center frequencies. The minimum rate at which digital information may be detected without information loss due to the turn-on transient or output chatter is about 10 cycles per bit, corresponding to an information transfer rate of $f_{O} / 10$ baud.

$$
\begin{aligned}
& C_{2}=\frac{130}{f_{O}} \mu F \\
& C_{3}=\frac{260}{f_{O}} \mu F
\end{aligned}
$$

In cases where turn-off time can be sacrificed to achieve fast turn-on, the optional sensitivity adjustment circuit can be used to move the quiescent $\mathrm{C}_{3}$ voltage lower (closer to the threshold voltage). However, sensitivity to beat frequencies, noise and extraneous signals will be increased.

## OPTIONAL CONTROLS (Figure 3)

 The 567 has been designed so that, for most applications, no external adjustments are required. Certain applications, however, will be greatly facilitated if full advantage is taken of the added control possibilities avalable through the use of additional external components. In the diagrams given, typical values are suggested where applicable. For best results the resistors used, except where noted, should have the same temperature coefficient. Ideally, silicon diodes would be lowresistivity types, such as forward-biased tran-

Figure 4

sistor base-emmitter junctions. However, ordinary low-voltage diodes should be adequate for most applications.

## SENSITIVITY ADJUSTMENT

(Figure 3)
When operated as a very narrow-band detector (less than 8 percent), both $\mathrm{C}_{2}$ and $\mathrm{C}_{3}$ are made quite large in order to improve noise and out-band signal rejection. This will inevitably slow the response time. If, however, the output stage is biased closer to the threshold level, the turn-on time can be improved. This is accomplished by drawing additional current to terminal 1. Under this condition, the 567
will also give an output for lower-level signals ( 10 mV or lower).

By adding current to terminal 1, the output stage is biased further away from the threshold voltage. This is most useful when, to obtain maximum operating speed, $\mathrm{C}_{2}$ and $\mathrm{C}_{3}$ are made very small. Normally, frequencies just outside the detection band could cause false outputs under this condition. By desensitizing the output stage, the out-band beat notes do not feed through to the output stage. Since the input level must be somewhat greater when the output stage is made less sensitive, rejection of third harmonics or in-band harmonics (of lower frequency signals) is also improved.


Figure 6

CHATTER PREVENTION (Figure 4) Chatter occurs in the output stage when $\mathrm{C}_{3}$ is relatively small, so that the lock transient and
the AC components at the quadrature phase detector (lock detector) output cause the output stage to move through its threshold more than once. Many loads, for example lamps and relays, will not respond to the chatter. However, logic may recognize the chatter as a series of outputs. By feeding the output stage output back to its input (Pin 1) the chatter can be eliminated. Three schemes for doing this are given in Figure 4. All operate by feeding the first output step (either on or off) back to the input, pushing the input past the threshold until the transient conditions are over. It is only necessary to assure that the feedback time constant is not so large as to prevent operation at the highest anticipated speed. Although chatter can always be eliminated by making $\mathrm{C}_{3}$ large, the feedback crrcuit will enable faster operation of the 567 by allowing $\mathrm{C}_{3}$ to be kept small. Note that if the feedback time constant is made quite large, a short burst at the input frequency can be stretched into a long output pulse. This may be useful to drive, for example, stepping relays.

## DETECTION BAND CENTERING (OR SKEW) ADJUSTMENT

(Figure 5)
When it is desired to alter the location of the detection band (corresponding to the loop capture range) within the lock range, the circuits shown above can be used. By moving the detection band to one edge of the range, for example, input signal variations will expand the detection band in only one direction. This may prove useful when a strong but undesirable signal is expected on one side or the other of the center frequency. Since $\mathrm{R}_{\mathrm{B}}$ also alters the duty cycle slightly, this method may be used to obtain a precise duty cycle when the 567 is used as an oscillator.


## NOTE:

## ALTERNATE METHOD OF BANDWIDTH REDUCTION

(Figure 6)
Although a large value of $\mathrm{C}_{2}$ will reduce the bandwidth, it also reduces the loop damping so as to slow the circuit response time. This may be undesirable. Bandwidth can be reduced by reducing the loop gain. This scheme will improve damping and permit faster operation under narrow-band conditions. Note that the reduced impedance level at terminal 2 will require that a larger value of $\mathrm{C}_{2}$ be used for a given filter cutoff frequency. If more than three 567 s are to be used, the network of $\mathrm{R}_{\mathrm{B}}$ and $R_{C}$ can be eliminated and the $R_{A}$ resistors connected together. A capacitor between this junction and ground may be required to shunt high frequency components.

## OUTPUT LATCHING (Figure 7)

To latch the output on after a signal is received, it is necessary to provide a feedback resistor around the output stage (between Pins 8 and 1). Pin 1 is pulled up to unlatch the output stage.

## REDUCTION OF C1 VALUE

(Figure 8)
For precision very low-frequency applications, where the value of $C_{1}$ becomes large, an overall cost savings may be achieved by inserting a voltage-follower between the $R_{1}$ $\mathrm{C}_{1}$ junction and Pin 6, so as to allow a higher value of $R_{1}$ and a lower value of $C_{1}$ for a given frequency.

## PROGRAMMING

To change the center frequency, the value of $R_{1}$ can be changed with a mechanical or solid state switch, or additional $\mathrm{C}_{1}$ capacitors may be added by grounding them through saturating NPN transistors.

TYPICAL APPLICATIONS


Tone Decoder/Phase-Locked Loop

TYPICAL APPLICATIONS (Continued)


TYPICAL APPLICATIONS (Continued)


## Signetics

## Linear Products

AN187
Circuit Description of the NE567 Tone Decoder

Application Note

## CIRCUIT DESCRIPTION OF THE NE567 TONE DECODER

The NE567 is a PLL designed specifically for frequency sensing or tone decoding. The NE567 has a controlled oscillator, a phase comparator and a second auxiliary or quadra-ture-phase detector. In addition, however, it contains a power output stage which is driven directly by the quadrature-phase detector output. During lock, the quadrature-phase detector drives the output stage on, so the device functions as a tone decoder or frequency relay. The tone decoder free-running frequency and bandwidth are specified by the free-
running frequency and capture range of the loop portion. Since a tone decoder, by definitoon, responds to a stable frequency, the lock or tracking range is relatively unimportant except as it limits the maximum attainable capture range. The complete circuit diagram of the NE567 is shown in Figure 1.

The current-controlled oscillator is shown in simplified form in Figure 2. It provides both a square wave output and a quadrature output. The control current $I_{C}$ sweeps the oscillator $\pm 7 \%$ of the free-running frequency, which is set by external components $\mathrm{R}_{1}$ and $\mathrm{C}_{1}$.

Transistors $Q_{1}$ through $Q_{6}$ form a flip-flop which can switch Pin 5 between $V_{B E}$ and $+V$ $-V_{B E}$. Thus, the $R_{1} C_{1}$ network is driven from a square wave of $+V-2 V_{B E}$ peak-to-peak volts. On the positive portion of the square wave, $C_{1}$ is charged through $R_{1}$ until $V_{1}$ is reached. A comparator circuit driven from $\mathrm{C}_{1}$ at Pin 6 then supplies a pulse which resets the flip-flop so that Pin 5 switches to $V_{B E}$ and $C_{1}$ is discharged until $V_{2}$ is reached. A second comparator then supplies a pulse which sets the flip-flop, and $C_{1}$ resumes charging.


Figure 1. Circuit Diagram of NE567

## Circuit Description of the NE567 Tone Decoder

The total swing of the capacitor voltage, as determined by the comparator sensing voltages, is

$$
\begin{align*}
V_{1}-V_{2} & =\left(+V-2 V_{B E}\right) \\
& {\left[\frac{R_{22}+R_{23}}{R_{21}+R_{22}+R_{23}+R_{24}}\right] } \\
& =K\left(+V-2 V_{B E}\right) \tag{1}
\end{align*}
$$

Due to the excellent matching of integrated resistors, the resistor ratio K may be considered constant. Figure 3 shows the Pin 5 and

Pin 6 voltages during operation. It is obvious from the proportion that $t_{1}+t_{2}$ is independent of the magnitude of $+V$ and dependent only on the time constant $R_{1} C_{1}$ of the external components. Moreover, if $\left(\mathrm{V}_{1}+\mathrm{V}_{2}\right) / 2=+\mathrm{V} /$ 2 , then $t_{1}=t_{2}$ and the duty cycle is $50 \%$. Note that the triangular waveform is phaseshifted from the square wave.
A differential stage $\left(Q_{22}\right.$ and $\left.Q_{23}\right)$ amplifies the triangular wave with respect to $\left(V_{1}+V_{2}\right)$ / 2 to provide the quadrature output. (Due to the exponential distortion of the triangle wave, the quadrature output is actually phase-shifted about $80^{\circ}$, but no operating
compromises result from this slight deviation from true quadrature.)

One source of error in this oscillator scheme is current drawn by the comparators from the $R_{1} C_{1}$ mode. An emitter-follower, therefore, is inserted at $X$ to minimize this drain and $Q_{21}$ placed in series with $Q_{20}$ to drop the comparator sensing voltage one $V_{B E}$ to compensate for the $V_{B E}$ drop in the emitter-follower.

In order to insure that the square wave drops quickly and accurately to $V_{B E}$, an active clamp scheme is applied to the collector of $Q_{2}$. The base of $Q_{9}$ is held at $2 V_{B E}$ so that as $Q_{2}$ is turned on its base current, its collector


Figure 2. Simplified Diagram of NE567 Tone Decoder Current-Controlled Oscillator

$\ldots$ PIN 5

Figure 3. Current-Controlled Oscillator Waveshapes in the NE567
is held at $V_{B E}$. Because $Q_{2}$ and $Q_{3}$ have the same geometry and their base-emitter voltages are the same, the maximum $Q_{2}$ current, when clamped, is essentially the same as the collector current of $Q_{3}$ (as limited by $R_{5}$ ). The flip-flop was optimized for maximum switching speed to reduce frequency drift due to switching speed variations.

Current control of the frequency is achieved by making $R_{21}$ somewhat less than $R_{24}$ and restoring the proper voltage for $50 \%$ duty cycle by drawing $I_{C}$ of $100 \mu \mathrm{~A}$ for the $R_{21}, Q_{20}$ junction. When $I_{C}$ is then varied between 0 and $200 \mu \mathrm{~A}$, the frequency changes by $\pm 7 \%$. Because of the slight shift in the voltage levels $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ with $\mathrm{I}_{\mathrm{C}}$, the square wave duty cycle changes from about $47 \%$ to about $53 \%$ over the control range. To avoid drift of freerunning frequency with temperature and supply voltage changes when $I_{C} \neq 0, I_{C}$ is also made a function of $+V-2 V_{B E}$.

A doubly balanced multiplier formed by $Q_{32}$ through $Q_{37}$ (Figure 1) functions as the phase comparator. The input signal is applied to the base of $Q_{32 .}$. Transistors $Q_{34}-Q_{37}$ are driven by a square wave taken from the CCO at the collector of $\mathrm{Q}_{2}$. Phase comparator input bias is provided by three diodes, $Q_{38}$ through $Q_{40}$, connected in series, assuring good bias voltage matching from run to run. Emitter resistors $R_{26}$ and $R_{27}$, in addition to providing the necessary dynamic range at the input, help stabilize the gain over the wide temperature range.

The loop DC amplifier is formed by $Q_{51}$ and $Q_{52}$. Having a current gain of 8 , it permits even a small phase detector output to drive the CCO the full $\pm 7 \%$. Therefore, full detection bandwidth can be obtained for any inband input signal greater than about $70 \mathrm{mV}_{\text {RMs }}$. However, the main purpose of high loop gain in the tone decoder is to keep the locked phase as close to $\pi / 2$ as possible for all but the smallest input levels, since this greatly facilitates operation of the quadrature lock detector. Emitter-resistors $\mathrm{R}_{36}$ and $\mathrm{R}_{37}$ help stabilize the gain over the required temperature range. Another function of the DC amplifier is to allow a higher impedance level at the low pass filter terminal (Pin 2) so that a smaller capacitor can be used for a given loop cutoff frequency. Once again, emitter-resistors help stabilize the loop gain over the temperature range.
The quadrature-phase detector (QPD), formed by a second doubly-balanced multiplier $Q_{42}-Q_{47}$ is driven from the quadrature output ( $\mathrm{E}, \mathrm{F}$, in Figure 1) of the CCO. The signal input comes from the emitters of the input transistors $Q_{32}$ and $Q_{33}$.

The output stage, $Q_{53}$ through $Q_{62}$, compares the average QPD current in the low pass output filter $\mathrm{R}_{3} \mathrm{C}_{3}$ with a temperature-compensated current in $R_{39}$ (forming the threshold voltage $V_{t}$ ).

Since $R_{3}$ is slightly lower in value than $R_{39}$, the output stage is normally off. When the lock and the QPD current $I_{q}$ occurs, Pin 1 voltage drops below the threshold voltage $\mathrm{V}_{\mathrm{t}}$ and the output stage is energized.

The uncommitted collector (Pin 8) of the power NPN output transistor can drive both 100-200mA loads and logic elements, including TTL.

The $\mathrm{K}_{\mathrm{o}}$ conversion gain for the NE567 tone decoder is given by

$$
\begin{equation*}
K_{0}=0.44 \omega_{o^{\prime}}\left(\frac{\text { radians }}{\text { volt-sec }}\right) \tag{2}
\end{equation*}
$$

while the $K_{d}$ conversion gain depends upon the input signal level as shown in Figure 4. These parameters can be used to calculate the lock and capture range as has been illustrated previously.

The NE567 tone decoder is a specialized loop which can be setup to respond to a given tone (constant frequency) within its bandwidth. The free-running frequency is set by a resistor $R_{1}$ and capacitor $C_{1}$. The bandwidth is controlled by the low-pass filter capacitor $C_{2}$. A third capacitor $C_{3}$ integrates the output of the quadrature-phase detector (QPD) so that the DC lock-indicating component can switch the power output stage on when lock is present. The NE567 is optimized for stability and predictability of free-running frequency and bandwidth.

Two events must occur before an output is given. First, the loop portion of the NE567
must achieve lock. Second, the output capacitor $\mathrm{C}_{3}$ must charge sufficiently to activate the output stage. For minimum response time, these events must be as brief as possible.

As previously discussed, the lock tıme of a loop can be minımized by reducing the response time of the low-pass filter. Thus, $\mathrm{C}_{2}$ must be as small as possible. However, $\mathrm{C}_{2}$ also controls the bandwidth. Therefore, the response time is an inverse function of bandwidth as shown by Figure 5, reprinted from the NE567 data sheet. The upper curve denotes the expected worst-case response time when the bandwidth is controlled solely by $\mathrm{C}_{2}$ and the input amplitude is $200 \mathrm{mV}_{\mathrm{RMS}}$ or greater. The response time is given in cycles of free-running frequency. For example, a $2 \%$ bandwidth at a free-running frequency of 1000 cycles can require as long as 280 cycles ( 280 ms ) to lock when the initial phase relationship is at its worst. Figure 6 gives a typical distribution of response time versus input phase. Note that, assuming random initial input phase, only $30 / 180=1 / 6$ of the time will the lock-up time be longer than half the worst-case lock-up time. Figure 7 shows some actual measurements of lock-up time for a setup having a worst-case lock-up time of 27 cycles and a best-case lock-up time of four input cycles.
The lower curve on the graph of Figure 5 shows the worst-case lock-up time when the loop gain is reduced as a means of reducing the bandwidth (see data sheet, Alternate Method of Bandwidth Reduction). The value of $\mathrm{C}_{2}$ required for this mınimum response tıme IS

$$
\begin{equation*}
\mathrm{C}_{2(\mathrm{~min})}=\frac{130}{\mathrm{f}_{O^{\prime}}}\left[\frac{10 \mathrm{k}+\mathrm{R}_{\mathrm{A}}}{\mathrm{R}_{\mathrm{A}}}\right] \mu \mathrm{F} \tag{3}
\end{equation*}
$$

Figure 4. Phase Comparator Conversion Gain, $\mathrm{K}_{\mathrm{d}}$, for the NE567 Tone Decoder

opo3e30s
Figure 5. Greatest Number of Cycles Before Output for the NE567 Tone Decoder


Figure 6. Lock-Up Time vs Initial Phase for the NE567 Tone Decoder


OP03860S

Figure 8. Lock-Up Transient Response
for NE567 Tone Decoder

It is important to note that noise immunity and rejection of out-band tones suffer somewhat when this minimum value of $\mathrm{C}_{2}$ is used so that response time is gained at their expense. Except at very low input levels, input amplitude has only a minor effect on the lock-up time - usually negligible in comparison to the variation caused by input phase.

Lock-up transients can be displayed on a twochannel scope with case. Figure 8 shows the display which results. The top trace shows the square wave which either gates the input generator signal off and on (or shifts the frequency in and out of the band if you have a generator which has a frequency control input only). The lower trace shows the voltage at Pin 2, the low-pass filter voltage. The input frequency is offset slightly from the freerunning frequency so that the locked and unlocked voltages are different. It is apparent
that, while the $\mathrm{C}_{2}$ decay during unlock is always the same, the lock transient is different each time.
This is because the turn-on repetition rate is such that a different initial phase relationship occurs with each appearance of the in-band signal. It is tempting to adjust the repetition rate so that a fast, constant lock-up transient is displayed. However, in doing so, a favorable initial phase is created that is not present in actual operation. On the contrary, it is most realistic to adjust the repetition rate so that the longest lock-up time is displayed, such as the fifth lock transient shows. Once this display is achieved, the effect of various adjustments in $\mathrm{C}_{2}$ or input amplitude is seen. However, the repetition rate must be readjusted for worst-case lock-up after each such change.

Once lock is achieved, the quadrature-phase detector output at Pin 1 is integrated by $\mathrm{C}_{3}$ to extract the DC component. As $\mathrm{C}_{3}$ charges from its quiescent value $\mathrm{V}_{\mathrm{q}}$ (see Figure 9) to its final value $\left(\mathrm{V}_{\mathrm{q}} \cdot \Delta \mathrm{V}\right)$, it passes through the output stage threshold, turning it on. The total voltage change is a function of input amplitude. Since the unadjusted $V_{q}$ is very close (within 50 mV ) to $\mathrm{V}_{\mathrm{t}}$, the output stage turns on very soon after lock. Only a small fraction of the output stage time constant ( $\tau=4700 \mathrm{C}_{3}$ ) expires before $V_{t}$ is crossed so that $C_{3}$ does not greatly influence the response time. However, as shown in Figure 9a, the turn-off delay time can be quite long when $\mathrm{C}_{3}$ is large. Figure $9 b$ shows how desensitizing the output stage by connecting a high-value resistor between Pin 1 and Pin 4 (positive supply voltage) can equalize the turn-on and turn-off time. If turn-off delay is important in the

a. $\mathbf{V}_{\mathbf{q}}$ Slightly Greater Than $\mathbf{V}_{\mathbf{t}}$


WF15190S

## b. $\mathbf{V}_{\mathbf{q}}$ Much Greater Than $\mathbf{V}_{\mathbf{t}}$

Figure 9. Effect of Threshold Voltage Adjustment on Tone Decoder Turn-On and Turn-Off Delay
overall response tıme, then desensitizing can reduce the total delay.

But why not make $C_{3}$ very small so that these delays can be totally neglected? The problem here is that the QPD output has a large second harmonic component of the freerunning frequency that must be filtered out. Also, noise, out-band signals, and difference frequencies formed by close out-band frequencies beating with the VCO frequency appear at the QPD output. All these must be attenuated by $\mathrm{C}_{3}$ or the output stage will chatter on and off as the threshold is approached. The more noisy the input signal and the larger the near-band signals, the greater $C_{3}$ must be to reject them. Thus, there is a complicated relationship between the input spectrum and the size of $\mathrm{C}_{3}$. What
must be done, then, is to make $\mathrm{C}_{3}$ more than sufficient for proper operation (no false outputs or missed signals) under actual operating conditions and then reduce its value in small steps until either the required response time is obtained or operation becomes unsatisfactory.
In setting up the tone decoder for maximum speed, it is best to proceed as follows:
a. After the center frequency has been set, adjust $\mathrm{C}_{2}$ to give the desired bandwidth or, if the graph of response time in cycles (Figure 7) suggests that worst-case lockup time will be too long, incorporate the loop gain reduction scheme as an alternate means of bandwidth reduction (see data sheet).
b. Check lock-up time by observing the waveform at Pin 2 while pulsing the input signal on and off (or in and out of the band when a FM generator is used). Adjust repetition rate to reveal worst lockup time.
c. Starting with a large value of $C_{3}$ (say 10 $\mathrm{C}_{2}$ ), reduce it as much as possible in steps while monitoring the output to be certain that no false outputs or missed signals occur. The full input spectrum should be used for this test. Ignore brief transients or chatter during turn-on and turn-off as they can be eliminated with the chatter prevention feedback technique described in the data sheet.
d. Use the desensitizing technique, also described in the data sheet, to balance turn-on and turn-off delay.
e. Apply the chatter prevention technique to clean up the output.

If this procedure results in a worst-case response time that is too slow, the following suggestions may be considered:
a. Relax the bandwidth requirement.
b. Operate the entire system at higher frequency when this option is available.
c. Use two tone decoders operatıng at slightly different frequencies and OR the outputs. This will reduce the statistical occurrence of the worst-case lock-up time so that excessive lock-up time occurs. For example, if the lock-up time is marginal $10 \%$ of the time with one unit, it will drop to $1 \%$ with two units.
d. Control the in-band input amplitude to stabilize the bandwidth, set up two tone decoders for maximum bandwidth, and overlap the detection bands to make the desired frequency range equal to the overlap. Since both tone decoders are on only when a tone appears within the overlap range, the outputs can be ANDed to provide the desired selectivity.
e. If the system design permits, send the tone to be detected continuously at a low level (say 25 mV RMs) to keep the loop in lock at all times. The output stage, slightly desensitized, can then be gated on as required by increasing the signal amplitude during the on time. Naturally, the signal phase should be maintained as the amplitude is changed. This scheme is extremely fast, allowing repetition rates as fast as $1 / 3$ to $1 / 2$ the free-running frequency when $C_{3}$ is small. This is equivalent to ASK (amplitude shift keying).

## Application Note

## Linear Products

## Touch-Tone ${ }^{\circledR}$ Decoder

Touch-Tone ${ }^{\circledR}$ decoding is of great interest since all sorts of remote control applications are possible if you make use of the encoder (the pushbutton dial) that will ultimately be part of every phone. A low cost decoder can be made as shown in Figure 1. Seven 567 tone decoders, their inputs connected in common to a phone line or acoustical coupler, drive three integrated NOR gate packages. Each tone decoder is tuned, by means of $R_{1}$ and $C_{1}$, to one of the seven tones. The $\mathrm{R}_{2}$ resistor reduces the bandwidth to about $8 \%$ at 100 mV and $5 \%$ at $50 \mathrm{mV}_{\text {RMs. }}$. Capacitor $\mathrm{C}_{4}$ decouples the seven units. The seven $\mathrm{R}_{2}$ resistors and capacitor $\mathrm{C}_{4}$ can be eliminated at the expense of a somewhat slower response at low input voltages ( 50 to $100 \mathrm{mV}_{\mathrm{RMS}}$ ). The bandwidth can be controlled in the normal manner by selecting $\mathrm{C}_{2}$ to be $4.7 \mu \mathrm{~F}$ for the three lower frequencies and $2.2 \mu \mathrm{~F}$ for the four higher frequencies.
The only unusual feature of this circuit is the means of bandwidth reduction using the $\mathrm{R}_{2}$ resistors. An external resistor $R_{A}$ can be used to reduce the loop gain and, therefore, the bandwidth. Resistor $\mathrm{R}_{2}$ serves the same function as $R_{A}$ except that instead of going to a voltage divider for DC bias, it goes to a common point with the six other $R_{2}$ resistors. In effect, the five 567s which are not being activated during the decoding process serve as bias voltage sources for the $R_{2}$ resistors of the two NE567s which are being activated. Capacitor $\mathrm{C}_{4}$ decouples the $A C$ currents at the common point.

## TONE DECODER APPLICATIONS

 (NE567)The NE567 is a special purpose PLL intended solely for use as a tone decoder. It contains a complete PLL including VCO, phase comparator, and amplifier as well as a quadraturephase detector of multiplier. If the signal amplitude at the lock frequency is above a minimal value, the driver amplifier turns on, driving a load with as much as 200 mA . Thus the 567 gives an output whenever an in-band tone is present. The 567 is optimized for both free-running frequency and bandwidth stability.


Figure 1. Low Cost Touch-Tone ${ }^{\circledR}$ Decoder

a. NORing Outputs Together


TC07762s
b. Disabling the Second Decoder Until Enabled by the First

## Decoder (Plocking) Power to the Second

Figure 2. Detection of Two Simultaneous or Sequential Tones

## Dual-Tone Decoder

Two 567 tone decoders connected as shown in Figure 2a permit decoding of simultaneous or sequential tones. Both units must be on before an output is given. $\mathrm{R}_{1} \mathrm{C}_{1}$ and $\mathrm{R}_{1}{ }^{\prime} \mathrm{C}_{1}{ }^{\prime}$ are chosen respectively for tones 1 and 2 . If sequential tones (tone 1 followed by tone 2) are to be decoded, then $\mathrm{C}_{3}$ is made very large to delay turn off of unit 1 until unit 2 has turned on and the NOR gate is activated.

Note that the wrong sequence (tone 2 followed by tone 1) will not provide an output since unit 2 will turn off before unit 1 comes on. Figure 2 b shows a circuit variation which eliminates the NOR gate. The output is taken from unit 2, but the unit 2 output stage is biased off by $R_{L 1}$ and $D_{1}$ until activated by tone 1. A further variation is given in Figure 2c. Here, unit 2 is turned on by the unit 1 output when tone 1 appears, reducing the
standby power to half. Thus, when unit 2 is on, tone 1 is or was present. If tone 2 is now present, unit 2 comes on also and an output is given. Since a transient output pulse may appear during unit 1 turn on, even if tone 2 is not present, the load must be slow in response to avoid a false output due to tone 1 alone.

## High-Speed, Narrow-Band Tone Decoder

The circuit of Figure 2a may be used to obtain a fast, narrow-band tone decoder. The detection bandwidth is achieved by overlapping the detection bands of the two tone decoders. Thus, only a tone within the overlap portion will result in an output. The input amplitude should be greater than 70 mV RMS at all times to prevent detection band shrinkage and $\mathrm{C}_{2}$ should be between 130/fo and 1300/fo $\mu \mathrm{F}$ where $f_{0}$ is the nominal detection frequency. The small value of $\mathrm{C}_{2}$ allows operation at the maximum speed so that worst-case output delay is only about 14 cycles.

## Low-Cost Frequency Indicator

Figure 3 shows how two tone decoders set up with overlapping detection bands can be used for a go/no-go frequency meter. Unit 1 is set $6 \%$ above the desired sensing frequency and unit 2 is at $6 \%$ below the desired frequency. Now, if the incoming frequency is within $13 \%$ of the desired frequency, either unit 1 or unit 2 will give an output. If both units are on, it means that the incoming frequency is within $1 \%$ of the desired frequency. Three light bulbs and a transistor allow low cost read-out.

## Phase Modulator

If a phase-locked loop is locked onto a signal at the free-running frequency, the phase of the VCO will be $90^{\circ}$ with respect to the input signal. If a current is injected into the VCO terminal (the low-pass filter output), the phase will shift sufficiently to develop an opposing average current out of the phase comparator so that the VCO voltage is constant and lock is maintained. When the input signal amplitude is low enough so that the loop frequency swing is limited by the phase comparator output rather than the VCO swing, the phase can be modulated over the full range of 0 to $180^{\circ}$. If the input signal is a square wave, the phase will be a linear function of the injected current.

A block diagram of the phase modulator is given in Figure 4a. The conversion factor K is a function of which loop is used, as well as the input square wave amplitude. Figure 4b shows an implementation of this circuit using the 567 .


TC07780S
Figure 3. Low Cost Frequency Detector With Lamp Readout


## Signetics

## Preliminary Specification

## Linear Products

## DESCRIPTION

The NE568 is a monolithic phase-locked loop (PLL) which operates from 1 Hz to frequencies in excess of 150 MHz . The integrated circuit consists of a limiting amplifier, a current-controlled oscillator (ICO), a phase detector, a level shift circuit, V/I and I/V converters, an output buffer, and bias circuitry with temperature and frequency compensating characteristics. The design of the NE568 is particularly well-suited for demodulation of FM signals with extremely large deviation in systems which require a highly linear output. In satellite receiver applications with a 70 MHz IF, the NE568 will demodulate $\pm 20 \%$ deviations with less than $1.0 \%$ typical non-linearity. In addition to high linearity, the circuit has a loop filter which can be configured with series or shunt elements to optimize loop dynamic performance. The NE568 is available in 20 -pin dual in-line and 20pin SO (surface-mounted) plastic packages.

## FEATURES

- Operation to 150 MHz
- High linearity buffered output
- Series or shunt loop filter component capability
- Temperature compensated

APPLICATIONS

- Satellite receivers
- Fiber-optic video links
- VHF FSK demodulators
- Clock recovery

PIN CONFIGURATION


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 20-Pin Plastic SOL Package | 0 to $+70^{\circ} \mathrm{C}$ | NE568D |
| $20-$ Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE568N |

## BLOCK DIAGRAM



BD09501s

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air ambient temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction temperature | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| P $_{\text {DMAX }}$ | Maxımum power dıssipation | 500 | mW |

## ELECTRICAL <br> CHARACTERISTICS

The electrical characteristics listed below are actual tests (unless otherwise stated) per-
formed on each device with an automatic IC tester prior to shipment. Performance of the device in automated test setup is not necessarily optimum. The NE568 is layout-sensitive.

Evaluation of performance for correlation to the data sheet should be done with the circuit and layout of Figures 1-3 with the evaluation unit soldered in place. (Do not use a socket!)

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{O}}=70 \mathrm{MHz}$, Test Circuit Figure $1, \mathrm{f}_{\mathrm{IN}}=-20 \mathrm{dBm}, \mathrm{R}_{4}=0 \Omega$ (ground), unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.75 | 5 | 5.25 | V |
| ICC | Supply current |  |  | 60 | 75 | mA |

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| fosc | Maximum oscillator operating frequency ${ }^{3}$ |  | 150 |  |  | MHz |
|  | Input signal level |  | $\begin{gathered} 50 \\ -20^{1} \end{gathered}$ |  | $\begin{aligned} & 2000 \\ & +10 \end{aligned}$ | mV P-p dBm |
| BW | Demodulated bandwidth |  |  | $\mathrm{fo}_{0} / 7$ |  | MHz |
|  | Non-linearity ${ }^{5}$ | Dev $= \pm 20 \%$, Input $=-20 \mathrm{dBm}$ |  | 1.0 | 4.0 | \% |
|  | Lock range ${ }^{2}$ | Input $=-20 \mathrm{dBm}$ | $\pm 25$ | $\pm 35$ |  | \% of fo |
|  | Capture range ${ }^{2}$ | Input $=-20 \mathrm{dBm}$ | $\pm 20$ | $\pm 30$ |  | \% of fo |
|  | TC of fo | Figure 1 |  | 100 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\text {IN }}$ | Input resistance ${ }^{4}$ |  | 1 |  |  | $\mathrm{k} \Omega$ |
|  | Output impedance |  |  | 6 |  | $\Omega$ |
|  | Demodulated $\mathrm{V}_{\text {OUT }}$ | Dev $= \pm 20 \%$ of fo measured at Pin 14 | 0.40 | 0.52 |  | $V_{\text {P-P }}$ |
|  | AM rejection | $\begin{aligned} & V_{\mathrm{IN}}=-20 \mathrm{dBm}(30 \% \mathrm{AM}) \\ & \text { referred to } \pm 20 \% \text { deviation } \end{aligned}$ |  | 50 |  | dB |
| fo | Distribution ${ }^{6}$ | $\begin{gathered} \text { Centered at } 70 \mathrm{MHz}, \mathrm{R}_{2}=1.2 \mathrm{k} \Omega, \\ \mathrm{C}_{2}=17 \mathrm{pF}, \mathrm{R}_{4}=0 \Omega \\ \left(\mathrm{C}_{2}+\mathrm{C}_{\text {STRAY }}=20 \mathrm{pF}\right) \end{gathered}$ | -15 | 0 | +15 | \% |
| fo | Drift with supply | 4.75 V to 5.25 V |  | 1 |  | \%/V |

## NOTES:

1 Signal level to assure all published parameters. Device will continue to function at lower levels with varying performance.
2. Limits are set symmetrical to fo. Actual characteristics may have asymmetry beyond the specified limits.
3. Not $100 \%$ tested, but guaranteed by design
4. Input impedance depends on package and layout capacitance See Figures 4 and 5
5. Linearity is tested with incremental changes in input frequency and measurement of the DC output voltage at Pin 14 (VOUT) Nonlinearity is then calculated from a straight line over the deviation range specified.
6. Free-running frequency is measured as feedthrough to Pin 14 (VOUT) with no input signal applied.


Figure 1. Test and Application Circuit

## FUNCTIONAL DESCRIPTION

The NE568 is a high-performance phaselocked loop (PLL). The circuit consists of conventional PLL elements, with special circuitry for linearized demodulated output, and high-frequency performance. The process used has NPN transistors with $\mathrm{f}_{\mathrm{T}}>6 \mathrm{GHz}$. The high gain and bandwidth of these transistors make careful attention to layout and bypass critical for optimum performance. The performance of the PLL cannot be evaluated independent of the layout. The use of the application layout in this data sheet and surface-mount capacitors are highly recommended as a starting point.

The input to the PLL is through a limiting amplifier with a gain of 200 . The input of this amplifier is differential (Pins 10 and 11). For single-ended applications, the input must be coupled through a DC-blocking capacitor with low impedance at the frequency of interest. The single-ended input is normally applied to Pin 11 with Pin 10 AC-bypassed with a lowimpedance capacitor. The input impedance is characteristically slightly above $500 \Omega$. Impedance match is not necessary, but loading the signal source should be avoided. When the source is 50 or $75 \Omega$, a DC-blocking capacitor is usually all that is needed.
Input amplification is low enough to assure reasonable response time in the case of large signals, but high enough for good AM rejection. After amplification, the input signal drives one port of a multiplier-cell phase detector. The other port is driven by the current-controlled oscillator (ICO). The output of the phase comparator is a voltage proportional to the phase difference of the input and

ICO signals. The error signal is filtered with a low-pass filter to provide a DC-correction voltage, and this voltage is converted to a current which is applied to the ICO, shifting the frequency in the direction which causes the input and ICO to have a $90^{\circ}$ phase relationship.

The oscillator is a current-controlled multivibrator. The current control affects the charge/ discharge rate of the timing capacitor. It is common for this type of oscillator to be referred to as a voltage-controlled oscillator (VCO), because the output of the phase comparator and the loop filter is a voltage. To control the frequency of an integrated ICO multivibrator, the control signal must be conditioned by a voltage-to-current converter. In the NE568, special circuitry predistorts the control signal to make the change in frequency a linear function over a large controlvoltage range.

The free-running frequency of the oscillator depends on the value of the timing capacitor connected between Pins 4 and 5. The value of the timing capacitor depends on internal resistive components and current sources. When $R_{2}=1.2 \mathrm{k} \Omega$ and $R_{4}=0 \Omega$, a very close approximation of the correct capacitor value is:

$$
C^{*}=\frac{0.0014}{f_{0}} \mathrm{~F}
$$

where

$$
C^{*}=C_{2}+C_{\text {StRAY }} .
$$

The temperature-compensation resistor, $\mathrm{R}_{4}$, affects the actual value of capacitance. This equation is normalized to 70 MHz . See Figure 6 for correction factors.

The loop filter determines the dynamic characteristics of the loop. In most PLLs, the phase detector outputs are internally connected to the ICO inputs. The NE568 was designed with filter output to input connections from Pins 20 ( $\phi$ DET) to 17 (ICO), and Pins 19 ( $\phi$ DET) to 18 (ICO) external. This allows the use of both series and shunt loopfilter elements. The loop constants are:

$$
\begin{aligned}
& \mathrm{K}_{\mathrm{D}}=0.127 \mathrm{~V} / \text { Radian }(\text { Phase Detector } \\
& \text { Constant) } \\
& \mathrm{K}_{\mathrm{O}}=4.2 \times 10^{9} \frac{\text { Radians }}{\text { V-sec }} \text { (ICO Constant) }
\end{aligned}
$$

The loop filter determines the general characteristics of the loop. Capacitors $\mathrm{C}_{9}, \mathrm{C}_{10}$, and resistor $\mathrm{R}_{1}$, control the transient output of the phase detector. Capacitor $\mathrm{C}_{9}$ suppresses 70 MHz feedthrough by interaction with $100 \Omega$ load resistors internal to the phase detector.

$$
C_{9}=\frac{1}{2 \pi(50)\left(f_{O}\right)} F
$$

At 70 MHz , the calculated value is 45 pF . Empirical results with the test and application board were improved when a 56 pF capacitor was used.

The natural frequency for the loop filter is set by $\mathrm{C}_{10}$ and $\mathrm{R}_{1}$. If the center frequency of the loop is 70 MHz and the full demodulated bandwidth is desired, i.e., $\mathrm{f}_{\mathrm{BW}}=\mathrm{f}_{\mathrm{O}} / 7$ $=10 \mathrm{MHz}$, and a value for $R_{1}$ is chosen, the value of $\mathrm{C}_{10}$ can be calculated.

$$
C_{10}=\frac{1}{2 \pi R_{1} f_{B W}} F
$$

PARTS LIST AND LAYOUT 70MHz APPLICATION NE568D

| $\mathrm{C}_{1}$ | 100 nF | $\pm 10 \%$ | Ceramıc chip | 1206 |
| :--- | :---: | :---: | :--- | :---: |
| $\mathrm{C}_{2}{ }^{1}$ | 18 pF | $\pm 2 \%$ | Ceramic chip | 0805 |
| $\mathrm{C}_{2}{ }^{2}$ | 34 pF | $\pm 2 \%$ | Ceramıc OR chip |  |
| $\mathrm{C}_{3}$ | 100 nF | $\pm 10 \%$ | Ceramic chip | 1206 |
| $\mathrm{C}_{4}$ | 100 nF | $\pm 10 \%$ | Ceramic chip | 1206 |
| $\mathrm{C}_{5}$ | $6.8 \mu \mathrm{~F}$ | $\pm 10 \%$ | Tantalum | 35 V |
| $\mathrm{C}_{6}$ | 100 nF | $\pm 10 \%$ | Ceramıc chip | 1206 |
| $\mathrm{C}_{7}$ | 100 nF | $\pm 10 \%$ | Ceramic chip | 1206 |
| $\mathrm{C}_{8}$ | 100 nF | $\pm 10 \%$ | Ceramıc chip | 1206 |
| $\mathrm{C}_{9}$ | 56 pF | $\pm 2 \%$ | Ceramıc chip | 0805 or 1206 |
| $\mathrm{C}_{10}$ | 560 pF | $\pm 2 \%$ | Ceramıc chip | 0805 or 1206 |
| $\mathrm{C}_{11}$ | 47 pF | $\pm 2 \%$ | Ceramic chip | 0805 or 1206 |
| $\mathrm{C}_{12}$ | 100 nF | $\pm 10 \%$ | Ceramic chip | 1206 |
| $\mathrm{C}_{13}$ | 100 nF | $\pm 10 \%$ | Ceramıc chip | 1206 |
| $\mathrm{R}_{1}$ | $27 \Omega$ | $\pm 10 \%$ | Chip | $1 / 8 \mathrm{~W}$ |
| $\mathrm{R}_{2}$ | $1.2 \mathrm{k} \Omega$ |  | Trim pot | $1 / 8 \mathrm{~W}$ |
| $\mathrm{R}_{3}{ }^{3}$ | $43 \Omega$ | $\pm 10 \%$ | Chip | $1 / 8 \mathrm{~W}$ |
| $\mathrm{R}_{4}{ }^{4}$ | $4.7 \mathrm{k} \Omega$ | $\pm 10 \%$ | Chip | $1 / 8 \mathrm{~W}$ |
| $\mathrm{R}_{5}{ }^{3}$ | $50 \Omega$ | $\pm 10 \%$ | Chip | $1 / 8 \mathrm{~W}$ |
| $\mathrm{RFC}_{1}{ }^{5}$ | $10 \mu \mathrm{H}$ | $\pm 10 \%$ | Surface mount |  |
| $\mathrm{RFC}_{2}{ }^{5}$ | $10 \mu \mathrm{H}$ | $\pm 10 \%$ | Surface mount |  |

## NOTES:

1. $\mathrm{C}_{2}+\mathrm{C}_{\text {STRAY }}=20 \mathrm{pF}$
2. $\mathrm{C}_{2}+\mathrm{C}_{\text {STRAY }}=36 \mathrm{pF}$ for temperature-compensated configuration with $\mathrm{R}_{4}=47 \mathrm{k} \Omega$
3. For $50 \Omega$ setup. $R_{1}=62 \Omega, R_{3}=62 \Omega, R_{5}=75 \Omega$ for $75 \Omega$ application.

4 For test configuration $\mathrm{R}_{4}=0 \Omega$ (GND) and $\mathrm{C}_{2}=18 \mathrm{pF}$.
$50 \Omega$ chip resistors (jumpers) may be substituted with minor degradation of performance

For the test circuit, $R_{1}$ was chosen to be $27 \Omega$. The calculated value of $\mathrm{C}_{10}$ is 590 pF ; 560 pF was chosen as a production value. (In actual satellite receiver applications, improved video with low carrier/noise has been observed with a wider loop-filter bandwidth.)

A typical application of the NE568 is demodulation of FM signals. In this mode of operation, a second single-pole filter is available at Pin 15 to minimize high frequency feedthrough to the output. The roll-off frequency is set by an internal resistor of $350 \Omega \pm 20 \%$, and an external capacitor from Pin 15 to ground. The value of the capacitor is:

$$
\mathrm{C} 11=\frac{1}{2 \pi(350) \mathrm{f}_{\mathrm{BW}}} \mathrm{~F}
$$

Two final components complete the active part of the circuitry. A resistor from Pin 12 to ground sets the temperature stability of the circuit, and a potentiometer from Pin 16 to ground permits fine tuning of the free-running oscillator frequency. The Pin 16 potentiometer is normally $1.2 \mathrm{k} \Omega$. Adjusting this resistance controls current sources which affect the charge and discharge rates of the timing capacitor and, thus, the frequency. The value of the temperature stability resistor is chosen from the graph in Figure 6; the respective timing capacitor needs to be changed.

The final consideration is bypass capacitors for the supply lines. The capacitors should be ceramic chips, preferably surface-mount types. They must be kept very close to the device. The capacitors from Pins 8 and 9 return to $\mathrm{V}_{\mathrm{CC}}$ before being bypassed with a separate capacitor to ground. This assures that no differential loops are created which might cause instability. The layouts for the test circuits are recommended.


PARTS LIST AND LAYOUT 70MHz APPLICATION NE568N

| $\mathrm{C}_{1}$ | 100nF | $\pm 10 \%$ | Ceramic chip | 50 V |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{2}{ }^{1}$ | 17pF | $\pm 2 \%$ | Ceramic OR chip | 50 V |
| $\mathrm{C}_{2}{ }^{2}$ | 34 pF | $\pm 2 \%$ | Ceramic chip | 0805 |
| $\mathrm{C}_{3}$ | 100nF | $\pm 10 \%$ | Ceramic chip | 50 V |
| $\mathrm{C}_{4}$ | 100nF | $\pm 10 \%$ | Ceramic chip | 50 V |
| $\mathrm{C}_{5}$ | $6.8 \mu \mathrm{~F}$ | $\pm 10 \%$ | Tantalum | 35 V |
| $\mathrm{C}_{6}$ | 100 nF | $\pm 10 \%$ | Ceramic OR chip | 50 V |
| $\mathrm{C}_{7}$ | 100nF | $\pm 10 \%$ | Ceramic chip | 50 V |
| $\mathrm{C}_{8}$ | 100 nF | $\pm 10 \%$ | Ceramic chip | 50 V |
| $\mathrm{C}_{9}$ | 56 pF | $\pm 2 \%$ | Ceramic chip | 50 V |
| $\mathrm{C}_{10}$ | 560pF | $\pm 2 \%$ | Ceramic chip | 50 V |
| $\mathrm{C}_{11}$ | 47pF | $\pm 2 \%$ | Ceramic OR chip | 50 V |
| $\mathrm{C}_{12}$ | 100 nF | $\pm 10 \%$ | Ceramıc OR chip | 50 V |
| $\mathrm{C}_{13}$ | 100 nF | $\pm 10 \%$ | Ceramic OR chip | 50 V |
| $\mathrm{R}_{1}$ | $27 \Omega$ | $\pm 10 \%$ | Carbon | $1 / 4 \mathrm{~W}$ |
| $\mathrm{R}_{2}$ | $1.2 \mathrm{k} \Omega$ |  | Trim pot |  |
| $\mathrm{R}_{3}{ }^{3}$ | $43 \Omega$ | $\pm 10 \%$ | Carbon | $1 / 4 \mathrm{~W}$ |
| $\mathrm{R}_{4}{ }^{4}$ | $4.7 \mathrm{k} \Omega$ | $\pm 10 \%$ | Carbon | $1 / 4 \mathrm{~W}$ |
| $\mathrm{R}_{5}{ }^{3}$ | $50 \Omega$ | $\pm 10 \%$ | Carbon | 1/4W |
| $\mathrm{RFC}_{1}$ | $10 \mu \mathrm{H}$ | $\pm 10 \%$ |  |  |
| $\mathrm{RFC}_{2}$ | $10 \mu \mathrm{H}$ | $\pm 10 \%$ |  |  |

## NOTES:

1. $\mathrm{C}_{2}+C_{S T R A Y}=20 \mathrm{pF}$ for test configuration with $\mathrm{R}_{4}=0 \Omega$.
2. $\mathrm{C}_{2}=34 \mathrm{pF}$ for temperature-compensated configuration with $\mathrm{R}_{4}=4.7 \mathrm{k} \Omega$
3. For $50 \Omega$ setup $R_{1}=62 \Omega, R_{3}=75 \Omega$ for $75 \Omega$ applications
4. For test configuration $R_{4}=0 \Omega$ (GND) and $C_{2}=17 \mathrm{pF}$.



DF07760S
b. Solder Side of Board and Chip Capacitors

## NOTES:

1. Board is laid out for King BNC Connector P/N KC-79-243-M06 or equivalent mounted on the component side of the board

2 Component side and solder side ground planes must be connected at 8 points minımum
Figure 3

150MHz Phase-Locked Loop


Figure 4. NE568 Input Impedance with CP = 0.5pF 20-Pin SO Package



71.64 69.71 $67.2664 .5462 .0859 .70 \quad 57.5555 .53$ $\mathrm{Icc}^{(\mathrm{mA})}$
-27.33-27.44-27.56-27.83-28.10-28.50-28.97-29.48 $\mathrm{V}_{\mathrm{co}}$ LEVEL (dBm)

OP18010S
Figure 7. Typical VCO Frequency vs $\mathbf{R}_{\mathbf{2}}$ Adjustment


OP17060S

Figure 8. Typical Output Linearity

## Signetics

## Linear Products

## APPLICATIONS

The following circuits will illustrate some of the wide variety of applications for the NE570.

## BASIC EXPANDOR

Figure 1 shows how the circuit would be hooked up for use as an expandor. Both the rectifier and $\Delta G$ cell inputs are tied to $\mathrm{V}_{\mathrm{IN}}$ so that the gain is proportional to the average value of $\left(\mathrm{V}_{\mathrm{IN}}\right)$. Thus, when $\mathrm{V}_{\mathrm{IN}}$ falls 6 dB , the gain drops 6 dB and the output drops 12 dB . The exact expression for the gain is

$$
\text { Gain exp. }=\left[\frac{2 R_{3} \vee_{\mathbb{N}} \text { (avg) }}{R_{1} R_{2} I_{B}} ;\right]^{2}
$$

$$
I_{B}=140 \mu \mathrm{~A}
$$

The maximum input that can be handled by the circuit in Figure 1 is a peak of 3 V . The rectifier input current can be as large as $\mathrm{I}=3 \mathrm{~V} / \mathrm{R}_{1}=3 \mathrm{~V} / 10 \mathrm{k}=300 \mu \mathrm{~A}$. The $\Delta \mathrm{G}$ cell input current should be limited to $\mathrm{I}=2.8 \mathrm{~V} /$ $\mathrm{R}_{2}=2.8 \mathrm{~V} / 20 \mathrm{k}=140 \mu \mathrm{~A}$. If it is necessary to handle larger input voltages than $0 \pm 2.8 \mathrm{~V}$ peak, external resistors should be placed in series with $R_{1}$ and $R_{2}$ to limit the input current to the above values.
Figure 1 shows a pair of input capacitors $\mathrm{C}_{\mathrm{IN} 1}$ and $\mathrm{C}_{\mathrm{IN} 2}$. It is now necessary to use both capacitors if low level tracking accuracy is not important. If $R_{1}$ and $R_{2}$ are tied together and
share a common capacitor, a small current will flow between the $\Delta G$ cell summing node and the rectifier summing node due to offset voltages. This current will produce an error in the gain control signal at low levels, degrading tracking accuracy.
The output of the expandor is biased up to 3 V by the DC gain provided by $\mathrm{R}_{3}, \mathrm{R}_{4}$. The output will bias up to

$$
V_{\text {OUT } D C}=\left(1+\frac{R_{3}}{R_{4}}\right) \quad V_{\text {REF }}
$$

For supply voltages higher than $6 \mathrm{~V}, \mathrm{R}_{4}$ can be shunted with an external resistor to bias the output up to $1 / 2 \mathrm{~V}$ cc.
Note that it is possible to externally increase $R_{1}, R_{2}$, and $R_{3}$, and to decrease $R_{3}$ and $R_{4}$. This allows a great deal of flexibility in setting up system levels. If larger input signals are to be handled, $R_{1}$ and $R_{2}$ may be increased; if a larger output is required, $R_{3}$ may be increased. To obtain the largest dynamic range out of this circuit, the rectrfier input should always be as large as possible (subject to the $\pm 300 \mu \mathrm{~A}$ peak current restriction).

## BASIC COMPRESSOR

Figure 2 shows how to use the NE570/571 as a compressor. It functions as an expandor in the feedback loop of an op amp. If the input rises 6 dB , the output can rise only 3 dB . The 3 dB increase in output level produces a 3 dB increase in gain in the $\Delta \mathrm{G}$ cell, yielding a 6 dB


Figure 1. Basic Expandor
increase in feedback current to the summing node. Exact expression for gain is

$$
\text { Gain comp. }=\left[\frac{R_{1} R_{2} I_{B}}{2 R_{3} V_{I N}(a v g)}\right]^{1 / 2}
$$

The same restrictions for the rectifier and $\Delta G$ cell maximum input current still hold, which place a limit on the maximum compressor output. As in the expandor, the rectifier and $\Delta G$ cell inputs could be made common to save a capacitor, but low level tracking accuracy would suffer. Since there is no DC feedback path around the op amp through the $\Delta \mathrm{G}$ cell, one must be provided externally. The pair of resistors $\mathrm{R}_{\mathrm{DC}}$ and the capacitor $\mathrm{C}_{D C}$ must be provided. The op amp output will bias up to

$$
V_{\text {OUT } D C}=\left(1+\frac{2 R_{D C}}{R 4}\right) V_{\text {REF }}
$$

For the largest dynamic range, the compressor output should be as large as possible so that the rectifier input is as large as possible (subject to the $\pm 300 \mu \mathrm{~A}$ peak current restriction). If the input signal is small, a large output can be produced by reducing $R_{3}$ with the attendant decrease in input impedance, or by increasing $\mathrm{R}_{1}$ or $\mathrm{R}_{2}$. It would be best to increase $R_{2}$ rather than $R_{1}$ so that the rectifier input current is not reduced.


TC07140S
Figure 2. Basic Compressor

## DISTORTION TRIM

Distortion can be produced by voltage offsets in the $\Delta \mathrm{G}$ cell. The distortion is mainly even harmonics, and drops with decreasing input signal (input signal meaning the current into the $\Delta G$ cell). The THD trim terminal provides


Figure 3. THD Trim Network
a means for trimming out the offset voltages and thus trimming out the distortion. The circuit shown in Figure 3 is suitable, as would be any other capable of delivering $\pm 30 \mu \mathrm{~A}$ into $100 \Omega$ resistor tied to 1.8 V .

## LOW LEVEL MISTRACKING

The compandor will follow a 2 -to-1 tracking ratio down to very low levels. The rectifier is responsible for errors in gain, and it is the rectifier input bias current of $<100 \mathrm{nA}$ that produces errors at low levels. The magnitude of the error can be estimated. For a full-scale rectifier input signal of $\pm 200 \mu \mathrm{~A}$, the average input current will be $127 \mu \mathrm{~A}$. When the input signal level drops to a $1 \mu \mathrm{~A}$ average, the bias current will produce a $10 \%$ or 1 dB error in gain. This will occur at 42 dB below the maximum input level.
It is possible to deviate from the 2-to-1 transfer characteristic at low levels as shown in the circuit of Figure 4. Either $R_{A}$ or $R_{B}$, (but not both), is required. The voltage on $\mathrm{C}_{\text {RECT }}$ is $2 \times \mathrm{V}_{\mathrm{BE}}$ plus $\mathrm{V}_{\mathrm{IN}}$ avg. For low level inputs $\mathrm{V}_{\mathrm{IN}_{\mathrm{N}}}$ avg is negligible, so we can assume 1.3 V as the bias on $\mathrm{C}_{\text {RECT }}$. If $\mathrm{R}_{A}$ is placed from C $_{\text {RECT }}$ to AND we will bleed off a current


Figure 5. Mistracking With $\mathbf{R}_{\mathbf{A}}$
$I=1.3 V / R_{A}$. If the rectifier average input current is less than this value, there will be no gain control input to the $\Delta G$ cell so that its gain will be zero and the expandor output will be zero. As the input level is raised, the input current will exceed $1.3 \mathrm{~V} / \mathrm{R}_{\mathrm{A}}$ and the expandor output will become active. For large input signals, $R_{A}$ will have little effect. The result of this is that we will deviate from the 2-to-1 expansion, present at high levels, to an infinite expansion at low levels where the output shuts off completely. Figure 5 shows some examples of tracking curves which can be obtained. Complementary curves would be obtained for a compressor, where at low level signals the result would be infinite compression. The bleed current through $R_{A}$ will be a function of temperature because of the two $V_{B E}$ drops, so the low level tracking will drift with temperature. If a negative supply is


TC07180S
Figure 4. Expandor With Low Level Mistracking
available, if would be desirable to tie $R_{A}$ to that, rather than ground, and to increase its value accordingly. The bleed current will then be less sensitive to the $\mathrm{V}_{\mathrm{BE}}$ temperature drift.
$R_{B}$ will supply an extra current to the rectifier equal to $\left(V_{C C}-1.3 V\right) R_{B}$. In this case, the expandor transfer characteristic will deviate towards 1-to-1 at low levels. At low levels the expandor gain will stop dropping and the expansion will cease. In a compressor, this would lead to a lack of compression at low levels. Figure 6 shows some typical transfer curves. An $\mathrm{R}_{\mathrm{B}}$ value of approximately 2.5 M would trim the low level tracking so as to match the Bell system N2 trunk compandor characteristic.


Figure 6. Mistracking With $\mathbf{R B}_{\mathbf{B}}$

## RECTIFIER BIAS CURRENT CANCELLATION

The rectifier has an input bias current of between 50 and 100 nA . This limits the dynamic range of the rectifier to about 60 dB . It also limits the amount of attenuation of the $\Delta G$ cell. The rectifier dynamic range may be increased by about 20dB by the bias current trim network shown in Figure 7. Figure 8 shows the rectifier performance with and without bias current cancellation.

## ATTACK AND DECAY TIME

The attack and decay times of the compandor are determined by the rectifier filter time constant $10 \mathrm{k} \times \mathrm{C}_{\text {RECT }}$. Figure 9 shows how the gain will change when the input signal undergoes a 10,20 , or 30 dB change in level.
The attack time is much faster than the decay, which is desirable in most applications. Figure 10 shows the compressor attack envelope for $\mathrm{a}+12 \mathrm{~dB}$ step in input level. The initial output level of 1 unit instantaneously rises to 4 units, and then starts to fall towards


Figure 7. Rectifier Bias Current Compensation


Figure 8. Rectifier Performance With Bias Current Compensation


Figure 9. Gain vs Time Input Steps of $\pm 10, \pm 20, \pm 30 \mathrm{~dB}$


Figure 10. Compressor Attack Envelope +12 dB Step


Figure 11. Compressor Release Envelope - 12 dB Step
its final value of 2 units. The CCITT recommendation on attack and decay times for telephone system compandors defines the attack time as when the envelope has fallen to a level of 3 units, corresponding to $t=0.15$ in the figure. The CCITT recommends an attack time of $3 \pm 2 \mathrm{~ms}$, which suggests an RC product of 20 ms . Figure 11 shows the compressor output envelope when the input level is suddenly reduced 12 dB . The output, initially at a level of 4 units, drops 12dB to 1 unit and then rises to its final value of 2 units. The CCITT defines release time as when the output has risen to 1.5 units, and suggests a value of $13.5 \pm 9 \mathrm{~ms}$. This corresponds to $t=0.675$ in the figure, which again suggests a 20 ms RC product. Since $\mathrm{R}_{1}=10 \mathrm{k}$, the CCITT recommendations will be met if $\mathrm{C}_{\text {RECT }}=2 \mu \mathrm{~F}$.

There is a trade-off between fast response and low distortion. If a small $\mathrm{C}_{\text {RECT }}$ is used to get very fast attack and decay, some ripple will appear on the gain control line and produce distortion. As a rule, a $1 \mu \mathrm{~F} \mathrm{C}_{\text {RECT }}$ will produce $0.2 \%$ distortion at 1 kHz . The distortion is inversely proportional to both frequency and capacitance. Thus, for telephone applications where $\mathrm{C}_{\text {RECT }}=2 \mu \mathrm{~F}$, the ripple would cause $0.1 \%$ distortion at 1 kHz and $0.33 \%$ at 800 Hz . The low frequency distortion generated by a compressor would be cancelled (or undistorted) by an expandor, providing that they have the same value of CRECT.

## FAST ATTACK, SLOW RELEASE HARD LIMITER

The NE570/571 can be easily used to make an excellent limiter. Figure 12 shows a typical circuit which requires $1 / 2$ of an NE570/571, $1 / 2$ of an LM339 quad comparator, and a PNP transistor. For small signals, the $\Delta \mathrm{G}$ cell is nearly off, and the circuit runs at unity gain as set by $\mathbf{R}_{\mathbf{8}}, \mathrm{R}_{\mathbf{7}}$. When the output signal tries to exceed a + or -1V peak, a comparator threshold is exceeded. The PNP is turned on and rapidly charges $\mathrm{C}_{4}$ which activates the $\Delta G$ cell. Negative feedback through the $\Delta G$ cell reduces the gain and the output signal level. The attack time is set by the RC product of $R_{18}$ and $C_{4}$, and the release time is determined by $\mathrm{C}_{4}$ and the internal rectifier
resistor, which is 10 k . The circuit shown attacks in less than 1 ms and has a release time constant of 100 ms . $\mathrm{R}_{9}$ trickles about $0.7 \mu \mathrm{~A}$ through the rectifier to prevent $\mathrm{C}_{4}$ from becoming completely discharged. The gain cell is activated when the voltage on Pin 1 or 16 exceeds two diode drops. If $\mathrm{C}_{4}$ were allowed to become completely discharged, there would be a slight delay before it recharged to $>1.2 \mathrm{~V}$ and activated limiting action.

A stereo limiter can be built out of 1 NE570/ 571, 1 LM339 and two PNP transistors. The resistor networks $R_{12}, R_{13}$ and $R_{14}, R_{15}$, which set the limiting thresholds, could be common between channels. To gang the stereo channels together (limiting in one channel will produce a corresponding gain change in the second channel to maintain the balance of the stereo image), then Pins 1 and 16 should be jumpered together. The outputs of all 4 comparators may then be tied together, and only one PNP transistor and one capacitor $\mathrm{C}_{4}$ need be used. The release time will then be the product $5 \mathrm{k} \times \mathrm{C}_{4}$ since two channels are being supplied current from $\mathrm{C}_{4}$.

## USE OF EXTERNAL OP AMP

The operational amplifiers in the NE570/571 are not adequate for some applications. The slew rate, bandwidth, noise, and output drive capability can limit performance in many systems. For best performance, an external op amp can be used. The external op amp may be powered by bipolar supplies for a larger output swing.

Figure 13 shows how an external op amp may be connected. The non-inverting input must be biased at about 1.8 V . This is easily accomplished by tying it to either Pin 8 or 9 , the THD trim pins, since these pins sit at 1.8 V . An optional RC decoupling network is shown which will filter out the noise from the NE570/ 571 reference (typically about $10 \mu \mathrm{~V}$ in 20 kHz BW). The inverting input of the external op amp is tied to the inverting input of the internal op amp. The output of the external op amp is then used, with the internal op amp output left to float. If the external op amp is used single supply ( $+\mathrm{V}_{\mathrm{CC}}$ and ground), it must have an input common-mode range down to less than 1.8 V .

## N2 COMPANDOR

There are four primary considerations involved in the application of the NE570/571 in an N2 compandor. These are matching of input and output levels, accurate $600 \Omega$ input and output impedances, conformance to the Bell system low level tracking curve, and proper attack and release times.

$+15 \mathrm{~V} \operatorname{Pin} 13$
GND Pin 4
$\mathbf{R}_{1}, \mathbf{R}_{2}, \mathbf{R}_{4}$ are internal to the NE570/571
Figure 12. Fast Attack, Slow Release Hard Limiter


Figure 13. Use of External Op Amp
Figure 14 shows the implementation of an N2 compressor. The input level of $0.245 \mathrm{~V}_{\text {RMS }}$ is stepped up to $1.41 \mathrm{~V}_{\text {RMS }}$ by the $600 \Omega$ : $20 \mathrm{k} \Omega$ matching transformer. The 20k input resistor properly terminates the transformer. An internal $20 \mathrm{k} \Omega$ resistor $\left(\mathrm{R}_{3}\right)$ is provided, but for accurate impedance termination an external resistor should be used. The output impedance is provided by the $4 \mathrm{k} \Omega$ output resistor and the $4 \mathrm{k} \Omega$ : $600 \Omega$ output transformer. The $0.275 \mathrm{~V}_{\text {RMS }}$ output level requires a 1.4 V op amp output level. This can be provided by increasing the value of $R_{2}$ with an external resistor, which can be selected to fine trim the gain. A rearrangement of the compressor gain equation (6) allows us to determine the value for $\mathrm{R}_{2}$.

$$
\begin{aligned}
R_{2} & =\frac{\operatorname{Gain}^{2} \times 2 R_{3} V_{I N} a v g}{R_{1} I_{B}} \\
& =\frac{1^{2} \times 2 \times 20 \mathrm{k} \times 1.27}{10 \mathrm{k} \times 140 \mu \mathrm{~A}} \\
& =36.3 \mathrm{k}
\end{aligned}
$$



The external resistance required will thus be $36.3 \mathrm{k}-20 \mathrm{k}=16.3 \mathrm{k}$.
The Bell-compatible low level tracking characteristic is provided by the low level trim resistor from $\mathrm{C}_{\text {RECT }}$ to $\mathrm{V}_{\mathrm{CC}}$. As shown in Figure 6, this will skew the system to a $1: 1$ transfer characteristic at low levels. The $2 \mu \mathrm{~F}$ rectifier capacitor provides attack and release times of 3 ms and 13.5 ms , respectively, as shown in Figures 10 and 11. The R-C-R
network around the op amp provides DC feedback to bias the output at DC.
An N2 expandor is shown in Figure 15. The input level of $3.27 \mathrm{~V}_{\mathrm{RMS}}$ is stepped down to 1.33 V by the $600 \Omega: 100 \Omega$ transformer, which is terminated with a $100 \Omega$ resistor for accurate impedance matching. The output impedance is accurately set by the $150 \Omega$ output resistor and the 150 $2: 600 \Omega$ output transformer. With this configuration, the 3.46 V transformer output requires a 3.46 V op amp


Figure 15. N2 Expandor
output. To obtain this output level, it is necessary to increase the value of $R_{3}$ with an external trim resistor. The new value of $\mathrm{R}_{3}$ can be found with the expandor gain equation

$$
\begin{aligned}
R_{3} & =\frac{R_{1} R_{2} I_{B} \text { Gain }}{2 V_{I N} a v g} \\
& =\frac{10 \mathrm{k} \times 20 \mathrm{k} \times 140 \mu \mathrm{~A} \times 2.6}{2 \times 1.20} \\
& =30.3 \mathrm{k}
\end{aligned}
$$

An external addition to $R_{3}$ of 10 k is required, and this value can be selected to accurately set the high level gain.

A low level trim resistor from $\mathrm{C}_{\text {RECT }}$ to $\mathrm{V}_{\mathrm{CC}}$ of about 3 M provides matching of the Bell lowlevel tracking curve, and the $2 \mu \mathrm{~F}$ value of $\mathrm{C}_{\text {RECT }}$ provides the proper attack and release times. A 16 k resistor from the summing node to ground biases the output to $7 \mathrm{~V}_{\mathrm{DC}}$.

## VOLTAGE-CONTROLLED ATTENUATOR

The variable gain cell in the NE570/571 may be used as the heart of a high quality voltagecontrolled amplifier (VCA). Figure 16 shows a typical circuit which uses an external op amp for better performance, and an exponential converter to get a control characteristic of $-6 \mathrm{~dB} / \mathrm{V}$. Trim networks are shown to null out distortion and DC shift, and to fine trim gain to OdB with OV of control voltage.

Op amp $A_{2}$ and transistors $Q_{1}$ and $Q_{2}$ form the exponential converter generating an exponential gain control current, which is fed
into the rectifier. A reference current of $150 \mu \mathrm{~A}$, ( 15 V and $\mathrm{R}_{20}=100 \mathrm{k}$ ), is attenuated a factor of two ( 6 dB ) for every volt increase in the control voltage. Capacitor $\mathrm{C}_{6}$ slows down gain changes to a 20 ms time constant ( $C_{6} \times R_{1}$ ) so that an abrupt change in the control voltage will produce a smooth sounding gain change. $\mathbf{R}_{18}$ assures that for large control voltages the circuit will go to full attenuation. The rectifier bias current would normally limit the gain reduction to about $70 \mathrm{~dB} . \mathrm{R}_{18}$ draws excess current out of the rectifier. After approximately 50 dB of attenuation at a $-6 d B / V$ slope, the slope steepens and attenuation becomes much more rapid until the circuit totally shuts off at about 9 V of control voltage. $A_{1}$ should be a low noise high slew rate op amp. $\mathrm{R}_{13}$ and $\mathrm{R}_{14}$ establish approximately a OV bias at $\mathrm{A}_{1}$ 's output.

With a OV control voltage, $\mathrm{R}_{19}$ should be adjusted for 0 dB gain. At 1V(-6dB gain) $\mathrm{R}_{9}$ should be adjusted for minimum distortion with a large ( +10 dBm ) input signal. The output DC bias ( $A_{1}$ output) should be measured at full attenuation ( +10 V control voltage) and then $R_{8}$ is adjusted to give the same value at OdB gain. Properly adjusted, the circuit will give typically less than $0.1 \%$ distortion at any gain with a DC output voltage variation of only a few millivolts. The clipping level $(140 \mu \mathrm{~A}$ into Pin 3,14$)$ is $\pm 10 \mathrm{~V}$ peak. A signal-to-noise ratio of 90 dB can be obtained.

If several VCAs must track each other, a common exponential converter can be used. Transistors can simply be added in parallel with $Q_{2}$ to control the other channels. The transistors should be maintained at the same temperature for best tracking.

## AUTOMATIC LEVEL CONTROL

The NE570 can be used to make a very high performance ALC as shown in Figure 17. This circuit hook-up is very similar to the basic compressor shown in Figure 2 except that the rectifier input is tied to the input rather than the output. This makes gain inversely proportional to input level so that a 20 dB drop in input level will produce a 20 dB increase in gain. The output will remain fixed at a constant level. As shown, the circuit will maintain an output level of $\pm 1 \mathrm{~dB}$ for an input range of +14 to -43 dB at 1 kHz . Additional external components will allow the output level to be adjusted. Some relevant design equations are:

$$
\begin{aligned}
& \text { Output level }=\frac{R_{1} R_{2} I_{B}}{2 R_{3}}\left(\frac{V_{I N}}{V_{I N}(a v g)}\right) \\
& I_{B}=140 \mu A
\end{aligned}{\text { Gain }=\frac{R_{1} R_{2} I_{B}}{2 R_{3} V_{I N}(a v g)} \text { where }}_{\frac{V_{I N}}{V_{I N}(a v g)}=\frac{\pi}{2 \sqrt{2}}=1.11 \text { (for sine wave) }}^{l} l
$$

If ALC action at very low input levels is not desired, the addition of resistor $R_{X}$ will limit the maximum gain of the circuit.


The time constant of the circuit is determined by the rectifier capacitor, $\mathrm{C}_{\text {RECT }}$, and an internal 10k resistor.


Figure 16. Voltage-Controlled Attenuator

$$
\tau=10 \mathrm{k} \mathrm{C}_{\text {RECT }}
$$

Response time can be made faster at the expense of distortion. Distortion can be approximated by the equation:

$$
T H D=\left(\frac{1 \mu \mathrm{~F}}{\mathrm{C}_{\text {RECT }}}\right)\left(\frac{1 \mathrm{kHz}}{\text { freq. }}\right) \times 0.2 \%
$$

## VARIABLE SLOPE

## COMPRESSOR-EXPANDOR

Compression and expansion ratios other than 2:1 can be achieved by the circuit shown in Figure 18. Rotation of the dual potentiometer causes the circuit hook-up to change from a basic compressor to a basic expandor. In the center of rotation, the circuit is $1: 1$, has neither compression nor expansion. The (input) output transfer characteristic is thus continuously variable from 2:1 compression, through 1:1 up to $1: 2$ expansion. If a fixed compression or expansion ratio is desired,
proper selection of fixed resistors can be used instead of the potentiometer. The optional threshold resistor will make the compression or expansion ratio deviate towards 1:1 at low levels. A wide variety of (input) output characteristics can be created with this circuit, some of which are shown in Figure 18.

## HI-FI COMPANDOR

The NE570 can be used to construct a high performance compandor suitable for use with music. This type of system can be used for noise reduction in tape recorders, transmission systems, bucket brigade delay lines, and digital audio systems. The circuits to be described contain features which improve performance, but are not required for all applications.

A major problem with the simple NE570 compressor (Figure 2 ) is the limited op amp gain at high frequencies. For weak input signals, the compressor circuit operates at
high gain and the 570 op amp simply runs out of loop gain. Another problem with the 570 op amp is its limited slew rate of about $0.6 \mathrm{~V} / \mu \mathrm{s}$. This is a limitation of the expandor, since the expandor is more likely to produce large output signals than a compressor.

Figure 20 is a circuit for a high fidelity compressor which uses an external op amp and has a high gain and wide bandwidth. An input compensation network is required for stability.

Another feature of the circuit in Figure 20 is that the rectifier capacitor $\left(\mathrm{C}_{9}\right)$ is not grounded, but is tied to the output of an op amp circuit. This circuit, built around an LM324, speeds up the compressor attack time at low signal levels. The response times of the simple expandor and compressor (Figures 1 and 2) become longer at low signal levels. The time constant is not simply $10 \mathrm{k} \times \mathrm{C}_{\text {RECT }}$, but is really:

$$
\left(10 k+2\left(\frac{0.026 \mathrm{~V}}{I_{\mathrm{RECT}}}\right)\right) \times \mathrm{C}_{\mathrm{RECT}}
$$



Figure 17. Automatic Level Control


TC07230S
Figure 18. Variable Slope Compressor-Expandor

When the rectifier input level drops from 0 dBm to -30 dBm , the time constant increases from $10.7 \mathrm{k} \times \mathrm{C}_{\text {RECT }}$ to 32.6 k $\times \mathrm{C}_{\text {RECT }}$. In systems where there is unity gain between the compressor and expandor, this will cause no overall error. Gain or loss between the compressor and expandor will be a mistracking of low signal dynamics. The circuit with the LM324 will greatly reduce this problem for systems which cannot guarantee the unity gain.
When a compressor is operating at high gain, (small input signal), and is suddenly hit with a signal, it will overload until it can reduce its gain. Overloaded, the output will attempt to swing rail to rail. This compressor is limited to approximately a $7 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ output swing by the brute force clamp diodes $D_{3}$ and $D_{4}$. The diodes cannot be placed in the feedback loop because their capacitance would limit high frequency gain. The purpose of limiting the output swing is to avoid overloading any succeeding circuit such as a tape recorder input.

The time it takes for the compressor to recover from overload is determined by the rectifier capacitor $\mathrm{C}_{9}$. A smaller capacitor will allow faster response to transients, but will produce more low frequency third harmonic distortion due to gain modulation. A value of $1 \mu \mathrm{~F}$ seems to be a good compromise value and yields good subjective results. Of course, the expandor should have exactly the same value rectifier capacitor for proper transient response. Systems which have good low frequency amplitude and phase response can use compandors with smaller rectifier capacitors, since the third harmonic distortion which is generated by the compressor will be undistorted by the expandor.

Simple compandor systems are subject to a problem known as breathing. As the system


Figure 19. Typical Input-Output Tracking Curves of Variable Ratio Compressor-Expandor
is changing gain, the change in the background noise level can sometimes be heard.

The compressor in Figure 20 contains a high frequency pre-emphasis circuit ( $C_{2}, R_{5}$ and $C_{8}, R_{14}$ ), which helps solve this problem. Matching de-emphasis on the expandor is required. More complex designs could make the pre-emphasis variable and further reduce breathing.
The expandor to complement the compressor is shown in Figure 21. Here an external op amp is used for high slew rate. Both the compressor and expandor have unity gain levels of OdB. Trim networks are shown for distortion (THD) and DC shift. The distortion trim should be done first, with an input of 0 dB at 10 kHz . The DC shift should be adjusted for minimum envelope bounce with tone bursts. When applied to consumer tape recorders, the subjective performance of this system is excellent.



Figure 21. Hi-Fi Expandor With De-emphasis

## Signetics

Linear Products

Compandors are versatile, low cost, dualchannel gain control devices for audio frequencies. They are used in tape decks, cordless telephones, and wireless microphones performing noise reduction. Electronic organs, modems and mobile telephone equipment use compandors for signal level control.

So what is compandıng? Why do it at all? What happens when we do it? Compandor is the contraction of the two words compressor and expandor. There is one basic reason to compress a signal before sending it through a telephone line or recording it on a cassette tape: to process that signal (music, speech, data) so that all parts of it are above the inherent noise floor of the transmission medium and yet not running into the max. dynamic range limits, causing clipping and distortion. The diagrams below demonstrate the idea; they are not totally correct because in the real world of electronics the 3 kHz tone is riding on the 1 kHz tone. They are shown separated for better explanation.

Figure 1 is the signal from the source. Figure 2 shows the noise always in the transmission medium. Figure 3 shows the max limits of the transmission medium and what happens when a signal larger than those limits is sent through it. Figure 4 is the result of compressing the signal (note that the larger signal would not be clipped when transmitted).

## BLOCK DIAGRAMS



Figure 1. Original Signal Input


Figure 2. Wide-Band Noise Floor of Transmission Line

The received/playback signal is processed (expanded) in exactly the same - only invert-ed-ratio as the input signal was compressed. The end result is a clean, undistorted signal with a high signal-to-noise ratio.
This document has been designed to give the reader a basic working knowledge of the Signetics Compandor family. The analyses of

Figure of Transmission Line Floor


Figure 3


Figure 4. Signal After Compression

AN176
Compandor Cookbook

## Application Note




TC07280S
Figure 5. Basic Compressor
three primary applications will be accompanied by "recipes" describing how to select external components (for both proper operation and function modification). Schematic and artwork for an application board are also provided. For comprehensive technical information consult the Compandor Product Guide or the Linear Data Manual.
The basic blocks in a compandor are the current-controlled variable gain cell ( $\Delta \mathrm{G}$ ), vol-tage-to-current converter (rectifier), and operational amplifier. Each Signetics compandor package has two identical, independent channels with the following block diagrams (notice that the 570/71 is different from the 572).

The operational amplifier is the main signal path and output drive.
The full-wave averaging rectifier measures the AC amplitude of a signal and develops a control current for the variable gain cell.
The variable gain cell uses the rectifier control current to provide variable gain control for the operational amplifier gain block.
The compandor can function as a Compressor, Expandor, and Automatic Level Controller or as a complete compressor/expandor system as described in the following:

1) The COMPRESSOR function processes uncontrolled input signals into controlled output signals. The purpose of this is to avoid distortion caused by a narrow dynamic range medium, such as telephone lines, RF and satellite transmissions, and magnetic tape. The Compressor can also limit the level of a signal.
2) The EXPANDOR function allows a user to increase the dynamic range of an incoming
compressed signal such as radio broadcasts.
3) The compressor/expandor system allows a user to retain dynamic range and reduce the effects of noise introduced by the transmission medium.
4) The AUTOMATIC LEVEL CONTROL (ALC) function (like the familiar automatic gain control) adjusts its gain proportionally with the input amplitude. This ALC circuit therefore transforms a widely varying input signal into a fixed amplitude output signal without clipping and distortion.

## HOW TO DESIGN COMPANDOR CIRCUITS

The rest of the cookbook will provide you with basic compressor, expandor, and automatic level control application information. A NE570/571 has been used in all of the circuits. If high-fidelity audio or separately programmable attack and decay time are needed, the NE572 with a low noise op amp should be used.

The compressor (see Figure 5) utilizes all basic building blocks of the compandor. In this configuration, the variable gain cell is placed in the feedback loop of the standard inverting amplifier circuit. The gain equation is $A_{V}=-R_{F} / R_{I N}$. As shown above, the variable gain cell acts as a variable feedback resistor ( $\mathrm{R}_{\mathrm{F}}$ ) (See Figure 5).

As the input signal increases above the crossover level of 0 dB , the variable resistor decreases in value. This causes the gain to decrease, thus limiting the output amplitude.

Below the crossover level of OdB, an increase in input signal causes the variable resistor to
increase in value, thereby causing the output signal's amplitude to increase.

In the compressor configuration, the rectifier is connected to the output.

The complete equation for the compressor gain is:

$$
\begin{aligned}
\text { Gain comp. } & =\left[\frac{R_{1} R_{2} I_{\mathrm{B}}}{2 R_{3} V_{\mathrm{IN}}(\text { avg })}\right]^{1 / 2} \\
\text { where: } R_{1} & =10 \mathrm{k} \\
R_{2} & =20 \mathrm{k} \\
R_{3} & =20 \mathrm{k} \\
I_{\mathrm{B}} & =140 \mu \mathrm{~A}
\end{aligned}
$$

$$
\mathrm{V}_{\operatorname{IN}}(\mathrm{avg})=0.9\left(\mathrm{~V}_{\operatorname{IN}(\mathrm{RMS})}\right)
$$

## COMPRESSOR RECIPE

1) $D C$ bias the output half way between the supply and ground to get maximum headroom. The circuit in Figure 6 is designed around a system supply of 6 V , thus the output DC level should be 3 V .
$V_{\text {OUT }} D C=\left(1+\left(2 R_{D C} / R_{4}\right)\right) V_{\text {REF }}$

$$
\text { where: } \quad R_{4}=30 k
$$

$V_{\text {REF }}=1.8 \mathrm{~V}$
$R_{D C}$ is external
manipulating the equation, the result is. . .

$$
R_{D C}=\left(\left(\frac{V_{\text {OUT }}}{V_{\text {REF }}}\right)-1\right) \frac{R_{4}}{2}
$$

Note that the $\mathrm{C}_{(\mathrm{DC})}$ should be large enough to totally short out any AC in this feedback loop.
2) Analyze the OUTPUT signal's anticipated amplitude.
a) if larger than 2.8 V peak, $\mathrm{R}_{2}$ needs to be increased. (see INGREDIENTS section)
b) if larger than 3.0 V peak, $\mathrm{R}_{1}$ will also need to be increased.
By limiting the peak input currents we avoid signal distortion.
3) The input and output coupling caps need to be large enough not to attenuate any desired frequencies ( $X_{C}=1 /(6.28 x f)$ ).
4) The $\mathrm{C}_{\text {RECT }}$ should be $1 \mu \mathrm{~F}$ to $2 \mu \mathrm{~F}$ for initial setup. This directly affects Attack and Release times.
5) An input buffer may be necessary if the source's output impedance needs matching.
6) Pre-emphasis may be used to reduce noise-pumping, breathing, etc., if present. See the NE570/571 data sheet for specific details.
7) Distortion (THD) trim pins are available if the already low distortion needs to be further reduced. Refer to data sheet for trimming network. Note that if not used, the THD trim pins should have 200pF caps to ground.
8) At very low input signal levels, the rectifier's errors become significant and can be reduced with the Low Level Mistracking network. (This technique prevents infinite compression at low input levels.)

The EXPANDOR utilizes all the basic building blocks of the compandor (see Figure 7). In this configuration the variable gain cell is placed in the inverting input lead of the operational amplifier and acts as a variable input resistance, $\mathrm{R}_{\text {IN }}$. The basic gain equation for operational amplifiers in the standard inverting feedback loop is $A_{V}=-R_{F} / R_{i N}$.


As the input amplitude increases above the crossover level of 0 dBM , this variable resistor decreases in value, causing the gain to increase, thus forcing the output amplitude to increase (refer to Figure 10).
Below the crossover level, an increase in input amplitude causes the variable resistor to increase in value, thus forcing the output amplitude to decrease.
In the expandor configuration the rectifier is connected to the input.

The complete equation for the expandor gain is:

Gain expandor $=\left(2 R_{3} V_{I N}(\right.$ avg $\left.)\right) / R_{1} R_{2} I_{B}$

$$
\text { where: } \begin{aligned}
R_{1} & =10 k \\
R_{2} & =20 k \\
R_{3} & =20 k \\
I_{B} & =140 \mu \mathrm{~A} \\
\mathrm{~V}_{\text {IN }}(\mathrm{avg}) & =0.9\left(\mathrm{~V}_{\text {IN(RMS }}\right)
\end{aligned}
$$



## EXPANDOR RECIPE

1) DC bias the output halfway between the supply and ground to get maximum headroom. The circuit in Figure 8 is designed around a system supply of 6 V so the output DC level should be 3V.

$$
\begin{aligned}
V_{\text {OUT } D C}= & \left(1+R_{3} / R_{4}\right) V_{\text {REF }} \\
\text { where: } & =20 k \\
R_{3} & =30 k \\
R_{4} & =1.8 \mathrm{~V}
\end{aligned}
$$

Note that when using a supply voltage higher than 6 V the DC output level should be adjusted. To increase the DC output level, it is recommended that $R_{4}$ be decreased by adding parallel resistance to it. (Changing $\mathrm{R}_{3}$ would also affect the expandor's AC gain and thus cause a mismatch in a companding system.)
2) Analyze the input signal's anticipated amplitude:
a) if larger than 2.8 V peak, $R_{2}$ needs to be increased. (see INGREDIENTS section)
b) if larger than 3.0 V peak, $\mathrm{R}_{1}$ will also need to be increased. (see INGREDIENTS)
By limiting the peak input currents we avoid signal distortion.
3) The input and output decoupling caps need to be large enough not to attenuate any desired frequencies.
4) The $\mathrm{C}_{\text {RECT }}$ should be $1 \mu \mathrm{~F}$ to $2 \mu \mathrm{~F}$ for initial setup.
5) An input buffer may be necessary if the source's output impedance needs matching.
6) De-emphasis would be necessary if the complementary compressor circuit had been pre-emphasized (as in a tape deck application). See the Hi-Fi Expandor application in the Linear Data Manual.
7) Distortion (THD) trim pins are available if the already low distortion needs to be further reduced. See Linear Data Manual for trimming network. Note that if not used, the THD trim pins should have 200pF caps to ground.
8) At very low input signal levels, the rectifier's errors become significant and can be reduced with the Low Level Mistracking network (see Linear Data Manual). (This technique prevents infinite expansion at low input levels.)
In the ALC configuration, (Figure 9), the variable gain cell is placed in the feedback loop of the operational amplifier (as in the Compressor) and the rectifier is connected to the input.

As the input amplitude increases above the crossover point, the overall system gain decreases proportionally, holding the output amplitude constant.

As the input amplitude decreases below the crossover point, the overall system gain increases proportionally, holding the output amplitude at the same constant level.

The complete gain equation for the ALC is:

$$
\text { Gain }=\frac{R_{1} R_{2} I_{B}}{2 R_{3} V_{I N}(\text { avg })}
$$

Output level $=\frac{R_{1} R_{2} l_{B}}{2 R_{3}}\left(\frac{V_{i N}}{V_{I N}(a v g)}\right)$
where $\frac{\mathrm{V}_{\mathbb{N}}}{\mathrm{V}_{\mathbb{N}}(\mathrm{avg})}=\frac{\pi}{2 \sqrt{2}}=1.11$ (for sine wave)


TC07301S
NOTE:
All components are internal except caps
Figure 8. Basic Expandor


TC07311s
Figure 9. Automatic Level Control

Note that for very low input levels, ALC may not be desired and to limit the maximum gain, resistor $R_{X}$ has been added. The modified gain equation is:

Gain max. $=\frac{\left(\frac{R_{1}+R_{X}}{1.8 V}\right) \times R_{2} \times I_{B}}{2 R_{3}}$
$R_{X} \cong(($ desired $\max$ gain $) \times 26 k)-10 k$

## INGREDIENTS

[Application guidelines for internal and external components (and input/output constraints) needed to tailor (cook) each of the three entrees (applications) to your taste.]
$R_{1}(10 k \Omega)$ limits input current to the rectifier. This current should not exceed an AC peak value of $\pm 300 \mu \mathrm{~A}$. An external resistor may be placed in series with $R_{1}$ if the input voltage to the rectifier will exceed $\pm 3.0 \mathrm{~V}$ peak (i.e., $10 \mathrm{k} \times 300 \mu \mathrm{~A}=3.0 \mathrm{~V}$ ).
$R_{2}(20 \mathrm{k} \Omega$ ) limits input current to the variable gain cell. This current should not exceed an AC peak value of $\pm 140 \mu \mathrm{~A}$. Again, an external resistor has to be placed in series with $R_{2}$ if the input voltage to the variable gain cell exceeds $\pm 2.8 \mathrm{~V}$ (i.e., $20 \mathrm{k} \times 140 \mu \mathrm{~A}$ ).
$R_{3}(20 \mathrm{k} \Omega)$ acts in conjunction with $R_{4}$ as the feedback resistor ( $R_{F}$ ) (expandor configuration) in the equation. ( $R_{3}$ 's value can be either reduced or increased externally.) However, it is recommended that $R_{4}$ be the one to change when adjusting the output DC level.
$R_{4}(30 \mathrm{k} \Omega)$ acts as the input resistor ( $R_{I N}$ ) in the standard non-inverting op amp circuit. (Its value can only be reduced.)
$V_{\text {OUT DC }}=\left(1+\left(R_{3} / R_{4}\right)\right) V_{\text {REF }}$
(for the Expandor)
$V_{\text {OUT DC }}=\left(1+\left(2 R_{D C} / R_{4}\right)\right) V_{\text {REF }}$
(for the Compandor, ALC)
[The purpose of these DC biasing equations is to allow the designer to set the output halfway between the supply rails for largest headroom (usually some positive voltage and ground).]
$C_{D C}$ acts as an $A C$ shunt to ground to totally remove the DC biasing resistors from the $A C$ gain equation.
$C_{F}$ caps are $A C$ signal coupling caps.
$\mathrm{C}_{\text {RECT }}$ acts as the rectifier's filter cap and directly affects the response time of the circuit. There is a trade-off, though, between fast attack and decay times and distortion.
The time constant is: $10 \mathrm{k} \times \mathrm{C}_{\text {RECT }}$
The total harmonic distortion (THD) is approximated by:

## $T H D \cong\left(1 \mu \mathrm{~F} / \mathrm{C}_{\text {RECT }}\right)(1 \mathrm{kHz} /$ freq. $) \times 0.2 \%$

## NOTES:

The NE572 differs from the 570/571 in that:

1. There is no internal op amp.
2. The attack and release times are programmed separately.

## SYSTEM LEVELS OF A COMPLETE COMPANDING SYSTEM

Figure 10 demonstrates the compressing and expanding functions:
Point A represents a wide dynamic range signal with a maximum amplitude of +16 dB and minimum amplitude of -80 dB .

Point B represents the compressor output showing a $2: 1$ reduction in dynamic range ( -40 dB is increased to -20 dB , for example). Point $B$ can also be seen as the dynamic range of a transmission medium. Transmission noise is present at the -60 dB level from Point B to Point C .

Point $C$ represents the input signal to the expandor.
Point $D$ represents the output of the expandor. The signal transformation from Point $C$ to D represents a 1:2 expansion.


Figure 10. System Levels of a Complete Companding System

## Compandor Cookbook

## WHAT IS COMPANDING??

Shown here are some scope pictures of what three functions of the compandor look like in the kitchen, responding to tone bursts of varying amplitudes.


## Compandor Cookbook

## APPLICATION BOARD

Shown below is the schematic (Figure 12) for Signetics' NE570/571 evaluation/demo board. This board provides one channel of Expansion and one channel of Compression (which can be switched to Automatic Level Control).


## Signetics

## NE570/571/SA571 Compandor

## Product Specification

Linear Products

## DESCRIPTION

The NE570/571 is a versatile low cost dual gain control circuit in which either channel may be used as a dynamic range compressor or expandor. Each channel has a full-wave rectifier to detect the average value of the signal, a linerarized temperature-compensated variable gain cell, and an operational amplifier.

The NE570/571 is well suited for use in cellular radio and radio communications systems, modems, telephone, and satellite broadcast/receive audio systems.

## CIRCUIT DESCRIPTION

The NE570/571 compandor building blocks, as shown in the block diagram, are a full-wave rectifier, a variable gain cell, an operational amplifier and a bias system. The arrangement of these blocks in the IC result in a circuit which can perform well with few external components, yet can be adapted to many diverse applications.
The full-wave rectifier rectifies the input current which flows from the rectifier input, to an internal summing node which is biased at $V_{\text {REF }}$. The rectified current is averaged on an external filter capacitor tied to the $\mathrm{C}_{\text {RECT }}$ terminal, and the average value of the input current controls the gain of the variable gain cell. The gain will thus be proportional to the average value of the input signal for capacitively-coupled voltage inputs as shown in the following equation. Note that for capacitively-coupled inputs there is no offset voltage capable of producing a gain error. The only error will come from the bias current of the rectifier (supplied internally) which is less than $0.1 \mu \mathrm{~A}$.

$$
G \propto \frac{\left|V_{I N}-V_{\text {REF }}\right| \text { avg }}{R_{1}}
$$

or
$\mathrm{G} \propto \frac{\left|\mathrm{V}_{\text {IN }}\right| \text { avg }}{\mathrm{R}_{1}}$

## FEATURES

- Complete compressor and expandor in one IC
- Temperature compensated
- Greater than 110dB dynamic range
- Operates down to $6 \mathrm{~V}_{\mathrm{DC}}$
- System levels adjustable with external components
- Distortion may be trimmed out


## APPLICATIONS

- Cellular radio
- Telephone trunk compandor 570
- Telephone subscriber compandor - 571
- High level limiter
- Low level expandor - noise gate
- Dynamic noise reduction systems
- Voltage-controlled amplifier
- Dynamic filters


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 16 -Pın Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | NE570F |
| 16 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE570N |
| 16 -Pin Plastıc SOL | 0 to $+70^{\circ} \mathrm{C}$ | NE571D |
| 16 -Pin Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | NE571F |
| 16 -Pin Plastic Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | NE571N |
| 16 -Pin Cerdip | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA571F |
| 16 -Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA571N |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Positve supply <br> 570 | 24 | $\mathrm{~V}_{\mathrm{DC}}$ |
|  | 571 | 18 |  |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating ambient temperature range <br>  <br>  <br>  <br>  <br>  <br> NE <br> SA | 0 to +70 <br> -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | 400 | mW |

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$. Except where indicated, the 571 specifications are identical to those of the 570 .


## NOTES:

1. Input to $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ grounded.
2. Measured at $0 \mathrm{dBm}, 1 \mathrm{kHz}$.
3. Expandor $A C$ input change from no signal to 0 dBm .
4. Relative to value at $T_{A}=25^{\circ} \mathrm{C}$.
5. Electrical characteristics for the SA571 only are specified over -40 to $+85^{\circ} \mathrm{C}$ temperature range.

The speed with which gain changes to follow changes in input signal leveis is determined by the rectifier filter capacitor. A small capacitor will yield rapid response but will not fully filter low frequency signals. Any ripple on the gain control signal will modulate the signal passing through the variable gain cell. In an expandor or compressor application, this would lead to third harmonic distortion, so there is a trade-off to be made between fast attack and decay times and distortion. For step changes in amplitude, the change in gain with time is shown by this equation.

$$
\begin{aligned}
& \mathrm{G}(\mathrm{t})=\left(\mathrm{G}_{\text {mitital }}-\mathrm{G}_{\text {final }}\right) \mathrm{e}^{-\mathrm{t} / \tau} \\
& +\mathrm{G}_{\text {final },} \tau=10 \mathrm{k} \times \mathrm{C}_{\mathrm{RECT}}
\end{aligned}
$$

The variable gain cell is a current-in, currentout device with the ratio lout $/ l_{\text {in }}$ controlled by the rectifier. $l_{\mathbb{N}}$ is the current which flows from the $\Delta G$ input to an internal summing node biased at $V_{\text {REFF }}$. The following equation applies for capacitively-coupled inputs. The output current, lout, is fed to the summing node of the op amp.

$$
I_{I N}=\frac{V_{\mathbb{I N}}-V_{R E F}}{R_{2}}=\frac{V_{\mathbb{I N}}}{R_{2}}
$$

A compensation scheme built into the $\Delta \mathrm{G}$ cell compensates for temperature and cancels
out odd harmonic distortion. The only distortion which remains is even harmonics, and they exist only because of internal offset voltages. The THD trim terminal provides a means for nulling the internal offsets for low distortion operation.

The operational amplifier (which is internally compensated) has the non-inverting input tied to $V_{\text {REF }}$, and the inverting input connected to the $\Delta G$ cell output as well as brought out externally. A resistor, $R_{3}$, is brought out from the summing node and allows compressor or expandor gain to be determined only by internal components.

The output stage is capable of $\pm 20 \mathrm{~mA}$ output current. This allows $a+13 \mathrm{dBm}\left(3.5 \mathrm{~V}_{\mathrm{RMS}}\right)$ output into a $300 \Omega$ load which, with a series resistor and proper transformer, can result in +13 dBm with a $600 \Omega$ output impedance.

A bandgap reference provides the reference voltage for all summing nodes, a regulated supply voltage for the rectifier and $\Delta G$ cell, and a bias current for the $\Delta \mathrm{G}$ cell. The low tempco of this type of reference provides very stable biasing over a wide temperature range.

The typical performance characteristics illustration shows the basic input-output transfer curve for basic compressor or expandor circuits.

## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL TEST CIRCUIT



## INTRODUCTION

Much interest has been expressed in high performance electronic gain control circuits. For non-critical applications, an integrated circuit operational transconductance amplifier can be used, but when high-performance is required, one has to resort to complex discrete circuitry with many expensive, wellmatched components. This paper describes an inexpensive integrated circuit, the NE570 Compandor, which offers a pair of high performance gain control circuits featuring low distortion ( $<0.1 \%$ ), high signal-to-noise ratio ( 90 dB ), and wide dynamic range ( 110 dB ).

## CIRCUIT BACKGROUND

The NE570 Compandor was originally designed to satisfy the requirements of the telephone system. When several telephone channels are multiplexed onto a common line, the resulting signal-to-noise ratio is poor and companding is used to allow a wider dynamic range to be passed through the channel. Figure 1 graphically shows what a compandor can do for the signal-to-noise ratio of a restricted dynamic range channel. The input level range of +20 to -80 dB is shown undergoing a 2 -to-1 compression where a 2 dB input level change is compressed into a 1 dB output level change by the compressor. The origınal 100 dB of dynamic range is thus compressed to a 50 dB range for transmission through a restricted dynamic range channel. A complementary expansion on the receiving end restores the original signal levels and reduces the channel noise by as much as 45 dB .

The significant circuits in a compressor or expandor are the rectifier and the gain control element. The phone system requires a simple full-wave averaging rectifier with good accuracy, since the rectifier accuracy determınes the (input) output level tracking accuracy. The gain cell determines the distortion and noise characteristics, and the phone system specifications here are very loose. These specs could have been met with a simple operational transconductance multiplier, or OTA, but the gain of an OTA is proportional to temperature and this is very undesirable. Therefore, a linearized transconductance multiplier was designed which is insensitive to temperature and offers low noise and low distortion performance. These features make the circuit useful in audio and data systems as well as in telecommunications systems.

## BASIC CIRCUIT HOOK-UP AND OPERATION

Figure 2 shows the block diagram of one half of the chip, (there are two identical channels on the IC). The full-wave averaging rectifier
provides a gain control current, $\mathrm{I}_{\mathrm{G}}$, for the varıable gain ( $\Delta \mathrm{G}$ ) cell. The output of the $\Delta \mathrm{G}$ cell is a current which is fed to the summing node of the operational amplifier. Resistors are provided to establish circuit gain and set the output DC bias.


Figure 1. Restricted Dynamic Range Channel


Figure 2. Chip Block Diagram (1 of 2 Channels)

The circuit is intended for use in single power supply systems, so the internal summing nodes must be biased at some voltage above ground. An internal band gap voltage reference provides a very stable, low noise 1.8 V reference denoted $V_{\text {REF }}$. The non-inverting input of the op amp is tied to $\mathrm{V}_{\text {REF, }}$ and the summing nodes of the rectifier and $\Delta \mathrm{G}$ cell (located at the right of $R_{1}$ and $R_{2}$ ) have the same potential. The THD trim pin is also at the $\mathrm{V}_{\text {REF }}$ potential.
Figure 3 shows how the circult is hooked up to realize an expandor. The input signal, $\mathrm{V}_{\mathbb{N}}$, is applied to the inputs of both the rectifier and the $\Delta G$ cell. When the input signal drops by 6 dB , the gain control current will drop by a factor of 2 , and so the gain will drop 6 dB . The output level at $V_{\text {OUT }}$ will thus drop 12 dB , giving us the desired 2-to-1 expansion.

Figure 4 shows the hook-up for a compressor. This is essentially an expandor placed in the feedback loop of the op amp. The $\Delta \mathrm{G}$ cell is setup to provide $A C$ feedback only, so a separate $D C$ feedback loop is provided by the two $R_{D C}$ and $C_{D C}$. The values of $R_{D C}$ will determine the DC bias at the output of the op amp. The output will bias to:

$$
\begin{aligned}
& V_{\text {OUT }} D C=1+\frac{R_{D C 1}+R_{D C 2}}{R_{4}} \\
& V_{\text {REF }}=\left(1+\frac{R_{D C ~ T O T}}{30 k}\right) 1.8 V
\end{aligned}
$$



TC11841S

## NOTES:

GAIN $=\frac{2 R_{3} V_{I N}(\text { avg })}{R_{1} R_{2} I_{B}}$
$I_{B}=140 \mu \mathrm{~A}$
*External components

Figure 3. Basic Expandor

The output of the expandor will bias up to:

$$
\begin{aligned}
& V_{\text {OUT }} D C=1+\frac{R_{3}}{R_{4}} V_{\text {REF }} \\
& V_{\text {REF }}=\left(1+\frac{20 k}{30 k}\right) 1.8 V=3.0 \mathrm{~V}
\end{aligned}
$$

The output will bias to 3.0 V when the internal resistors are used. External resistors may be placed in series with $R_{3}$, (which will affect the gain), or in parallel with $R_{4}$ to raise the $D C$ bias to any desired value.


TC11861S
NOTES:

$$
\begin{aligned}
G A I N & =\left(\frac{R_{1} R_{2} I_{B}}{2 R_{3} V_{I N}(a v g)}\right)^{1 / 2} \\
I_{B} & =140 \mu A
\end{aligned}
$$

*external components
Figure 4. Basic Compressor


Figure 5. Rectifier Concept

## CIRCUIT DETAILS - RECTIFIER

Figure 5 shows the concept behind the fullwave averaging rectifier. The input current to the summing node of the op amp, $\mathrm{V}_{\mathrm{IN}} \mathrm{R}_{1}$, is supplied by the output of the op amp. If we can mirror the op amp output current into a unipolar current, we will have an ideal rectifier. The output current is averaged by $\mathrm{R}_{5}, \mathrm{CR}$, which set the averaging time constant, and


NOTE:
$\mathrm{I}_{\mathrm{G}}=2 \frac{\mathrm{~V}_{\mathrm{IN}} \mathrm{avg}}{\mathrm{R}_{1}}$
Figure 6. Simplified Rectifier Schematic
then mirrored with a gain of 2 to become $\mathrm{I}_{\mathrm{G}}$, the gain control current.

Figure 6 shows the rectifier circuit in more detail. The op amp is a one-stage op amp, biased so that only one output device is on at a time. The non-inverting input, (the base of $Q_{1}$ ), which is shown grounded, is actually tied to the internal $1.8 \mathrm{~V} \mathrm{~V}_{\text {REF }}$. The inverting input is tied to the op amp output, (the emitters of $Q_{5}$ and $Q_{6}$ ), and the input summing resistor $R_{1}$. The single diode between the bases of $Q_{5}$ and $Q_{6}$ assures that only one device is on at a time. To detect the output current of the op amp, we simply use the collector currents of the output devices $Q_{5}$ and $Q_{6}$. $Q_{6}$ will conduct when the input swings positive and $Q_{5}$ conducts when the input swings negative. The collector currents will be in error by the a of $Q_{5}$ or $Q_{6}$ on negative or positive signal swings, respectively. ICs such as this have typical NPN $\beta$ s of 200 and PNP $\beta$ s of 40 . The $a$ 's of 0.995 and 0.975 will produce errors of $0.5 \%$ on negative swings and $2.5 \%$ on positive swings. The $1.5 \%$ average of these errors yields a mere 0.13 dB gain error.

At very low input signal levels the bias current of $Q_{2}$, (typically 50 nA ), will become significant as it must be supplied by $Q_{5}$. Another low level error can be caused by DC coupling into the rectifier. If an offset voltage exists between the $V_{I N}$ input pin and the base of $Q_{2}$, an error current of $V_{O S} / R_{1}$ will be generated. A mere 1 mV of offset will cause an input current of 100nA which will produce twice the error of the input bias current. For highest accuracy, the rectifier should be coupled into capacitively. At high input levels the $\beta$ of the PNP $Q_{6}$ will begin to suffer, and there will be an increasing error until the circuit saturates.

Saturation can be avoided by limitıng the current into the rectifier input to $250 \mu \mathrm{~A}$. If necessary, an external resistor may be placed in series with $\mathrm{R}_{1}$ to limit the current to this value. Figure 7 shows the rectifier accuracy vs input level at a frequency of 1 kHz .


Figure 7. Rectifier Accuracy

At very high frequencies, the response of the rectifier will fall off. The roll-off will be more pronounced at lower input levels due to the increasing amount of gain required to switch between $Q_{5}$ or $Q_{6}$ conducting. The rectifier frequency response for input levels of 0 dBm , -20 dBm , and -40 dBm is shown in Figure 8. The response at all three levels is flat to well above the audio range.


OP07840S

Figure 8. Rectifier Frequency Response vs Input Level

## VARIABLE GAIN CELL

Figure 9 is a diagram of the variable gain cell. This is a linerarized two-quadrant transconductance multiplier. $Q_{1}, Q_{2}$ and the op amp provide a predistorted drive signal for the gain control pair, $Q_{3}$ and $Q_{4}$. The gain is controlled by $I_{G}$ and a current mirror provides the output current.

The op amp maintains the base and collector of $Q_{1}$ at ground potential ( $V_{\text {REF }}$ ) by controlling the base of $Q_{2}$. The input current $l_{1 N}$ ( $=\mathrm{V}_{1 N} / R_{2}$ ) is thus forced to flow through $Q_{1}$ along with the current $I_{1}$, so $I_{C 1}=I_{1}+I_{I N}$. Since $I_{2}$ has been set at twice the value of $I_{1}$, the current through $Q_{2}$ is:

$$
I_{2}-\left(I_{1}+I_{\mathbb{N}}\right)=I_{1}-I_{\mathbb{N}}=I_{C 2} .
$$

The op amp has thus forced a linear current swing between $Q_{1}$ and $Q_{2}$ by providing the proper drive to the base of $Q_{2}$. This drive signal will be linear for small signals, but very non-linear for large signals, since it is compensating for the non-linearity of the differential pair, $Q_{1}$ and $Q_{2}$, under large signal conditions.

The key to the circuit is that this same predistorted drive signal is applied to the gain control pair, $Q_{3}$ and $Q_{4}$. When two differential pairs of transistors have the same signal applied, their collector current ratios will be identical regardless of the magnitude of the currents. This gives us:

$$
\frac{I_{C 1}}{I_{C 2}}=\frac{I_{C 4}}{I_{C 3}}=\frac{I_{1}+I_{N}}{I_{1}-I_{N}}
$$

plus the relationships $I_{G}=I_{C 3}+I_{C 4}$ and $\mathrm{I}_{\mathrm{OUT}}=\mathrm{I}_{\mathrm{C4}}-\mathrm{I}_{\mathrm{C} 3}$ will yield the multiplier transfer function,


NOTE:
lout $=\frac{I_{G}}{I_{1}} I_{1 / 2}=\frac{i_{G} V_{\mathbb{N}}}{I_{2} R_{2}}$
Figure 9. Simplified $\Delta \mathbf{G}$ Cell Schematic
$I_{\text {OUT }}=\frac{I_{G}}{I_{1}} I_{I N}=\frac{V_{I N} I_{G}}{R_{2}} I_{1}$.
This equation is linear and temperature-insensitive, but it assumes ideal transistors.


If the transistors are not perfectly matched, a parabolic, non-linearity is generated, which results in second harmonic distortion. Figure 10 gives an indication of the magnitude of the distortion caused by a given input level and offset voltage. The distortion is linearly proportional to the magnitude of the offset and the input level. Saturation of the gain cell occurs at a +8 dBm level. At a nominal
operating level of 0 dBm , a 1 mV offset will yield $0.34 \%$ of second harmonic distortion. Most circuits are somewhat better than this, which means our overall offsets are typically about $1 / 2 \mathrm{mV}$. The distortion is not affected by the magnitude of the gain control current, and it does not increase as the gain is changed. This second harmonic distortion could be eliminated by making perfect transistors, but since that would be difficult, we have had to resort to other methods. A trim pin has been provided to allow trimming of the internal offsets to zero, which effectively eliminated second harmonic distortion. Figure 11 shows the simple trim network required.


Figure 12 shows the noise performance of the $\Delta \mathrm{G}$ cell. The maximum output level before clipping occurs in the gain cell is plotted along with the output noise in a 20 kHz bandwidth. Note that the noise drops as the gain is reduced for the first 20 dB of gain reduction. At high gains, the signal to noise ratio is 90 dB , and the total dynamic range from maximum signal to minimum noise is 110 dB .
Control signal feedthrough is generated in the gain cell by imperfect device matching and mismatches in the current sources, $I_{1}$ and $I_{2}$. When no input signal is present, changing $I_{G}$ will cause a small output signal. The distortion trim is effective in nulling out any control signal feedthrough, but in general, the null for minimum feedthrough will be different than the null in distortion. The control signal feedthrough can be trimmed independently of distortion by tying a current source to the $\Delta \mathrm{G}$ input pin. This effectively trims $\mathrm{I}_{1}$. Figure 13 shows such a trım network.


Figure 12. Dynamic Range of NE570


Figure 13. Control Signal Feedthrough Trim

## OPERATIONAL AMPLIFIER

The main op amp shown in the chip block diagram is equivalent to a 741 with a 1 MHz bandwidth. Figure 14 shows the basic circuit. Split collectors are used in the input pair to reduce $g_{M}$, so that a small compensation capacitor of just 10 pF may be used. The output stage, although capable of output currents in excess of 20 mA , is biased for a low quiescent current to conserve power. When driving heavy loads, this leads to a small amount of crossover distortion.

## RESISTORS

Inspection of the gain equations in Figures 3 and 4 will show that the basic compressor and expandor circuit gains may be set entirely by resistor ratios and the internal voltage reference. Thus, any form of resistors that match well would suffice for these simple hook-ups, and absolute accuracy and temperature coefficient would be of no importance. However, as one starts to modify the gain equation with external resistors, the internal resistor accuracy and tempco be-
come very significant. Figure 15 shows the effects of temperature on the diffused resistors which are normally used in integrated circuits, and the ion-implanted resistors which are used in this carcuit. Over the critical $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range, there is a 10 -to- 1 improvement in drift from a $5 \%$ change for the diffused resistors, to a $0.5 \%$ change for the implemented resistors. The implanted resistors have another advantage in that they can be made $1 / 7$ the size of the diffused resistors due to the higher resistivity. This saves a significant amount of chip area.


Figure 14. Operational Amplifier


Figure 15. Resistance vs Temperature

## Signetics

## Linear Products

## NE/SA572 <br> Programmable Analog Compandor

## Product Specification

## DESCRIPTION

The NE572 is a dual-channel, high-performance gain control circuit in which either channel may be used for dynamic range compression or expansion. Each channel has a full-wave rectifier to detect the average value of input signal, a linearized, temperature-compensated variable gain cell ( $\Delta \mathrm{G}$ ) and a dynamic time constant buffer. The buffer permits independent control of dynamic attack and recovery time with minimum external components and improved low frequency gain control ripple distortion over previous compandors.
The NE572 is intended for noise reduction in high-performance audio systems. It can also be used in a wide range of communication systems and video recording applications.

## FEATURES

- Independent control of attack and recovery time
- Improved low frequency gain control ripple
- Complementary gain compression and expansion with external op amp
- Wide dynamic range - greater than 110dB
- Temperature-compensated gain control
- Low distortion gain cell
- Low noise $-6 \mu \mathrm{~V}$ typical
- Wide supply voltage range -6V-22V
- System level adjustable with external components


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 16 -Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | NE572D |
| 16 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE572N |
| 16 -Pin Plastic SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA572D |
| 16 -Pin Cerdip | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA572F |
| 16 -Pin Plastıc DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA572N |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 22 | $\mathrm{~V}_{\mathrm{DC}}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating temperature range <br> NE572 <br> SA572 | 0 to +70 <br> -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | 500 | mW |

DC ELECTRICAL CHARACTERISTICS Standard test conditions (unless otherwise noted) $V_{C C}=15 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$; Expandor mode (see Test Circuit). Input signals at unity gain level ( 0 dB ) $=100 \mathrm{mV}$ RMS at 1 kHz ; $\mathrm{V}_{1}=\mathrm{V}_{2} ; \mathrm{R}_{2}=3.3 \mathrm{k} \Omega ; \mathrm{R}_{3}=17.3 \mathrm{k} \Omega$.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE572 |  |  | SA572 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply voltage |  | 6 |  | 22 | 6 |  | 22 | $V_{D C}$ |
| ICC | Supply current | No signal |  |  | 6 |  |  | 6.3 | mA |
| $\mathrm{V}_{\mathrm{R}}$ | Internal voltage reference |  | 2.3 | 2.5 | 2.7 | 2.3 | 2.5 | 2.7 | $V_{D C}$ |
| $\begin{aligned} & \text { THD } \\ & \text { THD } \\ & \text { THD } \end{aligned}$ | Total harmonic distortion (untrimmed) <br> Total harmonic distortion (trimmed) <br> Total harmonic distortion (trimmed) | $\begin{gathered} 1 \mathrm{kHz} \mathrm{C}_{\mathrm{A}}=1.0 \mu \mathrm{~F} \\ 1 \mathrm{kHz} \mathrm{C}_{\mathrm{R}}=10 \mu \mathrm{~F} \\ 100 \mathrm{~Hz} \end{gathered}$ |  | $\begin{gathered} 0.2 \\ 0.05 \\ 0.25 \end{gathered}$ | 1.0 |  | $\begin{gathered} 0.2 \\ 0.05 \\ 0.25 \end{gathered}$ | 1.0 | \% <br> \% <br> \% |
|  | No signal output noise | input to $V_{1}$ and $V_{2}$ grounded $(20-20 \mathrm{kHz})$ |  | 6 | 25 |  | 6 | 25 | $\mu \mathrm{V}$ |
|  | DC level shift (untrimmed) | Input change from no signal to 100 mV RMS |  | $\pm 20$ | $\pm 50$ |  | $\pm 20$ | $\pm 50$ | mV |
|  | Unity gain level |  | -1 | 0 | +1 | -1.5 | 0 | +1.5 | dB |
|  | Large-signal distortion | $\mathrm{V}_{1}=\mathrm{V}_{2}=400 \mathrm{mV}$ |  | 0.7 | 3.0 |  | 0.7 | 3 | \% |
|  | Tracking error (measured relative to value at unity gain) $=$ <br> [ $\mathrm{V}_{\mathrm{O}}-\mathrm{V}_{\mathrm{O}}$ (unity gain)]dB $-V_{2} \mathrm{~dB}$ | Rectifier input $\begin{aligned} & V_{2}=+6 d B \quad V_{1}=0 d B \\ & V_{2}=-30 d B \quad V_{1}=0 d B \end{aligned}$ |  | $\begin{aligned} & \pm 0.2 \\ & \pm 0.5 \end{aligned}$ | $\begin{array}{r} -1.5 \\ +0.8 \\ \hline \end{array}$ |  | $\begin{aligned} & \pm 0.2 \\ & \pm 0.5 \end{aligned}$ | $\begin{aligned} & -2.5 \\ & +1.6 \end{aligned}$ | dB |
|  | Channel crosstalk | 200 mV RMs into channel A, measured output on channel B | 60 |  |  | 60 |  |  | dB |
| PSRR | Power supply rejection ratıo | 120 Hz |  | 70 |  |  | 70 |  | dB |

## TEST CIRCUIT



## AUDIO SIGNAL PROCESSING IC COMBINES VCA AND FAST ATTACK/SLOW RECOVERY LEVEL SENSOR

In high-performance audio gain control appilcations, it is desirable to independently control the attack and recovery time of the gain control signai. This is true, for example, in compandor applications for noise reduction In high end systems the input signal is usually spit into two or more frequency bands to optımize the dynamic behavior for each band This reduces low frequency distortion due to control signai ripple, phase distortion, high frequency channel overioad and noise modulation Because of the expense in hardware, multiple band signal processing up to now was limited to professional audio applications.
With the introduction of the Signetics NE572 this high-pertormance noise reduction concept becomes feasible for consumer hi fi appications The NE572 is a dual channel gain control iC Each channel has a linearized, temperature-compensated gain cell and an improved level senisor In conjunction with an external low noise op amp tor current-tovoltage conversion, the VCA features low distortion, low noise and wide dynamic range

The novel level sensor which provides gain control current for the VCA gives lower gain control ripple and independent control of fast attack, slow recovery dynamic response. An attack capacitor $C_{A}$ with an internal 10 k resistor $R_{A}$ defines the attack time $t_{A}$ The recovery time $t_{R}$ of a tone burst is defined by a recovery capacitor $C_{R}$ and an internal 10k resistor $R_{R}$ Typical attack tıme of 4 ms for the high-frequency spectrum and 40 ms for the low frequency band can be obtained with $0.1 \mu \mathrm{~F}$ and $1.0 \mu \mathrm{~F}$ attack capacitors, respectively Recovery time of 200 ms can be obtained with a $47 \mu \mathrm{~F}$ external capacitor. With the recovery capacitor added in the level sensor, the gain control ripple for low frequency signals is much lower than that of a simple RC ripple filter. As a result, the residual third harmonic distortion of low frequency signal in a two quad transconductance amplifier is greatly improved With the $10 \mu \mathrm{~F}$ attack capacitor and $47 \mu \mathrm{~F}$ recovery capacitor for a 100 Hz signal, the third harmonic distortion is improved by more than 10 dB over the simple RC ripple filter with a single $10 \mu \mathrm{~F}$ attack and recovery capacitor, while the attack time remains the same

The NE572 is assembled in a standard 16-pin dual in-line plastic package and in oversized

SOL package. It operates over a wide supply range from 6 V to 22 V . Supply current is less than 6 mA . The NE572 is designed for consumer application over a temperature range $0-70^{\circ} \mathrm{C}$. The SA572 is intended for applications from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## NE572 BASIC APPLICATIONS

## Description

The NE572 consists of two linearized, temp-erature-compensated gain cells $(\Delta G)$, each with a full-wave rectifier and a buffer amplifier as shown in the block diagram. The two channels share a 2.5 V common bias reference derived from the power supply but otherwise operate independently. Because of inherent low distortion, low noise and the capability to linearize large signals, a wide dynamic range can be obtained. The buffer amplifiers are provided to permit control of attack tıme and recovery tıme independent of each other. Partitioned as shown in the block diagram, the IC allows flexibility in the design of system levels that optımıze DC shift, ripple distortion, tracking accuracy and noise floor for a wide range of application requirements.

## Gain Cell

Figure 1 shows the circuit configuration of the gain cell. Bases of the differential pairs $Q_{1}-Q_{2}$ and $Q_{3}-Q_{4}$ are both tied to the output and inputs of OPA $A_{1}$. The negative feedback through $Q_{1}$ holds the $V_{B E}$ of $Q_{1}-Q_{2}$ and the $V_{B E}$ of $Q_{3}-Q_{4}$ equal. The following relationship can be derived from the transistor model equation in the forward active region.

$$
\Delta V_{\mathrm{BE}_{\mathrm{Q} 3-\mathrm{Q} 4}}=\Delta_{\mathrm{BE}_{\mathrm{Q} 1-\mathrm{Q} 2}}
$$

$\left(V_{B E}=V_{T} I_{n} I C / I S\right)$
$V_{T} I_{n}\left(\frac{1 / 2 I_{G}+1 / 2 l_{0}}{I_{S}}\right)-V_{T} I_{n}\left(\frac{1 / 2 I_{G}-1 / 2 l_{0}}{I_{S}}\right)$
$=V_{T} \ln \left(\frac{l_{1}+l_{\mathbb{N}}}{l_{S}}\right)-V_{T} I_{n}\left(\frac{l_{2}-l_{1}-l_{N}}{l_{S}}\right)(2)$
where $I_{I_{N}}=\frac{V_{\mathbb{I N}}}{R_{1}}$

$$
\begin{aligned}
& R_{1}=6.8 \mathrm{k} \Omega \\
& \mathrm{I}_{1}=140 \mu \mathrm{~A} \\
& \mathrm{I}_{2}=280 \mu \mathrm{~A}
\end{aligned}
$$

$I_{O}$ is the differential output current of the gain cell and $\mathrm{I}_{\mathrm{G}}$ is the gain control current of the gain cell.

If all transistors $Q_{1}$ through $Q_{4}$ are of the same size, equation (2) can be simplified to:

$$
\begin{equation*}
I_{O}=\frac{2}{I_{2}} \cdot I_{I N} \cdot I_{G}-\frac{1}{I_{2}}\left(I_{2}-2 I_{1}\right) \cdot I_{G} \tag{3}
\end{equation*}
$$

The first term of Equation 3 shows the multiplier relationship of a linearized two quadrant transconductance amplifier. The second term is the gain control feedthrough due to the mismatch of devices. In the design, this has been minimized by large matched devices and careful layout. Offset voltage is caused by the device mismatch and it leads to even harmonic distortion. The offset voltage can be trimmed out by feeding a current source within $\pm 25 \mu \mathrm{~A}$ into the THD trim pin.


The residual distortion is third harmonic distortion and is caused by gain control ripple. In a compandor system, available control of fast attack and slow recovery improve ripple distortion significantly. At the unity gain level of 100 mV , the gain cell gives THD (total harmonic distortion) of $0.17 \%$ typ. Output noise with no input signals is only $6 \mu \mathrm{~V}$ in the audio spectrum ( $10 \mathrm{~Hz}-20 \mathrm{kHz}$ ). The output current Io must feed the virtual ground input of an operational amplifier with a resistor from output to inverting input. The non-inverting input of the operational amplifier has to be biased at $\mathrm{V}_{\text {REF }}$ if the output current $\mathrm{I}_{\mathrm{O}}$ is DC coupled.

## Rectifier

The rectifier is a full-wave design as shown in Figure 2. The input voltage is converted to current through the input resistor $\mathrm{R}_{2}$ and turns on either $Q_{5}$ or $Q_{6}$ depending on the
signal polarity. Deadband of the voltage to current converter is reduced by the loop gain of the gain block $A_{2}$. If AC coupling is used, the rectifier error comes only from input bias current of gain block $A_{2}$. The input bias current is typically about 70 nA . Frequency response of the gain block $A_{2}$ also causes second-order error at high frequency. The collector current of $Q_{6}$ is mirrored and summed at the collector of $Q_{5}$ to form the full wave rectified output current $I_{R}$. The rectifier transfer function is

$$
\begin{equation*}
I_{R}=\frac{V_{I N}-V_{R E F}}{R_{2}} \tag{4}
\end{equation*}
$$

If $V_{I N}$ is $A C$-coupled, then the equation will be reduced to:

$$
I_{\mathrm{RAC}}=\frac{V_{I N}(A V G)}{R_{2}}
$$



Figure 2. Simplified Rectifier Schematic


TC11972S
Figure 3. Buffer Amplifier Schematic

The internal bias scheme limits the maximum output current $\mathrm{I}_{\mathrm{R}}$ to be around $300 \mu \mathrm{~A}$. Within a $\pm 1 \mathrm{~dB}$ error band the input range of the rectifier is about 52 dB .

## Buffer Amplifier

In audio systems, it is desirable to have fast attack time and slow recovery time for a tone burst input. The fast attack time reduces transient channel overload but also causes low-frequency ripple distortion. The low-frequency ripple distortion can be improved with the slow recovery time. If different attack times are implemented in corresponding frequency spectrums in a split band audio system, high quality performance can be achieved. The buffer amplifier is designed to make this feature available with minimum external components. Referring to Figure 3, the rectifier output current is mirrored into the input and output of the unipolar buffer amplifier $A_{3}$ through $Q_{8}, Q_{9}$ and $Q_{10}$. Diodes $D_{11}$ and $D_{12}$ improve tracking accuracy and provide common-mode bias for $A_{3}$. For a posi-tive-going input signal, the buffer amplifier acts like a voitage-follower. Therefore, the output impedance of $\mathrm{A}_{3}$ makes the contribution of capacitor CR to attack time insignificant. Neglecting diode impedance, the gain $\mathrm{Ga}(\mathrm{t})$ for $\Delta \mathrm{G}$ can be expressed as follows:

$$
\begin{aligned}
& G a(t)=\left(G a_{I N T}-G a_{F N L}\right) e^{\frac{-t}{\tau_{A}}}+G a_{F N L} \\
& G a_{I N T}=\text { Initial Gain } \\
& G a_{F N L}=\text { Final Gain } \\
& \tau_{A}=R_{A} \cdot C A=10 \mathrm{k} \cdot \mathrm{CA}
\end{aligned}
$$

where $\tau_{\mathrm{A}}$ is the attack time constant and $\mathrm{R}_{\mathrm{A}}$ is a 10 k internal resistor. Diode $D_{15}$ opens the feedback loop of $A_{3}$ for a negative-going signal if the value of capacitor CR is larger than capacitor CA. The recovery time depends only on $C R \cdot R_{\text {R }}$. If the diode impedance is assumed negligible, the dynamic gain $G_{R}(t)$ for $\Delta G$ is expressed as follows.

$$
\begin{aligned}
& G_{R}(t)=\left(G_{R} \operatorname{INT}-G_{R ~ F N L}\right) e^{\frac{-t}{\tau_{R}}}+G_{R F N L} \\
& \tau R=R_{R} \cdot C R=10 k \cdot C R
\end{aligned}
$$

where $\tau \mathrm{R}$ is the recovery time constant and $R_{R}$ is a $10 k$ internal resistor. The gain control current is mirrored to the gain cell through $Q_{14}$. The low level gain errors due to input blas current of $A_{2}$ and $A_{3}$ can be trimmed through the tracking trim pin into $A_{3}$ with a current source of $\pm 3 \mu \mathrm{~A}$.


## Basic Expandor

Figure 4 shows an application of the circuit as a simple expandor. The gain expression of the system is given by

$$
\begin{aligned}
& \frac{V_{\text {OUT }}}{V_{\text {IN }}}=\frac{2}{I_{1}} \cdot \frac{R_{3} \cdot V_{\text {IN(AVG })}}{R_{2} \cdot R_{1}} \\
& \left(I_{1}=140 \mu A\right)
\end{aligned}
$$

Both the resistors $R_{1}$ and $R_{2}$ are tied to internal summing nodes. $R_{1}$ is a 6.8 k internal resistor. The maximum input current into the gain cell can be as large as $140 \mu \mathrm{~A}$. This corresponds to a voltage level of $140 \mu \mathrm{~A}$. $6.8 \mathrm{k}=952 \mathrm{mV}$ peak. The input peak current
into the rectifier is limited to $300 \mu \mathrm{~A}$ by the internal bias system. Note that the value of $\mathrm{R}_{1}$ can be increased to accommodate higher input level. $R_{2}$ and $R_{3}$ are external resistors. It is easy to adjust the ratio of $R_{3} / R_{2}$ for desirable system voltage and current levels. A small $R_{2}$ results in higher gain control current and smaller static and dynamic tracking error. However, an impedance buffer $\mathrm{A}_{1}$ may be necessary if the input is voltage drive with large source impedance.
The gain cell output current feeds the summing node of the external OPA $A_{2} . R_{3}$ and $A_{2}$ convert the gain cell output current to the output voltage. In high-performance applications, $A_{2}$ has to be low-noise, high-speed and
wide band so that the high-performance output of the gain cell will not be degraded. The non-inverting input of $A_{2}$ can be biased at the low noise internal reference Pin 6 or 10. Resistor $R_{4}$ is used to bias up the output DC level of $A_{2}$ for maximum swing. The output $D C$ level of $A_{2}$ is given by
$V_{\mathrm{ODC}}=V_{\text {REF }}\left(1+\frac{R_{3}}{R_{4}}\right)-V_{B} \frac{R_{3}}{R_{4}}$
$V_{B}$ can be tied to a regulated power supply for a dual supply system and be grounded for a single supply system. CA sets the attack time constant and CR sets the recovery time constant.

## Basic Compressor

Figure 5 shows the hook-up of the circuit as a compressor. The IC is put in the feedback loop of the OPA $\mathrm{A}_{1}$. The system gain expression is as follows:
$\frac{V_{\mathrm{OUT}}}{V_{\mathrm{IN}}}=\left(\frac{I_{1}}{2} \cdot \frac{R_{2} \cdot R_{1}}{R_{3} \cdot V_{\mathrm{IN}(\mathrm{AVG})}}\right)^{1 / 2}$
$R_{D C 1}, R_{D C 2}$, and CDC form a DC feedback for $A_{1}$. The output DC level of $A_{1}$ is given by

$$
\begin{align*}
V_{\mathrm{ODC}}= & V_{\mathrm{REF}}\left(1+\frac{R_{\mathrm{DC} 1}+R_{\mathrm{DC} 2}}{R_{4}}\right) \\
& -V_{\mathrm{B}} \cdot\left(\frac{\mathrm{R}_{\mathrm{DC} 1}+R_{\mathrm{DC} 2}}{R_{4}}\right) \tag{8}
\end{align*}
$$

The zener diodes $D_{1}$ and $D_{2}$ are used for channel overload protection.

## Basic Compandor System

The above basic compressor and expandor can be applied to systems such as tape/disc noise reduction, digital audio, bucket brigade delay lines. Additional system design techniques such as bandlimitıng, band splitting, pre-emphasis, de-emphasis and equalization are easy to incorporate. The IC is a versatile functional block to achieve a high performance audio system. Figure 6 shows the system level diagram for reference.


Figure 5. Basic Compressor Schematic


Figure 6. NE572 System Level

## Linear Products

## NE572 AUTOMATIC LEVEL CONTROL



TC07272S
$V_{O D C}=V_{R E F}\left(1+\frac{R_{D C 1}+R_{D C 2}}{R_{4}}\right)$
WHERE $\quad \begin{aligned} & R_{4}=100 \mathrm{k} \\ & \\ & \mathrm{R}_{\mathrm{DC} 1}=\mathrm{R}_{\mathrm{DC} 2}=91 \mathrm{k} \\ & \\ & \mathrm{V}_{\mathrm{REF}}=25 \mathrm{~V}\end{aligned}$
OUTPUT LEVEL $=\left(\frac{R_{1} R_{2} I_{B}}{2 R_{3}}\right)\left(\frac{V_{I N}}{V_{I N(\text { avg })}}\right)$
GAIN $=\frac{R_{1} R_{2} l_{B}}{2 R_{3} V_{I N}(\text { avg })}$
WHERE $\quad \begin{aligned} & R_{1}=68 \mathrm{k} \text { (Internal) } \\ & \\ & R_{2}=33 \mathrm{k}\end{aligned}$
$\mathrm{R}_{2}=33 \mathrm{k}$
$R_{3}=173 \mathrm{k}$
$\mathrm{I}_{\mathrm{B}}=140 \mu \mathrm{~A}$
ATTACK TIME $=(10 \mathrm{k}) \mathrm{C}_{\mathrm{A}}$
RECOVERY TIME $=(10 k) C_{R}$
TO LIMIT THE GAIN AT VERY LOW INPUT LEVELS, ADD Rx
GAIN MAX $=\frac{\frac{R_{1}+R_{X}}{25 V} \times R_{2} \times I_{B}}{2 R_{3}}$
$\frac{V_{\mathbb{I N}}}{V_{\mathrm{IN}(\text { avg })}}=\frac{\pi}{2 \sqrt{2}}=111$
(FOR SINE WAVES)

NOTE:
Pin numbers are for side $A$ of the NE572.

## Signetics

## Linear Products

## DESCRIPTION

THE NE/SA575 is a precision dual gaincontrol circuit designed for low voltage applications. The NE575's channel 1 is an expandor, while channel 2 can be configured either for expandor, compressor, or automatic level controller (ALC) application.

## FEATURES

- Operating voltage range from $3 V$ to 7 V
- Reference voltage of $100 \mathrm{mV} \mathrm{VMS}=0 \mathrm{~dB}$
- One dedicated summing op amp per channel and two extra uncommitted op amps
- $600 \Omega$ drive capability
- Single or split supply operation
- Wide input/output swing capability


## APPLICATIONS

- Portable communications
- Cellular radio
- Cordless telephone
- Consumer audio
- Portable broadcast mixers
- Wireless microphones
- Modems
- Electric organs
- Hearing aids


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $20-$ Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | NE575N |
| 20 -Pin Plastic SOL | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | NE575D |
| 20 -Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA575N |
| 20 -Pin Plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA575D |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING |  | UNIT |
| :--- | :--- | :---: | :---: | :---: |
|  |  | NE575 | SA575 |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 8 | 8 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating ambient <br> temperature range | 0 to +70 | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## BLOCK DIAGRAM



See NOTES in back of this book for additional drawings.

ELECTRICAL CHARACTERISTICS Typical values are at $T_{A}=25^{\circ} \mathrm{C}$. Minımum and Maximum values are for the full operating temperature range 0 to $70^{\circ} \mathrm{C}$ for NE575, -40 to $+85^{\circ} \mathrm{C}$ for SA575 $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, unless otherwise specified Both channels are tested in the Expandor mode (see Figure 1)

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NE575 |  |  | SA575 |  |  |  |
|  |  |  | Min | TYP | Max | Min | Typ | Max |  |
| For compandor, Including summing amplifier |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage ${ }^{1}$ |  | 3 | 5 | 7 | 3 | 5 | 7 | $\checkmark$ |
| ICC | Supply current | No signal | 3 | 4 | 55 | 3 | 4 | 5.5 | mA |
| $\mathrm{V}_{\text {REF }}$ | Reference voltage ${ }^{2}$ | $\mathrm{V}_{C C}=5 \mathrm{~V}$ | 24 | 25 | 26 | 24 | 25 | 26 | V |
| $\mathrm{R}_{\mathrm{L}}$ | Summing amp output load |  | 10 |  |  | 10 |  |  | $k \Omega$ |
| THD | Total harmonic distortion | $1 \mathrm{kHz}, 0 \mathrm{~dB}$ BW $=35 \mathrm{kHz}$ |  | 012 | 10 |  | 0.12 | 15 | \% |
| $\mathrm{E}_{\mathrm{NO}}$ | Output voltage noise | $\mathrm{BW}=20 \mathrm{kHz}, \mathrm{R}_{\mathrm{S}}=0 \Omega$ |  | 6 | 20 |  | 6 | 30 | $\mu \mathrm{V}$ |
| OdB | Unity gain level | 1 kHz | -10 |  | 10 | -1.5 |  | 15 | dB |
| $\mathrm{V}_{\mathrm{OS}}$ | Output voltage offset | No sıgnal | -100 |  | 100 | -150 |  | 150 | mV |
|  | Output DC shift | No signal to OdB | -50 |  | 50 | -100 |  | 100 | mV |
|  | Tracking error relative to OdB | $1 \mathrm{kHz},+6 \mathrm{~dB}$ to -30 dB | -05 |  | 0.5 | -10 |  | 1.0 | dB |
|  | Crosstalk | $1 \mathrm{kHz}, 0 \mathrm{~dB}, \mathrm{C}_{\text {REF }}=220 \mu \mathrm{~F}$ |  | -80 | -65 |  | -80 | -65 | dB |
| For operational amplifier |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{0}$ | Output swing | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\mathrm{V}_{\text {CC }}-0.4$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | $\mathrm{V}_{\mathrm{CC}}-04$ | $\mathrm{V}_{\mathrm{cc}}-02$ |  | V |
| $\mathrm{R}_{\mathrm{L}}$ | Output load | 1 kHz | 600 |  |  | 600 |  |  | $\Omega$ |
| CMR | Input common-mode range |  | 0 |  | $V_{\text {cc }}$ | 0 |  | $\mathrm{V}_{\text {CC }}$ | V |
| CMRR | Common-mode rejection ratıo |  | 60 | 80 |  | 60 | 80 |  | dB |
| $\mathrm{I}_{B}$ | Input bias current | $\mathrm{V}_{\mathbb{I}}=05 \mathrm{~V}$ to 45 V | -03 |  | 03 | -0.5 |  | 05 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OS }}$ | Input offset voltage |  |  | 3 |  |  | 3 |  | mV |
| Avol | Open-loop gain | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 80 |  |  | 80 |  | dB |
| SR | Slew rate | Unity gain |  | 1 |  |  | 1 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| GBW | Bandwidth | Unity gain |  | 3 |  |  | 3 |  | MHz |
| $\mathrm{E}_{\mathrm{NI}}$ | Input voltage noise | $\mathrm{BW}=20 \mathrm{kHz}$ |  | 2.5 |  |  | 2.5 |  | $\mu \mathrm{V}$ |
| PSRR | Power supply rejection ratıo | $1 \mathrm{kHz}, 250 \mathrm{mV}$ |  | 60 |  |  | 60 |  | dB |

## NOTES:

1 Operation down to $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ is possible, but performance is significantly reduced See curve in Figure 5
2 Reference voltage, $V_{\text {REF }}$, is typically at $1 / 2 \mathrm{~V}_{\mathrm{CC}}$

## DESCRIPTION OF OPERATION

This section describes the basic subsystems and applications of the NE/SA575 Compandor More theory of operation on compandors can be found in AN174 and AN176. The typical applications of the NE575 low voltage compandor in an Expandor (1-2), Compressor (2.1) and Automatic Level Control (ALC) function are explanned. These three circuit configurations are shown in Figures 1, 2, 3 respectively
The NE575 has two channels for a complete companding system. The left channel A can be configured as a 1.2 Expandor while the right channel B can be configured as either a $2 \cdot 1$ Compressor, a 1:2 Expandor or an ALC. Each channel consists of the basic companding
building blocks of rectifier cell, varıable gain cell, summing amplifier and $V_{\text {REF }}$ cell In addition, the NE575 also has two additional high performance uncommitted op amps which can be utilized for applications such as filtering, pre-emphasis/de-emphasis or buffering

Figure 4 shows the complete schematic for the applications demo board Channel $A$ is configured as an expandor while channel $B$ is configured so that it can be used either as a compressor or as an ALC circuit The switch S1 toggles the circuit between compressor and ALC mode Jumpers J 1 and J 2 can be used to either include the additional op amps for signal conditioning or exclude them from the signal path Bread boarding space is provided for R1, R2,
$\mathrm{C} 1, \mathrm{C} 2, \mathrm{R} 10, \mathrm{R} 11, \mathrm{C} 10$ and C11 so that the response can be tailored for each individual need The components as specified are sultable for the complete audıo spectrum from 20 Hz to 20 kHz A circuit schematic for voice $(300 \mathrm{~Hz}$ to 3 kHz$)$ is shown in Figure 6

The most common configuration is as a unity gain non-Inverting buffer where R1, $\mathrm{C} 1, \mathrm{C} 2$, R10, C10 and C11 are elımınated and R2 and R11 are shorted Capacitors C3, C5, C8 and C12 are for DC blockıng, and R4 and R8 provide termination (for the capacitors) In systems where the inputs and outputs are AC coupled, these capacitors and resistors can be eliminated. Capacitors C4 and C9 are for setting the attack and release tıme constant.

C6 is for decoupling and stabilizing the voltage reference carcuit. The value of C6 should be such that it will offer a very low impedance to the lowest frequencies of interest. Too small a capacitor will allow supply ripple to modulate the audıo path. The better filtered the power supply, the smaller this capacitor can be. R5 and R12 provide DC reference voltage to the amplifiers of channel B. R6 and R7 provide a DC feedback path for the summing amp of channel B while C7 is a short-circuit to ground for signals. C14 and C15 are for power supply decoupling. C14 can also be eliminated if the power supply is well regulated with very low noise and ripple. Figure 5 shows the PC board layout of the applications demo board.

## DEMONSTRATED PERFORMANCE

The applications demo board was built and tested for a frequency range of 20 Hz to 20 kHz with the component values as shown in Figure 4 and $V_{C C}=5 \mathrm{~V}$. In the expandor mode, the typical input dynamic range was from -34 dB to +12 dB where 0 dB is equal to 100 mV RMs. The typical unity gain level measured at OdB @ 1 kHz input was $\pm 0.5 \mathrm{~dB}$ and the typical tracking error was $\pm 0.1 \mathrm{~dB}$ for input range of -30 to +10 dB .

In the compressor mode, the typical input dynamic range was from -42 dB to +18 dB with a trackıng error of $\pm 0.1 \mathrm{~dB}$ and the typical unity gain level was $\pm 0.5 \mathrm{~dB}$.

In the ALC mode, the typical input dynamic range was from -42 dB to +8 dB with typical output deviation of $\pm 0.2 \mathrm{~dB}$ about the nominal output of 0 dB . For inputs greater than +9 dB in ALC confıguratıon, the summing amplifier sometımes exhibits high frequency oscillations. There are several solutions to this problem. The first is to lower the values of R7 and R8 to $20 \mathrm{k} \Omega$ each. The second is to add a current lımiting resistor in series with C 13 at Pın 13. The third is to add a compensation capacitor of about 22 to 30 pF between the input and output of summing amplifier (Pins 12 and 14). With any one of the above recommendations, the
typical ALC mode input range increased to +18 dB yrelding a dynamic range of over 60 dB .

## EXPANDOR

The typical expandor configuration is shown in Figure 1. The variable gain cell and the rectifier cell are in the signal input path. The $V_{\text {REF }}$ is always $1 / 2$ of $V_{C C}$ which biases the summing amplifier at $1 / 2 \mathrm{~V}_{\mathrm{CC}}$ to provide the maxımum headroom without clipping. The 0 dB ref is $100 \mathrm{mV}_{\text {RMS }}$. The input is AC coupled through C5, and the output is AC coupled through C3. If in a system the inputs and outputs are AC coupled, then C3, C5, R3 and R4 can be elimınated thus requiring only one external component, C4. The variable gain cell and rectifier cell are DC coupled so any offset voltage between Pins 4 and 9 will cause small offset error current in the rectifier cell. This will affect the accuracy of the gain cell. This can be improved by using an extra capacitor from the input to Pin 4 and eliminating the DC connection between Pins 4 and 9 .

The expandor gain expression and the attack and release tıme constant is given by Equation 1 and Equation 2 respectively.

$$
\begin{gathered}
\text { Expandor gain }=\frac{4 \mathrm{~V}_{\mathrm{IN}}(\mathrm{avg})}{3.9 \mathrm{k} \times 100 \mu \mathrm{~A}} \text { Equation } 1 . \\
\text { where } \mathrm{V}_{\mathrm{IN}}(\mathrm{avg})=0.901 \mathrm{~V}_{\mathrm{IN}(\mathrm{RMS})} \\
\text { Equation } 2 .
\end{gathered}
$$

## COMPRESSOR

The typical compressor configuration is shown in Figure 2. In this mode, the rectifier cell and variable gain cell are in the feedback path. R6 and R7 provide the DC feedback to the summing amplifier. The input is AC coupled through C12 and output is AC coupled through C8. In a system with inputs and outputs $A C$ coupled, C 8 , C12, R8 and R9 could be eliminated and only R5, R6, R7, C7 and C13 would
be required. If the external components R5, R6, R7 and C7 are eliminated, then the output of the summing amplifier will motor-boat in absence of signals or at extremely low signals. This is because there is no DC feedback path from the output to input. In the presence of an AC signal this phenomenon is not observed and the circuit will appear to function properly.

The compressor gain expression and the attack and release time constant is given by Equation 3 and Equation 4 respectively.

Equation 3.

$$
\begin{array}{r}
\text { Compressor Gain }=\left[\frac{3.9 \mathrm{k} \times 100 \mu \mathrm{~A}}{4 \mathrm{~V}_{\mathrm{N}}(\mathrm{avg})}\right]^{1 / 2} \\
\text { Equation } 4 . \\
\tau_{\mathrm{R}}=\tau_{\mathrm{A}}=10 \mathrm{k} \times \mathrm{C}_{\mathrm{RECT}}=10 \mathrm{k} \times \mathrm{C} 4
\end{array}
$$

## AUTOMATIC LEVEL CONTROL

The typical Automatic Level Control circuit configuration is shown in Figure 3. It can be seen that it is quite similar to the compressor schematic except that the input to the rectifier cell is from the input path and not from the feedback path. The input is AC coupled through C12 and C13 and the output is AC coupled through C8. Once again, as in the previous cases, if the system input and output signals are already AC coupled, then C12, C13, C8, R8 and R9 could be eliminated. Concerning the compressor, removing R5, R6, R7 and C7 will cause motor-boating in absence of signals. $\mathrm{C}_{\text {COMP }}$ is necessary to stabilize the summing amplifier at higher input levels. This circuit provides an input dynamic range greater than 60 dB with the output within $\pm 0.5 \mathrm{~dB}$ typical. The necessary design expressions are given by Equation 5 and Equation 6 respectively.

Equation 5.

$$
A L C \text { gain }=\frac{3.9 \mathrm{k} \times 100 \mu \mathrm{~A}}{4 \mathrm{~V}_{\mathrm{IN}}(\mathrm{avg})}
$$

Equation 6.

$$
\tau_{R}=\tau_{A}=10 \mathrm{k} \times \mathrm{C}_{\mathrm{RECT}}=10 \mathrm{k} \times \mathrm{C} 9
$$

Linear Products

## Section 5 Data Communications

## INDEX

LINE DRIVERS/RECEIVERS
Symbols and Definitions for Line Drivers ..... 5-3
AM26LS30 Dual Differential RS-422 Party Line/Quad Single-Ended RS-423 Line Driver ..... 5-4
AM26LS31 Quad High-Speed Differential Line Driver ..... 5-12
AM26LS32/33 Quad High Speed Differential Line Receivers ..... 5-18
MC1488 Quad Line Driver ..... 5-22
MC1489/A Quad Line Receivers. ..... 5-26
AN113 Using the MC1488/1489 Line Drivers and Receivers ..... 5-29
NE5170 Octal Line Driver ..... 5-32
NE5180/81 Octal Line Receiver ..... 5-39
MODEMS NE5050 Power Line Modem ..... 5-44
AN1951 NE5050: Power Line Modem Application Board Cookbook . ..... 5-50
NE5080 High-Speed FSK Modem Transmitter (IEEE 802.4) ..... 5-78
NE5081 High-Speed FSK Modem Receiver (IEEE 802.4) ..... 5-82
AN195 Applications Using the NE5080/5081 ..... 5-86
AN1950 Application of NE5080 and NE5081 With Frequency Deviation
Reduction ..... 5-94
FIBER OPTICS
NE5210 Transimpedance Amplifier ..... 5-97
NE/SA5211 Transimpedance Amplifier ..... 5-111
NE/SA/SE5212 Transimpedance Amplifier ..... 5-125
NE/SA5214 Postamplifier with Link Status Indicator ..... 5-139
NE/SA5217 Postamplifier with Link Status Indicator ..... 5-146

# Symbols and Definitions for Line Drivers 

Linear Products

## Current Into or Out of Slew Control Pin (Islew) <br> Differential Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ or $\overline{\mathrm{V}}_{\mathrm{O}}, \mathrm{V}_{\mathrm{T}}$ or $\overline{\mathrm{V}}_{\mathrm{T}}$ ) <br> For a differential line driver (i.e., an RS-422

 driver) this is the differential output voltage for an input voltage which is a logic HIGH ( $\mathrm{V}_{\mathrm{O}}$ ) or LOW ( $\bar{V}_{O}$ ) $V_{O}$ is usually measured with no applied output load while $V_{T}$ is the differential output voltage with a specified output load.
## Enable

For line drivers and receivers having an ENABLE (or ENABLE) input, the application of a specified logic voltage to this input will force the outputs into a high resistance (HighZ) state. In this state, the circuit has a minimal loading effect on the transmission or bus line being driven by the output.

## Failsafe (FS)

For line recelvers having a FAILSAFE (FS) input, the application of specified voltages to this input will force the outputs to correspondingly specified logic states, $V_{\text {OFS }}$ (defined below), when fault conditions occur on the transmission line.
Failsafe Output Voltage (Vofs)
For line receivers the voltage to which the outputs are forced when specified fault conditions occur on the transmission line and when a specified voltage is applied to the FAILSAFE (FS) input.

## Hysteresis ( $\mathbf{V}_{\mathbf{H}}$ )

For line receivers: the difference between the high and low threshold voltages, $\mathrm{V}_{\mathrm{TH}}$ and $\mathrm{V}_{\mathrm{TL}}$ (defined below).

## Input Current ( $\mathbf{I}_{1 \text { N }}$ )

For a line receiver the current flowing into the transmission line input at a specified input voltage.

## Input Clamp Voltage ( $\mathrm{V}_{\mathrm{CL}}$ )

For a line driver: the input voltage applied to an input below which the driver clamps this voltage. $\mathrm{V}_{\mathrm{CL}}$ is specified for a particular current flowing from the driver into the voltage source.

## Input High Current ( $\mathbf{I I H}^{\boldsymbol{H}}$ )

The current flowing into or out of a Logic input when a specified Logic HIGH voltage is applied to that input (2.7V).

## Input High Current ( $I_{1}$ )

The current into or out of a Logic input when $\mathrm{V}_{\mathrm{CC}}$ is applied to that input ( 5.5 V ).

## Input High Threshold Voltage

 ( $\mathrm{V}_{\mathrm{TH}}$ )For a line receiver: the differential input voltage at the transmission line input above which the output is in a defined logic state.
Input High Voltage ( $\mathbf{V}_{\mathbf{I H}}$ )
The range of input voltages recognized by a logic input as a logic HIGH.
Input Low Current ( $\mathrm{IL}_{\mathrm{L}}$ )
The current flowing into or out of a logic input when a specified logic LOW voltage is applied to that input.

## Input Low Threshold Voltage ( $V_{T L}$ )

For a line receiver: the differential input voltage below which the output is in a defined logıc state
Input Low Voltage ( $\mathrm{V}_{\mathrm{IL}}$ )
The range of input voltages recognized by a logic input as a logic LOW.
Input Resistance ( $\mathrm{R}_{\mathbf{I N}}$ )
For a line recelver the DC resistance of the transmission line input over a specified input voltage range.

## Mode

For line drivers having a MODE input the application of specified voltages to this input will force the driver outputs to comply with correspondingly specified EIA transmission standards, e g., RS-232 or RS-423.

## Negative Power Supply Current <br> ( $\mathrm{IEE}^{\text {) }}$

Open-Circuit Input Voltage ( $\mathrm{V}_{10 \mathrm{C}}$ )
For a line receiver the voltage to which the transmission line input of the circuit reverts when no external connection is made at this input.

## Output Current High-Z (Io)

The current flowing into or out of an output when that output is in a High-Z state (see ENABLE definition). Io is specified at a particular applied output voltage.

## Output High Voltage ( $\mathbf{V}_{\mathrm{OH}}$ )

The HIGH voltage at an output (for a driver or receiver) for specified load conditions, i.e., $\mathrm{R}_{\mathrm{L}}$ or lout, and input voltages.

## Output Low Voltage ( $\mathrm{V}_{\mathrm{OL}}$ )

The LOW voltage at an output (for a driver or receiver) for specified load conditions, i.e., $R_{L}$ or lout, and input voltages.

## Output Leakage Current ( $\mathrm{Ix}^{\mathrm{x}}$ )

The current flowing into or out of an output when no power is applied to the circuit. ICEx is spectified at a particular applied output voltage and input conditions.

## Output Resistance (Rout)

For a line driver: the output resistance over a specified output voltage range.

## Output Short-Circuit Current (Is)

 The current flowing into or out of an output when the output is connected to the generator circuit ground for a line receiver or digital ground for a line driver.
## Output Unbalance Voltage

$\left(\mathbf{V}_{\mathbf{O H}}\left|-\left|\mathbf{V}_{\mathrm{OL}}\right|,\left|\mathbf{V}_{\mathbf{T}}\right|-\left|\overline{\mathbf{V}}_{\mathbf{T}}\right|\right)\right.$
For a line driver: the difference between the absolute values of $V_{O H}$ and $V_{O L}$ or $V_{T}$ and $\bar{V}_{T}$.

## Output Offset Voltage (Vos or

 $\overline{\mathrm{V}}_{\mathrm{OS}}$ )For a differential line driver, i.e. RS-422, the difference between the actual voltage at the center of the output load and the generator crrcuit ground. $\mathrm{V}_{\mathrm{OS}}$ is measured with $\mathrm{V}_{T}$ at the output and $\bar{V}_{O S}$ with $\bar{V}_{T}$ at the output.

## Positive Power Supply Current (Icc)

Propagation Delay ( $t_{p x x}$ )
The time delay between specified reference points on the input and output waveforms of a line driver or recelver. The symbol $X$ can be H , L or Z specifying HIGH, LOW or High-Z, respectively; ı.e , tpLz is the propagation delay for the output of a line driver to change from an output LOW to a High-Z state after the application of a signal to the ENABLE input.

Rise and Fall Times ( $\mathbf{t}_{\mathbf{R}}$ and $\mathbf{t}_{\mathbf{F}}$ )
For a line driver: the time delays between the $10 \%$ and $90 \%$ points on the rising and falling output waveforms following a change in the logic voltage at the input.

## AM26LS30 <br> Dual Differential RS-422 Party Line/ Quad Single-Ended RS-423 Line Driver

Preliminary Specification

## Signetics

## Linear Products

## DESCRIPTION

The AM26LS30 is a line driver designed for digital data transmıssion. A mode control input provides a choice of operation either as two differential line drivers which meet all the requirements of EIA Standard RS-422 or as four independent single-ended RS-423 line drivers.
In the differential mode, the outputs have individual 3-State controls. In the high impedance state, these outputs will not clamp the line over a common mode transmission line voltage of $\pm 10 \mathrm{~V}$. A typical full duplex system consists of the AM26LS30 differential line driver and up to twelve AM26LS32 line receivers, or the AM26LS32 line receiver and up to thirty-two AM26LS30 differential drivers.
A slew control pin allows the use of an external capacitor to control slew rate for suppression of near-end cross talk to receivers in the cable.

The AM26LS30 is constructed using high speed oxide isolated bipolar processing.

## FEATURES

- Dual RS-422 line driver or quad RS-423 line driver
- Driver outputs do not clamp line with power off or in high impedance state
- Individual 3-State controls when used in differential mode
- Low $I_{C C}$ and $I_{E E}$ power consumption
- RS-422 differential mode: 35mW/driver typ
- RS-423 single-ended mode: 26mW/driver typ
- Individual slew rate control for each output
- $50 \Omega$ transmission line drive capability (RS-422 into virtual ground)
- Low current PNP inputs compatible with TTL, MOS and CMOS
- High capacitive load drive capability
- Exact replacement for DS16/3691
- High speed oxide isolated bipolar processing


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| $16-$ Pın Plastıc DIP | 0 to $+70^{\circ} \mathrm{C}$ | AM26LS30CN |
| 16 -Pın Plastıc SO | 0 to $+70^{\circ} \mathrm{C}$ | AM26LS30CD |
| $16-$ Pın Plastıc DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | AM26LS30IN |
| 16 -Pın Plastıc SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | AM26LS30ID |
| 16 -Pın Plastıc DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM26LS30MN |
| $16-$ Pın Ceramıc DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM26LS30MF |

## PIN CONFIGURATION



FUNCTION TABLE

| MODE | INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{A}$ (D) $\mathbf{B}$ (C) | $\mathbf{A}$ (D) $\mathbf{B}$ (C) |  |  |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | $Z$ | $Z$ |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | $Z$ | $Z$ |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be imparred)

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{Cc}}$ | Supply voltage V+ | 7 | V |
| $\mathrm{V}_{\mathrm{EE}}$ | V- | -7 | V |
| $\mathrm{V}_{\text {IN }}$ | Input voltage | -5 V to $\mathrm{V}_{C C}$ | V |
| $\mathrm{V}_{\text {OUt }}$ | Output voltage (Power Off) | $\pm 13.5$ | V |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | 600 | mW |
| $\mathrm{T}_{\text {A }}$ | Ambient temperature range AM26LS31C | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
|  | AM26LS311 | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
|  | AM26LS32M | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead soldering temperature (10 seconds) | 300 | ${ }^{\circ} \mathrm{C}$ |

POWER DISSIPATION TABLE

| PACKAGE | POWER DISSIPATION | DERATING <br> FACTOR | ABOVE <br> $\mathbf{T}_{\mathbf{A}}$ |
| :---: | :--- | :---: | :---: |
| N | $1,488 \mathrm{~mW}$ | $11.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ |
| D | $1,262 \mathrm{~mW}$ | $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ |
| F | $1,250 \mathrm{~mW}$ | $10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ |

## Dual Differential RS-422 Party Line/

 Quad Single-Ended RS-423 Line DriverDC ELECTRICAL CHARACTERISTICS over the operating temperature range. The following conditions apply unless otherwise specified AM26LS30M, $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$, $V_{E E}=G N D, A M 26 L S 30 C, T_{A}=0$ to $70^{\circ} \mathrm{C}, V_{C C}=5.0 \mathrm{~V} \pm 5 \%, V_{E E}=G N D ; A M 26 L S 301$, $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=\mathrm{GND}$ RS-422 Connection, Mode Voltage $\leqslant 08 \mathrm{~V}$

| SYMBOL ${ }^{2}$ | PARAMETER | TEST CONDITIONS ${ }^{3}$ |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ ${ }^{1}$ | Max |  |
| $\mathrm{V}_{\mathrm{O}}$ | Differential output Voltage, $\mathrm{V}_{\mathrm{A}, \mathrm{B}}$ | $\mathrm{R}_{\mathrm{L}}=\infty$ | $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}$ |  | 36 | 60 | V |
| $\bar{V}_{0}$ |  |  | $\mathrm{V}_{\text {IN }}=08 \mathrm{~V}$ |  | -3.6 | -60 | V |
| $\mathrm{V}_{\text {T }}$ | Differential output <br> Voltage, $\mathrm{V}_{\mathrm{A}, \mathrm{B}}$ <br> Common mode offset voltage | $R_{L}=100 \Omega$ | $\mathrm{V}_{\text {IN }}=20 \mathrm{~V}$ | 2.0 | 24 |  | V |
| $\begin{aligned} & \overline{V_{T}} \\ & \mathrm{~V}_{\mathrm{OS}}, \overline{\mathrm{~V}_{\mathrm{OS}}} \end{aligned}$ |  |  | $R_{L}=100 \Omega$ | -20 | $\begin{gathered} -24 \\ 2.5 \end{gathered}$ | 0.4 | $\mathrm{v}$ |
| $\left\|\mathrm{V}_{T}\right\|-\left\|\overline{V_{T}}\right\|$ | Difference in differential output voltage | $R_{L}=100 \Omega$ |  |  | 0.005 | 0.4 | V |
| $\left\|\mathrm{V}_{\mathrm{OS}}\right\|-\left\|\overline{\overline{O S S}^{\prime}}\right\|$ | Difference in common mode offset voltage | $R_{L}=100 \Omega$ |  |  | 0.005 | 30 | V |
| $\mathrm{V}_{S S}$ | $\left\|V_{T}-\overline{V_{T}}\right\|$ | $R_{L}=100 \Omega$ |  | 4.0 | 48 |  | V |
| $V_{\text {CMR }}$ | Output voltage common mode range | $V_{\text {ENABLE }}=24 \mathrm{~V}$ |  | $\pm 10$ |  |  | V |
| ${ }_{\text {X }} \times$ | Output leakage current | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | $V_{C M R}=10 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IxB |  |  | $\mathrm{V}_{\text {CMR }}=-10 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| lox | Off state (high Z) output current | $V_{C C}=\mathrm{Max}$ | $\mathrm{V}_{\text {CMR }} \leqslant 10 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | $V_{\text {CMR }}>-10 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{SA}}, \mathrm{I}_{\text {SB }}$ | Output short circuit current | $\mathrm{V}_{\text {IN }}=24 \mathrm{~V}$ | $\mathrm{V}_{\text {OA }}=0 \mathrm{~V}$ |  | -80 | -150 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{OB}}=6 \mathrm{~V}$ |  | 80 | 150 | mA |
|  |  | $\mathrm{V}_{\mathrm{IN}}=04 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{OA}}=6 \mathrm{~V}$ |  | 80 | 150 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{OB}}=0 \mathrm{~V}$ |  | -80 | -150 | mA |
| ICC | Supply current |  |  |  | 18 | 30 | mA |
| $\mathrm{V}_{1 \mathrm{H}}$ | High level input voltage |  |  | 20 |  |  | V |
| $\mathrm{V}_{1 \mathrm{~L}}$ | Low level input voltage |  |  |  |  | 0.8 | $\checkmark$ |
| $\mathrm{I}_{\mathrm{H}}$ | High level input current | $\mathrm{V}_{\text {IN }}=24 \mathrm{~V}$ |  |  | 10 | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\text {CC }}$ |  |  | 10 | 100 | $\mu \mathrm{A}$ |
| ILI | Low level input current | $\mathrm{V}_{\text {IN }}=04 \mathrm{~V}$ |  |  | -30 | -200 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{1}$ | Input clamp voltage | $\mathrm{I}_{\mathrm{N}}=-12 \mathrm{~mA}$ |  |  |  | -15 | V |

AC ELECTRICAL CHARACTERISTICS EIA RS-422 Connection, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=\mathrm{GND}$, Mode $=04 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL ${ }^{2}$ | PARAMETER | TEST CONDITIONS ${ }^{3}$ | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ ${ }^{1}$ | Max |  |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time | $R_{L}=100 \Omega, C_{L}=500 p F$, Figure 1 |  | 120 | 200 | ns |
| $t_{f}$ | Fall tıme | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$, Figure 1 |  | 120 | 200 | ns |
| $\mathrm{t}_{\text {PDH }}$ | Output propagation delay | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$, Figure 1 |  | 120 | 200 | ns |
| $t_{\text {PDL }}$ | Output propagation delay | $R_{L}=100 \Omega, C_{L}=500 p F$, Figure 1 |  | 120 | 200 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLZ}} \\ & \mathrm{t}_{\mathrm{PHZ}} \end{aligned}$ | Output enable to output | $R_{L}=450 \Omega, C_{L}=500 p F$, Figure 2 |  | 180 | 300 | ns |
|  |  |  |  | 250 | 350 | ns |
| $t_{P Z L}$ <br> $t_{\text {PZH }}$ | Output enable to output | $R_{L}=450 \Omega, C_{L}=500 p F$, Figure 2 |  | 250 | 350 | ns |
|  |  |  |  | 180 | 300 | ns |

## NOTES:

1 Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=\mathrm{GND}, 25^{\circ} \mathrm{C}$ ambient and maximum loading
2 Symbols and definitions correspond to EIA RS-422 where applicable
3 RL connected between each output and its complement


NOTE:
*Current probe is the easiest way to display a differential waveform
Figure 1. Switching Time Waveforms and AC Test Circuits for EIA RS-422 Connection


Figure 2. 3-State Delays

## Dual Differential RS-422 Party Line/

 Quad Single-Ended RS-423 Line DriverDC ELECTRICAL CHARACTERISTICS over the operating temperature range. The following conditions apply unless otherwise specified: AM26LS30 $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$, $V_{E E}=-5.0 \mathrm{~V} \pm 10 \%, A M 26 \mathrm{LS} 30 \mathrm{~T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5.0 \%$, $\mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V} \pm \% 5, \mathrm{RS}-423$ Connection, Mode Voltage $\geqslant 2.0 \mathrm{~V}$.

| SYMBOL ${ }^{2}$ | PARAMETER | TEST CONDITIONS |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ ${ }^{1}$ | Max |  |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | $\begin{aligned} R_{L} & ={ }^{\infty} \text { Note } 3 \\ \left\|V_{C C}\right\| & =\left\|V_{E E}\right\|=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{1 \mathrm{~N}}=2.4 \mathrm{~V}$ | 4.0 | 4.4 | 6.0 | V |
| $\overline{V_{0}}$ |  |  | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | -4.0 | -4.4 | -6.0 | V |
| $V_{T}$ | Output voltage | $\begin{gathered} R_{L}=450 \Omega \\ \left\|V_{C C}\right\|=\left\|V_{E E}\right\|=475 \mathrm{~V} \end{gathered}$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ | 3.6 | 4.1 |  | V |
| $\overline{V_{T}}$ |  |  | $\mathrm{V}_{\text {IN }}=04 \mathrm{~V}$ | -3.6 | -4.1 |  | V |
| $\left\|V_{T}\right\|-\left\|\overline{V_{T}}\right\|$ | Output unbalance | $\left\|\mathrm{V}_{\mathrm{CC}}\right\|=\left\|\mathrm{V}_{\mathrm{EE}}\right\|$, | $450 \Omega$ |  | 0.02 | 0.4 | V |
| $1 \mathrm{x}+$ | Output leakage power off | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=6 \mathrm{~V}$ |  | 2.0 | 20 | $\mu \mathrm{A}$ |
| $1 \times$ - |  |  | $\mathrm{V}_{\mathrm{O}}=-6 \mathrm{~V}$ |  | -2.0 | -20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{s}}+$ | Output short circuit current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |  | -80 | -150 | mA |
| Is- |  |  | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  | 80 | 150 | mA |
| Islew | Slew control current | $\mathrm{V}_{\text {SLEW }}=\mathrm{V}_{\mathrm{EE}}+0.9 \mathrm{~V}$ |  |  | $\pm 140$ |  | $\mu \mathrm{A}$ |
| ICC | Positive supply current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}={ }^{\infty}$ |  |  | 18 | 30 | mA |
| $\mathrm{I}_{\mathrm{EE}}$ | Negative supply current | $\mathrm{V}_{\mathrm{IN}}=04 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}={ }^{\infty}$ |  |  | -10 | -22 | mA |
| $\mathrm{V}_{1 H}$ | High level input voltage |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low level input voltage |  |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | High level input current |  | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | 1.0 | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\text {CC }}$ |  | 10 | 100 | $\mu \mathrm{A}$ |
| ILL | Low level input current | $\mathrm{V}_{\mathrm{IN}}=04 \mathrm{~V}$ |  |  | =n130 | -200 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{1}$ | Input clamp voltage | $\mathrm{I}_{\mathrm{IN}}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | V |

AC ELECTRICAL CHARACTERISTICS EIA RS-423 Connection, $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}$, Mode $=2.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| SYMBOL ${ }^{2}$ | PARAMETER | TEST CONDITIONS |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ ${ }^{1}$ | Max |  |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time | $R_{L}=450 \Omega, C_{L}=500 \mathrm{pF}$ <br> Figure 3 | $\mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}$ |  | 120 | 300 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{C}}=50 \mathrm{pF}$ |  | 3.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | Fall time | $R_{L}=450 \Omega, C_{L}=500 \mathrm{pF}$ <br> Figure 3 | $\mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}$ |  | 120 | 300 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{C}}=50 \mathrm{pF}$ |  | 30 |  | $\mu \mathrm{s}$ |
| $\mathrm{S}_{\text {RC }}$ | Slew rate coefficient | $R_{L}=450 \Omega, C_{L}=500 \mathrm{pF}$, Figure 3 |  |  | 0.06 |  | $\mu \mathrm{s} / \mathrm{pF}$ |
| $\mathrm{t}_{\text {PDH }}$ | Output propagation delay | $\begin{aligned} R_{L}=450 \Omega, C_{L} & =500 \mathrm{pF}, \text { Figure } 3 \\ C_{C} & =0 p F \end{aligned}$ |  |  | 180 | 300 | ns |
| ${ }_{\text {tpDL }}$ | Output propagation delay | $\begin{aligned} R_{L}=450 \Omega, C_{L} & =500 \mathrm{pF}, \text { Figure } 3 \\ C_{C} & =0 p F \end{aligned}$ |  |  | 180 | 300 | ns |

## NOTES:

1 Typical limits are at $\mathrm{V}_{\mathrm{CC}}=50 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maxımum loading
Symbols and definitions correspond to EIA RS-423 where applicable
Output voltage is +39 V minımum and -39 V mınımum at $-55^{\circ} \mathrm{C}$

Dual Differential RS-422 Party Line/



## Dual Differential RS-422 Party Line/ Quad Single-Ended RS-423 Line Driver




## Dual Differential RS-422 Party Line/



## Signetics

## Linear Products

## DESCRIPTION

The AM26LS31 is a quad differential line driver, designed for digital data transmission over balanced lines. The AM26LS31 meets all the requirements of EIA standard RS-422 and Federal standard 1020. It is designed to provide unipolar differential drive to twisted-pair or paral-lel-wire transmission lines. The circuit provides an enable and disable function common to all four drivers. The AM26LS31 features 3-state outputs and logical ORed complementary enable inputs. The inputs are all LS compatible and are all one unit load.
The AM26LS31 is constructed using advanced Low Power Schottky processing.

## FEATURES

- Output skew of $2.0 n s$ typical
- Input to output delay: 12ns
- Operation from single +5 V
- 16-pin DIP and SO packages
- Four line drivers in one package
- Output short-circuit protection
- Complementary outputs
- Meets EIA standard RS-422
- High output drive capability for $100 \Omega$ terminated transmission lines
- Available in military and commercial temperature range
- Advanced low power Schottky processing
- Outputs won't load line when $\mathrm{V}_{\mathrm{CC}}=\mathbf{O V}$


## APPLICATIONS

- Data communications equipment
- Computer peripherals
- Workstations
- Automatic test equipment

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| $16-$ Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | AM26LS31CN |
| 16 -Pin SO | 0 to $+70^{\circ} \mathrm{C}$ | AM26LS31CD |
| $16-$ Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | AM26LS31IN |
| 16 -Pin SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | AM26LS31ID |
| $16-$ Pin Cerdip | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM26LS31MF |
| 16 -Pin Plastic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM26LS31MN |

## PIN CONFIGURATION



FUNCTION TABLE (Each Driver)

| INPUT | ENABLES |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| A | G | $\overline{\mathbf{G}}$ | A | $\overline{\mathbf{A}}$ |
| H | H | X | H | L |
| L | H | X | L | H |
| H | X | L | H | L |
| L | X | L | L | H |
| X | L | H | Z | Z |

NOTES:
$H=$ High level
L = Low level
X $=$ Irrelevant
$Z=$ High-Impedance (OFF)

Quad High-Speed Differential Line Driver

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 7 | V |
| $\mathrm{~V}_{\text {IN }}$ | Input voltage | 7 | V |
|  | Output off-state voltage | 55 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating temperature range |  |  |
|  | AM26LS31MF | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
|  | AM26LS31MN | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
|  | AM26LS31IN | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
|  | AM26LS31ID | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
|  | AM26LS31CN | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
|  | AM26LS31CD | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead temperature (soldering 10sec max.) | 300 | ${ }^{\circ} \mathrm{C}$ |

## DISSIPATION DERATING TABLE

| PACKAGE | POWER RATING | DERATING FACTOR | ABOVE T $_{\mathbf{A}}$ |
| :---: | :---: | :---: | :---: |
| F | 1250 mW | $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ |
| N | 1488 mW | $11.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ |
| D | 1126 mW | $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ |

## Quad High-Speed Differential Line Driver

AM26LS31

DC AND AC ELECTRICAL CHARACTERISTICS $V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=-55$ to $+125^{\circ} \mathrm{C}$ for AM26LS31MF and AM26LS31MN; $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ for AM26LS31IN and AM26LS311D; $\mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}$ for AM26LS31CN and AM26LS31CD, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ ${ }^{1}$ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High voltage | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{Min.,} \\ \mathrm{I}_{\mathrm{OH}}=-20 \mathrm{~mA} \end{gathered}$ | 25 | 3.0 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{lOL}=20 \mathrm{~mA} \end{aligned}$ |  | 0.3 | 05 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High voltage | $V_{C C}=M i n$ | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low voltage | $V_{\text {CC }}=$ Max. |  |  | 0.8 | V |
| IIL | Input Low current | $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =\mathrm{Max} . \\ \mathrm{V}_{\mathrm{IN}} & =0.4 \mathrm{~V} \end{aligned}$ |  | -0.26 | -036 | mA |
| $\mathrm{IIH}^{\text {H}}$ | Input High current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.}, \\ & \mathrm{~V}_{\mathrm{IN}}=2.7 \mathrm{~V} \end{aligned}$ |  | 0001 | 20 | $\mu \mathrm{A}$ |
| 1 | Input reverse current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{V}_{\mathrm{IN}}=7.0 \mathrm{~V} \end{aligned}$ |  | 0001 | 01 | mA |
| 10 | OFF-state (high-impedance) output current | $\begin{aligned} V_{C C} & =M a x, \\ V_{O} & =555 \mathrm{~V} \\ V_{O} & =0.5 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 06 \\ -0050 \end{gathered}$ | $\begin{gathered} 20 \\ -20 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $V_{1}$ | Input clamp voltage | $\begin{aligned} & V_{C C}=M . \mathrm{In} .^{2} \\ & I_{I_{N}}=-18 \mathrm{~mA} \end{aligned}$ |  | -0.8 | -1.5 | V |
| Isc | Output short-circuit current | $\mathrm{V}_{\mathrm{CC}}=$ Max. | -30 |  | -150 | mA |
| ICC | Power supply current | $\mathrm{V}_{\text {CC }}=$ Max; all outputs disabled |  | 40 | 80 | mA |
| tplH | Input to output | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, load $^{2}$ |  | 9 | 20 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Input to output | $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$, load $^{2}$ |  | 9 | 20 | ns |
| SKEW | Output to output | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{load}^{2}$ |  | 2 | 6 | ns |
| tLz | Enable to output | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 17 | 35 | ns |
| $t_{H Z}$ | Enable to output | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 12 | 30 | ns |
| $\mathrm{t}_{\mathrm{LL}}$ | Enable to output | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{load}^{2}$ |  | 14 | 45 | ns |
| $\mathrm{tzH}^{\text {l }}$ | Enable to output | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, load $^{2}$ |  | 12 | 40 | ns |

NOTES:

1. All typical values are $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=50 \mathrm{~V}$
2. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\text {IN }}=13 \mathrm{~V}$ to $\mathrm{V}_{\text {OUT }}=13 \mathrm{~V}, \mathrm{~V}_{\text {PULSE }}=0 \mathrm{~V}$ to 30 V

## Quad High-Speed Differential Line Driver

## TIMING DIAGRAMS



TYPICAL PERFORMANCE CHARACTERISTICS


## Quad High-Speed Differential Line Driver

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


## Signetics

Linear Products

## DESCRIPTION

The AM26LS32 and AM26LS33 are quad line receivers with the AM26LS32 designed to meet all of the requirements of RS-422 and RS-423 and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission.

The AM26LS32 features an input sensitivity of $\pm 200 \mathrm{mV}$ over the common mode input range of $\pm 7 \mathrm{~V}$.

The AM26LS33 features an input sensitivity of $\pm 500 \mathrm{mV}$ over the common mode input voltage range of $\pm 15 \mathrm{~V}$.
The AM26LS32 and AM26LS33 provide an enable and disable function common to all four receivers. Both parts feature 3 -State outputs with 8 mA sink capability and incorporate a fall-safe input-output relationship which forces the outputs high when the inputs are open.

# AM26LS32/33 Quad High Speed Differential Line Receivers 

## Objective Specification

## FEATURES

- Input voltage range of 15 V (differential or common mode) on AM26LS33; 7V (differential or common mode) on AM26LS32
- $\pm 0.2 \mathrm{~V}$ sensitivity over the input voltage range on AM26LS32
- $\pm 0.5 \mathrm{~V}$ sensitivity on AM26LS33
- 6k minimum input impedance
- 60 mV input hysteresis
- The AM26LS32 meets all the requirements of RS-422 and RS-423
- Operation from single +5V supply
- Fall safe input-output relationship. Output always high when inputs are open
- 3-State drive, with choice of complementary output enables, for receiving directly onto a data bus
- 3-State outputs disabled during power up and power down

PIN CONFIGURATION


ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 16-Pın Plastıc DIP | 0 to $+70^{\circ} \mathrm{C}$ | AM26LS32CN |
| 16-Pin SO | 0 to $+70^{\circ} \mathrm{C}$ | AM26LS32CD |
| 16-Pın Plastıc DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | AM26LS32IN |
| 16-Pin SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | AM26LS32ID |
| 16-Pın Cerdıp | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM26LS32MF |
| 16-Pın Plastıc DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM26LS32MN |
| 16-Pın Plastıc DIP | 0 to $+70^{\circ} \mathrm{C}$ | AM26LS33CN |
| 16-Pın SO | 0 to $+70^{\circ} \mathrm{C}$ | AM26LS33CD |
| 16-Pın Plastıc DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | AM26LS33IN |
| 16-Pın SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | AM26LS33ID |
| 16-Pın Cerdıp | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM26LS33MF |
| 16-Pın Plastıc DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM26LS33MN |

## Quad High Speed Differential Line Receivers

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply | 7 | V |
| $\mathrm{~V}_{\text {IN }}$ | Power supply | 7 | V |
|  | Output sink current | 50 | mA |
|  | Common mode range | $\pm 25$ | V |
| $\mathrm{~V}_{\text {TH }}$ | Differential input voltage | $\pm 25$ | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## DISSIPATION OPERATING TABLE

| PACKAGE | POWER DISSIPATION | DERATING <br> FACTOR | ABOVE <br> $\mathbf{T}_{\mathbf{A}}$ |
| :---: | :--- | :---: | :---: |
| F | $1,524 \mathrm{~mW}$ | $12.19 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ |
| N | $1,275 \mathrm{~mW}$ | $10.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ |
| D | $1,262 \mathrm{~W}$ | $10.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ |

DC AND AC ELECTRICAL CHARACTERISTICS $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ for AM26LS32/33MX, $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ for
AM26LS32/33CX and AM26LS32/331X over operating temperature range unless otherwise spectified.


## DC AND AC ELECTRICAL CHARACTERISTICS (Continued) $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%$ for $\mathrm{AM} 26 \mathrm{LS} 32 / 33 \mathrm{MX}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ for AM26LS32/33CX and AM26LS32/33IX over operating temperature range unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS |  |  | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | AM26LS32/33 |  |  |  |
|  |  |  |  | Min | Typ ${ }^{1}$ | Max |  |
| $1 / 2$ | Enable LOW current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -0.2 | -0.36 | mA |
| $\mathrm{IIH}^{\text {H }}$ | Enable HIGH current | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 0.5 | 20 | $\mu \mathrm{A}$ |
| 1 | Enable input HIGH current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 1 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Sc}}$ | Output short circuit current | $\begin{gathered} V_{\mathrm{CC}}=\max . \\ \Delta \mathrm{V}_{\mathrm{IN}}=+1 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \end{gathered}$ |  | -15 | -60 | -85 | mA |
| $\mathrm{I}_{\mathrm{Cc}}$ | Power supply current | $\mathrm{V}_{\mathrm{CC}}=$ max.; $A l l \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND}$ outputs disabled |  |  | 52 | 70 | mA |
| $\mathrm{V}_{\text {HYST }}$ | Input hysteresis | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \end{gathered}$ | AM26LS32 |  | 60 |  | mV |
|  |  |  | AM26LS33 |  | 120 |  | mV |
| $t_{\text {PLH }}$ | Input to output | $\begin{gathered} T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pf} \text { (see test condtion) } \end{gathered}$ |  |  | TBD | 25 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Input to output | $T_{A}=25^{\circ} \mathrm{C}, V_{C C}=5.0 \mathrm{~V}$ <br> $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pf}$ (see test condition) |  |  | TBD | 25 | ns |
| tLz | Enable to output | $\mathrm{T}_{\mathrm{A}}=25=\mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$$C_{L}=5 p F \text { (see test condition) }$ |  |  | TBD | 30 | ns |
| $t_{H Z}$ | Enable to output | $\begin{gathered} \mathrm{T}_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ C_{L}=5 \mathrm{pF} \text { (see test condition) } \end{gathered}$ |  |  | TBD | 22 | ns |
| $\mathrm{t}_{\mathrm{zL}}$ | Enable to output | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \text { (see test condition) } \end{gathered}$ |  |  | TBD | 22 | ns |
| $\mathrm{t}_{\mathrm{ZH}}$ | Enable to output | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{gathered}$ |  |  | TBD | 22 | ns |

NOTE:

1. All typical values are $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$

FUNCTION TABLE (EACH RECEIVER)

| DIFFERENTIAL INPUT | ENABLES |  | OUTPUT |
| :---: | :---: | :---: | :---: |
|  | E | $\bar{E}$ |  |
| $\mathrm{V}_{\mathrm{ID}} \geqslant \mathrm{V}_{\text {TH }}$ | H $\times$ | L | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ |
| $\mathrm{VTL} \leqslant \mathrm{V}_{\text {ID }} \leqslant \mathrm{V}_{\text {TH }}$ | H X | L | $\begin{aligned} & ? \\ & ? \end{aligned}$ |
| $\mathrm{V}_{\text {ID }} \leqslant \mathrm{V}_{\text {TL }}$ | X | L | L |
| X | L | H | Z |

## NOTES:

$H=$ high level,$L=$ low level,$X=$ irrelevant
$Z=$ high impedance (off), $?=$ indeterminate
$E=$ enable, $\bar{E}=\overline{\text { enable }}$

5

## Signetics

## Linear Products

## DESCRIPTION

The MC1488 is a quad line driver which converts standard DTL/TTL input logic levels through one stage of inversion to output levels which meet EIA Standard No. RS-232C and CCITT Recommendation V. 24.

## MC1488 <br> Quad Line Driver

## Product Specification

## FEATURES

- Current limited output: $\pm 10 \mathrm{~mA}$ Typ
- Power-off source impedance: $300 \Omega \mathrm{~min}$
- Simple slew rate control with external capacitor
- Flexible operating supply range
- Inputs are DTL/TTL compatible

APPLICATIONS

- Computer port driver
- Digital transmission over long lines
- Slew rate control
- TTL/DTL to MOS translation

CIRCUIT SCHEMATIC


## PIN CONFIGURATION



ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 14-Pin Plastic SO | 0 to $+75^{\circ} \mathrm{C}$ | MC1488D |
| 14 -Pin Plastıc DIP | 0 to $+75^{\circ} \mathrm{C}$ | MC1488N |
| 14 -Pin Ceramic DIP | 0 to $+75^{\circ} \mathrm{C}$ | MC1488F |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{Cc}}$ | Supply voltage $\mathrm{V}+$ | +15 | V |
|  | V- | -15 | V |
| $\mathrm{V}_{\text {IN }}$ | Input voltage | $-15 \leqslant \mathrm{~V}_{\text {IN }} \leqslant 7.0$ | V |
| Vout | Output voltage | $\pm 15$ | V |
| PD | Maximum power dissipation, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ $\left(\right.$ still-arr) ${ }^{1}$ <br> F package <br> N package <br> D package | $\begin{aligned} & 1190 \\ & 1420 \\ & 1040 \end{aligned}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \end{aligned}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | 0 to +75 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Tsold | Lead soldering temperature ( 10 sec max) | 300 | ${ }^{\circ} \mathrm{C}$ |

NOTE:
1 Derate above $25^{\circ} \mathrm{C}$, at the following rates
F package at $9.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
N package at $11.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.
D package at $83 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

DC AND AC ELECTRICAL CHARACTERISTICS $\mathrm{V}+=+9.0 \mathrm{~V} \pm 1 \%, \mathrm{~V}-=-9.0 \mathrm{~V} \pm 1 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specifed. All typicals are for $\mathrm{V}+=9.0 \mathrm{~V}, \mathrm{~V}-=-9.0 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{1}$.

| SYMBOL | PARAMETER | TEST CONDITIONS |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{I}_{\mathrm{H}} \\ & \mathrm{I}_{\mathrm{IL}} \end{aligned}$ | Logic " 0 " input current Logic ' 1 " input current |  | $\begin{gathered} V_{I N}=0 \mathrm{~V} \\ V_{I N}=+5.0 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & -1.0 \\ & 0.005 \end{aligned}$ | $\begin{gathered} -1.6 \\ 10.0 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}+=9.0 \mathrm{~V} \\ & \mathrm{~V}-=-9.0 \mathrm{~V} \end{aligned}$ | 6.0 | 7.0 |  | V |
|  |  |  | $\begin{aligned} & \mathrm{V}+=13.2 \mathrm{~V} \\ & \mathrm{~V}-=-13.2 \mathrm{~V} \end{aligned}$ | 9.0 | 10.5 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low level output voltage | $\begin{aligned} & R_{\mathrm{L}}=3.0 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{IN}}=1.9 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}+=9.0 \mathrm{~V} \\ & \mathrm{~V}-=-9.0 \mathrm{~V} \end{aligned}$ | -6.0 | -6.8 |  | V |
|  |  |  | $\begin{aligned} & V+=13.2 V \\ & V-=-13.2 V \end{aligned}$ | -9.0 | -10.5 |  | V |
| Isc+ | High level output short-circuit current |  | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V} \\ & V_{\text {IN }}=0.8 \mathrm{~V} \end{aligned}$ | -6.0 | -10.0 | -12.0 | mA |
| Isc- | Low level output short-circuit current |  | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=1.9 \mathrm{~V} \end{aligned}$ | 5.0 | 10.0 | 12.0 | mA |
| Rout | Output resistance |  | $\begin{aligned} & l+=V-=0 \mathrm{~V} \\ & V_{\text {OUT }}= \pm 2 \mathrm{~V} \end{aligned}$ | 300 |  |  | $\Omega$ |
| $1+$ | Positive supply current (output open) | $\mathrm{V}_{\mathrm{IN}}=1.9 \mathrm{~V}$ | $\begin{aligned} & V+=9.0 \mathrm{~V}, \mathrm{~V}-=-9.0 \mathrm{~V} \\ & \mathrm{~V}+=12 \mathrm{~V}, \mathrm{~V}-=-12 \mathrm{~V} \\ & \mathrm{~V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 15.0 \\ & 19.0 \\ & 25.0 \end{aligned}$ | $\begin{aligned} & 20.0 \\ & 25.0 \\ & 34.0 \end{aligned}$ | mA <br> mA <br> mA |
|  |  | $\mathrm{V}_{1 \mathrm{~N}}=0.8 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}+=9.0 \mathrm{~V}, \mathrm{~V}-=-9.0 \mathrm{~V} \\ & \mathrm{~V}+=12 \mathrm{~V}, \mathrm{~V}-=-12 \mathrm{~V} \\ & \mathrm{~V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 4.5 \\ & 5.5 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 7.0 \\ & 12.0 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $1-$ | Negative supply current (output open) | $\mathrm{V}_{1 \mathrm{~N}}=1.9 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}+=9.0 \mathrm{~V}, \mathrm{~V}-=-9.0 \mathrm{~V} \\ & \mathrm{~V}+=12 \mathrm{~V}, \mathrm{~V}-=-12 \mathrm{~V} \\ & \mathrm{~V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & -13.0 \\ & -18.0 \\ & -25.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & -17.0 \\ & -23.0 \\ & -34.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
|  |  | $\mathrm{V}_{1 \mathrm{~N}}=0.8 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}+=9.0 \mathrm{~V}, \mathrm{~V}-=-9.0 \mathrm{~V} \\ & \mathrm{~V}+=12 \mathrm{~V}, \mathrm{~V}-=-12 \mathrm{~V} \\ & \mathrm{~V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} -1 \\ -1 \\ -0.01 \end{gathered}$ | $\begin{aligned} & -15 \\ & -15 \\ & -2.5 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mathrm{~mA} \end{aligned}$ |
| PD | Maximum power dissipation, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (still-air) ${ }^{2}$ <br> F package <br> N package <br> D package |  |  |  |  | $\begin{aligned} & 1190 \\ & 1420 \\ & 1040 \\ & \hline \end{aligned}$ | mW <br> mW <br> mW |
| tpD1 | Propagation delay to "1" | $\mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 275 | 560 | ns |
| tpdo | Propagation delay to ' 0 ' | $\mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega, \mathrm{C}_{L}=15 \mathrm{pF}, \mathrm{T}_{A}=25^{\circ} \mathrm{C}$ |  |  | 70 | 175 | ns |
| $t_{R}$ | Rise time | $R_{L}=3.0 \mathrm{k} \Omega, \mathrm{C}_{L}=15 \mathrm{pF}, \mathrm{T}_{A}=25^{\circ} \mathrm{C}$ |  |  | 75 | 100 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall time | $R_{L}=3.0 \mathrm{k} \Omega, \mathrm{C}_{L}=15 \mathrm{pF}, \mathrm{T}_{A}=25^{\circ} \mathrm{C}$ |  |  | 40 | 75 | ns |

## NOTES:

1. Voltage values shown are with respect to network ground terminal Positive current is defined as current into the referenced pin.
2. Derate above $25^{\circ} \mathrm{C}$, at the following rates:
[^5]TYPICAL PERFORMANCE CHARACTERISTICS


## AC LOAD CIRCUIT



## SWITCHING WAVEFORMS



## APPLICATIONS

By connecting a capacitor to each driver output the slew rate can be controlled utilizing the output current-limitıng characteristics of the MC1488 For a set slew rate the appropriate capacitor value may be calculated using the following relatıonship

$$
\mathrm{C}=\operatorname{ISc}(\Delta \mathrm{T} / \Delta \mathrm{V})
$$

where $C$ is the required capacitor, $I_{S C}$ is the short-circuit current value, and $\Delta \mathrm{V} / \Delta \mathrm{T}$ is the slew rate.

RS-232C specifies that the output slew rate must not exceed $30 \mathrm{~V} / \mu \mathrm{s}$. Using the worstcase output short-circuit current of 12 mA in the above equation, calculations result in a required capacitor of 400 pF connected to each output.

## TYPICAL APPLICATIONS



DTL/TTL-to-MOS Translator


DTL/TTL-to-HTL Translator


TC13371S
DTL/TTL-to-RTL Translator

## Signetics

Linear Products

## DESCRIPTION

The MC1489/MC1489A are quad line receivers designed to interface data terminal equipment with data communications equipment. They are constructed on a single monolithic silicon chip. These devices satisfy the specifications of EIA standard No. RS-232C.

## MC1489/MC1489A Quad Line Receivers

Product Specification

## FEATURES

- Four totally separate receivers per package
- Programmable threshold
- Built-in input threshold hysteresis
- 'Fail safe' operating mode
- Inputs withstand $\pm 30 \mathrm{~V}$


## APPLICATIONS

- Computer port inputs
- Modems
- Eliminating noise in digital circuitry
- MOS-to-TTL/DTL translation

PIN CONFIGURATION


ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 14-Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | MC1489N |
| 14-Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | MC1489AN |
| 14-Pin Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | MC1489F |
| 14-Pin Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | MC1489AF |
| 14-Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | MC1489D |
| 14-Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | MC1489AD |

## EQUIVALENT SCHEMATIC



[^6]
## Quad Line Receivers

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply voltage | 10 | V |
| $\mathrm{V}_{\mathrm{IN}}$ | Input voltage range | $\pm 30$ | V |
| lout | Output load current | 20 | mA |
| $P_{D}$ | Maximum power dissipation, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}(\text { still-air })^{1}$ <br> F package <br> N package <br> D package | $\begin{aligned} & 1190 \\ & 1420 \\ & 1040 \end{aligned}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \end{aligned}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operatıng temperature range | 0 to +75 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## VOLTAGE WAVEFORMS



NOTE:
1 Derate above $25^{\circ} \mathrm{C}$, at the following rates
F package at $95 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
N package at $114 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
D package at $83 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=50 \mathrm{~V} \pm 1 \%, 0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+75^{\circ} \mathrm{C}$, unless otherwise specified ${ }^{1,2}$

| SYMBOL | PARAMETER | TEST CONDITIONS | MC1489 |  |  | MC1489A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input high threshold voltage | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\text {OUT }} \leqslant 045 \mathrm{~V}, \\ \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA} \end{gathered}$ | 10 |  | 15 | 175 |  | 2.25 | V |
| $\mathrm{V}_{\text {IL }}$ | Input low threshold voltage | $\begin{aligned} \mathrm{T}_{\mathrm{A}}= & 25^{\circ} \mathrm{C}, \mathrm{~V}_{\text {OUT }} \geqslant 2.5 \mathrm{~V}, \\ & \text { OUT }=-05 \mathrm{~mA} \end{aligned}$ | 075 |  | 125 | 075 |  | 125 | V |
| In | Input current | $\begin{aligned} & V_{\text {IN }}=+25 \mathrm{~V} \\ & V_{\text {IN }}=-25 \mathrm{~V} \\ & V_{\text {IN }}=+3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=-3 \mathrm{~V} \end{aligned}$ | $\left\lvert\, \begin{gathered} +36 \\ -36 \\ +043 \\ -043 \end{gathered}\right.$ | $\begin{array}{\|c\|} \hline+56 \\ -56 \\ +053 \\ -0.53 \\ \hline \end{array}$ | $\begin{aligned} & +83 \\ & -83 \end{aligned}$ | $\left\|\begin{array}{c} +36 \\ -36 \\ +043 \\ -043 \end{array}\right\|$ | $\begin{array}{\|c\|} \hline+56 \\ -56 \\ +053 \\ -0.53 \\ \hline \end{array}$ | $\begin{aligned} & +8.3 \\ & -83 \end{aligned}$ | mA |
| $\begin{aligned} & \mathrm{v}_{\mathrm{OH}} \\ & \mathrm{v}_{\mathrm{OL}} \end{aligned}$ | Output high voltage <br> Output low voltage | $\begin{aligned} \mathrm{V}_{\text {IN }} & =075 \mathrm{~V}, \mathrm{I}_{\text {OuT }}=-0.5 \mathrm{~mA} \\ \text { Input } & =\text { Open, } \text { I OuT }=-05 \mathrm{~mA} \\ \mathrm{~V}_{\text {IN }} & =3.0 \mathrm{~V}, \text { I OUT }=10 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 26 \\ & 26 \end{aligned}$ | $\begin{aligned} & 38 \\ & 38 \\ & 033 \end{aligned}$ | $\begin{gathered} 50 \\ 50 \\ 045 \end{gathered}$ | $\begin{aligned} & 26 \\ & 26 \end{aligned}$ | $\begin{gathered} 3.8 \\ 38 \\ 033 \end{gathered}$ | $\begin{gathered} 50 \\ 50 \\ 0.45 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Isc | Output short-circuit current | - $\mathrm{V}_{\mathrm{IN}}=0.75 \mathrm{~V}$ |  | 30 |  |  | 30 |  | mA |
| l CC | Supply current | $\mathrm{V}_{\text {IN }}=50 \mathrm{~V}$ |  | 20 | 26 |  | 20 | 26 | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | $\mathrm{V}_{\text {IN }}=50 \mathrm{~V}$ |  | 100 | 130 |  | 100 | 130 | mW |

## NOTES:

1. Voltage values shown are with respect to network ground terminal Positive current is defined as current into the referenced pin

2 These specifications apply for response control pın =open
AC ELECTRICAL CHARACTERISTICS $V_{C C}=50 \mathrm{~V} \pm 1 \%, T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified ${ }^{1,2}$

| SYMBOL | PARAMETER | TEST CONDITIONS | MC1489 |  |  | MC1489A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $t_{\text {PD1 }}$ | Input to output "high'" Propagation delay | $\mathrm{R}_{\mathrm{L}}=39 \mathrm{k} \Omega$ (AC test circuit) |  | 25 | 85 |  | 25 | 85 | ns |
| $t_{\text {PDO }}$ | Input to output 'low' Propagation delay | $\mathrm{R}_{\mathrm{L}}=390 \Omega$ (AC test circuit) |  | 20 | 50 |  | 20 | 50 | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Output rise tıme | $R_{L}=39 \mathrm{k} \Omega$ (AC test circuit) |  | 110 | 175 |  | 110 | 175 | ns |
| $t_{F}$ | Output fall time | $\mathrm{R}_{\mathrm{L}}=390 \Omega$ (AC test circuit) |  | 9 | 20 |  | 9 | 20 | ns |

## NOTES:

1 Voltage values shown are with respect to network ground terminal Positive current is defined as current into the referenced pin
2 These specifications apply for response control $\mathrm{pın}=$ open

## AC TEST CIRCUIT



TYPICAL APPLICATIONS


## Signetics

## Linear Products

LINE DRIVERS AND RECEIVERS
Many types of line drivers and receivers are available today. Each device has been designed to meet specific criteria For instance, the device may be extremely wide-band or be intended for use in party line systems. Some include built-in hysteresis in the receiver while others do not

## The EIA Standard

The Electronic Industries Association (EIA) has produced a number of specifications dealing with the transmission of data between data terminal and communications equipment One of these is EIA Standard RS-232C, which delineates much information about signal levels and hardware configurations in data systems

## MC1488/1489

As line driver and receiver, the MC1488 and MC1489 meet or exceed the RS-232C spectfication

Standard RS-232C defines, the voltage level as being from 5 to 15 V with positive voltage representing a logic 0 . The MC1488 meets these requirements when loaded with resistors from 3 k to $7 \mathrm{k} \Omega$

Output slew rates are limited by RS-232C to $30 \mathrm{~V} / \mu \mathrm{s}$. To accomplish this specification, the MC1488 is loaded at its output by capacitance as shown by the typical hook-up diagram of Figure 1. A graph of slew rate vs output capacitance is given in Figure 2. For the standard $30 \mathrm{~V} / \mu \mathrm{s}$, a capacitance of 400 pF is selected.

The short-circuit current charges the capacitance with the relationship

$$
\mathrm{C}=\frac{\mathrm{I} \mathrm{SC} \Delta \mathrm{~T}}{\Delta \mathrm{~V}}
$$

Where $C$ is the required capacitor, ISC is the short-circuit current value, and $\Delta \mathrm{V} / \Delta \mathrm{T}$ is the slew rate.

Usıng the worst-case output short-circuit current of 12 mA in the above equation, calculations result in a required capacitor of 400 pF connected to each output to limit the output slew rate to $30 \mathrm{~V} / \mu \mathrm{s}$ in accordance with the EIA standard.

The EIA standard also states that output shorts to any other conductor of the cable must not damage the driver Thus, the MC1488 is designed such that the output will withstand shorts to other conductors indefinitely even if these conductors are at worstcase voltage levels. In addition to output protection, the MC1488 includes a $300 \Omega$, resistor to ensure that the output impedance of the driver will be at least $300 \Omega$, even if the power supply is turned off. In cases where power supply malfunction produces a low impedance to ground, the $300 \Omega$ resistors are shorted to ground also. Output shorts then can cause excessive power dissipation. To prevent this, series diodes should be included in both supply lines as pictured in Figure 3.

The companion receiver, MC1489, is also designed to meet RS-232C specifications for receivers It must detect a voltage from $\pm 3$ to $\pm 25 \mathrm{~V}$ as logic signals but cannot generate an input differential voltage of greater than 2 V
should its inputs become open circuited. Noise and spurious signals are rejected by incorporating positive feedback internally to produce hysteresis. Featured also in the receiver is an external response node so that the threshold may be externally varied to fit the application. Figure 4 shows the shift in high and low trip points as a function of the programming resistance.

## APPLICATIONS

The design of the MC1488 and MC1489 makes them very versatile with many possible applications The MC1488 output current limiting enables the user to define the output voltage levels independent of supply voltages. Figure 5 shows the MC1488 as a TTL-to-MOS Translator, while Figures 6 and 7 illustrate TTL-to-HTL and TTL-to-MOS Translators

The MC1489 response control node allows the user to modify the input threshold voltage levels. This is accomplished by adding a resistor between the response control pin and an external power supply. Figure 4 shows the shift thus provided. This feature and the fact that the inputs are designed to withstand $\pm 30 \mathrm{~V}$ permit the use of the MC1489 for level translation as shown in the MOS-to-TTL Translator of Figure 8. This feature is also useful for level shifting, as illustrated in Figure 9

The response control node can also be used to filter out high frequency, high energy noise pulses. Figures 10 and 11 give typical noise pulse rejection curves for various sized external capacitors.


Figure 1. Typical Line Driver-Receiver Application


Figure 2. Output Slew Rate vs Load Capacitance


Figure 3. Protection From Power Supply Malfunction


Figure 4. Hysteresis as a Function of Programming Resistance


Figure 5. TTL-to-MOS Translator


Figure 6. TTL-to-HTL Translator


Figure 7. TTL-to-MOS Translator


Figure 8. MOS-to-TTL Translator


Figure 9. Level Shifter ${ }^{1}$
NOTE:
$1 \mathrm{~V}_{2} \leqslant 5 \mathrm{~V}, 3 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{H}}-\mathrm{V}_{\mathrm{L}} \leqslant 10 \mathrm{~V}$


Figure 10. Turn-on Threshold vs Capacitance From Response Control Pin to GND


Figure 11. Turn-on Threshold vs Capacitance From Response Control Pin to GND

## Signetics

## NE5170 Octal Line Driver

## Preliminary Specification

## Linear Products

## DESCRIPTION

The NE5170 is an octal line driver which is designed for digital communications with data rates up to $100 \mathrm{~kb} / \mathrm{s}$. This device meets all the requirements of EIA standards RS-232C/RS-423A and CCITT recommendations V.10/X.26. Three programmable features: (1) output slew rate, (2) output voltage level, and (3) 3-State control (high-impedance) are provided so that output characteristics may be modified to meet the requirements of specific applicatıons.

FUNCTION TABLE

| ENABLE | LOGIC INPUT | OUTPUT VOLTAGE (V) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | RS-423A ${ }^{1}$ | RS-232C |  |
|  |  |  | Low Output Mode ${ }^{1}$ | High Output Mode ${ }^{2}$ |
| L | L | 5 to 6 V | 5 to 6 V | $\geqslant 9 \mathrm{~V}$ |
| L | H | -5 to -6 V | -5 to -6 V | $\leqslant-9 \mathrm{~V}$ |
| H | X | Hi-Z | $\mathrm{H}-\mathrm{Z}$ | Hi-Z |

## NOTES:

$1 V_{C C}=+10 \mathrm{~V}$ and $V_{E E}=-10 \mathrm{~V}, R_{L}=3 \mathrm{k} \Omega$
$2 V_{C C}=+12 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{EE}}=-12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega$

## ORDERING CODE

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 28 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE5170N |
| 28 -Pin PLCC | 0 to $+70^{\circ} \mathrm{C}$ | NE5170A |
| 24 -Pin SO package | 0 to $+70^{\circ} \mathrm{C}$ | NE5170D |

PIN CONFIGURATIONS


## Octal Line Driver

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage and + MODE | 15 | V |
| $\mathrm{~V}_{\mathrm{EE}}$ | Supply voltage and - MODE | -15 | V |
| IOUT | Output current $^{1}$ | $\pm 150$ | mA |
| $\mathrm{~V}_{\text {IN }}$ | Input voltage (ENABLE, Data) $^{\text {(EN }}$ | -1.5 to +7 | V |
| $\mathrm{~V}_{\text {OUT }}$ | Output voltage $^{2}$ | $\pm 15$ | V |
|  | Minımum slew resistor $^{3}$ | 1 | $\mathrm{k} \Omega$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | mW |  |

DC ELECTRICAL CHARACTERISTICS $V_{C C}=10 \mathrm{~V} \pm 10 \% ; V_{E E}=-10 \mathrm{~V} \pm 10 \%, \pm M O D E S=0 \mathrm{~V} ; \mathrm{R}_{S L}=2 \mathrm{k} \Omega, 0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LImits |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| V OH | Output High voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega^{4} \end{aligned}$ | 5 | 6 | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=450 \Omega^{4}$ | 4.5 | 6 |  |
|  |  | $\mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega^{5}, \mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ | $\mathrm{V}_{C C}-3$ |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega^{4} \end{aligned}$ | -6 | -5 | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=450 \Omega^{4}$ | -6 | -4.5 |  |
|  |  | $\mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega^{5}, \mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | $\mathrm{V}_{\mathrm{EE}}+3$ |  |
| $\mathrm{V}_{\text {OU }}$ | Output unbalance voltage | $V_{C C}=\left\|V_{E E}\right\|, R_{L}=450 \Omega^{4}$ |  | 0.4 | V |
| ICEX | Output leakage current | $\left\|V_{O}\right\|=6 \mathrm{~V}, \mathrm{ENABLE}=2 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ | -100 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High voltage |  | 20 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low voltage |  |  | 08 | V |
| ILL | Logıc '0' input current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | -400 | 0 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {I }}$ | Logıc "1" input current | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ | 0 | 40 | $\mu \mathrm{A}$ |
| los | Output short circuit current ${ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | -150 | 150 | mA |
| $\mathrm{V}_{\mathrm{CL}}$ | Input clamp voltage |  | -1.5 |  | V |
| Icc | Supply current | No Load |  | 35 | mA |
| $\mathrm{I}_{\text {EE }}$ |  | No Load | -45 |  | mA |

## NOTES:

1 Maximum current per driver Do not exceed maximum power dissipation if more than one output is on
2 High-impedance mode
3 Minimum value of the resistor used to set the slew rate
$4 V_{O H}, V_{O L}$ at $R_{L}=450 \Omega$ will be $\geqslant 290 \%$ of $V_{O H}, V_{O L}$ at $R_{L}=\infty$.
5 High Output Mode; + MODE pin $=\mathrm{V}_{\mathrm{CC}},-$ MODE $\mathrm{pIn}=\mathrm{V}_{\mathrm{EE}}, 9 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant 13 \mathrm{~V},-9 \mathrm{~V} \geqslant \mathrm{~V}_{\mathrm{EE}} \geqslant-13 \mathrm{~V}$

AC ELECTRICAL CHARACTERISTICS $V_{C C}=+10 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-10 \mathrm{~V}$; $\mathrm{Mode}=\mathrm{GND}, 0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| ${ }_{\text {t }}$ | Propagation delay output high to high-impedance | $\begin{gathered} R_{L}=450, C_{L}=50 \mathrm{pF} \\ \text { or }^{2}=3 k, C_{L}=2500 \mathrm{pF} \\ R_{L} \end{gathered}$ |  | 5 | $\mu \mathrm{s}$ |
| $t_{\text {pLz }}$ | Propagation delay output low to high-impedance | $\begin{gathered} R_{L}=450, C_{L}=50 \mathrm{pF} \\ \text { or }^{2}=3, C_{L}=2500 \mathrm{pF} \end{gathered}$ |  | 5 | $\mu \mathrm{s}$ |
| ${ }_{\text {tPZH }}$ | Propagation delay high-impedance to high output | $\begin{gathered} R_{S L}=200 \mathrm{k} \\ R_{L}=450, C_{L}=50 \mathrm{pF} \\ \text { or } \\ R_{L}=3 \mathrm{k}, C_{L}=2500 \mathrm{pF} \end{gathered}$ |  | 150 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {PZL }}$ | Propagation delay high-impedance to low output | $\begin{gathered} R_{S L}=200 \mathrm{k} \\ R_{L}=450, C_{L}=50 \mathrm{pF} \\ \text { or } \\ R_{L}=3 k, C_{L}=2500 \mathrm{pF} \end{gathered}$ |  | 150 | $\mu \mathrm{s}$ |
| SR | Output slew rate ${ }^{1}$ | $\mathrm{R}_{\text {SL }}=2 \mathrm{k}$ | 8 | 12 | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  | $\mathrm{R}_{\text {SL }}=20 \mathrm{k}$ | 0.8 | 1.2 |  |
|  |  | $\mathrm{R}_{\text {SL }}=200 \mathrm{k}$ | 006 | 0.14 |  |

## NOTE:

SR: Load condition. (A) For $R_{S L}<4 k \Omega$ use $R_{L}=450 \Omega ; C_{L}=50 p F$; $B$ ) for $R_{S L}>4 k \Omega$ use either $R_{L}=450 \Omega, C_{L}=50 p F$ or $R_{L}=3 k \Omega, C_{L}=2500 p F$.

## AC PARAMETER TEST CIRCUIT AND WAVEFORMS



## Octal Line Driver

## SLEW RATE PROGRAMMING

Slew rate for the NE5170 is set using a single external resistor connected between the $R_{\text {SL }}$ pin and ground. Adjustment is made according to the formula.

$$
R_{\text {SL. }} \text { (in } k \Omega \text { ) }=\frac{20}{\text { Slew Rate }}
$$

where the slew rate is in $\mathrm{V} / \mu \mathrm{s}$. The slew resistor can vary between 2 and $200 \mathrm{k} \Omega$ which gives a slew rate range of 10 to $0.1 \mathrm{~V} / \mu \mathrm{s}$. This adjustment of the slew rate allows tailoring output characteristics to recommendations for cable length and data rate found in EIA
standard RS-423A. Approximatıons for cable length and data rate are given by:

Max data rate (in kb/s) $=300 / \mathrm{t}$
Cable length $($ in feet $)=100 \times t$
where $t$ is the rise time in microseconds. The absolute maximum data rate is $100 \mathrm{~kb} / \mathrm{s}$ and the absolute maximum cable length is 4000 feet.

## OUTPUT MODE PROGRAMMING

The NE5170 has two programmable output modes which provide different output voltage
levels. The low output mode meets the specifications of EIA standards RS-423A and RS232C. The high output mode meets the specificatıons of RS-232C only, since higher output voltages result from programming this mode. The high output mode provides the greater output voltages where higher attenuation levels must be tolerated Programming the high output mode is accomplished by connecting the + MODE pin to $V_{C C}$ and the -MODE pin to $\mathrm{V}_{\mathrm{EE}}$. The low output mode results when both of these pins are connected to ground.


Figure 2. Input Stage Schematic


Figure 3. Output Stage Schematic


Figure 4. Typical ICc and IEE vs Supply Voltages


Figure 5. Typical Input Current vs Input Voltage


Figure 6. Typical + MODE Current vs +MODE Voltage


Figure 7. Typical-MODE Current vs -MODE Voltage


Figure 8. Typical Output Low Voltage vs Load Current


Figure 9. Typical Output High Voltage vs Load Current


Figure 10. Typical Output Low Voltage vs Temperature


Figure 11. Typical Output High Voltage vs Temperature


Figure 12. Typical Slew Rate vs $\mathbf{R}_{\mathbf{S L}}$

## Signetics

## Linear Products

## DESCRIPTION

The NE5180 and NE5181 are octal line receivers designed to interface data terminal equipment with data communications equipment. These devices meet the requirements of EIA standards RS232C, RS-423A, RS-422A, and CCITT V.10, V.11, V.28, X. 26 and X.27. The NE5180 is intended for use where the data transmission rate is up to $200 \mathrm{~kb} / \mathrm{s}$. The NE5181 covers the entire range of data rates up to $10 \mathrm{Mb} / \mathrm{s}$. The difference in data rates for the two devices results from the input filtering of the NE5180. These devices also provide a failsafe feature which protects against certain input fault conditions.

## NE5180/NE5181 Octal Differential Line Receivers

Preliminary Specification

FEATURES

- Meets EIA RS-232C/423A/422A and CCITT V.10, V.11, V. 28
- Single +5 V supply - TTL compatible outputs
- Differential inputs withstand $\pm 25 \mathrm{~V}$
- Failsafe feature
- Input noise filter (NE5180 only)
- Internal hysteresis
- Available in SMD PLCC


## APPLICATIONS

- High-speed modems
- High-speed parallel communications
- Computer I/O ports
- Logic level translation

FUNCTION TABLE

| INPUT | FAILSAFE <br> INPUT | LOGIC <br> OUTPUT |
| :--- | :---: | :---: |
| $\mathrm{V}_{1 D}>200 \mathrm{mV}^{1}$ | X | H |
| $\mathrm{V}_{1 D}<-200 \mathrm{mV}^{1}$ | X | L |
| Both inputs open or grounded | OV | L |
|  | $\mathrm{V}_{\mathrm{CC}}$ | H |

NOTE:
$1 V_{I D}$ is defined as the non-inverting terminal input voltage minus the inverting terminal input voltage

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| $28-$ Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE5180N |
| 28 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE5181N |
| $28-$-Pin PLCC | 0 to $+70^{\circ} \mathrm{C}$ | NE5180A |
| $28-P i n ~ P L C C ~$ | 0 to $+70^{\circ} \mathrm{C}$ | NE5181A |

PIN CONFIGURATIONS


ABSOLUTE MAXIMUM RATINGS $T_{A}=+25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $P_{\mathrm{D}}$ | Power dissipation | 800 | mW |
| $\mathrm{~V}_{\mathrm{CC}}$ | Supply voltage | 7 | V |
| $\mathrm{~V}_{\mathrm{CM}}$ | Common-mode range | $\pm 15$ | V |
| $\mathrm{~V}_{\text {ID }}$ | Differential input voltage | $\pm 25$ | V |
| $\mathrm{I}_{\text {SINK }}$ | Output sink current | 50 | mA |
| $\mathrm{~V}_{\mathrm{FS}}$ | Failsafe voltage | -0.3 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{l}_{\mathrm{OS}}$ | Output short-circuit time | 1 | sec |



Figure 1. $\mathbf{V}_{\mathrm{t}}, \mathbf{V}_{\mathrm{th}}, \mathbf{V}_{\mathbf{H}}$ Definitions

DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{C C}=+5 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$, input common-mode range $\pm 7 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  |  | NE5180 |  | NE5181 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max |  |
| $\mathrm{R}_{\text {IN }}$ | DC input resistance | $3 \mathrm{~V} \leqslant\left\|\mathrm{~V}_{\text {IN }}\right\| \leqslant 25 \mathrm{~V}$ |  |  | 3 | 7 | 3 | 7 | $\mathrm{k} \Omega$ |
| Vofs | Falsafe output voltage | Inputs open or shorted to GND | $0 \leqslant$ lout $\leqslant 8 \mathrm{~mA}, \mathrm{~V}_{\text {falsafe }}=0 \mathrm{~V}$ |  |  | 0.45 |  | 0.45 | $v$ |
|  |  |  | $0 \geqslant \mathrm{l}_{\text {OUT }} \geqslant-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {falsafe }}=\mathrm{V}_{\text {CC }}$ |  | 2.7 |  | 2.7 |  |  |
| $V_{\text {TH }}$ | Differential input high ${ }^{4}$ threshold | $\begin{aligned} & V_{\text {OUT }} \geqslant 2.7 \mathrm{~V}, \\ & \text { IOUT }=-440 \mu \mathrm{~A} \end{aligned}$ |  | $\mathrm{R}_{\mathrm{S}}=0^{1}$ |  | 0.2 |  | 0.2 | $v$ |
|  |  |  |  | $\mathrm{R}_{\mathrm{S}}=500^{1}$ |  | 0.4 |  | 0.4 |  |
| $V_{\text {tl }}$ | Differential input low ${ }^{4}$ threshold | $\begin{aligned} & V_{\text {OUT }} \leqslant 0.45 \mathrm{~V}, \\ & \text { lout }=8 \mathrm{~mA} \end{aligned}$ |  | $\mathrm{R}_{\mathrm{S}}=0{ }^{1}$ | -0.2 |  | -0.2 |  | V |
|  |  |  |  | $\mathrm{R}_{\mathrm{S}}=500^{1}$ | -0.4 |  | -0.4 |  |  |
| $\mathrm{V}_{\mathrm{H}}$ | Hysteresis ${ }^{4}$ | $\mathrm{FS}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ (See Figure 1) |  |  | 50 | 140 | 50 | 140 | mV |
| $\mathrm{V}_{\text {IOC }}$ | Open-circuit input voltage |  |  |  |  | 2 |  | 2 | V |
| $\mathrm{C}_{1}$ | Input capacitance |  |  |  |  | 30 |  | 30 | pF |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $\mathrm{V}_{\text {ID }}=1 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-440 \mu \mathrm{~A}$ |  |  | 2.7 |  | 2.7 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level output voltage | $V_{\text {ID }}=-1 V$ |  | l OUT $=4 \mathrm{~mA}^{2}$ |  | 0.4 |  | 0.4 | V |
|  |  |  |  | l OUT $=8 \mathrm{~mA}^{2}$ |  | 0.45 |  | 0.45 |  |
| los | Short-circuit output current | $\mathrm{V}_{1 \mathrm{D}}=1 \mathrm{~V}$, Note 3 |  |  | 20 | 100 | 20 | 100 | mA |
| ICC | Supply current | $4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant 5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{ID}}=-1 \mathrm{~V} ; \mathrm{FS}=0 \mathrm{~V}$ |  |  |  | 100 |  | 100 | mA |
| וn | Input current | Other inputs grounded |  | $\mathrm{V}_{1 \mathrm{~N}}=+10 \mathrm{~V}$ |  | 3.25 |  | 3.25 | mA |
|  |  |  |  | $\mathrm{V}_{\text {IN }}=-10 \mathrm{~V}$ | -3.25 |  | -3.25 |  |  |

## NOTES

$1 \mathrm{R}_{\mathrm{S}}$ is a resistor in series with each input.
2. Measured after 100 ms warm-up (at $0^{\circ} \mathrm{C}$ )

3 Only 1 output may be shorted at a time and then only for a maximum of 1 second
4 See Figure 1 for threshold and hysteresis definitions
AC ELECTRICAL CHARACTERISTICS $V_{C C}=+5 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leqslant T_{A} \leqslant+70^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | TEST CONDITIONS | NE5180 |  | NE5181 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| $t_{\text {PLH }}$ | Propagation delay - low to hıgh | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{ID}}= \pm 1 \mathrm{~V}$ |  | 500 |  | 100 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation delay - high to low | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{ID}}= \pm 1 \mathrm{~V}$ |  | 500 |  | 100 | ns |
| $\mathrm{f}_{\mathrm{a}}$ | Acceptable input frequency | Unused input grounded, $\mathrm{V}_{\text {ID }}= \pm 200 \mathrm{mV}^{1}$ |  | 0.1 |  | 5.0 | MHz |
| $\mathrm{f}_{\mathrm{r}}$ | Rejectable input frequency | Unused input grounded, $\mathrm{V}_{\text {ID }}= \pm 500 \mathrm{mV}$ | 5.5 |  | NA |  | MHz |

## NOTE:

$1 V_{I D}= \pm 1 V$ for NE5181

## FAILSAFE OPERATION

These devices provide a failsafe operating mode to guard against input fault conditions as defined in RS-422A and RS-423A stan-
dards. These fault conditions are (1) driver in power-off condition, (2) receiver not interconnected with driver, (3) open-circuited interconnecting cable, and (4) short-circuited interconnecting cable. If one of these four fault
conditions occurs at the inputs of a receiver, then the output of that receiver is driven to a known logic level The receiver is programmed by connecting the failsafe input to $V_{C C}$ or ground. A connection to $V_{C C}$ provides

## APPLICATIONS




## AC TEST CIRCUIT



VOLTAGE WAVEFORMS

a logic "1" output under fault conditions, while a connection to ground provides a logic ' 0 "' There are two failsafe pins ( $F_{S 1}$ and $F_{S 2}$ ) on the NE5180 or NE5181 where each provides common failsafe control for four receivers.

## RS-232 FAILSAFING

The internal failsafe circuitry works by providing a small input offset voltage which can be polarity-switched by using the failsafe control pins This offset is kept small (approxımately 80 mV ) to avoid degradation of the $\pm 200 \mathrm{mV}$ input threshold for RS-423 or RS-422 operation. If the positive and negative inputs to any receiver are both shorted to ground or open circuited, the internal offset drives that output to the programmed failsafe state. If only one input open circuits (as may be the case for RS-232 operation), that input will rise to the 'input open circuit voltage'" (approximately 700 mV ). Since this is much greater than the 200 mV threshold, the output will be driven to a state that is independent of the failsafe programming. Failsafe programming can be achieved for non-ınvertıng single-ended applıcations by raising or lowering the unused input bias voltage as shown in Figure 2. For $V_{B I A S} \cong 14$, an open (or grounded) INPUT line will be approximately $700 \mathrm{mV}(0 \mathrm{~V})$ and the output will failsafe low. If the resistor divider is not used and $V_{\text {BIAS }}$ is connected to ground, the output will failsafe high due to the internal failsafe offset for the INPUT grounded and the 700 mV "open circuit input voltage" for the INPUT open circuited. Similar operation holds for an inverting configuration, with $V_{\text {BIAS }}$ applied to the positive input and $\mathrm{V}_{\mathrm{FS}}=$ ground.

## INPUT FILTERING (NE5180)

The NE5180 has input filtering for additional noise rejection. This filtering is a function of both signal level and frequency. For the specified input ( 5.5 MHz at $\pm 500 \mathrm{mV}$ ) the input stage filter attenuates the signal such that the output stage threshold levels are not exceeded and no change of state occurs at the output. As the signal amplitude decreases (increases) the rejected frequency decreases (increases).


Figure 3. Differential Input Stage


Figure 4. Failsafe Input Stage


Figure 5. Output Stage


Figure 6. Typical Supply Current vs Supply Voltage

*This graph applies for all receiver inputs, provided that the opposite polarity input of the amplifier being measured is grounded

Figure 9. Input Current vs Input Applied Voltage*


Figure 7. Typical High Level Output Voltage vs Output Current


Figure 10. Typical $\mathrm{V}_{\mathrm{IOC}}$ vs $\mathrm{V}_{\mathrm{CC}}$


Figure 12. NE5180: Propagation Delay at Various Input Amplitudes


Figure 8. Typical Low Level Output Voltage vs Output Current


Figure 11. Typical FS Input Current vs FS Applied Voltage


Figure 13. NE5180: Propagation Delay at Various Input Amplitudes

# Power Line Modem 

## Product Specification

## Linear Products

## DESCRIPTION

The NE5050 is a modem for power line, coaxial cable, and twisted-par communications. The modem incorporates features to overcome line impulse noise and line impedance modulation. The modem's transmitter incorporates a Colpitts oscillator, positive logic, carrier-on/-off switch, and a line driver. The receiver has an amplifier, a limiter, an amplitude detector, an amplitude modulation cancelling stage, an impulse filter, and an SR flip-flop. One NE5050 can be used to transmit and receive with Amplitude Shift Key (ASK) carrier-on/-off modulation. With two NE5050s, Frequency Shift Key (FSK) modulation can be implemented. The transmitter input and the receiver output accept TTL or CMOS serial data.

## FEATURES

- High receiver sensitivity - typ. 1.5 mV RMS
- Receiver input overload protected for signals up to $70 V_{\text {P.P }}$
- High data rates - 300kbit/s ASK NRZ over twisted-pair
- The modem reaches the Nyquist limit of 1 bit per carrier cycle
- Has listen-while-talking for carrier sense multiple access/collision detect (CSMA/CD) networking capability
- Increased noise immunity with balance interstage ports for bandpass filtering
- Flexible oscillator can be made with LC tank (Colpitts), with crystal (Pierce), or accept external clock

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $20-$ Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE5050N |
| 20 -Pin Plastıc SOL | 0 to $+70^{\circ} \mathrm{C}$ | NE5050D |

## BLOCK DIAGRAM



PIN CONFIGURATION


NOTE:
1 SOL - Released in large SO package only

- Signals are processed in realtime making this modem suitable for repeater/carrier translation applications


## APPLICATIONS

- Twisted-pair communications
- Coaxial cable communications
- 120/277V ${ }_{\text {RMS }} 50$ or $\mathbf{6 0 H z}$, power line communications
Power Line Modem


## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {CC }}$ | Supply voltage | 18 | V |
| $\mathrm{~V}_{\text {LOGIC }}$ | Logıc supply voltage | 18 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junctıon temperature range | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {DMAX }}$ | Maxımum power dissıpatıon ${ }^{1}$ | 700 | mW |

## NOTE:

1 The power dissipation is based on $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=+150^{\circ} \mathrm{C}, \mathrm{TX}$ OFF $\mathrm{I}_{\mathrm{CC}}=20 \mathrm{~mA}, \mathrm{TX} \mathrm{ON}_{\mathrm{ON}} \mathrm{I}_{\mathrm{CC}}=50 \mathrm{~mA}$, $\theta_{\mathrm{JA}}=61^{\circ} \mathrm{C} / \mathrm{W}$ 20-pın plastıc package

DC ELECTRICAL CHARACTERISTICS $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~F}$ carrer $=120 \mathrm{kHz}$, data $=\mathrm{NRZ}, 50 \%$ duty cycle unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 10 | 12 | 16 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply current | TX ${ }_{\text {OFF }}$ | 5 | 8 | 11 | mA |
| ICC | Supply current | $\mathrm{TX}_{\mathrm{ON}}{ }^{1}$ | 18 | 24 | 30 | mA |
| $V_{\text {LOGIC }}$ | Logic voltage |  |  | 5 | 16 | V |
| $\mathrm{PD}_{\mathrm{D}}$ | Power dissipation | $\begin{gathered} \mathrm{RX}_{\text {OFF }}, \mathrm{TX}_{\text {OFF }} \\ \mathrm{RX}_{\mathrm{ON}}, \mathrm{TX} \mathrm{X}_{\mathrm{ON}}, 100 \Omega \text { load } \\ \hline \end{gathered}$ |  | $\begin{aligned} & 100 \\ & 300 \end{aligned}$ | $\begin{aligned} & 220 \\ & 660 \end{aligned}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ |
| $\mathrm{V}_{\text {IHMIN }}$ | TX TTL input | TX ${ }_{\text {ON }}$, Pin 19 | 2.4 |  |  | V |
| $V_{\text {ILMAX }}$ | TX TTL input | TX ${ }_{\text {OFF, }}$ Pin 19 |  |  | 0.8 | V |
| $V_{\text {OLMAX }}$ | RX open-collector output | $\mathrm{l} \mathrm{OL}=5 \mathrm{~mA}$, Pin 11 |  |  | 0.4 | V |
| lolmax | RX open-collector output | Pin 11 |  |  | 5 | mA |
|  | TX data rate ${ }^{2}$ | $\mathrm{f}_{\mathrm{CXR}}=120 \mathrm{kHz}, 500 \mathrm{kHz}$ | DC | 1k | 300k | bit/s |
|  | RX data rate ${ }^{2}$ | $\mathrm{f}_{\mathrm{CXR}}=120 \mathrm{kHz}, 500 \mathrm{kHz}$ | 0.1 | 1k | 300k | bit/s |
|  | Carrier cycles per bit, TX and RX ${ }^{2}$ |  | 1 |  |  | cycle |
| Broadband I/O ports, carrier |  |  |  |  |  |  |
|  | RX input sensitivity | 1:1 input transformer | 3.5 | 1.5 |  | $\mathrm{mV}_{\text {RMS }}$ |
|  | RX input signal level | $\mathrm{V}_{\mathrm{CC}} \pm 35 \mathrm{~V}=-25 \mathrm{~V},+51 \mathrm{~V}$ |  |  | 70 | $\mathrm{V}_{\mathrm{P} \text { - }}$ |
|  | RX input impedance | Pin 20 |  | 9 |  | $\mathrm{k} \Omega$ |
|  | RX line impedance modulation rejection | 120HzAM 2V/20mV, 1kbits | 40 |  |  | dB |
|  | RX carrier frequency ${ }^{2}$ |  | 0.1 | 120 | 500 | kHz |
|  | RX detector differential input impedance | Pin 4, Pin 5, each |  | 27 |  | $\mathrm{k} \Omega$ |
| PSRR | RX power supply rejection ratio | 60 Hz and 120 Hz |  | 80 |  | dB |
|  | Broadband port impedance | $\mathrm{RX}_{\text {OFF }}$ and TX XXFF |  | 7.3 |  | k $\Omega$ |
|  | TX output signal level | $\mathrm{TX}_{\text {ON }}, 100 \Omega$ load |  | 8 |  | $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ |
|  | TX driver output impedance | TX ${ }_{\text {OFF }}$ |  | 40 |  | $\mathrm{k} \Omega$ |
|  | TX driver output impedance | TX ${ }_{\text {ON }}$ |  | 1.2 |  | $\Omega$ |
|  | TX amplitude temperature drift | External oscillator |  | +140 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  | TX amplitude temperature drift | LC oscillator |  | +0.23 |  | $\% /{ }^{\circ} \mathrm{C}$ |
|  | TX output current capablity | TX ${ }_{\text {ON }}$, Pins 15, 17 |  | 40 |  | mA peak |

## DC ELECTRICAL CHARACTERISTICS (Continued) $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~F}$ carrier $=120 \mathrm{kHz}$, data $=\mathrm{NRZ}, 50 \%$ duty

 cycle unless otherwise specified.| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
|  | TX output THD (total harmonic distortion) | TX ${ }_{\text {ON }}$, LC oscillator |  | 1 | 2 | \% |
|  | TX line drive amplifier BW | At 6dB gain |  | 500 |  | kHz |
|  | TX carrier frequency ${ }^{2}$ |  | DC | 120 | 500 | kHz |
|  | TX oscillator temperature drift | Temperature range |  | +60 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  | TX oscillator intial frequency accuracy | Same LC tank |  | $\pm 1$ |  | \% |
|  | TX carrier feedthrough (leakage) | TX ${ }_{\text {OFF }}$ |  | -90 |  | dBmO |

## ABBREVIATIONS:

TX = transmitter
$\mathrm{RX}=$ receiver
NOTES:
1 TX looped back to RX, data $=1 \mathrm{kbit} / \mathrm{s}$ TTL, NRZ, $50 \%$ duty cycle ASK.
2. The NE5050 modem reaches the theoretical maximum data density for a given (fixed) carrier frequency. This limit is set by the maximum data bandwidth required before intersymbol interference occurs. The mınımum specified limits are not tested in production. They are guaranteed by design and by characterization.

## PIN FUNCTION DESCRIPTION

Pin 1: $+\mathrm{V}_{\mathrm{cc}}$
For decoupling $\mathrm{V}_{\mathrm{CC}}$ to ground a $0.1 \mu \mathrm{~F}$ capacitor must be placed close to Pin 1 and Pin 18.

## Pin 2: $\mathrm{C}_{\text {HPF }}$

High-pass filter, rejects 60 Hz and its harmonics, rejects low frequencies, directing them to ground. Capacitor to ground: $\mathrm{C}_{\text {HPF }}=10 \mathrm{nF}$ for $\mathrm{f}_{\mathrm{CXR}}=120 \mathrm{kHz}$ and $\mathrm{C}_{\mathrm{HPF}}=4.7 \mathrm{nF}$ for $\mathrm{f}_{\mathrm{CXR}}$ $=300 \mathrm{kHz}$. The input amplifier provides a high-pass function: a $+20 \mathrm{~dB} /$ decade frequency response, with a DC attenuation of -50 dB . A frequency of 100 kHz is amplified by +24 dB . The -3 dB point of this high-pass filter is given by the equation:

$$
10^{9} / C_{H P F}(F)=f_{-3 d B}(H z)
$$

Pin 3: OUT $_{1}$
RX amplifier differential ( + ) output. Low impedance output. See Pin 6. Pin 3 can be connected to Pin 4 directly. A differential, bandpass filter can be connected from Pins 3, 6 to Pins 4, 5. If LC values are used, they are the same as the oscillator LC values (see Pins 13 and 14). The $\mathrm{BW}_{-3 \mathrm{~dB}}$ is controlled by the series resistors $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$. An external active filter providing gain can improve the RX sensitivity and filter out CW interference.

## Pin 4, Pin 5: $\mathbb{N}_{1}, \mathbb{N}_{\mathbf{2}}$

AM detector ( $\pm$ ) inputs. High-Impedance inputs $=27 \mathrm{k} \Omega$ each. They require DC bias voltage from Pins 3 and 6 or around 4.5V. Pin 3 can be connected to Pin 4 directly. Pin 6 can be connected to Pin 5 directly. A differential bandpass filter can be connected from Pins 3,6 to Pins 4, 5. If LC values are used, they are the same as the oscillator LC values (see Pins 13 and 14). The $\mathrm{BW}_{-3 \mathrm{~dB}}$ is controlled by series resistors. An external active
filter providing gain can improve the RX sensitivity and filter out CW interference.

Pin 6: OUT 2
RX amplifier differential ( - ) output. Low impedance output. See Pin 3. Pin 6 can be connected to Pin 5 directly. A differential bandpass filter can be connected from Pins 3, 6 to Pins 4,5 . If LC values are used, they are the same as the oscillator LC values (see Pins 13 and 14). The $\mathrm{BW}_{-3 \mathrm{~dB}}$ is controlled by the series resistors $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$. An external active filter providing gain can improve the RX sensitivity and filter out CW interference.

Pin 7, Pin 8: $\mathrm{C}_{\mathrm{DET}}$
Amplitude detector ( $\pm$ ) output capacitor between Pins 7 and 8. t DET is the time it takes for $\mathrm{C}_{\mathrm{DET}}$ to charge from 0 mV to 50 mV , where 50 mV is the detection threshold. The detector delay time, $\mathrm{t}_{\mathrm{DET}}$, affects the receiver's jitter. $t_{\text {DET }}$ is a term in a sum of delays, the sum being the total receiver delay, $t_{D}$. See below in 'Receiver Delays' the relation between $t_{D}$ and the maximum bit rate. The $\mathrm{C}_{\text {DET }}$ capacitor value is given by:

$$
\mathrm{C}_{\text {DET }}(\mathrm{F})=\mathrm{t}_{\mathrm{DET}}(\mathrm{sec}) / 10^{5}
$$

## Pin 9: $\mathrm{C}_{\mathrm{AM}}$

Line impedance modulation rejection capacitor. A $0.1 \mu \mathrm{~F}$ capacitor to ground provides about 4 s of delay for the transition from receive data to standby. The $\mathrm{C}_{\mathrm{AM}}$ value is determined in function of the bit rate, or, more precisely, minimum bit time, to assure proper capture of leading bits in a bit string or in the preamble. It is a measure of the "readiness" of the receiver to switch from the "standby" mode to the "receive data mode" with no loss of leading bits. A low $C_{A M}$ value will make the modem react faster (shorter delays) in both transition directions: from "standby"
to 'receive data" (incoming or departing messages) and from 'receive data' to "standby" (absence of data traffic). Its value should be:

$$
C_{A M}(F)=10^{-4} / \text { bit rate }[\text { bits } / \mathrm{s}]
$$

Pin 10: $\mathrm{C}_{\text {Imp }}$
Impulse noise rejection capacitor. At $1 \mathrm{kbit} / \mathrm{s}$ a 10 nF capacitor to ground provides $350 \mu \mathrm{~s}$ of delay and impulse rejection. This capacitor determines the receiver impulse noise immunity (transmission channel with non-Gaussian noise). $\mathrm{t}_{\text {IMP }}$ is the time it takes to ramp up or down the $\mathrm{C}_{\mathrm{IMP}}$ voltage (the beginning of the ramp is delayed by tDET). The shortest bit should last longer than the widest impuise. $\mathrm{t}_{\text {IMP }}$ is a term in a sum of delays, the sum being the total receiver delay, $t_{D}$. See 'Receiver Delays' for the relation between $t_{D}$ and the maximum bit rate. The $\mathrm{C}_{\mathrm{IMP}}$ capacitor value is determined by the equation:

$$
\mathrm{C}_{\mathrm{IMP}}(\mathrm{~F})=\mathrm{t}_{\mathrm{IMP}}(\mathrm{~s}) / 85 \mathrm{k} \Omega
$$

The following equation determines $\mathrm{t}_{\mathrm{IMP}}$ :
Maximum rejected or expected impulse noise width (s) < $\mathrm{t}_{\text {IMP }}$ (s)

## Pin 11: RX Data Output

Open-collector RX output. RX data output.

$$
\text { IOLMAX }=5 \mathrm{~mA}=\mathrm{V}_{\text {LOGII }} / R_{\text {PULL-UP }}
$$

## Pin 12: $\mathrm{C}_{\mathrm{Fo}}$

Oscillator feedback input. $\mathrm{C}_{\mathrm{FO}}=27$ to 51 pF capacitor between Pins 12 and 13. $\mathrm{C}_{\mathrm{F} 1}=$ capacitor between Pins 12 and GND. If the on-chip oscillator is used, $\mathrm{C}_{\mathrm{F} 1}$ may be omitted. If external oscillations are injected at Pin 13, $\mathrm{C}_{\mathrm{F} 0}$ must be removed and $\mathrm{C}_{\mathrm{F} 1}$ must be connected to GND. Grounding Pin 12 disables the oscillator.

## Pin 13: Oscillator I/O

Colpitts LC oscillator tank, Pierce crystal oscillator, or external oscillator input.
On-chip LC oscillator - oscillator output. External oscillator tank present. Parallel LC components attached between Pins 13 and 14. $\mathrm{C}_{\mathrm{FO}}$ attached between Pin 12 and Pin 13. A resistor between Pins 13 and 14 can decrease the oscillation amplitude to the desired level. Amplitudes above 2 V peak may have THD > 2\%. $\mathrm{C}_{\mathrm{F} 1}$ is not used. The ampltude varies with temperature; thermistor compensation recommended at Pin 16.

On-chip crystal oscillator - oscillator output. Two external capacitors in series, $\mathrm{C}_{13}$ and $\mathrm{C}_{14} \cdot \mathrm{C}_{13}$ is connected to Pin 13 and $\mathrm{C}_{14}$ is connected to Pin 14. The external crystal is attached between Pin 13 and the connection of $\mathrm{C}_{13}$ and $\mathrm{C}_{14}$ An optonal inductor L , attached between Pins 13 and 14, tuned at the oscillation frequency by $\mathrm{C}_{13}$ and $\mathrm{C}_{14}$ prevents oscillations at the crystal overtones. $\mathrm{C}_{\mathrm{F} 0}$ and $\mathrm{C}_{\mathrm{F} 1}$ are not used.
External oscillator - oscillator input. Parallel LC components attached between Pins 13 and 14 provide bias to Pin 13 and perform bandpass filtering. If a square wave is generated from a microprocessor by clock division, a series LC from the divider output to Pin 13 will perform additional bandpass filtering. $\mathrm{C}_{\mathrm{F} 1}=0.1 \mu \mathrm{~F}$ is connected to ground. $\mathrm{C}_{\mathrm{F} 0}$ is not used. If a sinusoidal wave is avalable, a $50 \Omega$ resistor may replace the parallel LC bandpass filter and a $0.1 \mu \mathrm{~F}$ capacitor may replace the series LC bandpass filter. The amplitude is constant over temperature.
Pin 14: $+\mathrm{V}_{\mathrm{cc}} / \mathbf{2}$
Oscillator bias at $+\mathrm{V}_{\mathrm{CC}} / 2$. A $01 \mu \mathrm{~F}$ decoupling capacitor to GND is optıonal. Parallel LC components attached between Pins 13 and 14.

## Pin 15: TX Carrier Output (NPN Transistor Base)

Transmitter broadband output. Can drive 40 mA peak ( 80 mA peak non-repetitive).
NPN external Darlington transistor Drives $1 \Omega$ loads.

## NPN external transistor drive -

 $1 \Omega-0.5 \mathrm{~W}-\mathrm{R}_{\mathrm{E} 1}$ to Pin 16 for $10 \Omega$ loads.On-chip driver - $10 \Omega \mathrm{R}_{\mathrm{E} 1}$ between Pins 15 and 16 for $50 \Omega$ loads.

## Pin 16: TX Line Driver Feedback

$R_{\text {feedback }}$ adjusts the driver amplifier gan Minimum gain ( $\mathrm{R}_{\text {FEEDBACK }}=0$ ) is $2(6 \mathrm{~dB})$. A thermistor can compensate the LC oscillator amplitude variation. $\mathrm{R}_{\mathrm{E} 1}$ resistor (and NPN EB junction) to Pin 15. $\mathrm{R}_{\mathrm{E} 2}$ resistor (and PNP EB junction) to Pin 17. The C CRIVE coupling capacitor is in series with the $\mathrm{R}_{\text {DRIVE }}$ resistor from Pin 16 to Pin 20 . The R RRIVE value is the
assumed line impedance. The $\mathrm{C}_{\text {DRIVE }}$ impedance is $1 /\left(2 \times \mathrm{f}_{\mathrm{CXR}} \mathrm{C}_{\text {DRIVE }}\right)$.

## Pin 17: TX Carrier Output (PNP

 Transistor Base)Transmitter broadband output. Can drive 40 mA peak ( 80 mA peak non-repetitive).

PNP external Darlington transistor Drives $1 \Omega$ loads.

## PNP external transistor drive -

$1 \Omega-5.0 W-R_{E 2}$ to Pin 16 for $10 \Omega$ loads.
On-chip driver - $10 \Omega \mathrm{R}_{\mathrm{E} 2}$ between Pins 16 and 17 for $50 \Omega$ loads.

Pin 18: Ground

## Pin 19: TX Data Input

Transmitter TTL data input. Logic 1 will turn the transmit driver on, and sinusoidal carrier will be sent to the line from a low impedance source Logic 0 will turn the driver off, to high output impedance.

## Pin 20: RX Carrier Input

Receiver carrier input. Withstands an overvoltage of $+V_{C C} \pm 35 \mathrm{~V}$. DC bias connected through the line coupling transformer secondary to $+V_{C C}$ (PIn 1). The C CRIVE coupling capacitor is in series with the R RRIVE resistor from Pin 16 to Pin 20.

## DESCRIPTION OF OPERATION

The NE5050 modem has been designed for transmitting and receiving control and data signals over the AC power lines, coaxial cables and twisted-pair cables. The modem overcomes line impulse noise and line impedance modulation. Two carrier modulation methods can be used: carrier on/off ASK, NRZ data and non-coherent FSK
The power line is not an ideal medium for communication. The line noise, interference, and losses are caused by. impulse noise, CW interference, line impedance modulation, and distribution transformer attenuation. NE5050 was designed to support both ASK and noncoherent FSK communications in this environment.

## Listen-While-Talk

The IC modem is always in the receive mode, even when transmitting (it receives its own carrier) This capability permits remote RX and $T X$ functonality testing for each system node In the receive mode, the modem receives carrier signals from other transmitters. In the transmit mode, the modem transmits carrier to other receivers and receives its own carrier.

## On-Chip Collision Detection

The listen-while-talk capability enables this IC to perform CSMA/CD (carner-sense, multı-ple-access/collision detect) networks. Coill-
sion is detected when the local TX intends to transmit and the line is not clear.

## In Dense Data Traffic

The RX data output ( $\mathrm{RX}_{\text {OUT }}$ ) does not have time to go into the standby (lower power consumption, inverted logic) mode. In this case the $R X_{\text {OUT }}$ is in positive logic (carrieron $=1$, carrier-off $=0$ ). A collision is detected at the local node when the local TX is off and the local $R X_{\text {OUT }}=1$. Collision: remote carrier present and detected. Abort local transmission. If, however, standby occurs (bursts of high-speed data) a proper value of $\mathrm{C}_{\mathrm{AN}}$ will insure capture of all leading bits except for the first " 10 " transiton.

## In Rare Data Traffic

The RX ${ }_{\text {OUt }}$ is in standby most of the time. In this case the $R X_{\text {OUt }}$ logic mode is inverted due to a designed-In offset present in the AM rejection and impulse filter circuits. A logic sequence from the local TX insures proper RX offset adjustment (preamble, the first " 10 " bits). The collision detection proceeds as in the dense data traffic case. The transition time from the last received bit " 1 " to the standby mode is proportional to the value of the AM rejection capacitor at Pin 9. For $\mathrm{C}_{\mathrm{AM}}=10 \mathrm{nF}$, the "receive data' to "standby" transition occurs after 4 seconds from the last " 1 ". Therefore, long strıngs of " 0 " s can be transmitted and recelved. The standby function may be disabled with proper bias at Pin 9 (external components).

## TX-to-RX and RX-to-TX <br> Switching Times

With the listen-while-talk capability the TX-toRX and the RX-to-TX switching times have the meaning of TX $X_{\text {ON-to-TX }}^{\text {OFF }}$ and TX $X_{\text {OFF-to- }}$ TX ON switching times, respectively. The TX-to-RX and RX-to-TX minımum switching times can be calculated from the maximum data rate. Since one bit can last a minimum of $3 \mu \mathrm{~s}$ (NRZ ASK data), this may be considered the minimum switching time.

## Data Rate

The maximum data rate is $300 \mathrm{kbit} / \mathrm{s}$ NRZ ASK. This data rate was achieved on a twisted-pair cable with a $150 \mathrm{kHz}, 50 \%$ duty cycle square wave for data. The data rate depends on the BPF (between Pins 3-4 and $5-6$ ), on the AM detector capacitor for delay, $\mathrm{C}_{\text {DET }}$ (between Pins 7 and 8), on $\mathrm{C}_{\text {AM }}$ (Pin 9) for capture of leading bits, and on the desired impulse noise immunity for delay, $\mathrm{C}_{\text {IMP }}$ (Pin 10).

## AC Line Coupling Network

One or two (120V or 240 V and 277 V AC RMS) coupling capacitors rated 600 V are connected in series with the primary of a 1:1 transformer and connected to the AC line. The transformer secondary may be tuned to the carrier frequency by a capacitor (TOKO
transformer, low data rates) or no secondary tuning capacitor for higher data rates (AIE Magnetics transformer). Two back-to-back zener diodes must be placed between Pins 1 and 20 for the IC transient protection (1N4744 or 1N6275). The transformer secondary carries DC bias current between Pins 1 and 20 of the IC. This coupling network itself attenuates to below the RX input sensitivity the 50 or 60 Hz and their harmonic frequencies. In a coaxial cable application the transformer can be replaced with a coupling capacitor.

## Receiver (RX)

The typical RX sensitivity is 1.5 mV RMS. For less sensitivity, adjust the turn ratio of the coupling transformer or insert loss in the bandpass filter. The RX-only function can be implemented by not using the oscillator and by grounding the TX input. The maximum data rate is $300 \mathrm{kbit} / \mathrm{s}$. The power supply rejection ratio (PSRR) is 80 dB for 60 Hz and 120 Hz . The RX is composed of the following blocks:

The Input Amplifier/Limiter limits its output signals to $1.2 \mathrm{~V}_{\text {p.p. }}$ The maximum input carrier signal can be $70 \mathrm{~V}_{\mathrm{P}-\mathrm{p}}$. The gain is 24 dB . The input amplifier bandpass characteristic has the upper -3 dB frequency internally fixed at 300 kHz . The lower -3 dB frequency is adjustable with the $C_{H P F}$ capacitor from Pin 2 to GND. For maximum $R X$ sensitivity $C_{H P F}$ $=10 \mathrm{nF}$ at $\mathrm{f}_{\mathrm{CXR}}=120 \mathrm{kHz}$. $\mathrm{A} \mathrm{C}_{\mathrm{HPF}}=0.1 \mu \mathrm{~F}$ value attenuates 60 Hz by 50 dB and 120 Hz by 45 dB .

The Bandpass Filter is differential RLC bandpass filter which can be connected from Pins 3, 6 to Pins 4, 5. The LC values are the same as the oscillator LC values (see Pins 13 and 14). The formulae relating the $\mathrm{BW}_{-3 \mathrm{~dB}}$ to the RLC values are:

$$
\begin{aligned}
& B W_{-3 \mathrm{~dB}} / \omega_{\mathrm{CXR}}=\left(\omega_{\mathrm{CXR}} * L\right) /\left(2{ }^{*} R\right) \\
& =1 / \mathrm{Q} \\
& B W_{-3 \mathrm{~dB}} / \omega_{\mathrm{CXR}}=1 /\left(\omega_{\mathrm{CXR}} * 2 * C * R\right) \\
& =1 / \mathrm{Q} \\
& B W_{-3 \mathrm{~dB}}=\left(\omega_{\mathrm{CXR}} * \omega_{\mathrm{CXR}} * L\right) /(2 * R) \\
& B W_{-3 d B}=1 /(2 * C * R) \text { and } \\
& \omega_{\mathrm{CXR}}=2 \times \mathrm{f}_{\mathrm{CXR}} .
\end{aligned}
$$

If no bandpass filter is required, connect Pin 3 to 4 and Pin 5 to $6\left(R_{1}=R_{2}=0 \Omega\right)$.
The Amplitude Detector is a Gilbert phase detector with a single differential input. The compared signals are always in phase and the demodulated output is a full rectified wave, function of the bias current, the carrier amplitude, and the collector load. The detected voltage is developed across a differen-
tial capacitive load between $\operatorname{Pin} 7(+)$ and $\operatorname{Pin}$ $8(-)$. DC offset is caused by line impedance modulation.

The AM Rejection Circuit stabilizes the DC average value of the envelope by adding or subtracting a series voltage to the voltage of the detector capacitor. The AM rejection is 40 dB at a modulation rate of 120 Hz . The value of the AM rejection capacitor $\mathrm{C}_{\mathrm{AM}}$ (Pin 9 to GND) determines the transition times to and from receive data and standby.

The Slicing Comparator has current output and a fixed threshold of 50 mV .

The Impulse Filter consists of a capacitor, $\mathrm{C}_{\text {IMP }}$, at the output of the comparator, from Pin 10 to GND. This capacitor is charged or discharged with constant current from the comparator, causing the voltage variation to be a constant slope in time. Narrow current impulses will not last long enough to fully charge or discharge the capacitor.

2V $\mathbf{B E}^{\text {Voltage Hysteresis provides a voltage }}$ interval in which the $\mathrm{C}_{\mathrm{IMP}}$ voltage ramps and in which both inputs to the SR flip-flop are zero.

The Flip-Flop is an SR type, with an opencollector transistor output at Pin 11. The transistor can switch a maximum load of 5 mA .

## Receiver Delays and Maximum Data Rate

The total receiver delay is a sum of delays, where $t_{\text {DET }}$ ( sec ) is the detector delay, $\mathrm{t}_{\mathrm{IMP}}$ (sec) is the impulse filter delay, and $2 \mu$ s is the approximate receiver delay with no $\mathrm{C}_{\mathrm{DET}}$ and no $\mathrm{C}_{\mathrm{Imp}}$ :
$t_{D}(\mathrm{sec})=$ total receiver delay

$$
=t_{\text {DET }}(\mathrm{sec})+t_{\mathrm{IMP}}(\mathrm{sec})+2 \mu \mathrm{~s}
$$

The maximum bit rate, in the no-return-tozero, amplitude shift keying data format is determined by: Maximum bit rate MRZ ASK (bit/sec) < 1/tD $\left(\mathrm{sec}^{-1}\right)$

NOTE:
The $\mathrm{C}_{\text {DET }}$ and $\mathrm{C}_{\text {IMP }}$ values so calculated are for guidance and the user shall determine the optimal performance values in a range between 0.1 times to 10 times the calculated values (power line environment assumed). For twisted-pair or coaxial cables the calculated values are close to optimal. Based on power line applications made at 100 bits $/ \mathrm{sec}$ and at 50 kbits/sec, the $\mathrm{C}_{\mathrm{MP}} / \mathrm{C}_{\mathrm{DET}}$ capacitor ratio ranges from 100:1 to 1:1.

## Transmitter, TX

The transmitter includes an oscillator, a line driver, and a drive switch.

The TTL Switch is a low power TTL gate that switches on/off the bias current for the line driver. A logic " 1 " at Pin 19 (TX $\mathrm{IN}_{\mathrm{I}}$ ) enables the line driver and carrier is being sent on the line. A logic ' 0 '" disables the driver.

The Oscillator is a differential transistor pair. It can be configured as a Colpitts LC oscillator, as a Pierce crystal oscillator, or used with external input (microprocessor clock divided to the carrier frequency). When the TX drive is off, the carrier leak is less than -90 dBmO . Pin 18 can be used as input for an external oscillator. Grounding Pin 12 disables the oscillation process.

The Line Driver is a class $A B$ push-pull stage with optional external complementary transistor pair for increased current capability. The TX output impedance is $40 \Omega$ in the off-state (receive mode) and less than $2 \Omega$ in the onstate (transmit mode). Note that in the transmit mode one receives its own signal. To increase the amplitude of the transmitter, add a feedback resistor in the driver amplifier feedback path at Pin 16.

By itself the NE5050 is capable of driving a consumer line impedance of $50 \Omega$ ( 40 mA peak/80mA peak non-repetitive), the THD being less than $2 \%$. With complementary transistors, $10 \Omega$ industrial loads can be driven. With complementary Darlington transistors, $1 \Omega$ industrial loads can be driven.

One design objective was to provide the user with a flexible IC modem for residential as well as for industrial AC lines, for twisted-pair, and for coaxial cables. The IC modem can be used for control functions and data applications. Practical observations of power line noise point to a data rate upper boundary of $1 \mathrm{kbit} / \mathrm{sec}$. The main sources of interference are the light dimmers. Software for error correction can be used for improved error rates. Two system configurations can be implemented: an ASK system and a noncoherent FSK system. The non-coherent FSK system can continue to transmit ASK data if the other channel is made unusable by CW interference. High-voltage transient protection and filtering are accomplished with userselected external components.

Additional flexibility is provided by the chip architecture: one-IC real-time repeater, oneIC dual-frequency gateway, external oscillator input port, the listen-while-talk capability (CSMA/CD), immediate TX-to-RX switching, ASK and FSK, and ASK-multinode singlefrequency network.
The modem can be used for control systems and data applications in homes and other consumer environments and in industry.


# Signetics 

Linear Products

# AN1951 <br> NE5050: Power Line Modem <br> Application Board Cookbook 

Application Note

## Author: Michael J. Sedayao

## INTRODUCTION

## Applications Disclaimer

The applications outlined within this cookbook in no way specify the absolute maximum performance of the NE5050 Power Line Modem. They are merely examples given to show the flexiblity of the part. In general, the external components used for each application tend to be the limiting factors in each application. For example, the component drift for capacitors that provide a load on the oscillator would cause a corresponding drift in the oscillator frequency, although there is nothing wrong with the chip itself. On the other hand, external drive transistors provide a larger transmitter voltage than what would normally be available from direct drive with the chip.

Only careful characterization of the operating environment (whether it is the power line, twisted par, or coaxial cable) coupled with a knowledge of the external component limitations, can ensure reliable operation for a given application. Often, operating problems originate with an applications fault rather than with the chip itself.
One reason that the part may not always work in every situation is the same reason that it can work in so many situations - the part is extremely flexible. Operation is dependent on the values of the external components. For instance:

- To change the carrier frequency, change the oscillator capacitor and inductor. To receive the same signal, however, the BPF values must also be changed to the same values. Active filters or no filters can be used. The tuning capacitor must also be changed so that the transformer secondary locks onto the carrier. The oscillator can also be driven with an external source.
- To adjust the limiting of the data rate, the detection capacitor has to be changed. If the data rate is increased without adjusting this capacitor, the bit rate will be RC-filtered out.
- Adjusting the impulse capacitor will provide protection from transients of a certain duration, but leaves a vulnerability to longer ones or a succession of smaller ones.
Each of these cases should illustrate the fact that the performance of the board is extreme-
ly application and environment dependent. The environmental parameters and goals of data transmission should be determined before specifying component values. Proper operation depends on it.


## Summary of Operation

The AC power line is, in general, not ideal for data communication. Impulse noise, large magnitude voltage transients ( $>1 \mathrm{kV}$ typical), line impedance modulation, and other factors, have prohibited its use as an effective medium for transmitting data and control signals.
The NE5050 Power Line Modem (PLM) has been designed to overcome these problems while affording the user the flexibility of tailoring the design to his/her own needs. The PLM can be used to transmit over power lines or twisted-pair cables using two forms of modulation - carrier on/off ASK (Amplitude Shift-Keying) and non-coherent FSK (Frequency Shift-Keying). To use it in the FSK mode, two devices will be required for each transceiver in order to bandpass and generate the two different frequencies representing logical 0 and 1. If one of the two frequencies used fails, the remaining frequency can be used in the ASK mode. The applications referred to in this cookbook only refer to the single-carrier ASK form. Some of the features of the IC include:

## Listen-While-Talk

The modem is always in the receive mode, even when transmitting (it receives its own signal). This capability permits RX and TX remote functionality testing for each system node since it requires no other transceivers. In the receive mode, the modem receives carrier signals from other transmitters. In the transmit mode, the IC transmits an ASK carrier to the other receivers, including its own. It is up to the user to design protocol to arbitrate ownership of the line. In some protocols, such as in General Electric's HOMEN$E T^{\circledR}$, the listen-while-talk feature is not desired and so the receiver is disabled during transmission mode.

## On-Chip Collision Detection

The listen-while-talk capabilty enables a controller to perform CSMA/CD (Carrier Sense, Multiple Access/Collision Detect) functions. To summarize (for further information, the reader is referred to IEEE 802.3 and to general articles describing ETHERNET or other probabilistic network protocols), any
node can access the line to transmit signals at any time provided the line is not being used. The procedure is as follows. A receiver listens to the line to see if there are any carriers present (Carrier Sense). Every receiv$e r$ is also listening to the line (hence, Multiple Access). If a transmitter is on, each node waits until the line is free before transmitting. Priorities may be established by the controller. A collision is detected if, while transmitting a message, an incoming transmission originating from another node is detected.
The PLM performs a similar operation for both dense and rare data traffic situations. In dense data traffic, the RX data output ( $R X_{\text {OUT }}$ ) does not have time to go into the standby (low power consumption, inverted logic mode). In this case, the $R X_{\text {OUT }}$ is in positive logic (carrier on $=1$, carrier off $=0$ ). A collision is detected at the local node when the local $T X$ is off and the local $R X_{\text {OUT }}=1$. Therefore, a remote carrier is present and has been detected, so abort local transmission. The line is busy. Wait until the line is clear.
In rare data traffic, the $\mathrm{RX}_{\text {OUT }}$ is usually in the standby mode. In this case, the RX OUt logic mode is inverted due to a designed-in offset present in the AM rejection and impulse filter circuits. A "10' logic sequence from the local TX insures proper RX offset adjustment (the preamble contains the first two " $10^{\prime \prime}$ bits) and collision detection can be performed with the next " 10 " bits. The collision detection proceeds as in the dense data traffic case. The transition time from the last received bit " 1 " to the standby mode is typically 4 seconds and this time is independent of the data rate. This enables long strings of " 0 's" to be transmitted and received.

To eliminate the standby mode and to have the modem in the receive-data mode at all times, the bias at Pin 9 should be altered. A $10 \mathrm{M} \Omega$ resistor from Pin 9 to a potential of $2.2 \mathrm{~V}_{D C}$ will perform this change. The 2.2 V potential may be generated between two resistors: $1 \mathrm{M} \Omega$ from $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ and $220 \mathrm{k} \Omega$ to ground.

## Power Supply Decoupling <br> (C1 and C2)

Capacitor $\mathrm{C}_{1}=0.1 \mu \mathrm{~F}$ at Pin 1 decouples the supply voltage, $V_{C C}$. The capacitor $\mathrm{C}_{2}=0.1 \mu \mathrm{~F}$ at PIn 14 is optional and decouples the supply for the oscillator section. This

supply, $\mathrm{V}_{\mathrm{CC}} / 2$, is internally generated. $\mathrm{C}_{1}$ is essential for clean operation and should be placed as close as possible to the IC, between Pins 1 and 18.

## AC Line Coupling

The line transformer, a Toko America 707VXT1002N, has a primary-to-secondary coll ratio, $L_{1}: L_{2}$, of $1: 1$. One end of coil $L_{1}$ goes to the power line via line capacitor Cline. The secondary signal is tapped off between $L_{2}$ and $L_{3}$ and then goes to the receive input (Pin 20.) The other turn ratio is $L_{1}: L_{3}$ at $1 \cdot 4$. The $L_{2}$ secondary is connected between Pins 1 ( $\mathrm{V}_{\mathrm{CC}}$ ) and $20\left(\mathrm{RX}_{\mathrm{IN}}\right)$ It carries about $1 \mathrm{~mA}_{D C}$ current into Pin 20 for biasing. The $L_{2}+L_{3}$ secondary is tuned to the carrier frequency by a tuning capacitor $\mathrm{C}_{\text {TUNE }}=6.8 \mathrm{pF}$. This transformer is suitable only for data rates up to $10 \mathrm{kBits} / \mathrm{sec}$ because of envelope distortion

To tune the transformer for maximum sensitivity, connect a BNC " T " connector to the output of the waveform generator One output should go to an oscilloscope and the other should be connected to the prongs of the power cord of the board (make sure ground is also connected to one prong). Then send the 100\% AM modulated pulse train (ASK) to the board. The carrier envelope is a square-wave pattern. Tune the transformer for maximum carrier amplitude. To do this take a jewelhead screwdriver and adjust the transformer core. Maximum sensitivity is reached at maximum amplitude at the carrier frequency
Another manufacturer that provides good transformers for both power line and twistedpair communication is AIE Magnetics (Address and telephone numbers for TOKO and

AIE Magnetics are listed in the External Components Section).

## Line and Tuning Capacitors <br> ( $\mathrm{C}_{\text {LINE }}$ and $\mathrm{C}_{\text {TUNE }}$ )

$\mathrm{C}_{\text {LINE }}=1 \mu \mathrm{~F}$ AC-couples the transformer to the power line and is rated to withstand 600 V . Its main function is to filter out the 60 and 120 Hz signals from the line power and to pass only the higher frequency carrier signals. $\mathrm{C}_{\text {LINE }}$ and the primary inductance of the transformer act as a voltage divider that attenuates 60 Hz sıgnals by 100 dB Line voltage signals are less than a millivolt on the secondary of the coupling transformer. Remember to discharge this capacitor before removing the insulating backplane and changing components.
$\mathrm{C}_{\text {TUNE }}=6.8 \mathrm{nF}$ tunes the transformer secondary winding to the carrier frequency ( 100 kHz ) Make sure to change this capacitor in addıtion to the LCs of the oscillator and bandpass filter sections when changing the carrier frequency.

## TRANSCEIVER EXTERNAL COMPONENTS

Figure 1 is a block diagram of the NE5050. It comes in a 20 -pin DIP (Dual In-Place package) in both plastic and SO (Small Outline). This section describes the external components that must be added and the characteristics to expect at those pins.

## Receiver

Input Filter $\mathbf{C}_{\text {HPF }}$ (Pin 2)
The input amplifier limits its output signals to $1.2 \mathrm{~V}_{\mathrm{P}-\mathrm{p}}$ differential. On Pin 20, the maximum
input carrier signal can be $70 \mathrm{~V}_{\text {P.p. }}$, centered at $\mathrm{V}_{\mathrm{CC}}$. The amplifier gain is 24 dB at the carrier frequency The input amplifier bandpass characteristic has an upper -3 dB frequency internally fixed The lower -3dB frequency is set by $\mathrm{C}_{\text {HPF }} \mathrm{C}_{\text {HPF }}$ actually suppresses the lower order harmonics. With $\mathrm{C}_{\text {HPF }}=100 \mathrm{nF}, 60$ and 120 Hz are rejected more than 40 dB (see Figure 2). For lower values of $\mathrm{C}_{\text {HPF }}$, this rejection increases along the frequency spectrum. For a 1 nF capacitor, amplifier response has large peaking near 500 kHz . Response for values of 10,100 , and 1000 nF are also shown over the frequency range $0.01-100 \mathrm{MHz}$.
$\mathrm{C}_{\text {HPF }}$ is connected from Pin 2 to ground For carrier frequencies above 100 kHz , typical values for $\mathrm{C}_{\text {HPF }}$ are between 2 and 20nF. The amplifier has differential outputs (Pins 3 and 6 ). The DC voltage at these pins is 4.6 V .
Inter-Stage Bandpass Filter R1, R2,
C $_{\text {BPF }}$, L
If all necessary bandpass filtering is performed in the line-coupling network, then the BPF between input amplifier output and AM detector input is not needed It is also possible to bypass use of the filter in most twistedpair applications. Otherwise, for ASK operation, $L_{\text {BPF }}$ and $\mathrm{C}_{\text {BPF }}$ should match the LC tank components Losc and COSC of the oscillator in order to have effective carrier sense. The carrier frequency is simply defined as

$$
\omega_{\mathrm{CXR}}=\frac{1}{\sqrt{L_{\mathrm{BPF}} \times C_{B P F}}}
$$

The bandpass characteristics are governed by the following equations relating 3 dB band-


Figure 2. Receiver Amplifier Gain vs Frequency for Different Values of $\mathbf{C H P F}$
width to carrier frequency $\omega_{\text {CXR }}$ and components $R_{1}, R_{2}=R, L_{B P F}$, and $C_{B P F}$.

$$
\begin{aligned}
1_{1}, R_{2}=R, & L_{B P F}, L_{B P F} \\
B W_{-3 d B} & =\frac{\left(\omega_{\mathrm{CXR}} \times L_{\mathrm{BPF}}\right)}{(2 \times R)} \\
B W_{-3 \mathrm{~dB}} & =\frac{1}{\left(C_{B P F} \times 2 \times R\right)}
\end{aligned}
$$

These equations can easily be manıpulated to express the Quality factor, $Q$ :

$$
\begin{gathered}
\frac{B W_{-3 d B}}{\omega_{C X R}}=\frac{\left(\omega_{C X R} \times L_{B P F}\right)}{(2 \times R)}=\frac{1}{Q} \\
\frac{B W_{-3 d B}}{\omega_{C X R}}=\frac{1}{\left(\omega_{C X R} \times C_{B P F} \times 2 \times R\right)}=\frac{1}{Q}
\end{gathered}
$$

Since this is a passive filter, a good deal of signal attenuation should be expected. If there is trouble getting signals through, consider shorting out the bandpass by shorting Pin 3 to Pin 4 and Pin 5 to Pin 6. If this does not work, trace signal from $R X_{\text {IN }}(\operatorname{Pin} 20)$ and follow through.
Depending on the filtering configuration, Pins 4 and 5, the AM detection input requires DC biasing. If no DC path is provided from Pin 3 to 4 and from 6 to 5 (series capacitors present for DC open-circuit), then the network in Figure 3 can be used.

Active bandpass filters may be used if gain is desired in the signal. This allows more room for tweaking. Remember, the goal is to bandpass the broadband signal $\left(\omega_{\mathrm{CXR}}=100 \mathrm{kHz}\right.$


TC10541S
Figure 3. Single-Pole Bandpass Filter for 118 kHz Operation
for the industrial operation) and not the baseband signal ( $1 \mathrm{kBits} / \mathrm{s}$ for the same application) as can be seen from the above equatıons For more details on alternative BPFs, see the section on High Performance Industrial Operation.

## AM Detection CDET (Pins 7 and 8)

The capacitor $C_{D E T}$ is the load across the collectors of a Gilbert multipher cell (Pıns 7 and 8) that is being multiplied by itself. So compared signals are always in phase and demodulated output is a function of carrier amplitude (hence, detects AM signals), bias current, and collector load. (Internally there are resistors in the collectors of the cell so the part will run without $\mathrm{C}_{\mathrm{DET}}$ included.) Since it is the load, it has to be charged and discharged, and thus delays the transition of the signal. $\mathrm{C}_{\text {DET }}$ introduces a delay in signal transmission because of its integrating action. The combination of $C_{D E T}$ and the collector resistors provides an RC low-pass filterıng action on the received signal The carrier (broadband) is filtered out and only the envelope (baseband) is passed. Consequently, $C_{\text {DET }}$ provides the limiting value for the data rate. The 4.7 nF value is fine for $1 \mathrm{kBit} / \mathrm{sec}$
operation, but, if an increased data rate is desired, the value of the capacitor should be reduced. Similarly, for a longer delay and reduced data rate, increase $\mathrm{C}_{\text {DET }}$ (see Figure 4).

If $C_{D E T}$ is removed altogether, a reduction in signal delay should be observed (full-wave rectification). There will still be a signal if the impulse capacitor is connected. Removing both $\mathrm{C}_{\text {DET }}$ and $\mathrm{C}_{I M P}$ should eliminate signal delay entirely.
Probıng at this point (Pins 7 and 8) should reveal a square wave with rising edges following a $1-\exp \left(-t /\right.$ C $\left._{\text {DET }}\right)$ type of curve. Similarly, the falling edge should show an $\left(\exp \left(-t / R C_{D E T}\right)\right)$ type of characteristic. Probing on the complementary pin will just show the inversion of the signal. This should be expected since just the charging and discharging of the detection capacitor are being observed.

## AM Rejection $\mathrm{C}_{\mathrm{AM}}$ (Pin 9)

The AM rejection circuit tracks the average DC value of the envelope by adding or subtracting a series voltage to the voltage on the $\mathrm{C}_{\text {DET }}$. (It operates as a negative feedback voltage mechanism for changes on the AM detector load by the additional DC components on the line.) AM rejection is better than $40 \mathrm{~dB} . \mathrm{C}_{\mathrm{AM}}=0.1 \mu \mathrm{~F}$ typical for 40 dB rejection for 120 Hz AM. This value will suffice for most power line applications. For a different case, look at the Twisted-Pair Applications.
If the received signal remains at the zero state after a 1-to-0 (on-to-off) transition for more than 4 seconds, the RX OUT pin will drift to the logic High level and stay there until the signal changes state again. This is known as the standby mode. This feature can be defeated by externally applying a $2.2 \mathrm{~V}_{\mathrm{DC}}$ signal (see HOMENET application). Any protocol should take this feature into account if it does not externally defeat the feature through the hardware.


Figure 4. Comparative Delay of AM Detector for Different Values of $\mathrm{C}_{\mathrm{DET}}$

## Impulse Rejection $\mathbf{C}_{\text {IMP }}$ (Pin 10)

This capacitor allows the device to absorb the line transients that sometımes reach peak values of several thousand volts. It also reduces the effect of the glitches caused by different line loads. $\mathrm{C}_{\mathrm{IMP}}$ is charged or discharged with constant current from the comparator which causes the voltage variation at Pin 10 to be of constant slope versus time. Narrow current impulses will not last long enough to fully charge or discharge $\mathrm{C}_{\mathrm{IMP}}$ $\left(\mathrm{I}_{\mathrm{CIMP}}=\mathrm{C}_{\mathrm{IMP}} \times(\Delta \mathrm{V} / \Delta \mathrm{T})\right)$ The baud rate depends on the size of $\mathrm{C}_{\mathrm{IMP}}$ Typically, rejected impulse width $\leqslant \mathrm{C}_{\mathrm{IMP}} \times 35 \mathrm{k} \Omega$ (sec) $\leqslant$ mınımum data width.

The delay in recovering data that is introduced by this stage is

$$
\mathrm{t}_{\mathrm{DELAY}}=\mathrm{C}_{\mathrm{IMP}} \times 35 \mathrm{k} \Omega
$$

If this point is probed, a square wave with a well-defined slope on the rising and falling edges should be seen. The slope is a function of the output current of the comparator and the capacitance on this pin (I $\mathrm{I}_{\mathrm{IMP}}$ and $\mathrm{C}_{\text {IMP }}$ ).

## Logic Output Rpull (Pin 11)

This is an open-collector output and needs a pull-up resistor to let it swing to a High value The listed value of $10 \mathrm{k} \Omega$ is fine. It can be decreased for a maximum $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$. Also shown in the diagram is an optional supply $\mathrm{V}_{\text {LOGIC }}=+5 \mathrm{~V}$ provided by the user to give TTL-level compatibility. Otherwise, the output should swing all the way to +12 V and all the way down to ground.

The point can be probed while the signal is transmitted to see if the IC is receiving its own transmission. Carrier feedthrough may be seen on the output signal

## Transmitter

The transmitter input ( $\mathrm{TX}_{\mathrm{IN}}$ ) is at Pin 19. A logıc " 1 " enables the line driver and sends the carrier on the line $A$ logic ' 0 ' disables the carrier, which constitutes the on/off Amplitude Shift-Keying. When in the receive mode, this pin should be grounded. Make sure that the $T X_{\text {IN }}$ levels are TTL compatible. Signals that are more than one $\mathrm{V}_{\mathrm{BE}}(0.7 \mathrm{~V})$ below ground turn on a diode that disables the transmitter External components to be set for the transmitter are as follows:

## Carrier Frequency ( $R_{\text {OSC }}, C_{\text {OSC }}$, Losc, $\mathbf{C F O}_{\mathrm{F},} \mathrm{C}_{\mathrm{F} 1}$ )

The carrier frequency is set internally by a differential-pair Colpitts Oscillator. To set the frequency externally, apply the signal to LC (Pin 13). Pin 13 is the input for external operation and the load for use of the onboard oscillator.

If an external carrier is not desired, set the oscillator frequency by the 5 external components listed above. (Note: $\mathrm{C}_{\mathrm{F} 1}=0$ in this application. Increasing it merely raises the
level of AC feedback to the oscillator. It would only be important in the wideband operation since it provides a reference for the other end of the differential pair.) The design equation for the $\omega_{0}$ is ( $\omega_{0}$ should equal $\omega_{\mathrm{CXR}}$ ):

$$
\begin{gathered}
\omega_{0}=\frac{1}{\sqrt{L_{\mathrm{OSC}} \times C_{E Q}}} \\
\left(\omega_{0}=2 \pi f_{0}\right)
\end{gathered}
$$

where $\mathrm{C}_{\mathrm{EQ}}$ is given by

$$
\mathrm{C}_{\mathrm{EQ}}=\mathrm{C}_{\mathrm{OSC}}+\frac{\mathrm{C}_{\mathrm{FO}} \times \mathrm{C}_{\mathrm{F} 1}}{\mathrm{C}_{\mathrm{FO}}+\mathrm{C}_{\mathrm{F} 1}}
$$

Since $C_{F 0} \gg C_{F 1}$, then

$$
\mathrm{C}_{\mathrm{EQ}}=\mathrm{C}_{\mathrm{OSC}}+\mathrm{C}_{\mathrm{FO}}
$$

Carrier leakage in the off state is minımal and should have no effect on the receive input, RXIH (Pin 20)

## Output Stage ( $\mathbf{Q 1}, \mathbf{Q} 2, \mathbf{R E}_{\mathrm{E}}, \mathbf{R}_{\mathrm{E} 2}$ )

The line driver is a class $A B$ push-pull output stage with optional external complementary transistor pair for increased current drive capability. The TX output impedance is $40 \mathrm{k} \Omega$ in the off state ( $R X_{\text {ON }}$, receive mode) and less than $2 \Omega$ in the on state ( $\mathrm{TX}_{\mathrm{ON}}$, transmit mode).

By itself, the NE5050 is capable of driving a consumer line impedance of $50 \Omega$ without the drive transistors Q1 and Q2. To do this, set $R_{E 1}=R_{E 2}=10 \Omega$, placing $R_{E 1}$ between Pins 15 and 16 , and $R_{E 2}$ between Pins 16 and 17; select $R_{\text {DRIVE }}=50 \Omega$ The voltage divider effect is evident

With the external drive transistors, however, the PLM is capable of driving an industrial line impedance of $10 \Omega$. Merely set $R_{E 1}=$
$R_{E 2}=1 \Omega$ and set $R_{\text {DRIVE }}=10 \Omega$.

## Feedback (RFeedback)

To increase the amplitude of the transmitter, add a feedback resistor in the driver amplifier feedback path at Pin 16. RFEEDBACK $^{=} 75 \mathrm{k} \Omega$ is fine for $V_{C C}=+15 \mathrm{~V}$ operation. For $\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$, use a $22 \mathrm{k} \Omega$ resistor. If you are not using external drive transistors and are using $V_{C C}=+12 \mathrm{~V}$, then use a $56 \mathrm{k} \Omega$ resistor.

## Transmitter Drive (R DRIVE C DRIVE)

RDRIVE and CDIVE provide impedance matching for the output of the driver for coupling back through the transformer. RDRIVE provides the real component and $\mathrm{C}_{\text {DRIVE }}$ the complex. RDRIVE should be set to $50 \Omega$ for consumer applications, with no external transistors needed (set $R_{E 1}$ and $R_{E 2}$ as above), or for industrial applications, use $R_{\text {DRIVE }}=10 \Omega$ with the drive transistors, setting $R_{E 1}$ and $R_{E 2}$ as indicated

## INDUSTRIAL APPLICATION

Electrical Hazards to the User

## WARNING: ELECTRICAL SHOCK HAZARD! DO NOT PROCEED UNTIL you have read this section!

In addition to being a supply of $110 \mathrm{~V}_{\mathrm{AC}}$, the power line is a near-infinite source of current and it only takes 100 mA to kill a human being. (It takes about 80 mA to fibrillate the heart and give a serious shock. Approach the board testing as though you were going to repair a television set.) So remember, 110 V of AC line voltage is present on the line cord, the line coupling capacitor ( $C_{\text {LINE }}$ ), and on the transformer prımary. Please exercise extreme caution when using these boards. Even if the cord is not plugged into the AC power line, $C_{\text {LINE }}$ can retain charge. After being unplugged, if touched before discharged, it can give a severe electric shock.

Certain measures have been made to protect the user from being exposed to the power line. A silicone resin has been applied to the line cord on the top of the board and a mylar plate has been attached via four nuts to the bottom of the board. Before changing components, please use the following procedure:

1. Unplug the cord from the AC line. Always use one hand when plugging or unplugging the cord. A good procedure to follow would be to set the board down first and then plug it in with the same hand, keeping the other in your pocket. Holding the board in one hand (exposed AC) and the plug in the other could turn you into the load if you are careless.
2. Discharge the coupling capacitor by holding the unplugged cord by the insulated portion of the plug and then short the plug prongs with an insulated screwdrıver. Be sure to hold the screwdriver by its insulated handle. As you touch the screwdriver to the prongs, you should hear a slight 'pop' from the discharge. If you don't hear the pop, it could be an indication that the line capacitor is bad.

NOTE:
Transient protection must be incorporated between Pins 1 and 20 when following this procedure (i.e Back-to-Back zeners or transient absorbers).
3. Remove the plastic nuts, screws, and the mylar plate.
4. After changing components and soldering, replace the nuts and mylar plate. NEVER operate the board or plug it into the $A C$ line without the cover. It is very easy to leave a wire or a piece of solder on the bench and short the AC line when you set the board down. This is a possible fire hazard and will usually trip the
circuit breaker for your area, killing the power in the area. (This actually happened while testing application boards)

Do not attempt to remove the silicone from the line cord on the top of the board. This isolates you from the line while probing the component side. Do not defeat this safety feature.

Do not operate on metallic or other types of conductive surfaces. Always operate with the mylar plate on the backplane of the board. Refer to \#4 above for what can happen if you leave the board off.

Do not keep drinks or liquids in the area. A spilled drink can be disastrous.

## NOTE:

Signetics provides these NE5050 Power Line Modem Application Boards for design and development purposes only. Signetics assumes no liability and makes no guarantees regarding the performance of these boards. By acceptance of these demo boards, the user agrees to follow the instructions described in this manual and releases Signetics from any liability and clams resulting from use of these boards including but not limited to third party claıms

## OBSERVING THE NE5050 DEMONSTRATION BOARD PERFORMANCE

## Operation of the NE5050 Demonstration Board

Figure 5 is the schematic for the NE5050 demonstration board. The demo board is designed to operate at a carrier frequency of 118 kHz . From left to right on the schematic, the board is coupled to the power line via a 1-1 ratio Toko brand transformer. Two high voltage $47 \mu \mathrm{~F}$ capacitors provide blocking of the $50 / 60 \mathrm{~Hz}$ high voltage from the power line (and pass the high-frequency carrer). The presence of a times-4 wound secondary coil is used in series with $\mathrm{C}_{\text {TUNE }}$ to set up a secondary which is resonant with the carrier frequency. This resonance should be tuned via the transformer core to provide minimum attenuation of the carrer frequency

The signal (and whatever line noise is present) is then presented differentially to the input amplifier (Pins 1 and 20). Two 15V, 1W zener diodes are connected between these pins to protect the IC from high voltage spikes (note that this can happen, for example, when discharging the line capacitors by shorting the plug). The input amplifier is also configured as a high-pass filter whose characteristics are determined by the value of the capacitor on Pin 2 ( $\mathrm{C}_{\text {LPF }}$ ). See Figure 3 for bode plots. The
input amplifier/filter will provide about a 20 dB boost of the carrier frequency The signal is then output to Pins 3 and 6 to an externallyconnected band-pass filter. On the demonstration board this is a single-pole RCL filter tuned to approximately 118 kHz

Pins 4 and 5 form the input to the amplitude detector which performs signal decoding via amplitude detection and amplitude modulation cancellation. This detector will trigger at the presence of a signal at a level of $20-30 \mathrm{mV}_{\text {RMS }}$ The amplitude modulation cancellation stage allows for contınuous amplitude modulation of the carrier frequency without loss of data (as long as the amplitude fluctuations are above the detector threshold).

The final stage is the impulse filter which rejects short-duration impulses of a duration determined by the value of the impulse capacitor ( $\mathrm{C}_{\mathrm{IMP}}$ ) connected at Pin 10. Pin 11 is the open-collector output which provides a TTL-level demodulated output. This output is connected to a 10 k resistor pull-up which is tied to the output post labeled "VLOGIc'". The TTL level signal appears at the post labeled 'REC''. An NPN transistor forms an opencollector inverted output at the post labeled 'REC OC.'"

The transmitter section consists of an oscillator whose frequency is determined by the externally connected LC tank at Pins 13 and 14. These are of the same value as the LC tank used for the band-pass filter at Pins 4 and 5 . This oscillator is internally connected to a line-drive amplifier which drives an external class $A B$ amplifier consisting of a power NPN and PNP transistor. The line drive amplifier is turned off and on by the presence of a logıc ' 0 ' or logıc ' 1 '" level appearıng at the transmit input, Pin 19. This results in the ASK encodıng; digite: :nformation is transmitted via the presence or absence of the carrier frequency. R REEDBACK is used to improve harmonic distortion; RDRIVE is matched to the anticipated average load. The high-frequency carrier is transmitted to the transformer for induction to the power line.

Some additional features of the demonstration board are.

## JMPR-Standby Defeat

This jumper, when connected, inhibits the NE5050 from going into ''standby mode''. As a power-saving feature, the NE5050's output transistor (driving Pin 11) will deactivate after approximately 4 seconds of no-data traffic (go into 'standby'") This will result in a logic " 1 " level at the open-collector output, Pin 11

By closing this jumper, this feature will be defeated by introducing a DC voltage at Pin 9.

## JMPR-RCV Suppress (Receiver Suppress)

This jumper, when connected, will force Pin 11 to a Low state during transmission of a logıc "1"' level This feature is provided to prevent "echoes" of transmitted messages from feedıng back to the receiver. This can occur because of the time delay of transmitted signals traveling back through the receiver filters (primarily the impulse filter). In multiple transceiver networks, this echo may be undesirable because it can simulate the presence of another transmitter on the line during the short duration between the end of a transmission and the presence of the 'echo'". Because collision (and hence arbitration) can only occur during the transmissoon of a logic ' 0 ' (absence of carrier) condition, suppressing the receiver will not eliminate any useful information regarding the line status. Note that closing this jumper will result in a low state at the output (Pin 11) during transmissions of a logic " 1 '".

## Inputs/Outputs

Inputs to the NE5050 demonstration board consist of a V LOGIC input, and a XMIT input. The $V_{\text {LOGIC }}$ input is simply the voltage level that will appear at the output pin (marked REC) during a logıc " 1 " condition. For most TTL interfaces, this will be +5 V . This is to be externally applied A DC power supply of +12 to +18 V is required to power the board.
The XMIT input is a TTL-level input which either activates or deactivates the line-drive amplifier which drives the power line (or selected medium) with a carrier. A logic ' 1 "' will activate the transmitter, resulting in a presence-of-carrier condition. A logic ' 0 ' ' will deactivate the transmitter resulting in an ab-sence-of-carrier. Be sure that the levels are TTL and have a common ground with the demo board.

Outputs of the demo board consist of a REC OC (Receive, Open-Collector), a REC (Receive), and an LED visual output. The REC $O C$ is an inverted, open-collector output, appropriate for interfaces requiring an inverted logic, open-collector output (such as GE's HOMENET). REC is a positive logic output which will provide output voltage levels according to the V LOGIC voltage level which is externally applied. The LED provides an in-verted-logic visual indicator, actıvated during the presence of a ' 0 ' at the output, and turned off during the presence of a " 1 ".


## Transient Protection

The latest revision of the NE5050 demo board incorporates two back-to-back zener diodes (Motorola 1N4744A) which provide 15 V overvoltage protection for the NE5050. The NE5050 has been designed to endure $\pm 35 \mathrm{~V}$ transients, but for additional protection during worst-case conditions (such as the sudden discharge of the line capacitor by shorting the prongs of the plug), these devices have been added. The diodes are connected between Pins 1 and 20 of the IC. Other devices may be used instead (such as surge protectors), as long as they are fast enough to prevent fast-rısing high voltage impulses from reaching plus or minus 35 V .

## 120/240 V $A C$ Compatibility

This incorporates two series line capacitors, each rated for 680 V . This makes the new demo boards compatible with both 120 and $240 V_{\text {AC }}$ power tine.

## BENCH TUNING AND TESTING

Testıng and tuning of the NE5050 demonstration boards can be accomplished safely without plugging the boards into the power line. This test procedure is, therefore, done in the absence of the line voltage. Note that the boards are configured to a receiver threshold of 20 mV peak-to-peak, with an impulse rejection time of approximately $570 \mu \mathrm{~s}$. The carrier frequency has been set to $118 \mathrm{kHz}( \pm 10 \%$ due to component variations).

## Receiver Testing:

1. Make sure to ground the XMIT input to deactivate the local oscillator.
2. Apply $V_{C C}=12 \mathrm{~V}$ at the input pin marked " $V_{C C}$ ", and OV at 'GND'.
3. Measure $V_{C C}=12 \mathrm{~V}$ at Pins 1 and 20.
4. Make sure the voltage at Pin 3 equals the voltage at Pin 6.
5. With an external frequency source (either another NE5050 demonstratıon board or a generator), create a 100 kHz carrier frequency modulated with a 500 Hz envelope (see Figure 6a).
6. Apply this ASK signal to the plug-input of the demonstration board.
7. View this signal with an oscilloscope at Pin 3 or 6 . It should appear as illustrated in Figure 6b.
8. Next, view the signal after the band-pass filter, at Pin 4 or 5 . It will appear as is shown in Figure 6c.
9. While viewing the ASK signal at Pin 4, adjust the frequency of the source until a
maximum amplitude is observed. This should occur at near 118 kHz . (See Figure 6d.)
10. Further maximize the carrier amplitude by tuning the core of the Toko transformer with a small screwdriver (See Figure 6e)
11 Next, probe Pins 7 and 8, the detector output. It will look like Figure 6 f.
11. Next, look at how the impulse filter affects the output signal This is done by probing Pin 10. You will see a trapezoıdal trace with ramps of duration of about $570 \mu \mathrm{~s}$. This rise time is determined by $\mathrm{C}_{\text {IMP }}$ at Pin 10.
13 The Pin 10 signals are photographed in Figure 6 g .
12. Apply at $V_{\text {LOGIC }}$ a $5 \mathrm{~V}_{\text {DC }}$ supply. View the recovered TTL level square wave at the output marked REC (Figure 6h) Note that any pulse of less than about $570 \mu \mathrm{~s}$ will be removed by the impulse filter.

Transmitter Testing:

- Power the board and test as covered above (see Figure 6I)
- Connect a $10 \Omega, 2 \mathrm{~W}$ resistor to simulate a load across the plug
- Apply a 500 Hz TTL-level square-wave to the pin marked 'XMIT"'
- The corresponding ASK signal will appear across the $10 \Omega$ load at the plug
- Disconnect the resistor and the amplitude should double
- Tune the transformer core to obtain maxımum signal amplitude at the plug output
Experıment with the NE5050 board before plugging it into the power line. Here are some additional procedures for observing each section.

Receiver- Turn the transmitter, TX, off by grounding $T X_{\text {IN }}$ ( P ı 19 ) if this is not done, the signal coming is the local oscillator. Remove the line coupling transformer and the bandpass filter to permit broadband operation (the filtering action of the transformer with $\mathrm{C}_{\text {TUNE }}$ is no longer needed). Replace the line coupling transformer secondary with a $50 \Omega$ resistor. Connect Pin 20 of the $I C$ to the line coupling capacitor, $\mathrm{C}_{\text {TUNE }}$. Inject ASK input signals at the cord prongs from a $50 \Omega$ generator. Connect the signal side to one prong and the ground side to the other. Now run the following checks:

- Sweep the carrier frequency
- Change the carrier amplitude (sensitivity specified to $1.5 \mathrm{mV}_{\mathrm{RMS}}$ typical,
guaranteed minimum 3.5 mV RMS over 0 to $+70^{\circ} \mathrm{C}$, the consumer temperature range).
- Change the data rate; observe the theoretical maximum: Data rate ratio to carrier frequency (1 Bit/cycle). Note that the data rate is limited directly by the value of the impulse capacitor $\mathrm{C}_{\mathrm{IMP}}$.
- Sweep $V_{C C}$ from 12 to 18 V
- Remove and replace $C_{D E T}$ (AM detector cap) and $\mathrm{C}_{\mathrm{IMP}}$ (impulse filter cap) and observe RX OUT (Pin 11)
- Decrease C CPF (changing the input highpass filter characteristics) to 1 nF for maximum sensitıvity at $\mathrm{f}_{\mathrm{C}}=300 \mathrm{kHz}$
- Sweep the carrier frequency from 100 Hz to 500 kHz
- Increase CLPF to $0.1 \mu \mathrm{~F}$; use low carrier frequencies and low data rates
- Sweep the carrier down to DC
- Decrease the ASK data rate
- Observe the general limitations of the IC modem with the given external components
TRANSMITTER- Replace the $50 \Omega$ resistor, R DRIVE, with a $10 \Omega, 1 / 2 \mathrm{~W}$ resistor. Monitor prongs of cord on the oscilloscope. Similar tests to those done in the receiver can now be done:
- Inject TTL and CMOS data at TXIN (Pin 19)
- Sweep $V_{C C}$
- Observe the TX output ( $4 \mathrm{~V}_{\text {P-p }}$ into a $10 \Omega$ load, $R_{L}$, connected between RDRIVE and ground)
- Open TX ${ }_{I N}$ and observe the THD (total harmonic distortion) of the unmodulated carrier
- Ground $T X_{I N}$ and observe the -90 dB carrier suppression at TX OUT and at the prongs
- Check the RXOUT Pin to make sure that it is always receiving what it is sending

Should you have any recommendations or questions in the course of your development, please call Mike Sedayao at (408) 991-4637 or Dan Harton at (408) 991-4730. We would be glad to assist you.
The NE5050 demonstration board kits are avalable from your local Signetics distributor (order \# NE5050 EVN MSC). These kits are for typical power line performance. Each kit contains 2 samples, 2 demonstration boards with samples, and this applicatıon note. Each kit has an estımated cost of $\$ 266.00$.


Figure 6. Oscilloscope Plots of NE5050 PCB Bench Testing

d.


PIN 4
(DETECTOR IN)
$\mathrm{RX}_{\text {in }}$
$\mathrm{f}_{\mathrm{CXR}}=125 \mathrm{kHz}$
(TRANSFORMER TUNED)


PIN 7 OR PIN 8 (DETECTOR OUTPUT)

Figure 6. Oscilloscope Plots of NE5050 PCB Bench Testing (Contınued)


Figure 6. Oscilloscope Plots of NE5050 PCB Bench Testing (Contınued)

## GUIDE FOR NE5050 CAPACITOR SELECTION

The NE5050 is connected to several external capacitors which must be optimized for different noise environments. Here is how to select the approximate values:

- CLpF: For rejection of low frequencies The input amplifier also provides a fixed high-pass function. The low -3 dB point of this filter is given by the equation:

$$
10^{-3} / \mathrm{C}_{\text {LPF }}[\mathrm{F}]=\mathrm{f}_{-3 \mathrm{~dB}}[\mathrm{~Hz}] .
$$

This provides a $+20 \mathrm{~dB} /$ decade response, with a DC attenuation of -50 dB . A carrier around 100 kHz is boosted by +24 dB . See Figure 2.

## - $\mathrm{C}_{\mathrm{AM}}$ : AM Rejection Capacitor

This capacitor must be adjusted as a function of the bit rate (or more precisely, minımum-bit time). Its value should be:

$$
C_{A M}[F]=10^{-4} / \mathrm{bit} \text { rate }[\mathrm{b} t \mathrm{ts} / \mathrm{sec}] .
$$

This is to assure proper capture of leading bits in a bit string or in the preamble. It is a measure of the "readiness" of the receiver to switch from the "standby" mode to the 'receive data mode" with no loss of leadıng bits. A low $\mathrm{C}_{\mathrm{AM}}$ value will make the modem react faster (shorter delays) in both transition directions: from "standby" to "receive data" (incoming or departing messages) and from 'receive data" to "standby' (absence of data traffic).

## - CDET: AM Detector Capacitor

Its value is given by:
$C_{D E T}[F]=t_{D E T}[\mathrm{sec}] / 10^{5}$; see Figure 4.
$t_{\text {DET }}$ is the time it takes for $\mathrm{C}_{\text {DET }}$ to charge from 0 to 50 mV , where 50 mV is the detection threshold. The detector delay time, $\mathrm{t}_{\mathrm{DET}}$, affects the receiver's jitter. This delay is a term in a sum of delays, the sum being the total receiver delay, $t_{D}[\mathrm{sec}]$. See below in "Receiver Delays" the relation between $t_{D}$ and the maximum bit rate

- $\mathrm{C}_{\text {Imp: }}$ Impulse Filter Capacitor

This capacitor determines the receiver impulse-noise immunity (transmission channel with non-Gaussian noise) This capacitor is determined by the equation:
$\mathrm{C}_{\mathrm{IMP}}[\mathrm{F}]=\mathrm{t}_{\mathrm{IMP}}[\mathrm{sec}] / 35 \mathrm{k} \Omega$ [ohm].
$\mathrm{t}_{\text {IMP }}$ is the time it takes to ramp up or down the $\mathrm{C}_{\mathrm{IMP}}$ voltage (the beginning of the ramp is delayed by $t_{\text {DET }}$ ). The shortest bit should last longer than the widest impulse. The following equation determines $t_{\mathrm{IMP}}$ :

Maximum rejected or expected impulsenose width [sec] < timp [sec].

This delay is a term in a sum of delays, the sum being the total receiver delay, $t_{D}[\mathrm{sec}]$. See 'Receiver Delays' the relation between $t_{D}$ and the maximum bit rate.

- Receiver Delays: Maximum bit rate The total receiver delay is a sum of delays, where $\mathrm{t}_{\mathrm{DET}}\left[\mathrm{sec}\right.$ ] is the detector delay, $\mathrm{t}_{\mathrm{MP}}$ [sec] is the impulse-filter delay, and $2 \mu$ s is the receiver delay with no $\mathrm{C}_{\mathrm{DET}}$ and no $\mathrm{C}_{\mathrm{IMP}}$ :
$t_{D}[\mathrm{sec}]=$ total receiver delay $=$
$\mathrm{t}_{\text {DET }}[\mathrm{sec}]+\mathrm{t}_{\mathrm{IMP}}[\mathrm{sec}]+2 \mu \mathrm{~s}$
The maximum bit rate, in the no-return-tozero, amplitude-shift keyıng data format is determined by:

Maxımum bit rate NRZ ASK
[bit/sec] < $1 / \mathrm{t}_{\mathrm{D}}\left[\mathrm{sec}^{-1}\right]$

## NOTE:

The $\mathrm{C}_{\mathrm{DET}}$ and $\mathrm{C}_{\text {IMP }}$ values so calculated are for guidance and the user shall determine the optimal performance values in a range between 0.1 times to 10 times the calculated values (power line environment assumed) For twisted-pair or coaxial cables the calculated values are close to optimal Based on power line applications made at $100 \mathrm{Bit} / \mathrm{sec}$ and at $50 \mathrm{kBit} / \mathrm{sec}$, the $\mathrm{C}_{\mathrm{IMP}} / \mathrm{C}_{\text {DET }}$ capacitor ratio ranged from 1001 to 11

## Observing AC Line <br> Transmission

To observe full data transmission, reconnect the line-coupling transformer, bandpass filter, and the initial values for capacitors $\mathrm{C}_{\mathrm{IPF}}$, $\mathrm{C}_{\mathrm{IMP}}$, and $\mathrm{C}_{\mathrm{AM}}$.

Take two boards, setting one up as the transmitter and the other as the recelver Supply +12 V to +15 V and ground to each of them. On the receiver, short the $T X_{I N}$ to ground. Attach a pulse generator to the $\mathrm{TX}_{\text {IN }}$ of the transmitter, remembering to connect the ground of the generator to the ground of the board Review safety precautions before plugging into $A C$ line

Receiver sensitivity is 1 mV RMs. It's recommended to start with about $4 V_{P-p}$ to ensure a strong square wave for transmission. To center the bandpass of the transformer to the incoming carrier frequency, adjust the transformer coupling with a jewel head screwdriver.

To monitor the receiver, connect oscilloscope probes to the following circuit points:

- RX IN (Pin 20, AC line signal with noise)
- OUT1 and OUT2 differentially (Pins 3 and 6 , RX amplifier output)
- $\mathrm{C}_{\mathrm{DET} 1}$ and $\mathrm{C}_{\mathrm{DET}}$ differentially (Pins 7 and 8, AM detector output, the device can also be operated with this capacitor removed. Observe reduction in delay.)
- Camrej (Pin 9, AM rejection)
- Cimprej (Pin 10, impulse filter; as with the detector capacitor, the device can be operated without this part. There will also be a reduction in the delay.)
- $\mathrm{RX}_{\text {OUt }}$ (Pin 11, receive data output)

Loud, high power-consuming electrical equipment could be set up nearby to produce inband disturbances, such as impulses. Also, switch fluorescent lights on and off to see the effect of the transients on the data transmission. To transmit the data, inject TTL signals (CMOS signals are fine because they typically swing from positive to negative ralls. TTL thresholds are typically 0.8 V for logic 0 and 2.0 V for logic 1) into the $\mathrm{TX}_{\text {IN }}$ (Pin 19) of the other modem located nearby. Make sure that the signals do not go below ground; if they go more than one diode drop below ground, an internal dode turns on and redirects any signal from $\mathrm{TX}_{\text {IN }}$ into the substrate of the device. So if just injecting a pulse train is desired, choose a pulse generator that has TTL output rather than the symmetrical output that swings both positive and negative. After observing these signals, gradually separate the distance between the TX modem and the RX modem, trying different electrical outlets on the same floor, different floors, and different buildings.

## Potential Sources of Interference

There are several sources of signal interference to consider. Among the most important and most likely to occur are the following:
Impulse noise - This form of interference is caused by electrical impulses present on the line. It is present in the baseband and in the frequency interval ( $\left.\omega_{\text {CARRIER }} \pm 2 \times \omega_{\text {DATA }}\right)$ used for data communications. Because the frequency spectrum of a delta (Dirac) impulse is continuous, it would be present in any band. (A delta Dirac impulse is defined to be of infinite amplitude and zero time duration. Thus, its Fourier transform would give it an infinite bandwidth with value unity.)
This translates into a carrier of short duration in the receiver. If data carrier bursts are longer than the impulse bursts, it is possible to filter out narrow data by low-pass filtering (integrating) or by the constant charging and discharging of a capacitor (tıme domain filtering). Observe the waveform at Pin 10 to see this.

Distributor transformer attenuation - The transformers that separate domestic dwellings or different floors in a factory offer safety features for the people in the buildings, but can also attenuate signals trying to pass through. The maximum attenuation between any two locations within the same house is around 50 dB in the $10-550 \mathrm{kHz}$ range. House-to-house attenuation could be from 10 dB for the same distribution transformer to 30 dB for separate transformers.

In residential areas, the power line network should not extend beyond the building. Highfrequency blocking may be necessary to implement this separation Consult the EIA (Electrical Industries Association) for up-to-
date information on how to implement the blocking. The consensus is that the blocking should be done at the electric power meter
CW (Continuous Wave) interference This type of interference is usually caused by tones present on the AC line. They can be generated by mercury-vapor fluorescent lamps. If in the frequency band of the receiver, they may affect the received data and can cause bit errors. The CW interference has spectral components at multıples of 60 kHz . It is amplitude-modulated by a 120 Hz envelope.
Line impedance modulation - The impedance of the AC power line varies according to the number and power consumption requirements of the various equipment connected to the line. 120 Hz impedance modulation also occurs as a result of rectification at 60 Hz . Different conditions exist, of course, for the residential and the industrial environments.

The effect of the impedance modulation is best illustrated by observing the waveforms on Pins 7 and 8 (AM detection) and on Pin 9 (AM rejection). The data signal varies in amplitude because of the varying impedance on the line. The AM rejection circuit forces the comparator to track the DC average of the demodulated data and keeps the comparator from changing states This can be envisioned as a 50 mV "window' (comparator threshold) 'surfing' on the input waveform

A good example of the kinds of noise on the power line and how the NE5050 eliminates them is shown in Figure 5.
The top trace shows the signal at Pin 20, $R X_{I N}$. The signal has already come from the line, and gone through the line capacitor and coupling transformer. If the trace is followed from left to right, three squares over show the effects of Contınuous Wave interference. These signals start to produce an amplitude variation where the signal should clearly be cut off. It also starts to distort the logic 1-to-0 and 0-to-1 transitions. At about the seventh block, the effects of impedance modulation


Figure 7. Oscilloscope Traces of $R X_{i N}$, Output of Bandpass Filter, Impulse Rejection, and RX OUT
on the signal can be seen. What should clearly be a square-shaped signal is now distorted into jagged edges of increasing magnitude

The second trace is the output of the singlepole bandpass filter and the input of the AM detector (Pins 4 and 5) After $R X_{I N}$, the signal was amplified and then filtered before coming out of Pins 3 and 6 and going into the bandpass filter. At the end of the signal there is some ringing, and in the third block the effects of the impedance modulation still show slight amplitude variations.

Trace three shows the output of the slicing comparator at the impulse rejection range. The slope of the signal is directly related to $\mathrm{C}_{\text {IMP }}$ At this point the signal has now gone through the AM detector and the AM rejector AM rejection was successful since the impedance modulation effects do not show up on the third block.

The bottom trace shows the output, $\mathrm{RX}_{\mathrm{OUT}}$, at Pin 11. Resistor Rpull connects Pin 11 to the logic High voltage. This signal is a square wave, just the output of the flip-flop that was fed internally by the comparator. Comparing the top and bottom traces, a delay is evident This is caused by the charging of the AM detection and the impulse rejection capacitors.

## Troubleshooting Board Problems

Because all components, dıscrete or integrated, are not exactly the same, always expect to see a difference in performance as different components are used Not every application board is the same in the sense that the frequency, filter $Q$, transmitted power, etc., vary $\pm 10 \%$; otherwise, they are all fully functional. To help solve eventual problems, a list of cures has been accumulated for different situations. Short of doing a pin-for-pin, part-for-part test, these are some of the things that can be done to get the system running prior to identifying the specific problem.

Assuming that the setup is configured in the send/receive mode and connected to the power line, there are three possible solutions to use to get the signal through.

Increase power supply - Bringing the power supply of the part to about +15 V may reduce the total harmonic distortion (THD) of the transmitter if the driver swings more than $8 \mathrm{~V}_{\text {P-p. }}$. For higher voltage swing, increase RFEEDBACK for lower negative feedback. This also increases the swing of the voltage output of the transmitter. Sending out a larger signal over the power lines increases the signal-tonoise ratio.
[To operate the board at supply voltages in excess of +15 V (but not beyond +18 V ), connect an $82 \mathrm{k} \Omega$ resistor between $\operatorname{Pin} 1$
( $\mathrm{V}_{\mathrm{CC}}$ ) and Pin 15 (feedback) to create a DC bias at this point so that the upper drive transistor will not break down. This is a process limitation.]

Reducing or shorting output resistor $R_{\text {DRIVE }}$ - This $10 \Omega$ resistor drops the transmit voltage by a little Reducing or bypassing this resistor increases the voltage sent over the $A C$ lines. The overall effect is similar to solution \#1.

Bypassing the bandpass filter - Although this is usually done only in wideband applications, it is possible that the loss of signal occurs because the signal is being filtered out That may occur because of BPF or oscillator component skew. The carrier may be filtered out instead of the noise. In removing the BPF, more noise is introduced because of the wider frequency band, but, once the signal is identified, the BPF can be reconfigured to pass the carrier frequency in the center of its bandwidth.

## NE5050 DEMONSTRATION BOARD ADJUSTMENTS

## Summary

The demonstration board comes configured in a particular mode of operation (i.e., carrier frequency, filter parameters, impulse filtering, etc.) but is easily modifiable. BE SURE TO DISCONNECT THE BOARD FROM THE POWER LINE AND DISCHARGE THE LINE CAPACITORS BEFORE REMOVING THE BACKING OR CHANGING COMPONENTS. Here are some basic adjustments that can be made:

1. Carrier Frequency

Both transmitter and receiver are tuned to approximately 118 kHz . This may be altered by changing $C_{B P F}, L_{B P F}, C_{O S C}$, and Losc. Center frequency is determined by the equation $f($ Hertz $)=1 /\left[2^{*} i^{*}\left\{(L C)^{1 / 2}\right\}\right]$.

## 2. Impulse Filter

The impulse filter consists of a capacitor tied to Pin 10. This capacitor results in a rejection of impulses (short-duration, highbandwidth noise) that can appear after the bandpass filter. This filter will ignore short pulses of duration determined by the equation Impulse Rejection Time (in seconds) $=38 \mathrm{k}{ }^{*} \mathrm{C}_{\mathrm{IMP}}$. The demonstration board comes with a 15 nF impulse capacitor, resulting in an impulse rejection time of $570 \mu \mathrm{~s}$. This means that any pulse or statechange that is shorter than $570 \mu$ s will be ignored by the IC. This impulse rejection time may be changed by altering this capacitor value. Note that the value of this capacitor subsequently places a cerling on the maximum baud rate by placing a minimum allowable time for symbol encoding.
3. Input High-Pass Filter

The input stage of the NE5050 consists of a gaın/high-pass filter stage. The transfer function of this filter can be modified by changing the value of the capacitor at Pin 2. See Figure 3 for this filter's characteristics.
4. Receiver Bandpass Filter

The receiver bandpass filter consists of a differential single-pole LC stage connected to Pins 3, 4, 5, and 6. The center frequency is given in Part 1 above The sharpness of this filter is determined by the value of the R1 and R2. By increasing the value of these resistors, we may increase the filter $Q$ (which also increases insertion loss). Figure 8 shows some typical performance curves of this filter with different values of resistors.
5. The demonstration board is designed to deliver maximum power into a $10 \Omega$ load. This may be changed by simply matching the value of R RRIVE to the equivalent impedance of the transmission medium. Be sure to use at least a 2 W resistor.
6. Transformer Tuning

The Toko transformer provided has an adjustable core which should be tuned to provide minimum carrier attenuation at the desired carrier frequency This can be accomplished by observing the envelope of a contınuous carrier (generated by another transmitter and applied through the power line side of the transformer) and turning the core to a point of maximum carrier amplitude.
The value for $C_{\text {TUNE }}, 6.8 \mathrm{nF}$, was found to be the best tuning possible for the secondary of the TOKO transformer. One could also try to tune the primary of the transformer.
The TOKO transformer is not recommended in networks with a large number of nodes, and is not recommended for high bit rates, for two reasons:
a) In the receive mode the NE5050 IC input impedance is $9 \mathrm{k} \Omega$ at the carrier frequency (Pin 20). The TOKO transformer lowers the receive-mode input impedance of the printed circuit board to $200 \Omega$ This is OK for few nodes. This TOKO transformer design does not facilitate the use of many nodes in a single network. A possible substitute transformer is the AIE Magnetics transformer which has $2 k \Omega$ at the carrier frequency
b) The TOKO transformer has limited capability for high-speed data transmission rates (to $10 \mathrm{kbit} / \mathrm{sec}$ ) while the AIE transformer enables data rates in excess of $100 \mathrm{kbit} / \mathrm{sec}$. The AIE transformer is broadband and does not require tunıng.

## 7. Transient Protection

Note that no guaranties are given regarding the breakdown voltage of elther transformer For transient protection, the user is directed to the following standard:
IEEE Standard 587 (ANSI C62.41-1981) Condition:
Long Branch Circuits $-0.5 \mu \mathrm{~s}-100 \mathrm{kHz}$ oscıllatory wave 6 kV .
Short Branch Circuits - $1.2 \times 50 \mu$ s impulse wave 6 kV .


Figure 8. Typical Response for One-Pole BPF and Different Resistor Values

## LAYOUT OF BOARD

Shown in Figure 9 is a copy of the layout Imagine looking from the top and actually seeing 'through' the board to the metallization layer (solder side) Look on the back and the pattern will be reversed. This has been done so that the engıneer may look at the components on top (component side) and see how they are interconnected on the back side (solder side).

## List of External Components

These component values reflect the NE5050 demonstratior, board which has been designed for 118 kHz operation into a line impedance of $10 \Omega$.

| Component | Value |
| :--- | :--- |
| Capacitors |  |
| $\mathrm{C}_{\text {LINE }}$ | $0.47 \mu \mathrm{~F} / 680 \mathrm{~V}$ |
| $\mathrm{C}_{\text {TUNE }}$ | $(2)$ |
| $\mathrm{C}_{\text {PS }}$ | 6.8 nF |
| $\mathrm{C}_{\text {DRIVE }}$ | 10 uF |
| $\mathrm{C}_{1}$ | $1 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {LPF }}$ | $01 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {BPF }}$ | 10 nF |
| $\mathrm{C}_{\text {OSC }}$ | 4.7 nF |


| Component | Value |
| :---: | :---: |
| Capacitors |  |
| $\mathrm{C}_{\text {DET }}$ <br> $\mathrm{C}_{\mathrm{FO}}$ <br> $\mathrm{C}_{\mathrm{F} 1}$ <br> $\mathrm{C}_{\mathrm{AM}}$ <br> CIMP | $\begin{gathered} 4.7 \mathrm{nF} \\ 27 \mathrm{pF} \\ .1 \mu \mathrm{~F} \\ 1 \mu \mathrm{~F} \\ 15 \mathrm{nF} \end{gathered}$ |
| Resistors |  |
| $R_{\text {DRIVE }}$ <br> $\mathrm{R}_{1}$ <br> $\mathrm{R}_{2}$ <br> $\mathrm{R}_{\mathrm{E} 2}$ <br> $\mathrm{R}_{\mathrm{E} 1}$ <br> Rfeedback <br> $\mathrm{R}_{\text {AM1 }}$ <br> $\mathrm{R}_{\text {AM2 }}$ <br> $\mathrm{R}_{\text {Aм3 }}$ <br> Roc <br> $R_{\text {pull }}$ <br> $R_{\text {LED }}$ <br> RRCVS | $\begin{aligned} & 10 \Omega / 2 \mathrm{~W} \\ & 5.1 \mathrm{k} \Omega \\ & 5.1 \mathrm{k} \Omega \\ & 1 \Omega \\ & 1 \Omega \\ & 22 \mathrm{k} \Omega \\ & 1 \mathrm{M} \Omega \\ & 20 \mathrm{M} \Omega \\ & 220 \mathrm{k} \Omega \\ & 51 \mathrm{k} \Omega \\ & 10 \mathrm{k} \Omega \\ & 2 \mathrm{k} \Omega \\ & 51 \mathrm{k} \Omega \end{aligned}$ |
| Inductors |  |
| $\begin{aligned} & L_{\text {OSC }} \\ & L_{\text {BPF }} \end{aligned}$ | $\begin{aligned} & 390 \mu \mathrm{H} \\ & 390 \mu \mathrm{H} \end{aligned}$ |
| Transistors |  |
| $\begin{aligned} & \text { Q1 } \\ & \text { Q2 } \\ & \text { Q3 } \\ & \text { Q4 } \end{aligned}$ | $\begin{aligned} & \text { 2N6124 (NPN) } \\ & \text { 2N6121 (PNP) } \\ & \text { 2N3904 } \\ & \text { 2N3904 } \end{aligned}$ |
| Miscellaneous |  |
| Transformer \#707VX - T Diodes: Moto 1 LED <br> *Toko Amerıc 5520 West Skokie, IL. 60 (312) 677-36 In Californıa <br> AIE Magnetı A Division of tıon <br> 701 Murfrees Nashville, TN (615) 244-90 <br> Advance Tra 2950 Northw Chicago, IL (312) 267-81 | America* 1N4744A Avenue $996-7575$ Road 10 Corpora- mer Company Avenue 8 |



## HIGH-PERFORMANCE INDUSTRIAL APPLICATION

In a hostile environment, the carrier frequency and filtering scheme must be judiciously chosen. This is usually done over the frequency domain and after a thorough characterization of the environment it is designed for. The carrier frequency is then chosen to be in the range of least interference. To ensure the suppression of out-of-band signals, whether it is noise or other carrier frequencies (for a multicarrier system, see the Multicarrier Operation section), a high $Q$ filter with large stopband suppression is desirable. This suggests the use of multipole passive filters or active filters. The problem in using multipole passive filters is that the passive elements tend to overattenuate the signal.

The configuration shown in Figure 7 illustrates one alternative to the single-pole filter given in the normal 100 kHz industrial operation. The problem presented was that certain fluorescent light bulbs added significant interference to line transmission and caused bit-error-rate problems. The light bulbs produce spectral components at 60 and 120 kHz that contribute to impedance modulation effects in
that range. With a carrier near 100 kHz , the single-pole passive bandpass filter with its 6dB/octave roll-off did not provide sufficient stopband suppression to get around the spikes at 120 kHz . The solution was to move the carrier to a higher frequency $(260 \mathrm{kHz})$ beyond the effect of the lights and to select a filter with a much higher $Q$ in order to eliminate as much noise as possible in the spectrum near the carrier.
The outputs of the input amplifier are Pins 3 and 6 which feed into the high-Q ceramic filters. The ones used are Toko 262Cs with a center frequency of 262 kHz . These filters have a BW of greater than 8 kHz and an insertion loss of 6 dB . Given the center frequency and BW, the $Q$ is approximately 32. The outputs of the ceramic filters then feed into the two-pole LC filter on the right part of the diagram. C1, L1, C4, and L2 provide the center frequency.
Resistors R1, R2, R3A, R4A, R5A, R6A, R3, and R4 provide DC biasing to the middle of the supply range, 6 V . Resistors R3 and R4 buffer the NE592 Differential Amplifier, and C2 and C3 AC-couple the signal to the second LC tank which is buffered by R7 and

R8. The NE592 is used to amplify the signal which has been attenuated by the ceramic filter and the input resistors. The NE592 has an adjustable gain, in this case, the gain (differential) has been set to 200. (This is the middle of the gain range and should be adjusted to give the desired signal.) The output is then sent to the input of the AM detector, Pins 4 and 5.
There are additional changes to be made for the high-performance application. COSC and Losc have been changed to 1 nF and $390 \mu \mathrm{H}$ to match the change made in the bandpass filter. CTUNE has been changed to 1 nF for the same reason. $\mathrm{C}_{\mathrm{IMP}}$ has been raised to 12 nF to provide a suppression of impulses with duration under $450 \mu \mathrm{~s}$.
The filter shown in this example should by no means be taken as the best possible example. It was only tailored for the application and environmental conditions in Signetics' laboratory. Any conventional filter with a differential input and output can be used. In most cases, the cost of external components to the user and the amount of available space on the board will be the limiting factors.


Figure 11. Ceramic Filter with Two-Pole Filter for High-Performance Industrial Operation ( $\mathrm{F}_{\mathrm{C}}=\mathbf{2 6 0 k H z}$ )

## OTHER APPLICATIONS

On the following pages are several applications for the NE5050 that demonstrate its flexibility. As mentioned in the disclaimer, these do not denote the maximum performance of the part, they just describe potential applications.

## CONSUMER OPERATION

The consumer application is similar to the industrial operation outlıned earlier, except that it uses a drive resistor of $50 \Omega$ instead of $10 \Omega$. Use the same safety precautions, outlined under Electrical Hazards to the User.

A major difference between this application and that of the industrial environment is the lack of external drive transistors for the transmitter.


Figure 12. 100kHz Consumer Operation

SPLIT-SECONDARY OPERATION
This operation is similar to the industrial operation except that the transmitted signal is sent on a separate secondary winding. Note
that the turns ratıos are 10.40 for the received signal. The turns ratıo for the transmitted signal back to the line is $1: 10$. For this application, the transmitted input is not being
received back into the device, so collision detection is not used. This is to be expected since $T X_{O U T}$ and $R X_{I N}$ are transmitted and received on different secondaries.


Figure 13. Split-Secondary Operation


Figure 14. Wideband Operation

## WIDEBAND OPERATION

For wideband operation, note in Figure 10 that the bandpass filter is not utilized and the output of the input amplifier is shorted directly to the AM detector to permit all frequencies to pass through. Also note the absence of any transformer coils. The receive input and the transmit output are just AC-coupled to their respective sources and destinations. The external carrier oscillator input is AC-coupled directly to Pin 13 to the LC tank input. It goes through a $50 \Omega$ resistor to Pin 14. Pin 12 has a capacitor to ground to prevent the Colpitts oscillator from building up oscillations itself.
This application is ideal for testing the frequency response of the receiver and transmitter. For single frequencies, the $50 \Omega$ resistor between Pin 13 and Pin 14 can be replaced with a tuned LC tank circuit.

## MULTICARRIER OPERATION

This application enables use of multiple points on the network without interference from adjacent transceivers using the same medium. Set up the boards as in the consum-


BDob970S
Figure 15. Multiple Carrier Operation
er or industrial applications, but use different values for the carrier frequency and the bandpass filter. It is suggested that each carrier be separated as much as possible over the working range of the NE5050. The frequencies should not be multiple integers of each other. This ensures that any harmonics will be
suppressed far enough not to interfere with other carriers in the spectrum of operation.
In this type of application, the stopband suppression of the bandpass filters plays a large role in the efficiency of carrier transmission, so active filters should be considered.


BDOB981S
Figure 16. HOMENET Operation at 120 kHz

## GENERAL ELECTRIC'S <br> HOMENET OPERATION ${ }^{1}$

HOMENET is a software package copyrighted by General Electric Company for the purposes of power line and twisted-pair communication in a residential environment. The software package is called the HOMENET Link Layer and is compatible with the X-10 Home Control System manufactured by BSR and GE.

A working diagram is shown in Figure 12. Technical highlights are as follows:

1. The receiver is disabled while in the transmit mode. This is done by having the transmit input drive an NPN transistor. When turned on, it discharges the impulse capacitor and pulls the comparator output Low (Pin 10). The flip-flop cannot change state. When the data is Low, the oscillator is suppressed and no carrier is detected.
2. HOMENET wants the signal inverted and with an open collector so the user can
pick the logic voltage for the receive output (typically +5 V ).
3. In order to prevent the receive output from going into the standby mode (typlcally 4 seconds after a $\mathrm{TX}_{\mathrm{IN}} 1$-to-0 transition, the RX ${ }_{\text {OUT }}$ pin will drift High), the AM rejection pin is externally biased to 2.2 V DC with the resistors shown to prevent the comparator from triggering.

## NOTE:

1 The HOMENET Link Layer is available as a software package with the Commodore 64 Personal Computer. Current version number available by contacting. The Industry Standards Staff, General Electric Corporatıon, Faırfield, CT 06431

## TWISTED-PAIR APPLICATIONS

Data transmission over twisted-pair cable enables much higher data rates because the media is usually free of the noise and impedance modulation problems of the power line. Transmission over longer distances is also
possible. Many of the same reasons can be applied to coaxial cable. The NE5050 provides an easy interface for twisted-pair operation.

Figure 13 shows the characteristics of the cable used Four rolls of cable were used. Each roll had over a klometer of cable which was linked together to create about 15,000 feet of media. The operation is straightforward and is shown in the schematic in Figure 14

This version has no external drive transistors and has no drive resistor. The receive input comes directly from the end of the secondary (no tuning capacitor); the tap is left unconnected. The other end of the secondary is biased to the power supply. The transformer made by AIE Magnetics connects itself to the twisted-parr wire. The center tap is grounded to the shield of the cable. Only a single-pole filter is used. The AIE transformer was chosen because it enabled the high transmission rates.


Figure 17. Parameters of Shielded Twisted-Pair Cable


Figure 18. Twisted-Pair Operation: 15,000ft Unequalized Cable at 20kBits/sec

Faster transmission is possible if the cable lengths are shortened. As a rule of thumb, shortening the cable enables a doubling of the transmission rates provided it doesn't exceed the part's (or the transformer's) broadband limitations. Remember, when changing the data rate, $\mathrm{C}_{A M}$ has to be adjusted accordingly. Because of the less noisy environment, high voltage transients are absent and $\mathrm{C}_{\text {IMP }}$ plays less of a role in maintaining a lower bit-error-rate. It will, however, keep the rate-limiting effect outlined earlier.

An additional case was performed in the lab incorporating the following changes:

1. Pin 2 has a $10 \mu \mathrm{~F}$ capacitor in series with a $2.2 \mathrm{k} \Omega$ resistor. The resistor was added to reduce the ringing effects on the $R X_{I N}$, Pin 20, due to the response of components at higher data rates and higher carrier frequencies. The components will cause the parts to ring. (The transformer is a potential source. The IC will not ring unaided.)
2. $\mathrm{R} 1=\mathrm{R} 2=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{BPF}}=\mathrm{C}_{\mathrm{OSC}}=470 \mathrm{pF}$, $L_{\text {BPF }}=L_{\text {OSC }}=390 \mu \mathrm{H}$
3. $C_{D E T}=68 \mathrm{pF}$
4. $\mathrm{C}_{\mathrm{AM}}=15 \mathrm{nF}$
5. $\mathrm{C}_{\mathrm{IMP}}=12 \mathrm{pF}$
6. Connect a $10 \Omega$ resistor between the ends of the primary of the transformer (AIE Magnetics 318-0733). This resistor shunts the two twisted wires.

Performance under these changes resulted in a $100 \mathrm{kbits} / \mathrm{sec}$ data rate over 3,000 feet of shielded twisted-parr wire using a carrier frequency of 370 kHz .

## Twisted-Pair Cable Operation at 20kbit/sec

The Belden cable used was 2-conductor, 24 gauge, shielded; trade \# is 9452. Fifteen spools were connected in series, 1000 feet each. Longer transmission distance can be achieved if the cable is not shielded (less capacitive loss) The cable is unequalized.

Cable measurements:
Conductor-to-conductor
capacitance $=33 \mathrm{nF} / 1000 \mathrm{ft}$.
Conductor resistance $=25 \Omega / 1000 \mathrm{ft}$., one conductor

Conductor-to-shield
capacitance $=62 \mathrm{nF} / 1000 \mathrm{ft}$.
Shield resistance $=18 \Omega / 1000 \mathrm{ft}$
The carrier frequency is about 125 kHz .
The transmitted bit pattern is 110101001000 0000
One bit lasts $50 \mu \mathrm{~s}$; therefore, the NRZ data rate is $20 \mathrm{kbit} / \mathrm{sec}$.

In Figure 20A the oscillator in the receiver modem is turned off; this prevents crosstalk
to the local receiver (possible crosstalk cause usage of unshielded inductors). This crosstalk creates a first type of jitter in the receiver. In the transmitter there is synchronization between the data and the carrier zerocrossings. The absence of data-to-carrier synchronization creates a second type of jitter in the receiver. From top to bottom: Trace 1 is the transmitter input data, trace 2 is the carrier signal at the transmitter, trace 3 is the carrier at the receiver input, and trace 4 is the demodulated data at the receiver output.

A D-type edge-triggered flip-flop is used to achieve transmitter data-to-carrier synchronızation. In the transmitter, the oscillator carrier from Pin 13 is amplified, shaped, and injected as clock signal into the flip-flop. The data is applied at the D input of the flip-flop. The flipflop output, $Q$, is connected to the transmitter data input, Pin 19.

Figure 20b illustrates the effect of the two types of jitter upon received data. The oscillator in the receiver is on, and in the transmitter data is applied directly to Pin 19 (data-tocarrier not synchronized). From top to bot-
tom: Trace 1 is the transmitter input data, trace 2 is the carrier signal at the transmitter, trace 3 is the carrier at the receiver input, and trace 4 is the demodulated data at the receiver output. Notice the jitter present in trace 4.

Figure 20c shows data transmission at $25 \mathrm{kbit} / \mathrm{sec}$. From top to bottom: Trace 1 is the transmitter input data, trace 2 is the carrier signal at the transmitter, trace 3 is the carrier at the receiver input, and trace 4 is the demodulated data at the receiver output. Notice the absence of jitter in trace 4

LINE IMPEDANCE MODULATION
The NE5050 receiver has 40dB of AM rejection. To test this, the NE5050 transmitter can be configured to generate 40 dB of AM that looks like line impedance modulation. Therefore, an NE5050 can be used to test itself (see Figure 4).

The following are oscilloscope plots of receiver waveforms which demonstrate the effect of impedance modulation on the carrier.

Notice in photographs Figures 20B and C that the AM occurs in the middle of the pulse.


Figure 19. NE5050 Transmitter Data-to-Carrier Synchronization

a.

b.

c.

Figure 20. Twisted-Pair



Figure 22. Receiver AM Rejection: General Aspect


Figure 22. Receiver AM Rejection: General Aspect (Contınued)

## NE5050 at 50kbit/sec NRZ Data

 Over the $277 V_{\text {RMs }}$ Power Line50kbit/sec NRZ data was transmitted in the laboratory environment over 20 meters, with $277 V_{\text {RMS }} A C$ voltage present and the fluorescent ceiling lights on. A first requirement was to reject the 0 to 100 kHz frequency band using a high-pass filter. A $1.5 \mathrm{~V}_{\text {P-p }} 10 \mathrm{kHz}$, CW interference had to be filtered out. The AIE Magnetics transformer is used.
The carrier frequency is set around 475 kHz using the following components, either in series or in parallel: $L=390 \mu \mathrm{H} / 8 \Omega$ and $C=390 \mathrm{pF}$. In parallel to the LC oscillator tank a $20 \mathrm{k} \Omega$ potentiometer is used to adjust the transmitted amplitude.

The bit width is $20 \mu \mathrm{~s}$ and the observed jitter is $<4 \mu$ s peak-to-peak. The carrier amplitude at the receiver is between 0.75 to $2 V_{\text {P-p }}$

No external transistors were used. For external transistors the following complementary

NPN-PNP pairs can be used:
2N4401-2N4403 or 2N4400-2N4402.
For transient protection two back-to-back 1N4744 zener diodes were used.

A 1010111000000000 repetitive bit pattern was transmitted.
The BPF resistors are $100 \Omega, \mathrm{C}_{\mathrm{DET}}=390 \mathrm{pF}$, $C_{A M}=2200 \mathrm{pF}, C_{\text {IMP }}=270 \mathrm{pF}$.

Figure 24a illustrates the transmitted bit pattern (top trace) and the line carrier amplitude (bottom trace).

Figure 24b illustrates the received ASK carrier (top) and the demodulated data (bottom).

Figure 24c illustrates received ASK carrier (top) and the jitter increase in the received data (bottom: jitter $<4 \mu \mathrm{~s}$ ). Additional noise was deliberately added. Notice the drop in carrier amplitude caused by the low impedance of the noise source.

Over the 20 meters a 6dB carrier attenuation was observed.

L0083315

a.

b.

c.

Figure 24. 50kBits/sec

## REFERENCES AND PUBLICATIONS

1. "Low-cost Modem IC Plugs into Power Lines, Ignores Nolse.' Dan I. Hariton and Paul F. Patterson, Electronic Design, October 2, 1986.
2. 1986 Product-of-the-Year Awards: "Power Line Modem Chip Talks its Way to the Top " Electronic Products, January 2, 1987.
3. The Best of 1986 - The Top 100 Product Announcements: 'Noise-resistant Modem IC Plugs Into Power Lines." Electronic Design, December 29, 1986.
4. "AC Power Line Modem (Technical Briefs)." Machine Design, November 7, 1985.
5. "AC Power Line Modem for Consumer and Industral Environments." Dan I. Hariton and Paul F. Patterson, IEEE International Conference on Consumer Electronics, Conference Proceedings, June 5, 1985.
6. "Carrier Current Digital Data Transcelver" Edward K. Howell, General Electric Company, U.S. Patent \#4,583,232, April 15, 1986
7. 'FCC and VDE Impose Tight Conducted RFI/EMI Specs." Wayne Mitchell, Corcom, Inc., Electronic Design, December 23, 1982.
8. 'Understanding EMI Test Methods Eases Product Acceptance." Glen Dash, Dash, Straus and Goodhue, Inc., EDN, May 26, 1983.
9. ''Communication Using Pseudonorse Modulation on Electric Power Distribution Circuits." Peter K. van der Gracht and Robert W. Donaldson, IEEE Transactions on Communications, September 1985.
10. "FM Wireless Intercom, cat.\#43-205." Service Manual, Realistıc/Radıo Shack, 1983.
11. 'A Current-Carrier IC for Data Transmission Over the AC Power Lines." Dennis M. Monticellı and Mıchael E. Wright, IEEE Journal of Solid-State Circuits, December 1982.
12 "A New Current-Carrier Transceiver IC." Mitchell Lee, IEEE Transactions in Consumer Electronics, August 1982.
12. "2-Wire Bidirectional Data Communication System." National Semiconductor, 1983.
13. 'Power Line Carrier Transceiver Test Criteria." Lawrence W. Hill, NONWIRE, EIA Presentation, January 2, 1985.
14. "Physical Layer Requirements." H. Bennett Teates and Stanley B Warner, EIA Consumer Electronic Bus Steerıng Committee, PLBUS Subcommittee, August 1984.
15. 'BSR System X-10.' Dave Rye, BSR, EIA presentation, June 1984.
16. "PLC Communication of Residential Digital Control Data." EIA presentation, June 1984.
17. "PLC Transceiver Evaluation Testing Recommendations." E. Kerth Howell, General Electric Company, EIA presentation, December 1984.
19 "The Residential Power Circuit as a Communication Medium.' J. B. O'Neal, IEEE Transactions on Consumer Electronics, August 1986.
18. 'Intrabuilding Data Transmission Using Power-Line Wiring', Robert A. Piety, Hewlett-Packard Journal, May 1987.
19. 'Graphic Summary of Data Taken on Individual Homes," (field-test results comparing the National LM1893 and Signetics NE5050), Don Pezzolo, Diablo Research Corporation, EIA Presentation, April 1987
20. Transient Voltage Suppressors (TransZorb), Product Data Book, General Semıconductor Industries, Inc., 1985.
21. Transient Voltage Suppression Devices (GE-MOV Metal Oxide Varistors), Fifth Edition, General Electric, October 1986.

## Signetics

## Linear Products

## DESCRIPTION

The NE5080 is the transmitter chip, of a two-chip set, designed to be the heart of an FSK modem. (The NE5081 is the receiver chip.) The chips are compatible with the IEEE 802.4 standard for a "'Single-Channel Phase-ContinuousFSK Token Bus." The specifications shown in this data sheet are those guaranteed when the transmitter is tuned for the frequencies given in the 802 standard. However, both the NE5080 and the NE5081 may be used at other frequencies. The ratio of logic high to logic low frequencies is normally at 1.67 to 1.00 at any center frequency; however, it can be varied externally. (See AN1950.)

# NE5080 High-Speed FSK Modem Transmitter 

## Preliminary Specification

## ORDERING CODE

| DESCRIPTION | TEMPERATURE <br> RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 16 -Pin Plastıc DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | NE5080N |

## BLOCK DIAGRAM



## GENERAL DESCRIPTION

The NE5080 is designed to transmit high frequency asynchronous data on coaxial cable, at rates from DC to 2M baud (see Note 1). The chip accepts serial data and transmits it as a periodic signal whose frequency depends on whether the data is high or low.

The device is meant to operate at a frequency of 6.25 MHz for a logic high and 3.75 MHz for a logic low (see Note 2). The frequency is set up by external trimming components; however, the ratio of the high and low frequencies is set internally and cannot be altered
The FSK output can be turned off by use of the transmit gate pin. When turned off, the transmitter has a high output impedance and the oscillator is disabled.
The length of time a transmitter can transmit can be controlled by the use of the Jabber control pin (see description of Jabber Control Pin).

## Jabber Control Pin

During the time the transmitter is transmitting, this pin sources a current. This current can be used to set the maximum time that the transmitter can be on. There are three options that can be used:

1. Use the current to charge a capacitor. When the voltage across the cap gets to approximately 1.4 V , the transmitter will turn off. A logic low applied to Pin 3 will reset the Jabber function; an open collector output should be used for this purpose. A logic high applied to the pin will disable the transmitter.
2. Use to externally sense the current and have external circuitry to control the length of time the transmitter is on.
3. The pin can be tied to ground and is then not active. Transmission is then controlled solely by the signal at the transmit gate pin.

## Jabber Flag Pin

This pin will go to a logic high when the Jabber Control pin is used to shut off the transmitter. It will latch and can be reset by applying a logic low to the Jabber Control pin.

## NOTES:

1. The NE5080 is capable of transmitting up to 1M baud of differential Manchester code at a center frequency of 5 MHz .
2. Although the chip is designed to meet the requirements of IEEE standard 802.4 (TokenPassing Single-Channel Phase-Continuous-FSK Bus), it can be used at other frequencies. See "Determining Component Values."

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\mathrm{CC} 1}$ |  |  |  |
| $\mathrm{~V}_{\mathrm{CC} 2}$ | Supply voltage | +6 | V |
| $\mathrm{~V}_{\text {IN }}$ | Input voltage range (Data, Gate) | -0.3 to $+\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | 800 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Max junction temperature | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{STG}}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead temperature (soldering, 10 sec ) | 300 | ${ }^{\circ} \mathrm{C}$ |

## NE5080 PIN FUNCTION

| PIN | FUNCTION |
| :---: | :---: |
| 1 | OSC 1: One end of the external capacitor used to set the carrier frequency. |
| 2 | Jabber Flag: This pin goes to a logic high if the transmitter attempts to transmit for a longer time than allowed by the Jabber control function. |
| 3 | Jabber Control: Used to control transmit time. See note on Jabber function. |
| 4 | $\mathrm{V}_{\text {cc1 }}$ : Voltage supply. |
| 5 | Transmit Gate: A logic flow on this pin will enable the transmitter; a logic high will disable it. |
| 6 | Transmitter FSK Output |
| 7 | Cable Ground: The shield of the coax cable should be connected to this pin and to Pin 11. |
| 8 | $\mathbf{V C C 2}^{\text {: }}$ Connect to Pin 4 close to device. |
| 9 | No Connection |
| 10 | No Connection |
| 11 | Ground 2: Connect to Analog ground close to device. |
| 12 | OSC 3: A variable resistor between this point and ground is used to set the carrier frequencies. |
| 13 | Ground 1: Connect to Analog close to device. |
| 14 | Data Input |
| 15 | Regulator Bypass: A bypass capacitor between this pin and $\mathrm{V}_{\mathrm{CC} 1}$ is required for the internal voltage regulator function. |
| 16 | OSC 2: One end of a capacitor that is between Pin 1 and Pin 16 and is used to set the carrier frequency. |

## High-Speed FSK Modem Transmitter

DC ELECTRICAL CHARACTERISTICS $\quad \mathrm{V}_{\mathrm{CC}_{1,2}}=4.75-5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{f}_{1}$ | Output frequency (Logic high) | Data input $\geqslant 2.0 \mathrm{~V}$ (See Note 1) | 6.17 | 6.25 | 6.33 | MHz |
| $\mathrm{f}_{0}$ | Output frequency (Logic low) | Data input $\leqslant 0.8 \mathrm{~V}$ (See Note 1) | 3.67 | 3.75 | 3.83 | MHz |
| Vo | Output amplitude | Data input $\geqslant 2.0 \mathrm{~V}$ or $\leqslant 0.8 \mathrm{~V}$ Output Load $=37.5 \Omega$ | 0.5 |  | 1.0 | $\mathrm{V}_{\mathrm{RMS}}$ |
| R ${ }_{\text {OFF }}$ | Output impedance (gated off) | Transmit gate $\geqslant 2.0 \mathrm{~V}$ | 100 |  |  | k $\Omega$ |
| Ron | Output impedance (gated on) | Transmit gate $\leqslant 0.8 \mathrm{~V}$ |  |  | 37.5 | $\Omega$ |
| $\mathrm{C}_{0}$ | Output capacitance | Transmit gate $\geqslant 2.0 \mathrm{~V}$ or $\leqslant 0.8 \mathrm{~V}$ |  |  | 10 | pF |
| $V_{F}$ | Feedthrough | $\begin{gathered} \text { Transmit gate } \geqslant 2.0 \mathrm{~V} \\ 2.0 \mathrm{MHz} \text { sq. wave (TTL levels) input } \end{gathered}$ |  |  | 1 | mV VMS |
| IJ | Jabber current | $\begin{gathered} \text { Transmit gate } \leqslant 0.8 \mathrm{~V} \\ \text { Input } \geqslant 2.0 \mathrm{~V} \text { or } \leqslant 0.8 \mathrm{~V} \end{gathered}$ |  | 1.25 |  | $\mu \mathrm{A}$ |
| ICC | Supply current | $\mathrm{V}_{\mathrm{CC} 1}$ connected to $\mathrm{V}_{\mathrm{CC} 2}$ |  | 75 | 100 | mA |
| Logic levels |  |  |  |  |  |  |
| $\begin{aligned} & V_{I H} \\ & V_{I L} \\ & I_{I H} \\ & I_{L L} \end{aligned}$ | Data Input Logic high Logic low Input current Input current | Input high voltage Input low voltage $\begin{aligned} & V_{\text {IN }}=2.4 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=0.4 \mathrm{~V} \end{aligned}$ | 2.0 |  | $\begin{gathered} 0.8 \\ 40 \\ -1.6 \\ \hline \end{gathered}$ | $\begin{gathered} V \\ V \\ \mu A \\ \mathrm{~mA} \end{gathered}$ |
| $\begin{aligned} & V_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{IL}} \end{aligned}$ | Transmit gate Logic high Logic low Input current Input current | Input high voltage Input low voltage $\begin{aligned} V G & =2.4 V \\ V G & =0.4 V \end{aligned}$ | 2.0 |  | $\begin{gathered} 0.8 \\ 40 \\ -1.6 \\ \hline \end{gathered}$ | $\begin{gathered} V \\ V \\ \mu A \\ \mathrm{~mA} \end{gathered}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ | Jabber flag Logic high Logic low | $\begin{aligned} & \mathrm{IOH}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{IOL}=4.0 \mathrm{~mA} \end{aligned}$ | 2.4 |  | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | Jabber control Logic high Logic low | Input high voltage Input low voltage | 2.0 |  | 0.8 | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |

## NOTE:

1. Tuned per instructions in AN195.

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | то | FROM | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max |  |
| ts | Setup time | Data in | Gate on | Figure 1 | 2 | 0.1 |  | $\mu \mathrm{s}$ |
| $t_{\text {A }}$ | Delay time | Output freq. change | Data transition | Figure 2 |  |  | 150 | ns |
| $\mathrm{t}_{\mathrm{B}}$ | Delay time | Output disabled | Gate off | Figure 3 |  | 0.4 | 2 | $\mu \mathrm{s}$ |
| $t_{C}$ | Delay time | Output disabled | Jabber control | Figure 4 |  |  | 100 | ns |
| $t_{D}$ | Delay time | Jabber flag | Jabber control | Figure 5 |  |  | 100 | ns |
|  | Jabber control reset Pulse width (Logic low) |  |  |  | 100 |  |  | ns |



Figure 1. Setup Time, $\mathbf{t s}_{\mathbf{s}}$


## Signetics

## NE5081 <br> High-Speed FSK Modem Receiver

## Preliminary Specification

## Linear Products

## DESCRIPTION

The NE5081 is the receiver chip of a two-chip set designed to operate as an FSK modem (the NE5080 is the transmitter chip). The chips are compatible with the IEEE 802.4 standard for a ''Single-Channel Phase-ContinuousFSK Token Bus." The specifications given in this data sheet are those guaranteed when the receiver is tuned to the frequencies in the 802 standard. However, the receiver will work at other frequencies.

## FEATURES

- Meets IEEE 802.4 standard
- Data rates to several Megabaud
- Half- or full-duplex operation
- Low bit rate error ( $10^{-12}$ typical)


## APPLICATIONS

- Local Area Networks
- Point-to-point communications
- Factory automation
- Process control
- Office automation

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 20 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE5081N |

PIN CONFIGURATION


## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} 1}$ <br> $\mathrm{~V}_{\mathrm{CC}}$ | Supply voltage | +6 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input voltage range | -0.3 to <br> $+\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{I}_{\mathrm{DO}}$ | Output (Data, Level detect) <br> Max sink current | 20 | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Maximum power dissipation, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, (still-air) ${ }^{1}$ <br> N package | 1690 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead soldering temperature (10 sec. max) | 300 | ${ }^{\circ} \mathrm{C}$ |
|  | Max differential voltage between <br> analog and digital grounds | 100 | mV |

## NOTE:

1. Derate above $25^{\circ} \mathrm{C}$ as follows:

N package at $13.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.
DC ELECTRICAL CHARACTERISTICS $V_{C C 1,2}=4.75-5.25 \mathrm{~V}$. External LC circuit tuned to 5 MHz . Input level detect set at 16 mV RMs, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}+70^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{f}_{0}$ | Logic Low Frequency | External LC tuned to 5 MHz | 3.67 | 3.75 | 3.83 | MHz |
| $\mathrm{f}_{1}$ | Logic High Frequency | External LC tuned to 5 MHz | 6.17 | 6.25 | 6.33 | MHz |
| $\mathrm{IN}_{\mathrm{DL}}$ | Minimum Input Detect Level | Minimum input level that is detected as carrier (See Note 2 in General Description) | 5 |  | 50 | $m V_{\text {RMS }}$ |
| $V_{\text {OL }}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $V_{\mathrm{OH}}$ <br> $V_{\text {OL }}$ <br> $\mathrm{V}_{\mathrm{OH}}$ | Logic Levels: <br> Data Output Data Output Data Output Input Detect Flag | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \mathrm{~V}_{\text {IN }}>16 \mathrm{mV}$ RMS Freq $=f_{0}$ $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \mathrm{~V}_{\text {IN }}>16 \mathrm{~m} \mathrm{~V}_{\text {RMS }}$ Freq $=\mathrm{f}_{1}$ $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \mathrm{~V}_{\mathrm{IN}}<5 \mathrm{mV}$ RMS Freq $=\mathrm{f}_{0}$ $\begin{aligned} \mathrm{IOL} & =4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}_{\mathrm{RMS}} \\ \mathrm{I}_{\mathrm{OH}} & =-400 \mu \mathrm{~V} \mathrm{~V}_{\mathrm{IN}}>16 \mathrm{mV} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ $2.4$ |  | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| lcc | Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC} 1}\right.$ connected to $\left.\mathrm{V}_{\mathrm{CC} 2}\right)$ <br> $\mathrm{V}_{\text {IN }}=1.0 \mathrm{~V}_{\text {RMS }}$ Freq $=\mathrm{f}_{1}$ or $\mathrm{f}_{0}$ |  |  | 50 | mA |
| BER | Bit Error Rate | $\begin{gathered} \text { Input Signal }>16 \mathrm{mV} V_{\text {RMS }} \\ \text { maximum in-band noise }=1.6 \mathrm{mV} V_{\text {RMS }} \end{gathered}$ |  | $10^{-12}$ | $10^{-9}$ |  |

AC ELECTRICAL CHARACTERISTICS (AN195, Figure 5 with a $100 \mathrm{KHz} 1 \mathrm{~V}_{\mathrm{P}-\mathrm{p}}$ )

| SYMBOL | PARAMETER | TO | FROM | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max |  |
| $t_{B}$ | Delay Time | Input Level Detect Flag | Input On | Figure 1 |  | 005 | 1 | $\mu \mathrm{s}$ |
| $t_{C}$ | Delay Time | Input Level Detect Flag | Input Off | Figure 1 | 0.5 | 1.5 | 2.5 | $\mu \mathrm{s}$ |
| $t_{D}$ | Delay Time | Output Enabled | Input On | Figure 2 |  |  | 2 | $\mu \mathrm{s}$ |
| $t_{E}$ | Delay Time | Output Disabled | Input Off | Figure 2 | 0.5 | 1.5 | 2.5 | $\mu \mathrm{s}$ |
|  | Required Delay | Carner <br> Turn Off | Valld Data End |  | 2 |  |  | $\mu \mathrm{s}$ |

## GENERAL DESCRIPTION

The NE5081 will accept an FSK-encoded signal and provide the demodulated digital data at the output. It is optimized to work at frequencies specified in IEEE 802.4 - To-ken-Passing Single-Channel Phase-Continu-ous-FSK Bus - (i.e., 3.75MHz and 6.25 MHz ). However, it will work at other frequencles. ${ }^{1}$
Its normal acceptable input signal level range is from $16 \mathrm{mV} V_{\text {RMS }}$ to $1 V_{\text {RMS }}$. This can be adjusted. ${ }^{3}$

The receiver will yield an undetected "Bit Error Rate" of $10^{-9}$ or lower when receiving signals with a 20 dB signal-to-noise ratio. It has a maximum output Jitter of $\pm 40$ ns. $^{3}$ NOTES:

1. The receiver can be tuned to accept different frequencies by adjustment of the LC circuit shown in Figure 7. However, the external components have been optımızed for 375 MHz and 625 MHz See "Determining Component Values" for use at other frequencies.
2 Input Level Detect
This is a method of turning off the output of the receiver when the input signal falls below an acceptable level This level is adjustable within the range given in the electrical specification section The purpose of this function is to minimize the effect of noise on receiver performance and to indicate when there is an acceptable signal present at the input. All specifications given in this data sheet are with the input level detection set at 16 mV RMS
3 Jitter (Definition)
This is a measure of the ability of the receiver to accurately reproduce the timing of its FSK-coded digital input. The spec indicates the error band in the timing of a logic level change

NE5081 PIN FUNCTION

| PIN | FUNCTION |
| :---: | :---: |
| 1 | $\mathrm{V}_{\text {CC1 }}$ : Should be connected to the 5 V supply and Pin 9 |
| 2 | CT: One end of an external capacitor that is used to tune the receiver |
| 3 | LT: One end of an indicator that is used to tune the receiver |
| 4 | MT: The junction of the capacitor and inductor used for tuning the receiver |
| 5 | F2 |
| 6 | F1 Pins 5, 6, 7, 8 are used for a low-pass filter to remove carrier |
| 7 | F3 harmonics from the data output |
| 8 | F4 |
| 9 | $\mathbf{V C C 2}^{\text {: }}$ Connect to Pin 1 (see Pin 1 function) close to the device |
| 10 | Input Level Flag: This pin is used to indicate when there is a signal at the input that is greater than the level set by the input level detection circuitry. A logic high indicates an input greater than the set level |
| 11 | Data Output: Supplies $T^{2} \mathrm{~L}$ level data that corresponds to the FSK input received |
| 12 | Digital Ground: Should be connected to digital ground |
| $\begin{gathered} 13 \text { and } \\ 14 \end{gathered}$ | Input Level Detect: These pins are used to set the level of input signal that the device will accept as valid |
| 15 | Input Detection Timing: An external capacitor between this pin and ground is used to determine the time from carrier turn-off to output disable |
| 16 | Input Detection Timing: Same as Pin 15, except that a resistor goes between this pin and ground. The values of the C and R depend on the carrier frequency. The values given in this data sheet are for a 5 MHz carrier center frequency |
| 17 | Analog Ground: Connect to analog ground close to the device |
| 18 | Input Bypass: A capacitor between this pin and ground is used to bypass the input bias circuitry |
| 19 | Input: The FSK signal from the cable goes to this pin |
| 20 | No Connection |

## TIMING DIAGRAMS



## Signetics

AN195
Applications Using the NE5080, NE5081

Application Note

## Linear Products

## APPLICATIONS

Figure 1 shows a block diagram of the NE5080 and NE5081 in a simple point-topoint communications scheme. Pin 5 of the NE5080 is grounded to permanently enable transmission, grounding Pin 3 disables the jabber function

An example of a communications system block diagram using the NE5080 and the NE5081 (as in a modem) is shown in Figure 2
The jabber function is active in this system. The NE5080 Jabber Flag (Pin 2) goes high when the capacitor at Pin 3 of the NE5080 charges to about 14 V This fault condition
will interrupt the Transmission Controller, which will cease transmitting and write to the proper address for the decoder to put out a signal to discharge the capacitor. The Controller will then pass the token to the next node

The transmission medium can be anything from a twisted pair to a fiber optic link The


Figure 1. Point-to-Point Communications


BD03091S
Figure 2. Communications System Block Diagram

## Applications Using the NE5080, NE5081



TC10410S
NOTE:
In applications using twisted-pair lines where noise pick-up may be excessive, it is recommended that the twisted-pair be driven differentially
Figure 3. Modem Using a Twisted-Pair Transmission Line

## DC-to-2 Megabaud Modem

Using the NE5080 and NE5081
The NE5080 and NE5081 are designed to be used together as an asynchronous modem. They employ FSK modulation at high carrier frequencies, plus filtering to reject EMI and RFI noise that is frequently encountered in industrial and commercial environments. Figures 4 and 5 show full- and half-duplex modems.

The carrier frequency is externally adjustable and can range from 50 kHz to over 20 MHz .

The modem can be used in a number of ways:

1. Multidrop party line of data transmitting and receiving devices (local area networks).
2. Point-to-point operation connecting just two transmittıng/receiving devices.
3. Either of the above operated on one cable in the half-duplex mode.
4. Either 1 or 2 above operated on two cables in the full-duplex mode.

The 30 dB dynamic range of modems bult using the NE5080 and NE5081 makes it possible to attach them at any point on the cable without any gain adjustment. There is no problem with proximity to other similar modems.

The distance that can be driven varies with the type of cables used, the number of
modems attached to the cable, and the carrier frequency.

Typical operation can be 100 modems randomly spaced on up to 2000 meters of RG-11 (foam) cable with a center frequency of 5 MHz .

In point-to-point operation, one can drive further. Table 1 gives obtainable distances when different carrier frequencies and cables are used.

Table 1. Transmission Distance for a Single Receiver as a Function of Center Frequency and Cable Type

| CARRIER <br> FREQUENCY | MAXIMUM <br> DATA RATE | CABLE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | RG-59 | RG-11 (Foam) | T4412J | T4750J |
| 1 MHz |  | 6000 Ft | 21000 Ft | 33000 Ft | 50000 Ft |
| 3 MHz | 1.0 Megabaud | 5000 Ft | 12000 Ft | 20000 Ft | 32000 Ft |
| 5 MHz | 2.0 Megabaud | 4200 Ft | 9500 Ft | 15000 Ft | 25000 Ft |



Figure 4. NE5080 and NE5081 Connected as a Full-Duplex Modem


Figure 5. NE5080 and NE5081 Connected as a Half-Duplex Modem


Figure 6. NE5081 Data Output When Correctly Tuned to Incoming $5 \mathbf{M H z}$ Carrier


Figure 7. NE5081 Data Output When Tuned Just Below 5MHz Carrier


Figure 8. NE5081 Data Output Tuned Just Above 5 MHz Carrier


Figure 9. Correct Adjustment of Input Level Detection Timing


Figure 10. 'Eye' Pattern at NE5081 Pin 8

## FSK MODEM SETUP PROCEDURES

To set up the modem per IEEE 802.4 specifications, the following sequence should be followed at $25 \pm 2^{\circ} \mathrm{C}$ ambient.

## TRANSMITTER SETUP:

1. Ground Jabber Control (Pın 3) and the transmit gate (PIn 5) of the NE5080.
2. Turn on the power and allow the circuit to warm up for 3 minutes.
3. Hold the Data Input (Pin 14) of the NE5080 at a logic high.
4. Measure the frequency at the FSK output of the transmitter (cable should be properly terminated) and adjust R2 for a frequency reading of $6.250 \mathrm{MHz} \pm 5 \mathrm{kHz}$.
5. Apply a logic low to the Data Input and check the output frequency. If the reading is not $3.750 \mathrm{MHz} \pm 40 \mathrm{kHz}$, readjust R1 until the high frequency is 6.250 MHz $\pm 25 \mathrm{kHz}$ and the low frequency is $3.750 \mathrm{MHz} \pm 40 \mathrm{kHz}$.

Transmitter setup is now complete.

## RECEIVER SETUP:

6. Set Detection Timing pot R5 and Input Level Detect pot R4 at the NE5081 to mid range.
7. Apply a $5.000 \mathrm{MHz} \uparrow \mathrm{V}_{\mathrm{p} \text {-p }}$ sine wave to the receiver FSK Input.
8. Attach an oscilloscope probe to the Data Output pin of the NE5081 and adjust L1 or C7 (whichever is adjustable) until the output state alternates between high and low levels. Figure 7 and 8 indicate examples of improper tuning.
9. Set the generator to $3.750 \mathrm{MHz}, 35 \mathrm{mV}$ P-p.
10. Adjust Input Level Detect pot R4 until the Data Output pin is alternating between high and low levels.
11. Increase the generator output to $45 \mathrm{mV} \mathrm{P}_{\mathrm{p}} \mathrm{P}$ and verify that the data output is low.
12. Decrease the generator output to 25 mV P.p and verify that the data output is high.
13. Apply a $100 \mathrm{kHz} 1 \mathrm{~V}_{\text {P.p }}$ signal to the FSK Input and connect a scope probe to the Input Level Flag and another probe to the FSK Input. Adjust Detection Timing pot R5 so that the delay from the time the FSK Input signal goes through 0 volts on the Positive to negative transition, to the time when the Input Level Flag goes from high to low, is between 0.5 and $2.5 \mu \mathrm{~s}$. See Figure 9.
14. For final adjustment to the tuning of L1/ C7 use an adjusted transmitter to transmit pseudo random data and tune the recerver L1/C7 tank circuit for minimum jitter and symmetrical eye pattern observed on the receiver Pin 8 (see Figure 10).

This concludes the receiver setup procedure.

## determining component VALUES

Power supply pins of both devices should be bypassed with high quality $0.1 \mu \mathrm{~F}$ capacitors close to the devices. Additionally, the NE5081 VCC2 (Pin 9) should be well-decoupled from the power supply by a small inductor (about $10 \mu \mathrm{H}$ ) and another $0.1 \mu \mathrm{~F}$ capacitor as the NE5081 exhibits large changes in power supply current during switching.
The coupling capacitors C 4 and C 13 are needed to maintain input bias when a low DC impedance line is connected to the FSK Input. Too small a value for these capacitors could result in excessive signal attenuation. If these capacitors are too large, the receiver Input Level Flag may remain high for an excessive amount of time after the input signal is removed. Each transmitter and each receiver should have its own coupling capacitor. This is necessary to prevent any DC terminations from altering biases.

The external resistance at the NE5080 Pin 12 should always be about $2.4 \mathrm{k} \Omega$, with some adjustment allowable to compensate for the tolerance of C 1 and slight differences between individual ICs.

C11 and R5 are the Carrier Detect timing components and determine how long after the FSK input signal is discontınued before the Input Level Flag goes low. R5 should not exceed $5 \mathrm{k} \Omega$. With C 11 set at 56 pF , a $5 \mathrm{k} \Omega$ R5 will allow Carrier Detect Timing adjustment to $2 \mu \mathrm{~s}$. R5 can be a fixed resistor if this timing is not critical (perhaps because of the use of an "end of data" signal). This delay is required to allow the signal to propagate through the receiver. Carrier Detect Timing should be adjusted for different center frequencies by choosing C11 according to the relationship:

$$
\mathrm{C} 11=\frac{1}{3572 \mathrm{f}_{\mathrm{C}}}
$$

The Input Level Detect function can be disabled and the receiver be made to hold the Carrier Detect Flag high by removing R5 and C11 and tying Pins 15 and 16 together and pulling them up to $V_{C C}$ with a $10 \mathrm{k} \Omega$ resistor

If the Jabber function is not to be used, Jabber control Pin 3 of NE5080 should be grounded. If the Jabber function is to be used, a capacitor, C2, should be connected between Pin 3 and ground. The value of this capacitor is determined as indicated below.

$$
\mathrm{C} 2=\left(0.95 \times 10^{-6}\right) \mathrm{t}
$$

where $t$ is the maximum allowable transmit tume in seconds

The resistance R1, together with capacitor C 1 , set the transmit frequencies The logic high frequency is fixed at about 1.67 times the logic low frequency, meaning that the logic low frequency is 0.75 times the center frequency $f_{C}$, and the logic high frequency is 1.25 times the center frequency. Note that this center frequency is never transmitted in normal operation and is sometımes referred to as the "carrier frequency.'

C 1 is chosen by the relationship for $\mathrm{f}_{\mathrm{C}}$ at or below 7 MHz :

$$
C 1=\frac{6.5 \times 10^{4}}{f_{C}}
$$

Above 7 MHz center frequency, this capacitor is found by modifying this equation to:

$$
C 1=\frac{5.5 \times 10^{-4}}{f_{C}}
$$

To get the characteristics that are needed for proper operation of the NE5081, it is important to keep the proper relationship between L1 and C7:

$$
\mathrm{C} 7=\frac{1}{7885 \mathrm{f}_{\mathrm{C}}}
$$

8 No ground loops or shifts caused by common grounds.
9. Complete electrical isolation between transmitter and receiver.
10. Cable breaks cause no shorts, making this technology useful in hazardous environments, e.g., explosive chemıcal facilities.
11. No damage to equipment is expected due to current surges on adjacent lines.
12. Fiber cable does not act as an antenna to pick up high electromagnetic pulses such as those caused by electrical storms.
13. Low BER (Bit Error Rate).

The circuit of Figure 11 shows a simplex fiber link between the NE5080 transmitter and the NE5081 recelver The components shown are for a center frequency of 5 MHz , although this frequency can be increased to 20 MHz with proper selection of external component values The NE5539 has a 350 MHz unity gain bandwidth which may lımit maxımum operating frequencies in some systems.

Since the NE5081 can adequately accept signals below 10 mV at 5 MHz carrier, the gain stage (within the dashed lines of Figure 11) may be elımınated if the attenuation in the link is low If the gain stage is used, be mindful of the bandwidth trade-off at higher gains. Refer to the NE5539 data sheet for details.

The transmitter and receiver are set up as described under FSK Modem Setup Procedure

## LAYOUT PRECAUTIONS

As is the case with any components using high frequencies, good layout practice is essential; poor layout can adversely affect performance. All lead lengths should be as short as is practical for all lines which carry RF, including the tuning capacitor and resistors (C1, R1, R2) of the NE5080. Lead length is especially critical with C 1 , which should be mounted as close to the NE5080 as is possible. A printed circuit board with a good ground plane, both top and bottom, is also recommended (wire-wrap is NOT recommended). The ground plane should extend below tuning capacitor C1 on both top and bottom of the board, with no other trace coming between the leads of this capacitor.

Because of the high speed switching, Pin 9 ( $\mathrm{V}_{\mathrm{CC} 2}$ ) of the NE5081 can exhibit a large current swing, causing vertical output jitter which may be elimınated by decoupling Pin 9 with a small $(10 \mu \mathrm{H})$ RF choke and a $0.05 \mu \mathrm{~F}$ capacitor.

See Figure 12 for an example of a working layout.

## Applications Using the NE5080, NE5081

Table 2. Recommended Minimum Center Frequency and Component Values for Various Baud Rates

| BAUD <br> RATE <br> (KBaud) | $\mathbf{f} \mathbf{C}$ <br> $\mathbf{( k H z )}$ | $\mathbf{C 1}$ | $\mathbf{L 1}$ | $\mathbf{C 4}$ <br> $\mathbf{C 1 3}$ | $\mathbf{C 7}$ | $\mathbf{C 8}$ | $\mathbf{C 9}$ | $\mathbf{C 1 0}$ | $\mathbf{C 1 1}$ | $\mathbf{C 1 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 9.6 | 50 | 13 nF | 4 mH | $0.50 \mu \mathrm{~F}$ | 2.4 nF | 1.8 nF | 8.2 nF | 24 nF | 5.6 nF | 10 nF |
| 19.2 | 50 | 13 nF | 4 mH | $0.50 \mu \mathrm{~F}$ | 2.4 nF | 1.8 nF | 8.2 nF | 24 nF | 5.6 nF | 10 nF |
| 38.4 | 100 | 6.8 nF | 2 mH | $0.27 \mu \mathrm{~F}$ | 13 nF | 0.9 nF | 3.9 nF | 12 nF | 2.7 nF | 5 nF |
| 50.1 | 125 | 5.1 nF | 1.6 mH | $0.20 \mu \mathrm{~F}$ | 1.0 nF | 750 nF | 3.3 nF | 10 nF | 2.2 nF | 3.9 nF |
| 64.0 | 160 | 3.9 nF | 1.3 mH | $0.15 \mu \mathrm{~F}$ | 800 pF | 560 pF | 2.5 nF | 7.5 nF | 1.8 nF | 3 nF |
| 128 | 320 | 2 nF | $625 \mu \mathrm{H}$ | $0.075 \mu \mathrm{~F}$ | 390 pF | 270 pF | 1.3 nF | 39 nF | 860 pF | 1.6 nF |
| 256 | 640 | 1 nF | $312 \mu \mathrm{H}$ | $0.039 \mu \mathrm{~F}$ | 200 pF | 150 pF | 640 pF | 1.8 nF | 430 pF | 750 pF |
| 512 | 1250 | 510 pF | $160 \mu \mathrm{H}$ | $002 \mu \mathrm{~F}$ | 100 pF | 75 pF | 330 pF | 1.0 nF | 220 pF | 390 pF |
| 1500 | 3750 | 180 pF | $53 \mu \mathrm{H}$ | 6.8 nF | 33 pF | 25 pF | 110 pF | 330 pF | 75 pF | 130 pF |
| 1544 | 4000 | 160 pF | $50 \mu \mathrm{H}$ | 6.8 nF | 33 pF | 22 pF | 100 pF | 300 pF | 68 pF | 125 pF |
| 2000 | 5 k | 130 pF | $40 \mu \mathrm{H}$ | 50 nF | 25 pF | 18 pF | 82 pF | 240 pF | 56 pF | 100 pF |
| 8000 | 20 k | 33 pF | $10 \mu \mathrm{H}$ | 1.2 nF | 6 pF | 5 pF | 20 pF | 62 pF | 15 pF | 25 pF |

5-92



Figure 12. Components and Layout Used for Evaluation Board

## Signetics

Linear Products

## INTRODUCTION

Application note AN195 discusses numerous applications of NE5080 and NE5081 in point-to-point, half-duplex and full-duplex communi-
cations using coaxial, twisted-wire parr, and fiber optic cables. It also discusses several aspects about tuning the transmitter and receiver at various center frequencies and board layout precautions. In this application

AN1950
Application of NE5080 and NE5081 With Frequency Deviation Reduction

Application Note



Figure 1. NE5080 Block Diagram

## TRANSMITTER

The block diagram of the transmitter NE5080 is shown in Figure 1. The transmitter is composed of the following six major building blocks: a TTL input buffer and switch driver, a current controller oscillator, a triangle-to-sine wave converter, a 3 -state output buffer, and transmission gating and jabber control circuitry. It also has an on-chip voltage regulator that provides current and voltage references to the various building blocks of the circuit.

The transmitter center frequency can be adjusted by selecting the values of the tuning capacitor, $\mathrm{C}_{\mathrm{O}}$. The switch driver circuitry switches the current sources I in and out of Pins 1 and 16. This effectively changes the total average charging and discharging cur-
rent into $C_{0}$ from 1.51 to 2.51 , which causes the output to shift from one frequency to another. This soft switching action keeps the output phase continuous and eliminates discontinuities. The ratio of the two output frequencies is equal to the ratio of the total average current charging and discharging $\mathrm{C}_{\mathrm{O}}$. Since the values of the internal current sources are fixed, it produces a constant frequency ratio of 1.66. An external modification for changing this ratoo through extra components is discussed later.

The triangle-to-sine wave converter circuitry converts the output of the current-controlled oscillator into a sine wave with about $2 \%$ distortion. The transmission gating and jabber control circuitry controls the FSK output through the 3 -state output buffer. The trans-
mit gate, when held high, will inhibit the transmission by putting the output buffer into the high impedance state. It also turns off the current-controlled oscillator, thus minimizing any feedthrough to the output.
The jabber control function is similar to the transmit gate, but the transmission time can be programmed through an external capacitor. There is a small current sourced to the jabber control pin, which charges up the capacitor. When the voltage on the capacitor reaches a preset threshold level, the transmission is stopped. This is a failsafe feature provided to restrict an errant transmitter or the NE5080 itself from tying up the network. In point-to-point communications, the jabber control can be disabled by connecting the jabber control pin to ground.

Application of NE5080 and NE5081 With Frequency Deviation Reduction

## RECEIVER

The receiver block diagram shown in Figure 2 is composed of the following seven major building blocks an input limiter, a phase shifter, an analog multiplier, a low-pass filter, a comparator, an input level detector, and a TTL output buffer The input limiter limits the FSK input signal eliminating any amplitude variations.
The $L$ and $C$ tank circuit of the phase shifter is tuned to resonate with the incoming carrier
center frequency. A quadrature detection scheme is used to demodulate the data The balanced analog multiplier processes the incoming signal with its phase-shifted carrier frequency and generates signals with baseband data and other higher order harmonics
The low-pass filter is a simple second-order Butterworth filter which eliminates the carrier frequency and higher-order intermodulation frequencies, and gives the baseband data which is equivalent to the signal modulated by
the transmitter. The comparator makes the decision based on the output of the low-pass filter with reference to a threshold voltage. The TTL buffers provide the output data at TTL levels. The input detection level can be adjusted through the external resistor to set the threshold for minımum input level. If the input level falls below the set threshold, the output buffers are disabled, preventing the noise from being interpreted as data.


## Application of NE5080 and NE5081 With Frequency Deviation Reduction

## APPLICATIONS

NE5080 AND NE5081 chip set encompasses a broad spectrum of data rates and facilitates economical modem design for various applications. The transmitter can be tuned to various center frequencies for different data rates. The wide dynamic range of the receiver and the excellent drive capability of the transmitter make it possible to drive long distances without any signal repeaters. The transmitter is not limited to transmittıng on coaxial cable only; it can also drive a twisted-wire pair and optical fibers. All these salient features are discussed in greater detall in AN195.

The major focus of this application note is on reducing the frequency deviation. The reduction in frequency ratio can be achieved by bringing the two frequencies $f_{0}$ and $f_{1}$ closer together. This will reduce the overall bandwidth utilized by the modem because the main lobe in the spectrum becomes narrower. This gain in bandwidth reduction is offset by a slight increase in the probability of a bit error due to poor noise margin. As explained in the transmitter block diagram section of this application note, the frequency of the oscillator is controlled by the charging and discharging current into $\mathrm{C}_{\mathrm{O}}$. The two oscillating frequencies can be brought close together either by lowering the higher frequency $f_{1}$ or by raising the lower frequency $f_{0}$. Figure 3 shows the technique for raising the lower frequency $f_{0}$. When the logic input is a ' 1 ', the two diodes are reversed biased. In this situation, the capacitor is charged and discharged by the current from the internal current sources. As the logic input changes to a ' 0 ', the two diodes are forward biased. This will increase the available current from the internal current sources that are charging and discharging the capacitor $\mathrm{C}_{\mathrm{O}}$, thus resulting in a higher frequency of oscillation than would be obtained otherwise. The value of resistor $R$ will determine the amount of excess current available, which will affect the ratio of the higher frequency to the lower frequency ( $\mathrm{f}_{1} / \mathrm{f}_{0}$ ).

Figure 4 gives a graph of the deviation ratio versus the resistor value $R$ for different values of oscillator capacitor $C_{O}$. It can be seen from the graph that the deviation ratio remains constant for a fixed value of resistor $R$


Figure 3


Figure 4
over a wide range of capacitor values $\mathrm{C}_{\mathrm{O}}$. It should be noted that the effective data rates will be lower when the frequency deviation is reduced. A similar scheme can also be applied to increase the frequency ratio and thereby increase the data rate, but this will be done at the cost of extra bandwidth. Using
appropriate filters for the transmitters and receivers, a frequency division multiplexing (FDM) can be achieved for more efficient usage of the most expensive resource, namely the coaxial cable.

## Signetics

## Linear Products

## DESCRIPTION

The NE5210 is a $7 \mathrm{k} \Omega$ transimpedance wide band, low noise amplifier with differential outputs, particularly suitable for signal recovery in fiber-optic receivers. The part is ideally suited for many other RF applications as a general purpose gain block. (280MHz)

Preliminary Specification

## FEATURES

- Low noise: 3.5pA/ $\sqrt{\mathrm{Hz}}$
- Single 5V supply
- Large bandwidth: 280MHz
- Differential outputs
- Low input/output impedances
- High power supply rejection ratio
- High overload threshold current
- Wide dynamic range
- $7 \mathbf{k} \Omega$ differential transresistance


## APPLICATIONS

- Fiber-optic receivers, analog and digital
- Current-to-voltage converters
- Wideband gain block
- Medical and scientific instrumentation
- Sensor preamplifiers
- Single-ended to differential conversion
- Low noise RF amplifiers
- RF signal processing

PIN CONFIGURATION


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 14-Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | NE5210D |

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply | 6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating ambient temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Operating junction temperature range | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {DMAX }}$ | Power dissipation <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (still air) $)^{1}$ | 1.0 | W |
| $\mathrm{I}_{\text {INMAX }}$ | ${\text { Maximum input current }{ }^{2}}$ | 5 | mA |

## NOTES:

1. Maximum dissipation is determined by the operating ambient temperature and the thermal resistance. $\theta_{\mathrm{JA}}=125^{\circ} \mathrm{C} / \mathrm{W}$.
2. The use of a pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ for the PIN diode, is recommended

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | 4.5 to 5.5 | V |
| $T_{A}$ | Ambient temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $T_{J}$ | Junction temperature range | 0 to +90 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS Min and Max limits apply over operating temperature range at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, unless otherwise specified. Typical data applies at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {IN }}$ | Input bias voltage |  | 0.6 | 0.8 | 0.95 | V |
| $\mathrm{V}_{\mathrm{O} \pm}$ | Output bias voltage |  | 2.8 | 3.3 | 3.7 | V |
| $\mathrm{V}_{\text {OS }}$ | Output offset voltage |  |  | 0 | 80 | mV |
| ICC | Supply current |  | 21 | 26 | 32 | mA |
| Iomax | Output sink/source current ${ }^{1}$ |  | 3 | 4 |  | mA |
| IIN | Input current (2\% linearity) | Test Circuit 8, Procedure 2 | $\pm 120$ | $\pm 160$ |  | $\mu \mathrm{A}$ |
| Iinmax | Maximum input current overload threshold | Test Circuit 8, Procedure 4 | $\pm 160$ | $\pm 240$ |  | $\mu \mathrm{A}$ |

NOTE:

1. Test condition: output quiescent voltage variation is less than 100 mV for 3 mA load current

Transimpedance Amplifier (280MHz)

AC ELECTRICAL CHARACTERISTICS Typical data and Mın/Max limits apply at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{R}_{\mathrm{T}}$ | Transresistance (differential output) | $D C$ tested, $R_{L}=\infty$ Test Circuit 8, Procedure 1 | 49 | 7 | 10 | k $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output resistance (differential output) | DC tested | 16 | 30 | 42 | $\Omega$ |
| $\mathrm{R}_{\mathrm{T}}$ | Transresistance (sıngle-ended output) | DC tested, $\mathrm{R}_{\mathrm{L}}=\infty$ | 2.45 | 3.5 | 5 | k $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output resistance (single-ended output) | DC tested | 8 | 15 | 21 | $\Omega$ |
| $\mathrm{f}_{3 \mathrm{~dB}}$ | Bandwidth (-3dB) | Test Circuit 1, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 200 | 280 |  | MHz |
| $\mathrm{R}_{\mathrm{IN}}$ | Input resistance |  |  | 60 |  | $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance |  |  | 7.5 |  | pF |
| $\Delta \mathrm{R} / \Delta \mathrm{V}$ | Transresistance power supply sensitivity | $V_{C C}=5 \pm 0.5 \mathrm{~V}$ |  | 9.6 | 20 | \%/V |
| $\Delta R / \Delta T$ | Transresistance ambient temperature sensitivity | $\Delta T_{A}=T_{A M A X}-T_{\text {AMIN }}$ |  | 0.05 | 0.1 | \%/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{N}}$ | RMS noise current spectral density (referred to input) | $\begin{gathered} \mathrm{f}=10 \mathrm{MHz}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ \text { Test Circuit } 2 \end{gathered}$ |  | 3.5 | 6 | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| ${ }_{1}$ | Integrated RMS noise current over the bandwidth (referred to input) $\mathrm{C}_{\mathrm{S}}=0^{1}$ | $T_{A}=25^{\circ} \mathrm{C}$ <br> Test Circuit 2 $\begin{aligned} & \Delta f=100 \mathrm{MHz} \\ & \Delta \mathrm{f}=200 \mathrm{MHz} \\ & \Delta \mathrm{f}=300 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 37 \\ & 56 \\ & 71 \end{aligned}$ |  | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
|  | $C_{S}=1$ | $\begin{aligned} & \Delta f=100 \mathrm{MHz} \\ & \Delta f=200 \mathrm{MHz} \\ & \Delta f=300 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 66 \\ & 89 \end{aligned}$ |  | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| PSRR | Power supply rejection ratıo ${ }^{2}$ $\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}\right)$ | Dc tested, $\Delta \mathrm{V}_{\text {CC }}=0.1 \mathrm{~V}$ Equivalent $A C$ test circuit 3 | 20 | 36 |  | dB |
| PSRR | Power supply rejection ratıo ${ }^{2}$ ( $\mathrm{V}_{\mathrm{CC} 1}$ ) | $D C$ tested, $\Delta V_{C C}=01 \mathrm{~V}$ Equivalent AC test circuit 4 | 20 | 36 |  | dB |
| PSRR | Power supply rejection ratıo ${ }^{2}$ ( $\mathrm{V}_{\mathrm{CC} 2}$ ) | DC tested, $\Delta V_{C C}=01 \mathrm{~V}$ Equivalent AC test circuit 5 |  | 65 |  | dB |
| PSRR | Power supply rejection ratıo ${ }^{2}$ (ECL configuration) | $\mathrm{f}=0.1 \mathrm{MHz}$, Test Circuit 6 |  | 23 |  | dB |
| $V_{\text {OMAX }}$ | Maximum output voltage swing differential | $\mathrm{R}_{\mathrm{L}}=\infty$ <br> Test Circuit 8, Procedure 3 | 2.4 | 32 |  | $V_{\text {P-P }}$ |
| $V \mathrm{Inmax}$ | Maximum input amplitude for output duty cycle of $50 \pm 5 \%^{3}$ | Test Circuit 7 | 650 |  |  | $m V_{\text {P.P }}$ |
| $t_{\text {R }}$ | Rise time for 50 mV P-p output sıgnal ${ }^{4}$ | Test Circuit 7 |  | 08 | 12 | ns |

## NOTES:

1 Package parasitic capacitance amounts to about $02 p F$
2 PSRR is output referenced and is circuit board layout dependent at higher frequencies For best performance use RF filter in VCC line
3 Guaranteed by linearity and overload tests
$4 \mathrm{t}_{\mathrm{R}}$ defined as $20-80 \%$ rise time it is guaranteed by a -3dB bandwidth test

## Transimpedance Amplifier (280MHz)

## TEST CIRCUITS



Test Circuit 1


Test Circuit 2

TEST CIRCUITS (Continued)


Test Circuit 3


Test Circuit 4

TEST CIRCUITS (Continued)


TC21963s
Test Circuit 5


Test Circuit 6

TEST CIRCUITS (Continued)


TEST CIRCUITS (Continued)
Typical Differential Output Voltage vs Current Input

TC23460S

OP20990S

## NE5210 TEST CONDITIONS

Procedure 1

Procedure 2

Procedure 3

Procedure 4
$R_{T}$ measured at $60 \mu \mathrm{~A}$
$R_{T}=\left(V_{O_{1}}-V_{O 2}\right) /(+60 \mu A-(-60 \mu A))$
Where. $\mathrm{V}_{\mathrm{O} 1}$ Measured at $\mathrm{I}_{\mathrm{IN}}=+60 \mu \mathrm{~A}$
$V_{O 2}$ Measured at $l_{\mathbb{N}}=-60 \mu \mathrm{~A}$
Linearity $=1-\mathrm{ABS}\left(\left(\mathrm{V}_{\mathrm{OA}}-\mathrm{V}_{\mathrm{OB}}\right) /\left(\mathrm{V}_{\mathrm{O} 3}-\mathrm{V}_{\mathrm{O4}}\right)\right)$
Where: $V_{O 3}$ Measured at $I_{\mathbb{N}}=+120 \mu \mathrm{~A}$
$V_{O 4}$ Measured at $I_{I N}=-120 \mu A$
$V_{O A}=R_{T}{ }^{*}(+120 \mu A)+V_{O 8}$
$V_{O B}=R_{T}{ }^{*}(-120 \mu A)+V_{O 8}$
$\mathrm{V}_{\mathrm{OMAX}}=\mathrm{V}_{\mathrm{O} 7}-\mathrm{V}_{\mathrm{OB}}$
Where: $V_{O 7}$ Measured at $I_{\mathbb{N}}=+260 \mu \mathrm{~A}$

$$
V_{O 8} \text { Measured at } I_{\mathbb{N}}=-260 \mu \mathrm{~A}
$$

IIN max Test Pass Conditions:
$\mathrm{V}_{\mathrm{O} 7}-\mathrm{V}_{\mathrm{O} 5}>20 \mathrm{mV}$ and $\mathrm{V}_{\mathrm{O} 6}-\mathrm{V}_{\mathrm{O} 5}>20 \mathrm{mV}$
Where: $V_{O 5}$ Measured at $l_{\mathbb{N}}=+160 \mu \mathrm{~A}$
$V_{06}$ Measured at $I_{\mathbb{N}}=-160 \mu \mathrm{~A}$
$V_{07}$ Measured at $I_{\mathrm{IN}}=+260 \mu \mathrm{~A}$
$V_{\mathrm{O}}$ Measured at $l_{\mathrm{N}}=-260 \mu \mathrm{~A}$
Test Circuit 8

Transimpedance Amplifier (280MHz)

TYPICAL PERFORMANCE CHARACTERISTICS


TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


## THEORY OF OPERATION

Transımpedance amplifiers have been widely used as the preamplifier in fiber-optic receivers. The NE5210 is a wide bandwidth (typically 280 MHz ) transımpedance amplifier designed primarily for input currents requiring a large dynamic range, such as those produced by a laser diode. The maximum input current before output stage clipping occurs at typically $240 \mu \mathrm{~A}$. The NE5210 is a bipolar transimpedance amplifier which is current driven at the input and generates a differential voltage signal at the outputs. The forward transfer function is therefore a ratio of the differential output voltage to a given input current with the dimensions of ohms. The main feature of this amplifier is a wideband, low-noise input stage which is desensitized to photodiode capacitance variations. When connected to a photodıode of a few picoFarads, the frequency response will not be degraded significantly. Except for the input stage, the entire signal path is differential to provide improved powersupply rejection and ease of interface to ECL type circuitry. A block diagram of the circuit is shown in Figure 1. The input stage (A1) employs shunt-series feedback to stabilize the current gain of the amplifier. The transresistance of the amplifier from the current source to the emitter of $Q_{3}$ is approximately the value of the feedback resistor, $R_{F}=3.6 \mathrm{k} \Omega$. The gain from the second stage (A2) and emitter followers (A3 and A4) is about two. Therefore, the differential transresistance of the entire amplifier, $R_{T}$ is

$$
R_{T}=\frac{V_{O U T}(d \mathrm{dff})}{l_{I N}}=2 R_{F}=2(3.6 \mathrm{~K})=7.2 \mathrm{k} \Omega
$$

The single-ended transresistance of the amplifier is typically $3.6 \mathrm{k} \Omega$.

The simplified schematic in Figure 2 shows how an input current is converted to a differential output voltage. The amplifier has a single input for current which is referenced to Ground 1. An input current from a laser diode, for example, will be converted into a voltage by the feedback resistor $R_{F}$ The transistor Q1 provides most of the open loop gain of the circuit, $A_{\text {vol }} \approx 70$. The emitter follower $Q_{2}$ minımızes loadıng on $Q_{1}$. The transistor $Q_{4}$, resistor $R_{7}$, and $V_{B 1}$ provide level shifting and interface with the $Q_{15}-Q_{16}$ differential pair of the second stage which is biased with an internal reference, $\mathrm{V}_{\mathrm{B} 2}$. The differential outputs are derived from emitter followers $Q_{11}-Q_{12}$ which are biased by constant current sources. The collectors of $Q_{11}-Q_{12}$ are bonded to an external pin, $\mathrm{V}_{\mathrm{CC}}$, in order to reduce the feedback to the input stage The output impedance is about $17 \Omega$ single-ended.


For ease of performance evaluation, a $33 \Omega$ resistor is used in series with each output to match to a $50 \Omega$ test system

## BANDWIDTH CALCULATIONS

The input stage, shown in Figure 3, employs shunt-series feedback to stabilize the current gain of the amplifier A simplified analysis can determine the performance of the amplifier The equivalent input capacitance, $\mathrm{C}_{\mathbb{I}}$, in parallel with the source, Is, is approximately 7.5 pF , assuming that $\mathrm{C}_{\mathrm{S}}=0$ where $\mathrm{C}_{\mathrm{S}}$ is the external source capacitance.
Since the input is driven by a current source the input must have a low input resistance. The input resistance, $R_{I N}$, is the ratio of the incremental input voltage, $\mathrm{V}_{\mathbb{I}}$, to the corresponding input current, $\mathrm{l}_{\mathrm{I}}$ and can be calculated as:

$$
R_{I N}=\frac{V_{I N}}{I_{I N}}=\frac{R_{F}}{1+A_{V O L}}=\frac{36 k}{71}=51 \Omega
$$

More exact calculations would yield a higher value of $60 \Omega$.
Thus $C_{I N}$ and $R_{I N}$ will form the dominant pole of the entire amplifier,

$$
f_{-3 d B}=\frac{1}{2 \pi R_{I N} C_{I N}}
$$

Assuming typical values for $R_{F}=3.6 \mathrm{k} \Omega, \mathrm{R}_{\mathbb{N}}$ $=60 \Omega, \mathrm{C}_{\mathrm{IN}}=75 \mathrm{pF}$

$$
f_{-3 d B}=\frac{1}{2 \pi 75 p F 60}=354 \mathrm{MHz}
$$

The operatıng point of Q1, Figure 2, has been optimized for the lowest current noise without introducing a second dominant pole in the pass-band All poles associated with subsequent stages have been kept at sufficiently high enough frequencies to yield an overall
single pole response Although wider bandwidths have been achieved by using a cascode input stage configuration, the present solution has the advantage of a very uniform, highly desensitized frequency response because the Miller effect domınates over the external photodiode and stray capacitances. For example, assuming a source capacitance of 1 pF , input stage voltage gain of 70 , $R_{I N}=60 \Omega$ then the total input capacitance, $\mathrm{C}_{\mathrm{IN}}=(1+75) \mathrm{pF}$ which will lead to only a $12 \%$ bandwidth reduction

## NOISE

Most of the currently installed fiber-optic systems use non-coherent transmission and detect incident optical power Therefore, receiver noise performance becomes very important. The input stage achieves a low input referred noise current (spectral density) of $3.5 \mathrm{pA} / \sqrt{\mathrm{Hz}}$ The transresistance configuration assures that the external high value bias resistors often required for photodiode biasing will not contribute to the total noise system noise The equivalent input RMS noise current is strongly determined by the quiescent current of $Q_{1}$, the feedback resistor $R_{F}$, and the bandwidth; however, it is not dependent upon the internal Miller-capacitance. The measured wideband noise was 66 nA in a 200 MHz bandwidth

## DYNAMIC RANGE CALCULATIONS

The electrical dynamic range can be defined as the ratıo of maximum input current to the peak noise current

Electrical dynamic range, $\mathrm{D}_{\mathrm{E}}$, in a 200 MHz bandwidth assuming linmax $=240 \mu \mathrm{~A}$ and a wideband noise of $I_{E Q}=66 n A_{\text {RMS }}$ for an external source capacitance of $\mathrm{C}_{\mathrm{S}}=1 \mathrm{pF}$


Figure 2. Trans-Impedance Amplifier


Figure 3. Shunt-Series Input Stage

$$
\begin{aligned}
D_{E} & =\frac{(\text { Max. input current })}{(\text { Peak noise current })} \\
& =20 \log \frac{\left(240 \times 10^{-6}\right)}{\left(\sqrt{2} 66 \times 10^{-9}\right)} \\
& =20 \log \frac{(240 \mu \mathrm{~A})}{(93 \mathrm{nA})}=68 \mathrm{~dB}
\end{aligned}
$$

In order to calculate the optical dynamic range the incident optical power must be considered.

For a given wavelength $\lambda$;
Energy of one Photon $=\frac{h c}{\lambda}$ watt sec (Joule)
Where $\mathrm{h}=$ Planck's Constant $=6.6 \times 10^{-34}$
Joule sec.
$c=$ speed of light $=3 \times 10^{8} \mathrm{mt} / \mathrm{sec}$
$c / \lambda=$ optical frequency
No. of incident photons $/ \sec =\frac{P}{h c}$ where
$P=$ optical incident power

No of generated electrons $/ \mathrm{sec}=\eta \cdot \frac{\mathrm{P}}{\mathrm{hc}}$
where $\eta=$ quantum efficiency

$$
=\frac{\text { no. of generated electron hole pairs }}{\text { no. of incident photons }}
$$

$$
\mathrm{I}=\eta \cdot \frac{\mathrm{P}}{\mathrm{hc}} \cdot \mathrm{e} \text { Amps }(\text { Coulombs } / \mathrm{sec})
$$

where $e=$ electron charge $=16 \times 10^{-19}$
Coulombs
Responsivity $R=\frac{\frac{\eta \cdot \mathrm{e}}{\mathrm{hc}}}{\lambda} \mathrm{Amp} /$ watt
$\mathrm{I}=\mathrm{P} \cdot \mathrm{R}$
Assuming a data rate of 400 Mbaud (Bandwidth, $B=200 \mathrm{MHz}$ ), the noise parameter $Z$ may be calculated as: ${ }^{1}$

$$
Z=\frac{I_{E Q}}{q B}=\frac{66 \times 10^{-9}}{\left(1.6 \times 10^{-19}\right)\left(200 \times 10^{6}\right)}=2063
$$

where $Z$ is the ratio of RMS noise output to the peak response to a single hole-electron pair. Assuming 100\% photodetector quantum efficiency, half mark/half space digital transmission, 850 nm lightwave and using Gaussian approximation, the mınımum required optical power to achieve $10^{-9} \mathrm{BER}$ is:

$$
\begin{aligned}
P_{\mathrm{avMIN}} & =12 \frac{\mathrm{hc}}{\lambda} B \quad Z=122.3 \times 10^{-19} \\
& 200 \times 10^{6} 2063 \\
& =1139 \mathrm{nW}=-29.4 \mathrm{dBm}
\end{aligned}
$$

where h is Planck's Constant, c is the speed of light, $\lambda$ is the wavelength. The minımum input current to the NE5210, at this input power is:

$$
\begin{aligned}
\mathrm{I}_{\mathrm{avMiN}} & =\mathrm{qP} \mathrm{P}_{\mathrm{avMIN}} \frac{\lambda}{\mathrm{hc}} \\
& =\frac{1139 \times 10^{-9} \times 1.6 \times 10^{-19}}{2.3 \times 10^{-19}} \\
& =792 \mathrm{nA} .
\end{aligned}
$$

Choosing the maxımum peak overload current of $I_{\mathrm{avMAX}}=240 \mu \mathrm{~A}$, the maxımum mean optical power is:

$$
\begin{aligned}
P_{\mathrm{avMAX}} & =\frac{h c I_{\mathrm{avMAX}}}{\lambda q}=\frac{2.3 \times 10^{-19}}{1.6 \times 10^{-19}} 240 \times 10^{-6} \\
& =345 \mathrm{~mW} \text { or }-4.6 \mathrm{dBm}
\end{aligned}
$$

Thus the optical dynamic range, $D_{0}$ is:
$D_{\mathrm{o}}=P_{\mathrm{avMAX}}-P_{\mathrm{avMIN}}=-4.6-(-29.4)=24.8 \mathrm{~dB}$.
This represents the maximum limit attainable with the NE5210 operating at 200 MHz bandwidth, with a half mark/half space digital transmission at 850 nm wavelength.

## APPLICATION INFORMATION

Package parasitics, partıcularly ground lead inductances and parasitic capacitances, can significantly degrade the frequency response. Since the NE5210 has differential outputs which can feed back signals to the input by parasitic package or board layout capacitances, both peaking and attenuating type frequency response shaping is possible. Constructing the board layout so that Ground 1 and Ground 2 have very low impedance paths has produced the best results. This was accomplished by adding a ground-plane stripe underneath the device connecting Ground 1, Pins 8-11, and Ground 2, Pins 1 and 2 on opposite ends of the SO14 package. This ground-plane stripe also provides isolation between the output return currents flowing to ether $V_{C C 2}$ or Ground 2 and the input photodiode currents to flowing to Ground 1. Without this ground-plane stripe and with large lead inductances on the board, the part may be unstable and oscillate near

800 MHz The easiest way to realize that the part is not functioning normally is to measure the DC voltages at the outputs. If they are not close to their quiescent values of 3.3 V (for a 5 V supply), then the circuit may be oscillating Input pin layout necessitates that the photodiode be physically very close to the input and Ground 1. Connecting Pins 3 and 5 to Ground 1 will tend to shield the input but it will also tend to increase the capacitance on the input and slightly reduce the bandwidth.

As with any high-frequency device, some precautions must be observed in order to enjoy reliable performance. The first of these is the use of a well-regulated power supply The supply must be capable of providing varying amounts of current without significantly changing the voltage level. Proper supply bypassing requires that a good quality $0.1 \mu \mathrm{~F}$ high-frequency capacitor be inserted between $V_{C C 1}$ and $V_{C C 2}$, preferably a chip capacitor, as close to the package pins as possible. Also, the parallel combination of
$0.1 \mu \mathrm{~F}$ capacitors with $10 \mu \mathrm{~F}$ tantalum capacitors from each supply, $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$, to the ground plane should provide adequate decoupling Some applications may require an RF choke in series with the power supply line Separate analog and digital ground leads must be maintained and printed circuit board ground plane should be employed whenever possible.
Figure 4 depicts a $50 \mathrm{Mb} / \mathrm{s}$ TTL fiber-optic receiver using the BPF31, 850nm LED, the NE5210 and the NE5214 post amplifier.


TC23507s
Figure 4. A 50Mb/s TTL Fiber Optic Receiver Using NE5210/NE5214

## Signetics

## Linear Products

## DESCRIPTION

The NE/SA5211 is a $28 \mathrm{k} \Omega$ transimpedance, wide-band, low noise amplifier with differential outputs, particularly suitwith differential outputs, particularly suit-
able for signal recovery in fiber optic receivers. The part is ideally suited for many other RF applications as a general purpose gain block.

NE/SA5211
Transimpedance Amplifier (180MHz)

## Preliminary Specification

## ORDERING INFORMATION

## FEATURES

- Extremely low noise: $1.8 p A / \sqrt{\mathrm{Hz}}$
- Single 5V supply
- Large bandwidth: 180 MHz
- Differential outputs
- Low input/output impedances
- High power supply rejection ratio
- $28 \mathrm{k} \Omega$ differential transresistance


## APPLICATIONS

- Fiber optic receivers, analog and digital
- Current-to-voltage converters
- Wide-band gain block
- Medical and scientific Instrumentation
- Sensor preamplifiers
- Single-ended to differential conversion
- Low noise RF amplifiers
- RF signal processing

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 14-Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | NE5211D |
| 14-Pin Plastic SO | -40 to $+85^{\circ} \mathrm{C}$ | SA5211D |

## PIN CONFIGURATION

TOP VIEW

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | NE5211 | SA5211 |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply | 6 | 6 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | 0 to +70 | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Operating junction temperature range | -55 to +150 | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage temperature range | -65 to +150 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $P_{\text {D M M }}$ | Power dissipation, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (still-ar) ${ }^{1}$ | 1.0 | 1.0 | W |
| In max | Maximum input current ${ }^{2}$ | 5 | 5 | mA |

NOTES:

1. Maximum dissipation is determined by the operating ambient temperature and the thermal resistance $\theta_{\mathrm{JA}}=125^{\circ} \mathrm{C} / \mathrm{W}$
2. The use of a pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$, for the PIN diode, is recommended

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | 4.5 to 5.5 | V |
| $\mathrm{T}_{\text {A }}$ | Ambient temperature range NE Grade SA Grade | $\begin{gathered} 0 \text { to }+70 \\ -40 \text { to }+85 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{T}_{J}$ | Junction temperature range NE Grade SA Grade | $\begin{gathered} 0 \text { to }+90 \\ -40 \text { to }+105 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

DC ELECTRICAL CHARACTERISTICS Min and Max limits apply over operating temperature at $\mathrm{V}_{C C}=5 \mathrm{~V}$, unless otherwise specified. Typical data apply at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE5211 |  |  | SA5211 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\text {IN }}$ | Input bias voltage |  | 0.6 | 0.8 | 0.95 | 0.55 | 0.8 | 1.00 | V |
| $\mathrm{V}_{\mathrm{O} \pm}$ | Output bias voltage |  | 2.8 | 3.4 | 3.7 | 2.7 | 3.4 | 3.7 | V |
| $\mathrm{V}_{\mathrm{OS}}$ | Output offset voltage |  |  | 0 | 120 |  | 0 | 130 | mV |
| Icc | Supply current |  | 21 | 24 | 30 | 20 | 26 | 31 | mA |
| Iomax | Output sink/source current ${ }^{1}$ |  | 3 | 4 |  | 3 | 4 |  | mA |
| In | Input current (2\% linearity) | Test Circuit 8, Procedure 2 | $\pm 30$ | $\pm 40$ |  | $\pm 20$ | $\pm 40$ |  | $\mu \mathrm{A}$ |
| IIN max | Maximum input current overload threshold | Test Circuit 8, Procedure 4 | $\pm 40$ | $\pm 60$ |  | $\pm 30$ | $\pm 60$ |  | $\mu \mathrm{A}$ |

## NOTE:

1 Test condition output quiescent voltage variation is less than 100 mV for 3 mA load current.

AC ELECTRICAL CHARACTERISTICS Typical data and Min and Max limits apply at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE5211 |  |  | SA5211 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{R}_{\mathrm{T}}$ | Transresistance (differential output) | $\begin{gathered} \text { DC tested } \\ R_{L}=\infty \end{gathered}$ <br> Test Circuit 8, Procedure 1 | 22 | 28 | 35 | 21 | 28 | 36 | k $\Omega$ |
| $\mathrm{R}_{0}$ | Output resistance (differentialoutput) | DC tested |  | 30 |  |  | 30 |  | $\Omega$ |
| $\mathrm{R}_{\text {T }}$ | Transresistance (single-ended output) | $\begin{gathered} \text { DC tested } \\ R_{L}=\infty \end{gathered}$ | 11 | 14 | 17.5 | 10.5 | 14 | 18.0 | k $\Omega$ |
| $\mathrm{R}_{0}$ | Output resistance (single-ended output) | DC tested |  | 15 |  |  | 15 |  | $\Omega$ |
| $\mathrm{f}_{3 \mathrm{~dB}}$ | Bandwidth (-3dB) | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { Test circuit } 1 \end{aligned}$ |  | 180 |  |  | 180 |  | MHz |
| $\mathrm{R}_{\text {IN }}$ | Input resistance |  |  | 200 |  |  | 200 |  | $\Omega$ |
| $\mathrm{CIN}_{\text {IN }}$ | Input capacitance |  |  | 4 |  |  | 4 |  | pF |
| $\Delta \mathrm{R} / \Delta \mathrm{V}$ | Transresistance power supply sensitivity | $V_{C C}=5 \pm 0.5 \mathrm{~V}$ |  | 3.7 |  |  | 3.7 |  | \%/V |
| $\Delta R / \Delta T$ | Transresistance ambient temperature sensitivity | $\Delta T_{A}=T_{A M A X}-T_{A M I N}$ |  | 0.025 |  |  | 0.025 |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| in | RMS noise current spectral density (referred to input) | $\begin{gathered} \text { Test Circuit } 2 \\ f=10 \mathrm{MHz} \\ T_{A}=25^{\circ} \mathrm{C} \end{gathered}$ |  | 1.8 |  |  | 1.8 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| ${ }^{\prime}$ | Integrated RMS noise current over the bandwidth (referred to input) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> Test Circuit 2 |  |  |  |  |  |  |  |
|  | $\mathrm{C}_{\mathrm{S}}=0^{1}$ | $\begin{gathered} \Delta f=50 \mathrm{MHz} \\ \Delta f=100 \mathrm{MHz} \\ \Delta \mathrm{f}=200 \mathrm{MHz} \end{gathered}$ |  | $\begin{aligned} & 13 \\ & 20 \\ & 35 \end{aligned}$ |  |  | $\begin{aligned} & 13 \\ & 20 \\ & 35 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| PSRR | $C_{S}=1 \mathrm{pF}$ <br> Power supply rejection ratio ${ }^{2}$ $\left(V_{C_{C} 1}=V_{C C 2}\right)$ | $\begin{gathered} \Delta f=50 \mathrm{MHz} \\ \Delta f=100 \mathrm{MHz} \\ \Delta f=200 \mathrm{MHz} \\ \text { DC tested, } \Delta V_{\mathrm{cc}}=.01 \mathrm{~V} \\ \text { Equivalent AC } \\ \text { Test CIrcuit 3 } \end{gathered}$ | 26 | $\begin{aligned} & 13 \\ & 21 \\ & 41 \\ & \\ & 32 \end{aligned}$ |  | 23 | $\begin{aligned} & 13 \\ & 21 \\ & 41 \\ & \\ & 32 \end{aligned}$ |  | nA <br> nA <br> nA <br> dB |
| PSRR | Power supply rejection ratio ${ }^{2}$ ( $\mathrm{V}_{\mathrm{C} 1}$ ) | DC tested, $\Delta \mathrm{V}$ cc $=.01 \mathrm{~V}$ Equivalent AC Test Circuit 4 | 26 | 32 |  | 23 | 32 |  | dB |
| PSRR | Power supply rejection ratio ${ }^{2}$ ( $\mathrm{V}_{\mathrm{CC} 2}$ ) | DC tested, $\Delta \mathrm{V}_{\mathrm{CC}}=.01 \mathrm{~V}$ <br> Equivalent AC <br> Test Circuit 5 | 45 | 65 |  | 45 | 65 |  | dB |
| PSRR | Power supply rejection ratıo (ECL configuration) ${ }^{2}$ | $f=0.1 \mathrm{MHz}$ <br> Test Circuit 6 |  | 23 |  |  | 23 |  | dB |
| $V_{\text {Omax }}$ | Maximum differential output voltage swing | $R_{L}=\infty$ <br> Test Circuit 8, Procedure 3 | 2.4 | 3.2 |  | 1.7 | 3.2 |  | $V_{\text {P-P }}$ |
| VIN Max | Maximum input amplitude for output duty cycle of $50 \pm 5 \%^{3}$ | Test Circuit 7 | 160 |  |  | 160 |  |  | $m V_{\text {P-P }}$ |
| $t_{\text {R }}$ | Rise time for 50 mV output signal ${ }^{4}$ | Test Circuit 7 |  | 0.8 | 1.2 |  | 0.8 | 1.8 | ns |

## NOTES:

1. Package parasitic capacitance amounts to about $02 p F$.
2. PSRR is output referenced and is circuit board layout dependent at higher frequencies. For best performance use RF filter in $\mathrm{V}_{\mathrm{CC}}$ lines.
3. Guaranteed by linearity and overload tests.
4. $t_{\mathrm{R}}$ defined as $20-80 \%$ rise time. It is guaranteed by -3 dB bandwidth test.

## TEST CIRCUITS



Test Circuit 2

TEST CIRCUITS (Continued)


Test Circuit 3


Test Circuit 4

TEST CIRCUITS (Continued)


## Transimpedance Amplifier ( 180 MHz )

TEST CIRCUITS (Continued)


TEST CIRCUITS (Continued)
(NM)

Typical $V_{O}$ (Differential) vs $I_{\mathbf{N}}$


NE5211 TEST CONDITIONS

Procedure 1

Procedure 2

Procedure 3

Procedure 4
$R_{T}$ measured at $15 \mu \mathrm{~A}$
$R_{T}=\left(V_{\mathrm{O} 1}-V_{\mathrm{O} 2}\right) /(+15 \mu \mathrm{~A}-(-15 \mu \mathrm{~A}))$
Where: $V_{\mathrm{O} 1}$ Measured at $l_{\mathrm{IN}}=+15 \mu \mathrm{~A}$
$V_{\text {O2 }}$ Measured at $I_{\mathbb{N}}=-15 \mu \mathrm{~A}$
Linearity $=1-\mathrm{ABS}\left(\left(\mathrm{V}_{\mathrm{OA}}-\mathrm{V}_{\mathrm{OB}}\right) /\left(\mathrm{V}_{\mathrm{O} 3}-\mathrm{V}_{\mathrm{O4}}\right)\right)$
Where: $V_{O 3}$ Measured at $l_{I N}=+30 \mu \mathrm{~A}$
$V_{\mathrm{O} 4}$ Measured at $\mathrm{I}_{\mathbb{N}}=-30 \mu \mathrm{~A}$
$V_{O A}=R_{T} *(+30 \mu A)+V_{O 8}$
$V_{\mathrm{OB}}=\mathrm{R}_{\mathrm{T}}{ }^{*}(-30 \mu \mathrm{~A})+\mathrm{V}_{\mathrm{O} 8}$
$V_{\text {OMAX }}=V_{O 7}-V_{\text {O8 }}$
Where: $V_{\mathrm{O} 7}$ Measured at $\mathrm{I}_{\mathrm{N}}=+65 \mu \mathrm{~A}$
$V_{\text {O8 }}$ Measured at $I_{\mathbb{N}}=-65 \mu \mathrm{~A}$
I In max Test Pass Conditions:
$V_{\mathrm{O} 7}-V_{\mathrm{O}}>50 \mathrm{mV}$ and $\mathrm{V}_{\mathrm{O} 6}-V_{\mathrm{O}}>50 \mathrm{mV}$
Where: $V_{\mathrm{O} 5}$ Measured at $\mathrm{l}_{\mathrm{N}}=+40 \mu \mathrm{~A}$
$V_{\text {O6 }}$ Measured at $I_{\mathbb{N}}=-40 \mu \mathrm{~A}$
$V_{\mathrm{O} 7}$ Measured at $I_{\mathbb{N}}=+65 \mu \mathrm{~A}$
$V_{\text {O8 }}$ Measured at $I_{\mathbb{N}}=-65 \mu \mathrm{~A}$
Test Circuit 8

TYPICAL PERFORMANCE CHARACTERISTICS


TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



## THEORY OF OPERATION

Transimpedance amplifiers have been widely used as the preamplifier in fiber-optic receivers. The NE5211 is a wide bandwidth (typically 180 MHz ) transimpedance amplifier designed primarily for high sensitivity. The maximum input current before output stage clipping occurs at typically $50 \mu \mathrm{~A}$. The NE5211 is a bipolar transimpedance amplifier which is current driven at the input and generates a differential voltage signal at the outputs. The forward transfer function is therefore a ratio of the differential output voltage to a given input current with the dimensions of ohms. The main feature of this amplifier is a wideband, low-noise input stage which is desensitized to photodiode capacitance variations. When connected to a photodiode of a few picoFarads, the frequency response will not be degraded significantly. Except for the input stage, the entire signal path is differential to provide improved power-supply rejection and ease of interface to ECL type circuitry. A block diagram of the circuit is shown in Figure 1. The input stage (A1) employs shunt-series feedback to stabilize the current gain of the amplifier. The transresistance of the amplifier from the current source to the emitter of $Q_{3}$ is approximately the value of the feedback resistor, $R_{F}=14.4 \mathrm{k} \Omega$. The gain from the second stage (A2) and emitter followers (A3 and A4) is about two. Therefore, the differential transresistance of the entire amplifier, $R_{T}$ is
$R_{T}=\frac{V_{\text {OUT }} \text { (diff) }}{I_{I N}}=2 R_{F}=2(14.4 \mathrm{k})=28.8 \mathrm{k} \Omega$.
The single-ended transresistance of the amplifier is typically $14.4 \mathrm{k} \Omega$.
The simplified schematic in Figure 2 shows how an input current is converted to a differential output voltage. The amplifier has a single input for current which is referenced to Ground 1. An input current from a laser dıode,
for example, will be converted into a voltage by the feedback resistor $R_{F}$. The transistor Q1 provides most of the open loop gan of the circuit, $A_{\text {vol }} \approx 70$. The emitter follower $Q_{2}$ minimızes loading on $Q_{1}$. The transistor $Q_{4}$, resistor $R_{7}$, and $V_{B 1}$ provide level shifting and interface with the $\mathrm{Q}_{15}-\mathrm{Q}_{16}$ differential pair of the second stage which is biased with an internal reference, $\mathrm{V}_{\mathrm{B} 2}$. The differential outputs are derived from emitter followers $Q_{11}-Q_{12}$ which are biased by constant current sources. The collectors of $Q_{11}-Q_{12}$ are bonded to an external pin, $\mathrm{V}_{\mathrm{CC}}$, in order to reduce the feedback to the input stage. The output impedance is about $17 \Omega$ single-ended. For ease of performance evaluation, a $33 \Omega$ resistor is used in series with each output to match to a $50 \Omega$ test system.

## BANDWIDTH CALCULATIONS

The input stage, shown in Figure 3, employs shunt-series feedback to stabilize the current gain of the amplifier. A simplified analysis can determine the performance of the amplifier. The equivalent input capacitance, $\mathrm{C}_{\mathrm{I}}$, in parallel with the source, $I_{\mathrm{S}}$, is approximately 4 pF , assuming that $\mathrm{C}_{\mathrm{S}}=0$ where $\mathrm{C}_{\mathrm{S}}$ is the external source capacitance.

Since the input is driven by a current source the input must have a low input resistance. The input resistance, $\mathrm{R}_{\operatorname{IN}}$, is the ratio of the incremental input voltage, $\mathrm{V}_{\mathrm{IN}}$, to the corresponding input current, $\mathrm{l}_{\mathrm{N}}$ and can be calculated as:

$$
R_{I N}=\frac{V_{I N}}{I_{I N}}=\frac{R_{F}}{1+A_{V O L}}=\frac{14.4 \mathrm{k}}{71}=203 \Omega .
$$

More exact calculations would yield a value of $200 \Omega$

Thus $\mathrm{C}_{\text {IN }}$ and $\mathrm{R}_{\text {IN }}$ will form the domınant pole of the entire amplifier,

$$
f_{-3 d B}=\frac{1}{2 \pi R_{I N} C_{I N}}
$$

Assuming typical values for $R_{F}=14.4 \mathrm{k} \Omega$, $R_{\mathbb{I N}}=200 \Omega, C_{I_{N}}=4 \mathrm{pF}:$

$$
f_{-3 d B}=\frac{1}{2 \pi 4 p F 200}=200 \mathrm{MHz}
$$

The operating point of Q1 has been optimized for the lowest current noise without introducing a second dominant pole in the pass-band. All poles associated with subsequent stages have been kept at sufficiently high enough frequencies to yield an overall single pole response. Although wider bandwidths have been achieved by using a cascode input stage configuration, the present solution has the advantage of a very uniform, highly desensitized frequency response because the Miller effect dominates over the external photodiode and stray capacitances. For example, assuming a source capacitance of 1 pF , input stage voltage gain of 70 , $\mathrm{R}_{\text {IN }}=200 \Omega$ then the total input capacitance, $\mathrm{C}_{\mathrm{IN}}=(1+4) \mathrm{pF}$ which will lead to only a $20 \%$ bandwidth reduction.

## NOISE

Most of the currently installed fiber-optic systems use non-coherent transmission and detect incident optical power. Therefore, receiver noise performance becomes very important. The input stage achieves a low input referred noise current (spectral density) of $1.8 \mathrm{pA} / \sqrt{\mathrm{Hz}}$. The transresistance configuration assures that the external high value bias resistors often required for photodiode biasing will not contribute to the total noise system noise. The equivalent inpút pMS noise current is strongly determined by the quiescent current of $Q_{1}$, the feedback resistor $R_{F}$, and the bandwidth; however, it is not dependent upon the internal Miller-capacitance. The measured wideband noise was 41 nA in a 200 MHz bandwidth for $\mathrm{C}_{\mathrm{S}}=1 \mathrm{pF}$

## DYNAMIC RANGE

The electrical dynamic range can be defined as the radio of maximum input current to the peak noise current:

Electrical dynamic range, $\mathrm{D}_{\mathrm{E}}$, in a 200 MHz bandwidth assuming $l_{\text {INMAX }}=60 \mu \mathrm{~A}$ and a wideband noise of $I_{E Q}=41 n A_{R M S}$ for an external source capacitance of $\mathrm{C}_{\mathrm{S}}=1 \mathrm{pF}$.

$$
\begin{aligned}
D_{E} & =\frac{(\text { Max. input current })}{(\text { Peak noise current })} \\
& =20 \log \frac{\left(60 \times 10^{-6}\right)}{\left(\sqrt{2} 41 \times 10^{-9}\right)}
\end{aligned}
$$

$$
=20 \log \frac{(60 \mu A)}{(58 n A)}=60 \mathrm{~dB} .
$$

In order to calculate the optical dynamıc range the incident optical power must be considered.

For a given wavelength $\lambda$;
Energy of one photon $=\frac{\mathrm{hc}}{\lambda}$ watt $\sec$ (Joule)
Where $h=$ Planck's Constant $=66 \times 10^{-34}$ Joule sec.
$\mathrm{c}=$ speed of light $=3 \times 10^{8} \mathrm{mt} / \mathrm{sec}$ $c / \lambda=$ optical frequency

No. of incident photons $/ \mathrm{sec}=\frac{\mathrm{P}}{\mathrm{hc}}$
$\mathrm{P}=$ optical incident power where
No. of generated electrons $/ \mathrm{sec}=\eta \cdot \frac{\mathrm{P}}{\lambda}$
Where $\eta=$ quantum efficiency


$$
\therefore \mathrm{I}=\eta \cdot \frac{\mathrm{P}}{\mathrm{hc}} \cdot \mathrm{e} \text { Amps (Coulombs/sec.) }
$$

where $e=$ electron charge $=16 \times 10^{-19}$ Coulombs

$$
\begin{aligned}
& \text { Responsivity } \mathrm{R}=\frac{\frac{\eta \cdot \mathrm{e}}{\mathrm{hc}}}{\lambda} \mathrm{Amp} / \text { watt } \\
& \mathrm{I}=\mathrm{P} \cdot \mathrm{R}
\end{aligned}
$$

Assuming a data rate of 400 Mbaud (Bandwidth, $B=200 \mathrm{MHz}$ ), the noise parameter Z may be calculated as: ${ }^{1}$
$Z=\frac{i_{\text {eq }}}{q B}=\frac{41 \times 10^{-9}}{\left(1.6 \times 10^{-19}\right)\left(200 \times 10^{6}\right)}=1281$
where $Z$ is the ratio of RMS noise output to the peak response to a sıngle hole-electron pair. Assuming 100\% photodetector quantum efficiency, half mark/half space digital transmission, 850 nm lightwave and using Gaussian approximation, the mınımum required optical power to achieve $10^{-9} \mathrm{BER}$ is:
$P_{\text {avMIN }}=12 \frac{h c}{\lambda} \quad B \quad Z=1223 \times 10^{-19}$
$200 \times 10^{6} 1281=707 \mathrm{nW}=-31.5 \mathrm{dBm}$,
where $h$ is Planck's Constant, $c$ is the speed of light, $\lambda$ is the wavelength. The minimum input current to the NE5210, at this input power is:


Figure 1. NESA5211 Block Diagram


Figure 2. Trans-Impedance Amplifier
$\mathrm{l}_{\mathrm{avMIN}}=\mathrm{qP} \mathrm{avMIN}_{\mathrm{hc}} \frac{\lambda}{\mathrm{hc}}$

$$
\begin{aligned}
& =\frac{707 \times 10^{-9} \times 16 \times 10^{-19}}{23 \times 10^{-19}} \\
& =492 \mathrm{nA}
\end{aligned}
$$

Choosing the maxımum peak overload current of $\mathrm{l}_{\mathrm{avMAX}}=60 \mu \mathrm{~A}$, the maximum mean optical power is-

$$
\begin{aligned}
P_{\mathrm{avMAX}} & =\frac{h c \mathrm{I}_{\mathrm{avMAX}}}{\lambda q}=\frac{23 \times 10^{-19}}{16 \times 10^{-19}} 60 \times 10^{-6} \\
& =86 \mathrm{~mW} \text { or }-106 \mathrm{dBm}
\end{aligned}
$$

Thus the optical dynamic range, $D_{o}$ is

$$
\begin{aligned}
\mathrm{D}_{\mathrm{o}} & =\mathrm{P}_{\mathrm{avMAX}}-\mathrm{P}_{\mathrm{avMIN}}=-315-(-106) \\
& =20.8 \mathrm{~dB}
\end{aligned}
$$

This represents the maximum limit attaınable with the NE5211 operatıng at 200 MHz bandwidth, with a half mark/half space digital transmission at 820 nm wavelength

## APPLICATION INFORMATION

Package parasitics, particularly ground lead inductances and parasitic capacitances, can significantly degrade the frequency response. Since the NE5211 has differential outputs which can feed back signals to the input by parasitic package or board layout capacıtances, both peaking and attenuating type frequency response shaping is possible. Constructing the board layout such that Ground 1 and Ground 2 have very low impedance paths have produced the best results This was accomplished by addıng a ground-plane stripe underneath the device connecting Ground 1, Pins 8-11, and Ground 2, Pins 1 and 2 on opposite ends of the SO14 package This ground-plane stripe also provides isolation between the output return currents flowing to either $V_{C C 2}$ or Ground 2 and the input photodiode currents to flowing to Ground 1 Without this ground-plane stripe and with large lead inductances on the board, the part may be unstable and oscillate near 800 MHz The easiest way to realize that the part is not functioning normally is to measure
the DC voltages at the outputs. If they are not close to their quiescent values of 3.3 V (for a 5 V supply), then the circuit may be oscillatıng. Input pin layout necessitates that the photodiode be physically very close to the input and Ground 1. Connecting Pins 3 and 5 to Ground 1 will tend to shield the input but it will also tend to increase the capacitance on the input and slightly reduce the bandwidth.
As with any high-frequency device, some precautions must be observed in order to enjoy reliable performance. The first of these
is the use of a well-regulated power supply. The supply must be capable of providing varying amounts of current without significantly changing the voltage level. Proper supply bypassing requires that a good quality $0.1 \mu \mathrm{~F}$ high-frequency capacitor be inserted between $V_{C C 1}$ and $V_{C C 2}$, preferably a chip capacitor, as close to the package pins as possible. Also, the parallel combination of $0.1 \mu \mathrm{~F}$ capactors with $10 \mu \mathrm{~F}$ tantalum capacitors from each supply, $V_{C C 1}$ and $V_{C C 2}$, to the ground plane should provide adequate de-
coupling. Some applications may require an RF choke in series with the power supply line. Separate analog and digital ground leads must be maintained and printed circuit board ground plane should be employed whenever possible.
Figure 4 depıcts a $50 \mathrm{Mb} / \mathrm{s}$ TTL fiber-optıc receiver using the BPF31, 850nm LED, the NE5211 and the NE5214 post amplifier. For more information on this circuit, please refer to Applicatıon Brief AB1432.


Figure 3. Shunt-Series Input Stage


## Signetics

## NE/SA/SE5212 Transimpedance Amplifier (140MHz)

Product Specification

## Linear Products

## DESCRIPTION

The NE/SA/SE5212 is a $14 \mathrm{k} \Omega$ transimpedance, wideband, low noise differential output amplifier, particularly suitable for signal recovery in fiber optic receivers and in any other applications where very low signal levels obtained from high-impedance sources need to be amplified.

## FEATURES

- Extremely low noise: $2.5 p \mathrm{PA} / \sqrt{\mathrm{Hz}}$
- Single 5V supply
- Large bandwidth: 140MHz
- Differential outputs
- Low input/output impedances
- High-power supply rejection ratio
- 14k $\Omega$ differential transresistance


## APPLICATIONS

- Fiber-optic receivers, analog and digital
- Current-to-voltage converters
- Wideband gain block
- Medical and scientific instrumentation
- Sensor preamplifiers
- Single-ended to differential conversion
- Low noise RF amplifiers
- RF signal processing


## PIN CONFIGURATION

## N, FE, D Packages



ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 8-Pın Plastıc DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE5212N |
| 8-Pın Plastıc SO | 0 to $+70^{\circ} \mathrm{C}$ | NE5212D |
| 8-Pın Ceramıc DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE5212FE |
| 8-Pın Plastıc SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA5212D |
| 8-Pın Plastıc DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA5212N |
| 8-Pin Ceramıc DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA5212FE |
| 8-Pın Plastıc DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE5212N |
| 8-Pın Ceramıc DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE5212FE |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | NE5212 | SA5212 | SE5212 |  |
| $V_{\text {cc }}$ | Power Supply | 6 | 6 | 6 | V |
| $P_{\text {D M M }}$ | Power dissipation, $T_{A}=25^{\circ} \mathrm{C}$ (still air) ${ }^{1}$ 8 -Pin Plastic DIP 8 -Pin Plastic SO 8-Pin Cerdip | $\begin{aligned} & 1100 \\ & 750 \\ & 750 \end{aligned}$ | $\begin{aligned} & 1100 \\ & 750 \\ & 750 \end{aligned}$ | $\begin{aligned} & 1100 \\ & 750 \\ & 750 \end{aligned}$ | mW mW mw |
| IIN max | Maximum input current ${ }^{2}$ | 5 | 5 | 5 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating ambient temperature range | 0 to 70 | -40 to 85 | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Operating junctıon | -55 to 150 | -55 to 150 | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage temperature range | -65 to 150 | -65 to 150 | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Maximum dissipation is determined by the operating ambient temperature and the thermal resistance: 8-Pin Plastic DIP. $110^{\circ} \mathrm{C} / \mathrm{W}$
8-Pin Plastic SO: $160^{\circ} \mathrm{C} / \mathrm{W}$
8-Pın Cerdip: $165^{\circ} \mathrm{C} / \mathrm{W}$
2. The use of a pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$, for the PIN diode, is recommended

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range | 4.5 to 5.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient temperature ranges |  |  |
|  | NE Grade | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
|  | SA Grade | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
|  | SE Grade | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Junction temperature ranges |  |  |
|  | NE Grade | 0 to +90 | ${ }^{\circ} \mathrm{C}$ |
|  | SA Grade | -40 to +105 | ${ }^{\circ} \mathrm{C}$ |
|  | SE Grade | -55 to +145 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS Minimum and Maximum limits apply over operating temperature range at $V_{C C}=5 \mathrm{~V}$, unless otherwise specified. Typical data applies at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE5212 |  |  | SA/SE5212 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\text {IN }}$ | Input bias voltage |  | 0.6 | 0.8 | 0.95 | 0.55 | 0.8 | 1.05 | V |
| $\mathrm{V}_{\mathrm{O} \pm}$ | Output bias voltage |  | 2.8 | 3.3 | 3.7 | 2.5 | 3.3 | 3.8 | V |
| $\mathrm{V}_{\mathrm{OS}}$ | Output offset voltage |  |  |  | 80 |  |  | 120 | mV |
| Icc | Supply current |  | 21 | 26 | 32 | 20 | 26 | 33 | mA |
| Iomax | Output sink/source current |  | 3 | 4 |  | 3 | 4 |  | mA |
| IN | Input current (2\% linearity) | Test Circuit 6, Procedure 2 | $\pm 60$ | $\pm 80$ |  | $\pm 40$ | $\pm 80$ |  | $\mu \mathrm{A}$ |
| $I_{\mathrm{N} \text { max }}$ | Maximum input current overload threshold | Test CIrcuit 6, Procedure 4 | $\pm 80$ | $\pm 120$ |  | $\pm 60$ | $\pm 120$ |  | $\mu \mathrm{A}$ |

AC ELECTRICAL CHARACTERISTICS Minımum and Maximum limits apply over operating temperature range at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, unless otherwise specified. Typical data applies at $\mathrm{V}_{C C}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE5212 |  |  | SA/SE5212 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{R}_{\mathrm{T}}$ | Transresistance (differential output) | DC tested, $\mathrm{R}_{\mathrm{L}}=\infty$ Test Circuit 6, Procedure 1 | 9.8 | 14 | 18.2 | 9.0 | 14 | 19 | $\mathrm{k} \Omega$ |
| Ro | Output resistance (differential output) | DC tested | 14 | 30 | 42 | 14 | 30 | 46 | $\Omega$ |
| $\mathrm{R}_{\text {T }}$ | Transresistance (single-ended output) | DC tested, $\mathrm{R}_{\mathrm{L}}=\infty$ | 4.9 | 7 | 9.1 | 4.5 | 7 | 9.5 | $k \Omega$ |
| $\mathrm{R}_{0}$ | Output resistance (single-ended output) | DC tested | 7 | 15 | 21 | 7 | 15 | 23 | $\Omega$ |
| $\mathrm{f}_{3 \mathrm{~dB}}$ | Bandwidth (-3dB) | Test Circuit 1 D package, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> N, FE packages, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\begin{array}{r} 100 \\ 100 \\ \hline \end{array}$ | $\begin{array}{r} 140 \\ 120 \\ \hline \end{array}$ |  | $\begin{aligned} & 100 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{array}{r} 140 \\ 120 \\ \hline \end{array}$ |  | MHz <br> MHz |
| $\mathrm{R}_{\text {IN }}$ | Input resistance |  | 75 | 110 | 143 | 70 | 110 | 150 | $\Omega$ |
| $\mathrm{CiN}_{\mathrm{in}}$ | Input capacitance |  |  | 10 | 15 |  | 10 | 18 | pF |
| $\Delta \mathrm{R} / \Delta \mathrm{V}$ | Transresistance power supply sensitivity | $\mathrm{V}_{\text {CC }}=5 \pm 0.5 \mathrm{~V}$ |  | 96 |  |  | 9.6 |  | \%/V |
| $\Delta R / \Delta T$ | Transresistance ambient temperature sensitivity | D package $\Delta T_{A}=T_{A M A X}-T_{A M I N}$ |  | 0.05 |  |  | 0.05 |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{N}}$ | RMS noise current spectral density (referred to input) | $\begin{gathered} \text { Test Crrcurt } 2 \\ f=10 \mathrm{MHz} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{gathered}$ |  | 2.5 |  |  | 2.5 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $I_{T}$ | Integrated RMS noise current over the bandwidth (referred to input) $\mathrm{C}_{\mathrm{S}}=0^{1}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \text { Test Circuit } 2 \\ \Delta f=50 \mathrm{MHz} \\ \Delta f=100 \mathrm{MHz} \\ \Delta f=200 \mathrm{MHz} \end{gathered}$ |  | $\begin{aligned} & 20 \\ & 27 \\ & 40 \end{aligned}$ |  |  | $\begin{aligned} & 20 \\ & 27 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
|  | $\mathrm{C}_{\mathrm{S}}=1 \mathrm{pF}$ | $\begin{aligned} \Delta f & =50 \mathrm{MHz} \\ \Delta f & =100 \mathrm{MHz} \\ \Delta \mathrm{f} & =200 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 22 \\ & 32 \\ & 52 \end{aligned}$ |  |  | $\begin{aligned} & 22 \\ & 32 \\ & 52 \end{aligned}$ |  | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| PSRR | Power supply rejection ratıo ${ }^{2}$ | Any package DC tested $\Delta \mathrm{V}_{\mathrm{CC}}=0.1 \mathrm{~V}$ Equivalent AC Test CIrcuit 3 | 26 | 33 |  | 20 | 33 |  | dB |
| PSRR | Power supply rejection ratıo ${ }^{2}$ (ECL configuration) | Any package $\mathrm{f}=01 \mathrm{MHz}{ }^{1}$ Test Circuit 4 |  | 23 |  |  | 23 |  | dB |
| $V_{0}$ max | Maxımum differential output voltage swing | $R_{L}=\infty$ <br> Test Circuit 6, Procedure $3$ | 2.4 | 3.2 |  | 1.7 | 3.2 |  | $V_{\text {P-P }}$ |
| VIN max | Maximum input amplitude for output duty cycle of $50 \pm 5 \%^{3}$ | Test Circuit 5 |  | 325 |  |  | 325 |  | mV P-p |
| $t_{\text {R }}$ | Rise time for 50 mV output signal ${ }^{4}$ | Test Circuit 5 |  | 2.0 |  |  | 2.0 |  | ns |

## NOTES:

1 Package parasitic capacitance amounts to about $02 p F$
2 PSRR is output referenced and is circuit board layout dependent at higher frequencies For best performance use RF filter in $V_{C C}$ line
3 Guaranteed by linearity and over load tests
$4 t_{R}$ defined as $20-80 \%$ rise time It is guaranteed by -3 dB bandwidth test

## TEST CIRCUITS



TEST CIRCUITS (Continued)


Test Circuit 4


TC22571S
Test Circuit 5

TEST CIRCUITS (Continued)
(100

NE5212 TEST CONDITIONS

Procedure 1

Procedure 2

Procedure 3

Procedure 4
$\mathrm{R}_{\mathrm{T}}$ measured at $30 \mu \mathrm{~A}$
$R_{T}=\left(V_{O 1}-V_{O 2}\right) /(+30 \mu \mathrm{~A}-(-30 \mu \mathrm{~A}))$
Where: $V_{\mathrm{O} 1}$ Measured at $I_{\mathrm{N}}=+30 \mu \mathrm{~A}$

$$
V_{\mathrm{O} 2} \text { Measured at } I_{\mathbb{N}}=-30 \mu \mathrm{~A}
$$

Linearity $=1-\mathrm{ABS}\left(\left(\mathrm{V}_{\mathrm{OA}}-\mathrm{V}_{\mathrm{OB}} /\left(\mathrm{V}_{\mathrm{O} 3}-\mathrm{V}_{\mathrm{O} 4}\right)\right)\right.$
Where: $V_{O 3}$ Measured at $I_{\mathbb{N}}=+60 \mu \mathrm{~A}$
$V_{O 4}$ Measured at $l_{I N}=-60 \mu \mathrm{~A}$
$V_{O A}=R_{T}{ }^{*}(+60 \mu A)+V_{O 8}$
$V_{O B}=R_{T}{ }^{*}(-60 \mu A)+V_{O 8}$
$\mathrm{V}_{\mathrm{OMAX}}=\mathrm{V}_{\mathrm{O} 7}-\mathrm{V}_{\mathrm{O} 8}$
Where: $\mathrm{V}_{\mathrm{O} 7}$ Measured at $\mathrm{I}_{\mathbb{N}}=+130 \mu \mathrm{~A}$
$V_{\text {O8 }}$ Measured at $I_{\mathrm{N}}=-130 \mu \mathrm{~A}$
In max Test Pass Conditions:
$\mathrm{V}_{\mathrm{O} 7}-\mathrm{V}_{\mathrm{O} 5}>50 \mathrm{mV}$ and $\mathrm{V}_{\mathrm{O} 6}-\mathrm{V}_{\mathrm{O} 5}>50 \mathrm{mV}$
Where. $V_{O 5}$ Measured at $I_{\mathbb{N}}=+80 \mu \mathrm{~A}$
$V_{O 6}$ Measured at $I_{\mathbb{N}}=-80 \mu \mathrm{~A}$
$V_{O 7}$ Measured at $l_{\mathbb{N}}=+130 \mu \mathrm{~A}$
$V_{\text {O8 }}$ Measured at $I_{\mathbb{N}}=-130 \mu \mathrm{~A}$
Test Circuit 6

## TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


## THEORY OF OPERATION

Transimpedance amplifiers have been widely used as the preamplifier in fiber optic receivers The NE5212 is a wide bandwidth (typically 130 MHz ) transımpedance amplifier designed primarily for high sensitivity The maximum input current before output stage clipping occurs at typically $120 \mu \mathrm{~A}$ The NE5212 is a bipolar transimpedance amplifier which is current driven at the input and generates a differential voltage signal at the outputs. The forward transfer function is therefore a ratio of the differential output voltage to a given input current with the dimensions of ohms The main feature of this amplifier is a wideband, low-noise input stage which is desensitized to photodıode capacitance variations When connected to a photodiode of a few picoFarads, the frequency response will not be degraded significantly. Except for the input stage, the entire signal path is differential to provide improved power-supply rejection and ease of interface to ECL type circuitry $A$ block diagram of the circuit is shown in Figure 1 The input stage (A1) employs shuntseries feedback to stabilize the current gain of the amplifier The transresistance of the amplifier from the current source to the emitter of $Q_{3}$ is approximately the value of the feedback resistor, $R_{F}=7.2 \mathrm{k} \Omega$ The gain from the second stage (A2) and emitter followers (A3 and A4) is about two. Therefore, the differential transresistance of the entire amplifier, $R_{T}$ is
$R_{T}=\frac{V_{O U T}(d i f f)}{I_{I N}}=2 R_{F}=2(72 k)=144 k \Omega$
The single-ended transresistance of the amplifier is typically $72 \mathrm{k} \Omega$
The simplified schematic in Figure 2 shows how an input current is converted to a differential output voltage. The amplifier has a single input for current which is referenced to Ground 1. An input current from a laser diode, for example, will be converted into a voltage by the feedback resistor $R_{F}$ The transistor Q1 provides most of the open loop gain of the circuit, $A_{V O L} \approx 70$. The emitter follower $Q_{2}$ mınımizes loadıng on $Q_{1}$ The transistor $Q_{4}$, resistor $R_{7}$, and $V_{B 1}$ provide level shifting and interface with the $Q_{15}-Q_{16}$ differential pair of the second stage which is biased with an internal reference, $\mathrm{V}_{\mathrm{B} 2}$ The differential outputs are derived from emitter followers $Q_{11}-Q_{12}$ which are biased by constant current sources. The collectors of $Q_{11}-Q_{12}$ are bonded to an external pin, $\mathrm{V}_{\mathrm{CC} 2}$, in order to reduce the feedback to the input stage The output impedance is about $17 \Omega$ single-ended For ease of performance evaluation, a $33 \Omega$ resistor is used in series with each output to match to a $50 \Omega$ test system.


Figure 2. Trans-Impedance Amplifier

## BANDWIDTH CALCULATIONS:

The input stage, shown in Figure 3, employs shunt-series feedback to stabilize the current gain of the amplifier. A simplified analysis can determine the performance of the amplifier. The equivalent input capacitance, $\mathrm{C}_{\mathrm{I}}$, in parallel with the source, Is, is approximately 10 pF , assuming that $\mathrm{C}_{\mathrm{S}}=0$ where $\mathrm{C}_{\mathrm{S}}$ is the external source capacitance.

Since the input is driven by a current source the input must have a low input resistance. The input resistance, $R_{I N}$, is the ratio of the incremental input voltage, $\mathrm{V}_{\mathbb{I}}$, to the corresponding input current, $\mathrm{I}_{\mathrm{N}}$ and can be calculated as.

$$
R_{I N}=\frac{V_{I N}}{I_{I N}}=\frac{R_{F}}{1+A_{V O L}}=\frac{72 k}{70}=103 \Omega
$$

More exact calculations would yield a value of $110 \Omega$

Thus $C_{I N}$ and $R_{I N}$ will form the dominant pole of the entire amplifier;

$$
f_{-3 d B}=\frac{1}{2 \pi R_{I N} C_{I N}}
$$

Assuming typical values for $R_{F}=7.2 \mathrm{k} \Omega$, $R_{I N}=110 \Omega, C_{I N}=10 p F$ :

$$
\mathrm{f}_{-3 \mathrm{~dB}}=\frac{1}{2 \pi 11010 \times 10^{-12}}=145 \mathrm{MHz}
$$

The operatıng point of Q1 has been optımızed for the lowest current noise without introducing a second dominant pole in the pass-band. All poles associated with subsequent stages have been kept at sufficiently high enough frequencies to yield an overall single pole response. Although wider bandwidths have been achieved by using a cascode input stage configuration, the present solution has the advantage of a very uniform, highly desensitized frequency response because the Miller effect dominates over the external photodıode and stray capacitances. For example, assuming a source capacitance of 1 pF , input stage voltage gain of 70 , $R_{\text {IN }}=110 \Omega$ then the total input capacitance, $\mathrm{C}_{\mathbb{I}}=(1+10) \mathrm{pF}$ which will lead to only a $9 \%$ bandwidth reduction.

## NOISE

Most of the currently installed fiber optic systems use non-coherent transmission and detect incident optical power. Therefore, receiver noise performance becomes very im-


Figure 3. Shunt-Series Input Stage
portant. The input stage achieves a low input referred noise current (spectral density) of $2.5 \mathrm{pA} / \sqrt{\mathrm{Hz}}$. The transresistance configuration assures that the external high value bias resistors often required for photodiode biasing will not contribute to the total noise system noise. The equivalent input RMS noise current is strongly determined by the quiescent current of $Q_{1}$, the feedback resistor $\mathrm{R}_{\mathrm{F}}$, and the bandwidth; however, it is not dependent upon the internal Miller-capacitance. The measured wideband noise was 52 nA in a 200 MHz bandwidth for $\mathrm{C}_{\mathrm{S}}=1 \mathrm{pF}$.

## DYNAMIC RANGE:

The electrical dynamic range can be defined as the radio of maximum input current to the peak noise current:

Electrical dynamic range, $\mathrm{D}_{\mathrm{E}}$, in a 200 MHz bandwidth assuming $l_{\text {INMAX }}=120 \mu \mathrm{~A}$ and a wideband noise of $I_{E Q}=52 n A_{R M S}$ for an external source capacitance of $\mathrm{C}_{S}=1 \mathrm{pF}$.

$$
\begin{aligned}
D_{E} & =\frac{(\text { Max. input current })}{(\text { Peak noise current })} \\
& =20 \log \frac{\left(120 \times 10^{-6}\right)}{\left(\sqrt{2} 52 \times 10^{-9}\right)} \\
& =20 \log \frac{(120 \mu \mathrm{~A})}{(73 n A)}=64 \mathrm{~dB} .
\end{aligned}
$$

In order to calculate the optical dynamic range the incident optical power must be considered.
For a given wavelength $\lambda$;
Energy of one photon $=\frac{\mathrm{hc}}{\lambda}$ watt $\sec$ (Joule) Where $h=$ Planck's Constant $=6.6 \times 10^{-34}$ Joule sec.
$\mathrm{c}=$ speed of light $=3 \times 10^{8} \mathrm{mt} / \mathrm{sec}$
$c / \lambda=$ optical frequency

No. of incident photons $/ \mathrm{sec}=\frac{\mathrm{P}}{\mathrm{hc}}$
$\mathrm{P}=$ optical incident power $P=$ optical incident power $\quad \bar{\lambda}$

No. of generated electrons $/ \mathrm{sec}=\eta \cdot \frac{\mathrm{P}}{\mathrm{hc}}$
Where $\eta=$ quantum efficiency

$$
=\frac{\text { no. of generated electron hole pairs }}{\text { no. of incident photons }}
$$

$$
\therefore \mathrm{I}=\eta \cdot \frac{\mathrm{P}}{\frac{\mathrm{hc}}{\lambda}} \cdot \mathrm{e} \text { Amps (Coulombs/sec.) }
$$

where $e=$ electron charge $=1.6 \times 10^{-19}$ Coulombs

$$
\text { Responsivity } R=\frac{\frac{\eta \cdot e}{h c}}{\lambda} \text { Amp/watt }
$$

$$
I=P \cdot R
$$

Assuming a data rate of 400 Mbaud (Bandwidth, $B=200 \mathrm{MHz}$ ), the noise parameter $Z$ may be calculated as:
$Z=\frac{\text { leq }}{q B}=\frac{52 \times 10^{-9}}{\left(1.6 \times 10^{-19}\right)\left(200 \times 10^{6}\right)}=1625$
where $Z$ is the ratio of RMS noise output to the peak response to a single hole-electron pair. Assuming 100\% photodetector quantum efficiency, half mark/half space digital transmission, 850 nm lightwave and using Gaussian approximation, the minimum required optical power to achieve $10^{-9}$ BER is:

$$
\begin{aligned}
& P_{\text {avMIN }}=12 \frac{\mathrm{hc}}{\lambda} \text { B } Z=122.3 \times 10^{-19} \\
& 200 \times 10^{6} 1625=897 \mathrm{nW}=-30.5 \mathrm{dBm} \text {, } \\
& \text { where } \mathrm{h} \text { is Planck's Constant, } \mathrm{c} \text { is the speed } \\
& \text { of light, } \lambda \text { is the wavelength. The minimum }
\end{aligned}
$$


a. Non-Inverting 20dB Amplifier

b. Inverting 20dB Amplifier


TC11571S
c. Differential 20dB Amplifier

Figure 4
input current to the NE5212, at this input power is:
$\mathrm{I}_{\mathrm{avMIN}}=q P_{\mathrm{avMIN}} \frac{\lambda}{\mathrm{hc}}$

$$
\begin{aligned}
& =\frac{897 \times 10^{-9} \times 1.6 \times 10^{-19}}{2.3 \times 10^{-19}} \\
& =624 \mathrm{nA}
\end{aligned}
$$

Choosing the maximum peak overload current of $\mathrm{I}_{\mathrm{avMAX}}=120 \mu \mathrm{~A}$, the maximum mean optical power is:
$P_{\text {avMAX }}=\frac{h c l_{\text {avMAX }}}{\lambda q}=\frac{2.3 \times 10^{-19}}{1.6 \times 10^{-19}}=120 \times 10^{-6}$

$$
=86 \mathrm{~mW} \text { or }-7.6 \mathrm{dBm} .
$$

Thus the optical dynamic range, $D_{0}$ is:
$D_{0}=P_{\text {avMAX }}-P_{\text {avMIN }}=-30.5-(-7.6)=22.8 \mathrm{~dB}$.

This represents the maximum limit attaınable with the NE5212 operating at 200 MHz bandwidth, with a half mark/half space digital transmission at 820 nm wavelength.

[^7]

TC11582S
Figure 5. Variable Gain Circuit

## APPLICATION INFORMATION

Package parasıtics, partıcularly ground lead inductances and parasitic capacitances, can significantly degrade the frequency response Since the NE5212 has differentıal outputs which can feed back signals to the input by parasitic package or board layout capacitances, both peaking and attenuating type frequency response shaping is possible. Constructing the board layout such that Ground 1 and Ground 2 have very low impedance paths have produced the best results. This was acomplished by addıng a ground-plane stripe underneath the device connecting Ground 1, Pins 8-11, and Ground 2, Pins 1 and 2 on opposite ends of the SO14 package. This ground-plane stripe also provides isolation between the output return currents flowing to either $\mathrm{V}_{\mathrm{CC} 2}$ or Ground 2 and the input photodiode currents to flowing to Ground 1. Without this ground-plane stripe and with large lead inductances on the board, the part may be unstable and oscillate near 800 MHz . The easiest way to realize that the part is not functioning normally is to measure the DC voltages at the outputs. If they are not close to their quiescent values of 3.3 V (for a 5 V supply), then the circuit may be oscillating. Input pin layout necessitates that the photodiode be physically very close to the input and Ground 1. Connecting Pins 3 and 5 to Ground 1 will tend to shield the input but it will also tend to increase the capacitance on the input and slightly reduce the bandwidth

As with any high-frequency device, some precautions must be observed in order to enjoy reliable performance The first of these is the use of a well-regulated power supply The supply must be capable of providing
varying amounts of current without significantly changing the voltage level. Proper supply bypassing requires that a good quality $0.1 \mu \mathrm{~F}$ high-frequency capacitor be inserted between $\mathrm{V}_{\mathrm{cc} 1}$ and $\mathrm{V}_{\mathrm{cc} 2}$, preferably a chip capacitor, as close to the package pins as possible. Also, the parallel combination of $0.1 \mu \mathrm{~F}$ capacitors with $10 \mu \mathrm{~F}$ tantalum capacitors from each supply, $V_{c c 1}$ and $V_{c c 2}$, to the ground plane should provide adequate decoupling. Some applicatıons may require an RF choke in series with the power supply line. Separate analog and digital ground leads must be maintaned and printed circuit board ground plane should be employed whenever possible

## BASIC CONFIGURATION

A trans resistance amplifier is a current-tovoltage converter. The forward transfer function then is defined as voltage out divided by current in, and is stated in ohms. The lower the source resistance, the higher the gain The NE5212 has a differential transresistance of $14 \mathrm{k} \Omega$ typıcally and a single-ended transresistance of $7 \mathrm{k} \Omega$ typically The device has two outputs. inverting and non-ınverting. The output voltage in the differential output mode is twice that of the output voltage in the single-ended mode. Although the device can be used without coupling capacitors, more care is required to avoid upsetting the internal bias nodes of the device. Figure 4 shows some basic configurations.

## VARIABLE GAIN

Figure 5 shows a variable gain circuit using the NE5212 and the NE5230 low voltage op
amp. This op amp is configured in a noninvertıng gain of five. The output drives the gate of the SD210 DMOS FET. The series resistance of the FET changes with this output voltage which in turn changes the gain of the NE5212. This curcuit has a distortion of less than $1 \%$ and a 25 dB range, from -42.2 dBm to -15.9 dBm at 50 MHz , and a 45 dB range, from -60 dBm to -14.9 dBm at 10 MHz with 0 to 1 V of control voltage at $\mathrm{V}_{\mathrm{C}}$.

## 16MHz CRYSTAL OSCILLATOR

Figure 6 shows a 16 MHz crystal oscillator operating in the series resonant mode using the NE5212 The non-Inverting input is fed back to the input of the NE5212 in series with a 2 pF capacitor. The output is taken from the inverting output.


Figure 6. 16MHz Crystal Oscillator

## DIGITAL FIBER OPTIC RECEIVER

Figures 7 and 8 show a fiber optic receiver using off-the-shelf components.

The receiver shown in Figure 7 uses the NE5212, the Signetics 10116 ECL line receiver, and Philips/Amperex BPF31 PIN dıode. The circuit is a capacitor-coupled receiver and utilizes positive feedback in the last stage to provide the hysteresis. The amount of hysteresis can be tailored to the individual application by changing the values of the feedback resistors to maintain the desired balance between noise immunity and sensitivity. At room temperature, the circuit operates at 50Mbaud with a BER of $10 \mathrm{E}-10$ and over the automotive temperature range at 40 Mbaud with a BER of $10 \mathrm{E}-9$. Higher speed experımental dıodes have been used to operate this circuit at 220 Mb baud with a BER of 10E-10.

Figure 8 depicts a TTL receiver using the NE5212 and the NE5214 fast amplifier system along with the Philips/Amperex PIN diode. The system shown is optimized for 50 $\mathrm{Mb} / \mathrm{s}$ Non Return to Zero (NRZ) data. A link status indication is provided along with a jamming function when the input level is below a user-programmable threshold level.


1 Tie all $V_{B B}$ points together
Figure 7. ECL Fiber Optic Receiver


Figure 8. A $50 \mathrm{Mb} / \mathrm{S}$ TTL Digital Fiber Optic Receiver

## Signetics

 IndicatorPreliminary Specification

## Linear Products

## DESCRIPTION

THE NE/SA5214 is a 75 MHz postamplifier system designed to accept low level high-speed signals. These signals are converted into a TTL level at the output. The NE5214 can be DC coupled with the previous transimpedance stage using NE5210, NE5211 or NE5212 transimpedance amplifiers. This 'system on a chip' features an auto-zeroed first stage with noise shaping, a symmetrical limiting second stage, and a matched rise/fall time TTL output buffer. The system is user-configurable to provide noise filtering, adjustable input thresholds and hysteresis. The threshold capability allows the user to maximize signal-to-noise ratio, insuring a low Bit Error Rate (BER). An Auto-Zero loop can be used to minimize the number of external coupling capacitors to one. A signal absent flag indicates when signals are below threshold. Additionally, the low signal condition forces the overall TTL output to a logical Low level. User interaction with this "'jamming" system is available. The NE/SA5214 is packaged in a standard 20-pin surface-mount package and typically consumes 42 mA from a standard 5 V supply. The NE/ SA5214 is designed as a companion to the NE/SA5211/5212 transimpedance amplifiers. These differential preamplifiers may be directly coupled to the postamplifier inputs. The NE/SA5212/5214 or NE/SA5211/5214 combinations convert nanoamps of photodetector current into standard digital TTL levels.

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| $20-$ Pin Plastic SOL | 0 to $+70^{\circ} \mathrm{C}$ | NE5214D |
| $20-$ Pin Plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA5214D |

## FEATURES

- Postamp for the NE/SA5211/5212 preamplifier family
- Wideband operation: typical 75 MHz (100MBaud NRZ)
- Interstage filtering/equalization possible
- Single 5V supply
- Low signal flag
- Low signal output disable
- Link status threshold and hysteresis programmable
- LED driver (normally ON with above threshold signal)
- Fully differential for excellent PSRR
- Auto-zero loop for DC offset cancellation
- 2kV ElectroStatic Discharge (ESD) protection


## APPLICATIONS

## - Fiber optics

- Communication links in Industrial and/or Telecom environment with high EMI/RFI
- Local Area Networks (LAN)
- Metropolitan Area Networks (MAN)
- Synchronous Optical Networks (SONET)
- RF limiter


## PIN CONFIGURATION (cont.)

| PIN NO. | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 12 | $\mathrm{R}_{\text {HYST }}$ | Peak detector hysteresis resistor The value of this resistor determines the amount of hysteresis in the peak detector |
| 13 | $\mathrm{IN}_{2 A}$ | Non-inverting input to amplifier A2 |
| 14 | OUT $_{1 \text { A }}$ | Non-inverting output of amplifier A1 |
| 15 | $\mathrm{IN}_{2 \mathrm{~B}}$ | inverting input to amplifier A2 |
| 16 | OUT $_{18}$ | Inverting output of amplifier A1 |
| 17 | $\mathrm{C}_{\text {AZN }}$ | Auto-Zero capacitor pin (Negative terminal) The value of this capacitor determines the low-end frequency response of the preamp A1. |
| 18 | $\mathrm{C}_{\text {AZP }}$ | Auto-Zero capacitor pin (Positive terminal) The value of this capacitor determines the low-end frequency response of the preamp A1. |
| 19 | $\mathrm{IN}_{1 /}$ | Non-inverting input of the preamp A1 |
| 20 | $\mathbb{N}_{1 B}$ | Inverting input of the preamp A1 |

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING |  | UNIT |
| :--- | :--- | :---: | :---: | :---: |
|  |  | NE5214 | SA5214 |  |
| $\mathrm{V}_{\mathrm{CCA}}$ | Power supply | +6 | +6 | V |
| $\mathrm{~V}_{\mathrm{CCD}}$ | Power supply | +6 | +6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating ambient temperature range | 0 to +70 | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Operating junction temperature range | -55 to +150 | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | 300 | 300 | mW |
| $\mathrm{~V}_{\mathrm{IJ}}$ | Jam input voltage | -0.5 to 5.5 | -0.5 to 5.5 | V |

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | RATING |  | UNIT |
| :--- | :--- | :---: | :---: | :---: |
|  |  | NE5214 | SA5214 |  |
| $V_{\text {CCA }}$ | Supply voltage | 4.75 to 5.25 | 4.75 to 5.25 | V |
| $\mathrm{~V}_{\mathrm{CCD}}$ | Power supply | 475 to 5.25 | 4.75 to 5.25 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient temperature range | 0 to +70 | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Operating junction temperature range | 0 to +95 | -40 to +110 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | 250 | 250 | mW |

## DC ELECTRICAL CHARACTERISTICS Min and Max limits apply over the operating temperature range at

 $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{C C D}=+5.0 \mathrm{~V}$ unless otherwise specified. Typical data applies at $V_{C C A}=V_{C C D}=+5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NE5214 |  |  | SA5214 |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ICCA | Analog supply current |  |  | 30 | 36 |  | 30 | 37.2 | mA |
| $I_{\text {cCD }}$ | Digital supply current (TTL, Flag, LED) |  |  | 10 | 13.3 |  | 10 | 13.5 | mA |
| $V_{11}$ | A1 input bias voltage (+/- inputs) |  | 3.16 | 3.4 | 3.63 | 3.13 | 3.4 | 3.65 | V |
| $\mathrm{V}_{01}$ | A1 output blas voltage (+/- outputs) |  | 3.17 | 3.8 | 4.45 | 3.10 | 3.8 | 4.50 | V |
| $A_{\mathrm{V} 1}$ | A1 DC gain (without Auto-Zero) |  |  | 30 |  |  | 30 |  | dB |
| A1 ${ }_{\text {PSRR }}$ | A1 PSRR ( $\mathrm{V}_{\text {CCA }}, \mathrm{V}_{\text {CCD }}$ ) | $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\text {CCD }}=4.75$ to 5.25 V |  | 60 |  |  | 60 |  | dB |
| A1 ${ }_{\text {cMRR }}$ | A1 CMRR | $\Delta V_{C M}=200 \mathrm{mV}$ |  | 60 |  |  | 60 |  | dB |
| $V_{12}$ | A2 input blas voltage (+/- inputs) |  | 3.59 | 3.7 | 3.85 | 3.56 | 3.7 | 3.86 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level TTL output voltage | $\mathrm{IOH}^{\text {O }}=-200 \mu \mathrm{~A}$ | 2.4 | 3.4 |  | 2.4 | 3.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level TTL output voltage | $\mathrm{loL}=8 \mathrm{~mA}$ |  | 0.3 | 0.4 |  | 0.3 | 0.4 | V |
| Ioh | High-level TTL output current | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  | -40 | -26 |  | -40 | -24.4 | mA |
| lOL | Low-level TTL output current | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ | 8.0 | 30 |  | 7.0 | 30 |  | mA |

DC ELECTRICAL CHARACTERISTICS (Continued) Min and Max limits apply over the operating temperature range at $V_{C C A}=V_{C C D}=+5.0 \mathrm{~V}$ unless otherwise specified. Typical data applies at $V_{C C A}=V_{C C D}=+5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NE5214 |  |  | SA5214 |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| los | Short-circuit TTL output current | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -95 |  |  | -95 |  | mA |
| $\mathrm{V}_{\text {THRESH }}$ | Threshold bias voltage | Pin 3 Open |  | 0.75 |  |  | 0.75 |  | V |
| $\mathrm{V}_{\text {RPKDET }}$ | RPKDET | Pin 11 Open |  | 0.72 |  |  | 0.72 |  | V |
| $\mathrm{V}_{\text {RHYST }}$ | RHYST bias voltage | Pin 12 Open |  | 0.72 |  |  | 0.72 |  | V |
| $\mathrm{V}_{\mathrm{HHJ}}$ | High-level jam input voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {ILJ }}$ | Low-level jam input voltage |  |  |  | 0.8 |  |  | 0.8 | V |
| IIHJ | High-level jam input current | $\mathrm{V}_{1 J}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 30 | $\mu \mathrm{A}$ |
| IILJ | Low-level jam input current | $\mathrm{V}_{1 \mathrm{~J}}=0.4 \mathrm{~V}$ | -450 | -240 |  | -485 | -240 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OHF }}$ | High-level flag output voltage | $\mathrm{IOH}=-80 \mu \mathrm{~A}$ | 2.4 | 3.8 |  | 2.4 | 3.8 |  | V |
| $\mathrm{V}_{\text {OLF }}$ | Low-level flag output voltage | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |  | 0.33 | 0.4 |  | 0.33 | 0.4 | V |
| IOHF | High-level flag output current | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  | -18 | -5.3 |  | -18 | -5 | mA |
| IOLF | Low-level flag output current | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ | 3.6 | 10 |  | 3.25 | 10 |  | mA |
| ISCF | Short-circuit flag output current | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ | -60 | -40 | -25 | -61 | -40 | -26 | mA |
| ILEDH | LED ON maxımum sink current | $\mathrm{V}_{\text {LED }}=3.0 \mathrm{~V}$ | 13 | 22 | 80 | 8 | 22 | 80 | mA |

AC ELECTRICAL CHARACTERISTICS Min and Max limits apply over the operating temperature range at
$\mathrm{V}_{C C A}=\mathrm{V}_{C C D}=+5.0 \mathrm{~V}$ unless otherwise specified. Typical data applies at
$V_{C C A}=V_{C C D}=+5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NE5214 |  |  | SA5214 |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| fop | Maximum operating frequency | Test circuit | 60 | 75 |  | 60 | 75 |  | MHz |
| $\mathrm{BW}_{\text {A1 }}$ | Small signal bandwidth (differential OUT $1 / \mathrm{N}_{1}$ ) | Test circuit |  | 75 |  |  | 75 |  | MHz |
| $\mathrm{V}_{\text {INH }}$ | Maximum Functional A1 input signal (single ended) | Test Circuit |  | 1.6 |  |  | 1.6 |  | VP-P |
| $\mathrm{V}_{\text {INL }}$ | Minimum Functional A1 input signal (single ended) | Test Clrcuit ${ }^{1}$ |  | 12 |  |  | 12 |  | mV P.P |
| $\mathrm{R}_{\text {IN1 }}$ | Input resistance (differential at $\mathbb{N}_{1}$ ) |  |  | 1200 |  |  | 1200 |  | $\Omega$ |
| $\mathrm{C}_{1 \times 1}$ | Input capacitance (differential at $\mathbb{N}_{1}$ ) |  |  | 2 |  |  | 2 |  | pF |
| $\mathrm{R}_{\text {IN2 }}$ | Input resistance (differential at $1 \mathrm{~N}_{2}$ ) |  |  | 1200 |  |  | 1200 |  | $\Omega$ |
| $\mathrm{C}_{\text {IN2 }}$ | Input capacitance (differential at $\mathbb{N}_{2}$ ) |  |  | 2 |  |  | 2 |  | pF |

AC ELECTRICAL CHARACTERISTICS (Continued) Min and Max limits apply over the operating temperature range at $\mathrm{V}_{C C A}=\mathrm{V}_{C C D}=+5.0 \mathrm{~V}$ unless otherwise specified. Typical data applies at $V_{C C A}=V_{C C D}=+5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NE5214 |  |  | SA5214 |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| Rout1 | Output resistance (differential at $\mathrm{OUT}_{1}$ ) |  |  | 25 |  |  | 25 |  | $\Omega$ |
| Cout1 | Output capacitance (differential at OUT ${ }_{1}$ ) |  |  | 2 |  |  | 2 |  | pF |
| $\mathrm{V}_{\text {HYS }}$ | Hysteresis voltage | Test circuit |  | 3 |  |  | 3 |  | $\mathrm{m} \mathrm{V}_{\mathrm{P} \text { - }}$ |
| $\mathrm{V}_{\text {THR }}$ | Threshold voltage range (FLAG ON) | Test circuit, @ 50MHz $\mathrm{R}_{\text {RHYST }}=5 \mathrm{k} \mathrm{R}_{\text {THRESH }}=47 \mathrm{k}$ |  | 12 |  |  | 12 |  | $m \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ |
| ${ }_{\text {t }}^{\text {¢ }}$ L ${ }^{\text {r }}$ | TTL Output Rise Time 20\% to 80\% | Test Circuit |  | 1.3 |  |  | 1.3 |  | ns |
| ${ }^{\text {t }}$ HL | TTL Output Fall Time 80\% to 20\% | Test Circuit |  | 1.2 |  |  | 1.2 |  | ns |
| $\mathrm{t}_{\text {RFD }}$ | $\mathrm{t}_{\text {TLH }} / \mathrm{t}_{\text {THL }}$ mismatch |  |  | 0.1 |  |  | 0.1 |  | ns |
| $t_{\text {PWD }}$ | Pulse width distortion of output | 50 mV P.p, 1010 . . .mput | 2.5 |  |  |  | 2.5 |  | \% |

## NOTE:

1 The NE/SA5214 is capable of detecting a much lower input level Operation under 12 mV P-p cannot be guaranteed by present day automatic testers


Figure 1. AC Test Circuit

TYPICAL PERFORMANCE CHARACTERISTICS


## THEORY OF OPERATION AND APPLICATION INFORMATION

The NE 5214 postamplifier system is a highly integrated chip that provides up to 60 dB of gain at 60 MHz , to bring mV level signals up to TTL levels.

The NE5214 contains eight amplifier blocks (see Block Diagram). The main signal path is made up of a cascade of limiting stages: A1, A2 and A8. The A3-A4-A7 path performs a wideband full-wave rectification of the input signal with adjustable hysteresis and decay times. It outputs a TTL HIGH on the "FLAG" output (Pin 5) when the input is below a user adjustable threshold. An on-chip LED driver turns the external LED to the ON state when
the input signal is above the threshold. In a typical application the "FLAG" output is tied back to the "JAM' input; this forces the TTL data OUT into a LOW state when no signal is present at the input.

An auto zero loop allows the NE5214 to be directly connected to a transimpedance amplifier such as the NE5210, NE5211, or NE5212 without coupling capacitors. This auto-zero loop cancels the transimpedance amplifier's DC offset, the NE5214 A1 offset, and the data-dependent offset in the PIN diode/transimpedance amplifier combination. For more information on the NE5214 Theory of Operation, please refer to paper titled " A Low Cost 100 MBaud Fiber-Optic Receiver' by W. Mack et al.

A typical application of the NE5214 postamplifier is depicted in Figure 2. The system uses the NE5211 transimpedance amplifier which has a 28 k differential transımpedance gain and a -3 dB bandwidth of 140 MHz . This typical application is optimized for a $50 \mathrm{Mb} / \mathrm{s}$ Non Return to Zero (NRZ) bit stream.

As the system's gain bandwidth product is very high, it is crucial to employ good RF design and printed circuit board layout techniques to prevent the system from becoming unstable.

For more information on this application please refer to $A B 1432$.


## NOTE:

The NE5211/NE5214 combination can operate at data rates in excess of $100 \mathrm{Mb} / \mathrm{s}$ NRZ
Figure 2. A 50 Mb /s Fiber Optic Receiver

## Signetics

Linear Products

## DESCRIPTION

THE NE/SA5217 is a 75 MHz postamplifier system designed to accept low level high-speed signals. These signals are converted into a TTL level at the output. The NE5217 can be DC coupled with the previous transimpedance stage using NE5210, NE5211 or NE5212 transimpedance amplifiers. The main difference between the NE5217 and the NE5214 is that the NE5217 does not make the output of A1 and input of A2 accessible, instead, it brings out the output of A2 and the input of A8 thus activating the on-chip Schmidt trigger function by connecting two external capacitors. The result is that a much longer string of 1's and 0's, in the bit stream, can be tolerated. This 'system on a chip' features an auto-zeroed first stage with noise shaping, a symmetrical limiting second stage, and a matched rise/fall time TTL output buffer. The system is user-configurable to provide adjustable input thresholds and hysteresis. The threshold capability allows the user to maximize signal-tonoise ratio, insuring a low Bit Error Rate (BER). An Auto-Zero loop can be used to minimize the number of external coupling capacitors to one. A signal absent flag indicates when signals are below threshold. Additionally, the low signal condition forces the overall TTL output to a logical Low level. User interaction with this 'jamming" system is available. The NE/SA5217 is packaged in a standard 20-pin surface-mount package and typically consumes 42 mA from a standard 5V supply. The NE/SA5217 is designed as a companion to the NE/ SA5211/5212 transimpedance amplifiers. These differential preamplifiers may
be directly coupled to the post-amplifier inputs. The NE/SA5212/5217 or NE/ SA5211/5217 combinations convert nanoamps of photodetector current into standard digital TTL levels.

## FEATURES

- Postamp for the NE/SA5211/5212 preamplifier family
- Wideband operation: typical 75MHz (100MBaud NRZ)
- Interstage filtering/equalization possible
- Single 5V supply
- Low signal flag
- Low signal output disable
- Link status threshold and hysteresis programmable
- LED driver (normally ON with above threshold signal)
- Fully differential for excellent PSRR
- Auto-zero loop for DC offset cancellation
- 2kV ElectroStatic Discharge (ESD) protection


## APPLICATIONS

## - Fiber optics

- Communication links in Industrial and/or Telecom environment with high EMI/RFI
- Local Area Networks (LAN)
- Metropolitan Area Networks (MAN)
- Synchronous Optical Networks (SONET)
- RF limiter
- Good for $2^{23}-1$ pseudo random number sequence
ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 20 -Pin Plastic SOL | 0 to $+70^{\circ} \mathrm{C}$ | NE5217D |
| 20 -Pin Plastic SOL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA5217D |

PIN CONFIGURATION

| D ${ }^{1}$ Package |  |  |
| :---: | :---: | :---: |
|  | LED 1 | $20 \mathrm{~N}_{1 \mathrm{~B}}$ |
|  | $\mathrm{C}_{\text {PKDET }}$ | (19) $\mathbb{N}_{1 A}$ |
|  | THRESH 3 | $18 . C_{\text {AzP }}$ |
|  | $\mathrm{GND}_{4} 4$ | 17. $\mathrm{C}_{\text {AZN }}$ |
|  | FLAG 5 | [16] OUT 2 E |
|  | JAM 6 | 15. $\mathbb{N}_{8 B}$ |
|  | $V_{\text {ccD }} 7$ | 14 OUT $_{2 A}$ |
|  | $\mathrm{V}_{\text {CCA }} 8$ | $13 . \mathbb{N}_{8 A}$ |
|  | GND ${ }_{\text {d }} 9$ | 12] $\mathrm{R}_{\text {HYST }}$ |
|  | $\mathrm{V}_{\text {OUT }} 10$ | 11 R PKDET |
|  |  | CD15321S |
| NOTE: |  |  |
| $\begin{aligned} & \text { PIN } \\ & \text { NO. } \end{aligned}$ | SYMBOL | RIPTION |
| 1 | LED | LED driver Open transistor with miting resistor An dignal turns this |
| 2 | $\mathrm{C}_{\text {PKDET }}$ | he peak detector his capacitor deetector response nal, supplementing pF capacitor |
| 3 | THRESH | threshold resistor his resistor detershold level of the |
| 4 | $\mathrm{GND}_{\mathrm{A}}$ | ground pin |
| 5 | FLAG | digital output ut is LOW, there above the pin is normally he JAM pin and of two. |
| 6 | JAM | data flow SendGH forces TTL , Pin 10, Low mally connected in and is TTL. |
| 7 | $V_{C C D}$ | pin for the digital chip |
| 8 | $V_{\text {CCA }}$ | oin for the analog chip |
| 9 | GND ${ }_{\text {D }}$ | ground pin |
| 10 | $V_{\text {OUT }}$ | with a fanout of |
| 11 | RPKDET | current resistor his resistor deterunt of discharge le to the peak der, Cpkdet |

## PIN CONFIGURATION (cont.)

| PIN NO. | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 12 | $\mathrm{R}_{\text {HYST }}$ | Peak detector hysteresis resistor The value of this resistor determines the amount of hysteresis in the peak detector |
| 13 | $\mathrm{IN}_{8 \mathrm{~A}}$ | Non-inverting input to amplifier A8 |
| 14 | OUT $_{2 A}$ | Non-inverting output of amplifier A2 |
| 15 | $1 \mathrm{~N}_{88}$ | Inverting input to amplifier A8 |
| 16 | $\mathrm{OUT}_{2} \mathrm{~B}$ | Inverting output of amplifier A2 |
| 17 | $\mathrm{C}_{\text {AZN }}$ | Auto-Zero capacitor pin (Negative terminal) The value of this capacitor determines the low-end frequency response of the preamp A1 |
| 18 | $\mathrm{C}_{\text {AZP }}$ | Auto-Zero capacitor pin (Positive terminal) The value of this capacitor determines the low-end frequency response of the preamp A1 |
| 19 | $\mathrm{IN}_{1 \mathrm{~A}}$ | Non-inverting input of the preamp A1 |
| 20 | $\mathrm{IN}_{1 \mathrm{~B}}$ | Inverting input of the preamp A1 |

## BLOCK DIAGRAM



Fiber Optic Postamplifier with Link Status Indicator

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING |  | UNIT |
| :--- | :--- | :---: | :---: | :---: |
|  |  | NE5214 | SA5214 |  |
| $V_{\text {CCA }}$ | Power supply | +6 | +6 | V |
| $\mathrm{~V}_{\mathrm{CCD}}$ | Power supply | +6 | +6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating ambient temperature range | 0 to +70 | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Operating junction temperature range | -55 to +150 | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | 300 | 300 | mW |
| $\mathrm{~V}_{\mathrm{IJ}}$ | Jam input voltage | -0.5 to 5.5 | -0.5 to 5.5 | V |

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER |  | RATING |  |
| :--- | :--- | :---: | :---: | :---: |
|  |  | UNIT |  |  |
|  |  |  | SA5214 |  |
| $\mathrm{V}_{\mathrm{CCA}}$ | Supply voltage | 4.75 to 5.25 | 4.75 to 5.25 | V |
| $\mathrm{~V}_{\mathrm{CCD}}$ | Power supply | 4.75 to 5.25 | 4.75 to 5.25 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient temperature range | 0 to +70 | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Operating junction temperature range | 0 to +95 | -40 to +110 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | 250 | 250 | mW |

DC ELECTRICAL CHARACTERISTICS Min and Max limits apply over the operating temperature range at $V_{C C A}=V_{C C D}=+5.0 \mathrm{~V}$ unless otherwise specified. Typical data applies at $V_{C C A}=V_{C C D}=+5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE5214 |  |  | SA5214 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ICCA | Analog supply current |  |  | 30 | 36 |  | 30 | 37.2 | mA |
| ICCD | Digital supply current (TTL, Flag, LED) |  |  | 10 | 13.3 |  | 10 | 13.5 | mA |
| $V_{11}$ | A1 input bias voltage (+/- inputs) | 3.16 | 3.4 | 3.63 | 3.13 | 3.4 | 3.65 | V |  |
| $\mathrm{V}_{01}$ | A1 output bias voltage ( $+/-$ outputs) | 3.17 | 3.8 | 4.45 | 3.10 | 3.8 | 4.50 | V |  |
| $A_{V 1}$ | A1 DC gain (without Auto-Zero) |  |  | 30 |  |  | 30 |  | dB |
| A1 ${ }_{\text {PSRR }}$ | A1 PSRR ( $\mathrm{V}_{\text {CCA }}, \mathrm{V}_{\text {CCD }}$ ) | $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCD}}=4.75$ to 5.25 V |  | 60 |  |  | 60 |  | dB |
| A1 ${ }_{\text {cmRR }}$ | A1 CMRR | $\Delta \mathrm{V}_{\mathrm{CM}}=200 \mathrm{mV}$ |  | 60 |  |  | 60 |  | dB |
| $\mathrm{V}_{18}$ | A8 input bias voltage ( $+/-$ inputs) | 3.59 | 3.7 | 3.85 | 3.7 | 3.86 | V |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level TTL output voltage | $\mathrm{l}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ | 2.4 | 3.4 |  | 2.4 | 3.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level TTL output voltage | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.3 | 0.4 |  | 0.3 | 0.4 | V |
| IOH | High-level TTL output current | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  | -40 | -26 |  | -40 | -24.4 | $\mu \mathrm{A}$ |
| lOL | Low-level TTL output current | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ | 8.0 | 30 |  | 7.0 | 30 |  | mA |
| los | Short-circuit TTL output current | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -95 |  |  | -95 |  | mA |
| $\mathrm{V}_{\text {THRESH }}$ | Threshold bias voltage | Pin 3 Open |  | 0.75 |  |  | 0.75 |  | V |
| $\mathrm{V}_{\text {RPKDET }}$ | RPKDET | Pin 11 Open |  | 0.72 |  |  | 0.72 |  | V |
| $\mathrm{V}_{\text {RHYST }}$ | RHYST bias voltage | Pin 12 Open |  | 0.72 |  |  | 0.72 |  | V |
| $\mathrm{V}_{\text {IHJ }}$ | High-level jam input voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{ILJ}}$ | Low-level jam input voltage |  |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{HH}}$ | High-level jam input current | $\mathrm{V}_{\text {IJ }}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 30 | $\mu \mathrm{A}$ |

Fiber Optic Postamplifier with Link Status Indicator

DC ELECTRICAL CHARACTERISTICS (Continued) Min and Max limits apply over the operating temperature range at $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCD}}=+5.0 \mathrm{~V}$ unless otherwise specified. Typical data applies at $\mathrm{V}_{C C A}=\mathrm{V}_{\mathrm{CCD}}=+50 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | TEST CONDITIONS | NE5214 |  |  | SA5214 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| IILJ | Low-level jam input current | $\mathrm{V}_{\text {IJ }}=0.4 \mathrm{~V}$ | -450 | -240 |  | -485 | -240 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OHF }}$ | High-level flag output voltage | $\mathrm{IOH}=-80 \mu \mathrm{~A}$ | 24 | 3.8 |  | 2.4 | 3.8 |  | V |
| $\mathrm{V}_{\text {OLF }}$ | Low-level flag output voltage | $\mathrm{l}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ |  | 0.33 | 0.4 |  | 0.33 | 0.4 | V |
| IOHF | High-level flag output current | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  | -18 | -5.3 |  | -18 | -5 | mA |
| lolf | Low-level flag output current | $\mathrm{V}_{\text {OUT }}=04 \mathrm{~V}$ | 3.6 | 10 |  | 3.25 | 10 |  | mA |
| ISCF | Short-circuit flag output current | $\mathrm{V}_{\text {OUT }}=00 \mathrm{~V}$ | -60 | -40 | -25 | -61 | -40 | -26 | mA |
| ILEDH | LED ON maxımum sink current | $\mathrm{V}_{\text {LED }}=3.0 \mathrm{~V}$ | 13 | 22 | 80 | 8 | 22 | 80 | mA |

AC ELECTRICAL CHARACTERISTICS Min and Max limits apply over the operating temperature range at $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCD}}=+5.0 \mathrm{~V}$ unless otherwise specified. Typical data applies at $V_{C C A}=V_{C C D}=+50 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  |  | NE5214 |  |  | SA5214 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\mathrm{OP}}$ | Maximum operatıng frequency | Test Circuit |  |  | 60 | 75 |  | 60 | 75 |  | MHz |
| $\mathrm{BW}_{\text {A1 }}$ | Small signal bandwidth (differential OUT ${ }_{1} / \mathrm{IN}_{1}$ ) | Test Circuit |  |  |  | 75 |  |  | 75 |  | MHz |
| $\mathrm{V}_{\text {INH }}$ | Maximum Functional A1 input signal (single ended) | Test Circuit |  |  |  | 1.6 |  |  | 16 |  | $V_{\text {P.P }}$ |
| $\mathrm{V}_{\text {INL }}$ | Maxımum Functional A1 input signal (single ended) | Test CIrcuit ${ }^{1}$ |  |  |  | 12 |  |  | 12 |  | $m V_{\text {P-P }}$ |
| $\mathrm{R}_{\text {IN } 1}$ | Input resistance (differential at $\mathrm{N}_{1}$ ) |  |  |  |  | 1200 |  |  | 1200 |  | $\Omega$ |
| $\mathrm{C}_{\text {IN1 }}$ | Input capacitance (differential at $\mathrm{N}_{1}$ ) |  |  |  |  | 2 |  |  | 2 |  | pF |
| $\mathrm{R}_{\text {IN2 }}$ | Input resistance (differential at $\mathrm{N}_{2}$ ) |  |  |  |  | 1200 |  |  | 1200 |  | $\Omega$ |
| $\mathrm{C}_{\text {IN2 }}$ | Input capacitance (differential at $\mathrm{N}_{2}$ ) |  |  |  |  | 2 |  |  | 2 |  | pF |
| Rout1 | Output resistance (differential at OUT ${ }_{1}$ ) |  |  |  |  | 25 |  |  | 25 |  | $\Omega$ |
| Cout1 | Output capacitance (differential at OUT $_{1}$ ) |  |  |  |  | 2 |  |  | 2 |  | pF |
| $\mathrm{V}_{\mathrm{HYS}}$ | Hysteresis voltage range | Test circu | int, $\mathrm{T}_{\mathrm{A}}=25$ |  |  | 3 |  |  | 3 |  | $m V_{\text {P-p }}$ |
| $V_{\text {THR }}$ | Threshold voltage range (FLAG ON) | Test circ $\mathrm{R}_{\text {RHYST }}=5 \mathrm{k}$ | it, @ 50M <br> $\mathrm{R}_{\text {THRESH }}=$ |  |  | 12 |  |  | 12 | mV P -P |  |
| ${ }_{\text {t }}^{\text {LTH }}$ | TTL Output Rise Tıme $20 \%$ to $80 \%$ | Tes | circuit |  |  | 1.3 |  |  | 1.3 |  | ns |
| $\mathrm{t}_{\text {THL }}$ | TTL Output Fall Time $80 \%$ to $20 \%$ | Tes | circuit |  |  | 12 |  |  | 1.2 |  | ns |
| $t_{\text {RFD }}$ | $\mathrm{t}_{\text {TLH }} / \mathrm{t}_{\text {THL }}$ mismatch |  |  |  |  | 0.1 |  |  | 0.1 |  | ns |
| ${ }_{\text {tpw }}$ | Pulse width distortion of output | $50 \mathrm{mV} \mathrm{P}_{\text {P-P }}, 10$ Distortion = | $\begin{array}{r} \text { 0. . . .nput } \\ \frac{T_{H}-T_{L}}{T_{H}+T_{L}} \end{array}$ | $10^{2}$ | 2.5 |  |  |  | 2.5 |  | \% |

## NOTE:

1 The NE/SA5217 is capable of detecting a much lower input level Operation under $12 \mathrm{~m} V_{\text {P-p }}$ cannot be guaranteed by present day automatic testers

Fiber Optic Postamplifier with


Figure 1. AC Test Circuit

## Fiber Optic Postamplifier with

## Link Status Indicator

TYPICAL PERFORMANCE CHARACTERISTICS


Fiber Optic Postamplifier with Link Status Indicator

## THEORY OF OPERATION AND APPLICATION INFORMATION

The NE 5217 post amplifier system is a highly integrated chip that provides up to 60 dB of gain at 60 MHz , to bring mV level signals up to TTL levels.

The NE5217 contains eight amplifier blocks (see Block Diagram) The main signal path is made up of a cascade of limiting stages: A1, A2 and A8. The A3-A4-A7 path performs a wideband full-wave rectification of the input signal with adjustable hysteresis and decay times It outputs a TTL HIGH on the "FLAG" output (Pin 5) when the input is below a user adjustable threshold. An on-chip LED driver turns the external LED to the ON state when
the input signal is above the threshold. In a typical application the "FLAG" output is tied back to the "JAM" input, this forces the TTL data OUT into a LOW state when no signal is present at the input.

An auto zero loop allows the NE5217 to be directly connected to a transimpedance amplifier such as the NE5210, NE5211, or NE5212 without coupling capacitors This auto-zero loop cancels the transimpedance amplifiers's DC offset, the NE5217 A1 offset, and the data-dependent offset in the PIN diode/transimpedance amplifier combination. For more information on the NE5217 Theory of Operation, please refer to paper titled "A Low Cost 100 MBaud Fiber-Optic Receiver" by W. Mack et a1.

A typical application of the NE5217 post amplifier is depicted in Figure 2. The system uses the NE5211 transimpedance amplifier which has a 28 k differential transimpedance gain and a -3 dB bandwidth of 140 MHz . This typical application is optımızed for a $50 \mathrm{Mb} / \mathrm{s}$ Non Return to Zero (NRZ) bit stream.

As the system's gain bandwidth product is very high, it is crucial to employ good RF design and printed circuit board layout techniques to prevent the system from becoming unstable.
For more information on this application, please refer to Application Brief AB 1432.


## Signetics

Linear Products

## Section 6

 Telecommunications
## INDEX

COMPANDORS
AN174 Applications for Compandors NE570/571/SA571 ...... ... . .. 4-325
AN176 Compandor Cookbook ..... 4-334
NE/570/571/
SA571 Compandor ..... 4-341
NE/SA572 Programmable Analog Compandor ..... 4-348
AN175 Automatic Level Control Using the NE572 ..... 4-356
NE575 Low Voltage Compandor ..... 4-357
PHASE-LOCKED LOOPS
AN177 An Overview of the Phase-Locked Loop (PLL) ..... 4-222
AN178 Modeling the PLL ..... 4-227
NE/SE564 Phase-Locked Loop ..... 4-243
AN179 Circuit Description of the NE564 ..... 4-252
AN180 Frequency Synthesis with the NE564 ..... 4-259
AN1801 10.8MHz FSK Decoder With NE564 ..... 4-263
AN181 A 6MHz FSK Converter Design Example for the NE564 ..... 4-266
AN182 Clock Regenerator With Crystal-Controlled Phase-Locked VCO (NE564) ..... 4-268
NE/SE565 Phase-Locked Loop ..... 4-277
AN183 Circuit Description of the NE565 PLL ..... 4-283
AN184 Typical Applications with NE565 ..... 4-287
NE/SE566 Function Generator ..... 4-290
AN185 Circuit Description of the NE566 ..... 4-295
AN186 Waveform Generators With the NE566 ..... 4-296
NE/SE567 Tone Decoder/Phase-Locked Loop ..... 4-299
AN187 Gircuit Description of the NE567 Tone Decoder ..... 4-311
AN188 Selected Circuits Using the NE567. ..... 4-316
TELEPHONY
NE5900 Call Progress Decoder ..... 6-3
PCD3310/A Pulse and DTMF Dialer with Redial ..... 6-10
PCD3311/12 DTMF/Modem/Musical Tone Generator ..... 6-25
PCD3315 CMOS Redial and Repertory Dialer ..... 6-37
PCD3341 CMOS Repertory Telephone Set Controller ..... 6-45
PCD3343 CMOS Microcontroller for Telephone Sets ..... 6-55
PCD3360 Programmable Multi-Tone Telephone Ringer ..... 6-82
PCD4415/A Pulse and DTMF Dialer with Redial. ..... 6-90
TEA1060/61 Versatile Telephone Transmission Circuits with Dialer Interface ..... 6-102
TEA1067 Low Voltage Transmission IC with Dialer Interface ..... 6-113
AN1942 Application of the Low Voltage Versatile Transmission Circuit ..... 6-125
AN1943 Supply of Peripheral Circuits with the TEA1067 Speech Circuit ..... 6-145
TEA 1068 ..... 6-151

## Signetics

Linear Products

## DESCRIPTION

The NE5900 call progress decoder (CPD) is a low cost, low power CMOS integrated circuit designed to interface with a microprocessor-controlled smart telephone capable of making preprogrammed telephone calls. The call progress decoder provides information to permit microprocessor decisions whether to initiate, continue, or terminate calls. A tri-state, 3-bit output code indicates the presence of dial tone, audible ringback, busy signal, or reorder tones.
A front-end bandpass filter is accomplished with switched capacitors. The bandshaped signal is detected and the cadence is measured prior to output decoding. In addition to the three data bits, a buffered bandpass output and envelope output are available. All logic inputs and outputs can interface with LSTTL, CMOS, and NMOS.

Circuit features include low power consumption and easy application. Few and
inexpensive external components are required. A typical application requires a 3.58 MHz crystal or clock, $470 \mathrm{k} \Omega$ resistor, and two bypass capacitors. The NE5900 is effective where traditional call progress tones, PBX tones, and precision call progress tones must be correctly interpreted with a single circuit.

## FEATURES

- Fully decoded tri-state call progress status output
- Works with traditional, precision, or PBX call progress tones
- Low power consumption
- Low cost 3.58 MHz crystal or clock
- No calibration or adjustment
- Interfaces with LSTTL, CMOS, NMOS
- Easy application


## APPLICATIONS

- Modems
- PBXs
- Security equipment
- Auto dialers
- Answering machines
- Remote diagnostics
- Pay telephones


## PIN CONFIGURATION

| D |
| :--- | :--- |

## BLOCK DIAGRAM CPD



## ORDERING INFORMATION

| DESCRIPTION | AMBIENT TEMPERATURE | ORDER CODE |
| :--- | :---: | :---: |
| 16 -Pin Plastic SOL | 0 to $+70^{\circ} \mathrm{C}$ | NE5900D |
| 16 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE5900N |

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNITS |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply voltage | 9 | V |
| $\mathrm{~V}_{\text {IN }}$ | Logic control input voltages | -0.3 to +16 | V |
| $\mathrm{~V}_{\text {IN }}$ | All other input voltages ${ }^{1}$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}$ <br> +0.3 | V |
| $\mathrm{~V}_{\text {OUT }}$ | Output voltages | -0.3 to $\mathrm{V}_{\mathrm{CC}}$ <br> +0.3 | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead soldering temperature (10s) | +300 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction temperature | +150 | ${ }^{\circ} \mathrm{C}$ |

## NOTE:

1 Includes Pin 3-Ext Clock In

Call Progress Decoder
NE5900

DC ELECTRICAL CHARACTERISTICS Unless otherwise stated, $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}$; Pin 3 fosc $=3.58 \mathrm{MHz}$; Ambient Temperature $=0$ to $+70^{\circ} \mathrm{C}$. Pin $5=0 \mathrm{~V}$, Pin $14=\mathrm{V}_{\mathrm{DD}}$.


## NOTES:

1. $O \mathrm{~dB}=0.775 \mathrm{~V}_{\mathrm{RMS}}$.

2 By design; not tested.

The NE5900 uses the signal in the call progress tone passband and the cadence or interrupt rate of the signal to determine which call progress tone is present.
Figure 1 shows a detaled block diagram of the NE5900.
The signal input from the phone line is coupled through a $470 \mathrm{k} \Omega$ resistor which, together with two internal capacitors and an internal resistor, form an anti-aliasing filter. This passive low pass filter strongly rejects AM radio interference. Insertion loss is typically 1.5 dB at 460 Hz . The $470 \mathrm{k} \Omega$ resistor also provides protection from line transients The input (Pin 1) DC voltage can be derived from V REF (Pın 2) or allowed to self-bias through a series coupling capacitor ( 10 nF mınimum).
Following this is a switched capacitor bandpass filter which accepts call progress tones and inhibits tones not in the call progress band of 300 Hz to 630 Hz . The bandpass limits are determined by the input clock frequency of 3.58 MHz . An on-board inverter between Pins 3 and 4 can be used ether as a crystal oscillator or as a buffer for an external 3.58 MHz clock signal. The switched capacitor filters provide typical rejection of greater than 40 dB for frequencies below 120 Hz and above 1.6 kHz .

The decoder responds to signals between 300 Hz and 630 Hz with a threshold of -39 dB typical ( $0 \mathrm{~dB}=0.775 \mathrm{~V}_{\mathrm{RMS}}$ ). The decoder will not respond to any signals below -50 dB or to tones up to 0 dB which are below 180 Hz or above 800 Hz . Dropouts of 20 ms or bursts of only 20 ms duration are ignored. A gap of 40 ms or a valid tone of 40 ms is detected.

The buffered output of the switched capacitor filter is available at the analog output, Pin 15 A logic output representing the detected envelope of this signal is available at the envelope output, Pin 13.
At the start of an in-band tone (envelope output goes high), a 2.3 -second interval is timed out. Transitions of the envelope during this interval are counted to determine the signal present. At 2.3 seconds, the three bits of data representing this decision are stored in the latch and appear at the outputs. A data valid signal goes high at this time, signaling that the data bits, Pins 10-12, can be read.
The output code is as follows:

|  | PIN | 12 | PIN 11 |
| :--- | :---: | :---: | :---: |
| PIN 10 |  |  |  |
| DIAL TONE | 0 | 0 | 0 |
| RINGING SIGNAL | 1 | 0 | 0 |
| BUSY SIGNAL | 0 | 1 | 0 |
| REORDER TONE | 0 | 0 | 1 |
| OVERFLOW | 1 | 1 | 1 |

The overflow condition occurs in the event that too many transitions occur during the $2.3-s e c o n d ~ i n t e r v a l$. This can result from noise, voice, or other line disturbances not normally present during the post-dialing interval Note that the end of dial tone is interpreted as a valıd ringing signal
The clear input resets all internal registers and the output latch, and is to be set low after the completion of dialing. The clear input should be pulsed high for proper operation. Recommended pulse width is between $0.2 \mu \mathrm{~s}$ and 20 ms . If clear is held high when envelope is high, a false output pulse (Pın 13) can result when clear is returned low.

For applications where dialing is done by a person rather than by a microprocessor, an uncertainty exists about the number of digits to be dialed (local vs long distance). In such situations it is possible to clear the NE5900 by application of the DTMF signal or dial puises to the clear pın (Pın 6) When dıalıng is complete, the device is cleared and ready to respond to the next call progress unit
Enable is held at 5 V to enable Pins $10,11,12$, and 13 When enable is brought low, data valid is also set low. Enable must remain high while the data is being read. The test pin is for production test only and must be kept low in all user applications


Figure 1. Detailed Block Diagram CPD

Figure 2 shows a typical application of the call progress decoder.

In this application only one external component is needed and no microprocessor activity other than clear is required.

Figure 3 shows the recommended direct interface to the telephone line. Bus connectıon is possible by utilizing tri-state, and internal timıng is accomplished with a 3.58 MHz crystal.

The designer can utilize the input signal, clock, bus, or microprocessor interface which best serves the application. Figure 4 gives a typical timing diagram for the application of Figures 2 and 3.


Figure 2. Typical Application


Figure 3. Typical Two-Wire Application


## Call Progress Decoder

## TYPICAL PERFORMANCE CHARACTERISTICS



## Signetics

## Linear Products

## DESCRIPTION

The PCD3310/A is a single-chip silicongate CMOS integrated circuit with an onchip oscillator for a 3.58 MHz crystal. It is a dual-standard dialing circuit for either pulse dialing (PD) or dual-tone multifrequency (DTMF) dialing.

Input data is derived from any standard matrix keypad for dialing in either PD or DTMF mode. Numbers of up to 23 digits can be retained in RAM for redial and notepad facilities.
In DTMF mode, bursts as well as pauses are timed to a mınimum in manual dialing, the maximum depending on the key depression time.

## PCD3310/A

## Pulse and DTMF Dialer with Redial

## Product Specification

## FEATURES

- PD and DTMF dialing.
- 23-digit capacity for redial operation (cursor method)
- Memory clear and electronic notepad
- Mixed mode dialing (start with PD and end with DTMF dialing)
- Dual redial buffers for PABX and public calls
- Four extra function keys: program, flash, redial and PD-toDTMF (mixed dialing)
- DTMF timing:
- manual dialing-minimum duration for bursts and pauses
- redialing-calibrated timing
- On-chip voltage reference for supply, and temperature independent tone output
- On-chip filtering for low output distortion (CEPT CS 203 compatible)
- On-chip oscillator with low cost 3.58 MHz TV color-burst crystal
- Uses standard single-contact or double-contact (common left open) keypad
- Keyboard entries fully debounced at both edges
- Flash (register recall) output


## APPLICATIONS

- Single standard telephone sets
- Dual standard telephone sets

PIN CONFIGURATIONS


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE <br> RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 20-Pın Plastıc DIP (SOT-146) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD3310PN |
| 28-Pın Plastıc SO (SO-28; SOT-136A) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD3310TD |
| 20-Pin Plastic DIP (SOT-146) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD3310APN |
| 28-Pın Plastıc SO (SO-28; SOT-136A) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD3310ATD |

## Pulse and DTMF Dialer with Redial

BLOCK DIAGRAM (D Package)


ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage range | -0.8 to 8 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply current | 50 | mA |
| $\pm \eta_{1}, \pm \mathrm{I}_{\mathrm{O}}$ | DC current into any input or output | 10 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | All input voltages | -0.8 V to $\mathrm{V}_{\mathrm{DD}}+0.8$ | V |
| $\mathrm{P}_{\mathrm{TOT}}$ | Total power dissipation | 300 | mW |
| $\mathrm{P}_{\mathrm{O}}$ | Power dissipation per output | 50 | mW |
| $\mathrm{~T}_{\mathrm{STG}}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -25 to +70 | ${ }^{\circ} \mathrm{C}$ |

## Pulse and DTMF Dialer with Redial

## BLOCK DIAGRAM (N Package)



DC AND AC ELECTRICAL CHARACTERISTICS $V_{D D}=3 V ; V_{S S}=0 \mathrm{~V}$; crystal parameters: fosc $=3.579545 \mathrm{MHz} ; \mathrm{R}_{S}=50 \Omega$ max.; $\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply |  |  |  |  |  |
| $V_{D D}$ | Operating supply voltage | 2.5 |  | 6.0 | V |
| $\mathrm{V}_{\mathrm{DDO}}$ | Standby supply voltage | 1.8 |  | 6.0 | V |
| IDDC <br> IDDP <br> IDDF <br> IDDF | Operating supply current conversation mode (oscillator ON) pulse dialing or flash DTMF daling (tone ON) DTMF dialing (tone OFF) |  | 0.6 | $\begin{aligned} & 100 \\ & 200 \\ & 0.9 \\ & 200 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ mA $\mu \mathrm{A}$ |
| IDDO | Standby supply current ${ }^{1}$ (oscillator OFF) at $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 5 | $\mu \mathrm{A}$ |
| INPUTS |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input voltage LOW (any pin) | 0 |  | $0.3 V_{D D}$ | v |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage HIGH (any pin) | $0.7 V_{D D}$ |  | $V_{D D}$ | V |
| $\left\|{ }_{\text {IL }}\right\|$ | Input leakage current; CE |  |  | 1 | $\mu \mathrm{A}$ |
| Keyboard inputs |  |  |  |  |  |
| Ion | Keyboard ON current |  |  | 45 | $\mu \mathrm{A}$ |
| Ioff | Keyboard OFF current | 7.5 |  |  | $\mu \mathrm{A}$ |
| OUTPUTS |  |  |  |  |  |
| $\begin{aligned} & \mathrm{loL} \\ & \mathrm{loL} \end{aligned}$ | Output sink current at $\mathrm{V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{SS}}+05 \mathrm{~V}$ <br>  $\overline{\text { PD }} /$ DTMF $^{2}$ | 0.7 |  | 1 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $-\mathrm{IOH}$ <br> $-{ }^{-}$ <br> $-\mathrm{IOH}^{-}$ | ```Output source current at \(\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}\) M1, M1, M2, DP/FLO, CF \(\overline{\mathrm{PD}} / \mathrm{DTMF}^{2}\) FLD \({ }^{3}\)``` | 0.6 | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  | mA <br> mA <br> nA |
| TIMING AND FREQUENCY |  |  |  |  |  |
| ton | Clock start-up time |  | 4 |  | ms |
| $t_{E}$ | Debounce time |  | 12 |  | ms |
| $\mathrm{t}_{\mathrm{RD}}$ | Reset delay time |  | 160 |  | ms |
| $\mathrm{f}_{\mathrm{CT}}$ | Confidence tone frequency |  | 330 |  | Hz |
| TONE output (see Figure 9) at $\mathrm{V}_{\mathrm{DD}}=2.5$ to 6 V |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{HG}(\mathrm{RMS})}$ <br> $\mathrm{V}_{\mathrm{LG}(\mathrm{RMS})}$ | DTMF output voltage levels (RMS value) HIGH group LOW group | $\begin{aligned} & 158 \\ & 125 \\ & \hline \end{aligned}$ | $\begin{aligned} & 192 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{aligned} & 205 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\Delta \mathrm{f} / \mathrm{f}$ | Frequency deviation | -0.6 |  | +0.6 | \% |
| $V_{D C}$ | DC voltage level |  | $1 / 2 V_{D D}$ |  | V |
| $\left\|z_{0}\right\|$ | Output impedance |  | 0.1 | 0.5 | k $\Omega$ |
| $\Delta V_{G}$ | Pre-emphasis of group | 1.85 | 2.1 | 2.35 | dB |
| THD | Total harmonic distortion ${ }^{4}$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -25 |  | dB |

## Pulse and DTMF Dialer with Redial

DC AND AC ELECTRICAL CHARACTERISTICS (Continued) $V_{D D}=3 V ; V_{S S}=0 V$; crystal parameters: $\mathrm{f}_{\mathrm{OSC}}=3.579545 \mathrm{MHz} ; \mathrm{R}_{\mathrm{S}}=50 \Omega$ max.; $\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Transmission and pause time |  |  |  |  |  |
| $t_{T}, t_{p}$ | Manual dialing | 68 |  |  | ms |
| $t_{T}, t_{p}$ | Redialing | 68 | 70 | 72 | ms |
| $\mathrm{t}_{\mathrm{FL}}$ | Flash pulse duration | 98 | 100 | 102 | ms |
| $\mathrm{t}_{\text {FLH }}$ | Flash hold-over tıme | 31 | 33 | 34 | ms |
| $t_{H}$ | Hold-over time (muting on M1) | 78 | 80 | 81 | ms |
| Pulse dialing (PD) |  |  |  |  |  |
| $f_{\text {dP }}$ | Dialing pulse frequency | 7.8 | 10 | 10.4 | Hz |
| $\mathrm{t}_{\text {ID }}$ | Inter-digtt pause | 828 | 840 | 844 | ms |
| $\mathrm{t}_{\mathrm{B}}$ | Break time ${ }^{5,6}$ |  | 67 |  | ms |
| $t_{M}$ | Make time ${ }^{5,6}$ |  | 33 |  | ms |

## NOTES:

1 Crystal connected between OSCI and OSCO, CE at $\mathrm{V}_{S S}$ and all other pins open-circuit.
2. < $|10 \mathrm{~mA}|$ dynamic current to set/reset $\overline{\mathrm{PD}} / \mathrm{DTMF}$ pin (mixed mode)
3. Flash inactive, $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}}$.

4 Related to the level of the LOW group frequency component (CEPT CS 203)
5 Mark-to-space ratıo 21
6 A version mark-to-space ratio 32.

## FUNCTIONAL DESCRIPTION

Power Supply (VD; $\mathbf{V}_{\mathbf{S S}}$ )
The positive supply of the circuit ( $V_{D D}$ ) must meet the voltage requirements as indicated in the characteristics.

To avoid undefined states of the device when powered-on, an internal reset circuit clears the control logic and counters.

If $V_{D D}$ drops below the minimum standby supply voltage of 1.8 V the power-on reset circuit inhibits redialing after hook-off.

The power-on reset signal has the highest priority. It blocks and resets the complete circuit without delay regardless of the state of chip enable input (CE).

## Clock Oscillator (OSCI, OSCO)

The time base for the PCD3310 for both PD and DTMF modes is a crystal-controlled onchip oscillator which is completed by connecting a 3.58 MHz crystal between the OSCl and OSCO pins.

## Chip Enable (CE)

The CE input enables the circuit and is used to initialize the IC.

CE = LOW provides the static standby condltion. In this state the clock oscillator is disabled, all registers and logic are reset with the exception of the Write Address Counter (WAC) and Temporary Write Address Counter (TWAC) which point to the last entered digit (Figure 3). The keyboard input is inhibited, but data previously entered is saved in the redial register as long as $V_{D D}$ is higher than $V_{\text {DDO(MIN) }}$.

The current drawn is IDDO (standby current) and serves to retain data in the redial register during hook-on.
CE $=$ HIGH activates the clock oscillator and the circuit changes from static standby condition to the conversation mode. The current consumption is IDDC until the first digit is entered from the keyboard. Then a dialing or redialing operation starts. The operating current is lodp if in the pulse dialing mode, or IDDF if the DTMF dialing mode is selected.

If the CE input is taken to a LOW level for more than time $\mathrm{t}_{\mathrm{RD}}$ (see Figures $7 \mathrm{a}, 7 \mathrm{~b}$ and tıming data), an internal reset pulse will be generated at the end of the $\mathrm{t}_{\text {RD }}$ period. The system changes to the static standby state. Short CE pulses of < $t_{\text {RD }}$ will not affect the operation of the circuit, and reset pulses are not produced.

## Mode Selection (피/DTMF)

## PD Mode

If $\overline{P D} / D T M F=V_{S S}$, the pulse mode is selected. Entries of non-numeric keys are neglected; they are not stored in the redial register nor transmitted.

## DTMF mode

If $\overline{\mathrm{PD}} / \mathrm{DTMF}=\mathrm{V}_{\mathrm{DD}}$, the dual tone multt-frequency daling mode is selected. Each nonfunction pushbutton activated corresponds to a combination of two tones, each one out of four possible LOW and HIGH group frequencles. The frequencies are transmitted with a constant amplitude, regardless of power supply variations, and filtered off harmonic content to fulfill the CEPT CS 203 recommendations.

The transmission time is calibrated for redial. In manual operation the duration of bursts and pauses is the actual pushbutton depress time, but not less than the minımum transmission time ( $\mathrm{t}_{\mathrm{T}}$ ) or minimum pause time ( $\mathrm{t}_{\mathrm{p}}$ ).

## Mixed Mode

When the $\overline{\mathrm{PD}} / \mathrm{DTMF}$ pin is open-circuit, the mixed mode is selected. After activation of CE or FL (flash) the circuit starts as a pulse dialer and remains in this state until a nonnumeric (A, B, C, D, *, \#) or the " > " key is activated. Then the circuit changes over to DTMF dialing and remains there until FL is activated or, after a static standby condition, $C E$ is re-activated.

A connection between PD/DTMF pin and $V_{D D}$ also intiates DTMF dialing. Chip enable, FL , or a connection of $\overline{\mathrm{PD}} / \mathrm{DTMF}$ pin to $\mathrm{V}_{\mathrm{SS}}$ sets the circuit back to pulse dialing.

## Keyboard Inputs/Outputs

The sense column inputs COL 1 to COL 4 and the scanning row outputs ROW 1 to ROW 5 of the PCD3310 are directly connected to the keyboard as shown in Figure 2.
All keyboard entries are debounced on both the leading and trailing edges for approximately time $t_{E}$ as shown in Figure 7. Each entry is tested for validity.

When a pushbutton is pressed, keyboard scanning starts and only returns to the sense mode after release of the pushbutton.

Row 5 of the keyboard contans the following special function keys:

- $P$ memory clear and programming (notepad)
- FL flash or register recall



## Table 1. Frequency Tolerance of the Output Tones for DTMF Signaling

| ROW/ <br> COLUMN | STANDARD <br> FREQUENCY Hz | TONE OUTPUT <br> FREQUENCY Hz |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | FREQUENCY DEVIATION |  |
| Row 1 | 697 | 697.90 | +0.13 | +0.90 |
| Row 2 | 770 | 770.46 | +0.06 | +0.46 |
| Row 3 | 852 | 850.45 | -0.18 | -1.55 |
| Row 4 | 941 | 943.23 | +0.24 | +2.23 |
| Col 1 | 1209 | 1206.45 | -0.21 | -2.55 |
| Col 2 | 1336 | 1341.66 | +0.42 | +5.66 |
| Col 3 | 1477 | 1482.21 | +0.35 | +521 |
| Col 4 | 1633 | 1638.24 | +0.32 | +5.25 |

## NOTE:

1. Tone output frequency when usıng a 3579545 MHz crystal


Figure 2. Keyboard Organization

- R redial
- $>$ change of dial mode from PD to DTMF in mixed dialing mode

In pulse dialing mode, the valid keys are the 10 numeric pushbuttons ( 0 to 9 ). The nonnumeric keys ( $A, B, C, D,{ }^{*}$, \#) have no effect on the dialing or the redial storage. Valıd function keys are P, FL and R.

In DTMF mode all non-function keys are valid. They are transmitted as a dual tone combination and at the same time stored in the redial register. Valid function keys are P, FL and R.

In mixed mode all key entries are valid and executed accordingly.

## Flash Duration Control (FLD)

Flash (or register recall) is activated by the FL key and can be used in DTMF and pulse dialing mode. Pressing the FL pushbutton will produce a timed line-break of 100 ms (min.) at the DP/FLO output. During the conversation mode this flash pulse entry will act as a chip enable. This flash pulse duration ( $\mathrm{t}_{\mathrm{FL}}$ ) is calibrated and can be prolonged with an external resistor and capacitor connected to the FLD input/output (see Figure 1).

The flash pulse resets the read address counter (RAC). Later redial is possible (see
redial procedure with the 'Flash' inserted telephone number). The counter of the reset delay tıme is held during the period of $t_{\text {FL }}$.

## TONE OUTPUT (DTMF mode)

The single and dual tones which are provided at the TONE output are filtered by an on-chip switched-capacitor filter, followed by an onchip active RC low-pass filter.

Therefore, the total harmonic distortion of the DTMF tones fulfills the CEPT CS 203 recommendations. An on-chip reference voltage provides output-tone levels independent of the supply voltage. Table 1 shows the frequency tolerance of the output tones for DTMF sıgnalıng.

When the DTMF mode is selected, output tones are timed in manual dialing with a minimum duration of bursts and pauses, and in redial with a calibrated timing. Single tones may be generated for test purposes (CE = HIGH). Each row and column has one corresponding frequency. High group frequencies are generated by connecting the column to $\mathrm{V}_{\text {SS }}$. Low group frequencies are generated by forcing the row to $V_{D D}$. The single-tone frequency will be transmitted during activation time, but it is nerther calibrated nor stored.

## Dial Pulse and Flash Output (DP/FLO)

This is a combined output which provides control signals for proper timing in pulse dialing or for a calibrated break in both dialing modes (flash or register recall).

## Mute Output (M1)

During pulse dialing the mute output becomes active HIGH for the period of the inter-digit pause, break tıme and make time. It remains at this level until the last digit is pulsed out.

During DTMF dialıng the mute output becomes active HIGH for the period of tone transmission and remains at this level until the end of hold-over time. It is also active HIGH during flash and flash hold-over time.

## Mute Output ( $\overline{\mathbf{M 1}}$ )

Inverted output of M1. In the PCD3310P it is only available as a bonding option of M1.

## Strobe Output (M2)

Active HIGH output durıng actual dialing; i.e., during break or make time in pulse dıaling, or during tone ON/OFF in DTMF dialing. Avanlable only in 28-pin surface mount device.
Confidence Tone Output (CF)
When any of the keys are activated, a square wave is generated and appears at this output to serve as an acoustic feedback for the user.

## DIALING PROCEDURES

## Dialing

After CE has risen to $V_{D D}$, the oscillator starts running and the Read Address Counter (RAC) is set to the first address (Figure 3). By enterıng the first valid digit, the Temporary Write Address Counter (TWAC) will be set to the first address, the decoded digit will be stored in the register and the TWAC incremented to the next address. Any subsequent keyboard entry will be decoded and stored in the redial register after validation. The first 5 valid entries have no effect on the main register and its associated write address counter. After the sixth valid digit is entered, TWAC indicates an overflow condition. The data from the temporary register will be copied into the 5 least significant places of the main register and TWAC into the WAC. All following digits (including the sixth digit) will be stored in the main register (a total of not more than 23). If more than 23 digits are entered, redial will be inhibited. If not more than 5 digits are entered, only the temporary register and the associated TWAC are affected. All entries are debounced on both the leading and trailing edges for at least time $t_{E}$ as shown in Figure 7. Each entry is tested for validity before being deposited in the redial register.

- In DTMF mode all non-function keys are valid
- In PD mode only numeric keys are valid

Simultaneous to their acceptance and corresponding to the selected mode (PD, DTMF, or mixed), the entries are transmitted as PD pulse trains or as DTMF frequencies in accordance with postal requirements. Non-numeric entries are neglected during pulse dialing; they are neither stored nor transmitted.

## Redialing

After CE has risen to $V_{D D}$, the oscillator starts running and the Read Address Counter (RAC) is set to the first address to be sent. The PCD3310 is in the conversation mode.

If " $R$ '" is the first keyboard entry, the circuit starts redialing the contents of the temporary register. If the overflow flag of the TWAC was
set in the previous dialing, the redialing continues in the main register. If the flag was not set, the number residing in the temporary register will only be redialed until the temporary read and write registers are equal.
Before pressing ' $R$,'" a dialing sequence with up to $\mathbf{4}$ digits is possible. If the digits are equal to the corresponding ones in the main register, then redial starts in the main register until the last digit stored is transmitted.

Timing in the DTMF mode is calibrated for both tone bursts and pauses.

In mixed mode, only the first part entered (the pulse dialed part of the stored number) can be redıaled.

During redial, keyboard entries (function or non-function) are not accepted until the circult returns to the conversation mode after completion of redialing.

No redial activity takes place of one of the following events occurs:

- Power on reset
- Memory clear (' $P$ ' without successive data entry)
- Memory overflow (more than 23 valid data entries)


## Notepad

The redial register can also be used as a notepad. In conversation mode, a number with up to 23 digits can be entered and stored for redialing. By activating the program key $(P)$ the WAC and TWAC pointers are reset. This acts like a memory clear (redial is inhibited) Afterwards, by entering and storing any digits, redialıng will be possible after flash or hook on and off.

During notepad programming, the numbers entered will neither be transmitted nor is the mute active; only the confidence tone is generated.


MAIN REGISTER

 TEMPORARY ADDRESS COUNTER

ADDRESS COUNTER

Figure 3. Program Memory Map


## Pulse and DTMF Dialer with Redial



AF04471S
NOTE:
1 If [access digit(s) + external number] $\leqslant 23$ digits
Figure 4b. PABX $\overline{\mathrm{PD}} / \mathrm{DTMF}$ Mode



## Pulse and DTMF Dialer with Redial



DTMF - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Figure 7a. Timing Diagram for Dialing Mode Defined by $\overline{\mathrm{PD}} / \mathrm{DTMF}$ Selection Pin; Pulse Dialing ( $\overline{\mathrm{PD}} / \mathrm{DTMF}=\mathrm{V}_{\mathbf{S S}}$ )


Figure 7b. Timing Diagram for Dialing Mode Defined by $\overline{\mathrm{PD}} / \mathrm{DTMF}$ Selection Pin; DTMF Dialing ( $\overline{\mathrm{PD}} / \mathrm{DTMF}=\mathrm{V}_{\mathrm{DD}}$ )


Figure 7c. Timing Diagram for Dialing Mode Defined by $\overline{\text { PD/DTMF Selection Pin; Pulse Dialing (Mixed Mode) }}$

CE


Figure 8. Timing Diagram Showing REDIAL Where PABX Access Digits are the First Keyboard Entries; DTMF Dialing with $\overline{\mathrm{PD}} / \mathrm{DTMF}=\mathrm{V}_{\mathrm{DD}}$


Figure 9. Tone Output Test Circuit

## Pulse and DTMF Dialer with Redial



## NOTES:

1 Automatic line compenstion obtained by connecting R6 to $\mathrm{V}_{\mathrm{SS}}$
2 The value of resistor R14 is determined by the required level at LN and the DTMF gain of the TEA1060
Figure 10. Application Diagram of the Full Electronic Basic Telephone Set

## Signetics

## Linear Products

## DESCRIPTION

The PCD3311 and PCD3312 are singlechip silicon gate CMOS integrated circuits. They are intended to provide dualtone multi-frequency (DTMF) combinations required for tone dialing systems in telephone sets which contain a microcontroller for the control functions.
The various audio output frequencies are generated from an on-chip 3.58 MHz quartz crystal-controlled oscillator.
The devices can interface directly to all standard microcontrollers by accepting a binary-coded parallel input or serial data input ( $I^{2} \mathrm{C}$ bus).

With their on-chip voltage reference the PCD3311 and PCD3312 provide constant output amplitudes which are independent of the operating supply voltage and ambient temperature.
An on-chip filtering system assures a very low total harmonic distortion in accordance with the CEPT CS203 recommendations.

In addition to the standard DTMF frequencies, the devices provide 12 MO DEM frequencies ( 300 to 1200 bits per second) used in simplex MODEM applications and two octaves of musical scale in steps of semitones.

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 14-Pin Plastic DIP (SOT-27k, M, T) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD3311PN |
| 16-Pin Plastic SO (SO-16L; SOT-162A) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD3311TD |
| 8-Pin Plastıc DIP (SOT-97A) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD3312PN |
| 8-Pin Plastic SO (SO-8L; SOT-176) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD3312TD |

PCD3311/12 Generators

## Product Specification

## FEATURES

- Stabilized output voltage level
- Low output distortion with onchip filtering (CEPT CS203 compatible)
- Latched inputs for data bus applications
- $1^{2} \mathrm{C}$ bus compatible
- Mode select input (selection of parallel or serial data input)
- MODEM and melody tone generators


## APPLICATION

- Microcontrolled telephone sets

DTMF/Modem/Musical Tone

PIN CONFIGURATIONS


## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $V_{\text {DD }}$ | Supply voltage range | -0.8 | +8.0 | V |
| $V_{1}$ | Input voltage range (any input) | -0.8 | $V_{D D}+0.8$ | $\checkmark$ |
| $\pm 1$ | DC input current (any input) |  | 10 | mA |
| $\pm 10$ | DC output current (any output) |  | 10 | mA |
| $\pm \mathrm{l}_{\mathrm{DD}} ; \pm_{\text {ISS }}$ | Supply current |  | 50 | mA |
| $\mathrm{P}_{0}$ | Power dissipation per output |  | 50 | mW |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation per package |  | 300 | mW |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -25 | + 70 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage temperature range | -65 | $+150$ | ${ }^{\circ} \mathrm{C}$ |

DC AND AC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{DD}}=2.5$ to $6 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$; crystal parameters: f ( $\mathrm{SC}=3.579545 \mathrm{MHz}$, $\mathrm{R}_{\text {SMAX }}=50 \Omega ; \mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $V_{D D}$ | Operating supply voltage | 2.5 |  | 6.0 | V |
| $\begin{aligned} & I_{D D} \\ & I_{D D} \\ & I_{D D} \end{aligned}$ | ```Operating supply current }\mp@subsup{}{}{1}\mathrm{ oscillator ON; V no output tone single output tone dual output tone``` |  | $\begin{aligned} & 50 \\ & 0.5 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & 100 \\ & 1.0 \\ & 1.2 \end{aligned}$ | $\mu \mathrm{A}$ <br> mA <br> mA |
| IDDO | Static standby current ${ }^{1}$ oscillator OFF |  |  | 3 | $\mu \mathrm{A}$ |
| Inputs/outputs (SDA) |  |  |  |  |  |
|  | $\mathrm{D}_{0}$ to $\mathrm{D}_{5}$; MODE; STROBE |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input voltage LOW | 0 |  | $0.3 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input voltage HIGH | $0.7 \times \mathrm{V}_{\mathrm{DD}}$ |  | $V_{D D}$ | V |
|  | $\mathrm{D}_{2}$ to $\mathrm{D}_{5}$; MODE; STROBE; $A_{0}$ |  |  |  |  |
| $-\mathrm{ILL}^{\text {L }}$ | Pull-down input current, $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ | 30 | 150 | 300 | nA |
|  | SCL ( $\mathrm{D}_{0}$ ); SDA ( $\mathrm{D}_{1}$ ) |  |  |  |  |
| lol | Output current LOW (SDA), $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3 |  |  | mA |
| $\mathrm{f}_{\mathrm{SCL}}$ | Clock frequency (see Figure 7) |  |  | 100 | kHz |
| $\mathrm{C}_{1}$ | Input capacitance; $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ |  |  | 7 | pF |
| $t_{1}$ | Allowable input spike pulse width |  |  | 100 | ns |
| TONE output (See Figure 11) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{HG}(\mathrm{RMS})}$ <br> $V_{\text {LG(RMS) }}$ | DTMF output voltage levels (RMS values) HIGH group LOW group | $\begin{aligned} & 158 \\ & 125 \end{aligned}$ | $\begin{aligned} & 192 \\ & 150 \end{aligned}$ | $\begin{aligned} & 205 \\ & 160 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $V_{D C}$ | DC voltage level |  | $1 / 2 \mathrm{~V}_{\mathrm{DD}}$ |  | V |
| $\Delta V_{G}$ | Pre-emphasis of group | 1.85 | 2.10 | 2.35 | dB |
| $\begin{aligned} & \text { THD } \\ & \text { THD } \end{aligned}$ | ```Total harmonic distortion, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) dual tone \({ }^{2}\) modem tone \({ }^{3}\)``` |  | $\begin{aligned} & -25 \\ & -29 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\left\|Z_{0}\right\|$ | Output impedance |  | 0.1 | 0.5 | k $\Omega$ |
| OSCI input |  |  |  |  |  |
| $\mathrm{V}_{\text {OSC(P-P) }}$ | Maximum allowable amplitude at OSCl |  |  | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ | V |
| Timing ( $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ ) |  |  |  |  |  |
| tosc(on) | Oscillator start-up time |  | 3 |  | ms |
| ${ }^{\text {t }}$ tone(ON) | TONE start-up time ${ }^{4}$ |  | 0.5 |  | ms |
| $\mathrm{t}_{\text {STR }}$ | STROBE pulse width ${ }^{5}$ | 400 |  |  | ns |
| tos | Data setup time ${ }^{5}$ | 150 |  |  | ns |
| $t_{\text {DH }}$ | Data hold time ${ }^{5}$ | 100 |  |  | ns |

## NOTES:

1 Crystal is connected between OSCI and OSCO; $D_{0} / S C L$ and $D_{1} / S D A$ via a resistance of $5.6 \mathbf{k} \Omega$ to $V_{D D}$; all other pins left open.
2. Related to the level of the LOW group frequency component (CEPT CS203).
3. Related to the level of the fundamental frequency.
4. Oscillator must be running
5. Values are referenced to the $10 \%$ and $90 \%$ levels of the relevant pulse amplitudes, with a total voltage swing from $V_{S S}$ to $V_{D D}$.

## DTMF/Modem/Musical Tone Generators

## FUNCTIONAL DESCRIPTION Clock/Oscillator (OSCI and OSCO)

The tımebase for the PCD3311 and PCD3312 is a crystal-controlled oscillator with a 3.58 MHz quartz crystal connected between OSCl and OSCO. Alternatively, the OSCI input can be driven from an external clock.

## Mode Select (MODE)

This input selects the data input mode. When connected to $V_{D D}$, data can be received in the parallel mode (only for the PCD3311), or, when connected to $V_{S S}$ or left open, data can be received via the serial $1^{2} \mathrm{C}$ bus (for both PCD3311 and PCD3312).
Parallel mode can only be obtained for the PCD3311 by setting MODE input HIGH.
Data Inputs ( $D_{0}, D_{1}, D_{2}, D_{3}, D_{4}$
and $D_{5}$ )
Inputs $D_{0}$ and $D_{1}$ have no internal pull-down or pull-up resistors and must not be left open in any application. Inputs $D_{2}$ to $D_{5}$ have internal pull-down. $D_{5}$ and $D_{4}$ are used to select between DTMF dual, DTMF single, MODEM and melody tones (see Table 1). $\mathrm{D}_{3}$ to $D_{0}$ select the combination of the tones for DTMF or single-tone itself.

## Strobe Input (STROBE, only for the PCD3311)

This input (with internal pull-down) allows the loading of parallel data into $D_{0}$ to $D_{5}$ when MODE is HIGH.
The data inputs must be stable preceding the positive-going edge of the strobe pulse (active HIGH). Input data are loaded at the negative-going edge of the strobe pulse and then the corresponding tone (or standby

Table 1. $D_{5}$ and $D_{4}$ in Accordance With the Selected Application

| $\mathbf{D}_{\mathbf{5}}$ | $\mathbf{D}_{\mathbf{4}}$ | APPLICATION |
| :---: | :--- | :--- |
| 0 | 0 | DTMF single tones; standby; melody tones |
| 0 | 1 | DTMF dual tones (all 16 combinations) |
| 1 | 0 | MODEM tones; standby; melody tones |
| 1 | 1 | Melody tones |

NOTES:
$1=H=H I G H$ voltage level
$0=\mathrm{L}=$ LOW voltage level
mode) is provided at the TONE output. The output remains unchanged until the negativegoing edge of the next STROBE pulse (for new data) is received.

Serial mode can only be obtained for the PCD3311 by setting MODE input LOW.

## Serial Clock and Data Inputs

 (SCL and SDA)SCL and SDA are combined with $D_{0}$ and $D_{1}$, respectively. For the PCD3311, the selection of SCL and SDA is controlled by the MODE input. SCL and SDA are serial clock and data lines according to the $I^{2} \mathrm{C}$ bus specification (see CHARACTERISTICS OF THE I ${ }^{2}$ C BUS). Both inputs must be pulled-up externally to $V_{D D}$.

## Address Input ( $\mathbf{A}_{\mathbf{0}}$ )

$\mathrm{A}_{0}$ is the slave address input and it identifies the device when up to two PCD3311 or PCD3312 devices are connected to the same $1^{2} \mathrm{C}$ bus. In any case, $\mathrm{A}_{0}$ must be connected to $V_{D D}$ or $V_{S S}$.

## $I^{2} C$ Bus Data Configuration (see

 Figure 2)The PCD3311 and PCD3312 are always slave receivers in the $1^{2} \mathrm{C}$ bus configuration ( $\mathrm{R} / \overline{\mathrm{W}}$ bit $=0$ )

The slave address consists of 7 bits in the serial mode for the PCD3311 as well as for the PCD3312, where the least significant bit is selectable by hardware on input $A_{0}$ and the other more significant bits are internally fixed. In the serial mode the same input codes are used as in the parallel mode (see Tables 2, 3, 4 , and 5 ). $D_{6}$ and $D_{7}$ are don't care $(X)$ bits.

## Tone Output (TONE)

The single and the dual tones which are provided at the TONE output are filtered by an on-chip switched-capacitor filter, followed by an actıve RC low-pass filter. Therefore, the total harmonic distortion of the DTMF tones fulfils the CEPT CS203 recommendations. An on-chip reference voltage provides outputtone levels independent of the supply voltage. Table 3 shows the frequency tolerance of the output tones for DTMF signalling; Tables 4 and 5 for the modem and melody tones.

## Power-On Reset

In order to avoid undefined states of the devices when the power is switched ON, an internal reset circuit sets them to the standby mode (oscillator OFF)


Figure 1. Timing Diagram Showing Control Possibilities of the Oscillator and the TONE Output (e.g., $\mathbf{7 7 0 H z}+\mathbf{1 4 7 7} \mathrm{Hz}$ ) in the Parallel Mode (MODE $=$ HIGH)


Figure 2. $\mathbf{I}^{2} \mathrm{C}$ Bus Data Format

Table 2. Input Data for Control (No Output Tone; TONE at $V_{D D}$ )

| $\mathbf{D}_{\mathbf{5}}$ | $\mathbf{D}_{\mathbf{4}}$ | $\mathbf{D}_{\mathbf{3}}$ | $\mathbf{D}_{\mathbf{2}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ | $\mathbf{H E X}$ | OSCILLATOR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{X}$ | 0 | 0 | 0 | 0 | 0 | $00 / 20$ | ON |
| $\mathbf{X}$ | 0 | 0 | 0 | 0 | 1 | $01 / 21$ | OFF |
| $\mathbf{X}$ | 0 | 0 | 0 | 1 | 0 | $02 / 22$ | OFF |
| $\mathbf{X}$ | 0 | 0 | 0 | 1 | 1 | $03 / 23$ | OFF |

NOTES:
$1=\mathrm{H}=\mathrm{HIGH}$ voltage level
$0=\mathrm{L}=$ LOW voltage level
$\mathrm{X}=$ don't care
Table 3. Input Data for DTMF

| $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | HEX | SYMBOL | STANDARD FREQUENCY (Hz) | TONE OUTPUT FREQ. (Hz) ${ }^{1}$ | FREQUENCY DEVIATION |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | \% | Hz |
| 0 | 0 | 1 | 0 | 0 | 0 | 08 |  | 697 | 697.90 | +0.13 | +0.90 |
| 0 | 0 | 1 | 0 | 0 | 1 | 09 |  | 770 | 770.46 | +0.06 | +0.46 |
| 0 | 0 | 1 | 0 | 1 | 0 | OA |  | 852 | 85045 | -0.18 | -1.55 |
| 0 | 0 | 1 | 0 | 1 | 1 | OB |  | 941 | 943.23 | +0.24 | +2.23 |
| 0 | 0 | 1 | 1 | 0 | 0 | OC |  | 1209 | 120645 | -0.21 | -2.55 |
| 0 | 0 | 1 | 1 | 0 | 1 | OD |  | 1336 | 134166 | +0.42 | +5.66 |
| 0 | 0 | 1 | 1 | 1 | 0 | OE |  | 1477 | 1482.21 | +0.35 | +5.21 |
| 0 | 0 | 1 | 1 | 1 | 1 | OF |  | 1633 | 1638.24 | +0.32 | +5.24 |
| 0 | 1 | 0 | 0 | 0 | 0 | 10 | 0 | $941+1336$ |  |  |  |
| 0 | 1 | 0 | 0 | 0 | 1 | 11 | 1 | $697+1209$ |  |  |  |
| 0 | 1 | 0 | 0 | 1 | 0 | 12 | 2 | $697+1336$ |  |  |  |
| 0 | 1 | 0 | 0 | 1 | 1 | 13 | 3 | $697+1477$ |  |  |  |
| 0 | 1 | 0 | 1 | 0 | 0 | 14 | 4 | $770+1209$ |  |  |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 15 | 5 | $770+1336$ |  |  |  |
| 0 | 1 | 0 | 1 | 1 | 0 | 16 | 6 | $770+1477$ |  |  |  |
| 0 | 1 | 0 | 1 | 1 | 1 | 17 | 7 | $852+1209$ |  |  |  |
| 0 | 1 | 1 | 0 | 0 | 0 | 18 | 8 | $852+1336$ |  |  |  |
| 0 | 1 | 1 | 0 | 0 | 1 | 19 | 9 | $852+1477$ |  |  |  |
| 0 | 1 | 1 | 0 | 1 | 0 | 1A | A | $697+1633$ |  |  |  |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 B | B | $770+1633$ |  |  |  |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 C | C | $852+1633$ |  |  |  |
| 0 | 1 | 1 | 1 | 0 | 1 | 1D | D | $941+1633$ |  |  |  |
| 0 | 1 | 1 | 1 | 1 | 0 | 1E | * | $941+1209$ |  |  |  |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 F | \# | $941+1477$ |  |  |  |

Table 4. Input Data for MODEM Frequencies

| $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | HEX | STANDARD FREQUENCY (Hz) | TONE OUTPUT FREQ. (Hz) ${ }^{1}$ | FREQUENCY DEVIATION |  | REMARKS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | \% | Hz |  |
| 1 | 0 | 0 | 1 | 0 | 0 | 24 | 1300 | 129694 | -0 24 | -3.06 | V 23 |
| 1 | 0 | 0 | 1 | 0 | 1 | 25 | 2100 | 210314 | +015 | +3.14 |  |
| 1 | 0 | 0 | 1 | 1 | 0 | 26 | 1200 | 119717 | -0.24 | -2.83 | Bell 202 |
| 1 | 0 | 0 | 1 | 1 | 1 | 27 | 2200 | 2192.01 | -0 36 | -799 | Bell 202 |
| 1 | 0 | 1 | 0 | 0 | 0 | 28 | 980 | 97882 | -0.12 | -1.18 | V21 |
| 1 | 0 | 1 | 0 | 0 | 1 | 29 | 1180 | 117903 | -008 | -0.97 | V. 21 |
| 1 | 0 | 1 | 0 | 1 | 0 | 2 A | 1070 | 1073.33 | +031 | +3.33 | Bell 103 |
| 1 | 0 | 1 | 0 | 1 | 1 | 2 B | 1270 | 126530 | -037 | -470 | Bell 103 |
| 1 | 0 | 1 | 1 | 0 | 0 | 2 C | 1650 | 165566 | +034 | +5.66 | V 21 |
| 1 | 0 | 1 | 1 | 0 | 1 | 2D | 1850 | 185277 | +015 | +2.77 | V. 21 |
| 1 | 0 | 1 | 1 | 1 | 0 | 2 E | 2025 | 202120 | -019 | -3 80 |  |
| 1 | 0 | 1 | 1 | 1 | 1 | 2 F | 2225 | 222332 | -008 | -1.68 | Bell 103 |

## NOTES:

1 Tone output frequency when using a 3579545 MHz crystal
$1=\mathrm{H}=\mathrm{HIGH}$ voltage level
$0=\mathrm{L}=$ LOW voltage level

Table 5. Input Data for Melody Tones

| $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | HEX | NOTE | STANDARD FREQUENCY (Hz) ${ }^{1}$ | TONE OUTPUT FREQUENCY (Hz) ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 | 0 | 30 | D\#5 | 622.3 | 622.5 |
| 1 | 1 | 0 | 0 | 0 | 1 | 31 | E5 | 659.3 | 659.5 |
| 1 | 1 | 0 | 0 | 1 | 0 | 32 | F5 | 698.5 | 697.9 |
| 1 | 1 | 0 | 0 | 1 | 1 | 33 | F\#5 | 740.0 | 741.1 |
| 1 | 1 | 0 | 1 | 0 | 0 | 34 | G5 | 784.0 | 782.1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 35 | G \# 5 | 830.6 | 832.3 |
| 1 | 1 | 0 | 1 | 1 | 0 | 36 | A5 | 880.0 | 879.3 |
| 1 | 1 | 0 | 1 | 1 | 1 | 37 | A\#5 | 932.3 | 931.9 |
| 1 | 1 | 1 | 0 | 0 | 0 | 38 | B5 | 987.8 | 985.0 |
| 1 | 1 | 1 | 0 | 0 | 1 | 39 | C6 | 1046.5 | 1044.5 |
| 1 | 1 | 1 | 0 | 1 | 0 | 3A | C\#6 | 1108.7 | 1111.7 |
| 1 | 0 | 1 | 0 | 0 | 1 | 29 | D6 | 1174.7 | 1179.0 |
| 1 | 1 | 1 | 0 | 1 | 1 | 3B | D\#6 | 1244.5 | 1245.1 |
| 1 | 1 | 1 | 1 | 0 | 0 | 3C | E6 | 1318.5 | 1318.9 |
| 1 | 1 | 1 | 1 | 0 | 1 | 3D | F6 | 1396.9 | 1402.1 |
| 0 | 0 | 1 | 1 | 1 | 0 | OE | F\#6 | 1480.0 | 1482.2 |
| 1 | 1 | 1 | 1 | 1 | 0 | 3E | G6 | 1568.0 | 1572.0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 2 C | G \# 6 | 1661.2 | 1655.7 |
| 1 | 1 | 1 | 1 | 1 | 1 | 3 F | A6 | 1760.0 | 1768.5 |
| 0 | 0 | 0 | 1 | 0 | 0 | 04 | A\#6 | 1864.7 | 1875.1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 05 | B6 | 1975.5 | 1970.0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 25 | C7 | 2093.0 | 2103.1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 2 F | C\#7 | 2217.5 | 2223.3 |
| 0 | 0 | 0 | 1 | 1 | 0 | 06 | D7 | 2349.3 | 2358.1 |
| 0 | 0 | 0 | 1 | 1 | 1 | 07 | D\#7 | 2489.0 | 2470.4 |

NOTES:

1. Standard scale based on $A 4=440 \mathrm{~Hz}$.
2. Tone output frequency when using a 3.579545 MHz crystal.
$1=H=$ HIGH voltage level
$0=L=$ LOW voltage level

## ChARACTERISTICS OF THE $I^{2} C$ BUS

The $1^{2} \mathrm{C}$ bus is for 2 -way, 2 -line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

## Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse, as changes in the data line at this time will be interpreted as control signals.


Figure 3. Bit Transfer

## Start and Stop Conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH,
is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).


WF20060S
Figure 4. Definition of Start and Stop Conditions

## System Configuration

A device generating a message is a 'transmitter'; a device receiving a message is the "receiver". The device that controls the message is the "master' and the devices which are controlled by the master are the 'slaves'.

## Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each
byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down
the SDA line during the acknowledge clock pulse; so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, setup and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate to stop condition.


Figure 5. System Configuration


Figure 6. Acknowledgment on the $I^{2} C$ Bus

Timing Specifications
Masters generate a bus clock with a maximum frequency of 100 kHz . Detailed timing is shown in Figure 7.


Figure 7. Timing


Figure 9. TONE Output Test Circuit


Figure 10. Standby Supply Current as a Function of Supply Voltage; Oscillator OFF


Figure 12. Operating Supply Current as a Function of Supply Voltage; Oscillator ON; Dual-Tone at TONE


Figure 14. DTMF Output Voltage Levels as a Function of Operating Supply Voltage; $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$


Figure 15. Dual-Tone Output Voltage Level as a Function of Output Load Resistance


Figure 16. Typical Frequency Spectrum of a Dual-Tone Signal After Flat-Band Amplification of 6 dB


Figure 17. PCD3311 Driven by a Microcontroller with Parallel Data Bus


NOTE:
The PCD3343 is a single-chip 8-bit microcontroller with $3 k$ ROM/224 RAM bytes
The same application is possible with the PCD3311 with MODE $=V_{S S}$
Figure 18. PCD3312 Driven by Telephony Microcontroller PCD3343 with Serial I/O (I ${ }^{2} \mathrm{C}$ Bus)

## Signetics

## PCD3315 <br> CMOS Redial and Repertory Dialer

Product Specification

## Linear Products

## DESCRIPTION

The PCD3315 is a single-chip CMOS dialer IC for telephone sets. It has two dialing modes: pulse dialing (PD), and dual-tone multi-frequency (DTMF) when used in conjunction with tone generator PCD3312. In addition to manual dialing, it also features several automatic functions, such as redial, extended redial, note-pad, and repertory dial.

## FEATURES

- Pulse dialing
- DTMF dial control of tone generator PCD3312
- Redial
- Extended redial
- Electronic notepad
- Ten repertory dial numbers
- 18-digit capacity for each autodial memory
- $I^{2} \mathrm{C}$ compatible
- Maximum of 36 digits per call
- Flash or register recall
- Uses standard $4 \times 4$ keyboard (single- or double-contact)
- Four extra function keys: program/autodial, flash, redial, access pause
- Access pause generation and termination
- Automatic PABX-digit recognition resulting in an access pause insertion
- Hold input and access pause output (APO) to adjust the duration of the access pause and facilitate use of tone recognizers
- Four diode or strap functions: general/German, access pause time, reset delay time, general: mark-space ratio/German: prepulse
- Manual reset of autodial RAM
- On-chip power-on reset
- Programmed for improved noise immunity


## APPLICATION

- Feature phones


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 28-Pin Plastıc DIP (SOT-117D) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD3315PN |
| 28-Pin Plastic SO package <br> (SO-28; SOT-136A) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD3315TD |

## PIN CONFIGURATIONS



## block diagram of feature phone



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\mathrm{DD}}$ | Supply voltage (Pin 28) | -0.8 to +8 | V |
| $\mathrm{~V}_{1}$ | All input voltages | 0.8 to $\mathrm{V}_{\mathrm{DD}}+0.8$ | V |
| $\pm \mathrm{I}_{1} \pm \mathrm{I}_{\mathrm{O}}$ | DC current into any input or output | 10 | mA |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | 500 | mW |
| $\mathrm{P}_{\mathrm{O}}$ | Power dissipation per output | 50 | mW |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -25 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Operating junction temperature | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ | Thermal resistance (junction-to-ambient) <br> for SOT-117D <br> for SOT-136A | 120 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

DC ELECTRICAL CHARACTERISTICS $V_{D D}=2.5$ to $6 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, T_{A}=-25$ to $+70^{\circ} \mathrm{C}$; all voltages with respect to $V_{S S}$; $f=3.58 \mathrm{MHz}$ with $R_{S}=50 \Omega$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ | Supply voltage operating STOP mode for RAM retention ${ }^{1}$ | $\begin{aligned} & 2.5 \\ & 1.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ | V |
| $\begin{aligned} & I_{D D} \\ & I_{D D} \\ & I_{D D} \\ & I_{D D} \\ & I_{D D} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Supply current } \\ & \text { dialing mode } \\ & \text { at } V_{D D}=3 \mathrm{~V} \\ & \text { conversation mode } \\ & \text { at } V_{D D}=3 \mathrm{~V} \\ & S T O P \text { mode } \\ & \text { at } V_{D D}=1.8 \mathrm{~V} ; T_{A}=25^{\circ} \mathrm{C} \\ & \text { at } V_{D D}=1.8 \mathrm{~V} ; \mathrm{T}_{A}=55^{\circ} \mathrm{C} \\ & \text { at } V_{D D}=1.8 \mathrm{~V} ; \mathrm{T}_{A}=70^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 500 \\ & 270 \\ & 1.2 \end{aligned}$ | $\begin{gathered} 2.5 \\ 5 \\ 10 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| RESET I/O |  |  |  |  |  |
| $V_{\text {RESET }}$ | Switching level |  | 1.2 | 1.5 | V |
| lol | Sink current at $\mathrm{V}_{\mathrm{DD}}>\mathrm{V}_{\text {RESET }}$ |  | 7 |  | $\mu \mathrm{A}$ |
| Inputs |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input voltage LOW | 0 |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage HIGH | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}$ | V |
| $\pm 1 / 2$ | Input leakage current at $\mathrm{V}_{\mathrm{SS}}<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{DD}}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Outputs |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output voltage LOW at $\mathrm{V}_{1}=\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}},\left\|\mathrm{l}_{\mathrm{O}}\right\|<1 \mu \mathrm{~A}$ |  |  | 0.05 | V |
| lol | Output sink current LOW at $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | 0.6 | 1.5 |  | mA |
| $\begin{aligned} & -\mathrm{IOH}_{\mathrm{OH}} \\ & -\mathrm{IOH}^{2} \end{aligned}$ | Pull-up output source current HIGH (except SDA, SCL) $\text { at } V_{D D}=3 V ; V_{O}=0.9 V_{D D}$ $\text { at } \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{SS}}$ | 10 |  | 200 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |

## NOTES:

1. Because RAM is cleared if POR is activated by software, this value must be max $V_{\text {RESET }}$
2. Crystal connected between XTAL1 and XTAL2, SCL and SDA pulled to $V_{D D}$ via $56 \mathrm{k} \Omega$ resistor, CE and $\overline{\mathrm{PD}} / \mathrm{DTMF}$ at $\mathrm{V}_{\mathrm{SS}}$

## FUNCTIONAL DESCRIPTION

Power Supply ( $\mathbf{V}_{\mathrm{DD}}$; $\mathrm{V}_{\mathbf{S S}}$ )
The minimum supply voltage and supply current depend on the operating modes:

- Standby
- Conversation
- Dialing
(see Operational Description)


## Oscillator (XTAL1; XTAL2)

The timebase for the PCD3315 is a crystalcontrolled oscillator with a 3.58 MHz quartz crystal connected between XTAL1 and XTAL2. The oscillator will run when the CE $=$ HIGH. The output XTAL2 can drive the oscillator input of the PCD3312 via a capacitor.

## Keyboard Inputs/Outputs (COL 1 to 4; ROW 1 to 5)

The sense column COL 1 to COL 4 and the scanning row outputs ROW 1 to ROW 4 are directly connected to a $4 \times 4$ single-contact keyboard matrix. An extra row (ROW 5) is added to address four additional function keys that are required for autodial functions. The keyboard organization is shown in Figure 1. Keyboard entries are valid 20 ms (debounce time) after the leading edge and until 20 ms after the trailing edge of the keyboard entry.
In pulse dialing mode, the valid keys are the 10 numeric keys ( 0 to 9 ). The 6 non-numeric keys (A, B, C, D, *, \#) have no effect on the dialing and are ignored.
In DTMF dialing mode, the 10 numeric keys and the 6 non-numeric keys are valid.
Diode Option Output (DIODE)
An extra row is added to the keyboard matrix to provide several selections:

- Access pause duration
- Reset delay tıme
- Mark/space ratio or prepulse yes/no
- General or German version


Figure 1. Keyboard Organization

## Dialing Pulse and Flash Output (DP/FL)

This output drives the line interrupter circuit. In pulse dialing mode, it controls the timing for the line interrupter. This output also provides a "Flash'" pulse which generates a 95 ms line break. In the German version, this "Flash' occurs only in the DTMF dialing mode.

## Chip Enable Input (CE)

The CE input is used for hook-detection. Hook-off will result in CE $=$ HIGH. This will change the circuit state from standby to operational mode and also initialize the circuit.
When the circuit detects a line break longer than the reset delay time, it will switch the IC to the standby mode. This essentially achieves a low standby current during hookon. During access pauses, the reset delay time is longer because the telephone line supply is switched over, which may result in longer line drops.

## Mute Output (M1)

This output is active

- In pulse dialing mode; Mute $=$ HIGH during interdigit pause plus dialing pulses
- In DTMF dialing mode; Mute $=$ HIGH during DTMF bursts plus hold-over time
- During access pauses; Mute $=$ HIGH during the mute hold-over time
- During flash; Mute $=$ HIGH
- During programming

Hold Input ( $\overline{\mathrm{HOLD}}$ ); Access

## Pause Output ( $\overline{\mathrm{APO}}$ )

The hold input suspends dialing after completion of the current digit, or in pulse dialing during the inter-digit pause.
The hold function facilitates an extra time delay during dialing under the control of external circuitry, i.e., a dialing tone recognizer.
In the hold state $(\overline{\mathrm{HOLD}}=\mathrm{LOW})$, the muting output is also LOW, thus the IC is in the conversation mode. The $\overline{\mathrm{HOLD}}$ input can be


Figure 2. Automatic Variation of Length of an Access Pause Under the Control of a Dialing Tone Recognizer
controlled by the access pause output ( $\overline{\mathrm{APO}}$ ) directly, or indirectly via a dialing tone recognizer (see Figure 2). The $\overline{\text { APO output will go }}$ LOW when an access pause is recognized.

## Serial Data (SDA); Serial Clock

(SCL)
The serial I/O lines SDA and SCL are used to control the PCD3312 in the DTMF dialing mode (see Figure 4). Both outputs require external pull-up resistors.

## Dialing Mode Selection Input (PD/DTMF)

This input selects the dialing mode:

- $\overline{\mathrm{PD}} / \mathrm{DTMF}=$ LOW selects pulse dialing
- $\overline{\mathrm{PD}} / D T M F=$ HIGH selects DTMF dialing


## Reset Input/Output (RESET)

When the reset input is active High, it can be used to initialize the IC. In normal application, this is achieved by the CE input. Reset is also an output of the internal power-on reset circuit, which generates a reset pulse if $V_{D D}$ drops below 1.3V (typ.).

## OPERATIONAL DESCRIPTION

The PCD3315 has 3 operating modes:

- Standby
- Conversation
- Dialing


## Standby Mode

When the chip enable input (CE) is LOW, the IC is in the standby mode. The oscillator is switched off and the IC requires only a standby current ( $1.2 \mu \mathrm{~A}$ typ.) for memory retention.

The circuit will leave the standby mode and enter the conversation mode 0.5 ms after CE becomes High.

## Conversation Mode

In this mode, the IC is active in order to scan the keyboard entries. Mute and dialing pins are inactive. The current consumption is $270 \mu \mathrm{~A}$ (typ.) at $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$.

## Dialing Mode

The IC will be switched to the fully-operational mode in the following circumstances:

- A valid keyboard entry
- Dialing mode
- Programming mode

The current consumption is $500 \mu \mathrm{~A}$ (typ.) at $V_{D D}=3 V$.

The PCD3315 has two dialing modes:

- Pulse dialing direct via DP/FL output
- DTMF dialing via PCD3312 using the serial I/O lines SDA and SCL


## Pulse Dialing

The timing sequence for pulse dialing is shown in Figure 3a. Output DP/FL starts with
an inter-digit pause, followed by a sequence of pulses corresponding to the digit for transmission. The dialing frequency is fixed at 10 Hz ; the break and make times are 60 ms and 40 ms , respectively.
In the general version with diode option, the user can also select break and make times of 67 ms and 33 ms , respectively.
The muting pulse will overlap the total dialing sequence. After dialing, the muting output (M1) goes LOW and the circuit is switched to the conversation mode.

## DTMF Dialing

The timing sequence for DTMF dialing is shown in Figure 3b. The PCD3312 generates the selected DTMF tones via the serial I/O lines SDA and SCL. These tones are transmitted with minimum tone burst durations of 70.70 ms (for the German version 80.80 ms ). The maximum tone burst duration is equal to the key depression time.
After dialing, the muting output goes LOW after a hold-over time of 80 ms , and the circuit is switched to the conversation mode.

## Normal Dialing

The IC has a working register with a maximum capacity of 18 positions. Entries in these positions may be:

- 10 numeric digits 0 to 9
- Manually-programmed access pauses
- 6 non-numeric special keys (*, \#, A, B, C, D) in DTMF mode
If none of the special keys has been pressed, the contents of the working register will be stored automatically in the Redial Buffer. The number of digits can be extended to a maximum of 36 , but this will result in a redial memory clear after hook-on. This is also valid for manual dialing after automatic dialing.


## Automatic Dialing

In addition to manual dialing, the IC provides the following automatic functions:

- Redial of the last manually-dialed number (German version) or Redıal of the last-dialed number (general version)
- Extended redıal
- Electronic notepad
- Maximum of 10 repertory dialing numbers

The maximum capacity of the registers for these numbers is also 18 positions. The 6 non-numeric digits (*, \#, A, B, C, D) will not be stored.

To achieve these automatic dialing functions, an extra row of the keyboard is required which contains the following special function keys:

- $P$ programming/automatıc dialing
- FL flash or register recall
- R redial
- AP manual access pause entry

Besides the operational procedure for automatic dialing, there are also procedures for programming these numbers into the memory (see Table 1).

## Access Pause

During a dialing sequence, it may be necessary to insert a wait time to ensure correct dialing. A dialing sequence can always be interrupted by the $\overline{\mathrm{HOLD}}$ input through an access pause recognition, which results in a fixed time delay.
There are three ways to enter an access pause:

- At manual dialing by pressing the AP key
- At auto dialing by recognition of the AP-code in the memory
- Recognition of PABX digits, after which an automatic access pause will be inserted

Table 1. Keying Procedures for Dial and Program Operation

| MODE | OPERATION | PROGRAM |
| :--- | :--- | :--- |
| Redial | $R$ | Automatic |
| Extended redial | $P \cdot R$ | $T N \cdot P$ |
| Notepad | $P \cdot R$ | Dial $\cdot P \cdot P \cdot T N \cdot P$ |
| Repertory dial | $P \cdot d$ | $\bar{P} \cdot d \cdot T N$ |
| PABX diguts | Automatic | $\bar{P} \cdot R \cdot d_{1}\left(d_{2}\right) R d_{3}\left(d_{4}\right)$ |
| Reset autodial | Hook-on |  |
| RAM | $2,5,8,0$ |  |
|  | Hook-off |  |
|  | $2,5,8,0$ |  |

Where:
$\mathrm{P}=$ Press and release P-key $\quad \mathrm{d}=$ Digit 0 to 9
$\bar{P}=$ Press and keep P-key pressed
$R=$ Press and release R-key
TN = Telephone number
$\overline{2,5,8,0}=$ Press and keep pressed keys $2,5,8$, and 0 $2,5,8,0=$ Release keys $2,5,8$, and 0

There are four ways to terminate an access pause.

- $\overline{\mathrm{HOLD}}, \overline{\mathrm{APO}}$ pins directly interconnected; after a fixed tıme delay of 3 or 5 s in pulse dıaling; 15 or 2.5 s in DTMF dialing The fixed time delay is determıned by a dıode strap
- $\overline{\mathrm{HOLD}}, \overline{\mathrm{APO}}$ pins interconnected via an RC network; after a fixed time delay of 3 or 5 s in pulse dialing; 1.5 or 2.5 s in DTMF dialıng - plus an additional time delay determined by the RC values
- $\overline{\mathrm{APO}}$ pın enables a-dıalıng tone recognizer, which controls the $\overline{\mathrm{HOLD}}$ input (see Figure 2)
- $\overline{H O L D}$ input connected to $V_{D D}$, no access pause

During the access pause, the muting output remains active during hold-over time. In order to handle longer line drops during access pauses, the PCD3315 automatically switches to the maximum reset delay time of 320 ms .

## PABX Digits

The PCD3315 will detect pre-programmed PABX digits and insert an access pause in the dıaling sequence. The reserved capacity is for two different PABX numbers with a maximum of 2 digits each.
Program procedure: $\bar{P} \cdot R \cdot d_{1}, d_{2} R d_{3} d_{4}$.

## Notepad

In the conversation mode, the notepad procedure will overwrite the extended redial buffer, without dialing-out digits. After hook-off, this number can be recalled through the extended redial buffer.

Store procedure : P•P•TN P

$$
\text { Dıal } \cdot P \cdot R
$$

Flash (see Figure 3b)
Flash or register recall is activated by the flash key which results in a timed line break at output pin DP/FL. This line break is of a fixed 95 ms duration in both pulse and DTMF dialing modes. In the German version, it is only applicable to the DTMF mode.

In the dialing procedure, a flash entry will initialize the IC and, thus, the working register which acts like a chip enable procedure.

## Memory Clear

A built-in, manual total-memory clear to facilitate resetting of the autodial RAM after servicing, maintenance, or telephone set delivery exists.
Procedure: hook-on, press, and keep depressed keys 2, 5, 8, 0 ; hook-off, release keys 2, 5, 8, 0.

## Program Security

Security measures are incorporated in the IC to avoid incorrect dialing operations and hang-ups.
The program has a built-in RAM check procedure to protect the autodial numbers stored in the RAM. If one or more bits of this RAM are changed during standby, or the battery falls below 1.3 V (typ.), this will result in a memory clear to avoid subsequent incorrect dialing.

## Diode Options

There are 4 different diode or strap options which are an extension of the keyboard matrix. Addressing is via the 4 columns and diode pins.
There are two possibilities:

- Without diode
- With diode (cathode on row-side)

The built-in selections are shown in Table 2.

Table 2. Diode Option Selections

| COLUMN | DESCRIPTION | WITHOUT DIODE | WITH DIODE |  |
| :---: | :--- | :--- | :--- | :--- |
| 4 | Version | German | General | REMARKS |
| 1 | Break, make-tıme | $60,40 \mathrm{~ms}$ | $67,33 \mathrm{~ms}$ | General version |
| 1 | Prepulse | No | 5 s | German version |
| 2 | Access pause | 3 s | 2.5 s | Pulse dialing |
| 2 | Access pause | 1.5 s | 320 ms | DTMF dialing |
| 3 | Reset delay time | 160 ms |  |  |

Table 3. Timing Date, General Version

| SYMBOL | PARAMETER | MIN | TYP |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Without Diode | With Diode |  |
| $\mathrm{t}_{\text {RDS }}$ | Reset delay tıme |  | 160 | 320 | ms |
| $t_{\text {RDS }}$ | Reset delay tıme during access pause |  | 320 | 320 | ms |
| $t_{\text {DB }}$ | Keyboard debounce time |  | 20 | 20 | ms |
| $\mathrm{t}_{\mathrm{FL}}$ | Flash time |  | 95 | 95 | ms |
| Pulse dialing |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{D}}$ | Dial frequency |  | 10 | 10 | Hz |
| $t_{B / M}$ | Break/make time |  | 60/40 | 67/33 | ms |
| $t_{\text {IDP }}$ | Interdigit pause |  | 840 | 840 | ms |
| $t_{\text {AP }}$ | Access pause |  | 3 | 5 | s |
| $t_{H}$ | Mute hold-over time (only during access pause) |  | 1 | 1 | s |
| DTMF dialing |  |  |  |  |  |
| ${ }_{\text {t }}$ | Tone transmission time | 70 or key-down time |  |  | ms |
| $t_{p}$ | Tone pause time | 70 |  |  | ms |
| $t_{H}$ | Mute hold-over time during dialing |  | 150 | 150 | ms |
| $t_{H}$ | Mute hold-over tıme during access pause |  | 1 | 1 | S |
| $\mathrm{t}_{\mathrm{AP}}$ | Access pause |  | 1.5 | 2.5 | S |

Table 4. Timing Data, German Version

| SYMBOL | PARAMETER | MIN | TYP |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Without Diode | With Diode |  |
| $\mathrm{t}_{\text {RDS }}$ | Reset delay time |  | 160 | 320 | ms |
| $t_{\text {RDS }}$ | Reset delay tıme during access pause |  | 320 | 320 | ms |
| $t_{\text {DB }}$ | Keyboard debounce tıme |  | 20 | 20 | ms |
| Pulse dialing |  |  |  |  |  |
| $f_{D}$ | Dial frequency |  | 10 | 10 | Hz |
| $t_{B / M}$ | Break/make tıme |  | 60/40 | 60/40 | ms |
| tIDP | Interdıgıt pause |  | 840 | 840 | ms |
| $t_{\text {AP }}$ | Access pause |  | 3 | 5 | $s$ |
| $t_{H}$ | Mute hold-over time (only during access pause) |  | 1 | 3 | $s$ |
| $t_{\text {PP }}$ | Prepulse time |  |  | 20 | ms |
| DTMF dialing |  |  |  |  |  |
| ${ }^{\text {t }}$ | Tone transmission time | 80 or key-down time |  |  | ms |
| $t_{p}$ | Tone pause tıme | 80 |  |  | ms |
| $\mathrm{t}_{\mathrm{H}}$ | Mute hold-over tıme during dıalıng |  | 160 | 160 | ms |
| $t_{H}$ | Mute hold-over tıme durıng access pause |  | 1 | 1 | S |
| $t_{\text {AP }}$ | Access pause |  | 1.5 | 2.5 | S |
| $t_{\text {FL }}$ | Flash tıme |  | 95 | 95 | ms |




## Signetics

# PCD3341 <br> CMOS Repertory Telephone Set Controller 

## Preliminary Specification

## Linear Products

## DESCRIPTION

The PCD3341 is a low threshold voltage IC fabricated in CMOS. It is designed to control display, redial and repertory dialing in a telephone set. The IC has two dialing modes: Pulse Dialing (PD) and Dual Tone Multi-Frequency (DTMF). The architecture of the PCD3341 is identical to that of the PCD3343. It comprises an 8 -bit CPU, 224 RAM bytes and 3k ROM bytes (the ROM is already programmed). The operating supply voltage is 2.5 to 6.0 V with a low current consumption in all operating modes: Standby, conversation and dialing modes. Up to 18 digits and 2 manual access pauses can be stored for redial, extended redial and direct dial purposes together with onchip storage for 10 repertory numbers.
For expansion of the system, the PCD3341 provides a two-wire serial input/output port, in accordance with the $\mathrm{I}^{2} \mathrm{C}$ bus specifications, to control the DTMF tone generator, LCD drivers and additional RAMs for additional repertory numbers.

## FEATURES

- Pulse dialing
- DTMF dial control of tone generator PCD3312
- Redial/Extended Redial
- Electronic notepad
- Direct dialing (emergency call)
- On-chip storage for 10 repertory dial numbers
- 18-digit capacity for each autodial memory
- Flash or register recall
- Manual reset of autodial RAM
- On-chip power-on reset
- Programmed for improved noise immunity
- Extension possible with external RAM for up to 110 repertory dial numbers
- Four extra function keys: Program/autodial, flash, redial, access pause
- Keyboard expansion possible for 10 separate repertory dialed numbers
- Automatic recognition of PABX digits resulting in an access pause insertion
- Hold input and access pause output (APO) to adjust the duration of the access pause and facilitate use of tone recognizers
- Six diode or strap functions: Mark-to-space ratio, tone burst time, inter-digit pause time, access pause time, normal or expanded keyboard, normal or direct dialing

PIN CONFIGURATION


## BLOCK DIAGRAM



CMOS Repertory Telephone Set Controller

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 28-Pın Plastıc Dip (SOT-117D) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD3341TD |
| 28-Pın Plastıc SO (SO-28; SOT-136A) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD3341TD |

ABSOLUTE MAXIMUM RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage range (PIn 28) | -0.8 to 8 | V |
| $\pm \mathrm{I}_{\mathrm{l}}, \pm \mathrm{I}_{\mathrm{O}}$ | DC current into any input or output | 10 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | All input voltages | $\mathrm{V}_{\mathrm{SS}}-0.8$ to <br> $\mathrm{V}_{\mathrm{DD}}+0.8$ | V |
| $\mathrm{P}_{\mathrm{D}}$ | Total power dissipation | 500 | mW |
| $\mathrm{P}_{\mathrm{O}}$ | Power dissipation per output | 50 | mW |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -25 to +70 | ${ }^{\circ} \mathrm{C}$ |

DC AND AC ELECTRICAL CHARACTERISTICS $V_{D D}=3 V ; V_{S S}=0 \mathrm{~V}$; crystal parameters: fosC $=3.57954 \mathrm{MHz} ; \mathrm{R}_{\mathrm{S}}=50 \Omega$ max.; $T_{A}=25^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply |  |  |  |  |  |
| $V_{D D}$ | Operating supply voltage Operating supply current | 2.5 | 3 | 6.0 | V |
| $\begin{aligned} & I_{D D C} \\ & I_{D D D} \end{aligned}$ | Conversation mode ( $C E=1$ ) <br> Dialing mode ( $C E=1$ ) |  | $\begin{aligned} & 270 \\ & 600 \end{aligned}$ |  | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {DDO }}$ | Standby supply voltage ( $C E=0$ ) | 18 | 3 | 6.0 | V |
| IDDO | Standby supply current ( $C E=0$ ) |  |  | 2.5 | $\mu \mathrm{A}$ |
| Reset 1/O |  |  |  |  |  |
| $V_{\text {RESET }}$ lol | Switching level at $V_{D D}<V_{\text {RESET }}$ Sink current at $V_{D D}<V_{\text {RESET }}$ |  | $\begin{gathered} 1.3 \\ 7 \end{gathered}$ | 1.5 | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \end{gathered}$ |
| Inputs |  |  |  |  |  |
| $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & -\mathrm{I}_{\mathrm{LL}} \\ & \mathrm{I}_{\mathrm{LL}} \\ & \hline \end{aligned}$ | Input voltage Low (any pin) Input voltage High (any pin) Input leakage current; CE at $V_{1}=V_{S S}$ to $V_{D D}$ at $C E=1$ | $\begin{gathered} 0 \\ 07 \mathrm{~V}_{\mathrm{DD}} \end{gathered}$ |  | $\begin{gathered} 0.3 \mathrm{~V}_{\mathrm{DD}} \\ \\ 100 \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{nA} \\ \mu \mathrm{~A} \\ \hline \end{gathered}$ |
| Keyboard contact resistance |  |  |  |  |  |
| $\mathrm{R}_{\text {KON }}$ $\mathrm{R}_{\mathrm{KOFF}}$ | Keyboard ON Keyboard OFF | 100 |  | 1 | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| Outputs |  |  |  |  |  |
| loL <br> $-\mathrm{IOH}$ <br> loL <br> $-\mathrm{IOH}$ | M1, M1, M3, DP, DP <br> Output sınk current <br> at $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ <br> Output source current <br> at $\mathrm{V}_{\mathrm{OH}}=2.6 \mathrm{~V}$ (push-pull) <br> SDA, SCL <br> Output sink current <br> at $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ <br> at $\mathrm{V}_{\mathrm{OH}}=0$ to $\mathrm{V}_{\mathrm{DD}}$ (open drain) | 1.5 | 1.5 1.5 | 1 | mA <br> mA <br> mA <br> $\mu \mathrm{A}$ |

## FUNCTIONAL DESCRIPTION

## Power supply ( $\mathrm{V}_{\mathrm{DD}}$; $\mathrm{V}_{\mathrm{SS}}$ )

Power supply must be retaned for data storage.
Clock Oscillator (XTAL1; XTAL2) The time base for the PCD3341 is a crystal controlled, on-chip oscillator which is completed by connecting a 3.58 MHz crystal between XTAL1 and XTAL2. The oscillator starts when $V_{D D}$ reaches the operating voltage level and CE $=$ High. The output XTAL2 can be used to drive the oscillator input of the PCD3312.

## Chip Enable (CE)

This active-High input is used to intialize part of the system, to select the operational or standby mode, and to handle line power breaks.

## Pulse Dialing Outputs (DP; $\overline{\text { DP }}$ )

DP output drives an external switching transistor or relay in pulse dialing mode. This output is also used to pulse out a calibrated FLASH pulse (recall register) of 90 ms duration as soon as the keyboard input FLASH is activated by depressing the key $F$. The FLASH function acts like CE with respect to redial.

## Muting Outputs (M1; $\overline{\text { M1; }}$ M3)

M1 output is used for muting during the dialing sequence For pulse dialing, M1 goes High with the first inter-digit pause and remans active for 33 or 40 ms (mark-to-space selection) following the last break pulse after the last digtt held in store has been transmitted. In DTMF dialing, input PD/DTMF is High. M1 is High as long as two out of the eight frequency signals are sent, then remains High for an additional 80 ms (hold-over time). $\overline{\mathrm{M} 1}$ output is the inverted output of M1.

M3 output is an AND function, with $\overline{\mathrm{DP}}$ and M1 as input, used for direct drive of a switching transistor for dialing pulses and muting.

## Hold input (HOLD; Access Pause Output ( $\overline{\mathrm{APO}}$ )

The hold input suspends dialing after completion of the current digit, or in pulse daling during an inter-digit pause.

The hold function facilitates an extra time delay during dialing under control of external circuits (dialing tone recognized). In the hold state ( $\overline{\mathrm{HOLD}}=$ Low), the muting output is also Low, thus the IC is in the conversation mode. The $\overline{\text { HOLD input can be controlled by the }}$ access pause output (APO) directly or ind1rectly via a dialing tone recognizer (see Figure 1). The tone recognizer automatically terminates access pauses upon receipt of the access tone, regardless of whether this occurs during or after the access pause time
( $\mathrm{t}_{\mathrm{AP}}$ ). The $\overline{\mathrm{APO}}$ output will go Low when an access pause is recognized.

## Serial Data (SDA); Serial Clock (see Figure 4)

The serial I/O lines, SDA and SCL, are used to control the PCD3312 in the DTMF dialing mode, addtional RAMs (PCD8570) for repertory and LCD drivers (PCF8577). Both outputs require external pull-up resistors.

## Keyboard Inputs/Outputs (COL 1 to 6; ROW 1 to 6)

The sense column inputs, COL 1 to COL 6 and the scanning row outputs ROW 1 to ROW 6 , are directly connected to a $4 \times 4$ single contact keyboard matrix. The keyboard organization is shown in Figure 2. In the pulse dialing mode the valid keys are the 10 numeric keys ( 0 to 9 ). The 6 non-numeric keys ( $A, B$, $\mathrm{C}, \mathrm{D},{ }^{*}, \#$ ) have no effect on the dialing. In the DTMF dialing mode, the 10 numeric keys and the 6 non-numeric keys are valid. Onchip repertory dialing uses the 10 numeric numbers (no external RAM).
With extended repertory dialing, 10 extra keys (M1 to M10) are used (on-chip or external RAM). Row 5 of the keyboard contains the following special function keys:

- P Memory clear and programming (notepad)
- FL Flash or register recall
- R Redial
- AP Manual access pause entry

Diode Options (ROW 6)
ROW 6 is added to the keyboard matrix to provide the following selections:

Mark-to-space ratıo (M/S)
OFF M/S 3:2
ON M/S 2:1
Tone burst time ( $\mathrm{t}_{\mathrm{T} \mathrm{B}}$ )
OFF $\mathrm{t}_{\text {TB }}=70 \mathrm{~ms}$
$\mathrm{ON} \quad \mathrm{t}_{\mathrm{TB}}=100 \mathrm{~ms}$
Inter-digit pause (IDP)
OFF IDP $=900 \mathrm{~ms}$
$\mathrm{ON} \quad \mathrm{IDP}=500 \mathrm{~ms}$
Access pause time ( $\mathrm{t}_{\mathrm{AP}}$ )
OFF $\mathrm{t}_{\mathrm{AP}}=1.5 \mathrm{~s}$ (DTMF; 3s (PD))
$\mathrm{ON} \quad \mathrm{t}_{\mathrm{AP}}=2.5 \mathrm{~s}(\mathrm{DTMF} ; 5 \mathrm{~s}(\mathrm{PD}))$
Keyboard expansion (EKB)
OFF normal keyboard
ON expanded keyboard
Normal/direct call (N/D)
OFF normal call mode
ON direct call (emergency)

## Dialing Mode Selection Input (미/DTMF)

This input selects the dialing mode:

- $\overline{\mathrm{PD}} / \mathrm{DTMF}=$ Low selects pulse dialing
- $\overline{\mathrm{PD}} / \mathrm{DTMF}=$ High selects DTMF dialing


## Reset Input/Output (RESET)

When the reset input is active-High, it can be used to initialize the IC. In normal application this is achieved by the CE input. Reset is also an output of the internal power-on reset circuit, which generates a reset pulse if $V_{D D}$ drops below 1.3 V (typ.).

## OPERATION

The PCD3341 has 3 operating modes:

- Standby
- Conversation
- Dialing


## Standby Mode

When the chip enable input (CE) is Low, the IC is disabled. In the standby mode, the only current drawn is from a back-up supply (battery or line powered) for memory retention, holding up to 13 call numbers for repertory and redialing.

## Conversation Mode

After the handset is lifted, CE is activated and $V_{D D}$ rises to the working voltage. M1 muting is inactive and speed or dial tone can be heard. With the oscillator operating, the chip is ready to accept keyboard entries. Current consumption is $<300 \mu \mathrm{~A}$.

## Dialing Mode

The dialing mode starts with first valid keyboard entry when it initiates:

- a normal call of a newly dialed number
or
- a repertory or redialing cycle of previously entered and stored numbers

The current consumption is $<600 \mu \mathrm{~A}$.
Pulse Dialing ( $\overline{\mathrm{PD} / \mathrm{DTMF}}=$ Low)
The keyboard entry initiates a recall from a previously stored number, or is a simultaneous keying-in and pulsing-out activity, with storing for possible later recall. If in the recalled number or at keying-in the keys *, \#, A, B, C, D keys are used, these digits will not be transmitted. Normally, keying-in is followed by an inter-digit pause of 900 or 500 ms duration (diode option IDP), followed by a sequence of pulses corresponding to the present digit in store. Each pulse starts with a mark (line break) followed by space (line make).
The pulse period is 100 ms with a mark-tospace ratio of 3:2 or 2:1 (diode option). After transmission of a digit, the next digit will be
processed again, startıng with an inter-digit pause. The pulsing is suspended if $\overline{H O L D}$ goes Low. It will be terminated if the current memory content has been transmitted, or the handset is replaced ( $C E=$ Low $<t_{R D}$ ). The pulses are available on the DP line. After completion of the number string, M1 goes Low and the circuit changes from the dialing mode to the conversation mode.

Dual Tone Multi Frequency Dialing ( $\overline{\mathrm{PD}}$ / DTMF = HIGH)
The PCD3341 converts keyboard inputs into serial data via the $I^{2} \mathrm{C}$ bus lines SDA and SCL, suitable for control of the PCD3312 DTMF tone generator. These tones are transmitted with minimum tone burst durations of 70.70 ms . The maximum tone burst duration is equal to the key depression time. With redial and repertory dialing, tones are automatically fed at a rate of 70.70 ms . After dialing, the muting output goes Low after a hold-over time of 80 ms , and the circuit is switched to the conversation mode.

## SYSTEM EXTENSION

The PCD3341 can control the extensions of a telephone set via its $I^{2} \mathrm{C}$ bus. Both in DTMF dialing and pulse dialıng, an extended repertory dialer provides more than 10 stored onchip numbers, and the indication on an LC display of all keys pressed (programming or dialing procedure).

The following ICs can be used in combination with the PCD3341:

- PCD3312 DTMF generator
- PCD8570 $256 \times 8$ statıc CMOS RAM
- PCF85772 LCD drivers in LCD module


## DTMF Dialing

By using a PCD3312 DTMF generator with $I^{2} \mathrm{C}$ bus interface, the PCD3341 may be extended to Dual Tone Multı Frequency dialing applications. This is selected when the input pin $\overline{\mathrm{PD}} / \mathrm{DTMF}=$ High. DTMF dialing is much faster than pulse dialing. Each keypad digit corresponds to a unique combination of two frequencies: One from a group of 4 high frequencies, and one from a group of 4 low frequencies. Both frequencies are applied simultaneously to the line. The PCD3341 is capable of directly driving the PCD3312 oscillator.

## Repertory Dialing

If more than 10 stored numbers are required, repertory dialing can be extended by the $I^{2} \mathrm{C}$ bus lines and external CMOS RAMs (PCD8570) with serial interface. With a RAM capacity of $256 \times 8$ bits, another 20 stored numbers can be added. A maximum of 5 external RAMs can be served by the PCD3341 directly. This provides a telephone with a total capacity of 110 (100) stored
numbers. The number of external RAMs connected on the $I^{2} \mathrm{C}$ bus lines is automatically checked by the PCD3341 at initial turn-on.

To identify each RAM, the PCD8570 has 3 hardware address pıns (A2, A1, A0) which allow a maxımum of 8 RAMs to be connected

## Display

To display the dialed phone number or programmed number, the PCD3341 provides the signals to control an LC Display module using two PCD8577 duplex drivers These signals are fed via the $I^{2} \mathrm{C}$ bus lines. In the dialing and programming modes, the digits are displayed from right to left in the sequence entered by the keyboard. The access pause is indicated by the bar If the number of digits exceeds 16 , they drop out on the left side of the display

## OPERATING PROCEDURE

## Initialization

At the first application of the standby power supply, the PCD3341 will clear the RAM in order to avoid a wrong content By lifting the handset, the buffer capacitor for $V_{D D}$ is charged to the operating voltage. CE will then be activated. Within start-up time, the oscillator starts and the initialization program begins.

## Automatic Access Pause

## Setting

Before the start procedure, the system can also be initialized by setting the access pause system (e.g., for PABX applications) The circuit will automatically insert an access pause after recognition of access of a number within a digit group This (or these) digit(s) must be programmed. Up to a maximum of 3 digits per group can be programmed.

The procedure is as follows.

- Depress and hold pushbutton $P$
- Press and release pushbutton R
- Enter 1, 2 or 3 digits as access digit for first group
- Release pushbutton P (only if no second group is required)
- Press and release pushbutton R
- Enter 1, 2 or 3 digits for second group
- Release pushbutton $P$

Apart from the procedure that automatically detects and inserts access pause(s), a telephone number with up to 2 additional manually inserted access pauses can be dialed or programmed by pressing button AP. In DTMF dialing mode, each access pause has a duration of 1.5 or 2.5 seconds. In the PD mode, each access pause has a duration of 3 or 5 seconds.

## Data Entry

The debounce keyboard entries are written into the on-chip CMOS RAM in consecutive order.

## Dialing

If the first pushbutton pressed is 0 to 9 in pulse dialing, or $0-9, A$ to $D,{ }^{*}$, \# in DTMF dıalıng, digits are entered into the redıal register after initial clearing. During the data entry, the circuit starts with the transmission of the call, and is unaffected by the speed of entry. Transmission continues as long as further data input has to be processed Up to 18 digits can be stored in the redial register. After the main store overflows, a 10 digit First-In/First-Out register (FIFO) takes over as buffer. After transmitting the first digit of the FIFO register, this position is automatically cleared to provide space for the storage of new data. In this way, the total number that can be transmitted is unlimited, provided the key-in rate is not excessive. However, if the FIFO register overflows (more than 10 digits in store), further input will be ignored.

## Redial

If the first digit entered is 'REDIAL', R, the stored number in the redial register will be recalled and transmitted. If the current content is less than 18 digits, new digits entered are appended automatically to the redial number. After the 18th digit has been entered, the FIFO register will take over as previously described in the dialing section.

## Extended Redial

The dialed number is saved in the extended redial buffer if pushbutton $P$ is the last key pressed before the handset is replaced

Pressing and releasing pushbutton $P$, followed by pressing and releasing R, will cause the extended redial register to be recalled and transmitted in the same manner as by

Table 1. Repertory Number Organization

| PCD8570 ADDRESS |  | KEYBOARD DIGIT(S) |  |  |
| :---: | :---: | :---: | :---: | :---: |
| A2 | A1 | A0 | Without EKB | With EKB |
| 0 | 0 | 0 | 10 to 29 | 00 to 19 |
| 0 | 0 | 1 | 30 to 49 | 20 to 39 |
| 0 | 1 | 0 | 50 to 69 | 40 to 59 |
| 0 | 1 | 1 | 70 to 89 | 60 to 79 |
| 1 | 0 | 0 | 90 to 99 | 80 to 99 |
| PCD3341 |  | 00 to 09 | M1 to M10 |  |

redial. If fewer than 18 digits are contained in the extended redial register, digits can be added untıl the total content is 18. After the 18th digit the FIFO register will take over as before. The original number is not affected by the new digits.

## Direct Call/Emergency Call

This is a dıode option usually operated by a turn key switch. If set, the programmed number will be dialed by pressing any key. In the normal mode, the turn key switch is positioned OFF, with the diode option OFF.
'Programmed" is achieved by liftıng the handset, depressing the $P$ pushbutton with the key in the OFF position, then turning the key switch to the ON position (diode option ON). The required telephone number is now entered. Pushbutton $P$ can now be released and the handset replaced.

After programming, the key switch can remain in the ON position (activating emergency call), or be switched off (normal mode). If the key switch is in the ON position, emergency calling is possible by removing the handset and pressing any pushbutton.

## Repertory Dialing

The PCD3341 has an on-chip CMOS RAM to store up to ten 18 digit numbers, and can be extended up to 100 (110) numbers using CMOS RAMs with 2 -line serial interface. The circuit automatically checks the number of external RAMs If no external RAM is connected, the on-chip repertory is limited to 10 numbers. In this application the standard keypad ( 0 to 9 ) and one digit address can be used. With the diode option EKB (expanded keyboard) ON, the extended keypad matrix (M1 to M10) can be used to access the onchip repertory. If external RAMs are connected, the capacity of the repertory can be increased up to 100 (110) numbers. In this application, the standard keypad ( 0 to 9 ), and/or the extended keypad (M1 to M10), can be used to access the repertory (see Table 1).
Programming is possible only after the handset is lifted and no pushbutton is operated before P. Programming is achieved by pushbutton $P$ being continually depressed, entering the repertory address of one or two digits, followed by the number (including access digits), then releasing pushbutton P . The designated telephone number, including access digits, is dialed after pressing pushbut-

Table 2. Display Indications

| PROCEDURE | KEY PROCEDURE | DISPLAY INDICATION |
| :---: | :---: | :---: |
| Programmıng automatic access pauses after access digits | PR00R9 | Pr-00-9 |
| Dialing | 004627530 | 00-4627530 |
| Redial | R | $r=00-4627530$ |
| Extended redial programming dialing | $\begin{aligned} & 004627530 \\ & \text { PR } \end{aligned}$ | $\begin{aligned} & 00-4627530 \mathrm{P} \\ & \mathrm{Pr}=00-4627530 \end{aligned}$ |
| Emergency redial programming dialing | N/D OFF, $\bar{P}, N / D$ ON (+TN) N/D ON any key | $\begin{aligned} & \mathrm{PH}-00-4627530 \\ & \mathrm{H}=00-4627530 \end{aligned}$ |
| Repertory programming dialing | $\begin{aligned} & \overline{\mathrm{P}} 12004627530 \\ & \overline{\mathrm{P}} 12 \end{aligned}$ | $\begin{aligned} & \mathrm{P} 12-00-4627530 \\ & \mathrm{P} 12=00-4627530 \end{aligned}$ |
| Repertory with extended keyboard programming dialing | $\overline{\text { PM1 }} 1004627530$ M1 | $\begin{aligned} & \text { PM1-00-4627530 } \\ & \text { M1 }=00-4627530 \end{aligned}$ |
| Note pad programming | PP0080808P | 7530PP00-808080P |
| Note pad dıaling | PR | 00-808080 |
| Error | Incorrect key procedure | 三 |

## NOTES:

Where: $\mathrm{TN}=$ Telephone number
$P=$ Depress and release pushbutton $P$
$\bar{P}=$ Depress pushbutton $P$ continually during programming
$R=$ Depress and release pushbutton $R$
ton P followed by the address. With the extended keypad, a single address pushbutton is required. After transmission of the repertory sequence, it is possible to manually enter additional digits (see Redial).

## Successive Repertory Dialing During a Call (Chain Dialing)

It is possible to dial more than one repertory number during one single telephone call. The following procedures are possible:

- Redial, extended redial, or a repertory number followed by new digits
- Repertory number followed by one or more repertory numbers
- Normal dial, redial or extended redial, followed by one or more repertory numbers


## Note Pad

Note pad provides the facility to store a number during the conversation mode without
dialing and muting. This number will be stored in the extended redial register and recalled with the extended redial procedure. The programming procedure is as follows:

- Depress and release pushbutton $P$
- Depress and release pushbutton $P$
- Enter the telephone number
- Depress and release pushbutton $P$

If a wrong number is entered, correction is achieved by restarting the programming procedure.

A built-in memory clear facilitates resetting of the autodıal RAM after servicing, maintenance or telephone set delivery. The procedure is as follows:

- Hook-on, depress and keep depressed keys 2, 5, 8, and 0
- Hook-off, release keys 2, 5, 8, and 0


Figure 1. Automatic Variation of Length of an Access Pause Under Control of a Dialing Tone Recognizer



Figure 3. Pulse Dialing; DTMF Dialing


Figure 4. Keyboard Entry With Noise Debounced


WF23400s
Figure 5. Access Pause With Reset BY, Internal 3s Timer, Key R, Tone Recognizer


Figure 6. PCD3341 in Combination With PCD3312 (DTMF Dialer), PCD8570 (2k RAM) and PCF (Display Drivers)

## Product Specification

Linear Products

## DESCRIPTION

The PCD3343 is a single-chip 8-bit microcontroller fabricated in CMOS. It has special on-chip features for application in telephone sets. The device is maskprogrammable, designed to provide telephone dialing facilities such as redial, repertory dial, emergency call, keyboard scan, and pulse dial and/or DTMF dial via dedicated peripheral.

## FEATURES

- 8-bit CPU, ROM, RAM, I/O in a single 28-lead DIP or SO package
- 3K ROM bytes
- 224 RAM bytes
- 20 quasi-bidirectional I/O port lines
- Two test inputs: one of which is also the external interrupt input (CE/TO)
- Single-level vectored interrupts: external, timer/event counter, serial I/O
- Serial I/O which can be used in bus systems with more than one master (serial I/O data via an existing port line and clock via a dedicated line)
- 8-bit programmable timer/event counter
- Over 80 instructions (based on MAB8048, MAB8400 and PCF8500)
- All instructions 1 or 2 cycles
- Clock frequency 100 kHz to 10 MHz
- Single supply voltage from 1.8 V to 6 V
- Low standby voltage and current
- STOP and IDLE mode
- On-chip oscillator with output drive capability for peripherals (e.g., PCD3312 DTMF generator)
- Configuration of all I/O port lines individually selected by mask: pull-up, open-drain or push-pull
- Power-on reset circuit and low supply voltage detection


## PIN CONFIGURATION



- Reset state of all ports individually selected by mask
- Operating temperature range: -25 to $+70^{\circ} \mathrm{C}$


## APPLICATIONS

- Feature phones
- Pay telephones
- Control application with low voltage/current requirements


## PIN CONFIGURATION



## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 28-Pin Plastic DIP (SOT-117D) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD3343PN |
| 28-Pin Plastic SO Package <br> (SO-28, SOT-136A) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD3343TD |

## BLOCK DIAGRAM



Connection of EPROM to 'Piggy-back' Package PCF8500B


## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $V_{D D}$ | Supply voltage (Pın 28) | -0.8 to +8 | V |
| $V_{1}$ | All input voltages | 0.8 to $V_{D D}+0.8$ | V |
| $\pm \mathrm{l}_{1}, \pm \mathrm{l}_{0}$ | DC current into any input or output | 10 | mA |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation ${ }^{1}$ | 500 | mW |
| $\begin{aligned} & \mathrm{P}_{\mathrm{O}} \\ & \mathrm{P}_{\mathrm{O}} \end{aligned}$ | Power dissipation per output except P23, SCLK P23, SCLK | $\begin{gathered} 50 \\ 180 \end{gathered}$ | $\begin{gathered} \mathrm{mW} \\ \mathrm{~mW} \end{gathered}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -25 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Operating junction temperature | 125 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Thermal resistance (junction to ambient)
for SOT-117D $\theta_{\text {JA }}$ max. $=120^{\circ} \mathrm{C} / \mathrm{W}$
for SOT-135A $\theta_{\mathrm{JA}}$ max. $=60^{\circ} \mathrm{C} / \mathrm{W}$.
for SOT-136A $\theta_{\mathrm{JA}} \max .=150^{\circ} \mathrm{C} / \mathrm{W}$

DC ELECTRICAL CHARACTERISTICS $V_{D D}=275$ to $6 \mathrm{~V} ; \mathrm{V}_{S S}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; all voltages with respect to $\mathrm{V}_{S S}$; $f=3.58 \mathrm{MHz}$ with $R_{S}=50 \Omega$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ | Supply voltage operating (see Figure 20) STOP mode for RAM retention | $\begin{aligned} & 1.8 \\ & 1.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 6 \\ & 6 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \\ & \hline \end{aligned}$ |
| IDD <br> IDD <br> IDD | ```Supply current operatıng at }\mp@subsup{V}{DD}{}=3V\mathrm{ (see Figure 21) IDLE mode at }\mp@subsup{V}{DD}{}=3V\mathrm{ (see Figure 22) STOP mode (see Figure 23)}\mp@subsup{}{}{1 at }\mp@subsup{V}{DD}{}=1.8V; TA=25\mp@subsup{}{}{\circ}\textrm{C at VDD=1.8V; TA = 55 ' C at }\mp@subsup{V}{DD}{}=1.8V;\mp@subsup{T}{A}{}=7\mp@subsup{0}{}{\circ}\textrm{C``` |  | $\begin{aligned} & 600 \\ & 300 \\ & 1.2 \end{aligned}$ | $\begin{gathered} 2.5 \\ 5 \\ 10 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |

Reset I/O

| $V_{\text {RESET }}$ | Switching level |  | 1.3 |  | $V$ |
| :---: | :--- | :---: | :---: | :---: | :---: |
| IOL | Sink current <br> at $V_{\text {DD }}>V_{\text {RESET }}$ |  | 7 |  | $\mu \mathrm{~A}$ |


| $\mathrm{V}_{\text {IL }}$ | Input voltage Low | 0 | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage High | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | $V_{D D}$ | V |
| $\pm 1$ IL | Input leakage current at $\mathrm{V}_{\mathrm{SS}}<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{DD}}$ |  | 1 | $\mu \mathrm{A}$ |


| $\mathrm{V}_{\text {OL }}$ | Output voltage Low at $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}} ; \mathrm{I}_{\mathrm{O}} \mid<1 \mu \mathrm{~A}$ |  |  | 0.05 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{loL} \\ & \mathrm{lOL}_{\mathrm{OL}} \end{aligned}$ | Output sink current Low <br> at $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ except P23/SDA, SCLK (see Figure 24) P23/SDA, SCLK (see Figure 25) | $\begin{gathered} 075 \\ 1.5 \end{gathered}$ | 1.5 |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\begin{aligned} & -\mathrm{l}_{\mathrm{OH}} \\ & -\mathrm{IOH}_{\mathrm{OH}} \\ & \hline \end{aligned}$ | Pull-up output source current High (see Figure 26) at $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.9 \mathrm{~V}_{\mathrm{DD}}$ <br> at $V_{D D}=3 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{SS}}$ | 25 |  | 200 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| ${ }^{-1} \mathrm{OH}$ | Push-pull output source current High at $V_{D D}=3 V ; V_{O}=V_{D D}-0.4 V$ | 075 | 1.5 |  | mA |

NOTE:
1 Crystal connected between XTAL 1 and XTAL 2, SCL and SDA pulled to $V_{D D}$ via $56 \mathrm{k} \Omega$ resistor, CE and $T 1$ at $V_{S S}$
AC ELECTRICAL CHARACTERISTICS Rise and fall times between 10 and $90 \%$ levels, $C_{L}=50 \mathrm{pF}$

| SYMBOL | PARAMETER | At $70^{\circ} \mathrm{C}$ Maximum Value |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Supply voltage | 1.8 | 3.0 | 6.0 | V |
| $t_{F}$ | Fall time | 200 | 100 | 70 | ns |
| $t_{R}$ | Rise tıme | 200 | 100 | 80 | ns |

## FUNCTIONAL DESCRIPTION

## Bond-Out Version PCF84C00B

The PCF84C00B is a microcontroller that contans no on-board ROM, but has all address and data lines brought out to access an external ROM or EPROM. This version has more pins than the PCD3343 with on-board ROM. The RAM has 256 bytes. It can address 8 k bytes of ROM.

## 'Piggy-Back' Version PCF84C00B

The PCF84C00B is a special package that has standard pinning to the bottom which facilitates insertion as a mask-programmed device. An EPROM can be mounted on top in an additional socket. The total package height is greater than the standard DIP package. The RAM has 256 bytes and can also address 8 k bytes of program memory.

## Program Memory PCD3343

The program memory consists of 3072 bytes (8-bit words), in a read-only memory (ROM). Each location is directly addressable by the program counter. The memory is mask-programmed at the factory. Figure 1 shows the program memory map.

Four program memory locations are of special importance:

- Location 0: contains the first instruction to be executed after the processor is initialized (RESET),
- Location 3: contains the first byte of an external interrupt service subroutine,
- Location 5: contans the first byte of a serial I/O interrupt service subroutine,
- Location 7: contains the first byte of a timer/event counter interrupt service subroutine.

Program memory is arranged in banks of $2 k$ bytes, which are selected by SEL MB instructions. The program memory is further divided into location 'pages', each of 256 bytes. This latter division applies only for conditional branches. Memory bank boundaries can be crossed only by using the unconditional branch instructions after the appropriate memory bank has been selected. A CALL instruction can transfer control to a subroutine on any 'page'; RET and RETR instructions can transfer control from a subroutine back to the main program.

## Data Memory PCD3343

Data memory consists of 224 bytes (8-bit words), random-access data memory (RAM). All locatoons are indirectly addressable using RAM pointer registers; up to 16 designated locations are directly addressable. Memory also includes an 8 -level program counter stack addressed by a 3 -bit stack pointer. Figure 2 shows the data memory map.

## Working Registers

Locations 0 to 7 are designated as working registers, directly addressable by the direct
register instructions. Ease of addressing, and a minimum requirement of instruction bytes to manipulate their contents, makes these locations suitable for storing frequently addressed intermediate results. This bank of registers can be selected by the SEL RBO instruction.

Executing the select register bank instruction SEL RB1 designates locations 24 to 31 as working registers instead of locations 0 to 7 , and they are then directly addressable. This second bank of working registers may be used as an extension of the first or reserved for use during interrupt service subroutines, saving the first bank for use in the main program. If the second bank is not used, locations 24 to 31 may serve as general purpose RAM.

The first locations of each bank contain the RAM pointer registers R0, R1, R $0^{\prime}$, and $\mathrm{R1}^{\prime}$, which indirectly address all RAM locations.

All RAM locations make efficient program loop counters when used with the decrement register and test instruction DJNZ.

## Program Counter Stack

Locations 8 to 23 may be designated as an 8 level program counter stack (2 locations per level), or as general purpose RAM. The program counter stack (Figure 3) enables the processor to keep track of the return addresses and status generated by interrupts or CALL instructions by storing the contents of the program counter prior to servicing the subroutine. A 3-bit stack pointer determines

which of the eight register pars of the program counter stack will be loaded with the next generated return address.

The stack pointer, when intialized to 000 by RESET, points to RAM locations 8 and 9. On the first subroutine CALL or interrupt, the contents of the program counter and bits 4,6 , and 7 of the program status word (PSW) are transferred to locations 8 and 9. The stack pointer increments by one and points to locations 10 and 11 ready for another CALL. Because an address may be up to 13 bits long, two bytes must be used to store each address.

At the end of a subroutine, which is signalled by a return instruction (RET or RETR), the stack pointer decrements by one and the contents of the register pair on top of the stack are transferred to the program counter. The saved PSW bits are transferred to the PSW only by the RETR instruction.

If not all 8 levels of subroutine and interrupt nesting are used, the unused portion of the stack may be used as any other indirectly addressable RAM locations. Possible locations from 32 to 223 may be used for storage of program variables or data.

Nesting of subroutines within subroutines can continue up to 8 times without overflowing the stack. If overflow does occur, the deepest address stored (locations 8 and 9) will be overwritten and lost since the stack pointer overflows from 111 to 000. It also underflows from 000 to 111.
The value of the saved contents of the program counter is different for an interrupt CALL compared to a normal CALL to subroutine. With an interrupt CALL, the program counter return address is saved; with a subroutine CALL, the saved program counter value is one less than the program counter return address.


## IDLE and STOP Modes

## IDLE Mode

When the microcontroller enters the IDLE mode via the IDLE instruction ( $H^{\prime} 01^{\prime}$ ), the oscillator, timer/counter, and serial I/O are kept running. The microcontroller exts from the IDLE mode by one of three interrupts if they are enabled, or by activatıng a RESET. If the interrupt is not enabled the processor will remain in the IDLE mode. An active signal on the RESET pin restarts the microcontroller and a normal RESET sequence is executed (see Figure 4).
An active signal coming from an enabled interrupt causes the execution of the normal interrupt routine since normal interrupt scanning is still being carried out A Low-to-High transition on the external interrupt pin (CE/ $\overline{\mathrm{TO}}$ ) reactivates the microcontroller. A High
level applied to CE/TO will reactivate the microcontroller only in the STOP mode. Thus, If $\mathrm{CE} / \overline{\mathrm{TO}}$ was High before the microcontroller entered the IDLE mode, it must go LOW before the microcontroller can be reactivated (see Figure 5).
Wake-up from the IDLE mode is ensured when CE/TO is Low for 4CP (clock periods) followed by a High for 7CP. After the initial forced CALL H'003' operation ( 60 CP ) the program continues with the external interrupt service routine.

## STOP Mode

The microcontroller enters the STOP mode by the STOP instruction ( $\mathrm{H}^{\prime} 22^{\prime}$ ). The oscillator is switched off. The internal status of the CPU, RAM contents, and the state of I/O ports are not affected. The microcontroller can be brought out of the STOP mode by an


Figure 4. Exit from IDLE Mode via a RESET


Figure 5. Exit from IDLE via an Interrupt

active signal at the external interrupt input or by an external RESET signal. When one of these two signals is applied, an internal delay of 1866 CP is provided to ensure that all internal clocks are operating correctly before restart (see Figure 6).

If the microcontroller exits from the STOP mode by activating RESET, a normal RESET sequence is executed.
If the microcontroller exits the STOP mode by pulling the external interrupt input pin High, an interrupt sequence is executed only if the external interrupt is enabled. In this event the microcontroller resumes the normal program sequence after returning from the interrupt routine, as in the normal mode. If the interrupt is not enabled, it continues the normal pro-
gram sequence, executing the instruction following the STOP instruction.
The microcontroller is restarted by a High level applied at the CE/TO pin, and not by a Low-to-High transition as in a normal interrupt mechanism
When the CE/ $\overline{T O}$ level is active during the STOP instruction, no STOP is executed.
A High level on the external interrupt input of at least $1 \mu \mathrm{~s}$ will cause the microcontroller to exit the STOP mode

## I/O Facilities

The PCD3343 family has 23 I/O lines arranged as:

- Port 0: Parallel port of 8 lines (P00 to P07).
- Port 1: Parallel port of 8 lines (P10 to P17).
- Port 2: Parallel port of 4 lines (P20 to P23).
- SCLK: Serial 1/O consistıng of a data line shared with a parallel port line (P23) and a separate clock line SCLK.
- CE/TO: External interrupt and test input. When used as a test input can be directly tested by conditional branch instructions JTO and JNTO.
- T1: Test input which can alter program sequences when tested by conditional jump instructions JT1 and JNT1. T1 also functions as an input to the 8-bit tımer/event counter.


Figure 7 Timing Diagram of all Ports on in and OUTL Instructions,
for ANL and ORL instructions, the Ports Change on the Time Stot 7 of Cycle 2

## Parallel Ports

All parallel ports can be used as outputs or inputs. Their structure is quasi-bidirectional. Output data written to a port is latched and remains unchanged untıl rewritten. Input data is not latched and so must be present until read by an input instruction.

Input lines are fully CMOS compatible. Output lines can drive one LSTTL or CMOS load. Instructions, for ANL and ORL Instructions, the Ports Change on the Time Slot 7 of Cycle 2.

Figure 8 shows the quasi-bidirectional 1/O interface with push-pull output and switched pull-up current source.

Each line is pulled up to $V_{D D}$ via a constant current source (TR4), which is enabled via TR3 whenever one of the two output latches contains a logic 1 This current provides sufficient source current for a TTL High level, yet can be pulled Low by an external CMOS device, thus allowing the same pin to be used for both input and output.

When a logic 1 is written to the line for the first time ( $M Q=1, S Q=0$ ), TR2 is switched on for the duration of the internal write pulse (one oscillator period), to provide a fast transition from logic 0 to logic 1. Subsequent writing of a logic 1 to the port lines will not switch TR2 on. This prevents unnecessary current through external components connected to the port lines of the same port which might be in the input mode and also connected to ground.

When a logic 0 is written to the line, TR3 switches off the current source. Current sinking capability is provided by TR1, which is now switched on. When used as an input, a logic 1 must first be written to the line; otherwise TR1 will remain low impedance.

In telephone applications this switched pullup source may not be sufficient. Therefore, the PCD3343 offers the possibility to select individually 19 of the 20 parallel port pins (not P 23 ), by the following mask options:

Optıon 1: STANDARD PORT; quasi-bidirectional I/O with switched pull-up current source of $100 \mu \mathrm{~A}$ (typ.) and

P-channel booster transistor TR2 $(1.5 \mathrm{~mA})$. TR2 is only active during 1 clock cycle $(0.28 \mu \mathrm{~s}$ at 3.58 MHz$)$.
Option 2: OPEN-DRAIN; quasi-bidirectional I/O with only an N -channel open drain output. Application as an output requires connection of an external pull-up resistor (Figure 9).

Option 3: PUSH-PULL OUTPUT; drive capability of the output will be 1.5 mA (typ.) at $V_{D D}=3 \mathrm{~V}$ in both polarities. To avoid a large current flowing through the output transistors during the input mode, these push-pull pins must only be used as outputs (Figure 10).
Also, individual mask selection of the RESET state of these port pins can be achieved by appending the following options $S$ and $R$ to options 1, 2, or 3.
Option S-SET: after RESET this pin will be initalızed to High.
Option R-RESET: after RESET this pin will be initialızed to Low.


## CMOS Microcontroller for Telephone Sets



Figure 10. Push-pull Output

## Serial I/O (SIO)

The PCD3343 has an on-chip serial I/O interface. This SIO interface is a versatile feature in an intelligent telephone set, as shown in application diagram Figure 30.
In this application the SIO is used to communicate with the different peripherals, such as:

- DTMF generator (PCD3312)
- LCD drivers (PCF8577)
- External RAM (PCD8571)
- Clock calendar (PCB8573)

No extra hardware is required for decoding, addressing, and data processing.
Whereas a normal microcontroller must regularly monitor the serial data bus for the presence of data, the serial I/O interface detects, receives, and converts the serial data stream into parallel format without interrupting the execution of the current program. An interrupt is sent to the PCD3343 only when a complete byte is received. It then reads the data byte in one instruction. Similarly, during transmission the serial I/O interface performs parallel to serial conversion and subsequent serial output of the data. The microcontroller is only interrupted in the execution of its programmed tasks when a complete byte has been transmitted.

The design of the PCD3343 serial I/O system allows any number of devices from PCF8500 family (clips) to be connected via the two-line serial bus. The abilty of any devices to communicate, without interrupting the operation of any other devices on the bus, is an outstanding attribute of the system. This is achieved by allocating a specific 7 -bit address to each device and providing a system whereby a device reacts only to a message
prefixed with its own address or the 'general CALL' address. Address recognition is performed by the interface hardware so that operation of the microcontroller need only be interrupted when a valid address has been received. This saves significant processing time and memory space compared with a conventional microcontroller employing a software serial interface. When the addressing facility is not required, for instance, in a system with only two microcontrollers, direct data transfer without addressing can be performed. In multi-master systems, an automatically invoked arbitration procedure prevents two or more devices from continuing simultaneous transmission.

In NORMAL (running) and IDLE mode, the serial I/O logic remans active; its internal system clock will be switched off when there is no activity on the serial bus.

After execution of the STOP instruction, the oscillator of the PCD3343 is switched off. This means that the serial I/O logic will remain in the state it was at the occurrence of the STOP instructions. To avoid 'bus block" problems and to assure correct start-up of the bus after exit from the STOP mode, the user should disable the serial logic ( $\mathrm{ESO}=0$ ) prior to the execution of the STOP instruction. This must be carried out only when the PCD3343 has finished a serial data transfer.

## Serial I/O Interface

Figure 11 shows the serial I/O interface. The clock line of the serial bus has exclusive use of Pin 3 (SCLK) while the data line shares Pin 2 (serial data) with the I/O line P23 of port 2. When the serial I/O is enabled, P23 is disabled as a parallel port line; (P23 and SCLK only open dran).

The microcontroller and interface communicate via the internal microcontroller bus and the Serial Interrupt Request line. Data and information controlling the operation of the interface are stored in four registers:

- Data shift register (S0)
- Serial I/O interface status word (S1)
- Serial clock control word (S2)
- Address register


## Data Shift Register (SO)

Register SO converts serial data to parallel format and vice versa. A pending interrupt is generated only after a complete byte has been transmitted, or after a complete data byte, specific address, or 'general CALL' address has been received. The most significant bit is transmitted first.

Serial I/O Interface Status Word (S1) Register S1 provides information concerning the state of the interface and stores information from the microcontroller. Bits 0 to 3 are duplicated: control bits in these positions can only be written by the microcontroller, while interface bits can only be read.

## MST and TRX (See Table1)

These bits determine the operating mode of the serial I/O interface.

Table 1. Operating Modes of the Serial I/O Interface

| MST | TRX | OPERATING MODE |
| :---: | :---: | :--- |
| 0 | 0 | Slave receiver |
| 1 | 0 | Master receiver |
| 0 | 1 | Slave transmitter |
| 1 | 1 | Master transmitter |

## BB: Bus Busy.

This is the flag which indicates the status of the bus.

## PIN: Pending Interrupt Not

PIN = ' 0 ' indicates the presence of a pending interrupt, which will cause a Serial Interrupt Request when the serial interrupt mechanism is enabled.

ESO: Enable Serial Output
The ESO flag enables/disables the serial I/O interface: ESO = ' 1 ' enables, ESO = ' 0 ' disables. ESO can only be written by software.

BCO, BC1, and BC2
Bits $B C 0, B C 1$, and $B C 2$ indicate the number of bits received or transmitted in a data stream. These bits can only be written by software.

## AL: Arbitration Lost

The arbitration lost flag is set by hardware when the serial I/O interface, as master transmitter, loses a bus arbitration procedure.

## AAS: Addressed As Slave

This flag is set by hardware when the interface detects either its own specific address or the 'general CALL' address as the first byte of a transfer and the interface has been programmed to operate in the address recognition mode.

## ADO: Address Zero

This flag is set by hardware after detection of the 'general CALL' address when the interface is operating in the address recognition mode.

## LRB: Last Received Bit

This contans either the last data bit received or, for a transmitting device in the acknowledgement mode, the acknowledgement signal from the receiving device.

Bits AL, AAS, ADO, and LRB can only be read by software.

## Serial Clock Control Word (S2)

Bits 0 to 4 of the clock control register S2 are used to set the frequency of the serial clock signal. When a 3.58 MHz crystal is used, the frequency of the serial clock can be varied between 92 kHz and 580 Hz (see Table 2). An

Table 2. SIO Clock Pulse Frequency Control When Using a 3.58MHz Crystal

| HEXADECIMAL S20-S24 CODE | DIVISOR | $\mathrm{F}_{\text {SCLK }}(\mathrm{kHz})($ (APPROXIMATE) |
| :---: | :---: | :---: |
| 0 | Not allowed |  |
| 1 | 39 | 92 |
| 2 | 45 | 80 |
| 3 | 51 | 70 |
| 4 | 63 | 57 |
| 5 | 75 | 48 |
| 6 | 87 | 41 |
| 7 | 99 | 36 |
| 8 | 123 | 29 |
| 9 | 147 | 24 |
| A | 171 | 21 |
| B | 195 | 18 |
| C | 243 | 15 |
| D | 291 | 12 |
| E | 339 | 11 |
| F | 387 | 9.2 |
| 10 | 483 | 7.4 |
| 11 | 579 | 6.2 |
| 12 | 675 | 5.3 |
| 13 | 771 | 4.6 |
| 14 | 963 | 3.7 |
| 15 | 1155 | 3.1 |
| 16 | 1347 | 2.7 |
| 17 | 1539 | 2.3 |
| 18 | 1923 | 1.9 |
| 19 | 2307 | 1.6 |
| 1 A | 2691 | 1.3 |
| 1 B | 3075 | 1.2 |
| 1 C | 3843 | 0.93 |
| 1D | 4611 | 0.78 |
| 1E | 5379 | 0.67 |
| 1F | 6147 | 0.58 |

asymmetrical clock with a High-to-Low ratıo of $3: 1$ can be generated using Bit 5. The asymmetrical clock allows a microcontroller more time per clock period for sampling the data line, making the timing of this action less critical. Bit 6 can be used to activate the acknowledge mode of the serial I/O. S2 is a write only register.

## Address Register

The address register contains the 7-bit address back-up latches and the bit (ALS) used to enable/disable the address recognition mode. The address register can be written
using the MOV SO, A and MOV SO, \#data instructions, but only when $\mathrm{ESO}={ }^{\prime} \mathrm{O}$ '.
Serial I/O Interrupt Logic
An EN SI instruction enables and a DIS SI instruction disables the interrupt logic. When the logic is enabled, a pending interrupt results in a serial I/O interrupt to the processor, causing a CALL to location 5 in the ROM. When disabled, the presence of an interrupt is still indicated by PIN in S1, allowing the interrupt to be serviced. However, vectored interrupt will not occur.


> CMOS Microcontroller for Telephone Sets

Table 3. Serial I/O Addresses for Telephony Peripherals

| TYPE | ADDRESS |  |  |  |  |  |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| PCF8570 | 1 | 0 | 1 | 0 | A2 | A1 | AO | R/W | 2k RAM |
| PCD8571 | 1 | 0 | 1 | 0 | A2 | A1 | A0 | $R / \bar{W}$ | 1k RAM |
| PCD3311 | 0 | 1 | 0 | 0 | 1 | 0 | A0 | $R / \bar{W}$ | DTMF dialer |
| PCD3312 | 0 | 1 | 0 | 0 | 1 | 0 | AO | $R / \bar{W}$ | DTMF dialer |
| PCF8566 | 0 | 1 | 1 | 1 | 1 | 1 | 0/1 | 0 | 14 LCD driver |
| PCF8582 | 1 | 0 | 1 | 0 | A2 | A1 | A0 | R/W | $256 \times 8$ EEPROM |
| PCF8583 | 1 | 0 | 1 | 0 | 0 | 0 | A0 | $R / \bar{W}$ | $256 \times 8$ RAM with clock calendar |
| PCF8591 | 1 | 0 | 0 | 1 | A2 | A1 | A0 | $R / \bar{W}$ | A/D plus DAC |
| PCF8200 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | R/W | Speech synthesizer |
| PCD8573 | 1 | 1 | 0 | 1 | 0 | A1 | AO | $\mathrm{R} / \overline{\mathrm{W}}$ | Clock calendar |
| PCF8574 | 0 | 0 | 1 | 1 | A2 | A1 | AO | $R / \bar{W}$ | 8-bit 1/O expander |
| PCF8576 | 0 | 1 | 1 | 1 | 0 | 0 | 0/1 | 0 | 14 LCD driver |
| PCF8577 | 0 | 1 | 1 | 1 | 0 | 1 | 0/1 | 0 | 12 LCD driver |

Interrupts (see Figure 12)
When the external interrupt is enabled, a Low-to-High transition on the CE/TO input initiates an external interrupt subroutine which causes a CALL to program memory location 3 following completion of the current instruction The interrupt must remain enabled until the interrupt instruction is completed. Otherwise, the next instruction of the main program will be executed Serial I/O interrupt, when enabled, causes a CALL to location 5, and a timer/event counter overflow forces a CALL to location 7 when the timer interrupt is enabled.

When an interrupt subroutine starts, the contents of the program counter and bits 4,6 , and 7 of the PSW have been saved in the program counter stack. Accumulator contents have to be saved by software. Interrupt acknowledgement can be carried out by software via port pins. All interrupt subroutines must reside in memory bank 0 .

Since the interrupt system is single level, once an interrupt is detected all further interrupt requests are latched, but ignored, pending a RETR instruction to re-enable the interrupt logic After executing RETR, the program continues in the main part, this is independent of the occurrence of a second interrupt during the running of the first routine. If 2 or 3 interrupts occur simultaneously, their priority is:
(1) external
(2) serial $1 / 0$
(3) timer/event counter

An external interrupt can be generated by using the timer/counter in the event counter mode. The counter is first preset to ( $\mathrm{H}^{\prime} \mathrm{FF}$ ), then EN TCNTI instruction is executed A Low-to-High transition of the T1 input will then initiate an interrupt subroutine and cause a CALL to location 7.

On execution of a DIS I instruction, the PCD3343 always clears the digital filter/latch and the External Interrupt Flag.
The Timer Flag (TF) is reset only when the JTF or JNTF instruction is executed or after RESET.

The Timer interrupt Flag is set when timer overflow occurs, only if the timer interrupt is enabled

The microcontroller will exit the IDLE mode when any one of the following three interrupts is enabled

- External
- Serial I/O
- Timer/event counter

There is no internal pull-up or pull-down device connected to the external interrupt input (Pin 12) If required, Pin 12 must be externally connected to a resistor ( $R \leqslant 100 \mathrm{k} \Omega$ ) When the external interrupt is not used, Pin 12 must be connected to $\mathrm{V}_{\mathrm{SS}}$


## NOTES:

$1 \mathrm{CE} / \overline{\mathrm{TO}}$ positive edge is always latched in the digital filter/latch
2. Correct interrupt timing is ensured when CE/TO is Low for $>4 \mathrm{CP}$ followed by High for $>7 \mathrm{CP}$

3 When the interrupt-in-progress flag is set, further interrupts are latched but ignored, until RETR is executed 4. A DIS I instruction always clears a pending external interrupt

Figure 12. Interrupt Logic

## CMOS Microcontroller for Telephone Sets

## Oscillator (see Figure 13)

The 3.58 MHz oscillator can be inhibited by the STOP instruction under software control. It is also inhibited when a low voltage condition is present to prevent discharge of a weak back-up battery.
Provided the supply voltage is within the operating range, the oscillator will be restarted after a STOP instruction by a High level at either the CE/TO or RESET pin.

The oscillator has the output drive capability for the DTMF generator (PCD3311/3312) via Pin 16 (XTAL 2). An external clock can be applied to Pin 15 (XTAL 1). A machine cycle consists of ten time slots, each time slot being three oscillator periods.

In telephony applıcations the 3.58 MHz crystal provides an $8.4 \mu \mathrm{~s}$ machine cycle. The range of the clock frequency is from 100 kHz up to a maximum which is a function of the supply voltage (see Figure 20).

## Timer/Event Counter (see Figure 14)

An internal 8-bit up-counter is provided. This can count external events, modulo-32 machıne cycles, or machine cycles directly. Table 4 gives the instructions that control the counter and the prescaler, and the functions performed.

When used as a timer, the input to the counter is either the overflow or input of a 5bit prescaler. When used as an event counter, Low-to-Hıgh transitıons on Pin 13 (T1) are counted. The maximum rate at which the counter may be incremented is once every machine cycle $(182.6 \mathrm{kHz}$ for an $8.4 \mu \mathrm{~s}$ machine cycle). When the counter overflows, the timer flag is set. The flag can be tested and reset using the JTF (jump if tımer flag =1) or JNTF instruction. Overflow also generates an interrupt to the processor via setting of the Timer Interrupt Flag when the timer/event counter interrupt is enabled.

## Program Status Word (see

Figure 15)
The program status word (PSW) is an 8 -bit word (1 byte) in the CPU which stores information about the current status of the microcontroller.

The PSW bits are:

- Bits 0 to 2 Stack pointer bits $\left(\mathrm{SP}_{0}, \mathrm{SP}_{1}\right.$, $\mathrm{SP}_{2}$ )
- Bit 3 Prescaler select (PS); $0=$ modulo-32; $1=$ modulo- 1 (no prescaling)
- Bit 4 Workıng register bank select (RBS); $0=$ regıster bank 1 = register bank 0
- Bit 5 Not used (1)


Figure 14. Timer/Event Counter
Table 4. Timer/Event Counter Control

|  | TIMER MODE |  |
| :--- | :--- | :--- |
| FUNCTION | MODULO-1, MODULO-32 1 | COUNTER MODE |
| CLEAR | MOV T,A $(A)=0$ or RESET | MOV T,A $(A)=0$ or RESET |
| PRESET | MOV T,A | MOV T,A |
| START | STRT T | STRT CNT |
| STOP | STOP TCNT or RESET | STOP TCNT or RESET |
| TEST | JTF/JNTF | JTF/JNTF |
| READ | MOV A,T | MOV A,T |

NOTES:
1 With prescaler select, $P S=0$, the timer counts modulo- 32 machine cycles; with $P S=1$, it counts modulo- 1 cycles (prescaler not used), prescaler cleared with STRT T, prescaler not readable
2 READ does not disturb the counting process carry bit generated by an ADD instruction and used by the decimal adjust indicates that previous operation has resulted in an overflow of the accumulator. All bits can be read using the MOV A, PSW instruction. Bits 7 and 6 are set and cleared by CPU operation. Bit 4 can be changed by a SEL RB instruction, Bit 3 by the MOV PSW, A


Figure 15. Program Status Word
instruction, and Bits 0,1 , and 2 by the CALL, RET, or RETR instructions, and in the event of an interrupt. Bits 7, 6, and 4 are stored in

- Bit 6 Auxiliary carry (AC); halfinstruction DA A
- Bit 7 Carry (CY); the carry flag

6-69
the program counter stack during subroutine and interrupt calls. These bits are restored in the PSW with a RETR (return and restore) instruction which must be used at the end of an interrupt and can be used at the end of a normal subroutine. The RET instruction has
no restore feature and cannot be used at the end of an interrupt.

## Program Counter (see Figure <br> 16)

A 13-bit program counter is used to facilitate 8 k bytes of ROM being addressed. The
arrangement of the bits is shown in Figure 19. During an interrupt subroutine $\mathrm{PC}_{11}$ and $\mathrm{PC}_{12}$ are forced to logic 0 . All 13 bits are saved in the stack during CALL and interrupt routines.


- (MBFFO) -0 BY SEL MBO OR RESET
$($ MBFF1) $\leftarrow 0$
- (MBFFO) $\leftarrow 1$ BY SEL MB1 $($ MBFF1) $\leftarrow 0$
- (MBFFO) $\leftarrow 0$ BY SEL MB2 $($ MBFF1) $\leftarrow 1$
- (MBFFO) $\leftarrow 1$ BY SEL MB3 $($ MBFF1) $<1$

Figure 16. Program Counter

## Central Processing Unit

The PCD3343 has arithmetıc, logical, and branching capabilities. The DA A, SWAP A, and XCHD instructions sımplify BCD arithmetic and the handling of nibbles. The MOVP $A$, @A instruction permits efficient table lookup from the current ROM page.

## Conditional Branch Logic

The conditional branch logic within the processor enables several conditions, internal and external to the processor, to be tested by the user's program. Table 5 lists the conditional jump instructions used to change the program sequence. The DJNZ instruction decrements a designated register or data memory location and branches if the contents are not zero. This instruction is useful for looping control. The JMPP@A instruction allows multiway branches to destınations determined by the contents of the accumulator.
Test Input T1 (Pin 13)
The T1 input line can be used as:

- A test input for branch instructions JT1 and JNT1
- An external input to the event counter

When used as a test input:

- JT1 instruction tests for logıc 1 level
- JNT1 instruction tests for logıc 0 level

When used as an input to the event counter, T1 must be Low for $>4 \mathrm{CP}$, followed by a High for $>4 \mathrm{CP}$. The transition can be recognızed with a repetition rate of once per 30 oscillator clock periods (1 machine cycle).

Table 5. Conditional Branches

| TEST | JUMP CONDITION | JUMP INSTRUCTION |
| :--- | :--- | :--- |
| Accumulator | All bits zero | JZ |
| Accumulator bit test | Any bit non-zero | JNZ |
| Carry flag | 1 | JB0 to JB7 |
|  | 1 | JC |
| Timer overflow flag | 0 | JNC |
| Test input T0 | 1 | JTF |
|  | 0 | JNTF |
| Test input T1 | 1 | JNT0 |
|  | 0 | JT01 |
| Register | 1 | JT1 |
|  | 0 | JNT1 |

NOTE:

1. Because of the inverted interrupt input CE/TO, the conditional jump JTO is also inverted

There is no internal pull-up or pull-down resistor connected to the T1 input. If required, it must be externally connected to a resistor $(R=\leqslant 100 \mathrm{k} \Omega)$. When $T 1$ is not used, Pin 13 must be connected to $V_{D D}$ or $V_{S S}$.

## Reset (Pin 17)

A positive-going signal on the RESET input/ output:

- Sets the program counter to zero
- Selects location 0 of memory band 0 and register bank 0
- Sets the stack pointer to zero (000); pointing to RAM address 8
- Disables the interrupts (external, timer, and serial I/O)
- Stops the timer/event counter, then sets it to zero
- Sets the timer prescaler to modulo-32
- Resets the timer flag
- Sets all ports according to reset states
- Sets the serial I/O to slave receiver mode and disables the serial I/O
- Cancels IDLE and STOP mode

After the voltage is applied to RESET, an internal delay of 1866 CP is introduced before the microcontroller commences operation.

## Power-On Reset and Low Voltage Detection (see Figure 17)

In telephony applications, correct operation of the PCD3343 during moments of slowly changing supply voltages and low-voltage conditions is essential. This is achieved by
the addition of an internal power-on reset and low voltage detection circuit.

To allow an external RESET signal being fed into the PCD3343, the reset pin (Pin 17) has been configured as an input/output.

While a reset condition exists in the detection circuit, Pin 17 is pulled High by TR1 controlled by the reset circuit.

When the reset condition is not present, a pull-down current source (TR2) will be activated. TR2 forces Pin 17 Low, thus removing the RESET signal from the microcontroller.

Since the level at Pin 17 is recognized by the microcontroller, the reset tume constant can be stretched by connecting an external capacitor between $V_{D D}$ and Pin 17 (see Figure 19).

The signal at Pin 17 can also be used as an output to reset other devices in the system.
The internal reset circuit monitors the PCD3343 supply voltage. If the voltage drops below the switching level (typ. 1.3V), a reset (High) is applied to Pin 17. This reset is removed (Pin 17 goes Low), after a fixed
delay ( $t_{D}$ ), when the supply voltage rises above the switching level again. The delay ensures a complete reset even when the supply voltage quickly rises above switching level after initial switch-on.

During a low voltage condition, the oscillator is inhibited to prevent complete discharge of a weak battery. The timing of the power-onreset and low voltage detection circuit is shown in Figure 18.


TC14481S
Figure 17. Power-On Reset Configuration


Where:
(1) Oscillator inhibited
(2) Oscillator starting
(3) Oscillator running, but may be stopped with a STOP condition

Figure 18. Timing of Power-On Reset and Low Voltage Detection


## INSTRUCTION SET

The PCD3343 instruction set consists of over 80 one- and two-byte instructions, and is based on the MAB8048 instruction set. New instructions include those for serial I/O operation and memory bank selection. Program code efficiency is high because all RAM locations and all ROM locations on a 256 byte page require only a single byte address.

Table 8 gives the instruction set of the PCD3343, Table 7 shows the instruction map, and Table 6 details the symbols and definition descriptions that are used.

Table 6. Symbols and Definitions Used in Table 8

| SYMBOL | DEFINITION DESCRIPTION |
| :---: | :---: |
| A | Accumulator |
| Addr | Program memory address |
| Bb | Bit designation ( $b=0-7$ ) |
| RBS | Register bank select |
| C | Carry bit (bit CY) |
| CNT | Event counter |
| D | Mnemonic for 4-bit digit (nibble) |
| Data | 8 -bit number or expression |
| I | Interrupt |
| MB | Memory bank |
| MBFF | Memory bank flip-flop |
| P | Mnemonic for 'in-page' operation |
| PC | Program counter |
| Pp | Port designation ( $\mathrm{p}=0,1$, or 2) |
| PSW | Program status word |
| RB | Register bank |
| Rr | Register designation ( $r=0-7$ ) |
| Sn | Serial I/O register |
| SP | Stack pointer |
| T | Timer |
| TF | Timer flag |
| T0, T1 | Test 0 and 1 inputs |
| \# | Immediate data prefix |
| @ | Indirect address prefix |
| (X) | Contents of X |
| ( $(\mathrm{X})$ ) | Contents of location addressed by X |
| $\leftarrow$ | Is replaced by |
| $\leftrightarrow$ | Is exchanged with |

Table 7．PCD3343 Instruction Map


Table 8. Instruction Set

| MNEMONIC | OPCODE (HEX.) | BYTES/ CYCLES | DESCRIPTION | FUNCTION | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ACCUMULATOR |  |  |  |  |  |
| ADD A, Rr | 6* | 1/1 | Add register contents to A | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{Rr}) \quad \mathrm{r}=0-7$ | 1 |
| ADD A, @Rr | 60 | 1/1 | Add RAM data, addressed by Rr, to A | $(A) \leftarrow(A)+((R 0))$ | 1 |
|  | 61 |  |  | $(A) \leftarrow(A)+((R 1))$ |  |
| ADD A, \#data | 03 data | 2/2 | Add immediate data to A | $(\mathrm{A}) \leftarrow(\mathrm{A})+$ data | 1 |
| ADDC A, Rr | 7* | 1/1 | Add carry and register contents to A | $(A) \leftarrow(A)+(R r)+(C) \quad r=0-7$ | 1 |
| ADDC A, @Rr | 70 | 1/1 | Add carry and RAM data, addressed | $(\mathrm{A}) \leftarrow(\mathrm{A})+((\mathrm{RO}))+(\mathrm{C})$ | 1 |
|  | 71 |  | by Rr, to A | $(A) \leftarrow(A)+((R 1))+(C)$ |  |
| ADDC A, \#data | 13 data | 2/2 | Add carry and immedıate data to A | $(\mathrm{A}) \leftarrow(\mathrm{A})+$ data $+(\mathrm{C})$ | 1 |
| ANL A, Rr | 5* | 1/1 | 'AND' Rr with A | $(\mathrm{A}) \leftarrow(\mathrm{A})$ AND (Rr) $\quad \mathrm{r}=0-7$ |  |
| ANL A, @Rr | 50 | 1/1 | 'AND' RAM data, addressed by Rr, with A | $(A) \leftarrow(A)$ AND ( $(\mathrm{RO})$ ) |  |
|  | 51 |  |  | $(A) \leftarrow(A)$ AND ( $(\mathrm{R} 1)$ ) |  |
| ANL A, \#data | 53 data | 2/2 | 'AND' immediate data with A | (A) $\leftarrow(A)$ AND data |  |
| ORL A, Rr | 4* | 1/1 | 'OR' Rr with A | $(A) \leftarrow(A)$ OR (Rr) $\quad \mathrm{r}=0-7$ |  |
| ORL A, @Rr | 40 | 1/1 | 'OR' RAM data, addressed by Rr, with A | $(A) \leftarrow(A) \text { OR }((R 0))$ |  |
|  | 41 |  |  | $(A) \leftarrow(A) \text { OR }((R 1))$ |  |
| ORL A, \#data | 43 data | 2/2 | 'OR' immediate data with A | $(A) \leftarrow(A)$ OR data |  |
| XRL A, Rr | D* | 1/1 | 'XOR' Rr with A | $(A) \leftarrow(A) \text { XOR }(\mathrm{Rr}) \quad r=0-7$ |  |
| XRL A, @Rr | D0 | 1/1 | 'XOR' RAM, addressed by Rr, with A | $(A) \leftarrow(A) \times O R((R 0))$ |  |
|  | D1 |  |  | $(\mathrm{A}) \leftarrow(\mathrm{A})$ XOR ((R1)) |  |
| XR LA, \#data | D3 data | 2/2 | 'XOR' immediate data with A | $(\mathrm{A}) \leftarrow(\mathrm{A})$ XOR data |  |
| INC A | 17 | 1/1 | Increment A by 1 | $(A) \leftarrow(A)+1$ |  |
| DEC A | 07 | 1/1 | Decrement A by 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-1$ |  |
| CLR A | 27 | 1/1 | Clear A to zero | $(\mathrm{A}) \leftarrow 0$ |  |
| CPL A | 37 | 1/1 | One's complement A | (A) $\leftarrow \operatorname{NOT}(\mathrm{A})$ |  |
| RL A | E7 | 1/1 | Rotate A left | $\begin{aligned} & \left(A_{n}+1\right) \leftarrow\left(A_{n}\right) \quad n=0-6 \\ & \left(A_{0}\right) \leftarrow\left(A_{7}\right) \end{aligned}$ |  |
| RLC A | F7 | 1/1 | Rotate A left through carry | $\left[\begin{array}{ll} \left(A_{n}+1\right) & \leftarrow A_{n} \\ \left(A_{0}\right) & \leftarrow(C),(C) \end{array}\right)$ | 2 |
| RR A | 77 | 1/1 | Rotate A right | $\begin{array}{ll} \left(A_{n}\right) \leftarrow\left(A_{n+1}\right) & n=0-6 \\ \left(A_{7}\right) \leftarrow\left(A_{0}\right) & \end{array}$ |  |
| RRC A | 67 | 1/1 | Rotate A right through carry | $\begin{aligned} & \left(A_{n}\right) \leftarrow\left(A_{n+1}\right) \\ & \left(A_{7}\right) \leftarrow(C),(C) \leftarrow\left(A_{0}\right) \quad n=0-6 \end{aligned}$ | 2 |
| DA A | $57$ | $1 / 1$ | Decimal adjust A |  | 2 |
| SWAP A | 47 | 1/1 | Swap nibbles of $A$ | $\left(\mathrm{A}_{4-7}\right) \leftrightarrow\left(\mathrm{A}_{0-3}\right)$ |  |
| DATA MOVES |  |  |  |  |  |
| MOV A, Rr | F* | 1/1 |  | $(\mathrm{A}) \leftarrow(\mathrm{Rr}) \quad \mathrm{r}=0-7$ |  |
| MOV A, @Rr | F0 | 1/1 | Move RAM data, addressed by Rr , to A | $(A) \leftarrow((R O))$ |  |
|  | F1 |  |  | $(\mathrm{A}) \leftarrow((\mathrm{R} 1))$ |  |
| MOV A, \#data | 23 data | 2/2 | Move immediate data to $A$ | (A) $\leftarrow$ data |  |
| MOV Rr, A | $\mathrm{A}^{*}$ | 1/1 | Move accumulator contents to register | $(\mathrm{Rr}) \leftarrow(\mathrm{A}) \quad \mathrm{r}=0-7$ |  |
| MOV @Rr, A | A0 | 1/1 | Move accumulator contents to RAM | $((\mathrm{RO})) \leftarrow(\mathrm{A})$ |  |
|  | A1 |  | Location addressed by Rr | $($ R1) ) $\leftarrow(A)$ |  |
| MOV Rr, \#data | $\mathrm{B}^{*}$ data | 2/2 | Move immediate data to Rr | $(\mathrm{Rr}) \leftarrow$ data |  |
| MOV @Rr, \#data | BO data | 2/2 | Move immediate data to RAM location | $((R O)) \leftarrow \text { data }$ |  |
|  | B1 data $2^{*}$ |  | addressed by Rr | $(($ R1) ) $\leftarrow$ data |  |
| XCH A, Rr XCH A, @Rr | 2* | 1/1 | Exchange accumulator contents with Rr Exchange accumulator contents with | $\begin{array}{ll}(A) \leftrightarrow \text { (Rr) } & \mathrm{r}=0-7 \\ (A) \leftrightarrow((R)) & \end{array}$ |  |
| XCH A, @Rr | 20 | 1/1 | Exchange accumulator contents with RAM data addressed by Rr | $(\mathrm{A}) \leftrightarrow((\mathrm{RO}))$ <br> $(\mathrm{A}) \leftrightarrow((\mathrm{R} 1))$ |  |
| XCHD A, @Rr | 30 | 1/1 | Exchange lower nibbles of A and RAM | $\left(\mathrm{A}_{0-3}\right) \leftrightarrow\left(\left(\mathrm{RO}_{0-3}\right)\right)$ |  |
|  | 31 |  | data addressed by Rr | $\left(\mathrm{A}_{0-3}\right) \leftrightarrow\left(\left(\mathrm{R} 1_{0-3}\right)\right.$ |  |
| MOV A, PSW | C7 | 1/1 | Move PSW contents to accumulator | $(\mathrm{A}) \leftarrow(\mathrm{PSW})$ |  |
| MOV PSW, A | D7 | 1/1 | Move accumulator Bit 3 to $\mathrm{PSW}_{3}$ | $\left(\mathrm{PSW}_{3}\right) \leftarrow\left(\mathrm{A}_{3}\right)$ | 3 |
| MOVP A, @A | A3 | 1/2 | Move indirectly addressed data in current page to $A$ | $\left.\left(\mathrm{PC}_{0-7}\right) \leftarrow(\mathrm{A}),(\mathrm{A})=\leftarrow(\mathrm{PC})\right)$ |  |

CMOS Microcontroller for Telephone Sets

Table 8. Instruction Set (Continued)

| MNEMONIC | OPCODE (HEX.) | BYTES/ <br> CYCLES | DESCRIPTION | FUNCTION | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FLAGS |  |  |  |  |  |
| CLR C CPL C | $\begin{aligned} & 97 \\ & \text { A7 } \end{aligned}$ | $\begin{aligned} & 1 / 1 \\ & 1 / 1 \end{aligned}$ | Clear carry bit Complement carry bit | $\begin{aligned} & (\mathrm{C}) \leftarrow 0 \\ & (\mathrm{C}) \leftarrow \operatorname{NOT}(\mathrm{C}) \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ |
| REGISTER |  |  |  |  |  |
| INC Rr INC @Rr <br> DEC Rr <br> DEC @Rr | $\begin{aligned} & 1^{*} \\ & 10 \\ & 11 \\ & C^{*} \\ & C 0 \\ & C 1 \end{aligned}$ | $\begin{aligned} & 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \end{aligned}$ | Increment register by 1 Increment RAM data, addressed by Rr, by 1 <br> Decrement register by 1 Decrement RAM data, addressed by Rr, by 1 | $\begin{array}{ll} (\mathrm{Rr}) \leftarrow(\mathrm{Rr})+1 & \mathrm{r}=0-7 \\ ((\mathrm{RO})) \leftarrow((\mathrm{RO}))+1 & \\ ((\mathrm{R} 1)) \leftarrow((\mathrm{R} 1))+1 & \\ (\mathrm{Rr}) \leftarrow(\mathrm{Rr})-1 & \mathrm{r}=0-7 \\ ((\mathrm{RO})) \leftarrow((\mathrm{RO}))-1 & \\ ((\mathrm{R} 1)) \leftarrow((\mathrm{R} 1))-1 & \end{array}$ |  |
| BRANCH |  |  |  |  |  |
| JMP addr <br> JMPP @A <br> DJNZ Rr, addr <br> DJNZ @Rr, addr <br> JBb addr <br> JC addr <br> JNC addr <br> JZ addr <br> JNZ addr <br> JTO addr <br> JNTO addr <br> JT1 addr <br> JNT1 addr <br> JTF addr <br> JNTF addr | - 4 address <br> B3 <br> E* address <br> E0 <br> E1 <br> 2 address <br> F6 address <br> E6 address <br> C6 address <br> 96 address <br> 36 address <br> 26 address <br> 56 address <br> 46 address <br> 16 address <br> 06 address | 2/2 <br> 1/2 <br> 2/2 <br> $2 / 2$ <br> 2/2 <br> $2 / 2$ <br> $2 / 2$ <br> $2 / 2$ <br> 2/2 <br> 2/2 <br> $2 / 2$ <br> 2/2 <br> 2/2 <br> 2/2 <br> 2/2 | Unconditional jump within a $2 k$ bank <br> Indirect jump within a page Decrement Rr by 1 and jump if not zero to addr <br> Decrement RAM data, addressed by Rr by 1 and jump if not zero to addr <br> Jump to addr if Acc. bit $b=1$ <br> Jump to addr if $\mathrm{C}=1$ <br> Jump to addr if $\mathrm{C}=0$ <br> Jump to addr if $A=0$ <br> Jump to addr if A is NOT zero <br> Jump to addr if TO $=0$ <br> Jump to addr if $\mathrm{TO}=1$ <br> Jump to addr if $\mathrm{T} 1=1$ <br> Jump to addr if $\mathrm{T} 1=0$ <br> Jump to addr if Tımer Flag $=1$ <br> Jump to addr if Timer Flag $=0$ | $\begin{aligned} & \left(\mathrm{PC}_{8-10}\right) \leftarrow \text { addr }_{8-10} \\ & \left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr }_{0-7} \\ & \left(\mathrm{PC}_{11-12}\right) \leftarrow \mathrm{MBFF} 0-1 \\ & \left(\mathrm{PC}_{0-7}\right) \leftarrow((\mathrm{A})) \\ & (\mathrm{Rr}) \leftarrow(\mathrm{Rr})-1 \\ & \text { if }(\mathrm{Rr}) \text { not zero }\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \\ & ((\mathrm{RO})) \leftarrow((\mathrm{RO}))-1 \\ & \text { if }((\mathrm{RO})) \text { not zero }\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \\ & ((\mathrm{R} 1)) \leftarrow((\mathrm{R1}))-1 \\ & \text { if }((\mathrm{R} 1)) \text { not zero }\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \\ & \text { If } \mathrm{b}=1:\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \mathrm{b}=0-7 \\ & \text { If } \mathrm{C}=1:\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \\ & \text { If } \mathrm{C}=0:\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \\ & \text { If } \mathrm{A}=0:\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \\ & \text { If } \mathrm{A} \neq 0:\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \\ & \text { If } T 0=0:\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \\ & \text { If } T 0=1:\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \\ & \text { If } T 1=1:\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \\ & \text { If } T 1=0:\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \\ & \text { If } T F=1:\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \\ & \text { If } T F=0:\left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \end{aligned}$ | 4 |
| TIMER/EVENT COUNTER |  |  |  |  |  |
| MOV A, T <br> MOV T, A <br> STRT CNT <br> STRT T <br> STOP TCNT <br> EN TCNTI <br> DIS TCNTI | $\begin{aligned} & 42 \\ & 62 \\ & 45 \\ & 55 \\ & 65 \\ & 25 \\ & 35 \end{aligned}$ | $\begin{aligned} & 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \end{aligned}$ | Move timer/event counter contents to accumulator <br> Move accumulator contents to timer/event counter <br> Start event counter <br> Start timer <br> Stop timer/event counter <br> Enable timer/event counter interrupt <br> Disable timer/event counter interrupt | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{T}) \\ & (\mathrm{T}) \leftarrow(\mathrm{A}) \end{aligned}$ |  |
| CONTROL |  |  |  |  |  |
| EN I <br> DIS I <br> SEL RBO <br> SEL RB1 <br> SEL MBO <br> SEL MB1 <br> SEL MB2 <br> SEL MB3 <br> STOP <br> IDLE | $\begin{aligned} & 05 \\ & 15 \\ & \text { C5 } \\ & \text { D5 } \\ & \text { E5 } \\ & \text { F5 } \\ & \text { A5 } \\ & \text { B5 } \\ & 22 \\ & 01 \end{aligned}$ | 1/1 <br> 1/1 <br> 1/1 <br> 1/1 <br> 1/1 <br> 1/1 <br> 1/1 <br> 1/1 <br> 1/1 <br> 1/1 | Enable external interrupt <br> Disable external interrupt <br> Select register bank 0 <br> Select register bank 1 <br> Select program memory bank 0 <br> Select program memory bank 1 <br> Select program memory bank 2 <br> Select program memory bank 3 <br> Enter STOP mode <br> Enter IDLE mode | $\begin{aligned} & (\text { RBS }) \leftarrow 0 \\ & (\text { RBS }) \leftarrow 1 \\ & (M B F F 0) \leftarrow 0,(\text { MBFF1 }) \leftarrow 0 \\ & (M B F F 0) \leftarrow 1,(M B F F 1) \leftarrow 0 \\ & (M B F F 0) \leftarrow 0,(M B F F 1) \leftarrow 1 \\ & (M B F F 0) \leftarrow 1,(M B F F 1) \leftarrow 1 \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ |

Table 8. Instruction Set (Continued)

| MNEMONIC | OPCODE (HEX.) | BYTES/ CYCLES | DESCRIPTION | FUNCTION | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SUBROUTINE |  |  |  |  |  |
| CALL addr <br> RET <br> RETR | 4 address <br> 83 <br> 93 | $2 / 2$ <br> $1 / 2$ <br> $1 / 2$ | Jump to subroutine <br> Return from subroutine <br> Return from interrupt and restore bits 4, 6, 7 of PSW | $\begin{aligned} & ((\mathrm{SP})) \leftarrow(\mathrm{PC}),\left(\mathrm{PSW}_{4,6}, 7\right) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+1 \\ & \left(\mathrm{PC}_{8-10}\right) \leftarrow \text { addr }_{8-10} \\ & \left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr }_{0-7} \\ & \left(\mathrm{PC} \mathrm{C}_{11-12} \leftarrow \mathrm{MBFF}^{2-1}\right. \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \\ & (\mathrm{PC}) \leftarrow((\mathrm{SP})) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \\ & \left(\mathrm{PSW}_{4, ~}, 7\right)+(\mathrm{PC}) \leftarrow((\mathrm{SP})) \end{aligned}$ | 6 6 6 |
| PARALLEL INPUT/OUTPUT |  |  |  |  |  |
| IN A, Pp OUTL Pp, A ANL Pp, \#data ORL Pp, \#data | $\begin{aligned} & 08 \\ & 09 \\ & 0 \mathrm{~A} \\ & 38 \\ & 39 \\ & 3 \mathrm{~A} \\ & 98 \\ & 99 \\ & 9 \mathrm{~A} \\ & 88 \\ & 89 \\ & 8 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 1 / 2 \\ & 1 / 2 \\ & 2 / 2 \\ & 2 / 2 \end{aligned}$ | Input port p data to accumulator <br> Output accumulator data to port p <br> AND port p data with immediate data <br> OR port p data with immediate data | $(\mathrm{A}) \leftarrow(\mathrm{P} 0)$ <br> $(\mathrm{A}) \leftarrow(\mathrm{P} 1)$ <br> $(\mathrm{A}) \leftarrow(\mathrm{P} 2)$ <br> $(\mathrm{PO}) \leftarrow(\mathrm{A})$ <br> $(\mathrm{P} 1) \leftarrow(\mathrm{A})$ <br> $(\mathrm{P} 2) \leftarrow(\mathrm{A})$ <br> $(\mathrm{PO}) \leftarrow(\mathrm{PO})$ AND data <br> $(\mathrm{P} 1) \leftarrow(\mathrm{P} 1)$ AND data <br> $(\mathrm{P} 2) \leftarrow(\mathrm{P} 2)$ AND data <br> $(\mathrm{PO}) \leftarrow(\mathrm{PO})$ OR data <br> $(\mathrm{P} 1) \leftarrow(\mathrm{P} 1)$ OR data <br> $(\mathrm{P} 2) \leftarrow(\mathrm{P} 2)$ OR data | 7 |
| SERIAL INPUT/OUTPUT |  |  |  |  |  |
| MOV A, $\mathrm{S}_{\mathrm{n}}$ <br> MOV $S_{n}$, A <br> MOV $S_{n}$, \#data <br> EN SI <br> DIS SI | OC OD $3 C$ $3 D$ $3 E$ $9 C$ $9 D$ $9 E$ 85 95 | $\begin{aligned} & 1 / 2 \\ & 1 / 2 \\ & 2 / 2 \\ & \\ & 1 / 1 \\ & 1 / 1 \end{aligned}$ | Move serial I/O register contents to accumulator <br> Move accumulator contents to serial I/O register <br> Move immediate data to serial I/O register <br> Enable serial I/O interrupt <br> Disable serial I/O interrupt | (A) $\leftarrow(\mathrm{SO})$ <br> (A) $\leftarrow(\mathrm{S} 1)$ <br> $(\mathrm{SO}) \leftarrow(\mathrm{A})$ <br> $(\mathrm{S} 1) \leftarrow(\mathrm{A})$ <br> $(\mathrm{S} 2) \leftarrow(\mathrm{A})$ <br> (SO) $\leftarrow$ data <br> (S1) $\leftarrow$ data <br> $(\mathrm{S} 2) \leftarrow$ data | 8 9 |
| NOP | 00 | 1/1 | No operation |  |  |

## NOTES:

1. PSW CY, AC affected
2 PSW CY affected

2 PSW CY affected
3 PSW PS affected
4 Execution of JTF and JNTF instructions resets the Timer Flag (TF)
5 PSW RBS affected
6 PSW SP $0, \mathrm{SP}_{1}, \mathrm{SP}_{2}$ affected
$7(A)=1111$ P23, P22, P21, P20
8. (S1) has a different meaning for read and write operation, see serial I/O interface

9 (S2) is a write only register Reading S2 will give value FFH.

* . 8, 9, A, B, C, D, E, F
- 0, 2, 4, 6, 8, A, C, E
- $1,3,5,7,9, B, D, F$




## NOTES:

$1 \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$
$2 \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Figure 23. Typical Supply Current (IDD) in STOP Mode as a Function of the Supply Voltage (VD)


## NOTES:

1 Clock frequency $=4 \mathrm{MHz}$
2. Clock frequency $=2 \mathrm{MHz}$
3. Clock frequency $=500 \mathrm{kHz}$
$4 \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Figure 21. Typical Supply Current (IDp) in Operating Mode as a Function of the Supply Voltage ( $V_{D D}$ )


NOTES:
1 Clock frequency $=4 \mathrm{MHz}$
2 Clock frequency $=2 \mathrm{MHz}$
3 Clock frequency $=500 \mathrm{kHz}$
$4 \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Figure 22. Typical Supply Current (IDD) in IDLE Mode as a Function of the Supply Voltage (VDD)

notes:
$1 \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$
$2 T_{A}=25^{\circ} \mathrm{C}$
$3 T_{A}=70^{\circ} \mathrm{C}$
$4 \mathrm{~V}_{\mathrm{O}}=04 \mathrm{~V}$

Figure 25. Output Current LOW(loL), Outputs P23/SDA and SCLK, as a Function of Supply Voltage (VDD


## NOTES:

$1 T_{A}=25^{\circ} \mathrm{C}, V_{D}=V_{S S}$
$2 T_{A}=25^{\circ} \mathrm{C}, V_{D}=09 V_{D}$
$2 T_{A}=25^{\circ} \mathrm{C}, V_{D}=09 V_{D D}$
$3 T_{A}=70^{\circ} \mathrm{C}, V_{O}=V_{S S}$
$4 \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{O}}=09 \mathrm{~V}_{\mathrm{DD}}$
Figure 26. Output Source Current HIGH ( $-\mathrm{I}_{\mathrm{OH}}$ ) as a Function of Supply Voltage ( $V_{D D}$ )

Table 9. Input Timing Shown
in Figure 27

| SYMBOL | TIMING |
| :---: | :---: |
| $t_{\text {BUF }}$ | $\geqslant 14 t_{\text {XTAL }}$ |
| $\mathrm{t}_{\text {HD }}$, $\mathrm{t}_{\text {STA }}$ | $\geqslant 14 t_{\text {XTAL }}$ |
| $t_{\text {HIGH }}$ | $\geqslant 17 \mathrm{t}_{\mathrm{XTAL}}$ |
| t, LOW | $\geqslant 17 \mathrm{t}_{\text {XTAL }}$ |
| $\mathrm{t}_{\text {SY }}$, $\mathrm{t}_{\text {Sto }}$ | $\geqslant 14 t_{\text {XTAL }}$ |
| $t_{\text {HD }}, t_{\text {DAT }}$ | $>0$ |
| $\mathrm{t}_{\text {SU }}, \mathrm{t}_{\text {DAT }}$ | $\geqslant 250 \mathrm{~ns}$ |
| $\mathrm{t}_{\text {RD }}$ | $\leqslant 1 \mu \mathrm{~s}$ |
| $t_{\text {RC }}$ | $\leqslant 1 \mu \mathrm{~s}$ |
| $t_{\text {FD }}$ | $\leqslant 1 \mu \mathrm{~s}$ |
| $t_{\text {FC }}$ | $\leqslant 03 \mu \mathrm{~s}$ |

## NOTES.

${ }^{\text {tXTAL }}=$ one period of the XTAL input frequency ( ${ }^{\mathrm{X} \times T A L}$ ) $=280 \mathrm{~ns}$ for $\mathrm{f}_{\mathrm{XTAL}}=358 \mathrm{MHz}$
These figures apply to all modes


Figure 27. PCD3343 Timing Requirements for the P23 and SCLK Input Signals


Figure 28. PCD3343 Timing Requirements for the P23 and SCLK Output Signals

## CMOS Microcontroller for Telephone Sets

Table 10. Output Timing Shown in Figure 28


NOTES:
${ }^{\text {XTALL }}=$ one period of the XTAL input frequency ( $\mathrm{f}_{\mathrm{XTAL}}$ ) $=280 \mathrm{~ns}$ for $\mathrm{f}_{\mathrm{XTAL}}=3.58 \mathrm{MHz}$.
DF = divisor (see Table 2 Serial I/O section).
$\mathrm{C}_{\mathrm{b}} \quad=$ the maximum bus capacitance for each line

## APPLICATION INFORMATION

A block diagram of an electric Feature phone built around the PCD3343 is shown in Figure 29. It comprises the following dedicated telephony ICs:

```
- TEA1060/1061
    - PCD3312
- PCF8577
- PCD8571
- PCD3360
```

Transmission circuit for telephony DTMF generator with Serial I/O
LCD driver
1k RAMs with Serial I/O; the number of RAMs depends on the required amount of stored telephone numbers Programmable multi-tone ringer


Figure 29. Block Diagram of Electronic Featurephone with Common Line Interface

A detalled application diagram of the PCD3343 with PCD3312 (DTMF), two PCD8571 (RAM), and two PCE2111 (LCD display drivers) is shown in Figure 30.

Row 5 of the keyboard contains the following special keys.

- P Program and autodial
- FL Flash or register recall
- R Redial or extended redial
- AP Access pause

Row 6 contains the different diode options.
Columns 5 and 6 contain the button keys M0 to M9; single name keys for repertory telephone numbers.

Additional Information is available on request for the following:

- Serial I/O
- $I^{2} \mathrm{C}$ bus specification
- Interrupt logic
- Instruction set descriptions
- Software routines for an intelligent telephone set



## Signetics

## Linear Products

## DESCRIPTION

The PCD3360 are CMOS integrated circuits, designed to replace the electromechanical bell in telephone sets. They meet most postal requirements, particularly with tone sequence possibilities and input frequency selectivity. Output signals for a loudspeaker or for a piezoelectric (PXE) transducer are provided. In the former application, no audio transformer is required since the loudspeaker is driven in class D.

## NOTE:

Tone sequences (up to 16 tones long), impedance settings and automatic swell levels are mask programmable for customized versions.

## FEATURES

- Output signals for electrodynamic transducer (loudspeaker) or for piezoelectric transducer (PXE)
- 7 basic frequencies (tones) and a pause
- 4 selectable tone sequences
- 4 selectable repetition rates
- 3 selectable impedance settings
- 3-step automatic swell (loudspeaker only)
- Delta-modulated output signal that approximates a sinewave (loudspeaker only)
- Input frequency discriminator with selectable upper and lower frequency limits
- Output for optical signal


## APPLICATION

- Telephone hand sets


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 16-Pin Plastıc DIP (SOT-38) | $-25^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | PCD3360PN |
| 16-Pin Plastic SO <br> (SO-16L; SOT-162A) | $-25^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | PCD3360TD |

PIN CONFIGURATION

| D, N Packages |  |
| :---: | :---: |
| FDE 1 | 16 FH |
| RR2 2 | 15 FL |
| RR1 3 | $14 . \mathrm{FDI}$ |
| OSC 4 | 13 TS1 |
| $\mathrm{V}_{\mathrm{DD}} 5$ | 12 TS2 |
| TONE 6 | 11] $\mathrm{v}_{\mathrm{ss}}$ |
| $\overline{\text { OPT }} 7$ | 10 IS1 |
| DM 8 | (9) IS2 |
| TOP VIEW |  |
|  | CO12710s |
| PIN NO. SYMBOL | DESCRIPTION |
| $\overline{\text { PDE }}$ | criminator enable |
| RR2 ${ }_{\text {RR1 }}$, | selection |
| $\mathrm{V}_{\mathrm{DD}}$ |  |
| TONE |  |
| $\overline{\text { OPT }}$ | output |
| DM | election |
| IS2 | tting and |
| 10 IS1 | 1 |
| 11 V ${ }^{\text {S }}$ |  |
| 12 ll | e selection |
| 13 TS1 |  |
| 14 FDI | criminator input |
| 15 FL | cy limit selection |
| 16 FH | cy limit selection |

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage range | -0.8 to +9 | V |
| IDD | Supply current | 50 | mA |
| $\begin{aligned} & \pm \mathrm{I}_{1}, \\ & \pm \mathrm{l}_{0} \end{aligned}$ | DC current into any input or output | 10 | mA |
| $\mathrm{V}_{1}$ | All input voltages | -0.8 V to $\mathrm{V}_{\mathrm{DD}}+0.8$ | V |
| Ptot | Total power dissipation | 300 | mW |
| Po | Total dissipation per output | 50 | mW |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -25 to +70 | ${ }^{\circ} \mathrm{C}$ |

## Programmable Multi-Tone Telephone Ringer

## BLOCK DIAGRAM



## Programmable Multi-Tone Telephone Ringer

DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{DD}}=6 \mathrm{~V} ; \mathrm{V}_{S S}=0$; f S $\mathrm{C}=64 \mathrm{kHz} ; \mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; valid enable conditions at FDI and $\overline{F D E}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply |  |  |  |  |  |
| $V_{D D}$ | Operating supply voltage | $\mathrm{V}_{\text {SB }}+0.1$ |  | 8.0 | V |
| $V_{S B}$ | Standby supply voltage ${ }^{1}$ | TBD | 4.8 | 5.7 | V |
| $\mathrm{V}_{\text {AS }}$ | Supply voltage for automatic swell reset ${ }^{2}$ |  | $0.5 \mathrm{~V}_{\text {SB }}$ |  | V |
| IDD | Operating supply current |  | 100 | 120 | $\mu \mathrm{A}$ |
| $I_{\text {SB }}$ | Standby supply current ${ }^{3}$ at $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{SB}}$ |  | 4 | 8 | $\mu \mathrm{A}$ |
| Inputs |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input voltage LOW (any pin) | 0 |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage HIGH (any pin) | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V |
|  | Pull-down circuits of inputs |  |  |  |  |
| $\begin{aligned} & R_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{IH}} \end{aligned}$ | FDE, RR1, RR2, DM, IS1, IS2, TS1, TS2, FL, FH Pull-down resistance with input at $V_{s s}$ Pull-down current with input at $V_{D D}$ |  | $\begin{aligned} & 20 \\ & 0.1 \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\begin{aligned} & \mathrm{I}_{\mathrm{SL}} \\ & \mathrm{I}_{\mathrm{SH}} \\ & \mathrm{I}_{\mathrm{SX}} \end{aligned}$ | Pull-down circuit of FDI <br> Pull-down current with $\mathrm{V}_{\mathrm{FDI}}=0.3 \mathrm{~V}_{\mathrm{DD}}$ <br> Pull down current with $\mathrm{V}_{\mathrm{FDI}}=0.7 \mathrm{~V}_{\mathrm{DD}}$ <br> Pull-down current with $V_{D D}<V_{S B}$ | TBD | $\begin{aligned} & 20 \\ & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | TBD | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ $\mu \mathrm{A}$ |
| $\pm \mathrm{l}_{\text {S }}$ | Current into input FDI ${ }^{4}$ |  |  | 0.2 | mA |
| Outputs (TONE, OPT) |  |  |  |  |  |
| lOL | Output sınk current at $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | 1 | 2 |  | mA |
| $-\mathrm{IOH}$ | Output source current at $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}$ | 1 | 2 |  | mA |

AC ELECTRICAL CHARACTERISTICS $V_{D D}=6 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 ; \mathrm{f}_{\mathrm{OSC}}=64 \mathrm{kHz} ; \mathrm{T}_{\mathrm{A}}=-25$ to $+70^{\circ} \mathrm{C}$; valid enable conditions at FDI and $\overline{F D E}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $t_{\text {D }}^{\text {(on })}$ | Switch-on delay <br> (with $\overline{\mathrm{FDE}}=\mathrm{LOW}$ and ringing frequency within limits set by FL and FH) ${ }^{5}$ | 1 |  | 1.5 | ms |
| $t_{D(\text { off })}$ <br> $t_{D(\text { off })}$ | ```Switch-off delay (with \overline{FDE = LOW)} at FL = LOW at FL = HIGH``` |  |  | $\begin{gathered} 75 \\ 112.5 \end{gathered}$ | ms <br> ms |
| fosc | Oscillator frequency at $\mathrm{R}_{\mathrm{OSC}}=365 \mathrm{k} \Omega$; $\mathrm{COSC}=56 \mathrm{pF}^{6}$ | TBD | 64 | TBD | kHz |
| $\Delta \mathrm{fosc}$ | Frequency variation at $V_{D D}=5.7$ to 8.0 V |  |  | 1 | \% |

## NOTES:

1. For $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{SB}}$ the circuit is in standby.
2. At $V_{D D}=V_{A S}$ the automatic swell register is reset.
3. The standby supply current is measured with all inputs and outputs open-circuit with the exception of OSC

4 The current $i_{\text {IS }}$ is clamped to $V_{D D}$ and to $V_{S S}$ by two internal diodes. Correct operation is ensured with $V_{F D I}>V_{D D}$ or $V_{F D I}<V_{S S}$, provided the maximum value of $\mathrm{I}_{\mathrm{I}}$ is not exceeded. (The input FDI has an extended HIGH and LOW input voltage range)
5 The switch-on delay is measured in cycles of incoming ringing frequency
6 Lead lengths of ROSC and COSC to be kept to a minimum.

## FUNCTIONAL DESCRIPTION

## Supply Pins ( $\mathbf{V}_{\mathrm{DD}}$ and $\mathbf{V}_{\mathbf{S S}}$ )

If the supply voltage ( $V_{D D}$ ) drops below the standby voltage ( $\mathrm{V}_{\mathrm{SB}}$ ), the oscillator and most other functions are switched off and the supply current is reduced to the standby current ( $I_{\text {SB }}$ ) The automatic swell register retains its information until $V_{D D}$ drops further to a value $V_{A S}$ at which reset occurs

## Oscillator (OSC)

The 64 kHz oscillator is operated via an external resistor and capacitor connected to pin OSC. The oscillator signal is divided by two to provide the 32 kHz internal system clock
Selection Pins (FDE, RR2, RR1, DM, IS2, IS1, TS2, TS1, FL and FH)
These pins are pulled down internally by a pull-down current $l_{I H}$ when they are connected to $V_{D D}$, and by a pull-down resistance $R_{I L}$ when they are connected to $V_{\text {SS }}$ (see Figure 1). Thus, when the pins are open-circuit, they are defined LOW Therefore, only a singlecontact switch is required to connect the pins to $V_{D D}$, yet the supply current is only marginally increased as $I_{I H}$ is very small.

## Frequency Discriminator Circuit (Pins FDE and FDI)

The frequency discriminator circuit prevents the ringer being activated by dial pulses, speech or other unqualified signals.

The circuit is enabled or disabled by input FDE
When $\overline{\mathrm{FDE}}$ is HIGH, FDI acts as a logic enable input.
The circuit will produce tone sequences provided FDI is HIGH and $\mathrm{V}_{\mathrm{DD}}$ exceeds $\mathrm{V}_{\mathrm{SB}}$.
When FDE is LOW, FDI acts as the frequency discrimınator input.

The circuit will produce tone sequences provided $V_{D D}$ exceeds $V_{S B}$ and the signal at FDI fulfills the conditions set by FL and FH.

When the frequency discrimınator is enabled $\left(V_{D D}>V_{S B}\right.$ and $\left.\overline{F D E}=L O W\right)$ the circuit will start to produce tone sequences after two rising or two falling edges have occurred at FDI. The time between these edges must be within the limits set by FL and FH.

The circuit will contınue to produce tone sequences provided the time between subsequent falling edges or between subsequent rising edges remains within the limits set by FL and FH Because two edges are required for detection, either positive or negative, the switch-on delay will vary between 1 and 1.5 cycles of the incoming ringing frequency.
FDI has a Schmitt trigger action, the levels are set by an external resistor R2 (see Figure

6) and an internal sink current that is switched from $20 \mu \mathrm{~A}$ (typ.) for $\mathrm{FDI}=\mathrm{LOW}$ to $<0.1 \mu \mathrm{~A}$ for $\mathrm{FDI}=\mathrm{HIGH}$. Excess current entering FDI via R2 is absorbed to internal diodes clamped to $V_{D D}$ and $V_{S S}$.

## Selection of Frequency Discriminator Limits (FL and FH)

With the frequency discrıminator enabled $\left(V_{D D}>V_{S B}\right.$ and $\left.\overline{F D E}=L O W\right)$ the lower and upper limits of the input frequency are set by inputs FL and FH as shown by Tables 1 and 2, respectively.

## Table 1. Selection of Lower Frequency Discriminator Limits (fosc $=64 \mathrm{kHz}$ )

| FL INPUT <br> STATE | LOWER <br> DISCRIMINATOR <br> LIMIT (Hz) |
| :---: | :---: |
| LOW | 20 |
| HIGH | 13.33 |

Table 2. Selection of Upper Frequency Discriminator Limits (fosc $=64 \mathrm{kHz}$ )

| FH INPUT <br> STATE | UPPER <br> DISCRIMINATOR <br> LIMIT (Hz) |
| :---: | :---: |
| LOW | 60 |
| HIGH | 30 |

## Selection of Tone Sequences (TS1 and TS2)

A tone sequence is composed of 15 or 16 equal time intervals Each time interval may be filled with one of seven avalable tones or with a pause; these are shown together with
their corresponding internal ROM tone code in Figure 2.

Four tone sequences are programmed in the internal ROM (see Figure 3). Inputs TS1 and TS2 determine which tone sequence is selected and output at pin TONE. The sequences are mask-programmable with any length up to 16 time intervals

The tone sequences are repeated contınuously provided the enable conditions at inputs $\overline{F D E}$ and $F D I$ are valid and $V_{D D}>V_{S B}$; the first sequence always starts with the first tone shown in Figure 3.

## Selection of Repetition Rates <br> (RR1 and RR2)

The duration of a time interval within a tone sequence is determined by the state of inputs RR1 and RR2 as shown in Table 3. The resultant variation of repetition rate acts as a distınguishing feature between adjacent telephones.

Table 3. Duration of Time Intervals (fosc $=\mathbf{6 4 k H z}$ )

| INPUT STATE |  | TIME INTERVAL |
| :---: | :---: | :---: |
| (ms) |  |  |

The repetition rate variation can be extended by mask-programming (for customer defined versions) the same tone combination for all 4 tone sequences, but with a different number of time intervals per tone. Thus the repetition rate can be selected from 16 values by inputs RR1, RR2, TS1 and TS2.

Drive Mode Selection (DM)
The output signal at pin TONE can be selected for application with electro-dynamic or piezoelectric transducers. An example of both signals, for a tone frequency of 667 Hz , is shown in Figure 4.

## Loudspeaker Mode

In the loudspeaker mode ( $\mathrm{DM}=\mathrm{LOW}$ ), pin TONE outputs a delta-modulated signal that approximates a sinewave sampled at a rate of 32 kHz . The output pulse duration is determined by pins IS1 and IS2. The resultant acoustic spectrum is aurally more acceptable and has greater penetration than a square wave spectrum because more power is concentrated at the fundamental frequency.

## PXE Mode

In the PXE mode ( $\mathrm{DM}=\mathrm{HIGH}$ ), pin TONE outputs a square wave. In this mode the ringer impedance and sound pressure level are determined by the characteristics (e.g., the size) of the PXE transducer; inputs IS1 and IS2 are inactive.

## Setting of Impedance, Sound Pressure Level and Automatic Swell (IS1 and IS2)

With DM = LOW (loudspeaker mode), inputs IS1 and IS2 determine the pulse duration of the output signal and thereby the DC resistance $\mathrm{R}_{\mathrm{xy}}$ (seen at points x and y in Figure 6) and also the Sound Pressure Level (SPL). The selection of 3 impedance settings and automatic swell is shown in Table 4.


Figure 2. Available Tones and Their Corresponding Internal ROM Tone Code


Figure 3. Tone Sequences Mask-Programmed in the PCD3360

Table 4. Setting of Pulse Duration and Automatic Swell (DM = LOW)


## Where:

1. Typical puise duration values of the fundamental and harmonic frequencies are for $f_{O S C}=64 \mathrm{kHz}$ and $f_{\mathrm{CK}}=32 \mathrm{kHz}$.
2. SPL is the relative Sound Pressure Level, and $O d B r$ is defined as the SPL for $I S 1=I S 2=H I G H$
3. Values of the $D C$ resistance $R_{x y}$, bell impedance $\left(Z_{1}\right)$ and SPL are valid for a value of input voltage $V_{1}=40 V_{\text {RMS }}$ in Figure 6 .

## Setting of Impedance, Sound Pressure Level and Automatic <br> Swell

When pins IS1 and IS2 are both LOW, the circuit operates in the automatic swell mode. The SPL then increases in three steps so that the maximum level is reached for the third ringing burst.

Each time $\mathrm{V}_{\mathrm{DD}}$ drops below $\mathrm{V}_{\mathrm{AS}}$, the automatic swell register is reset and the next ringing burst is considered as $\mathrm{N}=1$ (see Table 4)

A buffer capacitor C3 (see Figure 6) must hold $V_{D D}>V_{A S}$ during the time between two consecutive ringing bursts of a series.

For each of the other three combinations of pins IS1 and IS2, the pulse duration has a constant value Thus, the ringer can be designed so that the impedance represented at the telephone line will comply with postal requirements that vary in relation to parallel or series connections of more than one ringer

To satisfy some applications, a harmonic signal is added to the fundamental frequency in the last step of the automatic swell mode. The pulses representing this harmonic signal are interleaved with the pulses of the fundamental signal (see Figure 5) The difference in pulse duration shown in Table 4, is chosen so that the harmonic level is 10 dB below the fundamental level

The harmonic frequency range is from 2 kHz to 3 kkHz . The individual harmonic frequencies for the seven tone codes and the relative fundamental frequencies are shown in Table 5.

Table 5. Harmonic Frequency In Relation to Tone Code and Fundamental Frequency

| TONE <br> CODE | FREQUENCY (Hz) |  |
| :---: | :---: | :---: |
|  | Fundamental | Harmonic |
| 1 | 533 | 3200 |
| 2 | 600 | 2400 |
| 3 | 667 | 2667 |
| 4 | 800 | 3200 |
| 5 | 1000 | 2000 |
| 6 | 1067 | 2133 |
| 7 | 1333 | 2667 |

Using a single mask it is possible to program the following.

- Addition of harmonics in all the other input states of IS1 and IS2
- All puise duration values
- Other even harmonic frequencies.


## Optical Output ( $\overline{\mathrm{OPT}}$ )

The $\overline{\mathrm{OPT}}$ output is designed to drive an optical signal transducer or lamp. It is LOW when the ringer circuit is enabled and HIGH when the ringer circuit is disabled. This output can also be used to switch the transmitter ON and OFF in the base of a cordless telephone set.

## APPLICATION INFORMATION

Application of the PCD3360 in a telephone ringer circuit together with a loudspeaker is shown in Figure 6
The threshold levels $V_{H}$ and $V_{L}$ of the frequency discrimınator circuit are determined by

- The logıc threshold of input FDI $\left(0.5 \mathrm{~V}_{\mathrm{DD}}\right.$ typ 34 V for $\mathrm{V}_{\mathrm{DD}}=68 \mathrm{~V}$ )
- The pull-down current of input FDI ( $20 \mu \mathrm{~A}$ typ for $\mathrm{FDI}<34 \mathrm{~V}$ )
- The value of R2 ( $680 \mathrm{k} \Omega$ in Figure 6)

For a positive slope, the voltage at R2 must exceed the value $\mathrm{V}_{\mathrm{H}}$ before FDI will become $\mathrm{HIGH}, \mathrm{V}_{\mathrm{H}}$ is the sum of the input threshold and the voltage drop across R2, thus:
$V_{H}=3.4+\left(680 \times 10^{3}\right) \times\left(20 \times 10^{-6}\right)=17 \mathrm{~V}$.
For a negative slope, the voltage at R 2 must decrease below the value $V_{L}$ before FDI will become LOW. Because the current into FDI is negligible with $\mathrm{FDI}=\mathrm{HIGH}$, the voltage drop across R2 can be discounted, thus $\mathrm{V}_{\mathrm{L}}=3.4 \mathrm{~V}$.

The mınımum operatıng voltage across C3 is 17.7 V which is determined by-

- The mınımum operatıng voltage of the PCD3360 (5.7V)
- The supply current of the PCD3360 ( $120 \mu \mathrm{~A}$ maximum)
- The value of R3 (100k $\Omega$ in Figure 6)

The total switch-on delay equals approximately the time required to charge the supply capacitor C3 to the mınimum operatıng value, plus the specified switch-on delay of the PCD3360.

The high operating voltage combined with the class D output stage ensures optımal energy conversion and thereby a high sound level. The design can easily be optımized for parallel or series connection of more than one ringer. The dıode bridge, zener dıode (D1) and resistor R1 protect the ringer against transients up to 5 kV . During these surges the voltage on the 68 V zener dıode (BZW03) can rise to 100 V ; the DMOS transistor BST72 (TR1) has a maximum-drain source voltage of 100 V . Up to $220 \mathrm{~V}, 50 \mathrm{~Hz}$ can be applied to the $A / B$ termınals without damaging the ringer The choke (L1) in series with the $50 \Omega$ loudspeaker increases the sound pressure level by approximately 3 dB by suppression of the 32 kHz carrier frequency and its sidebands The flyback diode BAX18A (D2) is a fast type with low forward voltage to obtain high efficiency

Application of the PCD3360 together with a PXE transducer is shown in Figure 7 The only significant difference between Figure 6 and Figure 7 is the output stage. Two BST72 transistors provide an output voltage swing almost equal to the voltage at C3 Pins IS1 and IS2 are inoperative because DM $=\mathrm{HIGH}$. Volume control is possible using resistor $R_{V}$.


NOTE:
For $\mathrm{fosc}=64 \mathrm{kHz}$, to provide $\mathrm{f}_{\mathrm{CK}}=32 \mathrm{kHz}$.
Figure 4. Fundamental Signal $(667 \mathrm{~Hz})$ at Pin TONE


NOTE:
For fosc $=64 \mathrm{kHz}$, to provide $\mathrm{f}_{\mathrm{CK}}=32 \mathrm{kHz}$.
Figure 5. Fundamental Signal (667Hz) + Harmonic Signal (2667Hz) at Pin TONE


Figure 6. Transformerless Electronic Ringer With PCD3360 and a Loudspeaker


BDO9070S
Figure 7. PCD3360 Ringer With PXE Transducer

## Linear Products

## DESCRIPTION

The PCD4415/A is a single-chip silicon gate CMOS integrated circuit with an onchip oscillator for a 3.58 MHz crystal. It is a dual-standard dialing circuit for either pulse dialing (PD) or dual tone multifrequency (DTMF) dialing.
Input data is derived from any standard matrix keyboard for dialing in either PD or DTMF mode. Numbers of up to 23 digits can be retained in RAM for redial.
In DTMF, mode bursts as well as pauses are timed to a minimum; in manual dialing the maximum depends on the key depression time.

## FEATURES

- Pulse and DTMF dialing
- 23-digit capacity for redial operation
- Three dialing modes: Pulse, DTMF, and data transmission (DTMF)
- Redial buffer for PABX and public calls
- Three function keys: * or >, \# or R/AP, and FL (flash)
- DTMF timing: manual dialing - minimum duration for bursts and pauses redialing - calibrated timing
- On-chip voltage reference for supply and temperature independent tone output
- On-chip filtering for low output distortion (CEPT CS 203 compatible)
- Uses standard single-contact or double-contact (common left open) keyboard
- Keyboard entries fully debounced
- Flash (register recall) output


## APPLICATIONS

- Telecom terminal equipment

PIN CONFIGURATIONS


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 18-Pin Plastic DIP <br> (SOT-102) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD4415PN |
| 20-Pin Plastic SOL; <br> (SO-20; SOT-163A) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD4415TD |
| 18-Pin Plastic DIP <br> (SOT-102) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD4415APN |
| 20-Pin Plastic SOL; <br> (SO-20; SOT-163A) | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PCD4415ATD |

## BLOCK DIAGRAM (D Package)



Pin numbers for N package are in parentheses

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage range | -08 to 8 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply current | 50 | mA |
| $\pm I_{I}$, <br> $\pm \mathrm{V}_{\mathrm{O}}$ | DC current into any input or output | 10 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | All input voltages | -08 V to $\mathrm{V}_{\mathrm{DD}}$ <br> +0.8 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | 300 | mW |
| $\mathrm{P}_{\mathrm{O}}$ | Power dissipation per output | 50 | mW |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operatıng ambient temperature range | -25 to +70 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $V_{D D}=3 V ; V_{S S}=0 V$; crystal parameters: $f_{O S C}=3.579545 M H z ; R_{S}=100 \Omega$ max.; $\mathrm{T}_{\mathrm{A}}=-25$ to $+70^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Supply |  |  |  |  |  |  |
| $V_{D D}$ | Operating supply voltage |  | 2.5 |  | 6.0 | V |
| $\mathrm{V}_{\text {DDO }}$ | Standby supply voltage |  | 1.8 |  | 6.0 | V |
| IDDC <br> IDDP <br> IDDF <br> IDDF | Operating supply current ${ }^{2}$ conversation mode (oscillator ON) pulse dialing or flash <br> DTMF dialing (tone ON) <br> DTMF dialing (tone OFF) |  |  |  | $\begin{aligned} & 150 \\ & 200 \\ & 0.9 \\ & 200 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> $\mu \mathrm{A}$ |
| IDDO | Standby supply current ${ }^{1}$ (oscillator OFF) | $\begin{aligned} & V_{D D}=1.8 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Inputs |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input voltage LOW (any pin) |  | 0 |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage HIGH (any pin) |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}$ | V |
| \|lu| <br> Rkon $R_{\text {Koff }}$ | Input leakage current; CE Keyboard inputs Keyboard ON resistance Keyboard OFF resistance |  | 1 |  | $1$ <br> 2 | $\mu \mathrm{A}$ <br> k $\Omega$ <br> $M \Omega$ |
| Outputs |  |  |  |  |  |  |
| lol | Output sink current | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{SS}}+0.5 \mathrm{~V} \\ & \mathrm{M} 1, \frac{\mathrm{M} 2, \mathrm{DP} / \mathrm{FLO}}{\mathrm{DP} / \mathrm{FLO}} \end{aligned}$ | 0.7 |  |  | mA |
| ${ }^{-1 \mathrm{OH}}$ | Output source current | $\begin{aligned} & V_{O H}=V_{D D}-0.5 \mathrm{~V} \\ & \text { M1, M2, DP/FLO } \end{aligned}$ | 0.6 |  |  | mA |
| Timing and Frequency |  |  |  |  |  |  |
| ton | Clock start-up time |  |  | 4 |  | ms |
| $t_{\text {E }}$ | Debounce time |  |  | 12 |  | ms |
| $\mathrm{t}_{\mathrm{RD}}$ | Reset delay time |  | 152 | 160 | 168 | ms |
| Tone output (see Figure 1) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{HG}(\mathrm{RMS})}$ <br> $\mathrm{V}_{\mathrm{LG}(\mathrm{RMS})}$ | DTMF output voltage levels (rMs value) <br> HIGH group <br> LOW group | at $\mathrm{V}_{\mathrm{DD}}=2.5$ to 6 V | $\begin{aligned} & 158 \\ & 125 \\ & \hline \end{aligned}$ | $\begin{aligned} & 192 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{aligned} & 205 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{aligned} & m V \\ & \mathrm{mV} \end{aligned}$ |
| $\Delta \mathrm{f} / \mathrm{f}$ | Frequency deviation |  | -0.6 |  | +0.6 | \% |
| $V_{D C}$ | DC voltage level |  |  | $0.5 \mathrm{~V}_{\mathrm{DD}}$ |  | V |
| $\left\|Z_{0}\right\|$ | Output impedance |  |  | 0.1 | 0.5 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\mathrm{L}}$ | Load resistance |  | 10 |  |  | $k \Omega$ |
| $\Delta V_{G}$ | Pre-emphasis of group |  | 1.85 | 2.1 | 2.35 | dB |
| THD | Total harmonic distorton ${ }^{2}$ | at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -25 |  | dB |

DC ELECTRICAL CHARACTERISTICS (Continued) $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$; crystal parameters. fosc $=3579545 \mathrm{MHz}$, $R_{S}=100 \Omega$ max., $T_{A}=-25$ to $+70^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Transmission and pause time ${ }^{3}$ |  |  |  |  |  |  |
| $t_{T}$ | Manual and data transmission dialing mode |  | 65 |  |  | ms |
| $t_{p}$ | Redialing |  | 65 |  |  | ms |
| $\mathrm{t}_{T}$ | Redialing |  | 65 | 70 | 75 | ms |
| $t_{p}$ | Redialing |  | 65 | 70 | 75 | ms |
| $\mathrm{t}_{\mathrm{FL}}$ | Flash pulse duration |  | 95 | 100 | 105 | ms |
| $\mathrm{t}_{\text {FLH }}$ | Flash hold-over tume |  | 32 | 34 | 36 | ms |
| Pulse dialing (PD) ${ }^{\mathbf{3}}$ |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{DP}}$ | Dialing pulse frequency |  | 98 | 10 | 10.4 | Hz |
| $t_{\text {ID }}$ | Inter-digit pause |  | 800 | 840 | 880 | ms |
| $t_{B}$ | Break tıme ${ }^{4,5}$ |  | 64 | 66/60 | 68 | ms |
| $\mathrm{t}_{\mathrm{M}}$ | Make time ${ }^{4,5}$ |  | 32 | 34/40 | 36 | ms |

NOTES:
1 Crystal connected between OSCI and OSCO, CE at $\mathrm{V}_{\mathrm{SS}}$ and all other pins open-circuit
2. Related to the level of the LOW group frequency component (CEPT CS 203)

3 Other timing is possible on request
4. Mark-to-space ratıo 21
5. A version mark-to-space ratıo 32

## HANDLING

Inputs and outputs are protected aganst electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.


Figure 1. Tone Output Test Circuit

## FUNCTIONAL DESCRIPTION

Power Supply ( $\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{SS}}$ )
The positive supply of the circuit ( $\mathrm{V}_{\mathrm{DD}}$ ) must meet the voltage requirements as indicated in the characteristics.

To avoid undefined states of the device when powered-on, an internal reset circuit clears the control logic and counters.

If $V_{D D}$ drops below the minımum standby supply voltage of 1.8 V , the power-on reset circuit inhibits redialing after hook-off The power-on reset signal has the highest priority. It blocks and resets the complete circuit
without delay regardless of the state of chip enable input (CE).
Clock Oscillator (OSCI, OSCO)
The time base for the PCD4415/A for both PD and DTMF modes is a crystal controlled on-chip oscillator which is completed by connecting a 358 MHz crystal between the OSCl and OSCO pins.

## Chip Enable (CE)

The CE input enables the circuit and is used to intialize the IC
CE = LOW provides the static standby condition In this state the clock oscillator is disabled, all registers and logic are reset with the exception of the Write Address Counter (WAC) which points to the last entered digit (see Figure 3). The keyboard input is inhibited, but data previously entered is saved in the redial register as long as $V_{D D}$ is higher than $V_{D D O(m i n)}$.
The current drawn is IDDO (standby current) and serves to retain data in the redial register during hook-on. CE $=$ HIGH activates the clock oscillator and the circuit changes from static standby condition to the conversation mode. The current consumption is $I_{\text {DDC }}$ until the first digit is entered from the keyboard. Then a dialing or redialing operation starts. The operating current is lidD if in the pulse dialing mode, or IDDF if the DTMF dialing mode is selected. If the CE input is taken to a LOW level for more than time trD (see

Figures $7 \mathrm{a}, 7 \mathrm{~b}$ and timing data), the system changes to the static standby state and the oscillator stops running. Short CE pulses of $t_{\text {RD }}$ will not affect the operation of the circuit and reset pulses are not produced.

## Mode Selection (디/DTMF)

PD mode
If $\overline{\mathrm{PD}} / \mathrm{DTMF}=\mathrm{V}_{\mathrm{SS}}$ the pulse dialing mode is selected.

## DTMF mode

If $\overline{\mathrm{PD}} / \mathrm{DTMF}=\mathrm{V}_{\mathrm{DD}}$ the dual tone multt-frequency dialing mode is selected. Each numeric push-button activated corresponds to a combination of two tones, each one out of four possible LOW and HIGH group frequencies. The frequencies are transmitted with a constant amplitude, regardless of power supply variations, and filtered off harmonic content to fulfill the CEPT CS 203 recommendations.

The transmission time is callibrated for redial. In manual operation the duration of bursts and pauses is the actual pushbutton depress time, but not less than the minımum transmission tıme ( $t_{\top}$ ) or minimum pause time ( $t_{p}$ ).

Data transmission mode
Data transmission mode is entered from the dialing mode (PD or DTMF) on first depression of key "*", or key " > ". The '"*"' tones are not transmitted.

In the data transmission mode no digits are stored for later redıal; "'*'" and ' \#' are purely DTMF keys, so are no longer special functions. The digits are temporarily stored in a special register, which has a maximum capacity of eight digits.
There are two ways to lease the data transmission mode:

- Reactivate chip enable (CE), HIGH to LOW then HIGH again
- Pressing the flash (FL) key


## Keyboard Inputs/Outputs

The sense column inputs COL 1 to COL 3 and the scanning row outputs ROW 1 to ROW 5 of the PCD4415/A are directly connected to the keyboard as shown in Figure 2.
All keyboard entries are debounced on both the leading and trailing edges for approximately time $t_{E}$ as shown in Figure 7. Each entry is tested for valıdity.
When a pushbutton is pressed, keyboard scanning starts and only returns to the sense mode after release of the push-button.

Keys '"*'" and "\#" represent the DTMF tones and also special dialing functions. In ROW 5 the keys " $>$ " and R/AP only are function keys, while key FL offers flash or register recall.


Figure 2. Keyboard Organization

## Flash

Flash (or register recall) is activated by the FL key and can be used in DTMF, pulse and data transmission modes. Pressing the FL pushbutton will produce a timed line-break of 100 ms at the DP/FLO output. During the conversation mode this flash pulse entry will act as a chip enable. This flash puise duration ( $t_{F L}$ ) is calibrated at 100 ms .
The flash pulse resets the read address counter (RAC). Later redial is possible (see redial procedure with the 'Flash' inserted telephone number).

## TONE Output (DTMF mode)

The single and dual tones which are provided at the TONE output are filtered by an on-chip

Table 1. Frequency Tolerance of the Output Tones for DTMF Signaling

| ROW/ COLUMN | STANDARD FREQUENCY HZ | TONE OUTPUT FREQUENCY HZ(1) | FREQUENCY DEVIATION |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | \% | Hz |
| Row 1 | 697 | 697.90 | +0.13 | +0.90 |
| Row 2 | 770 | 770.46 | +0.06 | +0.46 |
| Row 3 | 852 | 850.45 | -0.18 | -1.55 |
| Row 4 | 941 | 943.23 | +0.24 | +2.23 |
| Col 1 | 1209 | 1206.45 | -0.21 | -2.55 |
| Col 2 | 1336 | 1341.66 | +0.42 | +5.66 |
| Col 3 | 1477 | 1482.21 | +0.35 | +5.21 |

NOTE:

1. Tone output frequency when using a 3.579545 MHz crystal.
switched-capacitor filter, followed by an on-chip active RC low-pass filter.
Therefore, the total harmonic distortion of the DTMF tones fulfills the CEPT CS 203 recommendatıons. An on-chip reference voltage provides output-tone levels independent of the supply voltage. Table 1 shows the frequency tolerance of the output tones for DTMF signaling.

When the DTMF mode is selected, output tones are tımed in manual dıaling with a minimum duration of bursts and pauses, and in redial with a calibrated tımıng. Single tones may be generated for test purposes (CE = HIGH). Each row and column has one corresponding frequency. High group frequencies are generated by connecting the column to $V_{S S}$. Low group frequencies are generated by forcing the row to $V_{D D}$. The single tone frequency will be transmitted during activation time, but it is neither calibrated nor stored.

## Dial Pulse and Flash Output (DP/FLO)

This is a combined output which provides control signals for proper timing in pulse dialing or for a calibrated break in both dialing modes (flash or register recall).

## Dial Pulse and Flash Output (DP/FLO)

Inverted output of DP/FLO. In the PCD4415/A it is only available as a bonding option of DP/FLO.

## Mute Output (M1)

During pulse dialing the mute output becomes active-HIGH for the period of the inter-digit pause, break time and make tıme. It remains at this level until the last digit is pulsed out. During DTMF dialing the mute output becomes active-HIGH for the period of the tone transmission and pause tımes. During Flash the mute output is active-HIGH and remains at this level for the period of flash and flash hold-over time

## Mute Output ( $\overline{\mathbf{M 1}}$ )

Inverted output of M1. In the PCD4415/A it is only available as a bonding option of M1.

## Strobe Output (M2)

Active-HIGH output during actual dialing, i.e., during break and make time in pulse dialing, or during tone transmission in DTMF dialing. Only available as a bonding option of IAP.

## Input Access Pause (IAP)

This input can be used instead of the "\#" (R/AP) key for programming access pause(s) in RAM when dialing and terminating access pause(s) during redial.

## Data Transmission Mode

Timing in the data transmission mode is the same as the manual dialıng mode.

## Dialing Procedures (see also

Figures 4, 5 and 6)

## Dialing

After CE has risen to $V_{D D}$, the oscillator starts running and the Read Address Counter (RAC) is set to the first address (see Figure 3). By entering first a numeric digit, the Write Address Counter (WAC) will be set to the first address, the decoded digit will be stored in the register and the WAC incremented to the next address. Any subsequent keyboard entry will be decoded and stored in the redial register after validation. If more than 23 digits are entered, redial will be inhıbited. All entries are debounced on both the leading and trailing edges for at least time $t_{E}$ as shown in Figure 7. Each entry is tested for validity before being deposited in the redial register.
In manual dialing mode (pulses and DTMF) only the 0 to 9 keys result in dialing operations. " \#' and "*"' are special function keys:

- If the first key after CE or Flash means: Redial (see redıal procedure)
- If not the first key, then it is used to program access pause(s) in the RAM for later redial. If it is the last key it will be omitted before going "on-hook'.
"*"' key or " >" key
- Used to switch from dialing mode (pulse or DTMF) to data transmission mode. The "*'" tones will not be transmitted even if the previous mode was DTMF dialing.
In data transmission mode keys 0 to 9 , "*'" and ' \#" result in associated DTMF tones (see Table 1), keys $>$ and R/AP will be ignored.


## Redialing

After CE has risen to $V_{D D}$, the oscillator starts running and the Read Address Counter (RAC) is set to the first address to be sent. The PCD4415/A is in conversation mode. If " $\#$ " or "R/AP" is the first keyboard entry, the circuit starts redialing the contents of the register. Timing in the DTMF mode is calibrated for both tone bursts and pauses. Only the first part entered (the pulse or DTMF dialed part of the stored number) can be redialed. During redial keyboard entries (function or non-function) are not accepted until the circuit returns to the conversation mode after completion of redialing. The ' $\#$ ' and

R/AP keys are active only during access pauses.
No redıal activity takes place if one of the following events occur:

- Power-on reset
- Memory overflow (more than 23 valid data entries)
If an access pause is detected during redial, the circuit is switched back to the conversation mode and stays there until the "\#" or R/AP key is depressed. Therefore, when the "\#' or R/AP key is depressed, the access pause is ended. After termination of the access pause, the circuit continues dialing the rest of the telephone number.

In addıtion to the manual use of the \# or R/ AP key for programming and termınatıng access pause(s), the input IAP can be used. If during manual dialing and conversation mode IAP becomes HIGH, an access pause will be stored in the memory.

If, after 'on-hook' or 'flash'', the last stored digit is an access pause, then it will be deleted out of the memory. When during
redialing an access pause occurs and IAP becomes HIGH, then the access pause will be automatically terminated and redialing continues.

As soon as the conversation mode is entered, depressing the "*" or ">" key will again switch the circuit to the data transmission mode.

Redial takes place in the main register (max. 23 digits). After redial when a numeric key is pressed (first digit of an extension number) the redial number will be cleared. Thus the total capacity of the main register is available for extension number dialing. This extension number is stored in the main register (max 23 digits) and is available later after 'on-hook', "off-hook". The main register will also store digits that have been keyed-ın at a rate faster than dialed out

## Access pause

- The number of access pauses is unlimited.
- Consecutive pauses will be stored as a single pause.



Figure 4. Pulse/DTMF Dialing Mode


Pulse and DTMF Dialer with Redial


Figure 6b. Timing Diagram for Dialing Mode Defined by $\overline{\text { PD }} / D T M F$ Selection Pin; Pulse Dialing ( $\overline{\text { PD }} / \mathrm{DTMF}=\mathbf{V}_{\text {SS }}$ )


Figure 6c. Timing Diagram for Dialing Mode Defined by $\overline{\mathrm{PD}} / \mathrm{DTMF}$ Selection Pin; DTMF Dialing ( $\overline{\mathrm{PD}} / \mathrm{DTMF}=\mathrm{V}_{\mathrm{DD}}$ )

## Pulse and DTMF Dialer with Redial



Figure 6d. Timing Diagram for Dialing Mode Defined by PD/DTMF Selection Pin; Pulse Dialing and Data Transmission Mode

## Pulse and DTMF Dialer with Redial



Figure 7a. Timing Diagram Showing REDIAL Where PABX Access Digit(s) are the First Keyboard Entries and Access Pause is Terminated by the \# or R/AP Key; DTMF Dialing with PD/DTMF = VDD


Figure 7b. Timing Diagram Showing REDIAL Where PABX Access Digit(s) Occur and are Terminated by IAP; DTMF Dialing with $\overline{\text { PD }} / \mathrm{DTMF}=\mathrm{V}_{\mathrm{DD}}$

The value of resitor R14 is determed by the required level at LN and the DTMF gan of the TEA1060／61
Omit C13 and C14；insert S1
u！！po！！！eeds＋onpold

## Signetics

## Linear Products

## DESCRIPTION

The TEA1060 and TEA1061 are bipolar integrated circuits performing all speech and line interface functions required in fully electronic telephone sets. The circuits internally performs electronic switching between dialing and speech.

## FEATURES

- Voltage regulator with adjustable static resistance
- Provides supply for external circuitry
- Symmetrical low-impedance inputs for dynamic and magnetic microphones (TEA1060)
- Symmetrical high-impedance inputs for piezoelectric microphone (TEA1061)
- Asymmetrical high-impedance input for electret microphone (TEA1061)
- DTMF signal input
- Mute input for pulse or DTMF dialing
- Power down input for pulse dial or register recall
- Receiving amplifier for magnetic, dynamic or piezoelectric earpieces
- Large amplification setting range on all amplifiers
- Line loss compensation facility, line current dependent
- Gain control adaptable to exchange supply


## APPLICATION

- Electronic telephone sets


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 18-PIn Plastıc DIP (SOT-102A) | -25 to $+75^{\circ} \mathrm{C}$ | TEA1060PN |
| 18-Pın Plastıc DIP (SOT-102A) | -25 to $+75^{\circ} \mathrm{C}$ | TEA1061PN |

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{LN}}$ | Positive line voltage | 13.2 | V |
| lime(AV) <br> Iline(S) <br> lLINE(SM) | Line current average non-repetitive ( $\mathrm{t}_{\mathrm{MAX}}=100$ hours) non-repetitive peak ( $\mathrm{t}_{\text {MAX }}=1 \mathrm{~ms}$ ) | $\begin{gathered} 140 \\ 250 \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \\ \mathrm{~A} \end{gathered}$ |
| $\begin{aligned} & V \\ & -V \end{aligned}$ | Voltage on all other pins | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}+0.7 \\ 0.7 \end{gathered}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | 660 | mW |
| TSTG | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operatıng ambient temperature range | -25 to +75 | ${ }^{\circ} \mathrm{C}$ |

Versatile Telephone Transmission Circuits with Dialer Interface

## BLOCK DIAGRAM



## Versatile Telephone Transmission Circuits with Dialer Interface

DC ELECTRICAL CHARACTERISTICS $\operatorname{lLINE}=10$ to $140 \mathrm{~mA} ; V_{E E}=0 \mathrm{~V} ; \mathrm{f}=800 \mathrm{~Hz} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply: LN and VCC (Pins 1 and 15) |  |  |  |  |  |
| $V_{\text {LN }}$ <br> VLN <br> VLN <br> VLN | $\begin{aligned} & \text { Voltage drop over circuit } \\ & \text { at } \operatorname{LINE}=5 \mathrm{~mA} \\ & \text { at } \operatorname{LINE}=15 \mathrm{~mA} \\ & \text { at } \operatorname{LINE}=100 \mathrm{~mA} \\ & \text { at } \operatorname{LINE}=140 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} 4.15 \\ 5.4 \end{gathered}$ | $\begin{gathered} 4.15 \\ 4.35 \\ 6.1 \end{gathered}$ | $\begin{array}{r} 4.55 \\ -6.7 \\ 7.5 \end{array}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & \hline \end{aligned}$ |
| $\Delta \mathrm{V}_{\mathrm{LN}} / \Delta \mathrm{T}$ | Variation with temperature at $\mathrm{l}_{\text {LINE }}=15 \mathrm{~mA}$ | -4 | -2 | 0 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \mathrm{ICC} \\ & \mathrm{ICC} \end{aligned}$ | Supply current at $\mathrm{V}_{\mathrm{CC}}=2.8 \mathrm{~V}$; $\mathrm{PD}=\mathrm{LOW}$ at $\mathrm{V}_{\mathrm{CC}}=2.8 \mathrm{~V} ; \mathrm{PD}=\mathrm{HIGH}$ |  | $\begin{gathered} 0.96 \\ 50 \end{gathered}$ | 1.25 | ${\underset{\mu A}{m A}}^{2}$ |

Microphone inputs MIC+ and MIC -

| $\begin{aligned} & \left\|z_{1 S}\right\| \\ & \left\|z_{1 S}\right\| \end{aligned}$ | Input impedance TEA1060 TEA1061 |  | $\begin{gathered} 4 \\ 20 \end{gathered}$ |  | $\begin{aligned} & k \Omega \\ & k \Omega \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\sigma$ | Standard deviation on input impedance |  | 12 |  | \% |
| $\mathrm{k}_{\text {CMR }}$ | Common-mode rejection ratio; TEA1060 |  | 80 |  | dB |
| AvD AvD | Voltage amplification at $l_{\text {LINE }}=15 \mathrm{~mA} ; R 7=68 \mathrm{k} \Omega$ TEA1060 TEA1061 | $\begin{aligned} & 51 \\ & 37 \end{aligned}$ | $\begin{aligned} & 52 \\ & 38 \end{aligned}$ | $\begin{aligned} & 53 \\ & 39 \end{aligned}$ | $\begin{aligned} & d B \\ & d B \end{aligned}$ |
| $\Delta \mathrm{AvD}^{\prime} / \Delta \mathrm{f}$ | Variation with frequency at $\mathrm{f}=300$ to 3400 Hz |  | $\pm 0.2$ |  | dB |
| $\Delta \mathrm{AvD}^{\prime} / \Delta \mathrm{T}$ | Variation with temperature at $\mathrm{I}_{\mathrm{LINE}}=50 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=-25 \text { to }+75^{\circ} \mathrm{C}$ |  | $\pm 0.5$ |  | dB |
| Dual-tone multi-frequency input DTMF |  |  |  |  |  |
| $\left\|z_{\text {IS }}\right\|$ | Input impedance |  | 20 |  | k $\Omega$ |
| $\sigma$ | Standard deviation on input impedance |  | 12 |  | \% |
| Avd | Voltage amplification at $l_{\text {LINE }}=15 \mathrm{~mA} ; R 7=68 \mathrm{k} \Omega$ | 25 | 26 | 27 | dB |
| $\Delta \mathrm{AvD} / \Delta \mathrm{f}$ | Variation with frequency at $f=300$ to 3400 Hz |  | $\pm 0.2$ |  | dB |
| $\Delta \mathrm{AvD}^{\text {/ }}$ / T | Variation with temperature at $I_{\text {LINE }}=50 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=-25 \text { to }+75^{\circ} \mathrm{C}$ |  | $\pm 0.5$ |  | dB |
| Gain adjustment (Pins GAS $\mathbf{1}_{1}$ and $\mathbf{G A S}_{\mathbf{2}}$ ) |  |  |  |  |  |
| $\Delta A_{\mathrm{VD}}$ | Amplification variation with R7, transmitting amplifier | -8 |  | +8 | dB |
| Transmitting amplifier output LN |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{LN}(\mathrm{RMS})}$ <br> $\mathrm{V}_{\mathrm{LN}(\mathrm{RMS})}$ | $\begin{aligned} & \text { Output voltage at } \text { LIINE }^{\text {O }}=15 \mathrm{~mA} \text {; } \\ & \text { dTOT }=2 \% \\ & \text { d TOT }=10 \% \end{aligned}$ | 1.4 | $\begin{aligned} & 2.3 \\ & 2.6 \end{aligned}$ |  | v |
| $\mathrm{V}_{\text {NO(RMS) }}$ | $\begin{aligned} & \text { Noise output voltage } \\ & \text { at liINE }=15 \mathrm{~mA} ; R 7=68 \mathrm{k} \Omega \\ & \text { psophometrically weighted (P53 curve) } \end{aligned}$ |  | -70 |  | dBmp |
| Receiving amplifier input IR |  |  |  |  |  |
| $\left\|Z_{\text {IS }}\right\|$ | Input impedance | 17 | 21 | 25 | k $\Omega$ |

Versatile Telephone Transmission Circuits with Dialer Interface

DC ELECTRICAL CHARACTERISTICS (Continued) $l_{\text {LINE }}=10$ to $140 \mathrm{~mA} ; V_{E E}=0 \mathrm{~V} ; \mathrm{f}=800 \mathrm{~Hz} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Receiving amplifier outputs QR+ and QR- |  |  |  |  |  |
| $\left\|z_{\text {os }}\right\|$ | Output impedance; single-ended |  | 4 |  | $\Omega$ |
| AvD AvD | ```Voltage amplification at ILINE = 15mA; R4=100k\Omega; single-ended; }\mp@subsup{R}{L}{}=300 differential; }\mp@subsup{R}{L}{}=600``` | $\begin{aligned} & 24 \\ & 30 \end{aligned}$ | $\begin{aligned} & 25 \\ & 31 \end{aligned}$ | $\begin{aligned} & 26 \\ & 32 \end{aligned}$ | $\mathrm{dB}$ |
| $\Delta A_{v o} / \Delta f$ | Variation with frequency, at $\mathrm{f}=300$ to 3400 Hz |  | $\pm 0.2$ |  | dB |
| $\Delta \mathrm{AvD}^{\prime} / \Delta \mathrm{T}$ | Variation with temperature at $\mathrm{I}_{\mathrm{LINE}}=50 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=-25$ to $+75^{\circ} \mathrm{C}$ |  | $\pm 0.5$ |  | dB |
| $V_{\text {O(RMS) }}$ <br> $V_{\text {O(RMS) }}$ <br> $V_{\text {O(RMS) }}$ | ```Output voltage at I}\mp@subsup{I}{CC}{}=0;\mp@subsup{d}{\mathrm{ TOT }}{=2%; sine wave drive single-ended; R R = 150\Omega single-ended; }\mp@subsup{R}{L}{}=450 differential; }\mp@subsup{\textrm{C}}{\textrm{L}}{}=47\textrm{nF}+\mp@subsup{R}{L}{}=100\Omega;f=3400\textrm{Hz``` | $\begin{aligned} & 0.3 \\ & 0.4 \\ & 0.8 \\ & \hline \end{aligned}$ | $\begin{gathered} 0.38 \\ 0.52 \\ 1.0 \\ \hline \end{gathered}$ |  | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| $\mathrm{V}_{\text {NO(RMS) }}$ <br> $\mathrm{V}_{\mathrm{NO} \text { (RMS) }}$ | ```Noise output voltage at \(\mathrm{I}_{\mathrm{LINE}}=15 \mathrm{~mA} ; R 4=100 \mathrm{k} \Omega\); psophometrically weighted (P53 curve) single-ended; \(R_{L}=300 \Omega\) differential; \(R_{L}=600 \Omega\)``` |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ |  | $\begin{aligned} & \mu V \\ & \mu \mathrm{~V} \end{aligned}$ |
| Gain adjustment (Pin GAR) |  |  |  |  |  |
| $\Delta A_{V D}$ | Amplification variation with R4, recelving amplifier | -8 |  | +8 | dB |
| MUTE input |  |  |  |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | Input voltage HIGH LOW | 1.5 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}} \\ & 0.3 \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| $I_{\text {mute }}$ | Input current |  | 8 | 15 | $\mu \mathrm{A}$ |
| $-\Delta A_{\mathrm{VD}}$ | Reduction of voltage amplification from MIC+ and MIC- to LN at MUTE $=$ HIGH |  | 70 |  | dB |
| $-\Delta A_{v D}$ | Reduction of gain between <br> $\mathrm{l}_{\mathrm{LINE}}=15 \mathrm{~mA}$ and <br> $\mathrm{L}_{\mathrm{LINE}}=35 \mathrm{~mA}$ | -1.0 | -1.5 | -2.0 | dB |
| Avd | Voltage amplification from DTMF to QR+ or QR- at MUTE $=$ HIGH; single-ended load; $R_{L}=300 \Omega$ |  | -18 |  | dB |
| Power-down input PD |  |  |  |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | Input voltage HIGH LOW | 1.5 |  | $\begin{aligned} & V_{C c} \\ & 0.3 \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| IPD | Input current |  | 5 | 10 | $\mu \mathrm{A}$ |
| Automatic gain control input AGC |  |  |  |  |  |
| $-\Delta \mathrm{A}_{\mathrm{V}}$ | Amplification control range |  | 6 |  | dB |
| luine | Highest line current for maximum amplification at $R 6=110 \mathrm{k} \Omega$ |  | 22 |  | mA |
| luine | Lowest line current for minimum amplification at $R 6=110 \mathrm{k} \Omega$ |  | 60 |  | mA |
| Peripheral supply across Pins 15 and 10 |  |  |  |  |  |
| $\mathrm{V}_{\text {CCP }}$ | $\begin{aligned} & I_{P}=0 \mathrm{~mA} \\ & I_{p}=1.2 \mathrm{~mA} \\ & I_{P}=1.7 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 2.8 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 3.75 \\ & 3.05 \end{aligned}$ |  | V V |

## FUNCTIONAL DESCRIPTION

## Supply: Vcc, LN, SLPE, REG and STAB

The circuit and its peripheral circuits usually are supplied from the telephone line. The circuit develops its own supply voltage at $\mathrm{V}_{\mathrm{CC}}$ and regulates its voltage drop. The supply voltage $V_{C C}$ may also be used to supply external peripheral circuits, e g., dialing and control circuits.

The supply has to be decoupled by connecting a smoothing capacitor between $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$, the internal voltage regulator has to be decoupled by a capacitor from REG to $\mathrm{V}_{\mathrm{EE}}$. An internal current stabilizer is set by a resistor of $3.6 \mathrm{k} \Omega$ between STAB and $\mathrm{V}_{\mathrm{EE}}$.
The DC current flowing into the set is determined by the exchange supply voltage, $\mathrm{V}_{\mathrm{EXCH}}$, the feeding bridge resistance $\mathrm{R}_{\mathrm{EXCH}}$, the $D C$ resistance of the subscriber line RLINE and the DC voltage on the subscriber set (see Figure 1).
If the line current line exceeds the current $I_{\mathrm{cc}}+05 \mathrm{~mA}$ required by the circuit itself $\left(I_{C C} \approx 1 \mathrm{~mA}\right)$, plus the current $I_{C C}$ required by the peripheral circuits connected to $\mathrm{V}_{\mathrm{CC}}$, then the voltage regulator diverts the excess current via LN.
The voltage regulator adjusts the average voltage on LN to:

$$
\begin{aligned}
V_{\mathrm{LN}} & =V_{\text {REF }}+I_{\mathrm{SLPE}} \times \mathrm{R} \\
& =V_{\text {REF }}+\left(I_{\text {LINE }}-I_{\mathrm{CC}}-0510^{-3}-I_{\mathrm{CC}}\right) \\
& \times \text { R9 }
\end{aligned}
$$

$\mathrm{V}_{\text {REF }}$ being an internally-generated tempera-ture-compensated reference voltage of 4.1 V and R9 being an external resistor connected between SLPE and $V_{E E}$. Under normal conditions $I_{\text {SLPE }} \gg I_{C C}+0.5 \mathrm{~mA}+\mathrm{I}_{\mathrm{CC}}$ The static behavior of the crrcuit then equals a 4.1 V voltage regulator diode with an internal resistance R9. In the audio frequency range the dynamic impedance equals R1.

The current ICC available from $\mathrm{V}_{\mathrm{CC}}$ for supplying peripheral circuits depends on external components, and on the line current. Figure 2 shows this current for $\mathrm{V}_{C C}=3 \mathrm{~V}$ min., this being the minimum supply voltage for most CMOS circuits including a diode voltage drop for an enable diode. If MUTE is LOW, the available current is further reduced when the receiving amplifier is driven.

## Microphone Inputs MIC + and MIC - and Gain Adjustment Pins GAS $_{1}$ and GAS $_{2}$

The TEA1060 and TEA1061 have symmetrical microphone inputs.

The TEA1060 is intended for low-sensitivity, low-impedance dynamic or magnetic micro-
phones. Its input impedance is $2 \times 4 \mathrm{k} \Omega$ and its voltage amplification is typically 52 dB .

The TEA1061 is intended for a piezoelectric microphone or an electret microphone with built-in FET source follower. Its input impedance is $2 \times 20 \mathrm{k} \Omega$ and its voltage amplification is typically 38 dB .
The arrangements with the microphone types mentioned are shown in Figure 3.
The amplification of the microphone amplifier in both types can be adjusted over a range of $\pm 8 \mathrm{~dB}$ to suit the sensitivity of the transducer used. The amplification is proportional to external resistor R7 connected between $\mathrm{GAS}_{1}$ and $\mathrm{GAS}_{2}$
An external capacitor C6 of 100pF between GAS1 and SLPE is required to ensure stability A larger value may be chosen to obtain a first-order low-pass filter The cut-off frequency corresponds with the time constant R7 $\times$ C6.

## Mute Input MUTE

A HIGH level at MUTE enables the DTMF input and inhibits the microphone inputs and the receiving amplifier, a LOW level or an open circuit does the reverse. Switching the mute input will cause negligible clicks at the telephone outputs and on the line.

## Dual-Tone Multi-Frequency Input DTMF

When the DTMF input is enabled, dialing tones may be sent onto the line. The voltage amplification from DTMF to LN is typically 26dB and varıes with R7 in the same way as the amplification of the microphone amplifier. The signalling tones can be heard in the earpiece at a low level (confidence tone).

## Receiving Amplifier: IR, QR + ,

 OR - and GARThe receiving amplifier has one input IR and two complementary outputs, a non-Inverting output QR + and an inverting output QR -. These outputs may be used for single-ended or for differential drive, depending on the sensitivity and type of earpiece used (see Figure 6). Amplification from IR to QR + is typically 25 dB . This will be sufficient for lowimpedance magnetic or dynamic earpieces; these are suited for single-ended drive. By using both outputs (differential drive) the amplification is increased by 6 dB . This makes differential drive possible, which is required for high-impedance dynamic, magnetic and piezoelectric earpieces with load impedances exceeding $450 \Omega$.
The output voltage of the receiving amplifier is specified for contnuous-wave drive. The maximum output voltage will be higher under speech conditions, where the ratio of peak and RMS value is higher.

The amplification of the receiving amplifier can be adjusted over a range of +8 dB to suit the sensitivity of the transducer used. The amplification is proportional to external resistor R4 connected from GAR to QR + .
Two external capacitors $C 4=100 \mathrm{pF}$ and $\mathrm{C} 7=10 \times \mathrm{C} 4=1 \mathrm{nF}$ are necessary to ensure stability. A larger value of C4 may be chosen to obtain a first-order, low-pass filter. The 'cut-off' frequency corresponds with the tume constant R4 $\times$ C4.

## Automatic Gain Control Input AGC

Automatic line loss compensation will be obtaned by connecting a resistor R6 from AGC to $\mathrm{V}_{\mathrm{EE}}$. This automatic gain control varies the amplification of the microphone amplifier and the receiving amplifier in accordance with the DC line current. The control range is 6dB. This corresponds with a line length of 5 km for a 0.5 mm diameter copper twisted-pair cable with a DC resistance of $176 \Omega / \mathrm{km}$ and an average attenuation of $1.2 \mathrm{~dB} / \mathrm{km}$.
Resistor R6 should be chosen in accordance with the exchange supply voltage and its feeding bridge resistance (see Figure 5 and Table 1). Different values of R6 give the same ratio of line currents for begin and end of the control range.
If automatic line loss compensation is not required AGC may be left open. The amplifiers then all give their maximum amplification as specified.

## Power-Down Input PD

During pulse dialing or register recall (timed loop break) the telephone line is interrupted; as a consequence, it provides no supply for the transmission circuit. These gaps have to be bridged by the charge in the smoothing capacitor C1. The requirements on this capacitor are relaxed by applying a HIGH level to the PD input, which reduces the supply current from typically 1 mA to typically $50 \mu \mathrm{~A}$.
A HIGH level at PD further disconnects the capacitor at REG, with the effect that the circuit's impedance equals a 4.1 V voltage regulator diode with an internal resistance equal to R9. This results in rectangular current waveforms in pulse dialing and register recall. When this facility is not required PD may be left open.

## Side-Tone Suppression

Suppression of the transmitted signal in the earpiece is obtained by the antl-side-tone network consisting of R2, R3, R8 and $\mathrm{Z}_{\mathrm{BAL}}$ (see Figure 8). Maximum compensation is obtained when $Z_{B A L} / k$ equals the line impedance $Z_{\text {LINE }}$ as seen by the set (scale factor $k=R_{8} / R_{1}$.

## Versatile Telephone Transmission Circuits

 with Dialer InterfaceIn practice $Z_{\text {LINE }}$ varies strongly with line length and cable type; consequently, an average value has to be chosen for $Z_{B A L}$. The suppression further depends on the accuracy
with which $\mathrm{Z}_{\mathrm{BAL}} / \mathrm{k}$ equals the average line impedance.
The anti-side-tone network attenuates the signal from the line. With R8 $=390 \Omega$ and


Figure 1. Supply Arrangement


NOTE:
Curve " $a$ " is valid when the receiving amplifier is not driven or when MUTE $=$ HIGH, curve " $b$ " is valid when MUTE = LOW and the recerving amplifier is driven, $V_{(R M S)}=150 \mathrm{mV}, R_{\mathrm{L}}=150 \Omega$

Figure 2. Maximum Current lcc Available from $V_{c c}$ for External (Peripheral) Circuitry with $\mathbf{V}_{\mathbf{C c}} \geqslant 3 \mathbf{V}$

NOTE:
The resistor marked (1) may be connected to lower the terminating impedance

> a. Magnetic or Dynamic Microphone, TEA1060

b. Electret Microphone, TEA1061

c. Piezoelectric Microphone TEA1061

Figure 3. Alternative Microphone Arrangements

## Versatile Telephone Transmission Circuits with Dialer Interface



LD07060S



LD07081s

NOTE:
The resistor marked (1) may be connected to obtain an appropriate acoustic frequency characteristic
b. Dynamic Telephone with More Than $450 \Omega$ Impedance
c. Magnetic Telephone with More Than $450 \Omega$ Impedance
igure 4. Alternative Receiver Arrangements


NOTE:
The resistor marked (2) is required to increase the phase margin
d. Piezoelectric Telephone
a. Dynamic Telephone with Less Than $450 \Omega$ Impedance


OP11650S

Figure 5. Variation of Amplification with Line Current, with R6 as a Parameter

Table 1. Values of Resistor R6 for optimum Line Loss Compensation, for Various Usual Values of Exchange Supply Voltage $\mathbf{V}_{\text {ExCH }}$ and Exchange Feeding Bridge Resistance $\mathbf{R E X C H}^{\text {E }}$

|  |  | $\mathrm{R}_{\text {ExCH }}(\Omega)$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 400 | 600 | 800 | 1000 |
|  |  | R6 (k) |  |  |  |
| $\mathbf{V E X C H}^{\text {(V) }}$ | 24 | 61.9 | 48.7 | X | X |
|  | 36 | 100 | 78.7 | 68 | 60.4 |
|  | 48 | 140 | 110 | 93.1 | 82 |
|  | 60 | X | X | 120 | 102 |

## Versatile Telephone Transmission Circuits with Dialer Interface



NOTES
Voltage amplification is defined as $A_{V D}=20 \log \left|V_{0} / V_{1}\right|$
For measuring the amplification from MIC+ and MIC -, the MUTE input should be LOW or open, for measuring the DTMF input, MUTE should be HIGH inputs not under test should be open

Versatile Telephone Transmission Circuits with Dialer Interface


NOTE:
Voltage amplifictaion is defined as $A_{V D}=20 \log \left|V_{\mathrm{O}} / V_{1}\right|$
Figure 7. Test Circuit for Defining Voltage Amplification of the Receiving Amplifier

## Versatile Telephone Transmission Circuits with Dialer Interface

## APPLICATION INFORMATION



NOTE:
The bridge to the left, the zener diode and R10 limit the current into the circuit and the voltage across the crrcuit during line transients Pulse dialing or register recall require a different protection arrangement

Versatile Telephone Transmission Circuits with Dialer Interface

APPLICATION INFORMATION (Continued)


NOTE:
The dashed lines show an optional flash (register recall by timed loop break)
a. DTMF Set with a CMOS DTMF Dialing Circuit

b. Pulse Dial Set with One of the PCD3320 Family of CMOS Interrupted Current-Loop Dialing Circuits
 and the PCD3312 CMOS DTMF Generator with $I^{2} \mathrm{C}$ Bus

Figure 9. Typical Applications of the TEA1060 or TEA1061 (Simplified)

## Signetics

## TEA1067 <br> Low Voltage Transmission IC with Dialer Interface

## Product Specification

## Linear Products

## DESCRIPTION

The TEA1067 is a bipolar integrated circuit performing all speech and line interface functions required in fully electronic telephone sets. It performs electronic switching between dialing and speech. The circuit is able to operate down to DC line voltage of 1.6 V (with reduced performance) to facilitate the use of more telephone sets in parallel.

## FEATURES

- Low DC line voltage; operates down to 1.6 V (excluding polarity guard)
- Voltage regulator with adjustable static resistance


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 18-Pin Plastic DIP (SOT-102HE) | $-25^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | TEA1067PN |
| 20 -Pin Plastic SOL (SOT-163A) | $-25^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | TEA1067TD |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{LN}}$ | Positive line voltage contınuous | 12 | V |
| $\mathrm{V}_{\mathrm{LN}}$ | Repetitive line voltage during switch-on or line interruption | 13.2 | V |
| $\mathrm{V}_{\mathrm{LN}}$ | $\begin{aligned} & \text { Repetitive peak line voltage } \\ & \text { tp } / \mathrm{P}^{=} 1 \mathrm{~ms} / 5 \mathrm{~s} ; \mathrm{R} 10=13 \Omega ; \\ & \mathrm{R} 9=20 \Omega \text { (see Figure } 8 \text { ) } \end{aligned}$ | 28 | V |
| ILINE | Line current | 140 | mA |
| $\begin{aligned} & V_{1} \\ & -V_{1} \end{aligned}$ | Voltage on all other pins | $\begin{gathered} V_{C C}+0.7 \\ 0.7 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | 660 | mW |
| $T_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -25 to +75 | ${ }^{\circ} \mathrm{C}$ |

- Receiving amplifier for magnetic, dynamic or piezoelectric earpieces
- Large amplification setting range on microphone and earpiece amplifiers
- Line loss compensation facility, line current dependent (microphone and earpiece amplifiers)
- Gain control adaptable to exchange supply
- Possibility to adjust the DC line voltage


## PIN CONFIGURATION



## BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS $\mathrm{I}_{\mathrm{LINE}}=11$ to $140 \mathrm{~mA} ; \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} ; \mathrm{f}=800 \mathrm{~Hz} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply: LN and V ${ }_{\text {cc }}$ (Pins 1 and 15) |  |  |  |  |  |
| $V_{\text {LN }}$ <br> $V_{L N}$ <br> VLN <br> $V_{\text {LN }}$ <br> $V_{\text {LN }}$ <br> $\mathrm{V}_{\mathrm{LN}}$ <br> $V_{L N}$ | ```Voltage drop over circuit; between Pin 1 and Pin \(10=\mathrm{V}_{\mathrm{LN}}\); microphone inputs open at LINE at \(\operatorname{LINE}=4 \mathrm{~mA}\) at \(\mathrm{I}_{\mathrm{LINE}}=7 \mathrm{~mA}\) at \(\operatorname{LINE}=11 \mathrm{~mA}\) at \(\operatorname{LINE}=15 \mathrm{~mA}\) at \(\operatorname{liNE}=100 \mathrm{~mA}\) at \(\operatorname{LINE}=140 \mathrm{~mA}\)``` | $\begin{aligned} & 1.75 \\ & 2.25 \\ & 3.55 \\ & 3.65 \\ & 4.9 \end{aligned}$ | $\begin{gathered} 1.6 \\ 2.0 \\ 2.8 \\ 3.8 \\ 3.90 \\ 5.6 \end{gathered}$ | $\begin{aligned} & 2.25 \\ & 3.35 \\ & 4.05 \\ & 4.15 \\ & 6.5 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| $\Delta \mathrm{V}_{\mathrm{LN}} / \Delta \mathrm{T}$ | Variation with temperature at $\mathrm{L}_{\text {LINE }}=15 \mathrm{~mA}$ | -3 | -1 | 1 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{LN}} \\ & \mathrm{~V}_{\mathrm{LN}} \end{aligned}$ | Voltage drop over crrcuit with external resistor R VAA at $\operatorname{lIINE}=15 \mathrm{~mA}$ <br> $R_{\text {VA }}(\operatorname{Pin} 1$ to $\operatorname{Pin} 16)=68 \mathrm{k} \Omega$ <br> RVA (Pin 16 to Pin 18) $=39 \mathrm{k} \Omega$ | $\begin{aligned} & 3.1 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 3.4 \\ & 4.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 4.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| $\begin{aligned} & \mathrm{Icc} \\ & \mathrm{Icc} \end{aligned}$ | Supply current Icc; current into Pin 15 PD $=$ LOW (PIn 12); $\mathrm{V}_{C C}=2.8 \mathrm{~V}$ $\mathrm{PD}=\mathrm{HIGH}(\mathrm{PIn} 12) ; \mathrm{V}_{\mathrm{CC}}=2.8 \mathrm{~V}$ |  | $1.0$ | $\begin{gathered} 1.35 \\ 82 \end{gathered}$ | ${\underset{\mu A}{A A}}^{2}$ |
| Icc | Current available from Pin 15 to supply peripheral circuits at $\operatorname{LINE}=15 \mathrm{~mA}$ $\mathrm{V}_{\mathrm{CC}} \geqslant 2.2 \mathrm{~V} ; \text { Mute }=\text { High }$ | 1.4 | 1.8 |  | mA |
| Microphone inputs MIC+ and MIC- (Pins 7 and 8) |  |  |  |  |  |
| $\begin{aligned} & \left\|z_{1 S}\right\| \\ & \left\|z_{\text {IS }}\right\| \end{aligned}$ | Input impedance differential (between Pins 7 and 8) single-ended (Pin 7 or WRT VEE) | $\begin{gathered} 51 \\ 25.5 \end{gathered}$ | $\begin{aligned} & 64 \\ & 32 \end{aligned}$ | $\begin{gathered} 77 \\ 38.5 \end{gathered}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| CMRR | Common-mode rejection ratio |  | 82 |  | dB |
| $A_{v D}$ | Voltage amplification (from Pins 7-8 to Pin 1) at liNE $=15 \mathrm{~mA} ; \mathrm{R} 7=68 \mathrm{k} \Omega$ | 51 | 52 | 53 | dB |
| $\Delta \mathrm{A}_{\mathrm{vD}} / \Delta \mathrm{f}$ | Variation with frequency at $\mathrm{f}=300$ to 3400 Hz | -0.5 | $\pm 0.2$ | +0.5 | dB |
| $\Delta \mathrm{AvD}^{\prime} / \Delta \mathrm{T}$ | Variation with temperature at $\mathrm{l}_{\text {LINE }}=50 \mathrm{~mA} ; \mathrm{T}_{\text {A }}=-25$ to $+75^{\circ} \mathrm{C}$ |  | TBD |  | dB |
| Dual-tone multi-frequency input DTMF (Pin 13) |  |  |  |  |  |
| $\left\|z_{\text {IS }}\right\|$ | Input impedance | TBD | 20.7 | TBD | k $\Omega$ |
| Avd | Voltage amplification (from Pın 13 to Pin 1) at $\mathrm{l}_{\mathrm{LINE}}=15 \mathrm{~mA} ; R 7=68 \mathrm{k} \Omega$ | 24.5 | 25.5 | 26.5 | dB |
| $\Delta A_{v o} / \Delta f$ | Variation with frequency $f=300$ to 3400 Hz | -0.5 | $\pm 0.2$ | +0.5 | dB |
| $\Delta \mathrm{A}_{\mathrm{VD}} / \Delta \mathrm{T}$ | Variation with temperature at $\mathrm{I}_{\mathrm{LINE}}=50 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=-25$ to $+75^{\circ} \mathrm{C}$ |  | $\pm 0.2$ |  | dB |
| Gain adjustment GAS ${ }_{1}$ and $\mathrm{GAS}_{2}$ (Pins 2 and 3) |  |  |  |  |  |
| $\Delta A_{\mathrm{VD}}$ | Amplfication variation with R7 (connected between Pins 2 and 3) transmitting amplifier | -8 |  | 0 | dB |
| Sending amplifier output LN (Pin 1) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{LN}(\mathrm{RMS})}$ <br> $\mathrm{V}_{\text {LN(RMS) }}$ <br> $\mathrm{V}_{\text {LN(RMS) }}$ <br> $V_{\text {LN(RMS) }}$ | ```Output voltage at \(l_{\text {LINE }}=15 \mathrm{~mA}\); \(\mathrm{d}_{\text {TOT }}=2 \%\) \(d_{\text {TOT }}=10 \%\) at \(\operatorname{lIINE}=4 \mathrm{~mA} ; \mathrm{d}_{\text {TOT }}=10 \%\) at line \(=7 \mathrm{~mA} ; \mathrm{d}_{\text {TOT }}=10 \%\)``` | 1.9 | $\begin{aligned} & 1.9 \\ & 2.2 \\ & 0.8 \\ & 1.4 \end{aligned}$ |  | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| $\mathrm{V}_{\text {NO(RMS) }}$ | Noise output voltage, $\mathrm{I}_{\mathrm{LINE}}=15 \mathrm{~mA} ; R 7=68 \mathrm{k} \Omega ; 200 \Omega$ between Pins 7 and 8 ; psophometrically weighted (P53 curve) |  | -72 |  | dBmp |
| Receiving amplifier input IR (Pin 11) |  |  |  |  |  |
| $\left\|z_{\text {IS }}\right\|$ | Input impedance | 17 | 21 | 25 | k $\Omega$ |

## Low Voltage Transmission IC with Dialer Interface

DC ELECTRICAL CHARACTERISTICS (Continued) $\mathrm{I}_{\mathrm{LINE}}=11$ to $140 \mathrm{~mA} ; \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} ; \mathrm{f}=800 \mathrm{~Hz} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Receiving amplifier outputs QR+ and QR- (Pins 5 and 4) |  |  |  |  |  |
| $\left\|Z_{\text {OS }}\right\|$ | Output impedance; single-ended |  | 4 |  | $\Omega$ |
| AvD AvD | Voltage amplification from Pin 11 to Pins 4-5 at $\operatorname{LINE}=15 \mathrm{~mA} ; \mathrm{R} 4=1 / 0 \mathrm{k} \Omega$; single-ended; $R_{L}=300 \Omega$ (from Pin 11 to Pins 4-5) differential; $R_{L}=600 \Omega$ (from Pin 11 to Pins 4-5) | $\begin{aligned} & 30 \\ & 36 \end{aligned}$ | $\begin{aligned} & 31 \\ & 37 \end{aligned}$ | $\begin{aligned} & 32 \\ & 38 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\mathrm{AvD}^{\text {/ }}$ df | Varıation with frequency, $f=300$ to 3400 Hz | -0.5 | $\pm 0.3$ | +0.5 | dB |
| $\Delta A_{V D} / \Delta T$ | Variation with temperature $\mathrm{I}_{\mathrm{LINE}}=50 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=-25 \text { to }+75^{\circ} \mathrm{C}$ |  | $\pm 0.2$ |  | dB |
| $\mathrm{V}_{\text {O(RMS) }}$ <br> $V_{\text {O(RMS) }}$ <br> $V_{\text {O(RMS) }}$ | ```Output voltage at lCC = 0; dTOT =2%; sine wave drive; R4 = 100k\Omega single-ended; R R = 150\Omega single-ended; R}\mp@subsup{R}{L}{}=450 differential; C-L}=47\textrm{nF}\mathrm{ (100 ת series resistors); f=3400Hz``` | $\begin{aligned} & 0.25 \\ & 045 \\ & 0.65 \end{aligned}$ | $\begin{aligned} & 0.29 \\ & 0.55 \\ & 0.80 \end{aligned}$ |  | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| $\mathrm{V}_{\text {O(RMS) }}$ <br> $V_{\text {O(RMS) }}$ | Output voltage at $I_{C C}=0 ; d_{T O T}=10 \%$; sine wave drive; $R 4=100 \mathrm{k} \Omega$; $R_{L}=150 \Omega$ $\begin{aligned} & \mathrm{I}_{\mathrm{LINE}}=4 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{LINE}}=7 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 15 \\ 130 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{NO}(\mathrm{RMS})}$ $\mathrm{V}_{\mathrm{NO} \text { (RMS) }}$ | ```Noise output voltage LIINE \(=15 \mathrm{~mA}, \mathrm{R} 4=100 \mathrm{k} \Omega\); Pin 11 open psophometrically weighted (P53 curve) single-ended; \(R_{L}=300 \Omega\) differential; \(\mathrm{R}_{\mathrm{L}}=600 \Omega\)``` |  | $\begin{gathered} 50 \\ 100 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{V} \\ & \mu \mathrm{~V} \end{aligned}$ |
| Gain adjustment GAR (Pin 6) |  |  |  |  |  |
| $\Delta A_{V D}$ | Amplification variation with R4 (connected between Pins 6 and 5), receiving amplifier | -11 |  | +8 | dB |
| MUTE input (Pin 14) |  |  |  |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{LL}} \end{aligned}$ | Input voltage HIGH LOW | 1.5 |  | $\begin{aligned} & V_{C C} \\ & 0.3 \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| $I_{\text {MUTE }}$ | Input current |  | 8 | 15 | $\mu \mathrm{A}$ |
| $\Delta A_{V D}$ | Reduction of voltage amplification from MIC+ (Pin 7) and MIC(Pin 8) to LN at MUTE $=\mathrm{HIGH}$ |  | 70 |  | dB |
| Avd | Voltage amplification from DTMF (Pin 13) to QR+ (Pin 5) or QR- (PIn 4) at MUTE $=$ HIGH, single-ended load $R_{L}=300 \Omega$ | -21 | -19 | -17 | dB |
| Power-down input PD (Pin 12) |  |  |  |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{HH}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | Input voltage HIGH LOW | 1.5 |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}} \\ 0.3 \end{gathered}$ | v |
| IPD | Input current (into Pin 12) |  | 5 | 10 | $\mu \mathrm{A}$ |
| Automatic gain control input AGC (Pın 17) |  |  |  |  |  |
| $A_{V D}$ | Controlling the gan from Pin 11 to Pins 4-5 and the gain from Pins 7-8 to Pin 1; R6 $=100 \mathrm{k} \Omega$ (between Pins 17 and 10) amplification control range | -5.5 | -5.9 | -6.3 | dB |
| Avd | Reduction of gan between $\mathrm{I}_{\mathrm{LINE}}=15 \mathrm{~mA}$ <br> LIINE $=35 \mathrm{~mA}$ | -1.0 | -1.5 | -2.0 | dB |
| Iline | Highest line current for maximum amplification |  | 23 |  | mA |
| ILINE | Lowest line current for minımum amplification |  | 61 |  | mA |
| Peripheral supply across Pins 15 and 10 |  |  |  |  |  |
| $\mathrm{V}_{\text {CCP }}$ | $\begin{aligned} & I_{P}=0 \mathrm{~mA} \\ & I_{P}=0.9 \mathrm{~mA} \\ & I_{P}=1.4 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.5 \\ & 2.2 \end{aligned}$ | 3.2 2.4 |  | v v |

## FUNCTIONAL DESCRIPTION

## Supply: VCc, LN, SLPE, REG and STAB

The circuit and its peripheral circuits usually are supplied from the telephone line. The circuit develops its own supply voltage at $\mathrm{V}_{\mathrm{CC}}$ and regulates its voltage drop. The supply voltage $\mathrm{V}_{\mathrm{CC}}$ may also be used to supply external peripheral circuits, e.g., dialing and control circuits.

The supply has to be decoupled by connecting a smoothing capacitor between $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$; the internal voltage regulator has to be decoupled by a capacitor from REG to $\mathrm{V}_{\mathrm{EE}}$. An internal current stabilizer is set by a resistor of $3.6 \mathrm{k} \Omega$ between STAB and $\mathrm{V}_{\mathrm{EE}}$.

The DC current flowing into the set is determined by the exchange supply voltage $\mathrm{V}_{\text {EXCH }}$, the feeding bridge resistance $\mathrm{R}_{\mathrm{EXCH}}$, the DC resistance of the subscriber line RLINE and the DC voltage on the subscriber set (see Figure 1).
If the line current lline exceeds the current $I_{\mathrm{CC}}+0.5 \mathrm{~mA}$ required by the circuit itself ( $I_{c c} \simeq 1 \mathrm{~mA}$ ), plus the current $I_{\mathrm{cc}}$ required by the peripheral circuits connected to $\mathrm{V}_{\mathrm{C}}$, then the voltage regulator diverts the excess current via LN.

The voltage regulator adjusts the average voltage on LN to:

$$
\begin{aligned}
V_{\mathrm{LN}}= & V_{\mathrm{REF}}+I_{\mathrm{SLPE}} \times R 9 \\
= & V_{\text {REF }}+\left(\text { LLINE }-I_{\mathrm{CC}}-0.5 \times 10^{-3}-\mathrm{I}_{\mathrm{CC}}\right) \\
& \times R 9 .
\end{aligned}
$$

$V_{\text {REF }}$ being an internally-generated tempera-ture-compensated reference voltage of 3.6 V and R9 being an external resistor connected between SLPE and $\mathrm{V}_{\mathrm{EE}}$. The preferred value of R9 is $20 \Omega$. Changing R9 will have influence on microphone gain, DTMF gain, gain control characteristics, side tone, maximum output swing on LN and on the DC characteristic (especially in the low voltage part). Under normal conditions $I_{\text {SLPE }}>I_{\mathrm{CC}}+0.5 \mathrm{~mA}$ + Icc. The static behavior of the circuit then equals a 3.6 V voltage regulator diode with an internal resistance R9. In the audio frequency range the dynamic impedance equals R1. The internal reference voltage can be adjusted by means of an external resistor Riva. Riva $(1-16)$ connected between pins LN and REG will decrease the internal reference voltage. R ${ }_{\text {VA }}(16-18)$ connected between REG and SLPE will increase the internal reference voltage.
At line currents below 9mA the internal reference voltage is automatically adjusted to a lower value (Typ. 1.6 V at 1 mA ). This means that the operation of more telephone sets in parallel is possible with $D C$ line voltages (excluding the polarity guard) down to an
absolute minimum voltage of 1.6 V . At line currents below 9 mA the circuit has limited sending and receiving levels.
The current $I_{C C}$ available from $V_{C C}$ for supplying peripheral circuits depends on external components and on the line current. Figure 4 shows this current for $\mathrm{V}_{\mathrm{CC}}>2.2 \mathrm{~V}$ minımum. If MUTE is LOW, the available current is further reduced when the receiving amplifier is driven. To increase the supply possibilities, the supply IC TEA1080 can be connected in parallel with R1 (Figure 9c). An alternative is to set the $D C$ line voltage to a higher value by means of an external resistor $R_{\text {VA }}(16-18)$ connected between REG and SLPE.

## Microphone Inputs MIC + and MIC - and Gain Pins: GAS $_{1}$ and GAS $_{2}$

The TEA1067 has symmetrical microphone inputs. Its input impedance is $64 \mathrm{k} \Omega$ ( $2 \times 32 \mathrm{k} \Omega$ ) and its voltage amplification is typ. 52 dB . Either dynamic, magnetic, piezoelectric microphones or an electret microphone with built-in FET source-follower can be used.

The arrangements with the microphone types mentioned are shown in Figure 3.

The amplification of the microphone amplifier can be adjusted between 44 dB to 52 dB to suit the sensitivity of the transducer used. The amplification is proportional to external resistor R7 connected between GAS ${ }_{1}$ and GAS $_{2}$. An amplification more than 52 dB is possible (up to 60 dB ); however, in that case, the spread of the DC voltage ( $V_{\text {LN }}$ ) will increase and the minimum voltage at 11 mA ( $\mathrm{V}_{\mathrm{LN}}=3.55 \mathrm{~V}$ ) cannot be guaranteed. An external capacitor C 6 of 100 pF between $\mathrm{GAS}_{1}$ and SLPE is required to ensure stability. A larger value may be chosen to obtain a firstorder low-pass filter.
The cut-off frequency corresponds with the time constant R7 $\times$ C6.

## Mute Input: MUTE

A HIGH level at MUTE enables the DTMF input and inhibits the microphone inputs and the receiving amplifier input; a LOW level or an open circuit does the reverse. Switching the mute input will cause negligible clicks at the telephone outputs and on the line. In case the line current drops below 6 mA (parallel operation of more sets) the circuit is always in speech condition independent of the DC level applied to the MUTE input.

## Dual-Tone Multi-Frequency Input DTMF

When the DTMF input is enabled, dialing tones may be sent onto the line. The voltage amplification from DTMF to LN is typ. 25.5 dB and varies with R7 in the same way as the amplification of the microphone amplifier. The
signaling tones can be heard in the earpiece at a low level (confidence tone).

## Receiving Amplifier: IR, QR + ,

 QR - and GARThe receiving amplifier has one input IR and two complementary outputs, a non-inverting output QR + and an inverting output QR - . These outputs may be used for single-ended or for differential drive, depending on the sensitivity and type of earpiece used (see Figure 4). Amplification from IR to $\mathrm{QR}+$ is typ. 31dB. This will be sufficient for lowimpedance magnetic or dynamic earpieces; these are suited for single-ended drive. By using both outputs (differential drive) the amplification is increased by 6 dB and differential drive becomes possible. This feature can be used in case the earpiece impedance exceeds $450 \Omega$ (high-impedance dynamic, magnetic or piezoelectric earpieces).

The output voltage of the receiving amplifier is specified for continuous-wave drive. The maximum output voltage will be higher under speech conditions, where the ratio of peak and RMS value is higher.

The amplification of the receiving amplifier can be adjusted between 20 and 39 dB with single-ended drive and between 26 and 45 dB in case of differential drive to suit the sensitivity of the transducer used. The amplification is proportional to external resistor R4 connected from GAR to QR + .

Two external capacitors $\mathrm{C} 4=100 \mathrm{pF}$ and $\mathrm{C} 7=10 \times \mathrm{C4}=1 \mathrm{nF}$ are necessary to ensure stability. A larger value of C4 may be chosen to obtain a first-order low-pass filter. The 'cut-off' frequency corresponds with the time constant R4 $\times$ C4.

## Automatic Gain Control Input

AGC
Automatic line loss compensation will be obtained by connecting a resistor R6 from AGC to $\mathrm{V}_{\mathrm{EE}}$. This automatic gain control varies the amplification of the microphone amplifier and the receiving amplifier in accordance with the DC line current. The control range is 6 dB . This corresponds with a line length of 5 km for a 0.5 mm diameter copper twisted-pair cable with a DC resistance of $176 \Omega / \mathrm{km}$ and an average attenuation of $1.2 \mathrm{~dB} / \mathrm{km}$.

Resistor R6 should be chosen in accordance with the exchange supply voltage and its feeding bridge resistance (see Figure 5 and Table 1). Different values of R6 give the same ratio of line currents for begin and end of the control range. If automatic line loss compensation is not required AGC may be left open. The amplifiers then all give their maximum amplification as specified.

## Power-Down Input PD

During pulse dialing or register recall (tımed loop break) the telephone line is interrupted; as a consequence, it provides no supply for the transmission circurt and the peripherals connected to $V_{C C}$. These gaps have to be bridged by the charge in the smoothing capacitor C 1 . The requirements on this capacitor are relaxed by applying a HIGH level to the PD input during the time of the loop break, which reduces the supply current from typically 1 mA to typically $55 \mu \mathrm{~A}$.

A HIGH level at PD further disconnects the capacitor at REG, with the effect that the voltage stabilizer will have no switch-on delay after line interruptions. This results in no contribution of the IC to the current waveform during pulse dialing or register recall. When this facility is not required, PD may be left open.

## Side-Tone Suppression

Suppression of the transmitted signal in the earpiece is obtained by the anti-side-tone network consisting of R1 Z LINE, R2, R3, R8, $R 9$ and $Z_{B A L}$ (see Figure 8). Maximum compensation is obtained when the following conditions are fulfilled:
a) $R 9 \times R 2=R 1\left(R 3+\left[R 8 / / Z_{B A L}\right]\right)$
b) $\left[Z_{B A L} /\left(Z_{B A L}+R 8\right)\right]=\left[Z_{L I N E} /\left(Z_{L I N E}+R 1\right)\right]$

If fixed values are chosen for R1, R2, R3 and R9, then condition a) will always be fulfilled provided that $\left|R 8 / / Z_{B A L}\right| \ll R 3$.
To obtain optımum side-tone-suppression, condition b) has to be fulfilled resulting in:

$$
Z_{B A L}=(R 8 / R 1) Z_{L I N E}=k \cdot Z_{L I N E}
$$

Where $k$ is a scale factor; $k=(R 8 / R 1)$.
Scale factor $k$ (value of R8) must be chosen to meet the following criteria:


Figure 1. Supply Arrangement

- compatibility with a standard capacitor from the $E 6$ or $E 12$ range for $Z_{B A L}$
- $\left|Z_{B A L} / / R 8\right| \ll R 3$
- $\left|Z_{B A L}+R 8\right| \ll R 9$

In practice $Z_{\text {LINE }}$ varies strongly with the line length and cable type; consequently, an average value has to be chosen for $Z_{B A L}$. The suppression further depends on the accuracy with which $Z_{B A L} / k$ equals the average line impedance.

The anti-side-tone network as used in the standard application (Figure 8) attenuates the signal from the line with 32 dB . The attenuation is nearly flat over the audio-frequency range. Instead of the above described special bridge, the conventional Wheatstone bridge configuration can be used as an alternative anti-side-tone circuit. Both bridges can be used with either a resistive set impedance or with a complex set impedance.


NOTES:
a) $=18 \mathrm{~mA}$
b) $=135 \mathrm{~mA}$
$\mathrm{L}_{\mathrm{LINE}}=15 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{LN}}=39 \mathrm{~V}$
$R 1=620 \Omega$ and $R 9=20 \Omega$
Curve (a) is valid when the receiving amplifier is not driven or when MUTE $=$ HIGH,
Curve (b) is valid when MUTE $=$ LOW and the receiving amplifier is driven, $V_{O(R M S)}=150 \mathrm{mV}, R_{L}=150 \Omega$ asymmetrical The supply possibilities can be increased simpy by setting the voltage drop over the circuit $\mathrm{V}_{\mathrm{LN}}$ to a higher value by means of resistor $\mathrm{R}_{\mathrm{VA}}$ (16-18)
Figure 2. Typical Current Icc Available from Vcc for Peripheral Circuitry with $\mathbf{V}_{\mathbf{C C}}>=\mathbf{2 . 2 V}$

Low Voltage Transmission IC with Dialer Interface


Figure 3. Alternative Microphone Arrangements


LD07060S
a. Dynamic Telephone With Less Than $450 \Omega$ Impedance



NOTE:
The resistor marked (1) may be connected to prevent distortion (inductive load)
c. Magnetic Telephone With More Than $450 \Omega$ Impedance

NOTE:
The resistor marked (2) is required to increase the phase margin (capacitive load)
d. Piezoelectric Telephone

b. Dynamic Telephone With

More Than $450 \Omega$ Impedance

Figure 4. Alternative Receiver Arrangements


Figure 5. Variation of Amplification with Line Current With R6 as a Parameter

Low Voltage Transmission IC with Dialer Interface

Table 1. Values of Resistor R6 for Optimum Line Loss Compensation, for Various Usual Values of Exchange Supply Voltage $\mathrm{V}_{\mathrm{ExCH}}$ and Exchange Feeding Bridge Resistance $\mathrm{Rexch}^{\text {E }}$

|  |  | $\mathrm{R}_{\text {EXCH }}(\Omega)$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 400 | 600 | 800 | 1000 |
|  |  | R6 (k) |  |  |  |
| $V_{\text {EXCH }}$ <br> (V) | 36 | 100 | 78.7 | X | X |
|  | 48 | 140 | 110 | 93.1 | 82 |
|  | 60 | X | X | 120 | 102 |

## NOTE:

$R 9=20 \Omega$


NOTE:
Voltage amplification is defined as $A_{V D}=20 \log \left|V_{0} / V_{1}\right|$ For measuring the amplification from MIC+ and MIC-, the MUTE input should be LOW or open, for measuring the DTMF input, MUTE should be HIGH inputs not under test should be open

Figure 6. Test Circuit for Defining Voltage Amplification of MIC+, MIC- and DTMF Inputs


NOTE:
Voltage amplification is defined as $A_{V D}=20 \log \left|V_{O} / V_{1}\right|$
Figure 7. Test Circuit for Defining Voltage Amplification of the Receiving Amplifier

## Low Voltage Transmission IC with Dialer Interface



NOTE:
The bridge to the left, the zener diode and R10 limit the current and the voltage into the circuit during line transients Pulse dialing or register recall require a different protection arrangement By means of resistor ( $R_{16-18}$ ) the DC line voltage can be set to a higher value.

Figure 8. Typical Application of the TEA1067, Shown Here with a Piezoelectric Earpiece and DTMF Dialing


NOTE:
The dashed lines show an optional flash (register recall by timed loop break)
a. DTMF-Pulse Set with CMOS-Bilingual Dialing Circuit PCD3310


LD07181S
b. Pulse Dial Set with One of the PCD3320 Family of CMOS Interrupted Current-Loop Dialing Circuits


## NOTE:

Supply is provided by the TEA1080 supply circuit
c. Dual-Standard (Pulse and DTMF) Feature Phone with the PCD3343 CMOS Telephone Controller and the PCD3312 CMOS DTMF with $I^{2} \mathrm{C}$ Bus

Figure 9. Typical Applications of the TEA1067 (Simplified)

## Application Note

## Linear Products

## INTRODUCTION

The TEA1067 is a speech/transmission circuit for analog telephone sets. It has been developed to fulfill requirements for the North American Telephony specifications. The circuit enables parallel operation with classical telephone sets.

Additional features of the TEA1067 are as follows:

- High-ohmic microphone inputs and high gain microphone amplifier which can be adapted to every type of microphone.
- Improved receiving amplifier (high gain; low noise).
- Lower DC voltage in the normal operating range ( $\mathrm{l}_{\mathrm{LINE}}>11 \mathrm{~mA}$ ). Meets USA DC requirement 6 V at 20 mA (RS470) with a normal diode bridge having 1.4 V voltage drop.
The circuit permits fully electronic telephone sets to be designed for virtually any kind of speech transducer and set-impedance. Although the IC has been designed primarily for the increasingly-used common-line interface systems (with internal electronic switching between dialing and speech condition), it is also suitable for systems with separated speech and dialing parts (with a two-wire connection between the dialing part in the base and the speech part in the handset). It can be used with either complex or real setimpedances in either the special anti-sidetone bridge or the Wheatstone bridge configuration. All the interface functions between microphone and earphone transducers, the telephone line, and the dialing circuits are incorporated on-chip.
A supply connection with limited current (because of the low voltage drop across the circuit) for peripherals is provided. The supply possibilities can be extended considerably by means of a special supply IC TEA1080, or more simply by settıng the line voltage to a higher value by means of an external resistor. Some alternatives to increase the supply possibilities are given. Also, a straight-forward design procedure is given to be able to adjust all necessary parameters in the most convenient order (Appendix 1).


## DESCRIPTION OF THE CIRCUIT

## Block Diagram

The block diagram of the TEA1067 is shown in Figure 2. The internal functions are as follows:

- Voltage regulator with low voltage drop and adjustable static resistance. The voltage drop can be adjusted externally by approximately plus or minus 0.6 V .
- Low DC operating voltage; down to an absolute minımum of typical 1.6 V excluding the polarity guard.
- Supply connection for driving perıpheral circuits. The capabilities of the supply depend on the DC voltage setting of the voltage regulator, on external components, and on the available line current.
- Microphone amplifier with adjustable gain, and frequency roll-off with adjustable cutoff frequency.
- High-impedance symmetrical microphone inputs suitable for dynamic, magnetic, and piezoelectric microphones. Electret microphones with a source-follower or preamplifier can be connected in asymmetrical mode.
- DTMF input
- Confidence tone in the earpiece during DTMF dialing.
- Earpiece amplifier with two complementary outputs suitable for magnetıc, dynamic, or piezoelectric earpieces. It has a large gain setting range and adjustable cut-off frequency.
- Line loss compensation facility dependent on line current for microphone and earpiece amplifiers. The DTMF amplifier is not affected by this facility. The control curve has been optimized for $600 \Omega$ feeding bridge and is adaptable for various exchange supply voltages.
- Mute input to inhibit the microphone and earpiece amplifier durıng dialing and to enable the DTMF input and confidencetone.

- Power-down input to minimize the internal supply current of the IC during line interrupts, for example: during pulse dialing or register recall (flash). The voltage regulator capacitor is disconnected to prevent startup delays after line interruptions so as to minimize the contribution of the IC to the shape of the current pulses during pulse dialing.
The anti-sidetone circuit is implemented outside the IC by means of discrete components and allows maximum flexibility of circuit design.

The pinning is shown in Figure 1 together with a list of the pin functions. These abbreviations are used throughout the chapters that follow. Figure 3 shows the basic application diagram.



AF01602S

## NOTE:

The Zener between Pin 1 and Pin 18 is optional and can be used to obtain symmectrical clipping of the sending signal.
Figure 3. Basic Application Diagram

## Supply Considerations

## Supply and Set Impedance

The IC is supplied with current from the telephone line; the general supply arrangement is shown in Figure 4. The equivalent impedance of the circuit is shown in Figure 5. The artificial inductor $L_{E Q}=R_{P} \cdot R_{9} \cdot C_{3}$

With $R_{9}=20 \Omega$
$\mathrm{C}_{3}=4.7 \mu \mathrm{~F}$
$R_{P}=16.2 \mathrm{k} \Omega$ (internal resistor; tolerance $\pm 20 \%$ )

This results in a typical $L_{E Q}=1.52 \mathrm{H}$.
$C_{3}$ not only influences the value of $L_{E Q}$, but also determines start-up time of the DC voltage regulator. The value of $\mathrm{C}_{3}$ has been chosen to give optimum start up time of the circuit. This means that the voltage regulator starts up after the smoothing capacitor at $V_{C C}$ has been charged.


Figure 4. Supply Arrangement


Figure 5. Equivalent Impedance
A different value for $L_{E Q}$ can be obtaned etther by changing $\mathrm{C}_{3}$ (taking into account a different start-up time) or, although not recommended, by changing the value of $\mathrm{Rg}_{\mathrm{g}}$. The latter has influence on several parameters; this will be discussed later.

In the audio frequency range, the impedance of the whole circuit is determined by $R_{1}$, or, more exactly, by the value of $R_{1} \| R_{p}$.
The network $\mathrm{R}_{1} \mathrm{C}_{1}$ provides a smoothed voltage $\mathrm{V}_{\mathrm{CC}}$ both for the IC itself (typical $\mathrm{I}_{\mathrm{CC}}=1 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{CC}}=2.8 \mathrm{~V}$ ) and also for the peripheral circuits ( $I_{\mathrm{p}}$ ). Typical $I_{C C}$ versus $\mathrm{V}_{\mathrm{CC}}$ is shown in Figure 6; normal operating conditon and power down condition are shown.


NOTES:
A Normal operating condition, $\mathrm{PD}=$ Low
B Power down condition, $\mathrm{PD}=\mathrm{High}$
Figure 6. Internal Supply Current $\mathbf{I}_{\mathbf{c c}}=\mathrm{f}\left(\mathbf{V}_{\mathbf{C C}}\right)$

## Supply of the Integrated Circuit

The direct current which flows into the set is determined by the exchange supply voltage ( $\mathrm{V}_{\mathrm{EXCH}}$ ), the resistance of the feeding bridge ( $\mathrm{R}_{\mathrm{EXCH}}$ ), the DC resistance of the subscriber line ( $R_{\text {LINE }}$ ) and the $D C$ voltage across the subscriber set including the polarity guard.
If the line current exceeds the value given by ( $I_{\mathrm{CC}}+0.5 \mathrm{~mA}+\mathrm{I}_{\mathrm{P}}$ ), then the voltage regulator diverts the excess current through LN (see Figure 4).


Figure 7. DC Characteristics
With line currents in excess of $I_{T H}$, the voltage drop across the integrated circuit is $V_{L N}$, where
$\mathrm{V}_{\mathrm{LN}}=\mathrm{V}_{\mathrm{REF}}+\left(\mathrm{I}_{\mathrm{SLPE}} \cdot \mathrm{R}_{\mathrm{g}}\right)$
in which $\mathrm{V}_{\text {REF }}=$ internal reference voltage of 3.6 V
$I_{\text {SLPE }}=I_{\text {LINE }}-I_{\text {CC }}-0.5 \mathrm{~mA}-\mathrm{I}_{\mathrm{P}}$
$I_{\text {TH }}=$ threshold current low
voltage part (typ. 9mA)
The internal reference voltage is tempera-ture-compensated, giving a low temperature coefficient of the line voltage $\mathrm{V}_{\mathrm{LN}}$; typically about $-1 \mathrm{mV} / \mathrm{k}$ at LIINE $=15 \mathrm{~mA}$.
Normally $I_{S L P E} \gg I_{C C}+0.5 \mathrm{~mA}+I_{p}$, which means that the equivalent circuit for $D C$ conditions, where LINE exceeds the threshold current $\mathrm{I}_{\mathrm{TH}}$, equals that of a 3.6 V regulator diode in series with a resistor $\mathrm{R}_{9}$ (see Figure 5).

The typical DC voltage $\mathrm{V}_{\mathrm{LN}}$ is shown in Figure 7 as a function of line current. The slope of the graph is determined by $\mathrm{R}_{\mathrm{g}}$.
Changing $\mathbf{R}_{\mathbf{9}}$ - Note that $\mathrm{R}_{\mathbf{9}}$ also shifts the low-voltage threshold current $I_{\text {TH. }}$. Furthermore, $\mathrm{R}_{9}$ determines microphone gain and DTMF gain, shifts the gain-control characteristic and, in case its value exceeds $30 \Omega$, it decreases the maximum output swing on LN (especially at high line currents and high ambient temperature). Also, the sidetone will be affected because $R_{9}$ is a branch of the anti-sidetone bridge; the bridge must be rebalanced if its value is changed. The preferred value of $R_{9}$ is $20 \Omega$ and this value is used in the basic application circuit as described in this report. However, choosing another value for $\mathrm{R}_{9}$ can sometimes be necessary, e.g., to rebalance the anti-sidetone crrcuit when a set impedance different from $600 \Omega$ is chosen.

## Increasing DC Slope

Increasing the slope of the DC characteristic can be done by inserting a resistor between Pin 1 (LN) and node [ $\left.\mathbf{R}_{1}, \mathbf{R}_{2}, \mathbf{R}_{10}\right]$ (Figure 3). This resistor does not have influence on the set impedance. However, the maximum output swing on the line is decreased slightly. Another alternative is simply increasing the protection resistor $\mathrm{R}_{10}$ (Figure 3).

## Adjusting the DC Voltage Drop

If necessary, the voltage drop across the circuit ( $\mathrm{V}_{\mathrm{LN}}$ ) can be increased by means of an external resistor ( $\mathrm{RVA}_{\mathrm{V}[16-18]}$ ) connected between Pin 16 (REG) and Pin 18 (SLPE). In fact, the external resistor RVA sets the internal reference voltage $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {LN-SLPE }}$ of the voltage stabilizer. This resistor causes a slightly increased spread in the voltage drop and a slightly different temperature coefficient. With $R_{V A[16-18]}=39 \mathrm{k} \Omega$, Figure 8


NOTE:
With line currents between 11 and 140 mA
$D C$ Voltage $V_{L N}=V_{L N-S L P E}+\left(l_{\text {LINE }}-15 \mathrm{~mA}\right) \mathrm{R}_{9}$
Figure 8. Internal Reference Voltage $V_{\text {LN-SLPE }}$ vs Resistor R VA

# Application of the Low Voltage Versatile Transmission Circuit AN1942 

shows that $V_{\text {REF }}=4.2 \mathrm{~V}$, resulting in $\mathrm{V}_{\mathrm{LN}}=4.5 \mathrm{~V} \pm 0.3 \mathrm{~V}$ at $\mathrm{l}_{\mathrm{LINE}}=15 \mathrm{~mA}$.

A decrease in the voltage drop $\mathrm{V}_{\mathrm{LN}}$ can be obtained by means of an external resistor Ryal1-16] connected between Pin 1 (LN) and Pin 16 (REG). Figure 8 shows that with $R_{\mathrm{VA}[1-16]}=68 \mathrm{k} \Omega, \mathrm{V}_{\text {REF }}=3.15 \mathrm{~V}$, a voltage drop $V_{\mathrm{LN}}=3.4 \mathrm{~V} \pm 0.3 \mathrm{~V}$ at $\mathrm{l}_{\mathrm{LINE}}=15 \mathrm{~mA}$ is obtained.

Of course, choosing a modified voltage drop across the circuit will have influence on several parameters: maximum output swing of sending and receiving amplifiers and supply current available for peripherals. Decreasing the voltage drop by means of $R_{V A[1-16]}$ will lower the set impedance slightly.

## Parallel Operation

At line currents below the low-voltage threshold current $I_{T H}$ (typically 9 mA ), the internal reference voltage is automatically adjusted to a lower value. At 1 mA a typical voltage drop of 1.6 V is obtained. This means that the operation of the circuit with more telephone sets in parallel is possible with line voltages down to an absolute mınımum of typically


NOTES:
-Speech Condition $\mathrm{V}_{\mathrm{LN}}=14 \mathrm{~V}_{\text {RMS }}$ ( $\mathrm{d}<2 \%$ )
$V_{\text {OR }+}=150 \mathrm{mV}$ across $150 \Omega$ single ended load ( $d<2 \%$ )

- Mute Condition $\mathrm{V}_{\mathrm{LN}}=1 \mathrm{~V}_{\mathrm{RMS}}$

Figure 9. Typical Current Icc Available From VCC at $\mathrm{I}_{\mathrm{LINE}}=15 \mathrm{~mA}$; $\mathrm{V}_{\mathrm{LN}}=3.9 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
1.6 V . Of course, the sending and receiving amplifiers have reduced gain and output


Figure 10. Typical Current $I_{C C}$ and Corresponding $V_{C C}$ vs Line Current in Speech Condition. Signal Conditions as in Figure 9


Figure 11. Typical Current Icc and Corresponding Vcc vs Line Current in Mute Condition; Signal Conditions as in Figure 9
swing in the low-voltage range. Furthermore, the supply point for peripherals is degraded.

## Supply to Peripheral Circuits

The voltage avalable at Pin $15\left(\mathrm{~V}_{\mathrm{CC}}\right)$ can be used to supply peripheral circuits such as pulse dialer, DTMF dıaler, or a microcomputer with its own peripherals; an electret microphone with a source-follower or preamplifier can also be powered from $\mathrm{V}_{\mathrm{CC}}$.

However, the current $\mathrm{I}_{\mathrm{CC}}$ and the voltage $\mathrm{V}_{\mathrm{CC}}$ which are available from the circuit in the basic application (Figure 3) are limited and are dependent on the values of external components of the IC and on the actually available line current. Figure 9 shows the typical available current $I_{C C}$ versus $V_{C C}$ at a line current of 15 mA . The typical available current and the corresponding voltage $\mathrm{V}_{\mathrm{CC}}$ as a function of line current are shown in Figure 10 for the speech condition and in Figure 11 for the mute condition; parameters are the same as in Figure 9.

It is shown clearly that the lowest power is avaılable at minımum line current. At higher values of line current, the typical values of available $I_{C C}$ and $V_{C C}$ are both increased. The limit on lcc is then imposed by the requirement to maintain at least the minımum permitted voltage between Pin $15\left(\mathrm{~V}_{\mathrm{CC}}\right)$ and Pin 18 (SLPE) (minimum instantaneous voltage: $V_{C C}-V_{S L P E} \geqslant 1.5 \mathrm{~V}$ ). In case this condıtion is not met, the maximum possible sending level on LN will be limited.

If the assumption is made that 15 mA is the minimum line current under normal operating conditıons, some figures can be given. The available current ICC is determined by the minimum supply voltage required for the peripheral circuits. For most CMOS circuits the mınımum supply voltage will be 2.5 V . The typical available current $\mathrm{I}_{\mathrm{CC}}=1.25 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$; worst-case $\mathrm{I}_{\mathrm{CC}}>0.9 \mathrm{~mA}$. In speech condition, the available current depends strongly on the received signal level because of the class- $B$ receiving amplifier output stage; with an extremely high and continuous drive of the receiving amplifier, the available current will be typically 0.8 mA . In practice, however, the receiving amplifier will not be driven contınuously and the available supply current will be higher under normal speech conditions. This means that the power available from the supply point in the standard application is sufficient for low-power circuits such as pulse dialers and preamplifiers for electret microphones. Most CMOS DTMF dialers can be powered under typical conditions; however, under worst-case conditions of both TEA1067 and tone dialer, the avalable power may not be sufficient.

In cases where a battery is used for memory retaining, an enable diode will become necessary between $V_{C C}$ and the power pin of the


NOTES:
a 4-Diode Solution typ 05 V Less Drop
b 6-Diode Solution typ 1V Less Drop
Figure 12. Schottky Diode Polarity Guard With Protection Giving Less Voltage Drop Than a Normal 1.4V Polarity Guard


NOTE:
Signal conditions as in Figure 9
Figure 13. Typical Current Icc Available From $\mathrm{V}_{\mathrm{CC}}$ at $\mathrm{I}_{\mathrm{LINE}}=15 \mathrm{~mA}$ With Increased Line Voltage by Means of $\mathrm{R}_{\mathrm{VA}[16-18]}=39 \mathrm{k} \Omega$
peripheral circuit to prevent discharge of the battery. Taking into account a voltage drop for a Schottky enable dıode (BAT85. $\mathrm{V}_{\mathrm{F}}<0.32 \mathrm{~V}$ at $25^{\circ} \mathrm{C}$ and 1 mA ), the minımum value of $V_{\text {Cc }}$ we need is about 2.9 V This results in a typical available current of 0.55 mA in mute condition (worst case $l_{p}=0.2 \mathrm{~mA}$ ). This is not sufficient to power a microcontroller and a DTMF dialer (e.g., PCD3315 and PCD3312) sımultaneously. Several possibilities to improve the supply of the TEA1067 are given in the following paragraph. In AN1943 a separate overview is given to solve the supply problem of TEA1067 and still meet the RS470 requirements at the same time.

## Extending the Supply Possibilities

Several methods exist to extend the supply possibilities. All of them have advantages and also disadvantages. These methods are discussed below.

Increasing the Line Voltage - In cases where this is allowed, the supply problems can be overcome simply by setting the volt-


Figure 14. Typical Supply Current Icc as a Function of the Supply Resistor $\mathbf{R}_{1}$ (in Mute Condition)
age drop across the circuit to a higher value. Of course, the line voltage is also increased then. If a higher line voltage is not allowed (e.g., requirement RS470), this can be corrected in sets with DTMF dialing only (without flash) by using a polarity guard with Schottky diodes resultıng in a lower voltage drop across the polarity guard. This is shown in Figure 12. More information can be found in AN1943.

Increasing the voltage drop across the circuit can be obtained by means of an external resistor $R_{V A[16-18]}$. With $R_{V A[16-18]}=39 \mathrm{k} \Omega$ the typical available $I_{C C}$ and $V_{C C}$ are shown in Figure 13 with $V_{\mathrm{LN}}=4.45 \mathrm{~V}$ and
$I_{\text {LINE }}=15 \mathrm{~mA}$. Takıng into account the spread on the voltage drop $\mathrm{V}_{\mathrm{LN}}$, it can be calculated that the minimum available power is $\mathrm{I}_{\mathrm{CC}}=1.1 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{CC}}=2.9 \mathrm{~V}$ and 1.75 mA at $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ in mute condition.
An alternative way to meet the requirements of RS470 is to increase the line voltage into the conditionally acceptable region at the moments when this is allowed. The voltage is switched back into the acceptable region in those cases where this is required; e.g., during pulse-dıalıng and during the hook-on to hook-off transition. This is described extensively in AN1943.
Compromise Between Set Impedance and Supply - The TEA1067 gives a very good balance return loss (BRL) with respect to a $600 \Omega$ reference impedance. In cases where the margin with respect to the requirements for BRL is rather high, it is possible to reduce the AC set impedance to such a value that the BRL requirement still is fulfilled safely. In this way a considerable increase of the supply possibilities is obtained.

Figure 14 shows the typical available supply current with $\mathrm{V}_{\mathrm{CC}}=2.9 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ as a function of $\mathrm{R}_{1}$ in mute condition with $\mathrm{l}_{\mathrm{LINE}}=15 \mathrm{~mA}$ and $\mathrm{V}_{\mathrm{LN}}=3.9 \mathrm{~V}$. Furthermore, Figure 15 shows the measured BRL-figures at


Figure 15. Balance Return Loss as a Function of $\mathbf{R}_{1}$

## Application of the Low Voltage Versatile Transmission Circuit AN1942

300 Hz , at 500 Hz , and at 3400 Hz as a function of $\mathrm{R}_{1}$.

Note that lowering of $R_{1}$ will have influence also on sending gain (microphone and DTMF), on the maximum possible sending signal on the line at low line currents, and on the balancing of the anti-sidetone bridge. The sending gain normally can be corrected easily. The following section on Anti-Sidetone Circuits shows how the anti-sidetone bridge can be rebalanced by decreasing $\mathrm{R}_{9}$ or $\mathrm{R}_{2}$.
RC Smoothing Filter Between LN and SLPE - For relatively small supply currents, an RC filter between Pin 1 (LN) and Pin 18 (SLPE) can be used to power peripherals. An advantage of this method is that the internal-ly-generated reference voltage is used, which is rather constant (temperature compensated) and has a relatively low spread. Furthermore, no influence is to be expected on setimpedance (BRL), sending gain, and on the gain control characteristics.
This configuration is shown in Figure 16. With $\mathrm{R}_{\mathrm{L} 1}=300 \Omega, \mathrm{C}_{\mathrm{R}_{\mathrm{L}}}=220 \mu \mathrm{~F}$ and $\mathrm{I}_{\mathrm{R}}=2 \mathrm{~mA}$, the supply voltage across the peripheral load $\mathrm{R}_{\mathrm{L}_{2}}$ measures about $3 \mathrm{~V} \pm 0.25 \mathrm{~V}$.
A disadvantage is that a higher line current is necessary for the same output swing of the transmit output stage on the line, because of the dissipation of the $A C$ signal in $R_{L_{1}}$.
Furthermore, a problem is that the TEA1067 and the peripherals do not have a common reference. The reference used for the peripherals is SLPE; the TEA1067 reference is $\mathrm{V}_{\mathrm{EE}}$. This means that level shifters are necessary between the logical inputs Pin 14 (MUTE) and Pin 12 (PD) of the TEA1067, and the logical outputs of the peripheral IC's. Furthermore, a
small correction factor (normally around 1dB) for the total DTMF gain is introduced.

Inductor in Parallel With $\mathbf{R}_{\mathbf{1}}$ - If the above described methods cannot be used, a supply arrangement as shown in Figure 17 is possible. An inductor in parallel with $\mathrm{R}_{1}$ extends the supply possibilities. The value of this inductor must be more than 2.5 H in order not to influence the BRL-figures much. In practice a $B R L \geqslant 20 \mathrm{~dB}$ at $\mathrm{f}=500 \mathrm{~Hz}$ can be realized. The maximum series resistance of the inductor depends on the maximum current $I_{p}$ and the minimum required voltage $\mathrm{V}_{\mathrm{CC}}$. For example, with $\mathrm{V}_{\mathrm{CC}} \geqslant 3.5 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{P}} \geqslant 3 \mathrm{~mA}$, the maximum series resistance of the inductor is $R_{L}=180 \Omega$. However, to avoid the need for an excessively large and expensive inductor, an electronic solution is more favourable for currents $I_{p}$ in excess of about 3 mA . Also, for currents less than 3 mA an electronic solution can be used in case a discrete inductor is not desirable.
Electronic Inductor - The TEA1080 special supply circuit comprising an artificial inductor (about 10 H ) can be used in combination with the TEA1067 to extend the supply possibillties to very high values, depending on the available line current and line voltage. This combination is very suitable for listen-In and handsfree applications where a relatively large power is needed.
In this report two possible combinations of TEA1060 and TEA1080 are described: the TEA1080 is etther connected between LN and the common reference $\mathrm{V}_{\mathrm{EE}}$ or between LN and a different reference SLPE Both methods have their own merts.
An electronic inductor can also be realized by means of off-the-shelf components (e.g., op


Figure 16. Equivalent Circuit Diagram of the Transmit/DC Regulator Stage of the TEA1067 With Supply Part Connected Between LN
amp TCA520 +3 resistors +2 capacitors +2 transistors +1 diode); this is shown in Figure 18.

Parallel Operation With a Classical Set In case a classical telephone set is connected in parallel with the TEA1060/61/66T/68 on a loop with low line current, the line voltage will drop below the zener voltage of the voltage stabilizer of the transmission circuit For example, with a $200 \Omega$ classical set on a 20 mA loop the line voltage will drop to about 3.8 V ; this means that the voltage inside the polarity guard will be about 26 V . The TEA1067, however, automatically decreases its zener voltage in case the current coming from the line drops below the threshold current $I_{T H}($ typ. 9 mA$)$ This means that the transmit output stage will operate down to very low voltages. For example, with the $200 \Omega$ classical set connected in parallel to a TEA1067 with 20 mA avallable line current, the line voltage will drop to 3.2 V leaving 4 mA of line current for the TEA1067 at a voltage of 2 V at the power pin of the TEA1067 inside the polarity guard. We assumed that the current used for the peripherals can be neglected at such a low voltage ( $\mathrm{V}_{\mathrm{cc}}$ has a value around 1.6 V ); this means that in sets containing a microcontroller and battery, the controller will run on the battery; in basic tone dial sets the DTMF dialer will be in an unspecified condition and normally this is a low-power stand-by condition as long as no key is pressed. In case a key is pressed, normally distorted dial tones are generated.

In sets where peripherals are connected to $V_{C C}$ that also consume current under lowvoltage conditions, this will cause worse performance of the TEA1067 during parallel operation under minimum conditions, unless the peripherals are switched into a low-power condition in case the line voltage drops below a predetermined value.

## Microphone Amplifier

The TEA1067 has symmetrical high impedance microphone inputs. The input impedance is typically $64 \mathrm{k} \Omega(2 \times 32 \mathrm{k} \Omega)$ with tolerances of $\pm 20 \%$. With this high input impedance it is possible to determine the matching of several microphone types very accurately by means of external components. The circuit is suitable for dynamıc, magnetic, or piezoelectric microphones with symmetrical drive; electret microphones with built-in source follower or preamplifier can be used in asymmetrical mode.

To obtain optimum noise performance, the microphone inputs must be loaded. The equivalent noise-voltage (psophometrically weighted; P53-curve) at the microphone input is typically $0.65 \mu V_{(\text {RMS )P }}$ with $8.2 \mathrm{k} \Omega$ across the microphone inputs. With $200 \Omega$ across the


Figure 17. Increased Supply Capability by Means of an Inductor in Paraliel With $\mathbf{R}_{\mathbf{1}}$


Figure 18. Circuit Diagram of an Electronic Inductor Realized With Off-the-Shelf Components
inputs, the equivalent noise at the input measures typically $0.45 \mu \mathrm{~V}_{\text {(RMS)P }}$.
The internal microphone preamplifier accepts signals up to $17 \mathrm{mV}_{\text {RMS }}$ for a $2 \%$ level of total harmonic distortion ( $\mathrm{d}_{\text {TOT }}=2 \%$ ) because of the internal soft limiting. This means that the mınimum possible gain of the microphone amplifier measured between the inputs and the line is 44 dB with clipping of the line signal being determined fully by the transmit output stage. In case a lower gain is necessary, the input signal must be attenuated before entering the preamplifier; otherwise, the input stage will be overloaded and cause extra distortion (soft clipping) of the line signal. The arrangements with several microphone types are shown in Figure 19.

In case asymmetrical drive of the microphone inputs is used, care should be taken that both inputs MIC+ and MIC- see equal impedances to the common, otherwise, residual line signals present on the supply point ( $\mathrm{V}_{\mathrm{CC}}$ ) will cause inaccuracy in gain, and sometımes (with a large DC-blocking capacitor connected to MIC-) even low-frequency hickıng (motorboatıng) may occur.
The gain of the microphone amplifier is given by the following equation (see Figure 3):
$A_{m}=1.356 \times \frac{R_{7}+r_{D}}{R_{5} R_{9}} \times \frac{R_{I} R_{L}}{R_{I}+R_{L}}$
where,
$R_{1}=R_{1} \| 16.2 k \Omega$, the dynamıc impedance of the circuit $R_{L}=$ load resistance at $L N$ during the measurement; normally $600 \Omega$.
$r_{D}=$ dynamic resistance of the internal circuitry ( $3.47 \mathrm{k} \Omega$ )
$R_{5}=3.65 \mathrm{k} \Omega$, fixed external resistor determıning the current in an internal current stabilizer

If, for a practical circuit such as shown in Figure 3, we insert in the above equation the following realistic values: $R_{7}=68.1 \mathrm{k} \Omega$, $\mathrm{R}_{5}=365 \mathrm{k} \Omega, \quad \mathrm{R}_{9}=20 \Omega, \quad \mathrm{R}_{1}=620 \Omega$, and $R_{L}=600 \Omega$, then: $20 \log A_{m}=52 \pm 1 \mathrm{~dB}$.

For various microphone sensitivities, the gain can be set between 44 dB and 52 dB by means of $R_{7}$; this takes values between $25 \mathrm{k} \Omega$ and $68.1 \mathrm{k} \Omega$. The microphone gain is shown as a function of $R_{7}$ in Figure 20. An amplification of more than 52 dB is possible (up to a maximum of 60 dB ); however, in that case the mınımum specified $D C$ voltage of $V_{L N}$ at $11 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{LN}} \geqslant 3.55 \mathrm{~V}\right)$ cannot be guaranteed any more. Also, the specified DC voltages at 7 mA and 4 mA will show more spread. This is caused by the internal offset voltage of the microphone input stage, which causes an offset onto the low-voltage threshold current of the DC characteristic. The effect of this offset depends on the microphone gain that has been set by means of $R_{7}$. With a microphone gain of $52 \mathrm{~dB}\left(\mathrm{R}_{7}=68.1 \mathrm{k} \Omega\right)$ and a standard deviation (sigma) of the offset voltage of the input stage of $\pm 05 \mathrm{mV}$, it can be calculated that the threshold current $I_{T H}$ is between about 7 and 11 mA ( $3^{*}$ sigma). The DC voltage at 11 mA is specified to guarantee that the DC voltage in the normal operating range ( $l_{\text {LINE }}>11 \mathrm{~mA}$ ) is not influenced by this spread with a microphone gain of 52 dB .
It will be clear that any different choice of $\mathrm{R}_{9}$ (static resistance of the DC characteristic) will directly influence the gain of the transmitting channel. The value of $R_{9}$ also has influence on the DC characteristic (slope, $I_{T H}$ ), the gain control characteristic, and on the maximum output swing on the output pin LN. Also, the balancing of the anti-sidetone curcuit will be affected, necessitating rebalancing of the bridge.

The value used in the basic application diagram is $20 \Omega$ If this value is to be changed, the consequences should be considered carefully and the design procedure as given in Appendix 1 must be followed
In case the line current is sufficient, clipping of the output signal at Pin 1 (LN) normally happens when the internal output transistor saturates
$\left(V_{\mathrm{LN}}-\mathrm{V}_{\mathrm{SLPE}}=09 \mathrm{~V}\right)$


NOTE.
The resister marked (1) may be connected to lower the terminating impedance

## a. Magnetic or Dynamic Microphone

Figure 19. Alternative Microphone Arrangements


Figure 20. Microphone Gain and DTMF Gain as Function of $\mathbf{R}_{7}$

This means that the sine wave clips at the bottom. The top of the sine wave can only be clipped by the zener diode at Pin 1 (LN) or by lack of collector current in the output transistor (low line current).
At low line currents, the top part of the output sine wave is clipped because the output stage runs out of current.

In case of sufficient line current, symmetrical clipping at the line output LN can be obtaned by using a 6.8 V zener diode between LN (Pin 1) and SLPE (Pin 18) of the TEA1067 (Figure 3).

In Figure 21 the maximum output swing of the transmit output stage is shown as a function of the $D C$ line voltage $V_{L N}$ at $l_{L I N E}=15 \mathrm{~mA}$.

Stability and Frequency Roll-off.
The 100pF external capacitor $\mathrm{C}_{6}$ connected between GAS1 and SLPE is necessary for ensuring the stability of the transmitting amplifier. Larger values can be applied, and these will then operate as a first-order lowpass filter, for which the cut-off frequency is determined by the time constant $\mathrm{R}_{7} \mathrm{C}_{6}$. This
gives $f_{3 \mathrm{~dB}}=23 \mathrm{kHz}$ with $\mathrm{R}_{7}=68.1 \mathrm{k} \Omega$ and $\mathrm{C}_{6}=100 \mathrm{pF}$.

## Parallel Operation

In case of parallel operation of sets, the operating voltage of the TEA1067 can drop
below the internal reference voltage and the circuit automatically adjusts this voltage to a lower value. Of course, this will have influence on the performance of the microphone amplifier.


Figure 21. Maximum Output Swing Transmit Output Stage as a Function of DC Voltage $V_{\text {LN }}\left(I_{\text {LINE }}=15 \mathrm{~mA}\right)$


Figure 22. Maximum Output Voltage of the Transmitting Output Stage vs lline in Low Line Current Range

In Figure 22 the maximum output voltage at Pin 1 (LN) is shown with a $300 \Omega \mathrm{AC}$ load (the resistor determining the set impedance $R_{1}=600 \Omega$ is in parallel with the $300 \Omega$ ) as a function of line current that is actually flowing into the TEA1067. This represents one telephone set with a $600 \Omega \mathrm{AC}$ impedance being connected in parallel with the TEA1067 ( $600 \Omega$ load representing the telephone line being already present). Transmit gain is 52 dB in case of a normal $600 \Omega$ load; however, with a $600 \Omega$ set in parallel, gain decreases with about 3.5 dB . The maximum output swing is not determined by the DC voltage at Pin 1, but by the available current in the output stage of the TEA1067.

In Figure 23, the transmit gain versus the DC voltage at Pin $1(\mathrm{LN})$ is shown. Gain decrease starts at $\mathrm{V}_{\mathrm{LN}}=2.2 \mathrm{~V}$. At $\mathrm{V}_{\mathrm{LN}}=2 \mathrm{~V}$, the decrease is about $2-3 \mathrm{~dB}$ and about 12 dB at $V_{\mathrm{LN}}=1.6 \mathrm{~V}$.
The results given are valid for a typical sample in the basic application circuit of Figure 3. Changing component values will influence the results.

## DTMF Amplifier

A dual-tone multi-frequency dialing signal can be applied to the IC through the DTMF input at Pin 13. Input impedance is typically about $20 \mathrm{k} \Omega$. The voltage gain measured between the DTMF input and the transmitter output at LN is 26.5 dB less than that of the microphone amplifier. Thus:
$20 \log A_{\text {DTMF }}=20 \log A_{m}=26.5 d B$

The DTMF gain depends on the values of $R_{1}$, $R_{5}, R_{7}, R_{9}$, and $R_{L}$ in the same way as the microphone gain (see Figure 20). Thus, the choice of gain to suit one particular microphone capsule will also predetermine the DTMF gain. The dialing tones must, therefore, be adjusted to the appropriate level before they are applied; the DTMF input accepts


Figure 23. Typical Transmit Gain vs DC Voltage $V_{\text {LN }}$ in Low Voltage Range
signals up to $170 \mathrm{mV} \mathrm{VMS}_{\text {R }}$ for $\mathrm{d}_{\text {TOT }}=2 \%$ with internal soft limiting of the input stage.
The coupling network between the DTMF generator PCD3311/12 and the transmission circuit is very simple. For further information on this application, contact factory.

## Temperature Dependency

The DTMF amplifier is internally temperature compensated. However, because of the asymmetrical input structure (single-ended drive), some influence can be expected from the residual $A C$ line voltage being present on the supply pin $V_{C C}$. The low-pass filter $R_{1} C_{1}$ provides a smoothed supply voltage $\mathrm{V}_{\mathrm{Cc}}$. The small residual line voltage being present on $V_{C C}$ depends on the performance of the components of the low-pass, especially the electrolytic capacitor $\mathrm{C}_{1}$. This means that the temperature dependency of the capacitor $\mathrm{C}_{1}$ has some influence on the DTMF gain via an internal feedback mechanism; therefore, an electrolytic capacitor with low temperature coefficient should be chosen.

The temperature dependency of DTMF gain was measured in the basic application circuit
of Figure 3 with a $100 \mu \mathrm{~F}, 25 \mathrm{~V}$ capacitor. The following typical values with respect to $25^{\circ} \mathrm{C}$ were found:

$$
\begin{aligned}
& -0.5 \mathrm{~dB} \text { at }-25^{\circ} \mathrm{C} \\
& +0.2 \mathrm{~dB} \text { at }+70^{\circ} \mathrm{C}
\end{aligned}
$$

## Receiving Amplifier

The input of the receiving amplifier is Pin 11 (IR). Input impedance is approximately $20 \mathrm{k} \Omega$. The amplifier has two complementary Class B outputs - the non-inverting output QR+ at Pin 5, and the inverting output QR- at Pin 4. The outputs can be used either for singleended drive or for symmetrical drive, depending on the impedance, sensitivity, and type of earpiece used.

It can drive either dynamic, magnetic, or piezoelectric earpieces as shown in Figure
24. Earpieces with an impedance up to $450 \Omega$ must be driven in single-ended mode (lowimpedance dynamic or magnetic capsules). This is shown in Figure 24a. For impedances above $450 \Omega$, with a high-impedance dynamic, magnetic, or piezoelectric capsule, differential drive is possible, as shown in Figure 24b, c, d. The additional series resistor (1) shown in Figure 24c in case of a magnetic capsule can be used to prevent distortion of the output signal when the output stage is deficient in available current (causing a dI/dt in an inductive load). To preserve stability with a piezoelectric earpiece, the series resistor (2) is required as shown in Figure 24d, as this type of transducer represents a capacitive load.
Capacitive loading of the receiving output stage is permitted up to a maximum of 100 nF between QR+ and QR-. However, the decrease of phase margin (could give lead to instabilities) must be restored by means of the series resistor $R_{(2)}$ (for example, with $\left.C_{L}=100 n F, R_{(2)}=50 \Omega\right)$.
With an asymmetric load, the gain $A_{T A}$ of the receiving amplifier, measured between the input IR and the output QR+, is given by (see Figure 3):


Figure 24. Alternative Earphone Arrangements

## Application of the Low Voltage Versatile Transmission Circuit

$A_{T A}=0657 \times \frac{R_{4}}{R_{5}} \times \frac{Z_{T}}{Z_{T}+r_{0}}$
Where, $Z_{T}=$ earpiece impedance
$\mathrm{r}_{\mathrm{O}}=$ output impedance of the receiving amplifier (typıcally $4 \Omega$ ).

If we insert the values $R_{4}=100 \mathrm{k} \Omega$, $R_{5}=3.65 \mathrm{k} \Omega$, and $Z_{T}=450 \Omega$, the following results:
$20 \log A_{T A}=31 d B \pm 1 d B$.

With both outputs QR+ and QR- being used in symmetrical mode, the gain $A_{T S}$ is increased by 6 dB and is given by:
$A_{T S}=1.314 \times \frac{R_{4}}{R_{5}} \times \frac{Z_{T}}{Z_{T}+r_{0}}$
This results with the values for $R_{4}, R_{5}$, and $Z_{T}$ which were used above in:

$$
20 \log A_{T S}=37 \mathrm{~dB} \pm 1 \mathrm{~dB} .
$$

The gain of the receiving amplifier can be adjusted by means of $R_{4}$ between 20 dB and 39 dB with single-ended drive, and between 26 dB and 45 dB in case of differential drive This takes values of $R_{4}$ between $28 \mathrm{k} \Omega$ and $250 \mathrm{k} \Omega$. The gans $A_{T A}$ and $A_{T S}$ together with the confidence tone as a function of $\mathrm{R}_{4}$ are shown in Figure 25.

The maximum output swing of the receiving output stage(s) versus DC line voltage $\mathrm{V}_{\mathrm{LN}}$ is shown in Figure 26 at $\mathrm{l}_{\mathrm{LINE}}=15 \mathrm{~mA}$.
The signal received on the line is attenuated by the anti-sidetone network before it enters the input IR of the receiving amplifier. In the basic application circuit (Figure 3) this attenuation is about 32dB. Frequency response between the line and the input IR is almost flat in the audio frequency range when using the special TEA1060 family bridge configuration.
The signal at the input IR of the amplifier is internally limited by symmetrical soft limiting to $17 \mathrm{mV}_{\mathrm{RMS}}$ for $\mathrm{d}_{\text {TOT }}=2 \%$ and to $53 \mathrm{mV} \mathrm{V}_{\text {RMS }}$ for $d_{\text {TOT }}=10 \%$.
The equivalent noise at the input IR of the receiving amplifier ( $p s o p h o m e t r i c a l l y ~ w e i g h t-~$ ed; P53-curve) is typically $1.25 \mu \mathrm{~V}_{(\mathrm{RMS}) \mathrm{P}}$. With the ant-sidetone circuit connected to the input, the noise generated at the line pin LN will add via the ant-sidetone circuit to the equivalent input noise of the receiving amplifier. The total noise generated at the earpiece output depends on microphone gain that has been set and on the actual sidetone suppression; furthermore, extra circuitry connected to pin LN (for example, an artificial inductor to extend supply possibilties) can give a noise contribution.

## Parallel Operation

 cut off. the results.
## Confidence Tone



Figure 26. Maximum Output Swing Receiving Amplifier vs DC Voltage $V_{L N}$


Figure 27. Maximum Output Swing Receiving Amplifier vs $V_{\text {LN }}$ in Low Voltage Range
of the tones at the receiving output depends on the gain that has been set for the receiving

Similar to the microphone amplifier, the possibilities of the receiving amplifier will be decreased under low voltage conditions occuring during parallel operation of sets. Figure 27 shows the maximum output swing of the receiving amplifier ( $\mathrm{d}_{\text {TOT }}=10 \%$ ) versus the line voltage $\mathrm{V}_{\mathrm{LN}}$ with different loads in the low voltage part The maximum output swing naturally decreases with the DC voltage at LN . At $\mathrm{V}_{\mathrm{LN}}=2 \mathrm{~V}$, typically an output swing of 15 mV RMS with a $150 \Omega$ load can be obtained At about 1.6 V , the receiving amplifier is totally

Figure 28 shows the receive gan as a function of the $D C$ line voltage $V_{L N}$. Gain decrease starts at about $\mathrm{V}_{\mathrm{LN}}=3 \mathrm{~V}$; at $\mathrm{V}_{\mathrm{LN}}=2 \mathrm{~V}$, the gain has been decreased by about 13 dB

The results are valid for a typical sample in the basic application circuit of Figure 3. Changing components will have influence on

During DTMF dialing, the dialing tones can be heard at a low level in the earpiece The level


Figure 28. Typical Receive Gain vs $V_{\text {LN }}$ in Low Voltage Range
amplifier, and on the tone level applied to the DTMF input.

The gain $A_{c t}$ between the DTMF input and the receiving output is given by:
$20 \log A_{C T}=20 \log A_{T}-50 d B$
in which $A_{T}$ is a general term for telephone gain and this can be replaced by either ATA (single-ended drive) or $A_{T S}$ (symmetrical drive). This is shown in Figure 24.

## Line Current-Dependent Gain Control

The gain figures of the microphone amplifier and the receiving amplifier which was derived in the preceding chapters are applicable only when the AGC is inoperative: that is, with Pin 17 (AGC) not connected (open circuit).
When the resistor $R_{6}$ is connected between AGC and $\mathrm{V}_{\mathrm{EE}}$, line current-dependent gain control of both the microphone amplifier and the receiving amplifier becomes operative; the DTMF amplifier is not affected.

Below a specific value of line current, Iline-start, the gain is equal to the values calculated with the formulas given before. If the current lline-start is exceeded, the gain of both of the controlled amplifiers decreases as a function of increasing DC line current. Gain control stops when another value of line current (line-stop) is exceeded. The gain control range of both amplifiers is typically 6 dB . This corresponds with a line length of 5 km of 0.5 mm diameter copper twisted-pair cable with a DC resistance of $176 \Omega / \mathrm{km}$ and an average $A C$ attenuation of $1.2 \mathrm{~dB} / \mathrm{km}$. The slope of the gain control characteristic has been chosen to give an optimum tracking between the line attenuation and the required amplifier gain (typical error $\leqslant 0.8 \mathrm{~dB}$ ) for a system with a $2 \times 300 \Omega$ feeding bridge. In case lines with different parameters are used,


Figure 29. Gain Control Characteristics; $600 \Omega$ Feeding Bridge


Figure 30. Gain Control Characteristics; $400 \Omega$ Feeding Bridge
a small additional tracking error will be introduced.
Correction for Exchange Supply Voltage The value of resistor $\mathrm{R}_{6}$ must be chosen in accordance with the supply voltage in the exchange. In Figure 29 the control curves are shown for $\mathrm{V}_{\mathrm{EXCH}}=36 \mathrm{~V}$ and 48 V with a feeding bridge resistance of $2 \times 300 \Omega$.
Also, the calculated relationship between line length and line current is shown in Figure 29. These ideal curves have been calculated with the assumption that an increased voltage drop across the circuit has been set $\left(\mathrm{V}_{\mathrm{LN}}=4.45 \mathrm{~V}\right.$ at $\left.15 \mathrm{~mA} ; \mathrm{R}_{\mathrm{VA}[16-18]}=39 \mathrm{k} \Omega\right)$ and assuming a polarity guard with 1.4 V voltage drop. Other parameters will give slightly different results, giving slightly different optimum values for $\mathrm{R}_{6}$.

## Correction for Feeding Bridge

## Resistance

If the feeding bridge in the exchange has a resistance other than $600 \Omega, \mathrm{R}_{6}$ must be adjusted. This will introduce a minor increase in tracking error because the slope of the gain control curve has been optimized for a $600 \Omega$ feeding bridge. With a $1000 \Omega$ feeding bridge,
the typical tracking error that can be expected is $\leqslant 1.2 \mathrm{~dB}$.

Figure 30 shows the control curves for a $400 \Omega$ feeding bridge with exchange supply voltages of 36 V and 48 V . Figure 31 shows the characteristics for an $800 \Omega$ bridge of 48 V and 60 V . In Figure 32, the results for a $1 \mathrm{k} \Omega$ bridge are shown at the same voltages.
The optimum values of $R_{6}$ for the various values of exchange supply voltage and exchange feeding bridge resistance, with a 1.4 V diode bridge, $\mathrm{R}_{9}=20 \Omega$, and increased line voltage $\mathrm{V}_{\mathrm{LN}}=4.45 \mathrm{~V}$ at 15 mA ( $R_{\mathrm{VA}[16-18]}$ $=39 \mathrm{k} \Omega$ ) are given in Table 1.

In case a value for $R_{9}$ is used different from $20 \Omega$, the value for $R_{6}$ must be adapted.

Application of the Low Voltage Versatile Transmission Circuit AN1942


Figure 31. Gain Control Characteristics; $800 \Omega$ Feeding Bridge


Figure 32. Gain Control Characteristics; $1000 \Omega$ Feeding Bridge

## Anti-Sidetone Circuit

The anti-sidetone circuit takes care that the microphone signals available on the line output LN are suppressed sufficiently before they enter the receiving amplifier input IR. This is necessary because otherwise these signals would be reproduced as sidetone with an unacceptable high level in the telephone transducer. The anti-sidetone circuit takes the signal which is available at Pin 18 (SLPE) and uses it to compensate the microphone signal at the input IR (Pin 11) of the receiving amplifier.
The design of the anti-sidetone circuit initially depends on whether the special TEA1060family bridge or the more conventional Wheatstone bridge is to be used. Both structures are shown in Figure 33. For the TEA1060-family bridge in Figure 33a, the bridge components are $\mathrm{R}_{1} \| \mathrm{Z}_{\text {LINE }}, \mathrm{R}_{2}, \mathrm{R}_{3}$, $R_{8}, R_{9}$, and $Z_{B A L}$. For the Wheatstone bridge in Figure 33b, the comparable bridge components are $R_{1} \| Z_{\text {LINE }}, R_{8}, R_{9}, R_{A}$, and $Z_{B A L}$.

Both types can be used either with a resistive set impedance or with a complex set imped-

Table 1

|  | $\mathbf{R}_{\mathbf{E X C H}}$ |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | 400 | 600 | 800 | 1000 |
| $\mathbf{V}_{\mathbf{E X C H}}(\mathbf{V})$ | $\mathbf{R}_{\mathbf{6}}(\mathbf{k} \Omega) \mathbf{w i t h} \mathbf{R}_{\mathbf{9}}=\mathbf{2 0} \Omega$ |  |  |  |
| 36 | 100 | 78.7 |  |  |
| 48 | 140 | 110 | 93.1 | 82 |
| 60 |  |  | 120 | 102 |

NOTES:

1. $V_{L N}=4.45 \mathrm{~V}$ at $l_{\mathrm{LINE}}=15 \mathrm{~mA} ; R_{\mathrm{VA}[16-18]}=39 \mathrm{k}$
2. In case a value for $R_{9}$ is used different from $20 \Omega$ the value for $R_{6}$ must be adapted

a. Special TEA1060 Family Anti-Sidetone Bridge


## b. Wheatstone Bridge

Figure 33. Anti-Sidetone Circuits
ance. A brief comparison of both bridge structures and the two types of set impedance is given in the next paragraphs.

## TEA1060-Family Bridge

The equivalent circuit of the TEA1060-family bridge is shown in Figure 34. Optimum suppression of the sidetone signal is obtaned when the following conditions are fulfilled:
a. $R_{9} R_{2}=R_{1}\left(R_{3}+\left[R_{8} \| Z_{B A L}\right]\right)$
b. $\left[Z_{B A L} /\left(Z_{B A L}+R_{8}\right)\right]=\left[Z_{\text {LINE }} /\left(Z_{\text {LINE }}+R_{1}\right)\right]$

If fixed values are chosen for $R_{1}, R_{2}, R_{3}$, and $R_{9}$, condition 'a' will always be fulfilled provided that $\left|R_{8} \| Z_{B A L}\right| \ll R_{3}$.

To obtain optımum sidetone suppression, condition b has to be fulfilled, resulting in .
$Z_{B A L}=\left(R_{8} / R_{1}\right) \cdot Z_{\text {LINE }}=k \cdot Z_{\text {LINE }}$ where $k$ is a scale factor: $k=\left(R_{8} / R_{1}\right)$
Scale factor $k$ (in fact the value of $\mathrm{R}_{8}$ ) must be chosen to meet the following criteria:


Figure 34. Equivalent Circuit of TEA1060 Family Anti-Sidetone Bridge

- compatibility with a standard capacitor from the $E_{6}(\mu F)$ or $E_{12}(p F)$ range for $Z_{B A L}$
- $\left|Z_{B A L} \| R_{8}\right| \ll R_{3}$ necessary to fulfill condition a to ensure correct operation of the anti-sidetone circuit
- $\left|Z_{B A L}+R_{8}\right| \gg R_{9}$ to avoid influence on microphone gain
In practice $Z_{\text {LINE }}$ varies strongly with the line length and line type. Consequently, a value for $Z_{B A L}$ has to be chosen that corresponds to an average line length giving satisfactory sidetone suppression with short and long lines. The suppression further depends on the accuracy with which $Z_{B A L}$ equals this average line impedance.

In the basic application of Figure $3, \mathrm{Z}_{\mathrm{BAL}}$ has been optimized for a line length of 5 km 0.5 mm diameter copper twisted pair with an average attenuation of $1.2 \mathrm{~dB} / \mathrm{km}$, a DC resistance of $176 \Omega / \mathrm{km}$ and a capacitance of $38 \mathrm{nF} / \mathrm{km}$. The corresponding impedance can be approximated by:

Scale factor $k$ has been chosen according to the criteria mentioned before, resulting in $k=0.636$. So $Z_{B A L}$ and $R_{8}$ can be calculated resulting in the following practical values: $R_{11}=130 \Omega, R_{12}=820 \Omega, C_{12}=220 n F$, and $R_{8}=390 \Omega$.

This results in a roughly equal sidetone level (acoustically measured) at 0 km line and with a 10 km line with the line current-dependent gain control activated. In case no AGC is


Figure 35. Equivalent Line Impedance for Optimum Sidetone Suppression
used, the sidetone has to be optimized for a shorter line length in order to obtain equal (acoustical) sidetone levels at 0 km and at 10 km line length. Of course, overall sidetone suppression is worse in that case compared to the situation where AGC is activated. In practice, normally a compromise is chosen between loudness of the set and sidetone level; this means that sending and receiving gain will be reduced somewhat.

The attenuation of the received line signal between LN and IR can be derived from:
$\frac{V_{\text {IR }}}{V_{L N}}=\frac{R_{T} \| R_{3}}{R_{2}+\left(R_{T} \| R_{3}\right)}$
where $R_{T}$ is the input impedance of the receiving amplifier (typically $20 \mathrm{k} \Omega$ ). This attenuation is about 32 dB with the basic application as shown in Figure 3. Frequency dependence of the input attenuation is negligible in the audio frequency range. However, a frequency roll-off can be obtained by means of a capacitor connected between IR and $V_{E E}$ to prevent high frequency components from entering the receiving amplifier.

## Complex Set Impedance

Complex set impedances can be realized by using a complex network instead of $R_{1}$, and normally the bridge can be rebalanced by readjusting the values of $R_{8}$ and $Z_{B A L}$, and either $R_{2}$ or $R_{9}$. Changing $R_{9}$ also has consequences on other parameters and the range of possible values is limited. Therefore, the design procedure as given in Appendix 1 should be considered. Changing $R_{2}$ has influence on the attenuation of the received signal between LN and IR; this necessitates a readjustment of the receiving gain. Note that changing $R_{1}$ also has influence on the capabillties of the supply for peripherals.

The TEA1060 family bridge configuration has the advantage of an almost flat transfer function in the audio frequency range between LN and the receiving amplifier input IR,
either with a resistive set impedance or with a complex set impedance.

Furthermore, the attenuation of the bridge for the received signal is independent of the value that has been chosen for $Z_{B A L}$ once the set impedance has been fixed and condition ' $a$ ' is fulfilled. Thus, readjustment of receive gain is not necessary in many cases.

Disadvantages include the need for a relatively large capacitor (about 200 nF ) in $\mathrm{Z}_{\mathrm{BAL}}$, and the need for an extra resistor on top of those required by the Wheatstone bridge. Calculation of new values is also sometimes considered to be more difficult, particularly in case of complex set impedances.

In some cases, calculating the optimum condition is not very useful because a compromise must be chosen to meet sidetone requirements in several conditions. In those cases a more practical and probably faster method is using an empirical method: doing acoustical measurements and hustling components $Z_{B A L}$ and $R_{8}$ until the requirements are met.

## Wheatstone Bridge

The conditions in the Wheatstone bridge (equivalent circuit in Figure 36) for optimum sidetone suppression are given by:
$Z_{B A L}=\frac{R_{8}}{R_{9}} \times \frac{R_{1} Z_{\text {LINE }}}{R_{1}+Z_{\text {LINE }}}$
provided that $R_{8} / R_{9} \gg 1$.
Also, for this bridge type a value for $\mathrm{Z}_{\mathrm{BAL}}$ has to be chosen that corresponds with an average line length.

The attenuation of the received line signal between LN and IR is given by:
$\frac{V_{I R}}{V_{L N}}=\frac{R_{B}\left\|R_{T}\right\| R_{A}}{Z_{B A L}+\left(R_{B}\left\|R_{T}\right\| R_{A}\right)}$
Where $R_{T}=$ input impedance of the receiving amplifier at IR, typically $20 \mathrm{k} \Omega$.
A practical circuit could have the following values: $R_{8}=820 \Omega, R_{1}=620 \Omega$, and $Z_{B A L}$ optimized for the line impedance as shown in Figure 35. With $R_{A}=$ infinite and a $600 \Omega$ load at the line, the attenuation varies typically from about 24 dB to 27.5 dB over the normal audio frequency range; the lower attenuation occurs at the upper frequencies. $R_{A}$ is used to adjust the bridge attenuation; its value does not have influence on the balancing of the bridge.

## Complex Set Impedance

If complex set impedances are used with the Wheatstone bridge, it can be rebalanced by adapting the values of $Z_{B A L}$. However, the frequency dependence of the transfer function between LN and IR will increase.

## Application of the Low Voltage Versatile Transmission Circuit <br> AN1942



Figure 36. Equivalent Circuit of Wheatstone Bridge Anti-Sidestone Circuit

The Wheatstone bridge offers the advantages of needing one less resistor compared to the special TEA1060-family bridge, and only a small capacitor (about 10 nF ) is needed in $Z_{\text {BAL }}$ Furthermore, the values are calculated rather easily with either resistive set impedances or complex set impedances
Disadvantages are the dependence of the attenuation of the bridge on the value chosen for $Z_{B A L}$, and also the frequency-dependence of that attenuation This necessitates a readjustment of the receive gain

## Mute Input

Electronic switching between dialing and speech can be obtained by controlling the MUTE input at Pin 14. If a high level ( $\geqslant 1.5 \mathrm{~V}$, $\leqslant 15 \mu \mathrm{~A}$ ) is applied to the MUTE input, then both the microphone and receiving amplifier inputs are inhibited, and the DTMF input is simultaneously enabled The converse situation, with DTMF inhibited and the microphone and earpiece amplifier both enabled, is obtained by either applying a low-level input ( $\leqslant 0.3 \mathrm{~V}$ ) to MUTE, or by leaving the MUTE input open. The internal switching takes place with negligible clicking at the earpiece outputs and on the line

If the supply voltage at $V_{C C}$ drops below $V_{C C}=2 V$ (in the case of no external load at $V_{\mathrm{CC}} . \mathrm{V}_{\mathrm{LN}}<25 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{LINE}}<6 \mathrm{~mA}$ ), the mute function becomes inoperative and the circuit will be in a condition where signals applied to either the microphone inputs or the DTMF input will be sent onto the line. However, under these low voltage conditions, only occurrıng during parallel operation of sets under worst case conditions, dialing normally will not take place.

## Power-Down Input

The power-down input PD at Pin 12 is available for use in pulse dialing and in register recall applications, in which the telephone line is interrupted During these interrupts, the telephone set is without continuous power and the transmission IC and the peripheral circuits must be supplied by the charge avail-
able in the smoothing capacitor $\mathrm{C}_{1}$ connected to $\mathrm{V}_{\mathrm{CC}}$ ( Pin 15 ) in Figure 3. The discharge time of this capacitor will be longer in case the power-down function is used; this results in less ripple on $\mathrm{V}_{\mathrm{CC}}$.

When a high-level input ( $\geqslant 1.5 \mathrm{~V}, \leqslant 10 \mu \mathrm{~A}$ ) is applied to the PD pin, the internal supply current is reduced from about 1 mA to typically $55 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{CC}}=2.8 \mathrm{~V}$ Furthermore, the voltage regulator capacitor $C_{3}$ at $R E G$ ( $P$ in 16) is internally disconnected to prevent it from being discharged during line interrupts This means that after each line interrupt, the voltage regulator is able to start without delay at the same DC line voltage as before the interrupt This minimizes the contribution of the IC to the shape of the current pulses during pulse dialing. Of course, in case of a highly inductive character of the exchange feeding bridge, the inductors mainly determine current waveform. Under these conditıons, the voltage regulator may show some switch-on delay because of the active character of the transmission circuit (the exchange inductors determine the current resulting in voltage overshoot at the line connection (LN) of the IC).
In case the voltage drop across the circuit is increased by means of $R_{V A(16-18)}$, the pow-er-down function will be affected. This results in a different shape of the current pulses.

## Immunity to RF Signals

In a strong radıo frequency electromagnetıc field, it is possible for common-mode amplitude modulated RF signals to be present on the $a / b$ lines. These common-mode signals can sometimes become differential-mode signals as a result of asymmetrical parasitic capacitances to ground; this may occur, for example, through the hand of the subscriber holding the handset. Steps have to be taken to avoid the possibility of these signals being detected and the low-frequency modulation appearing as unwanted signal at the earpiece or on the line. Small discrete capacitors are necessary to suppress the unwanted RF signals before they can enter the crrcuit.

Capacitor types suitable for high frequencies must be used, such as ceramic types. In Figure A1 they have been added to the basic application circuit. $\mathrm{C}_{8}$ and $\mathrm{C}_{9}$ at the microphone inputs, $\mathrm{C}_{10}$ at the receiving input IR, $\mathrm{C}_{13}$ at the supply point $\mathrm{V}_{\mathrm{CC}}$, and $\mathrm{C}_{11}$ at the transmitter output LN. All of the capacitors are connected to the common $\mathrm{V}_{\mathrm{EE}}$.
Furthermore, the layout of the printed circuit board may have influence on RF immunity. The copper ground area should be kept as large as possible. Ground loops must be avoided and traces must be kept as short as possible. RFI-capacitors must be mounted as close as possible to the IC pins.

In practice, it has been shown that two inductors (chokes with a value between $200 \mu \mathrm{H}$ and 1 mH ) in series with the $a / b$ lines improve RF immunity considerably. It has been shown also in practice that a so-called "guard ring" (closed copper ring) around the circuit gives a considerable improvement against radiated magnetic fields.
Because the TEA1067 has a very high microphone input impedance, it is possible to use low-pass filtering in series with both microphone inputs, without affecting gain accuracy.

The RC filter should be positioned as close as possible to Pins 7 (MIC-) and 8 (MIC+). A low-ohmic termination across the microphone inputs will reduce pick-up of unwanted RF signals via the handset cord.

## Polarity Guard and Transient Suppression

There is a possibility that the transmission IC is destroyed by excessive current surges on the telephone lines if no proper measures are taken. The type of protection differs for sets with only DTMF dialing or sets with either pulse-dıaling or DTMF dıalıng with "flash'" (register recall by means of a timed line interrupt).

With DTMF dialing only, the bridge rectifier, which normally acts as a polarity guard, can also incorporate two voltage reference dıodes (such as BZW14). Under normal operating conditions, one of the two voltage reference diodes conducts while the other is nonconducting. If the voltage across the set temporarily exceeds the reference voltage of the previously mentioned non-conducting dıode, it will conduct and limit the voltage across the set. The maximum permissible voltage across the transmission circuit is 12 V continuously and is determined by the collec-tor-emitter breakdown voltage of the IC process used During switch-on and line interrupts, the maximum permissible voltage is 13.2 V allowing the use of a 12 V voltage reference dode in the polarity guard.


Figure 37. Balance Return Loss (BRL) as a Function of Frequency


Figure 38. Polar Plot of Impedance Between A/B Connections

Further protection is offered by the resistor $\mathrm{R}_{10}$ in series with the bridge rectifier, which limits the current that can be drawn by the IC. The maximum allowed transient voltage on the circuit, including the protection resistor $R_{10}$ being $13 \Omega$ and with $R_{9}=20 \Omega$, is 28 V during 1 ms with a repetition time of 5 sec . This corresponds with a 50A surge onto the BZW14 zener diodes used in the polarity guard.
For DTMF dialing with flash, or for pulse dialing, a different protection arrangement is necessary because, during line interruption, the line current must be zero. This means that the bridge rectifier must be able to withstand
a relatively high voltage, on the order of 200V. A polarity guard using four diodes with type number BAS11 is appropriate for this purpose. Protection against line current surges can then be obtained by means of a suitable VDR connected between the $a / b$ lines in front of the polarity guard. The speech circuit is protected against overvoltages that may occur, for example, during switching-in, by means of a 12 V regulator diode connected between LN and $\mathrm{V}_{\mathrm{EE}}$, or in case a current limiter is used (e.g., combined with the interrupter), by a 6.8 V voltage regulator diode connected between LN and SLPE. The latter method also provides symmetrical clipping of the sending signal. Figure A2 shows an
application of the TEA1067 with an interrupter circuit.

## Hints for Printed Circuit Board Layout

Care must be taken to avoid having the large line current flowing into common ground traces to which sensitive points are connected.
For this reason, resistors $\mathrm{R}_{9}$ (connected between STAB and $V_{E E}$ ) and $R_{6}$ (connected between AGC and $V_{E E}$ ) must be situated on the PCB close to Pin $10\left(V_{E E}\right)$.
Also, the ground connection of the earpiece should preferably be realized at a point where no large line current is flowing.

The copper tracks connecting $\mathrm{R}_{7}$ and $\mathrm{R}_{4}$ to the corresponding IC pins should be kept as short as possible.
The ground connection of all RFI capacitors should be made by means of the largest possible copper planes. RFI capacitors must be connected as close as possible to the pins that have to be decoupled.

The ground plane on the circuit board must be kept as large as possible.

## PERFORMANCE

Some measurements have been done with the basic application circuit, including RFI capacitors as shown in Figure A1. This gives an indication of the performance of the TEA1067.

## Balance Return Loss

The result of the balance return loss measurement (BRL) is shown in Figure 37. The impedance of the circuit is shown in Figure 38.

Different values chosen for $\mathrm{C}_{3}$ and for $\mathrm{R}_{9}$ will have influence on the impedance and the BRL of the circuit. Remember that $\mathrm{C}_{3}$ and $\mathrm{R}_{9}$ also determine some other parameters.

## Frequency Characteristics

Figure 39 shows the frequency characteristic of the sending channel measured between microphone inputs and the transmitter output $L N$ with a $600 \Omega$ load. The microphone gain is set by means of $R_{7}$ to $52 \mathrm{~dB}\left(\mathrm{R}_{7}=68.1 \mathrm{k} \Omega\right)$. The upper cut-off frequency is about 24 kHz (mainly determined by the time constant $\mathrm{R}_{7} \mathrm{C}_{6}$ ).
Note that if a complex set impedance has been chosen, it will have influence on the frequency characteristic.

Figure 40 shows the frequency characteristic of the receiving channel measured between LN and the QR+ output loaded with $150 \Omega$ (single-ended drive; $10 \mu \mathrm{~F}$ DC-blocking capacitor). With $R_{4}=100 \mathrm{k} \Omega$, the transfer ratio


Figure 39. Frequency Characteristic of Microphone Amplifier


Figure 40. Frequency Characteristic of the Receiving Channel


Figure 41. Frequency Characteristic of the Anti-Sidetone Circuit Between LN and IR


Figure 42. Frequency Characteristic of the Electrical Sidetone at 0 km Line Length
is -1 dB at 1 kHz . The lower cut-off frequency is 120 Hz and is determined in this case by the time constant $R_{L} C_{2}$ of the load resistor $R_{L}$ and the DC-blocking capacitor $\mathrm{C}_{2}$. The upper cut-off frequency is about 95 kHz and is determıned partly by $\mathrm{R}_{4} \mathrm{C}_{4}(15 \mathrm{kHz})$ and partly by the cut-off frequency of the anti-sidetone circuit ( 18 kHz ).
The frequency response of the anti-sidetone circuit (LN to IR) is given in Figure 41. The cut-off frequency is about 18 kHz . This is mainly obtained by the 2.2 nF capacitor connected between IR and $\mathrm{V}_{\mathrm{EE}}$ (necessary for RF immunity)

The transfer ratio as a function of frequency measured from the microphone inputs to a $150 \Omega$ asymmetrical load at the receive output QR $+(10 \mu \mathrm{~F}$ DC blocking capacitor) is shown in Figure 42. This represents the electrical sidetone at 0 km of telephone line ( $600 \Omega$ load at LN ) The measured sending signal at LN is shown also The signal at the receive output with the same line signal in receiving condition is shown also in Figure 42.
The difference between wanted receive signal and principally unwanted sidetone at the receive output is in fact the electrical sidetone suppression. This means that for this application the electrical sidetone suppression at 0 km of line length is about 7.3 dB at 1 kHz . The result depends strongly on the balancing of the anti-sidetone circuit. In this case, the balance impedance $Z_{B A L}$ has been optımized for 5 km line length with 0.5 mm diameter, $176 \Omega / \mathrm{km}$ and $38 \mathrm{nF} / \mathrm{km}$

Electrical sidetone suppression is not dependent on whether gain control is used or not,


Figure 43. Psophometrically-Weighted Noise on the Line LN vs Microphone Gain
because both amplifiers (microphone and receive) are affected by the gain control function.

## Noise

Typıcal noise psophometrically (P53 curve) measured on the line LN with a $600 \Omega$ load is given as a function of microphone gain in Figure 43. The microphone input is loaded with a $200 \Omega$ resistor or $8.2 \mathrm{k} \Omega$.

Psophometrical noise at the receive output (single-ended $300 \Omega$ load) as a function of microphone gain is shown in Figure 44. Parameters are the receive gain and the resistor across the microphone inputs.

## NOTE:

For information on discrete semiconductors used in this application note, contact Amperex Electronic Corp, Smithfield, RI, (401) 232-0500


Figure 44. Psophometrically Weighted Noise at the Receiver Output vs Microphone Gain

## APPENDIX I



## Application of the Low Voltage Versatile Transmission Circuit AN1942



NOTE:
RFI capacitors are marked with an asterisk
Figure A1. Basic Application Diagram of TEA1067 in Sets With DTMF Dialing

## Application of the Low Voltage Versatile Transmission Circuit AN1942



NOTE
RFI capacitors are marked with an asterisk
Figure A2. Basic Application Diagram of TEA1067 in Sets With Combined Pulse and Tone Dialing Including interrupter With Interface

Linear Products

Application Note

## INTRODUCTION

The telephony line interface and speech transmission circuits TEA1060/1 have been in use for several years now. They contain all interface circuitry required to connect transducers and dialers to a telephone line.

A lot of components such as dialers and computers have been developed which can be interfaced to the TEA1060/1 easily. These components are powered by the supply point of the TEA1060/1.
To meet the North American Telephony requirements RS-470, the new speech circuit TEA1067 has been developed. TEA1067 operates at a lower line voltage, which enables it to operate in parallel with the conventional telephone sets (unlike the TEA1060/1).
However, a lower line voltage and the possibility of connecting conventional telephone sets in parallel have potentially severe effects on the supply capabilities of the speech circuit.
This application report contains some proposals to realize optimal connection of peripherals to the TEA1067 speech circuit.

## NORTH AMERICAN TELEPHONY REQUIREMENTS RS-470 FOR TELEPHONE SETS IN USA

Telephone sets used in the USA (and also in some Far East countries) have to fulfill some special demands which are described in the RS-470 requirements. The points of importance for Philips speech circuits are:

- It is allowed to connect more telephone sets in parallel. RS-470 doesn't specify details, but it seems to be that electronic speech circuits must remain operative (at least at a reduced performance) if a conventional (carbon microphone) telephone set is connected in parallel on a subscriber loop, having the minimum line current of 20 mA . For measurements, a reasonable replacement for such a conventional telephone set seems to be a $200 \Omega$ resistor.
- The off-hook tip-to-ring DC voltage versus current characteristics must be in the acceptable region of Figure 1 during the on-hook to off-hook transition, and during the make-interval of rotary dial pulses on outgoing calls, and for at least one second after answer of an
incoming call. The upper limit of this region is determined by the ability of the telephone set to draw adequate current for proper pull-up of central office relays.

After this one-second period for incoming calls, and during DTMF-dialing, and after called-party answer on outgoing calls (where the relays are required only to hold their energized state), operation may fall withın the conditionally acceptable region of Figure 1.


Figure 1. DC Voltage vs Current Characteristics

It is desired that the off-hook tip-to-ring impedance of the telephone set be $600 \Omega$ across the $200-3200 \mathrm{~Hz}$ band. More specifically, the balance return loss (measured against $600 \Omega$ ) shall be greater than 3.5 dB for the $200-3200 \mathrm{~Hz}$ band and greater than 7.0 dB for the $500-2500 \mathrm{~Hz}$ band.

## EFFECTS OF RS-470 ON PHILIPS SPEECH CIRCUITS

Under normal operation, the minimum line current which can occur according to the RS470 requirements is 20 mA . The minımum supply capabilities of the supply point of the TEA1060/1 are accordıng to Figure 2a.
Most Philıps CMOS perıpherals require a minimum supply voltage of 2.5 V . Taking into account 0.4 V as the forward voltage drop of a Schottky enable diode (BAT85: $\mathrm{V}_{\mathrm{F}}<320 \mathrm{mV}$ at $25^{\circ} \mathrm{C}$ and 1 mA ), the mınımum allowable voltage of the supply point of the TEA1060/1 is 2.9 V . At this voltage the minimum available supply current is 1.2 mA , according to Figure 2 a , which is enough to power a CMOS microcontroller (e.g., PCD3315) and a DTMF generator (PCD3312).

However, there are two problems with the TEA1060/1 with respect to the RS-470 requirements.

The first problem concerns the parallel connection of conventional telephone sets and TEA1060/1 sets at low line currents. Taking a resistance of $200 \Omega$ for the parallel set, the line voltage at 20 mA line current will drop to about 3.8 V (assumıng 1 mA remaining current for the TEA1060/1) or 2.3 V after the polarity guard. The transmitting stage of the TEA1060/1 doesn't function at such low voltages. In order to keep the transmitting amplifier operating at such low line voltages (with a reduced performance), the TEA1067 has been designed.

Second, the maximum line voltage of the TEA1060/1, excluding the interrupter circuit, measures 6.35 V at 20 mA [maxımum line voltage at $20 \mathrm{~mA}(4.75 \mathrm{~V})$, plus temperature effects (assume 0.1 V ), plus polarity guard voltage drop (assume 1.5 V )], which is 0.35 V too much (see Figure 1). Therefore, the line voltage of the TEA1067 has been decreased by 0.55 V with respect to the TEA1060/1.

However, both measures have severe implications for the architecture advised by Philips/Signetics hitherto.
If a $200 \Omega$ telephone set is connected in parallel with a TEA1067 set on a 20 mA loop, the supply voltage for peripherals will decrease to less than 2 V . In applications with the TEA1060/1, Philips/Signetics advises their customers to use a MOSFET of the type BST76A as an interrupter switch. Since the gate-source threshold voltage of this type of FET can be as high as 27 V , problems can be expected when used in a TEA1067 set with a $200 \Omega$ parallel set - it can't be guaranteed that the interrupter switch remains conducting. Therefore, a bipolar interrupter will be described which doesn't have this problem. The problems that occur with the supply of peripherals in this case will be illustrated later.
Furthermore, due to the reduced line voltage of the TEA1067, the supply capabilities of its supply point are considerably reduced with respect to the TEA1060/1 (see Figure 2b). At 2.9 V , a minimum supply current of only $300 \mu \mathrm{~A}$ can be guaranteed. This is not enough to power a microcontroller and a DTMF dialer (e.g., PCD3315 + PCD3312) simultaneously. Some suggestions to overcome this problem will be given later.


Figure 2. Minimum Supply Current Available for Peripherals as a Function of Supply Voltage of TEA1060/1 (A) and TEA1067 (B) at 20 mA Line Current


Figure 3. Circuit Diagram of Low-Voltage Interrupter

## A LOW-VOLTAGE <br> INTERRUPTER

In Figure 3 the circuit diagram of an interrupter is given which operates at input voltages down to 1 V

The circuitry around T2 and T3 is commonly used already in telephony applications and needs no further explanation The interface function between this interrupter and the pulse dialer is performed by transistor T1 and resistor R4 Using transistors of the type 2N5401 and 2N5551 allows operation up to 150 V In case higher voltages occur, a voltage limiting device (e.g., a VDR) has to be used in front of the circuitry. No current limiting function is accomplished in this circuit.

In Figure 4 the typical voltage drop over the interrupter ( $\mathrm{V}_{\mathrm{EC}}$ of T 3 ) is given as a function of loop current using a $22 \mathrm{k} \Omega$ resistor for R3 A lower resistance lowers the voltage drop at high line currents, but also reduces the current which is left for the TEA1067.


Figure 4. Voltage Drop $\mathrm{V}_{\mathrm{EC}}$ of T 3 as a Function of Line Current

Since R3 is connected in parallel with the $600 \Omega$ impedance of the TEA1067 circuitry, the total set impedance is now lower than $600 \Omega$. Using $22 k \Omega$ for R3, the TEA1067 impedance must be increased to approximately $850 \Omega$ in order to compensate for this
effect. In the next section it will be shown that this measure adversely affects the supply capabilties of the TEA1067.

## INCREASING THE SUPPLY CAPABILITIES OF THE TEA 1067

## Use of an Inductor

The bottleneck in the supply problems of the TEA1067 is in the $620 \Omega$ resistor connected between the pins LN and VCC of the TEA1067 (Figure 3). It determines the supply capabilities of the TEA1067 as well as the AC impedance of the circuit. A reduction of the resistance therefore results in improved supply capabilities, but also in poorer BRL figures.

If this DC resistance can be reduced while maintaining the $600 \Omega$ impedance for $A C$, the supply problem can be solved. This can be realized by means of an inductor connected in parallel with the $620 \Omega$.

There are two possibilities to realize a practical inductor:

- Use of a coll (Figure 5a)
- Use of an electronic inductor (e.g.,

TEA1080 supply IC (Figure 5b),
(discrete) gyrator circuit)

## Use of a Schottky Diode Polarity Guard

In case only DTMF dialing is used (without FLASH), no interrupter circuit is required and, therefore, no transients due to line current interruptions can occur. This makes it possible to realize protection with rugged lowvoltage zener dıodes (e.g., Philips BZW14 with a maxımum voltage durıng transients of 28 V ). At such low voltages, the high voltage diodes required in the polarity guard (e.g., BAS11 which can stand 300V) normally can be replaced by low-voltage Schottky diodes (e.g., BAT86 which can stand 50V) resulting in a lower voltage drop over the polarity guard. In Figure 6, two possible configurations are given.
In Figure 6a the voltage gain (due to a lower voltage drop) is about 0.5 V ; in Figure 6 b it is about 1.0 V .

It is possible now to increase the line voltage of the TEA 1067 by 0.5 or 1.0 V , thus increasing the supply capabilities of the TEA1067. (The increase will measure 0.5 V / $620 \Omega=0.8 \mathrm{~mA}$ in Figure 6 a or 1.6 mA in Figure 6b.

Increase of the line voltage of the TEA1067 can be achieved by means of an external resistor between the pins REG and SLPE. In Figure 7 the relation between this resistance and the resulting typical line voltage for a line current of 20 mA is given.


Figure 5. Examples of Increasing the Supply Capabilities of the TEA1067


Figure 6. Schottky Diode Polarity Guard With Protection


Figure 7. Typical Line Voltage
$\left(\mathrm{V}_{\mathrm{LN}}-\mathrm{V}_{\mathrm{EE}}\right)$ as a Function of $\mathrm{R}_{\mathrm{REG}}$-SLPE at a Line Current of 20 mA

However, this resistor causes a slightly increased spread in the voltage drop and a slightly modified temperature coefficient of
the TEA1067. Besides, it has a minor influence on the power-down function of the TEA1067.

## Two Other Methods

In principle, the RS-470 requirements give two alternative ways to come out of the supply problems of the TEA1067:

1) The TEA1067 itself fulfills the balance return loss figures required with a large margın. Acceptıng a smaller margin by means of decreasing the AC impedance will result in an increase of the supply capabilities.
2) The most severe supply problem occurs when a DTMF dialer must be operative. But in that case, operation in the conditionally acceptable region of Figure 1 is allowed! This lightens the supply problems considerably.

In Figure 8, the minimum supply capabilities of the TEA1067 are given as a function of the supply resistor of the TEA1067. A subscriber line having the mınımum line current of 20 mA


Figure 8. Calculated Minimum Supply Current Available at the Supply Point of the TEA1067, at a Voltage of 2.9 V , Assuming a Subscriber Line of 20 mA , as a Function of the Supply Resistance


Figure 9. Calculated Total Set Impedance and BRL as a Function of the Supply Resistor of the TEA1067 (Including Influence of $2.2 \mathrm{k} \Omega$ Interrupter)
is assumed here. Assuming the use of a bipolar interrupter having a resistance of $2.2 \mathrm{k} \Omega$ (which is connected in parallel to the TEA1067), the resulting set impedance and BRL are given in Figure 9.

As can be seen in Figure 8, the supply capabilities of the TEA1067 equal those of the TEA1060/1 if a supply resistor of $380 \Omega$ (instead of the $620 \Omega$ used for the TEA1060/ 1) is used. The resulting total set impedance will be $320 \Omega$, resulting in a BRL of about 10dB (see Figure 9). This still fulfills the RS470 requirements ( $>7 \mathrm{~dB}$ between 500 and 2000 Hz ) with a safe margin.
However, change of the $620 \Omega$ resistor of the TEA1067 results not only in a change of AC impedance and an improvement of the supply point, but also in a change of microphone gain (which depends linearly on the load


TC20480S
a. HIGH $=$ Normal Voltage, LOW $=$ Increased Voltage

b. HIGH $=$ Increased Voltage, LOW $=$ Normal Voltage

Figure 10. Circuit to Increase the Line Voltage Temporarily
impedance) and in a change of the driving range of the transmitting stage. Besides, rebalancing the anti-sidetone bridge will become necessary.

If a better $B R L$ is required, it is possible to use one of the circuits given in Figure 10. In these circuits the supply resistor is increased again, resulting in better BRL figures, but also in reduced supply capabilities.

However, if maximum supply current is required (i.e., during DTMF dialing), the line voltage can be increased by actıvating the transistor, thus giving a higher maximum supply current. Resistor R increases the line voltage according to the principle described previously and in Figure 7.
The switching transistor can be driven directly by a mute signal generated by a DTMF generator, resulting in the nominal line voltage except for the time DTMF tones are generated. This approach makes it possible to dimension the supply resistor in such a way that it can power all peripherals excluding the DTMF dialer. In case of DTMF dialing, the line voltage will be increased, resulting in enough supply current for the DTMF dialer, too.

It is also possible to drive the transistor automatically, according to the circuit given in Figure 11. Immediately after going off-hook, T1 is switched off until C1 is charged to $\mathrm{V}_{\mathrm{CC}}$ $\left(V_{\text {REG }}-0.6 \mathrm{~V}\right)$ via R2. Until then, the line voltage will fall into the acceptable region of Figure 1. After this period, the line voltage will be increased and will fall into the conditionally acceptable region of Figure 1.

If a dial pulse or a flash signal is applied to D1, C1 is discharged rapidly via D1, thus bringing back the line voltage into the acceptable region of Figure 1.



b. During and After Pulse Dialing
a. After Initial Switch-On


Figure 13. TEA 1067 Used in Combination With a 5380 DTMF Dialer

Notice that the power-down function of the TEA1067 remains fully operative in this case, since the connection between the pins REG and SLPE is now removed.

In Figure 12, the line voltage after initial switch-on and during and after pulse dialing is shown.

## TWO PRACTICAL EXAMPLES

In the preceding text we have considered several possibilities to increase the supply capabilities of the TEA1067. Now we will look at two practical examples.

The use of a TEA1067 with a CMOS DTMF dialer (5380 in this case) will be considered. Later, the use of a TEA1067 with the PCD3315 repertory dialer and PCD3312 DTMF dialer will be discussed.
TEA 1067 Plus MK5380 CMOS

## DTMF Dialer

The schematic circuit of this combination is shown in Figure 13.

Since an MK5380 in standby mode consumes only $150 \mu \mathrm{~A}$ maximally at 2.5 V , it can be powered directly from the TEA1067 supply point using the standard supply resistor of $620 \Omega$ when the telephone set is in its speech mode.

However, in the dial mode, the supply current of an MK5380 can be as high as 2 mA at 2.5 V , while the TEA1067 can deliver only 1 mA at this voltage (Figure 2). Therefore, in the dial mode an increase of the line voltage of $1 \mathrm{~mA} \times 620 \Omega$ is required. This will result in a voltage over the telephone set that falls in the conditionally acceptable region of Figure 1 which is allowed during DTMF dialing. This increase of voltage can be achieved according to the circuit given in Figure 10b using a resistor of $39 \mathrm{k} \Omega$ (Figure 7) between pin REG of the TEA1067 and the collector of the BC547. The transistor can be controlled dırectly by the MUTE signal of the 5380 .

As an alternative, the $39 \mathrm{k} \Omega$ resistor can be connected directly between the pins REG
and SLPE of the TEA1067 in combination with the Schottky diode bridge of Figure 6b. This will also result in a line voltage which is in the acceptable region of Figure 1.
If a conventional telephone set is connected in parallel to the circuit of Figure 13, the supply voltage for the 5380 dialer can drop to below 2 V . Since its minımum supply voltage is 2.5 V , proper DTMF tones generation can't be guaranteed under these circumstances.

## TEA1067 Plus PCD3315 and PCD3312

Since it is not allowed to have a line voltage which falls into the conditionally acceptable region of Figure 1 during pulse dialing, it is not possible to use the approach described previously here. Therefore, the principle of Figure 11 has been chosen for this example. In Figure 14, the schematic diagram of the circuitry used is shown.


Figure 14. TEA1067 Used With PCD3315 and PCD3312

The minımum supply voltage of the PCD3315 and the PCD3312 is 25 V Since the PCD3315 has to be powered via a series (Schottky) diode, the minımum supply point voltage of the TEA1067 allowed is 29 V . At this voltage the TEA1067 can deliver only $300 \mu \mathrm{~A}$ (Figure 2) Although the maximum supply current of the PCD3315 during pulse dialing is not specified yet, $700 \mu \mathrm{~A}$ seems to be a reasonable value According to Figure 8, this can be reached by using a supply resistor of $470 \Omega$ instead of $602 \Omega$. Using a bipolar interrupter with an impedance of $2.2 \mathrm{k} \Omega$, this will result in a balance return loss of still 13dB accordıng to Figure 9.
In the case of DTMF dialıng, the PCD3312 must also be powered. This can be achieved
by increasing the line voltage of the TEA1067. The maximum operating current of the PCD3312 is specified as 12 mA at 3.0 V Using a supply resistor of $470 \Omega$, an extra 1.2 mA can be gained by increasing the line voltage with $1.2 \mathrm{~mA} \times 470 \Omega=0.6 \mathrm{~V}$. This results in a resistor of $39 \mathrm{k} \Omega$ between pins REG and SLPE of the TEA1067.

Since the supply resistor in Figure 14 has been reduced from $620 \Omega$ to $470 \Omega$, a lot of components around the TEA1067 have to be adapted to the new situation. The sending gains and the sidetone are especially influenced by this measure.
If a conventional telephone set is connected in parallel with the circuit of Figure 14, the supply point voltage might drop to below 2 V

As a result, the PCD3312 recerves a too-low supply voltage, and improper generation of DTMF tones might occur. For the PCD3315, however, there won't be a problem. If the supply point voltage drops too far, it simply continues to operate on battery power (unless the CE voltage becomes too low) Of course, the lifetime of the battery will be decreased considerably in this way

## NOTE:

For information on discrete semiconductors used in this application note, contact Amperex Electronic Corp Smithfield, RI (401) 232-0500
This application note was originally published as Laboratory Report ETT8602, in April 1986 The report was written by JV Tiggelen at C A B -ELCOMA, The Netherlands

## Signetics

## Linear Products

## DESCRIPTION

The TEA1068 is a bipolar integrated circuit performing all speech and line interface functions required in fully-electronic telephone sets. The circuit internally performs electronic switching between dialing and speech.
FEATURES

- Voltage regulator with adjustable static resistance
- Provides supply for external circuitry
- Symmetrical high-impedance inputs ( $64 \mathrm{k} \Omega$ ) for dynamic,
magnetic or piezoelectric microphones
- Asymmetrical high-impedance input ( $32 \mathrm{k} \Omega$ ) for electret microphone
- DTMF signal input with confidence tone
- Mute input for pulse or DTMF dialing
- Power-down input for pulse dial or register recall
- Receiving amplifier for magnetic, dynamic or piezoelectric earpieces
- Large amplification setting range on microphone and earpiece amplifiers
- Line loss compensation facility, line current dependent for microphone and receiving amplifiers
- Gain control adaptable to exchange supply
- Possibility to adjust the DC line voltage


## APPLICATION

- Electronic telephone sets


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 18 -Pin Plastic DIP (SOT-102HE) | $-25^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | TEA1068PN |
| 20 -Pin SOL (SOT-163) | $-25^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | TEA1068TD |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{LN}}$ | Positive line voltage (DC) | 12 | V |
| $\mathrm{~V}_{\mathrm{LN}}$ | Repetitive line voltage during switch-on <br> or line interruption | 13.2 | V |
| $\mathrm{~V}_{\text {LNRM }}$ | Repetitive peak line voltage <br> $\mathrm{tp}_{\mathrm{p}} / \mathrm{P}=1 \mathrm{~ms} / 5 \mathrm{~s} ;$ <br> $\mathrm{R}_{10}=13 \Omega ; \mathrm{R}_{\mathrm{g}}=20 \Omega$ (see Figure 8) | 28 | V |
| $\mathrm{I}_{\mathrm{LINE}}$ | Line current | 140 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ |  |  |  |
| $-\mathrm{V}_{\mathrm{I}}$ | Voltage on all other pins | $\mathrm{V}_{\mathrm{CC}}+0.7$ <br> 0.7 | V |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | 640 | mW |
| $\mathrm{~T}_{\mathrm{STG}}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -25 to +75 | ${ }^{\circ} \mathrm{C}$ |

PIN CONFIGURATION


NOTE:
1 Available only in large SO package (SOL) with different pinout

| $\begin{aligned} & \text { PIN } \\ & \text { NO. } \end{aligned}$ | SYMBOL | DESCRIPTION | $\begin{aligned} & \text { PIN } \\ & \text { NO. } \end{aligned}$ | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | LN | Positive line terminal | 1 | LN | Positive line connection |
| 2 | GAS ${ }_{1}$ | Gain adjustment, transmitting amplifier | 2 | $\mathrm{GAS}_{1}$ | Gain adjustment connection, sending amplifier |
| 3 | $\mathrm{GAS}_{2}$ | Gain adjustment, transmitting amplifier | 3 | $\mathrm{GAS}_{2}$ | Gain adjustment connection, sending amplifier |
| 4 | QR- | Inverting output, receiving amplifier | 4 | QR- | Inverting output, recerving amplifier |
| 5 | QR+ | Non-Inverting output, receiving amplifier | 5 | QR+ | Non-Inverting output, recerving amplifier |
| 6 | GAR | Gain adjustment, receiving amplifier | 6 | GAR | Gain adjustment connection, recelving amplifier |
| 7 | MIC- | Inverting microphone input | 7 | MIC+ | Non-Inverting microphone input |
| 8 | NC | Not connected | 8 | MIC- | Inverting microphone input |
| 9 | MIC+ | Non-inverting microphone input | , | STAB | Current stabilizer connection |
| 10 | STAB | Current stabilizer | 10 | $\mathrm{V}_{\text {EE }}$ | Negative line connection |
| 11 | $\mathrm{V}_{\mathrm{EE}}$ | Negative line terminal | 11 | IR | Receiving amplifier input |
| 12 | iR | Receiving amplifier input | 12 | PD | Power-down input |
| 13 | NC | Not connected | 13 | DTMF | Dual-tone multi-frequency input |
| 14 | PD | Power-down input | 14 | MUTE | Mute input |
| 15 | DTMF | Dual-tone multi-frequency input | 15 | $\mathrm{V}_{\mathrm{CC}}$ | Positive supply decoupling |
| 16 | MUTE | Mute input |  |  | connection |
| 17 | $V_{C C}$ | Positive supply decoupling | 16 | REG | Voltage regulator decoupling |
| 18 | REG | Voltage regulator decoupling |  |  | connection |
| 19 | AGC | Automatic gain control input | 17 | AGC | Automatic gain control input |
| 20 | SLPE | Slope (DC resistance) adjustment | 18 | SLPE | Slope (DC resistance) adjustment connection |

## Versatile Telephone Transmission Circuit

TEA1068

## BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS $\operatorname{ILINE}=I_{1}=10$ to $140 \mathrm{~mA} ; \mathrm{V}_{\text {EE }}=\mathrm{V} 10=0 \mathrm{~V} ; \mathrm{f}=800 \mathrm{~Hz} ; R 9=20 \Omega ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply: LN and $\mathrm{V}_{\mathrm{cc}}$ (Pins 1 and 15) |  |  |  |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{LN}} \\ & \mathrm{~V}_{\mathrm{LN}} \\ & \mathrm{~V}_{\mathrm{LN}} \end{aligned}$ | ```Voltage drop over circuit \(V_{1-10}\) microphone inputs open at LIINE \(=5 \mathrm{~mA}\) at LINE \(=15 \mathrm{~mA}\) at \(\operatorname{LINE}=100 \mathrm{~mA}\) at \(\mathrm{I}_{\mathrm{LINE}}=140 \mathrm{~mA}\)``` | $\begin{array}{r} 3.95 \\ 4.20 \\ 5.4 \end{array}$ | $\begin{gathered} 4.25 \\ 4.45 \\ 6.1 \end{gathered}$ | $\begin{gathered} 4.55 \\ 4.70 \\ 7 \\ 8 \end{gathered}$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| $\Delta \mathrm{V}_{\text {LN }} / \Delta \mathrm{T}$ | Variation with temperature $\mathrm{I}_{\mathrm{LINE}}=15 \mathrm{~mA}$ | -4 | -2 | 0 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{LN}} \\ & \mathrm{~V}_{\mathrm{LN}} \end{aligned}$ | $\begin{aligned} & \text { Voltage drop over circuit } \\ & \text { at } I_{\text {LINE }}=15 \mathrm{~mA} \\ & R_{V A}=R_{1-16}=68 \mathrm{k} \Omega \\ & R_{V A}=R_{16-18}=39 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 3.45 \\ & 4.65 \end{aligned}$ | $\begin{gathered} 3.80 \\ 5.0 \end{gathered}$ | $\begin{aligned} & 4.10 \\ & 5.35 \end{aligned}$ | v |
| $\begin{aligned} & \text { Icc } \\ & \text { ICC } \end{aligned}$ | $\begin{aligned} & \text { Supply current } \\ & \text { PD (PIn 12) }=\text { LOW, } V_{C C}=2.8 \mathrm{~V} \\ & \text { PD (PIn 12) }=\text { HIGH; } V_{C C}=28 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 096 \\ 55 \end{gathered}$ | $\begin{gathered} 1.30 \\ 82 \end{gathered}$ | $\mathrm{mA}_{\mu \mathrm{A}}$ |
| Microphone inputs MIC+ and MIC- (Pins 8 and 7) |  |  |  |  |  |
| $\begin{aligned} & \left\|z_{1 S}\right\| \\ & \left\|z_{1 S}\right\| \\ & \hline \end{aligned}$ | Input impedance differential (between Pins 7 and 8) single-ended (Pins 7-10 or Pins 8-10) | $\begin{gathered} 51 \\ 25.5 \end{gathered}$ | $\begin{aligned} & 64 \\ & 32 \end{aligned}$ | $\begin{gathered} 77 \\ 38.5 \end{gathered}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| CMRR | Common-mode rejection ratıo |  | 82 |  | dB |
| $A_{V D}$ | Voltage amplification (Pins 7, 8-1) at $\mathrm{L}_{\text {LINE }}=15 \mathrm{~mA}, \mathrm{R7}=68 \mathrm{k} \Omega$ | 51 | 52 | 53 | dB |
| $\Delta \mathrm{AVD}^{\prime} / \Delta \mathrm{f}$ | Variation with frequency at $\mathrm{f}=300$ to 3400 Hz | -0.5 | $\pm 0.2$ | +0.5 | dB |
| $\Delta \mathrm{AvD} / \Delta \mathrm{T}$ | Variation with temperature at $\mathrm{l}_{\text {LINE }}=50 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |  | $\pm 0.2$ |  | dB |
| Dual-tone multi-frequency input DTMF (Pin 13) |  |  |  |  |  |
| $\left\|Z_{\mid S}\right\|$ | Input impedance | 168 | 20.7 | 24.6 | k $\Omega$ |
| Avo | Voltage amplification at $\mathrm{I}_{\text {LINE }}=15 \mathrm{~mA}, \mathrm{R7}=68 \mathrm{k} \Omega$ | 24.5 | 25.5 | 26.5 | dB |
| $\Delta A_{V D} / \Delta f$ | Variation with frequency at $\mathrm{f}=300$ to 3400 Hz | -0.5 | $\pm 0.2$ | +0.5 | dB |
| $\Delta \mathrm{A}_{\mathrm{VD}} / \Delta \mathrm{T}$ | Variation with temperature at $\mathrm{I}_{\text {LINE }}=50 \mathrm{~mA}, \mathrm{~T}_{\text {A }}=-25^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |  | $\pm 0.2$ |  | dB |
| Gain adjustment GAS1 and GAS2 (Pins 2 and 3) |  |  |  |  |  |
| $\Delta A_{V D}$ | Amplification variation with R7 transmitting amplifier | -8 |  | +8 | dB |
| Transmitting amplifier output LN (Pin 1) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{LN}(\text { RMS })}$ <br> $\mathrm{V}_{\mathrm{LN}(\mathrm{RMS})}$ | $\begin{aligned} & \text { Output voltage at } \mathrm{l}_{\text {LINE }}=15 \mathrm{~mA}, \\ & \mathrm{~d}_{\text {TOT }}=2 \% \\ & \mathrm{~d}_{\text {TOT }}=10 \% \end{aligned}$ | 1.9 | $\begin{aligned} & 2.3 \\ & 2.6 \\ & \hline \end{aligned}$ |  | V |
| $\mathrm{V}_{\mathrm{NO} \text { (RMS) }}$ | Noise output voltage $\mathrm{l}_{\mathrm{LINE}}=15 \mathrm{~mA} ; R 7=68 \mathrm{k} \Omega, \mathrm{R}_{7-8}=200 \Omega$ psophometrically weighted (P53 curve) |  | -72 |  | dBmp |

Versatile Telephone Transmission Circuit
TEA1068

DC ELECTRICAL CHARACTERISTICS (Continued) $I_{\text {LINE }}=I_{1}=10$ to $140 \mathrm{~mA} ; V_{E E}=V 10=0 \mathrm{~V} ; \mathrm{f}=800 \mathrm{~Hz} ; R 9=20 \Omega$; $T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified.

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} \& \multirow[b]{2}{*}{PARAMETER} \& \multicolumn{3}{|c|}{LIMITS} \& \multirow[b]{2}{*}{UNIT} \\
\hline \& \& Min \& Typ \& Max \& \\
\hline \multicolumn{6}{|l|}{Receiving amplifier input IR (Pin 11)} \\
\hline \(\left|Z_{\text {IS }}\right|\) \& Input impedance \& 16.5 \& 20.4 \& 24.3 \& k \(\Omega\) \\
\hline \multicolumn{6}{|l|}{Receiving amplifier outputs QR+ and QR- (Pins 5 and 4)} \\
\hline \(\left|Z_{\text {OS }}\right|\) \& Output impedance; single-ended \& \& 4 \& \& \(\Omega\) \\
\hline \begin{tabular}{l}
AvD \\
AvD
\end{tabular} \& \begin{tabular}{l}
Voltage amplification from Pin 11 to Pins 4 or 5 \(\mathrm{I}_{\mathrm{LINE}}=15 \mathrm{~mA} ; R 4=100 \mathrm{k} \Omega\); \\
single-ended; \(R_{L}=300 \Omega\) \\
differential; \(R_{L}=600 \Omega\)
\end{tabular} \& \[
\begin{array}{r}
24 \\
30 \\
\hline
\end{array}
\] \& \[
\begin{aligned}
\& 25 \\
\& 31 \\
\& \hline
\end{aligned}
\] \& \[
\begin{array}{r}
26 \\
32 \\
\hline
\end{array}
\] \& \[
\begin{aligned}
\& \mathrm{dB} \\
\& \mathrm{~dB}
\end{aligned}
\] \\
\hline \(\Delta A_{v D} / \Delta f\) \& Variation with frequency, \(\mathrm{f}=300\) to 3400 Hz \& -0.5 \& \(\pm 0.2\) \& +0.5 \& dB \\
\hline \(\Delta A_{V D} / \Delta T\) \& Variation with temperature at \(\mathrm{I}_{\text {LINE }}=50 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=-25\) to \(+75^{\circ} \mathrm{C}\) \& \& \(\pm 0.2\) \& \& dB \\
\hline \begin{tabular}{l}
\(V_{\text {O(RMS) }}\) \\
\(V_{\text {ORMS }}\) \\
\(V_{\text {O(RMS) }}\)
\end{tabular} \& ```
Output voltage at \(\mathrm{I}_{\mathrm{CC}}=0 ; \mathrm{d}_{\text {TOT }}=2 \%\);
\(R 4=100 \mathrm{k} \Omega\); sine-wave drive
single-ended; \(R_{L}=150 \Omega\)
single-ended; \(R_{L}=450 \Omega\)
differential; \(\mathrm{C}_{\mathrm{L}}=47 \mathrm{nF}\); ( \(100 \Omega\) series resistor); \(f=3400 \mathrm{~Hz}\)
``` \& \[
\begin{aligned}
\& 0.3 \\
\& 0.4 \\
\& 0.8
\end{aligned}
\] \& \[
\begin{gathered}
0.38 \\
\\
0.52 \\
1.0
\end{gathered}
\] \& \& \[
\begin{aligned}
\& \text { v } \\
\& \text { v } \\
\& \text { v }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{NO} \text { (RMS) }}\) \\
\(\mathrm{V}_{\mathrm{NO}(\mathrm{RMS})}\)
\end{tabular} \& ```
Noise output voltage at lINE =15mA; R4 = 100k\Omega;
Pin 11 = IR = open
Psophometrically weighted (P53 curve)
single-ended; }\mp@subsup{R}{L}{}=300
differential; }\mp@subsup{R}{L}{}=600
``` \& \& \[
\begin{gathered}
50 \\
100 \\
\hline
\end{gathered}
\] \& \& \[
\begin{aligned}
\& \mu V \\
\& \mu V
\end{aligned}
\] \\
\hline \multicolumn{6}{|l|}{Gain adjustment GAR (Pin 6)} \\
\hline \(\Delta A_{v o}\) \& Amplification variation with R4 between Pins 6 and 5 receiving amplifier \& -8 \& \& +8 \& dB \\
\hline \multicolumn{6}{|l|}{MUTE input (Pin 14)} \\
\hline \[
\begin{aligned}
\& \mathrm{V}_{\mathrm{IH}} \\
\& \mathrm{~V}_{\mathrm{IL}}
\end{aligned}
\] \& Input voltage HIGH LOW \& 1.5 \& \& \[
\begin{aligned}
\& V_{C C} \\
\& 0.3
\end{aligned}
\] \& v \\
\hline \(I_{\text {mute }}\) \& Input current \& \& 8 \& 15 \& \(\mu \mathrm{A}\) \\
\hline Avo \& Reduction of voltage amplification MIC+ and MIC- to LN at MUTE \(=\) HIGH \& \& 70 \& \& dB \\
\hline Avd \& Voltage amplification from DTMF to QR + or QR - to LN at MUTE \(=\) HIGH \(R 4=100 \mathrm{k} \Omega ; R_{\mathrm{L}}\) single-ended \(=300 \Omega\) \& -21 \& -19 \& -17 \& dB \\
\hline \multicolumn{6}{|l|}{Power-down input PD (Pin 12)} \\
\hline \[
\begin{aligned}
\& \mathrm{V}_{\mathrm{IH}} \\
\& \mathrm{~V}_{\mathrm{IL}}
\end{aligned}
\] \& Input voltage HIGH LOW \& 1.5 \& \& \[
\begin{gathered}
V_{c c} \\
0.3
\end{gathered}
\] \& \[
\begin{aligned}
\& \text { v } \\
\& \text { v }
\end{aligned}
\] \\
\hline IPD \& Input current \& \& 5 \& 10 \& \(\mu \mathrm{A}\) \\
\hline \multicolumn{6}{|l|}{Automatic gain control AGC (Pin 17)} \\
\hline \begin{tabular}{l}
\(-\Delta A_{v D}\) \\
lline \\
lline
\end{tabular} \& \begin{tabular}{l}
Controlling the gain from Pin 11 to Pins 4 and 5 and the gain from Pins 7 and 8 to Pin 1 \\
R6 \(=110 \mathrm{k} \Omega\); connected between Pins 17 and 10 Amplification control range \\
Highest line current for \(A_{\text {max }}\) \\
Lowest line current for \(A_{\text {MIN }}\)
\end{tabular} \& \& 6

22

60 \& \& | dB |
| :--- |
| mA |
| mA | <br>

\hline
\end{tabular}

## FUNCTIONAL DESCRIPTION

## Supply: VCc, LN, SLPE, REG and STAB

The circuit and its peripheral circuits usually are supplied from the telephone line. The circuit develops its own supply voltage at $\mathrm{V}_{\mathrm{CC}}$ and regulates its voltage drop. The supply voltage $V_{C C}$ may also be used to supply external peripheral circuits, e.g., dialing and control circuits.

The supply has to be decoupled by connecting a smoothing capacitor between $V_{C C}$ and $\mathrm{V}_{\mathrm{EE}}$; the internal voltage regulator has to be decoupled by a capacitor from REG to $V_{E E}$. An internal current stabilizer is set by a resistor of $3.6 \mathrm{k} \Omega$ between STAB and $\mathrm{V}_{\mathrm{EE}}$.

The DC current flowing into the set is determined by the exchange supply voltage $\mathrm{V}_{\mathrm{EXCH}}$, the feeding bridge resistance $R_{E X C H}$, the DC resistance of the subscriber line RIINE $^{\text {and }}$ the DC voltage on the subscriber set (see Figure 1).

If the line current l $\mathrm{I}_{\text {INE }}$ exceeds the current $I_{C C}+0.5 \mathrm{~mA}$ required by the circuit itself, (ICC ca. 1 mA ), plus the current $I_{p}$ required by the peripheral circuits connected to $V_{C C}$, then the voltage regulator diverts the excess current via LN.

The voltage regulator adjusts the average voltage on LN to:

$$
\begin{aligned}
V_{L N}= & V_{R E F}+I_{S L P E} \times R 9 \\
& =V_{R E F}+\left(I_{L I N E}-I_{C C}-0.5 \times 10^{-3}-I_{C C}\right) \\
& \times R 9
\end{aligned}
$$

$V_{\text {REF }}$ being an internally-generated tempera-ture-compensated reference voltage of 4.2 V and R9 being an external resistor connected between SLPE and $V_{E E}$. The preferred value of R9 is $20 \Omega$. Changing R9 will have influence on microphone gain, DTMF gain, gain control characteristics, side tone and maximum output swing on LN.
Under normal conditions $\mathrm{I}_{\mathrm{SLPE}} \geqslant \mathrm{I}_{\mathrm{CC}}+$ $0.5 \mathrm{~mA}+\mathrm{I}_{\mathrm{cc}}$. The static behavior of the circuit then equals a 4.2 V voltage regulator diode with an internal resistance R9. In the audio frequency range the dynamic impedance equals R1.
The internal reference voltage can be adjusted by means of an external resistor R ${ }_{\text {VA }}$. This resistor connected between LN (Pin 1) and REG (Pın 16) will decrease the internal reference voltage. RVA connected between REG (Pin 16) and SLPE (Pin 18) will increase the internal reference voltage. The current $I_{C C}$ available from $V_{C C}$ for supplying peripheral circuits depends on external components and on the line current. Figure 2 shows this current for $\mathrm{V}_{\mathrm{CC}}>2.2 \mathrm{~V}$ and for $\mathrm{V}_{\mathrm{CC}}>3 \mathrm{~V}$. Of which 3 V being the minimum supply voltage for most CMOS circuits including a diode
voltage drop for an enable diode. If MUTE is LOW the available current is further reduced when the receiving amplifier is driven.

## Microphone Inputs MIC+ and MIC- and Gain Adjustment Pins GAS $_{1}$ and GAS $_{2}$

The TEA1068 has symmetrical microphone inputs. Its input impedance is $64 \mathrm{k} \Omega$ ( $2 \times 32 \mathrm{k} \Omega$ ) and its voltage amplification is typical 52dB. Either dynamic, magnetic, piezoelectric microphones or an electret microphone with built-ın FET source-follower can be used.
The arrangements with the microphone types mentioned are shown in Figure 3.

The amplification of the microphone amplifier can be adjusted over a range of + or -8 dB to suit the sensitivity of the transducer used. The amplification is proportional to external resistor R7 connected between GAS 1 and GAS 2 .

An external capacitor C6 of 100pF between $\mathrm{GAS}_{1}$ and SLPE is required to ensure stability. A larger value may be chosen to obtain a first-order low-pass filter. The cut-off frequency corresponds with the time constant R7 $\times$ C6.

## Mute Input MUTE

A HIGH level at MUTE enables the DTMF input and inhibits the microphone inputs and the receiving amplifier input; a LOW level or an open-circuit does the reverse. Switchıng the mute input will cause negligible clicks at the telephone outputs and on the line.

## Dual-Tone Multi-Frequency Input DTMF

When the DTMF input is enabled, dialing tones may be sent onto the line. The voltage amplification from DTMF to LN is typically. 25.5 dB and varies with R7 in the same way as the amplification of the microphone amplifier. The signaling tones can be heard in the earpiece at a low level (confidence tone).

## Receiving Amplifier: IR, QR+, QR- and GAR

The receiving amplifier has one input IR and two complementary outputs, a non-inverting output QR+ and an inverting output QR-. These outputs may be used for single-ended or for differential drive, depending on the sensitivity and type of earpiece used (see Figure 4). Amplificatıon from IR to QR+ is typ. 25 dB . This will be sufficient for low-impedance magnetic or dynamic earpieces; these are suited for single-ended drive. By using both outputs (differential drive) the amplification is increased by 6 dB and this makes differential drive possible. This feature can be used in case the earpiece impedance exceeds $450 \Omega$ (high-impedance dynamıc, magnetic or piezoelectric earpieces).

The output voltage of the receiving amplifier is specified for continuous-wave drive. The maximum output voltage will be higher under speech conditions, where the ratio of peak and RMS value is higher.
The amplification of the receiving amplifier can be adjusted over a range of + and -8 dB to suit the sensitivity of the transducer used. The amplification is proportional to external resistor R4 connected from GAR to QR+.

Two external capacitors C4 (100pF) and C7 ( $10 \times \mathrm{C} 4=1 \mathrm{nF}$ ) are necessary to ensure stability. A larger value of C4 may be chosen to obtain a first-order low-pass filter. The cutoff frequency corresponds with the time constant R4 $\times$ C4.

## Automatic Gain Control Input AGC

Automatic line loss compensation will be obtained by connecting a resistor R 6 from $A G C$ to $V_{E E}$. This automatic gain control varies the amplification of the microphone amplifier and the receiving amplifier in accordance with the DC line current. The control range is 6 dB . This corresponds with a line length of 5 km for a 0.5 mm diameter copper twisted-pair cable with a DC resistance of $176 \Omega / \mathrm{km}$ and an average attenuation of $1.2 \mathrm{~dB} / \mathrm{km}$.

Resistor R6 should be chosen in accordance with the exchange supply voltage and its feeding bridge resistance (see Figure 5 and Table 1). Different values of R6 give the same ratıo of line currents for begin and end of the control range.

If automatic line loss compensation is not required, AGC may be left open. The amplifiers then all give their maxımum amplification as specified.

## Power-Down Input PD

During pulse dialıng or register recall (tımed loop break), the telephone line is interrupted; as a consequence, it provides no supply for the transmission circuit and the peripherals connected to $V_{C C}$ These gaps have to be bridged by the charge in the smoothing capacitor C1. The requirements on this capacıtor are relaxed by applying a HIGH level to the PD input during the time of the loop break, which reduces the supply current from typically 1 mA to typically $55 \mu \mathrm{~A}$.
A HIGH level at PD further disconnects the capacitor at REG, with the effect that the voltage stabilizer will have no switch-on delay after line interruptions. This results in no contribution of the IC to the current waveform during pulse dialing or register recall. When this facility is not required PD may be left open.

## Side-Tone Suppression

Suppression of the transmitted signal in the earpiece is obtained by the antl-side-tone network consisting of R1// $\mathrm{Z}_{\text {LINE }}, \mathrm{R} 2, \mathrm{R} 3, \mathrm{R} 8$, R9 and $Z_{B A L}$ (see Figure 8). Maximum compensation is obtained when the following conditions are fulfilled.
a) $R 9 . R 2=R 1\left(R 3+\left[R 8 / / Z_{B A L}\right]\right)$
b) $\left[Z_{B A L} /\left(Z_{B A L}+R 8\right)\right]=\left[Z_{L I N E} /\left(Z_{L I N E}+R 1\right)\right]$.

If fixed values are chosen for R1, R2, R3 and R9, then condition a) will always be fulfilled provided that $\left|\mathrm{RB} / / \mathrm{Z}_{\mathrm{BAL}}\right| \ll \mathrm{R} 3$.
To obtain optimum side tone suppression, condition b) has to be fulfilled resulting in.

$$
Z_{B A L}=(R 8 / R 1) Z_{\text {LINE }}=k \cdot Z_{\text {LINE }}
$$

where $k$ is a scale factor $k=(R 8 / R 1)$.
Scale factor $k$ (value of R8) must be chosen to meet the following criteria.

- compatibility with a standard capacitor from the E6 or E12 range for $\mathrm{Z}_{\mathrm{BAL}}$
- $\left|Z_{B A L} / / R 8\right| \ll R 3$
- $\left|Z_{B A L}+R 8\right| \gg R 9$

In practice, $Z_{\text {LINe }}$ varies strongly with line length and cable type; consequently, an average value has to be chosen for $Z_{B A L}$. The suppression further depends on the accuracy with which $\mathrm{Z}_{\mathrm{BAL}} / k$ equals the average line impedance.

The anti-side-tone network as used in the standard application (Figure 8) attenuates the signal from the line with 32 dB . The attenuation is nearly flat over the audio frequency range.

Instead of the above described special TEA1068 bridge, the conventional Wheatstone bridge configuration can be used as an alternative antr-side-tone circuit. Both bridge types can be used with either a resistive set impedance or with a complex set impedance.


Figure 1. Supply Arrangement


## NOTES:

Curves (a) and ( $a^{\prime}$ ) are valid when the receiving amplifier is not driven or when MUTE is HIGH, curves (b) and ( $b^{\prime}$ ) are valid when MUTE is LOW and the receiving amplifier is driven at $V_{O \text { (RMS) }}=150 \mathrm{mV}$ and $R_{L}=150 \Omega$ asymmetrical
$L_{L I N E}=15 \mathrm{~mA}$ at $V_{\mathrm{LN}}=445 \mathrm{~V}, R 1=620 \Omega$ and $R 9=20 \Omega$
$\left.\mathrm{a})=255 \mathrm{~mA}, \mathrm{~b})=21 \mathrm{~mA}, \mathrm{a}^{\prime}\right)=12 \mathrm{~mA}$ and $\left.\mathrm{b}^{\prime}\right)=075 \mathrm{~mA}$
Figure 2. Maximum Current Icc Available from $\mathbf{V}_{\mathrm{cc}}$ for Peripheral Circuitry with $\mathbf{V C c}_{\mathbf{c c}}>\mathbf{2 . 2} \mathbf{V}$ and $\mathrm{V}_{\mathrm{cc}}>\mathbf{3 V}$

## Versatile Telephone Transmission Circuit



Figure 3. Alternative Microphone Arrangements



L007060S
a. Dynamic Telephone with Less Than $450 \Omega$ Impedance


NOTE:
The resistor marked (1) may be connected to prevent distortion (inductive load)
c. Magnetic Telephone with More Than $450 \Omega$ Impedance


NOTE:
The resistor marked (2) is required to increase the phase margin (capacitive load)
d. Piezoelectric Telephone
b. Dynamic Telephone with More Than $450 \Omega$ Impedance

Figure 4. Alternative Receiver Arrangements


Figure 5. Variation of Amplification with Line Current, with R6 as a Parameter

## Versatile Telephone Transmission Circuit

Table 1. Values of Resistor R6 for Optimum Line Loss
Compensation, for Various Usual Values of Exchange Supply Voltage $\mathrm{V}_{\text {EXCH }}$ and Exchange Feeding Bridge Resistance Rexch.

|  |  | $\mathbf{R e x c h ~}^{\text {( }}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 400 | 600 | 800 | 1000 |
|  |  | R6 (k) |  |  |  |
| $\mathbf{V}_{E X C H}$ <br> (V) | 24 | 61.9 | 48.7 | X | X |
|  | 36 | 100 | 78.7 | 68 | 60.4 |
|  | 48 | 140 | 110 | 93.1 | 82 |
|  | 60 | X | X | 120 | 102 |

NOTE:
$R 9=20 \Omega$


## NOTES:

Voltage amplification is defined as $A_{V D}=20 \log \left|V_{0} / V_{1}\right|$
For measuring the amplification from MIC+ and MIC-, the MUTE input should be LOW or open, for measuring the DTMF input, MUTE should be HIGH Inputs not under test should be open

Figure 6. Test Circuit for Defining Voltage Amplification of MIC + , MIC- and DTMF Inputs


LD07114S
NOTE:
Voltage amplification is defined as $A_{V D}=20 \log \left|V_{0} / V_{1}\right|$
Figure 7. Test Circuit for Defining Voltage Amplification of the Receiving Amplifier

## Versatile Telephone Transmission Circuit

## APPLICATION INFORMATION



NOTES:
The bridge to the left, the zener diode and R10 limit the current and the voltage into the circuit during the transients Puise dialing or register recall require a different protection arangement

Figure 8. Typical Application of the TEA1068, Shown Here with a Piezoelectric Earpiece and DTMF Dialing


LD07141S
NOTE:
The dashed lines show an optional flash (register recall by times loop back)
a. DTMF Set with a CMOS DTMF Dialing Circuit

b. Pulse Dial Set with One of the PCD3320 Family of CMOS Interupted Current Loop Dialing Circuits

c. Dual-Standard (Pulse and DTMF) Feature Phone with the PCD3343 CMOS Telephone Controller and the PCD3312 CMOS DTMF Generator with $1^{2} \mathrm{C}$ Bus

Figure 9. Typical Applications of the TEA1068 (Simplified)

## Section 7 Radio/Audio

Linear Products

## INDEX

| AM Radio |  |  |
| :---: | :---: | :---: |
| TDA1072A | AM Receiver Circuit | 7-3 |
| AN1961 | Integrated AM TDA1072A Receiver | 7-15 |
| TEA5570 | AM/FM Radio Receiver Circuit | 7-26 |
| FM Radio |  |  |
| CA3089 | FM IF System | 4-99 |
| NE602 | Double-Balanced Mixer and Oscillator | 4-66 |
| AN1981 | New Low Power Single Sideband Circuits | 4-72 |
| AN1982 | Applying the Oscillator of the NE602 in Low Power Mixer |  |
|  | Applications . ..... ... . .. . ....... | 4-80 |
| NE/SA604A | High-Performance Low-Power FM IF System | 4-114 |
| AN1991 | Audio Decibel Level Detector With Meter Driver | 4-124 |
| NE612 | Double-Balanced Mixer and Oscillator | 4-83 |
| NE614A | Low Power FM IF System (Independent IF Amp) | 4-141 |
| TDA1001B | Interference Suppressor . ... | 7-35 |
| TDA1574 | FM Front-End IC. | 4-89 |
| TDA1576 | FM-IF (Quadrature Detector) | 4-156 |
| TDA7000 | Single-Chip FM Radıo Circuit | 7-41 |
| AN192 | A Complete FM Radio on a Chip | 7-46 |
| AN193 | TDA7000 for Narrow-Band FM Reception | 7-61 |
| TDA7010 | FM Radıo Circuit (SO Package) | 7-77 |
| TDA7021 | Single-Chip FM Radıo Circuit | 7-82 |
| TEA5560 | FM/IF System . ... .. . . | 7-88 |
| TEA5570 | AM/FM Radio Receiver Circuit. | 7-26 |
| Stereo Decoder |  |  |
| TDA1578A | PLL Stereo Decoder | 7-96 |
| TDA7040 | Low Voltage PLL Stereo Decoder . | 7-105 |
| TEA5581 | PLL Stereo Decoder ... . . | 7-111 |
| $\mu \mathrm{A} 588$ | FM Stereo Multiplex Decoder, Phase-Locked Loop .. | 7-118 |
| AN191 | Stereo Decoder Applications Using the $\mu$ A758 | 7-123 |
| Digital Tuning Circuit |  |  |
| SAA1057 | PLL Radio Tuning Circuit . | 4-182 |
| AN196 | Single-Chip Synthesizer for Radio Tuning . . .. | 4-190 |
| AN197 | Analysis and Basıc Application of the SAA1057. | 4-197 |
| AUDIO CIRCUITS |  |  |
| Preamplifiers |  |  |
| NE542 | Dual Low-Noise Preamplifier | 7-131 |
| AN190 | Applications of Low Noise Stereo Amplifiers: NE542 | 7-135 |

Tone/Volume/Switching
TDA 1029 Stereo Audio Switch ..... 7-138
TDA1074A DC-Controlled Dual Potentiometer Circuit ..... 7-147
TDA1524A Stereo Audıo Control ..... 7-154
TDA8440 Video and Audio Switch IC ..... 7-162
TEA6300 Digitally-Controlled Tone, Volume, and Fader Control Circuit ..... 7-168
Dolby
NE5240 Dolby Digital Audio Decoder ..... 7-178
NE645/646 Dolby Noise Reduction Circuit ..... 7-182
NE648/649 Low Voltage Dolby Noise Reduction Circuit ..... 7-187
NE650 Dolby B-Type Noise Reduction Circuit ..... 7-192
Power Amplifiers
Symbols and Definitions for Audio Power Amplifiers ..... 7-197
TDA1010A 6W Audio Amplifier with Preamplifier ..... 7-198
TDA1011A 2 to 6W Audio Power Amplifier with Preamplfier ..... 7-203
TDA1013A 4W Audio Amplifier with DC Volume Control ..... 7-207
AN148 Audio Amplifier with TDA1013A ..... 7-210
TDA1015 $\quad 1$ to 4W Audio Amplifier with Preamplifier ..... 7-219
TDA1020 12W Audıo Amplifier with Preamplifier ..... 7-224
TDA1510 $2 \times 12 \mathrm{~W}$ Audıo Amplifier ..... 7-228
AN1491 Car Radıo Audio Power Amplffier up to 24 W with the TDA1510 ..... 7-232
TDA1512 12 to 20W Audio Amplifier ..... 7-240
TDA1514 40W High Performance Hi-Fi Amplifier ..... 7-245
TDA1515A 24W BTL Audio Amplifier ..... 7-248
AN1481 Car Radıo Audio Power Amplifiers up to 20W with the TDA1515 ..... 7-252
TDA1520B 20W Hı-Fi Audio Amplifier ..... 7-259
AN149 20W HI-FI Power Amplifier with the TDA1520A ..... 7-264
TDA1521 $2 \times 12$ Hı-Fı Audıo Power Amplifier ..... 7-269
TDA2611A 5 W Audio Amplifier ..... 7-274
TDA7050 Low Voltage Mono/Stereo Power Amplifier ..... 7-278
TDA7052 1 Watt Low Voltage Audio Power Amplfier ..... 7-281
COMPACT DISK
SAA7210 Decoder for Compact Disc Digital Audio System ..... 7-284
SAA7220 Digital Filter for Compact Disc Digital Audıo System ..... 7-298
TDA1541A Dual 16-Bit Digital-to-Analog Converter ..... 7-310

## Signetics

## Linear Products

## DESCRIPTION

The TDA1072A integrated AM receiver circuit performs the active function and part of the filtering function of an AM radio receiver. It is intended for use in mains-fed home receivers and car radios. The circuit can be used for oscillator frequencies up to 50 MHz and can handle RF signals up to 500 mV . RF radiation and sensitivity to interference are minimized by an almost symmetrical design. The voltage-controlled oscillator provides signals with extremely low distortion and high spectral purity over the whole frequency range even when tuning with variable capacitance diodes. If required, band switching diodes can easily be applied. Selectivity is obtained using a block filter before the IF amplifier.

TDA1072A
AM Receiver Circuit

## Product Specification

## FEATURES

- Inputs protected against damage by static discharge
- Gain-controlled RF stage
- Double-balanced mixer
- Separately buffered, voltagecontrolled and temperaturecompensated oscillator, designed for simple coils
- Gain-controlled IF stage with wide AGC range
- Full-wave, balanced envelope detector
- Internal generation of AGC voltage with possibility of second-order filtering
- Buffered field-strength indicator driver with short-circuit protection
- AF preamplifier with possibilities for simple AF filtering
- Electronic standby switch


## APPLICATIONS

- AM receiver
- Communications receiver

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 16-PIn Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | TDA1072AN |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{13-16}$ | Supply voltage | 20 | V |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | 875 | mW |
| $V_{14-15}$ | Input voltage | 12 | V |
| $\mathrm{V}_{14-16}, \mathrm{~V}_{15-16}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\left.\left\|\left.\right\|_{14} l_{,}\right\|\right\|_{15} \mid$ | Input current | 200 | mA |
| $\mathrm{T}_{\text {A }}$ | Operatıng ambient temperature range | -40 to +80 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction temperature | $+125$ | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal resistance from junction to ambient | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## BLOCK DIAGRAM



## NOTES:

1 Coil Data TOKO sample no 7XNS-A7523DY, L1 N1/N2 $=12 / 32, Q_{\mathrm{O}}=65, \mathrm{Q}_{\mathrm{B}}=57$
2. Filter Data $Z_{F}=700 \Omega$ at $R_{3-4}=3 \mathrm{k} \Omega, Z_{1}=48 \mathrm{k} \Omega$

DC ELECTRICAL CHARACTERISTICS $V_{C C}=V_{13-16}=8.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{f}_{\mathrm{I}}=1 \mathrm{MHz} ; \mathrm{f}_{\mathrm{M}}=400 \mathrm{~Hz} ; \mathrm{m}=30 \% ; \mathrm{f}_{\mathrm{IF}}=460 \mathrm{kHz}$; measured in Block Diagram and Test Circuit, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supplies |  |  |  |  |  |
| $V_{C C}=V_{13-16}$ | Supply voltage | 7.5 | 8.5 | 18 | V |
| $\mathrm{l}_{\mathrm{CC}}=\mathrm{I}_{13}$ | Supply current | 15 | 23 | 30 | mA |
| RF stage and mixer |  |  |  |  |  |
| $\begin{aligned} & V_{14-16} \\ & V_{15-16} \end{aligned}$ | Input voltage (DC value) |  | $\mathrm{V}_{\mathrm{CC}} / 2$ |  | V |
| $\begin{aligned} & R_{14-16}, \\ & R_{15-16} \\ & \mathrm{C}_{14-16}, \\ & \mathrm{C}_{15-16} \end{aligned}$ | RF input impedance at $\mathrm{V}_{1}<300 \mu \mathrm{~V}$ |  | $\begin{aligned} & 5.5 \\ & 25 \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| $\begin{aligned} & R_{14-16}, \\ & R_{15-16} \\ & C_{14-16}, \\ & C_{15-16} \end{aligned}$ | RF input impedance at $\mathrm{V}_{1}>10 \mathrm{mV}$ |  | 8 <br> 22 |  | k $\Omega$ <br> pF |
| $\begin{aligned} & \mathrm{R}_{1-16} \\ & \mathrm{C}_{1-16} \end{aligned}$ | IF output impedance | 500 | 6 |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| $\mathrm{l}_{1} / \mathrm{V}_{1}$ | Conversion transconductance before start of AGC |  | 6.5 |  | $\mathrm{mA} / \mathrm{V}$ |
| $\mathrm{V}_{1-13 \text { (P-P) }}$ | Maximum IF output voltage, inductive coupling to Pin 1 |  | 5 |  | V |
| $\mathrm{I}_{1}$ | DC value of output current (Pin 1) at $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | 1.2 |  | mA |
|  | AGC range of input stage |  | 30 |  | dB |
| $V_{\text {I(RMS })}$ | RF sıgnal handlıng capability: input voltage for THD $=3 \%$ at $m=80 \%$ |  | 500 |  | mV |
| Oscillator |  |  |  |  |  |
| fosc | Frequency range | 0.6 |  | 60 | MHz |
| $\mathrm{V}_{11-12}$ | Oscillator amplitude (Pins 11 to 12) |  | 130 | 150 | mV |
| $\mathrm{R}_{12-11}$ (EXT) | External load impedance | 0.5 |  | 200 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{12-11}$ (EXT) | External load impedance for no oscillation |  |  | 60 | $\Omega$ |
| RR | $\begin{aligned} & \text { Ripple rejection at } V_{C C(R M S)}=100 \mathrm{mV} ; f_{p}=100 \mathrm{~Hz} \\ & \left(R R=20 \log \left[\mathrm{~V}_{13-16} / \mathrm{V}_{11-16]}\right)\right. \end{aligned}$ |  | 55 |  | dB |
| $\mathrm{V}_{11-16}$ | Source voltage for switching diodes ( $6 \times \mathrm{V}_{\mathrm{BE}}$ ) |  | 4.2 |  | V |
| $-l_{11}$ | DC output current (for switching diodes) | 0 |  | 20 | mA |
| $\Delta \mathrm{V}_{11-16}$ | Change of output voltage at $\Delta l_{11}=20 \mathrm{~mA}$ (switch to maximum load) |  | 0.5 |  | V |
| Buffered oscillator output |  |  |  |  |  |
| $V_{10-16}$ | DC output voltage |  | 0.7 |  | V |
| $\mathrm{V}_{10-16(P-P)}$ | Output signal amplitude |  | 320 |  | mV |
| $\mathrm{R}_{10}$ | Output impedance |  | 170 |  | $\Omega$ |
| $-1_{10(P E A K)}$ | Output current |  |  | 3 | mA |

## AM Receiver Circuit

DC ELECTRICAL CHARACTERISTICS (Continued) $V_{C C}=V_{13-16}=8.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{f}_{\mathrm{l}}=1 \mathrm{MHz} ; \mathrm{f}_{\mathrm{M}}=400 \mathrm{~Hz} ; \mathrm{m}=30 \%$; $\mathrm{f}_{\mathrm{IF}}=460 \mathrm{kHz}$; measured in Block Diagram and Test Circuit, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| IF, AGC, and AF stages |  |  |  |  |  |
| $\begin{aligned} & \mathrm{V}_{3-16}, \\ & \mathrm{~V}_{4-16} \end{aligned}$ | DC input voltage |  | 2.0 |  | V |
| $\begin{aligned} & \mathrm{R}_{3-4} \\ & \mathrm{C}_{3-4} \end{aligned}$ | IF input impedance | 2.4 | $\begin{aligned} & 3 \\ & 7 \end{aligned}$ | 3.9 | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| $\mathrm{V}_{3-4}$ | IF input voltage for THD $=3 \%$ at $\mathrm{m}=80 \%$ |  | 90 |  | mV |
| $\mathrm{V}_{3-4} / \mathrm{V}_{6-16}$ | Voltage gain before start of AGC |  | 68 |  | dB |
| $\Delta V_{3-4}$ | AGC range of IF stages; change of $V_{3-4}$ for 1dB change of $V_{O(A F)}$; $V_{3-4}$ (REF) $=75 \mathrm{mV}$ |  | 55 |  | dB |
| $\mathrm{V}_{\text {O(AF) }}$ | AF output voltage at $\mathrm{V}_{3-4(\mathrm{~F})}=50 \mu \mathrm{~V}$ |  | 130 |  | mV |
| $V_{\text {O(AF) }}$ | AF output voltage at $\mathrm{V}_{3-4(\mathbb{I})}=1 \mathrm{mV}$ |  | 310 |  | mV |
| $\left\|Z_{0}\right\|$ | AF output impedance (Pin 6) |  | 3.5 |  | $\mathrm{k} \Omega$ |

Indicator driver

| $\mathrm{V}_{9-16}$ | Output voltage at $\mathrm{V}_{1}=0 \mathrm{mV} ; \mathrm{R}_{\mathrm{L}(9)}=2.7 \mathrm{k} \Omega$ |  | 20 | 150 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{9-16}$ | Output voitage at $\mathrm{V}_{1}=500 \mathrm{mV} ; \mathrm{R}_{\mathrm{L}(9)}=2.7 \mathrm{k} \Omega$ | 2.5 | 2.8 | 3.1 | V |
| $\mathrm{R}_{\mathrm{L}(9)}$ | Load resistance | 1.5 |  |  | k $\Omega$ |
| Standby switch |  |  |  |  |  |
| $\begin{aligned} & V_{2}-16 \\ & V_{2}-16 \\ & -I_{2} \\ & \left\|I_{2}\right\| \end{aligned}$ | Switching threshold at $\mathrm{V}_{\mathrm{CC}}=7.5$ to $18 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40$ to $+80^{\circ} \mathrm{C}$ <br> on - voltage <br> off - voltage <br> on - current at $\mathrm{V}_{2-16}=0 \mathrm{~V}$ <br> off-current at $V_{2-16}=20 \mathrm{~V}$ | $\begin{gathered} 0 \\ 3.5 \end{gathered}$ |  | $\begin{gathered} 2.0 \\ 20 \\ 200 \\ 10 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \end{gathered}$ |

## AM Receiver Circuit

OPERATING CHARACTERISTICS $V_{C C}=8.5 \mathrm{~V} ; \mathrm{f}_{\mathrm{l}}=1 \mathrm{MHz} ; m=30 \% ; \mathrm{f}_{\mathrm{M}}=400 \mathrm{~Hz} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| RF sensitivity |  |  |  |  |  |
| $V_{1}$ | RF input required for $\mathrm{S}+\mathrm{N} / \mathrm{N}=6 \mathrm{~dB}$ |  | 1.5 |  | $\mu \mathrm{V}$ |
| $V_{1}$ | RF input required for $S+N / N=26 \mathrm{~dB}$ |  | 15 |  | $\mu \mathrm{V}$ |
| $V_{1}$ | RF input required for $S+N / N=46 \mathrm{~dB}$ |  | 150 |  | $\mu \mathrm{V}$ |
| $V_{1}$ | RF input at start of AGC |  | 30 |  | $\mu \mathrm{V}$ |
| RF large signal handling |  |  |  |  |  |
| $V_{1}$ | RF input at THD $=3 \%$; $m=80 \%$ |  | 500 |  | mV |
| $V_{1}$ | RF input at THD $=3 \%$; $m=30 \%$ |  | 700 |  | mV |
| $V_{1}$ | RF input at THD $=10 \%$; $m=30 \%$ |  | 900 |  | mV |
| AGC range |  |  |  |  |  |
| $\Delta V_{1}$ | Change of $\mathrm{V}_{1}$ for 1 dB change of $\mathrm{V}_{\mathrm{O}(\mathrm{AF})} ; \mathrm{V}_{\text {(REF) }}=500 \mathrm{mV}$ |  | 86 |  | dB |
| $\Delta V_{1}$ | Change of $V_{1}$ for 6 dB change of $V_{O(A F)} ; V_{\text {(REF }}=500 \mathrm{mV}$ |  | 91 |  | dB |

Output signal

| $\mathrm{V}_{\text {O(AF) }}$ | AF output voltage at $\mathrm{V}_{1}=4 \mu \mathrm{~V} ; \mathrm{m}=80 \%$ |  | 130 |  | mV |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {O(AF) }}$ | AF output voltage at $V_{1}=1 \mathrm{mV}$ | 240 | 310 | 390 | mV |
| $\mathrm{d}_{\text {TOT }}$ | THD at $\mathrm{V}_{1}=1 \mathrm{mV}$; $\mathrm{m}=80 \%$ |  | 0.5 |  | \% |
| $\mathrm{d}_{\text {TOT }}$ | THD at $V_{1}=500 \mathrm{mV}$; $m=30 \%$ |  | 1 |  | \% |
| $(\mathrm{S}+\mathrm{N}) / \mathrm{N}$ | Signal-to-noise ratio at $V_{1}=100 \mathrm{mV}$ |  | 58 |  | dB |
| RR | Ripple rejection at $\mathrm{V}_{1}=2 \mathrm{mV} ; \mathrm{V}_{\mathrm{CC}(\mathrm{RMS})}=100 \mathrm{mV} ; \mathrm{fp}=100 \mathrm{~Hz}$ $\left(R R=20 \log \left[V_{C C} / V_{O(A F)}\right]\right)$ |  | 38 |  | dB |


| Unwanted signals |  |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \alpha_{21 F} \\ & { }_{3}{ }_{31 F} \end{aligned}$ | Suppression of IF whistles at $V_{1}=15 \mu \mathrm{~V} ; \mathrm{m}=0 \%$ related to AF signal of $m=30 \%$ <br> at $f_{J} \approx 2 \times f_{I_{F}}$ <br> at $f_{J} \approx 3 \times f_{I F}$ | $\begin{aligned} & 37 \\ & 44 \end{aligned}$ | $\begin{aligned} & d B \\ & d B \end{aligned}$ |
| $\begin{aligned} & \alpha_{I F} \\ & \alpha_{I F} \end{aligned}$ | IF suppression at RF input for symmetrical input for asymmetrical input | 40 40 | $\mathrm{dB}$ |
| $I_{1 \text { (OSC) }}$ $I_{1(20 S C)}$ | Residual oscillator signal at mixer output at fosc at $2 \times$ fosc | 1.1 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |

## FUNCTIONAL DESCRIPTION

## Gain-Controlled RF Stage and

 MixerThe differential amplifier in the RF stage employs an AGC negative feedback network to provide a wide dynamic range. Very good cross-modulation behavior is achieved by AGC delays at the various signal stages. Large signals are handled with low distortion and the signal-to-noise ratio of small signals is improved. Low noise working is achieved in the differential amplifier by using transistors with low base resistance.

A double-balanced mixer provides the IF output signal to Pin 1.

## Oscillator

The differential amplifier oscillator is tempera-ture-compensated and is suitable for simple coil connection. The oscillator is voltagecontrolled and has little distortion or spurious radiation. It is specially suitable for electronic tuning using variable capacitance diodes. Band switching diodes can easily be applied using the stabilized voltage $\mathrm{V}_{11-16}$. An extra

buffered oscillator output (Pin 10) is available for driving a synthesizer. If this is not needed, resistor $R_{L(10)}$ can be omitted.

## Gain-Controlled IF Amplifier

This amplifier comprises two cascaded, varia-ble-gain differential amplifier stages coupled by a band-pass filter. Both stages are gaincontrolled by the AGC negative feedback network.

## Detector

The full-wave, balanced envelope detector has very low distortion over a wide dynamic range. Residual IF carrier is blocked from the signal path by an internal low-pass filter.

## AF Preamplifier

This stage preamplifies the audıo frequency output signal. The amplifier output has an emitter-follower with a series resistor which, together with an external capacitor, yields the required low-pass for AF filtering.

## AGC Amplifier

The AGC amplifier provides a control voltage which is proportional to the carrier amplitude. Second-order filterıng of the AGC voltage


OP09060S

Figure 2. AF Output as a Function of RF Input in the Test Circuit; $\mathrm{f}_{\mathrm{l}}=1 \mathrm{MHz} ; \mathrm{f}_{\mathrm{M}}=\mathbf{4 0 0 H z} ; \mathbf{m}=\mathbf{3 0} \%$
achieves signals with very little distortion, even at low audio frequencies. This method of filtering also gives fast AGC settling time which is advantageous for electronic search tuning. The AGC settling time can be further reduced by using capacitors of smaller value in the external filter (C16 and C17). The AGC voltage is fed to the RF and IF stages via suitable AGC delays. The capacitor at Pın 7 can be omitted for low-cost applications.

## Field Strength Indicator Output

A buffered voltage source provides a highlevel field strength output signal which has good linearity for logarithmic input signals over the whole dynamic range. If the field strength information is not needed, $R_{L(9)}$ can be omitted.

## Standby Switch

This switch is primarily intended for AM/FM band switching. During standby mode the oscillator, mixer, and AF preamplifier are switched off.

## Short-Circuit Protection

All pins have short-circuit protection to ground.


Figure 3. Total Harmonic Distortion and $(\mathbf{S}+\mathrm{N}) / \mathrm{N}$ as Functions of RF Input in the Test Circuit; $\mathrm{m}=30 \%$ for (S + N)/N Curve and $m=80 \%$ for THD Curve


OPOgO8OS
Figure 4. Total Harmonic Distortion as a Function of Modulation Frequency at $V_{1}=5 \mathrm{mV}$; $\mathbf{m}=\mathbf{8 0 \%}$; Measured in the Test Circuit With $\mathrm{C}_{7-16(\mathrm{EXT})}=0 \mu \mathrm{~F}$ and $2.2 \mu \mathrm{~F}$


OPOSO9OS

Figure 5. Indicator Driver Voltage as a Function of RF Input in the Test Circuit

opo9100s
NOTES:

- With IF filter
.......... With AF filter
--- With IF and AF filters
Figure 6. Typical Frequency Response Curves From Test Circuits Showing the Effect of Filtering


Figure 7. Car Radio Application With Inductive Tuning


OP09110S
Figure 8. AF Output as a Function of RF Input Using the Circuit of Figure 7 With That of the Test Circuit


NOTES:
1 Wanted signal ( $V^{\prime}{ }_{\text {AEW }}, V_{\text {RFW }}$ ) $f_{1}=1 \mathrm{MHz}, f_{M}=400 \mathrm{~Hz}, m=30 \%$
2 Unwanted signal ( $V^{\prime}$ AEU, $V_{\text {RFU }} f_{1}=900 \mathrm{kHz}, f_{M}=400 \mathrm{~Hz}, m=30 \%$
3 Effective selectivity of input tuned circuit $=21 \mathrm{~dB}$
4 Curve is for wanted $V_{(A F)} /$ unwanted $V_{O(A F)}=20 \mathrm{~dB} \quad V_{R F W}, V_{\text {RFU }}$ are signals at the aerial input, $V^{\prime}$ AEW, $V_{\text {'AEU }}$ are signals at the unioaded output of the aerial
Figure 9. Suppression of Cross-Modulation as a Function of Input Signal, Measured in the Circuit of Figure 7
With the Input Circuit as Shown in Figure 11


Figure 10. Input Circuit to Show Cross-Modulation Suppression (see Figure 9)


Figure 11. Oscillator Amplitude as a Function of Pins 11, 12 Impedance in the Circuit of Figure 7


OPO9140S

Figure 12. Total Harmonic Distortion and $(\mathbf{S}+\mathbf{N}) / \mathbf{N}$ as Functions of RF Input Using the Circuit of Figure 7 With That of Test Circuit


OP09150S
Figure 13. Forward Transfer Impedance as a Function of Intermediate Frequency for Filters 1 to 4 Shown in Figure 14, Center Frequency $=455 \mathrm{kHz}$

Table 1. Data for IF Filters Shown in Figure 14

| FILTER NO. | 1 | 2 | 3 |  | 4 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Coil data | L1 | L1 | L1 | L2 | L1 |  |
| Value of $C$ <br> N1: N2 <br> Diameter of Cu laminated wire $\mathrm{O}_{0}$ Schematic ${ }^{1}$ of windings <br> Toko order no. |  | $\begin{array}{lr} 430 & \\ 13:(33+66) & \\ 0.08 & \\ \begin{array}{ll} 40 & \\ \bullet & \\ 13 & \bullet \\ \bullet & 33 \\ & \\ \text { L7PES - A0060BTG } \end{array} \end{array}$ |  |  |  | pF <br> mm |
| Resonators |  |  |  |  |  |  |
| Murata Type <br> D (typical value) <br> $R_{G}, R_{L}$ <br> Bandwidth ( -3 dB ) <br> $\mathrm{S}_{9 \mathrm{kHz}}$ | $\begin{aligned} & \text { SFZ455A } \\ & 4 \\ & 3 \\ & 4.2 \\ & 24 \end{aligned}$ | $\begin{aligned} & \text { SFZ455A } \\ & 4 \\ & 3 \\ & 4.2 \\ & 24 \end{aligned}$ |  | $455 \mathrm{~A}$ | $\begin{aligned} & \text { SFT455B } \\ & 6 \\ & 3 \\ & 4.5 \\ & 38 \end{aligned}$ | $\begin{gathered} \mathrm{dB} \\ \mathrm{k} \Omega \\ \mathrm{kHz} \\ \mathrm{~dB} \end{gathered}$ |
| Filter data |  |  |  |  |  |  |
| $Z_{1}$ <br> $Q_{B}$ <br> $Z_{F}$ <br> Bandwidth ( -3 dB ) <br> $\mathrm{S}_{9 \mathrm{kHz}}$ <br> $\mathrm{S}_{18 \mathrm{kHz}}$ <br> $\mathrm{S}_{27 \mathrm{kHz}}$ | 4.8 57 0.70 3.6 35 52 63 | $\begin{aligned} & 3.8 \\ & 40 \\ & 0.67 \\ & 3.8 \\ & 31 \\ & 49 \\ & 58 \end{aligned}$ | 52(L1) 30 | 18(L2) | 4.8 <br> 55 <br> 0.68 <br> 4.0 <br> 42 <br> 64 <br> 74 | $\mathrm{k} \Omega$ <br> $\mathrm{k} \Omega$ <br> kHz <br> dB <br> dB <br> dB |

## NOTE:

1 The beginning of an arrow indicates the beginning of a winding; N1 is always the inner winding, N2 the outer winding
2 Criterium for adjustment is $Z_{F}=$ maximum (Optimum Selectivity curve at center frequency $f_{0}=455 \mathrm{kHz}$ ). See also figure 13


NOTE:
For filter data, refer to Table 1
Figure 14. IF Filter Variants Applied to the Test Circuit


TC12991S

## NOTES:

1 Values of capacitors depend on the selected group of capacitive diodes BB112
2 For IF filter and coil data refer to Block Diagram
3 The circuit includes pre-stage AGC optımized for good large-signal handling
Figure 15. Car Radio Application With Capacitive Diode Tuning and Electronic MW/LW Switching

## Signetics

Linear Products

AN1961
Integrated AM TDA1072A Receiver

## Application Note

Successor to the well-known TDA1072, the TDA1072A is an inexpensive integrated AM radio circuit that performs all the active functions between the aerial and the audio power amplifier. Its ability to handle a wide dynamic range of input signals and its low distortion make the TDA1072A suitable for use in a wide range of car radios, domestic radios, and tuners. The TDA1072A brings the TDA1072 right up-to-date to meet present trends in the design of the AM section of a radio, such as varicap diode tuning, AM stereo facility, and electronic search tuning. Performance improvements include a 6 dB increase in sensitivity over most of the input signal operating range, and 55 dB ripple rejection between the supply voltage and the oscillator output.

With the TDA1072A, designers have complete freedom of choice in tuning method, gain and selectivity, since none of the aerial circuit has been integrated. And the TDA1072A is ideal for use with low-cost hybrid IF filters.

Semi-professional and professional applications outside the AM broadcast bands using local oscillator frequencies up to 60 MHz and down to ultrasound frequencies are also possible.

The main features of the TDA1072A are:

- High sensitivity: $15 \mu \mathrm{~V}$ aerial input for 26 dB signal-to-noise ratıo, $\mathrm{m}=0.3$
- Large signal handlıng capability, low distortion and high signal-to-noise ratio
- Particularly suitable for use with varicap diode tuning owing to a constant lowlevel output voltage (typ. 130 mV RMS from the local oscillator
- Separate buffered local oscillator output $(320 \mathrm{mV}$ P.p, Pin 10) for digital frequency synthesizers
- Internal AGC circuit with fast settling time - essential in electronic search tuning - and low distortion at low modulation frequencies
- Logarithmic field strength output for simple generation of stop pulses and for driving a signal strength indicator or meter
- Internal standby switch operated by logic levels
- Requires very few peripheral components
- Operates from supply voltages between 7.5 and $18 V$
- Ambient operating temperature: $-40^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$.


## CIRCUIT AND PERFORMANCE

Figure 1 shows the block diagram of the TDA1072A. Although basically similar to its predecessor, the TDA1072A offers:

- 6 dB improvement in signal-to-noise ratio owing to redesigned input circuitry
- 55 dB improvement in ripple rejection owing to redesigned oscillator circuitry
- New field strength curve optimized for LED bar indicators and easy stop pulse generation with selectable level.

The main differences in performance between the two circuits are given in Table 1.

## RF Input

A redesigned input circuit gives a 6 dB improvement in signal-to-noise over most of the operating range (see Figures 2 and 3). To obtain the full improvement, the source impedance of the RF input circuit should be reduced from $1.6 \mathrm{k} \Omega$ (TDA1072) to $1 \mathrm{k} \Omega$ ( $f_{l}=1 \mathrm{MHz}$ ), the latter value being a compromise between large signal capability (low cross modulation) of permeability-tuned circuits and sensitvity.
In addition, this value allows low-impedance electronically-tuned RF input stages with FETs (especially those used as source-followers) to be used. Moreover, it allows a home radio frame antenna to be connected to the TDA1072A without using a FET. The antenna forms part of the RF input circuit coil, which is a transformer directly connected to the RF input of the TDA1072A.

The input impedance at 1 MHz (Pins 14 and 15 , both surge-protected) is $5.5 \mathrm{k} \Omega \| 22 \mathrm{pF}$ for an RF input $<300 \mu \mathrm{~V} ; 8 \mathrm{k} \Omega \| 22 \mathrm{pF}$ for an input $>10 \mathrm{mV}$.

Tuning behavior of the TDA1072 and TDA1072A is different owing to the former's proportional AGC and the latter's more integrating AGC. With the TDA1072, the optimal tuning position could be identified by the rapid increase of noise with detuning. With the TDA1072A, the noise only increases slowly with detuning. This is advantageous in me-chanically-tuned radios since slight detuning (due to vibration, temperature) produces only a small increase in noise and distortion.

For optimal tuning and sensitivity at very low RF input signals, a 220 nF metal foll capacitor
should be connected between Pin 5 and ground. This replaces the 470 nF electrolytic capacitor needed with the TDA1072.

## Local Oscillator

The voltage-controlled oscillator provides signals of low distortion and high spectral purity even when tuned with varicap diodes. It delivers an almost constant output of typically 130 mV for impedances from $500 \Omega$ to $200 \mathrm{k} \Omega$. Internal temperature compensation circuitry ensures ultra stable signals even on short waves. Only a few external components are required to complete the oscillator.

An additional buffered oscillator output is provided (Pin 10, 320 mV P.p; 200 mV TDA1072) for use in synthesizer-tuned radios.
The oscillator of the TDA1072A is DC referenced to ground ( $\mathrm{V}_{11}=4.2 \mathrm{~V}$, i.e., $6 \mathrm{~V}_{\mathrm{BE}}$ ) unlike the TDA1072 which was DC-referenced to the supply $\left(\mathrm{V}_{11}=\mathrm{V}_{13}-1.4 \mathrm{~V}\right)$. This new arrangement has improved the ripple rejection between the supply voltage and the DC oscillator voltage by 55 dB . Hence, frequency modulation of the oscillator signal due to supply voltage ripple is minimized.

## NOTE:

There should always be a DC connection between Pins 11 and 12 (usually a coll or resistor) owing to internal buasing. For stability, a 100 nF capacitor should be connected between Pin 11 and ground
In order to use band-switching diodes as well as transistors with the TDA1072A, Pin 11 can switch up to 20 mA .

## Mixer

A double-balanced mixer is used to generate the IF signal. The mixer output (Pin 1) is the collector of a transistor pair which requires a positive DC voltage. Since a resistive load would reduce the maximum IF output signal, an inductor should be used in the coupling circuit to the IF amplifier.
High IF gan allows the IF selectivity to be provided by an external hybrid or ceramic filter. Hybrid IF filters are recommended for reasons of cost. These should have a transfer impedance of

$$
Z_{21}=V_{34} / I_{1}=700 \Omega,
$$

and an input impedance between $3 \mathrm{k} \Omega$ and $5 \mathrm{k} \Omega$ to prevent overloading the mixer.


TC14310S
Figure 1. TDA1072A and Test Circuit

## IF Amplifier and Detector

The IF amplifier comprises two cascaded differential amplifier stages with independent gain control.

The low noise full-wave balanced envelope detector provides a linear low distortion output over a wide dynamic range Residual IF carrier is blocked from the signal path by an internal low-pass filter.

## AF Preamplifier

The emitter-follower output with an internal series resistor enables external low-pass filtering of the AF signal to be designed as required.
NOTE:
In applications with ferrite rod aerials, the external capacitors should be close to the IC to minimize IF interference

## AGC Amplifier

This amplifier provides a control voltage proportional to the carrier amplitude. Secondorder filterıng of the AGC voltage gives low distortion over the whole range of amplitudes (even at low modulation frequencies) in additıon to fast settling time of the AGC - essential when this signal is used to derive stop pulses in electronic search tuning. The values of the capacitors (Pins 7 and 8) in the external filter shown in Figure 1 provide a compromise between short setting time and low distortion. Both capacitors should be positioned close to the IC and should be connected to a main ground to avoid coupling ground currents. In low cost sets, the capacitor at Pin 7 can be omitted.

An 86dB AGC control range holds the level of the AM, IF signal constant (within 1dB) over a broad range of RF input levels. In AM stereo
systems, this simplifies the matrixing of the stereo difference signal.

## Field Strength Indicator Output/

## Stop Pulse Generation

A buffered DC output which is a logarithmic function of aerial input voltage over the full dynamic range is available for driving a field strength indicator or for generating stop pulses in search-tuning systems (Figure 4). The field strength curve of the TDA1072A (Figure 5) has been optimized for LED indicator drivers, but can still be used with meters. Up to 2 mA may be drawn ( $\operatorname{Pin} 9$ ); and with an input of 500 mV between Pins 14 and 15 , the typical field strength output is 2.8 V .

A diode is incorporated in the output stage so that a common indicator can be used to display FM and AM field strengths without the need for a switch.

Table 1. Performance of the TDA1072A and TDA1072

| SYMBOL | PARAMETER | TDA 1072A | TDA1072 | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & V_{1} \\ & v_{1} \\ & v_{1} \\ & v_{1} \end{aligned}$ | Sensitivity (see also Figure 3): RF input voltage ${ }^{1}$ for $\begin{aligned} & (S+N) / N=6 d B \\ & (S+N) / N=26 d B \\ & (S+N) / N=46 d B \end{aligned}$ <br> start of AGC | $\begin{gathered} 1.5 \\ 15 \\ 150 \\ 30 \end{gathered}$ | $\begin{gathered} 2.2 \\ 30 \\ 550 \\ 14 \end{gathered}$ | $\begin{aligned} & \mu V \\ & \mu V \\ & \mu \mathrm{~V} \\ & \mu \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & V_{1} \\ & V_{1} \\ & V_{1} \end{aligned}$ | Large signal handling: <br> maximum RF input voltage (Pins 14 and 15) $\begin{aligned} & d_{\text {TOT }}=3 \%, m=0.8 \\ & d_{\text {TOT }}=3 \%, m=0.3 \\ & d_{\text {TOT }}=10 \%, m=0.3 \end{aligned}$ | $\begin{aligned} & 500 \\ & 700 \\ & 900 \end{aligned}$ | $\begin{gathered} 600 \\ 800 \\ 1200 \end{gathered}$ | $\begin{aligned} & m V \\ & m V \\ & m V \end{aligned}$ |
| $d V_{1}$ $d V_{1}$ | AGC control range for a 6 dB change of $\mathrm{V}_{\mathrm{O}}$ 1 dB change of $\mathrm{V}_{\mathrm{O}}$ | $\begin{aligned} & 91 \\ & 86 \end{aligned}$ | 91 | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $V_{O_{\text {(AF) }}}$ <br> $\mathrm{d}_{\text {TOT }}$ | AF output voltage at $\mathrm{V}_{\mathrm{l}}=1 \mathrm{mV}, \mathrm{f}_{\mathrm{l}}=1 \mathrm{MHz}, \mathrm{m}=0.3$ and $\mathrm{f}_{\mathrm{M}}=400 \mathrm{~Hz}$ THD of AF output voltage (see Figure 3) $V_{1}=500 \mathrm{mV} ; m=0.3$ | $\begin{gathered} 310 \\ 1 \%(m=0.3) \end{gathered}$ | $\begin{gathered} 300 \\ 1.8 \% \quad(m=0.8) \end{gathered}$ | mV |
| $\begin{aligned} & \text { fosc } \\ & -\mathrm{l}_{11} \text { max. } \\ & \mathrm{d} \mathrm{~V}_{11} / \mathrm{dV} \mathrm{~V}_{13} \end{aligned}$ | Oscillator frequency range <br> Oscillator output current <br> Ripple rejection <br> Field strength indication range | $0.6-60^{2}$ 20 55 114 | $\begin{gathered} 0.6-60 \\ 15 \\ 0 \\ 114 \end{gathered}$ | $\begin{gathered} \mathrm{MHz} \\ \mathrm{~mA} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |

## NOTES:

All values are typical and measured in the circuit of Figure 1 unless otherwise specified.

1. $V_{C C}=8.5 \mathrm{~V}$ (TDA1072A), 15 V (TDA1072); $\mathrm{f}_{\mathrm{I}}=1 \mathrm{MHz}, \mathrm{f}_{\mathrm{M}}=400 \mathrm{~Hz} ; \mathrm{m}=03$.
2. Operation at $<0.6 \mathrm{MHz}$ possible.


Figure 2. Aerial Local Oscillator Circuits for a Permeability-Tuned Medium-Wave Car Radio Whose Performance is Shown in Figure 3

## Integrated AM TDA1072A Receiver

## Internal Supply Voltage

An internal hum filter is completed by connecting a $47 \mu \mathrm{~F}$ electrolytic capacitor to Pin 13. The connections from the capacitor to Pin 13 and to the IF filter should be short.

## APPLICATIONS

Existıng designs using the TDA1072 can usually be upgraded using the TDA1072A. However, some circuits may have to be modified owing to different DC levels (Table 2) and the new field strength curve.

Figures 6 to 11 give an indication of the applications possible with the TDA1072A.

Table 2. Difference in DC Voltages Between the TDA1072A and TDA1072, Supply 8.5V

| PIN | TDA1072A | TDA1072 |
| :---: | :---: | :---: |
| 10 | 10.7 | 4.5 |
| $11 \& 12$ | 4.2 | 7.2 |
| $14 \& 15$ | 4.2 | 2.7 |

## NOTE:

All other voltages remain unaltered



Figure 4. Simple Stop Pulse Generation Circuit

## Integrated AM TDA1072A Receiver



NOTE:
$f_{1}=1 \mathrm{MHz}, \mathrm{f}_{\mathrm{M}}=0, \mathrm{~m}=0, \mathrm{~V}_{\mathrm{CC}}=8.5 \mathrm{~V}$.
Figure 5. Field Strength Indication Voltage Characteristic for the Circuit of Figure 3


NOTE:
Permeability tuning coll. Hopf VM BC2.4.2A.
Figure 6. Aerial and Local Oscillator Circuits for a Permeability-Tuned Car Radio With Input Band-Pass Filter


Figure 7. Aerial and Local Oscillator Circuits for a Variable-Capacitor Tuned Medium-Wave Domestic Radio



Figure 9. Aerial and Local Oscillator Circuits for a Varicap Diode-Tuned Medium-Wave Domestic Radio


NOTE:
The IF filter is tuned to 60 kHz The IC oscillator is tuned by a varicap diode to between 25 and 35 kHz .
Figure 10. Receiver for $\mathbf{2 5 k H z}$ to $\mathbf{3 5 k H z}$ Transmissions Such as Those Used in Doppler Rangefinders


NOTE:
A crystal Oscillator is used so that a narrow-band hybrid IF filter can be used
Figure 11. Aerial and Local Oscillator Circuits for a 27 MHz Receiver for Remote for Remote Control of Garage Doors, Projectors, Curtains, etc.

## REFERENCES

1. 'Integrated AM Radıo TDA1072,'" Philips Elcoma Technical Note 148, ordering code 939801480011.
2. JANSEN, W. and KANOW, W., ' 'AM Stereo - A New Dımension for Car Radıos,' ' Electronic Components and Applicatıons, Vol. 3, No 4, Aug. 1981, also avaılable as an offprint $\cdot$ Philips Elcoma Technical Publication 034, ordering code 9398020 40011.
3. BAHNSEN, B.P. and GARSKAMP, A., 'Integrated Circuits for Car Radıos,'

Electronıc Components and Applicatıons, Vol. 3, No 2, Feb. 1981, also available as an offprınt. Philips Elcoma Technical Publication 002, ordering code 9398017 00011.
4. KANOW, W. and SIEWERT, I., 'Integrated Circuits for Hı-Fı Radıos and Tuners," Electronic Components and Applications, Vol. 4, No. 1, Nov. 1981, also available as an offprınt: Philips Elcoma Technical Publication 040, ordering code 9398021 10011.
5. ''Single varıable capacitance dıode for AM Car Radıos,' Electronic Components and Applications, Vol. 4, No. 4, Aug. 1982, also available as an offprınt: Philips Elcoma Technical Publication 076, ordering code 939803820011.
6. BAHNSEN, B.P., ' Voltage-controlled tuning of AM radıos," Electronic Components and Applicatıons, Vol. 2, No. 2, Feb. 1980.

Previously published as Technical Publicatıon 152, Elcoma, February 5, 1985, The Netherlands

# Signetics 

## Product Specification

## Linear Products

## DESCRIPTION

The TEA5570 is a monolithic integrated radio circuit for use in portable receivers and clock radios. The IC is also applicable to mains-fed AM and AM/FM receivers and car radio-receivers. Apart from the AM/FM switch function, the IC incorporates for AM a double-balanced mixer, 'one-pin' oscillator, IF amplifier with AGC and detector, and a level detector for tuning indication. The FM circuitry comprises IF stages with a symmetrical limiter for a ratio detector. A level detector for mono/stereo switch information and/ or indication completes the FM part.

## FEATURES

- Simple DC switching for AM to FM by only one DC contact to ground (no switch contacts in the IF channel, AF or level detector outputs)
- AM and FM gain control
- Low current consumption ( ITOT $=6 \mathrm{~mA}$ )
- Low voltage operation ( $\mathrm{V}_{\mathrm{cc}}=2.7$ to 9 V )
- Ability to handle large AM signals; good IF suppression
- Applicable for inductive, capacitive and diode tuning
- Double smoothing of AGC line
- Short-wave range up to 30 MHz
- Lumped or distributed IF selectivity with coil and/or ceramic filters


## PIN CONFIGURATION



- AM and AGC output voltage
control
- Distribution of PCB wiring
provides good frequency stability
- Economic design for 'AM only'
receivers

BLOCK DIAGRAM


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $16-$ PIn Plastic DIP | $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | TEA5570N |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNITS |
| :--- | :--- | :---: | :---: |
| $V_{C C}=V_{7-16}$ | Supply voltage (Pin 7) | 12 | V |
| $\mathrm{~V}_{\mathrm{n}-16}$ | Voltage at Pins $4,5,9$, and 10 to Pin <br> 16 (ground) | 12 | V |
| $\mathrm{~V}_{8-16}$ | Voltage range at Pin 8 | $\mathrm{V}_{\mathrm{CC}} \pm 0.5$ | V |
| $\mathrm{I}_{5}$ | Current into Pin 5 | 3 | mA |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | see Figure 1 |  |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, measured in Figure 9 , unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply (Pin 7) |  |  |  |  |  |
| $\mathrm{V}_{\text {CC }}=\mathrm{V}_{7-16}$ | Supply voitage | 2.4 | 5.4 | 9.0 | V |
| Voltages |  |  |  |  |  |
| $\begin{aligned} & \hline V_{1-16} \\ & V_{1-16} \\ & V_{2,3-16} \\ & V_{6-16} \\ & V_{11-16} \\ & V_{13-16} \\ & V_{14-16} \\ & \hline \end{aligned}$ | at Pin 1 (FM) <br> at Pin $1 ;-l_{1}=50 \mu \mathrm{~A}$ (FM) <br> at Pins 2 and 3 (AM) <br> at Pin 6 <br> at Pin 11 <br> at $\operatorname{Pin} 13$ <br> at Pın 14 |  | $\begin{gathered} 1.42 \\ 1.28 \\ 1.42 \\ 0.7 \\ 1.4 \\ 0.7 \\ 4.3 \end{gathered}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{~V} \end{aligned}$ |
| Currents |  |  |  |  |  |
| $1_{7}$ | Supply current | 4.2 | 6.2 | 8.2 | mA |
| $-I_{1}$ | Current supplied from Pin 1 (FM) |  |  | 50 | $\mu \mathrm{A}$ |
| $-l_{12}$ | Current supplied from Pin 12 |  |  | 20 | $\mu \mathrm{A}$ |
| $-l_{15}$ | Current supplied from Pin 15 |  | 30 |  | $\mu \mathrm{A}$ |
| $1_{4}$ | Current into Pin 4 (AM) |  | 0.6 |  | mA |
| $\mathrm{I}_{5}$ | Current into Pin 5 (FM) ${ }^{4}$ |  | 0.35 |  | mA |
| $\mathrm{I}_{8}$ | Current into Pin 8 (AM) |  | 0.3 |  | mA |
| 19,10 | Current into Pins 9, 10 (FM) |  | 0.65 |  | mA |
| $\mathrm{l}_{14}$ | Current into Pin 14 |  | 0.4 |  | mA |
| P | Power consumption |  | 40 |  | mW |

## AC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{C C}=6 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; RF condition: $\mathrm{f}_{\mathrm{l}}=1 \mathrm{MHz}, \mathrm{m}=0.3, \mathrm{f}_{\mathrm{M}}=1 \mathrm{kHz}$; transfer impedance of the IF filter $Z_{T R} \mid=v_{6} / I_{4}=2.7 \mathrm{k}$; measured in Figure 9, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\begin{aligned} & V_{1} \\ & V_{1} \\ & V_{1} \\ & V_{1} \end{aligned}$ | $\begin{aligned} & \text { RF sensitivity (Pin 2) } \\ & \text { at } V_{O}=30 \mathrm{mV} \\ & \text { at } S+N / N=6 \mathrm{~dB} \\ & \text { at } S+N / N=26 \mathrm{~dB} \\ & \text { at } S+N / N=50 \mathrm{~dB} \end{aligned}$ | 3.5 | $\begin{gathered} 5.0 \\ 1.3 \\ 16 \\ 1 \end{gathered}$ | $\begin{aligned} & 7.0 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mu V \\ & \mu V \\ & \mu V \\ & m V \end{aligned}$ |
| $V_{1}$ | Signal handling ( $T H D \leqslant 10 \%$ at $\mathrm{m}=0.8$ ) | 200 |  |  | mV |
| $V_{0}$ | AF output voltage at $\mathrm{V}_{1}=1 \mathrm{mV}$ | 80 | 100 | 125 | mV |
| THD | ```Total harmonic distortion at \(V_{1}=100 \mu \mathrm{~V}\) to \(100 \mathrm{mV}(\mathrm{m}=0.3)\) at \(V_{1}=2 \mathrm{mV}(\mathrm{m}=0.8)\) at \(\mathrm{V}_{1}=200 \mathrm{mV}(\mathrm{m}=0.8)\)``` |  | $\begin{aligned} & 0.5 \\ & 1.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 10 \end{aligned}$ | $\begin{aligned} & \text { \% } \\ & \% \\ & \% \end{aligned}$ |
| $\propto$ | IF suppression at $\mathrm{V}_{\mathrm{O}}=30 \mathrm{mV}^{2}$ | 26 | 35 |  | dB |
| $\mathrm{V}_{8-16}$ | $\begin{aligned} & \text { Oscillator voltage }(\text { Pin } 8)^{3} \\ & \text { at } f_{\text {OsC }}=1455 \mathrm{kHz} \end{aligned}$ | 120 | 160 | 200 | mV |
| $\mathrm{l}_{12}$ | Indicator current (Pin 12) at $\mathrm{V}_{1}=1 \mathrm{mV}$ |  | 200 | 230 | $\mu \mathrm{A}$ |

AC ELECTRICAL CHARACTERISTICS $V_{C C}=6 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; IF condtion: $\mathrm{f}_{\mathrm{l}}=10.7 \mathrm{MHz}, \Delta \mathrm{f}= \pm 22.5 \mathrm{kHz}, \mathrm{f}_{\mathrm{M}}=1 \mathrm{kHz}$; transfer impedance of the IF filter $\left|Z_{T R}\right|=v_{6} / I_{5}=275 \Omega$; measured in Figure 9, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| IF part |  |  |  |  |  |
| $\begin{aligned} & v_{1} \\ & v_{1} \\ & v_{1} \end{aligned}$ | $\begin{aligned} & \text { IF sensitivity (adjustable) }{ }^{4} \\ & \text { Input voltage } \\ & \text { at }-3 \mathrm{~dB} \text { before limiting } \\ & \text { at } S+N / N=26 \mathrm{~dB} \\ & \text { at } S+N / N=65 \mathrm{~dB} \end{aligned}$ | 90 | $\begin{gathered} 110 \\ 6 \\ 1 \end{gathered}$ | 130 | $\begin{aligned} & \mu V \\ & \mu V \\ & m V \end{aligned}$ |
| $\mathrm{V}_{0}$ | AF output voltage at $\mathrm{V}_{1}=1 \mathrm{mV}$ | 80 | 100 | 125 | mV |
| THD | Total harmonic distortion at $\mathrm{V}_{1}=1 \mathrm{mV}$ |  | 0.3 |  | \% |
| AMS | AM suppression ${ }^{5}$ |  | 50 |  | dB |
| Indicator/level detector (Pin 12) |  |  |  |  |  |
| $\mathrm{l}_{12}$ | Indicator current |  | 250 | 325 | $\mu \mathrm{A}$ |
| $\begin{aligned} & V_{12-16} \\ & V_{12-16} \end{aligned}$ | DC output voltage at $V_{1}=300 \mu \mathrm{~V}$ at $V_{1}=2 \mathrm{mV}$ |  | $\begin{array}{r} 0.25 \\ 1.0 \\ \hline \end{array}$ |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| AM to FM switch |  |  |  |  |  |
| $-I_{3}$ | Switching current at $\mathrm{V}_{3-16}<1 \mathrm{~V}$ |  |  | 400 | $\mu \mathrm{A}$ |

## NOTES:

1. Oscillator operates at $\mathrm{V}_{7-16}>2.25 \mathrm{~V}$
2. IF suppression is defined as the ratio $\propto=20 \log \frac{V_{11}}{V_{12}}$ where $V_{11}$ is the input voltage at $f=455 \mathrm{kHz}$ and $V_{12}$ is the input voltage at $f=1 \mathrm{MHz}$.
3. Oscillator voltage at Pin 8 can be preset by Rosc (see Figure 9)
4. Maximum current into Pin 5 can be adjusted by R1 (see Figure 9).
$I_{5}=\frac{V_{3}-16}{R 1}-I_{3}$ when $V_{3-16}=800 \mathrm{mV}, I_{3}=400 \mu \mathrm{~A}$
5 AM suppression is measured with $f_{M}=1 \mathrm{kHz}, m=03$ for $A M ; f_{M}=400 \mathrm{~Hz}, \Delta f= \pm 22.5 \mathrm{kHz}$ for FM .


Figure 1. Power Derating Curve

## FACILITY ADAPTATION

Facility adaptation is achieved as follows (see Figure 9):

| Facility | Component |
| :--- | :--- |
| FM sensitvity | R1 fixes the current at Pın $5\left(l_{5}=\frac{V_{3-16}}{R_{1}}-400 \mu \mathrm{~A}\right)$ |
| (gain adjustable $\pm 10 \mathrm{~dB})^{4}$ |  |
| AM sensitvity | R11 and coll tapping |
| AM oscillator biasing | Rosc $^{\text {AM output voltage }}$ |
| R7, R11 |  |
| AM AGC setting | R7 |


| NOTES: <br> 1 AGC range (figure of merit, FOM) <br> 2 Measured at $f_{1}=1 \mathrm{MHz}$ in Test Circuit Figure 9 <br> Figure 2. Signal, Noise, and Distortion as a Function of Input Voltage ( $\mathrm{V}_{1}$ ) |  <br> NOTES: <br> Sensitivity $\left(V_{i}\right)$ at $V_{0}=30 \mathrm{mV}, m=03$ <br> Output voltage $\left(V_{0}\right)$ at $V_{1}=2 \mathrm{mV}, m=03$ <br> Measured at $f_{l}=1 \mathrm{MHz}$ in Test Circuit Figure 9 <br> Figure 3. Sensitivity $\left(V_{1}\right)$, Output Voltage ( $\mathrm{V}_{0}$ ), as a Function of Temperature Behavior $\mathrm{T}_{\mathrm{A}}$ |
| :---: | :---: |



OP09240S

## NOTES

- 

Sensitivity $\left(V_{1}\right)$ at $V_{O}=30 \mathrm{~V}, m=036 \mathrm{~V}$ application $\cdots \cdots \cdots$ Sensitivity $\left(V_{1}\right)$ at $V_{0}=30 \mathrm{mV}, m=0345 \mathrm{~V}$ application - Output voltage $\left(V_{0}\right)$ at $V_{1}=02 m V, m=03$

Measured at $f_{I}=1 \mathrm{MHz}$ in Test Circuit Figure 9, for application $V_{C C}=6 \mathrm{~V}$ Also shown is the sensitivity for $V_{C C}=45 \mathrm{~V}$ application (Figure 15)

Figure 4. Sensitivity ( $\mathrm{V}_{1}$ ) and Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ ) as a Function of Supply Voltage ( $\mathrm{V}_{\mathrm{cc}}$ )


NOTE:
Measured at $f_{l}=107 \mathrm{MHz}$ in Test Circuit Figure 9
Figure 5. Signal, Noise, and Distortion as a Function of Input Voltage ( $\mathbf{V}_{1}$ )


OP09260S

## NOTES:

--ー- Sensitivity at -3 dB limitıng Output voltage $\left(\mathrm{V}_{\mathrm{O}}\right)$ at $\mathrm{V}_{1}=1 \mathrm{mV}$, $\Delta f= \pm 22 \mathrm{kHz}$
Measured at $f_{f}=107 \mathrm{MHz}$ in Test Circuit Figure 9
Figure 6. Sensitivity ( $\mathbf{V}_{\mathbf{1}}$ ) Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ ) as a Function of Temperature Behavior ( $\mathrm{T}_{\mathrm{A}}$ )



## NOTES:

The transfer impedance of the IF filter is
$A M\left|Z_{T R}\right|=V_{6} / 1_{4}=27 \mathrm{k} \Omega$ (SFZ 455A)
$A M\left|Z_{T R}\right|=V_{6} / 1_{4}=27 \mathrm{k} \Omega(S F Z 455 A)$
$F M\left|Z_{T R}\right|=V_{6} / 1_{5}=275 \Omega$ (SFE 107 MS )
See also Figures 10, 11, 12, and 13
Figure 9. Test Circuit

AM IF Coils (Figure 9)


## NOTES

$\mathrm{N} 1=73$
$\mathrm{~N} 2=73$
$\mathrm{N} 3=9$
C16 $=180 \mathrm{pF}$ (internal)
Wire $=007 \mathrm{~mm}$ dia
TOKO sample no 7 MC-7P
Figure 10. IF Bandpass Filter (L1)


## NOTES:

$\mathrm{N} 1=90$
$\mathrm{N} 2=7$
Wire $=007 \mathrm{~mm}$ dia
TOKO sample no 7 BR-7P

Figure 11. Oscillator Coil (L2)

FM IF Coils (Figure 9)


LD06360
NOTES:
$N 1=5$
$N 2=5$
$N 2=5$
$N 3=4$
$\mathrm{C} 19=82 \mathrm{pF}$ (internal)
Wire $=01 \mathrm{~mm}$ dia
TOKO sample no 119 AN-7P
Figure 12. Primary Ratio Detector Coil (L3)


APPLICATION INFORMATION Figures 14 and 16 show the circuit diagrams for the application of 6 V AM MW/LW, and 4.5 V AM/FM channels, respectively, using the TEA5570. Figure 15 shows the circuitry for the TEA5570.


Figure 14. Typical Application Circuit for 6V AM MW/LW Reception Using the TEA5570


Figure 15. TEA5570 Circuit Diagram


| Coil Data |  |  |
| :---: | :---: | :---: |
| L2 | N1 | $=3$ |
|  | N2 | $=8$ |
|  | N3 | $=1$ |
|  | C | $=82 \mathrm{pF}$ |
| L3 | N1 | $=33$ |
|  | N2 | $=113$ |
|  | N3 | $=9$ |
|  | C | $=180 \mathrm{pF}$ |
| L4 | N1 | $=90$ |
|  | N2 | $=6$ |
| L5 | N1 | $=33$ |
|  | N2 | $=113$ |
|  | N3 | $=9$ |
| L6 | N1 | $=50$ |
|  | N2 | $=50$ |
|  | N3 | $=45$ |
|  | N4 | $=65$ |
|  | C | $=82 p \mathrm{~F}$ |

Figure 16. Typical Application Circuit for 4.5V AM/FM Reception Using the TEA5570 With Coils and Single-tuned Ratio Detector (With Silicon Diodes)

## Signetics

## Linear Products

## DESCRIPTION

The TDA1001B is a monolithic integrated circuit for suppressing interference and noise in FM mono and stereo receivers.

## FEATURES

- Active low-pass and high-pass filters
- Interference pulse detector with adjustable and controllable response sensitivity


## TDA1001B

Interference Suppressor

## Product Specification

- Noise detector designed for FM IF amplifiers with ratio detectors or quadrature detectors
- Schmitt trigger for generating an interference suppression pulse
- Active pilot tone generation (19kHz)
- Internal voltage stabilization


## APPLICATIONS

- FM mono and stereo receivers
- Noise suppression

PIN CONFIGURATION


ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 16-PIn Plastic DIP (SOT-38) | 0 to $70^{\circ} \mathrm{C}$ | TDA1001BN |
| 16-Pin Plastic SO <br> (SO-16; SOT-109A) | 0 to $70^{\circ} \mathrm{C}$ | TDA1001BTD |

## BLOCK DIAGRAM



## Interference Suppressor

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage (Pin 9) | 18 | V |
| $\mathrm{~V}_{\text {IN }}$ | Input voltage (Pin 1) | $\mathrm{V}_{\mathrm{CC}}$ | V |
| IOUT <br> - louT | Output current (Pin 6) | 1 <br> 15 | mA <br> mA |
| $\mathrm{P}_{\mathrm{D}}$ | Total power dissipation | see deratıng <br> curves Figure 3 |  |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Operating ambient temperature range | -30 to +80 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $V_{C C}=12 V ; T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Input stage |  |  |  |  |  |
| $\left\|z_{11}\right\|$ | Input impedance (Pın 1) f $=40 \mathrm{kHz}$ |  | 45 |  | k $\Omega$ |
| $\mathrm{R}_{11}$ | Input resistance (Pin 1) with pin 2 not connected |  | 600 |  | k $\Omega$ |
| $I_{11}$ | Input bas current (Pin 1) $\mathrm{V}_{1-16}=4.8 \mathrm{~V}$ |  | 6 | 15 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{O} 2}$ | Output resistance (Pın 2) unloaded | low-ohmic |  |  |  |
| $\mathrm{R}_{2-16}$ | Internal emitter resistance |  | 5.6 |  | k $\Omega$ |
| Low-pass amplifier |  |  |  |  |  |
| $\mathrm{R}_{13}$ | Input resistance (Pin 3) | 10 |  |  | $\mathrm{M} \Omega$ |
| $1_{13}$ | Input bias current (Pin 3) |  |  | 7 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {O4 }}$ | Output resistance (Pin 4) |  |  | 5 | $\Omega$ |
| $A_{V}$ | Voltage gain ( $\mathrm{V}_{4} / \mathrm{V}_{3}$ ) |  | 1.1 |  | V |
| Suppression pulse stage |  |  |  |  |  |
| los5 | Input offset current at Pin 5 during the suppression time ts |  | 50 | 200 | nA |
| Output stage |  |  |  |  |  |
| $\mathrm{R}_{06}$ | Output resistance (Pin 6) | low-ohmic |  |  |  |
| $\mathrm{R}_{6-16}$ | Internal emitter resistance |  | 6 |  | k $\Omega$ |
| $\mathrm{G}_{15 / 6}$ | Current gain ( $1_{5} / \mathrm{I}_{6}$ ) |  | 85 |  | dB |
| Pilot tone generation (19kHz) |  |  |  |  |  |
| $\left\|z_{18}\right\|$ | Input impedance (Pın 8) |  |  | 1 | $\Omega$ |
| $\left\|z_{07}\right\|$ | Output impedance (Pin 7) Pin 8 open | 150 |  |  | $k \Omega$ |
| $\mathrm{l}_{07}$ | Output bias current (Pin 7) | 0.7 | 1 | 1.3 | mA |
| $\mathrm{G}_{17 / 8}$ | Current gain ( $7_{7} / \mathrm{I}_{8}$ ) |  | 3 |  | mA |
| High-pass amplifier |  |  |  |  |  |
| $\mathrm{R}_{115}$ | Input resistance (Pin 15) | 10 |  |  | $\mathrm{M} \Omega$ |
| $\mathrm{I}_{\text {BIAS15 }}$ | Input blas current (Pin 15) |  |  | 7 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {O14 }}$ | Output resistance (Pin 14) |  |  | 5 | $\Omega$ |
| $\mathrm{A}_{\mathrm{V} 14 / 15}$ | Voltage gain ( $\mathrm{V}_{14 / 15}$ ) |  | 14 |  | v |

## Interference Suppressor

DC ELECTRICAL CHARACTERISTICS (Continued) $V_{C C}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| AGC amplifier; interference and noise detectors |  |  |  |  |  |
| $\mathrm{R}_{13-14}$ | Internal resistance (Pins 13 and 14) | 1.5 | 2.0 | 2.5 | $\mathrm{k} \Omega$ |
| $\begin{aligned} & \pm V_{141 \mathrm{nt} m} \\ & \pm V_{14 \mathrm{n} m} \end{aligned}$ | Operational threshold voltage (uncontrolled); peak value (Pin 14) of the interference pulse detector of the noise detector |  | $\begin{aligned} & 15 \\ & 6.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{11-16 \mathrm{M}}$ | Output voltage (peak value; Pin 11) | 5.2 | 5.8 | 6.4 | V |
| $\mathrm{I}_{12 \mathrm{M}}$ | Output control current (Pin 12) (peak value) | 150 | 200 | 250 | $\mu \mathrm{A}$ |
| 1012 | Output bias current (Pin 12) |  | 2.5 | 6 | $\mu \mathrm{A}$ |
| $V_{12-9}$ <br> or: | Input threshold voltage for onset of control (PIn 12) $\left(\mathrm{V}_{1(\mathrm{tr}) \mathrm{O}}+3 \mathrm{~dB}\right)$ | 360 | $\begin{gathered} 425 \\ 0.66 \mathrm{~V}_{\mathrm{BE}} \end{gathered}$ | 500 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Suppression pulse generation (Schmitt trigger) |  |  |  |  |  |
| $\begin{aligned} & V_{11-16} \\ & V_{11-16} \\ & \hline \end{aligned}$ | Switching threshold (Pin 11) <br> 1: gate disabled <br> 2: gate enabled |  | $\begin{aligned} & 3.2 \\ & 2.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| $\Delta \mathrm{V}_{11-16}$ | Switching hysteresıs |  | 1.2 |  | V |
| $\mathrm{l}_{0} \mathrm{~S}_{11}$ | Input offset current (Pin 11) |  |  | 100 | nA |
| 1010 M | Output current (Pin 10) gate disabled; peak value | 0.6 | 1 | 1.4 | mA |
| $\mathrm{I}_{\mathrm{R} 10}$ | Reverse output current (Pin 10) |  |  | 2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{10-16}$ | Sensituvity (Pin 10) | 2.5 |  |  | V |

APPLICATION INFORMATION $V_{C C}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{f}=1 \mathrm{kHz}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range (Pin 9) | 7.5 | 12 | 16 | V |
| Icc | Quiescent supply current (Pin 9) | 10 | 14 | 18 | mA |
| Signal path |  |  |  |  |  |
| $\mathrm{V}_{1-16}$ | DC input voltage (Pın 1) |  | 4.5 |  | V |
| $\left\|z_{11}\right\|$ | Input impedance (Pin 1); $\mathrm{f}=40 \mathrm{kHz}$ | 35 |  |  | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{6-16}$ | DC output voltage (Pin 6) | 2.4 | 2.8 |  | V |
| $\mathrm{R}_{06}$ | Output resistance (Pin 6) | low-ohmic |  |  |  |
| $\mathrm{A}_{\mathrm{V}} 6 / 1$ | Voltage gain ( $\mathrm{V}_{6} / \mathrm{V}_{1}$ ) | 0 | 0.5 | 1 | dB |
| $\mathrm{f}_{(-3 \mathrm{CB})}$ | -3dB point of low-pass filter |  | 70 |  | kHz |
| $\mathrm{V}_{\text {IPP-P) }}$ | Sensitvity for THD < $0.5 \%$ (peak-to-peak value) | 1.2 | 1.8 |  | V |
| $\mathrm{V}_{6-16 \text { (P-P) }}$ | Residual interference pulse after suppression (see Figure 4); Pin 7 to ground; $\mathrm{V}_{\text {(TR) }}=100 \mathrm{mV}$; (peak-to-peak value) |  |  | 3 | mV |
| $\alpha_{1 n t}$ | Interference suppression at R13 $=0 ; 5,6 V_{\text {(RMS })}=30 \mathrm{mV}$; $f=19 \mathrm{kHz}$ (sine wave); $V_{(T R) M}=60 \mathrm{mV} ; \mathrm{f}_{\mathrm{r}}=400 \mathrm{~Hz}$ | 20 | 30 |  | dB |

APPLICATION INFORMATION (Continued) $V_{C C}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{f}=1 \mathrm{kHz}$, unless otherwise specified.

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{SYMBOL} \& \multirow{2}{*}{PARAMETER} \& \multicolumn{3}{|c|}{LIMITS} \& \multirow{2}{*}{UNIT} \\
\hline \& \& Min \& Typ \& Max \& \\
\hline \multicolumn{6}{|l|}{Interference processing} \\
\hline \& Input signal at Pin 1; output signal at Pin 10 \& \& \& \& \\
\hline \begin{tabular}{l}
\(V_{\text {(TR)RMS }}\) \\
\(V_{\text {(TR) RMS }}\) \\
\(\Delta V_{\text {IRMS }}\) \\
\(V_{\text {(TR) }} \mathrm{M}\) \\
\(V_{\text {(TR) }}\) M
\end{tabular} \& \begin{tabular}{l}
Suppression pulse threshold voltage; control function OFF (Pin 9 connected to Pin 12); RMS value \({ }^{1}\) measured with sinewave input signal
\[
\begin{aligned}
\& f=120 \mathrm{kHz} ;-\mathrm{V}_{10-9}>1 \mathrm{~V} \\
\& \text { at } \mathrm{R} 13=0 \Omega \\
\& \text { at } \mathrm{R} 13=2.7 \mathrm{k} \Omega
\end{aligned}
\] \\
voltage difference for safe triggering/non-triggering (RMS value) measured with interference pulses \(f=400 \mathrm{~Hz}\) (see Figure 4); peak value
\[
\text { at } \mathrm{R} 13=0 \Omega
\] \\
at \(\mathrm{R} 13=2.7 \mathrm{k} \Omega\)
\end{tabular} \& 8
18 \& \[
\begin{gathered}
11 \\
28.5 \\
1 \\
\\
19 \\
45 \\
\hline
\end{gathered}
\] \& \[
\begin{aligned}
\& 14 \\
\& 40
\end{aligned}
\] \& \begin{tabular}{l}
\(m V\) \\
mV \\
\(m V\) \\
\(m V\) \\
mV
\end{tabular} \\
\hline \(t_{s}\) \& Suppression pulse duration \({ }^{2}\) \& 24 \& 27 \& 30 \& \(\mu \mathrm{s}\) \\
\hline \multicolumn{6}{|l|}{Noise threshold feedback control \({ }^{1,3}\)} \\
\hline \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{NI} \text { (RMS) }}\) \\
\(\mathrm{V}_{\text {NIIRMS) }}\) \\
\(\mathrm{V}_{\mathrm{NI}(\text { RMS })}\) \\
\(\mathrm{V}_{\mathrm{NI}(\text { RMS })}\) \\
\(\mathrm{V}_{\mathrm{NI}(\mathrm{RMS})}\) \\
\(\mathrm{V}_{\text {NI(RMS) }}\)
\end{tabular} \& ```
Noise input voltage (RMS value)
\(f=120 \mathrm{kHz}\) sinewave
for \(\mathrm{V}_{12-9}=300 \mathrm{mV}\)
at \(\mathrm{R} 13=0 \Omega\)
at \(\mathrm{R} 13=2.7 \mathrm{k} \Omega\)
for \(\mathrm{V}_{12-9}=425 \mathrm{mV}\left(\mathrm{V}_{1(\mathrm{TR}) \mathrm{O}}+3 \mathrm{~dB}\right)\)
at \(\mathrm{R} 13=0 \Omega\)
at \(\mathrm{R} 13=2.7 \mathrm{k} \Omega\)
for \(\mathrm{V}_{12-9}=560 \mathrm{mV}\left(\mathrm{V}_{\text {I(TR) }}+20 \mathrm{~dB}\right)\)
at \(\mathrm{R} 13=0 \Omega\)
at \(\mathrm{R} 13=2.7 \mathrm{k} \Omega\)
``` \& 2.3

33 \& $$
\begin{gathered}
3.3 \\
8.2 \\
7.3 \\
16.5 \\
\\
45 \\
107
\end{gathered}
$$ \& 4.3

57 \& | $m V$ |
| :--- |
| mV |
| mV |
| $m V$ |
| $m V$ |
| mV | <br>

\hline | $\mathrm{V}_{\text {O6(RMS) }}$ |
| :--- |
| $V_{\text {OG(RMS) }}$ | \& Amplification control voltage by interference intensity ${ }^{4}$

$$
\begin{aligned}
& V_{(\text {(RMS })}=50 \mathrm{mV} ; f=19 \mathrm{kHz} ; \\
& V_{(T(R) M}=300 \mathrm{mV} ; R M S \text { value } \\
& \text { at repetition frequency } f_{R}=1 \mathrm{kHz} \\
& \text { at repetition frequency } f_{R}=16 \mathrm{kHz}
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 49 \\
& 45
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 56 \\
& 65
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
$$
\] <br>

\hline
\end{tabular}

## NOTES:

1. The interference suppression and noise feedback control thresholds can be determined by R13 or a capacitive voltage divider at the input of the high-pass filter and they are defined by the following formulae:
$V_{I(T R)}=\left(1+R 13 / R_{S} \times V_{\text {I(TR) }}\right.$ in which $R_{S}=2 k \Omega$;
$\mathrm{V}_{\mathrm{NI}}=\left(1+\mathrm{R} 13 / \mathrm{R}_{\mathrm{S}} \times \mathrm{V}_{\mathrm{NIO}}\right.$ in which $\mathrm{R}_{\mathrm{S}}=2 \mathrm{k} \Omega$.
2. The suppression pulse duration is determined by $\mathrm{C} 11=2.2 \mathrm{nF}$ and $\mathrm{R} 11=6.8 \mathrm{k} \Omega$.
3. The characteristics of the noise feedback control is determined by R12 (and R10).

4 The feedback control of the interfence suppression threshold at higher repettion frequencies is determined by R10 (and R12).
5. The 19 kHz generator can be adjusted with $R_{7-16}$ (and $R_{7-8}$ ). Adjustable is not required if components with small tolerances are used, e.g., $\Delta R<1 \%$ and $\Delta<2 \%$.
6 Measuring conditions.
The peak output noise voltage ( $V_{N O}$, CCITT filter) shall be measured at the output with a deemphasizing time $t=50 \mu \mathrm{~S}(\mathrm{R}=5 \mathrm{k} \Omega$, $\mathrm{C}=10 \mathrm{nF}$ ); the reference value of $O \mathrm{~dB}$ is $\mathrm{V}_{\mathrm{O}}$ int with the 19 kHz generator short-circuited (Pin 7 grounded).


NOTES:
N in plastic DIP package (TDA1001B)
— - - In plastıc SO package (TDA1001BT), mounted on a ceramıc substrate of $50 \times 15 \times 07 \mathrm{~mm}$
Figure 1. Power Derating Curves


NOTE:
At the input ( Pin 1 ) a square wave is applied with a duration of $\mathrm{t}_{\mathrm{TR}}=10 \mu \mathrm{~s}$ and with rise and fall times $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=10 \mathrm{~ns}$
Figure 2. Measuring Signal for Interference Suppression


## Signetics

## TDA7000 Single-Chip FM Radio Circuit

## Product Specification

## Linear Products

## DESCRIPTION

The TDA7000 is a monolithic integrated circuit for mono FM portable radios where a minimum of peripheral components is important (small dimensions and low costs).
The IC has an FLL (Frequency-Locked Loop) system with an intermediate frequency of 70 kHz . The IF selectivity is obtained by active RC filters. The only function which needs tuning is the resonant circuit for the oscillator which selects the reception frequency. Spurious reception is avoided by means of a mute circuit, which also eliminates weak, noisy input signals. Special precautions are taken to meet the radiation requirements.

FEATURES

- RF input stage
- Mixer
- Local oscillator
- IF amplifier/limiter
- Phase demodulator
- Mute detector
- Mute switch

APPLICATIONS

- Mono FM Portable Radios
- LAN
- Data Receivers
- SCA Receiver

PIN CONFIGURATION


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 18 -Pin Plastic DIP (SOT-102HE) | 0 to $+70^{\circ} \mathrm{C}$ | TDA7000N |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage (PIn 5) | 12 | V |
| $\mathrm{~V}_{6-5}$ | Oscillator voltage (Pin 6) | $\mathrm{V}_{\mathrm{CC}}-0.5$ to <br> $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | See derating curve Figure 1 |  |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Operating ambient temperature range | 0 to +60 | ${ }^{\circ} \mathrm{C}$ |

## BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; measured in Figure 3, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LImits |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{C C}$ | Supply voltage | (Pin 5) | 2.7 | 4.5 | 10 | V |
| Icc | Supply current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 8 |  | mA |
| $\mathrm{I}_{6}$ | Oscillator current | (Pin 6) |  | 280 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{14-16}$ | Voltage | (Pın 14) |  | 1.35 |  | V |
| $\mathrm{I}_{2}$ | Output current | (Pın 2) |  | 60 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{2-16}$ | Output voltage | (Pin 2) $\mathrm{R}_{\mathrm{L}}=22 \mathrm{k} \Omega$ |  | 1.3 |  | V |

AC ELECTRICAL CHARACTERISTICS $V_{C C}=4.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; measured in Figure 3 (mute switch open, enabled); $f_{R F}=96 \mathrm{MHz}$ (tuned to max. signal at $5 \mu \mathrm{~V}$ EMF) modulated with $\Delta f= \pm 22.5 \mathrm{kHz} ; \mathrm{f}_{\mathrm{M}}=1 \mathrm{kHz}$; EMF $=02 \mathrm{mV}$ (EMF voltage at a source impedance of $75 \Omega$ ); RMS noise voltage measured unweighted ( $f=300 \mathrm{~Hz}$ to 20 kHz ), unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| EMF | Sensitivity (see Figure 2) (EMF voltage) | -3 dB limiting, muting disabled |  | 15 |  | $\mu \mathrm{V}$ |
|  |  | -3 dB muting |  | 6 |  |  |
|  |  | $\mathrm{S} / \mathrm{N}=26 \mathrm{~dB}$ |  | 5.5 |  |  |
| EMF | Signal handling (EMF voltage) | THD $<10 \% ; \Delta \mathrm{f}= \pm 75 \mathrm{kHz}$ |  | 200 |  | mV |
| $\mathrm{S} / \mathrm{N}$ | Signal-to-nose ratıo |  |  | 60 |  | dB |
| THD | Total harmonic distortion | $\Delta \mathrm{f}= \pm 22.5 \mathrm{kHz}$ |  | 0.7 |  | \% |
|  |  | $\Delta \mathrm{f}= \pm 75 \mathrm{kHz}$ |  | 2.3 |  |  |
| AMS | AM suppression of output voltage | (ratio of the AM output signal referred to the FM output signal) <br> FM signal: $\mathrm{f}_{\mathrm{M}}=1 \mathrm{kHz} ; \Delta \mathrm{f}= \pm 75 \mathrm{kHz}$ $A M$ signal: $f_{M}=1 \mathrm{kHz} ; m=80 \%$ |  | 50 |  | dB |
| RR | Ripple rejection | $\left(\Delta V_{C C}=100 \mathrm{mV} ; \mathrm{f}=1 \mathrm{kHz}\right)$ |  | 10 |  | dB |
| $\mathrm{V}_{6-5 \text { (RMS) }}$ | Oscillator voltage (RMS value) | (Pin 6) |  | 250 |  | mV |
| $\Delta \mathrm{f}_{\text {OSC }}$ | Variation of oscillator frequency | Supply voltage ( $\Delta \mathrm{V}_{\mathrm{CC}}=1 \mathrm{~V}$ ) |  | 60 |  | kHz/V |
| $\mathrm{S}_{+300}$ | Selectivity |  |  | 45 |  | dB |
| $\mathrm{S}_{-300}$ |  |  |  | 35 |  |  |
| $\Delta f_{\text {RF }}$ | AFC range |  |  | $\pm 300$ |  | kHz |
| BW | Audıo bandwidth | $\Delta \mathrm{V}_{\mathrm{O}}=3 \mathrm{~dB}$ <br> measured with pre-emphasis $(t=50 \mu \mathrm{~s})$ |  | 10 |  | kHz |
| Vo RMS | AF output voltage (RMS value) | $\mathrm{R}_{\mathrm{L}}=22 \mathrm{k} \Omega$ |  | 75 |  | mV |
| $\mathrm{R}_{\mathrm{L}}$ | Load resistance | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  |  | 22 | k $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=9.0 \mathrm{~V}$ |  |  | 47 |  |

## NOTES:

1. The muting system can be disabled by feeding a current of about $20 \mu \mathrm{~A}$ into Pin 1.

2 The interstation noise level can be decreased by choosing a low-value capacitor at Pin 3 . Silent tuning can be achieved by omitting this capacitor


Figure 1. Power Derating Curve


## NOTES:

1 The muting system can be disabled by feeding a current of about $20 \mu \mathrm{~A}$ into Pin 1
2 The interstation noise level can be decreased by choosing a low-value capacitor at Pin 3 Silent tuning can be achieved by omitting this capacitor
Conditions $0 \mathrm{~dB}=75 \mathrm{mV}$, $\mathrm{f}_{\mathrm{RF}}=96 \mathrm{MHz}$
for $S+N$ curve $\Delta f= \pm 225 \mathrm{kHz} \mathrm{f}_{\mathrm{M}}=1 \mathrm{kHz}$
for THD curve $\Delta f= \pm 75 \mathrm{kHz} \mathrm{f}_{\mathrm{M}}=1 \mathrm{kHz}$
Figure 2. AF Output Voltage ( $\mathrm{V}_{0}$ ) and Total Harmonic Distortion (THD) as a Function of the EMF Input Voltage (EMF) With a Source Impedance ( $R_{S}$ ) of $75 \Omega$ : (1) Muting System Enabled; (2) Muting System Disabled

## Single-Chip FM Radio Circuit



Figure 3. Test Circuit

## Signetics

## Linear Products

AN192
A Complete FM Radio on a Chip

## Application Note

Authors: W.H.A. Van Dooremolen and M. Hufschmidt

Until now, the almost total integration of an FM radio has been prevented by the need for LC tuned circuits in the RF, IF, local oscillator and demodulator stages. An obvious way to eliminate the coils in the IF and demodulator stages is to reduce the normally used intermediate frequency of 10.7 MHz to a frequency that can be tuned by active RC filters, the op amps and resistors of which can be integrated. An IF of zero deems to be ideal because it eliminates spurious signals such as repeat spots and image response, but it would not allow the IF signal to be limited prior to demodulation, resulting in poor signal-tonoise ratio and no AM suppression. With an IF of 70 kHz , these problems are overcome and the image frequency occurs about halfway between the desired signal and the center of the adjacent channel. However, the IF image signal must be suppressed and, in common with conventional FM radıos, there
is also a need to suppress interstation noise and noise when tuned to a weak signal. Spurious responses above and below the center frequency of the desired station (side tunings), and harmonic distortion in the event of very inaccurate tuning must also be eliminated.

We have now developed a mono FM reception system which is suitable for almost total integration. It uses an active 70 kHz IF filter and a unique correlation muting circuit for suppressing spurious signals such as side responses caused by the flanks of the demodulator S-curve. With such a low IF, distortion would occur with the $\pm 75 \mathrm{kHz}$ IF swing due to received signals with maximum modulation. The maximum IF swing is therefore compressed to $\pm 15 \mathrm{kHz}$ by controlling the local oscillator in a frequency-locked loop (FLL). The combined action of the muting
circuit and the FLL also suppresses image response.

The new circuit is the TDA7000 which integrates a mono FM radio all the way from the aerial input to the audio output. External to the IC are only one tunable LC circuit for the local oscillator, a few inexpensive ceramic plate capacitors and one resistor. The TDA7000 dramatically reduces assembly and post-production alignment costs because only the oscillator circuit needs adjustment during manufacture to set the limits of the tuned frequency band. The complete FM radio can be made small enough to fit inside a calculator, cigarette lighter, key-ring fob or even a slim watch. The TDA7000 can also be used as receiver in equipment such as cordless telephones, CB radios, radio-controlled models, paging systems, the sound channel of a TV set or other FM demodulating systems.


## A Complete FM Radio on a Chip

Using the TDA7000 results in significant improvements for all classes of FM radio. For simpler portables, the small size, lack of IF coils, easy assembly and low power consumption are not the only attractive features. The unique correlation muting system and the FLL make it very easy to tune, even when using a tiny tuning knob. For higher-performance portables and clock radios, variablecapacitance diode tuning and station presetting facilities are often required. These are easily provided with the TDA7000 because there are no variable tuned circuits in the RF signal path. Only the local oscillator needs to be tuned, so tracking and distortion problems are eliminated.
The TDA7000 is available in either an 18-lead plastic DIP package (TDA7000), or in a 16-pin SO package (TDA7010T). Future developments will include reducing the present supply voltage ( 4.5 V typ.), and the introduction of FM stereo and AM/FM versions.

BRIEF DATA

| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Typical supply voltage |  | 4.5 |  | V |
| Icc | Typical supply current |  | 8 |  | mA |
| $\mathrm{f}_{\mathrm{RF}}$ | RF input frequency range | 1.5 |  | 110 | MHz |
| $\mathrm{V}_{\text {RF-3dB }}$ | sensitivity for -3 dB limiting EMF with $Z_{S}=75 \Omega$, mute disabled |  | 1.5 |  | $\mu \mathrm{V}$ |
| $\mathrm{V}_{\text {RF }}$ | Maximum signal input for THD $<10 \%, \Delta \mathrm{f}= \pm 75 \mathrm{kHz}$ EMF with $Z_{S}=75 \Omega$ |  | 200 |  | mV |
| $\mathrm{V}_{0}$ | Audio output (RMS) with $R_{L}=22 \mathrm{k} \Omega, \Delta f= \pm 22.5 \mathrm{kHz}$ |  | 75 |  | mV |

## A Complete FM Radio on a Chip



TC21300S
NOTES:
1 These pins are not used in the SO package version (TDA7010T) AP = All-Pass filter
$2 \mathrm{~L}_{2}$ is printed on the experimental PCB (Figure 12)
$L_{1}=$ Toko MC108 No 514 HNE 150013S13
$\mathrm{C}_{20}=$ Toko No 2A-15BT-R01
Figure 1. The TDA7000 as a Variable Capacitor-Tuned FM Broadcast Receiver

## A Complete FM Radio on a Chip

## CIRCUIT DESCRIPTION

As shown in Figure 1, the TDA7000 consists of a local oscillator and a mixer, a two-stage active IF filter followed by an IF limiter/ amplifier, a quadrature FM demodulator, and an audio muting circuit controlled by an IF waveform correlator. The conversion gain of the mixer, together with the high gain of the IF limiter/amplifier, provides AVC action and effective suppression of AM signals. The RF input to the TDA7000 for -3 dB limiting is $1.5 \mu \mathrm{~V}$. In a conventional portable radıo, limiting at such a low RF input level would cause instability because higher harmonics of the clipped IF signal would be radiated to the aerial. With the low IF used with the TDA7000, the radıation is negligible
To prevent distortion with the low IF used with the TDA7000, it is necessary to restrict the IF deviation due to heavily modulated RF signals to $\pm 15 \mathrm{kHz}$. This is achieved with a frequency-locked loop (FLL) in which the output from the FM demodulator shifts the local oscillator frequency in inverse proportion to the IF deviation due to modulation

## Active IF Filter

The first section of the IF filter (AF1A) is a second-order low-pass Sallen-Key circuit with its cut-off frequency determined by internal $2.2 \mathrm{k} \Omega$ resistors and external capacitors $\mathrm{C}_{7}$ and $\mathrm{C}_{8}$. The second section (AF1B) consists of a first-order bandpass filter with the lower limit of the passband determined by an internal $4.7 \mathrm{k} \Omega$ resistor and external capacitor $\mathrm{C}_{11}$. The upper limit of the passband is determined by an internal $4.7 \mathrm{k} \Omega$ resistor and external capacitor $\mathrm{C}_{10}$. The final section of the IF filter consists of a first-order low-pass network comprising an internal $12 \mathrm{k} \Omega$ resistor and external capacitor $\mathrm{C}_{12}$. The overall IF filter therefore consists of a fourth-order low-pass section and a first-order high-pass section Design equations for the filter are given in Figure 2. Figure 3 shows the measured response for the filter.

## FM Demodulator

The quadrature FM demodulator M2 converts the IF variations due to modulation into an audıo frequency voltage. It has a conversion gain of $-3.6 \mathrm{~V} / \mathrm{MHz}$ and requires phase quadrature inputs from the IF limiter/amplifier. As shown in Figure 4, the $90^{\circ}$ phase shift is provided by an active all-pass filter which has about unity gain at all frequencies but can provide a variable phase shift, dependent on the value of external capacitor $\mathrm{C}_{17}$


Sallen-Key circuit
$A_{S K}=\frac{g}{1+\mu \omega a-\omega^{2} b} \quad$ with $\begin{aligned} a & =2 R_{1} C_{8} \\ b & =R_{1}{ }^{2} C_{7} C_{8}\end{aligned}$
With $f_{0}=\frac{1}{2 \pi R_{1} \sqrt{\left(C_{7} C_{8}\right)}}$ and $Q=\frac{\sqrt{b}}{a}=05 \sqrt{\frac{C_{7}}{C_{8}}}$
$A_{S K}=\frac{g}{1+\left(1 \frac{\omega}{\omega_{0}} \times \frac{1}{Q}\right)-\frac{\omega^{2}}{\omega_{0}^{2}}}$
For $C_{7}=33 n F, C_{8}=180 \mathrm{pF}, Q=21$ and $f_{O}=94 \mathrm{kHz}$

## Bandpass circuit

$A_{B P}=\frac{1}{1+j \omega C_{10} R_{2}} \times \frac{j \omega C_{11} R_{2}}{1+j \omega C_{11} R_{2}+\frac{\mu \omega C_{10} R_{2}}{1+j \omega C_{10} R_{2}}}$
for $f_{L P}=\frac{1}{2 \pi R_{2} C_{10}}$ and $f_{H P}=\frac{1}{2 \pi R_{2} C_{11}}$
$A_{B P}=\frac{f_{L P}}{f_{H P}} \times \frac{1}{\left(1+1 \frac{f}{f_{H P}}\right)\left(1-1 \frac{f_{L P}}{f}\right)+1}$
For $\mathrm{C}_{10}=330 \mathrm{pF}, \mathrm{C}_{11}=33 \mathrm{nF}, \mathrm{f}_{\mathrm{LP}}=103 \mathrm{kHz}, \mathrm{f}_{\mathrm{HP}}=103 \mathrm{kHz}$

Low-Pass circuit
$A_{L P}=\frac{1}{1+j \omega C_{12} R_{3}}$
for $f_{L P}=\frac{1}{2 \pi C_{12} R_{3}}$
$A_{L P}=\frac{1}{1+1 \frac{\omega}{\omega_{L P}}}$
For $\mathrm{C}_{12}=150 \mathrm{pF}, \mathrm{f}_{\mathrm{LP}}=884 \mathrm{kHz}$
Figure 2. IF Filter of the TDA7000

## A Complete FM Radio on a Chip



Figure 3. Measured Response of the IF Filter


Figure 4. FM Demodulator Phase Shift Circuit (All-Pass Filter)

## IF Swing Compression With the FLL

With a nominal IF as low as 70 kHz , severe harmonic distortion of the audio output would occur with an IF deviation of $\pm 75 \mathrm{kHz}$ due to full modulation of a received FM broadcast signal. The FLL of the TDA7000 is therefore used to compress the IF swing by using the audio output from the FM demodulator to shift the local oscillator frequency in opposition to the IF deviation. The principle is illustrated in Figure 5, which shows how an IF deviation of 75 kHz is compressed to about 15 kHz . The THD is thus limited to $0.7 \%$ with $\pm 22.5 \mathrm{kHz}$ modulation, and to $2.3 \%$ with $\pm 75 \mathrm{kHz}$ modulation.

## Correlation Muting System With Open FLL

A well-known difference between FM and AM is that, for FM, each station is received in at least three tuning positions. Figure 6 shows the frequency spectrum of the output from the demodulator of a typical portable FM radio receIving an RF carrier frequency-modulated with a tone of constant frequency and amplitude. In addition to the audio response at the correct tuning point in the center of Figure 6, there are two side responses due to the flanks of the demodulator S-curve. Because the flanks of the S-curve are nonlinear, the side responses have increased harmonic distortion. In Figure 6, the frequency and intensity of the side responses are functions of the signal strength, and they are separated from the correct tuning point by amplitude minima. However, in practice, the amplitude minima are not well defined because the modulation frequency and index are not constant and, moreover, the side response of adjacent channels often overlap.
High performance FM radios incorporate squelch systems such as signal strengthdependent muting and tunıng deviation-dependent muting to suppress side responses. They also have a tuning meter to facilitate correct tuning. Although the TDA7000 is mainly intended for use in portables and clock radios, it incorporates a very effective new correlation muting system which suppresses interstation noise and spurious responses due to detuning to the flanks of the demodulator S-curve. The muting system is controlled by a circuit which determines the correlation between the waveform of the IF signal and an inverted version of it which is delayed (phaseshifted) by half the period of the nominal IF ( $180^{\circ}$ ). A noise generator works in conjunction with the muting system to give an audible indication of incorrect tuning.

## A Complete FM Radio on a Chip


$C_{O}=C_{E X T}+C_{S T R A Y}+C_{\text {DIODE }}$ with open loop $=49 \mathrm{pF}$ at $\mathrm{f}_{\mathrm{O}}=96 \mathrm{MHz}$
Feedback factor $\beta=\frac{\mathrm{A}_{\mathrm{L}} \mathrm{Sf}_{\mathrm{O}}}{2 \mathrm{C}_{\mathrm{O}}}$
Open-loop conversion gain $=\mathrm{D}=-36 \mathrm{~V} / \mathrm{MHz}$
Closed-loop conversion gain $=\frac{D}{1+D \beta}=068 \mathrm{~V} / \mathrm{MHz}$ for $\mathrm{f}_{\mathrm{O}}=96 \mathrm{MHz}$
Modulation compression factor $\mathrm{K}=\frac{\text { open-loop gain }}{\text { closed-loop gain }}=\frac{36 \mathrm{~V} / \mathrm{MHz}}{0684 \mathrm{~V} / \mathrm{MHz}} \approx 5$
$\Delta f_{O S C}=\Delta f_{R F}\left(1-\frac{1}{K}\right)$
$\Delta t_{\text {if }}=\frac{\Delta_{\text {fiF }}}{\mathrm{K}}$
for $\Delta f_{\mathrm{RF}}=75 \mathrm{kHz}, \Delta \mathrm{f}_{\mathrm{OSC}} \approx 60 \mathrm{kHz}, \Delta \mathrm{f}_{\mathrm{FF}} \approx 15 \mathrm{kHz}$


Figure 5. IF Swing Compression with the FLL

## A Complete FM Radio on a Chip



Figure 6. Audio Signal of a Typical Portable Radio as a Function of Tuned Frequency With RF Input as a Parameter. The Modulation and Amplitude are Both Constant

## A Complete FM Radio on a Chip

Figure 7 illustrates the function of the muting system. Signal IF' is derived by delaying the IF signal by half the period of the nominal IF and inverting it. With correct tuning as shown in Figure 7a, the waveforms of the two signals are identical, resulting in large correlation. In this situation, the audio signal is not muted. With detuning as shown in Figure 7b, signal IF' is phase-shifted with respect to the IF signal. The correlation between the two waveforms is therefore small and the audio output is muted. Figure 7c shows that, because of the low $Q$ of the IF filter, noise causes considerable fluctuations of the period of the IF signal waveform. There is then small correlation between the two waveforms and the audio is muted. The correlation muting system thus suppresses noise and side responses due to detuning to the flanks of the demodulator S-curve. Since the mute threshold is much lower than that obtained with most other currently-used muting systems, this muting system is ideal for portable radios which must often receive signals with a level only slightly above the input noise.
As shown in Figure 8, the correlation muting circuit consists of all-pass filter AP2 connected in series with FM demodulator all-pass filter AP1 and adjusted by an external capacitor to provide a total phase shift of $180^{\circ}$. The output from AP2 is applied to mixer M3 which determines the correlation between the undelayed limited IF signal at one of its inputs and the delayed and inverted version of it at its other input. The output from mixer M3 controls a muting circuit which feeds the demodulated audio signal to the output when the correlation is high, or feeds the output from a noise source to the output to give an audible indication of incorrect tuning when the correlation is low. The switching of the muting circuit is progressive (soft muting) to prevent the generation of annoying audio transients. The output from mixer M3 is available externally at Pin 1 and can also used to drive a detunıng indıcator.
Figure 9 shows that there are two regions where the demodulated audio signal is fed to the output because the muting is inactive. One region is centered on the correct tuning point $f_{L}$. The other is centered on the image frequency $-f_{L}$. The image response is therefore not suppressed by the muting system when the frequency-locked loop is open. When the loop is closed, the time constant of the muting system, which is determined by external capacitor $C_{1}$, prevents the image response being passed to the audio output. This is described under the next heading.


Figure 7. Function of the Correlation Muting System

$\phi_{2}=-2 \tan ^{-1} \omega R_{1} C_{18}-\phi_{1}$
for $\phi_{2}=-180^{\circ} \mathrm{C}_{18}=\frac{1}{\omega R_{1}}$
for $\mathrm{f}_{\text {if }}=70 \mathrm{kHz}, \mathrm{C}_{18}=227 \mathrm{pF}$


WF20950
Figure 9. Operation of the Correlation Muting System With Open-Loop FLL


NOTE:
The slope of the correct tuning line is such that a 75 kHz deviation of $f_{\text {RF }}$ causes a 15 kHz deviation of $f_{\text {RF }}-\mathrm{fose}^{\mathrm{f}}$
Figure 10. Closed-Loop Response of the FLL

## Correlation Muting System With Closed FLL

The closed-loop response of the FLL is shown in Figure 10, in which the point of origun is the nominal IF ( $f_{\mathrm{RF}}-\mathrm{f}_{\mathrm{OSC}}=\mathrm{f}_{\mathrm{L}}$ ). With correct tuning, the muting is inactive and the audio signal is fed to the output. Spurious responses due to the flanks of the demodulator S-curve which occur outside the IF band $-f_{2}$ to $f_{2}$ are suppressed because the muting is active. Fast transients of the audio signal due to locking of the loop ( A and B ), and to loss of lock ( $C$ and $D$ ) are suppressed in two ways.

Lock and loss of lock transients B and D occur when the IF is greater than $\mathrm{f}_{2}$ and are therefore suppressed because the muting is active. The situation is different during loss of lock transient $C$ because the muting is only active for the last part of the transient. To completely suppress this transient, capacitor $\mathrm{C}_{1}$ in Figure 1 holds the muting control line positive (muting active) during the short interval while the IF traverses from $-f_{1}$ to $-f_{2}$. The same applies for lock transient A during the short interval while the IF traverses from $-f_{2}$ to $-f_{1}$. Since the image response occurs halfway between $-f_{1}$ and $-f_{2}$, it is also suppressed.

Figure 11 shows the audio output from the TDA7000 radio as a function of tuned frequency with aerial signal level as a parameter. Compared with the similar diagram for a typical conventional portable radı (Figure 6), there are three important improvements:

1. There are no side responses due to the flanks of the demodulator S-curve. This is due to the action of the correlation muting system (soft mute) which combines the function of a detuning-dependent muting system with that of a signal strength-dependent muting system.
2. The correct tuning frequency band is wide, even with weak aerial signals. This is due to the AFC action of the FLL which reduces a large variation of aerial input frequency (equivalent to detuning) to a small variation of the IF. There is no audio distortion when the radıo is slightly detuned.
3. Although the soft muting system remains operative with low level aerial signals, there is no degradation of the audio signal under these conditions. This is due to the high gain of the IF limiter/amplifier which provides -3dB limiting of the IF signal with an aerial input level of $1.5 \mu \mathrm{~V}$. However, the soft muting action does reduce the audio output level with low level aerial signals.

## A Complete FM Radio on a Chip



NOTE:
The modulation frequency and amplitude are both constant.
Figure 11. Audio Signal of the TDA7000 as a Function of the Tuned Frequency With RF Input as a Parameter


Figure 12. Experimental Printed Wiring Board for the Circuit of Figure 1

## RECEIVER CIRCUITS

## Circuits With Variable Capacitor Tuning

The circuit diagram of the complete mono FM radio is given in Figure 1. An experimental printed-wiring board layout is given in Figure 12. Special attention has been paid to supply lines and the positioning of large-signal decoupling capacitors.

The functions of the peripheral components of Figure 1 not already described are as follows:
$\mathbf{C}_{\boldsymbol{1}}$ - Determines the time constant required to ensure muting of audio transients due to the operation of the FLL.
$\mathbf{C}_{\mathbf{2}}$ - Together with $\mathrm{R}_{\mathbf{2}}$ determines the time constant for audio de-emphasis (e.g., $\mathrm{R}_{2} \mathrm{C}_{2}=40 \mu \mathrm{~s}$ ).
$\mathbf{C}_{3}$ - The output level from the noise generator during muting increases with increasing value of $C_{3}$. If silent mute is required, $C_{3}$ can be omitted.
$\mathrm{C}_{4}$ - Capacitor for the FLL filter. It eliminates IF harmonics at the output of the FM demodulator. It also determines the time constant
for locking the FLL and influences the frequency response.
$\mathrm{C}_{5}$ - Supply decoupling capacitor which must be connected as close as possible to Pin 5 of the TDA7000.
$\mathbf{C}_{7}$ to $\mathbf{C}_{12}, \mathbf{C}_{17}$ and $\mathbf{C}_{18}$-Filter and demodulator capacitors. The values shown are for an IF of 70 kHz . For other intermediate frequencies, the values of these capacitors must be changed in inverse proportion to the IF change.

C14 - Decouples the reverse RF input. It must be connected to the common return via

## A Complete FM Radio on a Chip

a good quality short connection to ensure a low-impedance path. Inductive or capacitive coupling between $\mathrm{C}_{14}$ and the local oscillator circuit or IF output components must be avoided.
$\mathbf{C}_{15}$ - Decouples the DC feedback for IF limiter/amplifier LA ${ }_{1}$.
$\mathbf{C}_{19}$ and $\mathbf{C}_{21}$ - Local oscillator tuning capacitors. Their values depend on the required tuning range and on the value of tuning capacitor $\mathrm{C}_{20}$.
$\mathbf{C}_{22}, \mathbf{C}_{23}, L_{1}, L_{2}-$ The values given are for an RF bandpass filter with $Q=4$ for the European and U.S.A. domestic FM broadcast band $(87.5 \mathrm{MHz}$ to 108 MHz$)$. For reception of the Japanese FM broadcast band $(76 \mathrm{MHz}$ to
$91 \mathrm{MHz}), L_{1}$ must be increased to 78 nH and $L_{2}$ must be increased to 150 nH . If stopband attenuation for high level AM or TV signals is not required, $L_{2}$ and $\mathrm{C}_{22}$ can be omitted and $\mathrm{C}_{23}$ changed to 220 pF .
$\mathbf{R}_{\mathbf{2}}$ - The load for the audıo output current source. It determines the audio output level, but its value must not exceed $22 \mathrm{k} \Omega$ for $V_{C C}=4.5 \mathrm{~V}$, or $47 \mathrm{k} \Omega$ for $V_{C C}=9 \mathrm{~V}$.


Figure 13. Audio Output as a Function of Input EMF

## A Complete FM Radio on a Chip

Performance of the Circuit $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=96 \mathrm{MHz}, \mathrm{V}_{\mathrm{RF}}=0.2 \mathrm{mV}$ EMF from a $75 \Omega$ source, modulated with $\Delta f= \pm 22.5 \mathrm{kHz}, \mathrm{f}_{\mathrm{M}}=1 \mathrm{kHz}$. Noise voltage measured unweighted over the bandwidth 300 Hz to 20 kHz , unless otherwise specified.

| SYMBOL | PARAMETER | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  | Sensitivity (EMF voltage) for -3dB limiting: |  |  |  |
| EMF | muting disabled | 1.5 |  | $\mu \mathrm{V}$ |
| EMF | for -3dB muting | 6 |  | $\mu \mathrm{V}$ |
| EMF | for ( $\mathrm{S}+\mathrm{N}$ )/N $=26 \mathrm{~dB}$ | 5.5 |  | $\mu \mathrm{V}$ |
| EMF | Signal handling (EMF voltage) for THD < 10\%; $\Delta f= \pm 75 \mathrm{kHz}$ | 200 |  | mV |
| $(S+N) / N$ | Signal-to-noise ratio (see Figure 13) | 60 |  | dB |
| THD | Total harmonic distortion (see Figure 13) at $\Delta \mathrm{f}= \pm 22.5 \mathrm{kHz}$ | 0.7 |  | \% |
| THD | at $\Delta \mathrm{f}= \pm 75 \mathrm{kHz}$ | 2.3 |  | \% |
| AMS | ```AM suppression (ratio of the AM output signal referred to the FM output signal) FM signal: fm}=1\textrm{kHz};\Deltaf=\pm75\textrm{kHz AM signal: fm}=1\textrm{kHz};m=80``` | 50 |  | dB |
| RR | Ripple rejection ( $\Delta \mathrm{V}_{C C}=100 \mathrm{mV} ; \mathrm{f}=1 \mathrm{kHz}$ ) | 10 |  | dB |
| $\mathrm{V}_{6-5} \mathrm{RMS}$ | Oscillator voltage (RMS value) at Pin 6 | 250 |  | mV |
| $\Delta \mathrm{fosc}$ | Variation of oscillator frequency with supply voltage ( $\Delta \mathrm{V}_{C C}=1 \mathrm{~V}$ ) | 60 |  | kHz/V |
| $\mathrm{S}_{+300}$ | Selectivity | 45 |  | dB |
| S-300 |  | 35 |  | dB |
| $\Delta f_{\text {RF }}$ | AFC range | $\pm 300$ |  | kHz |
| B | Audio bandwidth at $\Delta \mathrm{V}_{\mathrm{O}}=3 \mathrm{~dB}$ measured with pre-emphasis ( $\mathrm{t}=50 \mu \mathrm{~s}$ ) | 10 |  | kHz |
| $V_{\text {O(RMS })}$ | AF output voltage (RMS value) at $\mathrm{R}_{\mathrm{L}}=22 \mathrm{k} \Omega$ | 75 |  | mV |
| $\mathbf{R}_{\mathrm{L}}$ $\mathbf{R}_{\mathrm{L}}$ | Load resistance for audio output current source at $V_{C C}=4.5 \mathrm{~V}$ <br> at $\mathrm{V}_{\mathrm{CC}}=9.0 \mathrm{~V}$ |  | 22 47 | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |



Figure 14. Variable-Capacitance Diode Tuning for the Local Oscillator. Additional Measures Must be Taken to Ensure Temperature Stability

## Circuit With Variable-Capacitance Diode Tuning

Since it is only necessary to tune the local oscillator coll, it is very simple to modify the circuit of Figure 1 for variable-capacitance dıode tuning. The modificatıons are shown in Figure 14. A circuit board layout for the modified receiver and a photograph of a complete laboratory model are shown in Figure 15.

## Narrow-Band FM Receiver

The TDA7000 can also be used for reception of narrowband FM signals. In this case, the local oscillator is crystal-controlled (as shown in Figure 16) and there is therefore hardly any compression of the IF swing by the FLL. The deviation of the transmitted carrier frequency due to modulation must therefore be limited to prevent severe distortion of the demodulated audio signal.


NOTE:
This is the same PC Board as shown in Figure 12
Figure 15. Circuit Board Layout and Complete Model of a TDA7000 Radio With Variable-Capacitance Diode Tuning

## A Complete FM Radio on a Chip



Figure 16. A Narrow-Band FM Receiver With a Crystal-Controlled Local Oscillator


Figure 17. IF Selectivity for the Narrow-Band FM Receiver

The component values in Figure 16 result in an IF of 4.5 kHz and an IF bandwidth of 5 kHz (Figure 17). If the IF is multiplied by N , the values of capacitors $\mathrm{C}_{17}$ and $\mathrm{C}_{18}$ in the allpass filters and the values of filter capacitors $\mathrm{C}_{7}, \mathrm{C}_{8}, \mathrm{C}_{10}, \mathrm{C}_{11}$, and $\mathrm{C}_{12}$ must be multiplied by $1 / \mathrm{N}$. For improved IF selectivity to achieve greater adjacent channel attenuation, sec-ond-order networks can be used in place of $\mathrm{C}_{10}$ and $\mathrm{C}_{11}$.
In this circuit the detuning noise generator is not used. Since the circuit is mainly for reception of audio signals, the audio output must be passed through a low-pass Chebyshev filter to suppress IF harmonics.

## AUDIO AMPLIFIER AND DETUNING INDICATOR CIRCUITS

Audio output stages suitable for use with the TDA7000 are shown in Figures 18 and 19. Figure 20 shows how the muting signal can be used to operate an LED to give an indication of detuning.

## A Complete FM Radio on a Chip



NOTE
1 These components replace R2 and C2 in Figure 1
Figure 18. A 0.4 mW Transistor Audio Output Stage Without Volume Control for Driving an Earpiece


LDOBO10S

## NOTE:

1 These components replace C 2 and R2 in Figure $1 \mathrm{P}_{\mathrm{O}}=250 \mathrm{~mW}, \mathrm{~d}=10 \%$ quiescent current $=8 \mathrm{~mA}$
Figure 19. An Integrated 250 mW Audio Output Stage


Figure 20. A Detuning Indicator Driven by the Mute Signal From the TDA7000

## ACKNOWLEDGEMENTS

The authors wish to acknowledge the informatıon provided by D Kasperkovitz and H.v Rumpt for incorporation in this article

## REFERENCE

KANOW, W. and SIEWERT, I., 'Integrated circuits for hı-fi radıos and tuners', Electronic Components and Applicatıons, Vol. 4, No 1, November 1981, pp 11 to 27.

## Signetics

## Linear Products

Author: W. V. Dooremolen

## INTRODUCTION

Today's cordless telephone sets make use of duplex communication with carrier frequencies of about 1.7 MHz and 49 MHz .

- In the base unit incoming telephone information is frequency-modulated on a 1.7 MHz carrier.
- This 1.7 MHz signal is radiated via the AC mains line of the base unit.
- The remote unit receives this signal via a ferrite bar antenna.
- The remote unit transmits the call signals and speech information from the user at 49 MHz via a telescopic antenna.
- The base unit receives this 49 MHz FMmodulated signal via a telescopic aerial.


## Today's Remote Unit Receivers

In cordless telephone sets, a normal superheterodyne receiver is used for the 1.7 MHz handset. The suppression of the adjacent channel at, e.g., 30 kHz , must be 50 dB , and the bandwidth of the channel must be $6-10 \mathrm{kHz}$ for good reception. Therefore, an IF frequency of 455 kHz is chosen. Since at this frequency there are ceramic filters with a bandwidth of 9 kHz (AM filters), the 1.7 MHz is mixed down to 455 kHz with an oscillator frequency of 2.155 MHz . Now there is an image reception at 2.61 MHz . To suppress this image sufficiently, there must be at least two RF filter sections at the input of the receiver.

The ceramic IF filter with its subharmonics is bad for far-off selectivity, so there must be an extra LC filter added between the mixer output and the ceramic filter.
After the selectivity there is a hard limiter for AGC function and suppression of AM.
Next, there is an FM detector which must be accurate because it must detect a swing of $\pm 2.5 \mathrm{kHz}$ at 455 kHz ; therefore, it must be tuned.

## Application Note



Figure 1 shows the block diagram which fulfills this principal. The total number of alignment points of this receiver is then 5 :

$$
\begin{aligned}
& 2 \text { RF filters } \\
& 1 \text { Oscillator } \\
& 1 \text { IF filter } \\
& 1 \text { FM detector } \\
& \hline 5 \text { Alignments }
\end{aligned}
$$

## A Remote Unit Receiver With TDA7000

The remote unit receiver (see Figure 2) has as its main component the IC TDA7000, which contains mixer, oscillator, IF amplifiers, a demodulator, and squelch functions.
To avoid expensive filtering (and expensive filter-adjustments) in RF, IF, and demodulator stages, the TDA7000 mixes the incoming signal to such a low IF frequency that filtering can be realized by active RC filters, in which the active part and the Rs are integrated.

To select the incoming frequency, only one tuned circuit is necessary: the oscillator tank circuit. The frequency of this circuit can be set by a crystal.

## IMAGE RECEPTION

For today's concept, a number of expensive components are necessary to suppress the
image sufticiently. The suppression of the image is very important because the signal at the image can be much larger than the wanted signal and there is no correlation between the image and the wanted signal.
In a concept with 455 kHz IF frequency, the 1.7 MHz receiver has image reception at 2.155 MHz . In the TDA7000 receiver, the IF frequency is set at 5 kHz . Then the 1.7 MHz receiver (with 1.695 MHz oscillator frequency) has image reception at 1.69 MHz , which is at 10 kHz from the required frequency (see Figure 3 ).

An IF frequency of 5 kHz has been chosen because:

- this frequency is so low, there will be no neighboring channel reception at the image frequency.
- this frequency is not so low that at maximum deviation (maximum modulation) distortion could occur (folding distortion, caused by the higherorder bessel functions)
- this frequency gives the opportunity to obtain the required neighboring channel suppression with minımum components in the IF selectivity.


Figure 2

## CIRCUIT DESCRIPTION

## (see Figure 2)

When a remote unit is at 'power-on' in the 'standby' position, it is ready to receive a 'bell signal'. A bell signal coming through the telephone line will set the base unit in the mode of transmitting a 1.7 MHz signal, modulated with, e.g., 0.75 kHz with $\pm 3 \mathrm{kHz}$ deviation.

The ferrite antenna of the remote unit receives this signal and feeds it to the mixer, where it is converted into a 5 kHz IF signal.

Before the RF signal enters the mixer (at Pins 13 and 14) it passes RF selectivity, takıng care of good suppression of unwanted signals from, e.g., TV or radıo broadcast frequencies. The IF signal from the mixer output passes IF selectivity (Pins 7 to 12) and the IF amplifier/limiter (Pin 15), from which the output is supplied to a quadrature demodulator (Pin 17). Due to the low IF frequency, cheap capacitors can be used for both IF selectivity and the phase shift for the quadrature demodulator.

The AF output of the demodulator ( $\operatorname{Pin} 4$ ) is fed to the AF filter and AF amplifier NE5535.

## The RF Input Circuit

As the image reception is an in-channel problem, solved by the choice of IF frequency and IF selectivity, the RF input filter is only required for stopband selectivity (a far-off

selectıvity to suppress unwanted large signals from, e.g., radio broadcast transmitters).

In a remote unit receiver at 1.7 MHz , this filter is at the ferrite rod. Figure 4 shows the bandpass behavior of such a filter at 1.7 MHz .

## The Mixer

The mixer conversion gain depends on the level of the oscillator voltage as shown in Figure 5, so the required oscillator voltage at Pin 6 is $200 \mathrm{mV}_{\text {RMS }}$.

## The Oscillator

To obtain the required frequency stability in a cordless telephone set, where adjacent channels are at 20 or 30 kHz , crystal oscillators are commonly used.

The crystal oscillator circuits usable for this kind of application always need an LC-tuned resonant circuit to suppress the other modes of the crystal. In this type of oscillator (see Figure 6 as an example) the crystal is in the feedback line of the oscillator amplifier. Inte-
gration of such an amplifier should give a 2 pin oscillator.

The TDA7000 contains a 1-pin oscillator. An amplifier with current output develops a voltage across the load impedance.

Voltage feedback is internal to the IC.
To obtaın a crystal oscillator with the TDA7000 1-pin concept, a parallel circuit configuration as shown in Figure 7 has to be used.

Explanation of this cırcuit:
a. Without the parallel resistor $R_{P}$ -

Figure 8 shows the relevant part of the equivalent circuit. There are three frequencies where the circuit is in resonance (see Figure 9, and the frequency response for 'impedance" and 'phase"', shown in Figure 10). The real part of the highest possible oscillation frequency dominates, and, as there is also a zerocrossing of the imaginary part, this highest frequency will be the oscillator frequency. However, this frequency ( $f_{P A R}$ ) is not crystal-controlled; it is the LC oscillation, in which the parasitic capacitance of the crystal contributes.
b. With parallel resistor $\mathrm{Rp}_{\mathrm{p}}$ -

The frequency response (in 'amplitude'" and 'phase') of the oscillator circuit of Figure 7 with $R_{p}$ is given in Figure 11. As the resistor value of $R_{P}$ is large related to the value of the crystal series resistance $R_{1}$ or $R_{3}$, the influence of $R_{p}$ at crystal resonances is negligible. So, at crystal resonance (see Figure $9 b$ ), $R_{3}$ causes a circuit damping

$$
R=\frac{1}{W^{2}} \cdot R_{3} \cdot C_{1}^{2}+R_{3}\left(1+\frac{C_{2}}{C_{1}}\right)^{2}
$$

However, at the higher LC-oscillation frequency $f_{P A R}$ (see Figure 9c), Rp reduces the circuit impedance $R_{0}$ to


Figure 6



Figure 5. Relative Mixer Conversion Gain
$\frac{R_{O} \cdot R_{\text {DAMPING }}}{R_{O}+R_{\text {DAMPING }}}=R_{C}$
where
$R_{\text {DAMPING }}=\frac{1}{W_{2}} \cdot R_{P} \cdot C_{1}{ }^{2} \cdot R_{P}\left(1+\frac{C_{2}}{C_{1}}\right)^{2}$.
Thus a damping resistor parallel to the crystal (Figure 7) damps the parasitic LC oscillation at the highest frequency. (Moreover, the imaginary part of the impedance at this frequency shows incorrect zero-crossing.)

Taking care that $R_{P} \gg R_{\text {SERIES }}$, the resistor is too large to have influence on the crystal resonances. Then with the impedance $R_{C}$ at the parastic resonance lower than $R$ at
crystal resonance, oscillation will only take place at the required crystal frequency, where impedance is maximum and phase is correct (in this example, at third-overtone resonance).
Remarks:
a. It is advised to avoid inductive or capacitive coupling of the oscillator tank circuit with the RF input circuit by careful positioning of the components for these circuits and by avoiding common supply or ground connections.

## The IF Amplifier

## Selectivity

Normal selectivity in the TDA7000 is a fourthorder low-pass and a first-order high-pass
filter. This selectivity can be split up in a Sallen and Key section (Pins 7, 8, 9), a bandpass filter (Pins 10, 11), and a first-order low-pass filter (Pin 12).

Some possibilities for obtainıng required selectivity are given:
a. In the basic application cırcuit, Figure 12a, the total filter has a bandwidth of 7 kHz and gives a selectivity at 25 kHz IF frequency of 42 dB .
In this filter the lower limit of the passband is determined by the value of C4 at Pin 11, where C3 at Pin 10 determines the upper limit of the bandpass filter section.
b. To obtain a higher selectivity, there is the possibility of adding a coll in series with the capacitor between Pin 11 and ground. The so-obtaned fifth-order filter has a selectivity at 25 kHz of 57 dB (see Figure 12b).
c. If this selectivity is still too small, there is a possibility of increasing the 25 kHz selectivity to 65 dB by addıng a coil in series with the capacitor at Pin 11 to ground. In this application, where at 5 kHz IF frequency an adjacent channel at -30 kHz will cause a ( $30-5$ ) $=25 \mathrm{kHz}$ interferıng IF frequency, the pole of the last-mentioned LC filter (trap function) is at 25 kHz (see Figure 12c).

For cordless telephone sets with channels at 15 kHz distance, the filter characteristics are optımum as shown in the curves in Figure 13, in which case the filters are dimensioned for 5 kHz IF bandwidth (instead of 7 kHz ). So for this narrow channel spacing application, the required selectivity is obtanned by reducing the IF bandwidth; this at the cost of up to 2dB loss in sensitivity.

## NOTE:

At 5 kHz IF frequency adjacent channels at $\pm 15 \mathrm{kHz}$ give undesired IF frequencies of 20 kHz and 10 kHz , respectively

## Limiter/Amplifier

The high gain of the limiter/amplifier provides AVC action and effective suppression of AM modulation. DC feedback of the limiter is decoupled at Pin 15.

## The Signal Demodulator

The signal demodulator is a quadrature demodulator driven by the IF signal from the limiter and by a phase-shifted IF signal derived from an all-pass filter (see Figure 14).

This filter has a capacitor connected at Pin 17 which fixes the IF frequency. The IF frequency is where a 90 degree phase shift takes care of the center position in the demodulator output characteristics (see Figure 15, showing the demodulator output (at Pin 4) as a function of the frequency, at 1 mV input signal).


Figure 7

## The AF Output Stage

The signal demodulator output is available at Pın 4, where a capacitor, C, serves for elımination of IF harmonics. This capacitor also influences the audıo frequency response. The output from this stage, available at Pin 2, has an audio frequency response as shown in Figure 16, curve a. The output at Pin 2 can be muted.

## Output Signal Filtering

Output signal filtering is required to suppress the IF harmonics and interference products of these harmonics with the higher-order bessel components of the modulation. Active filtering with operational amplifiers has been used (see Figure 17). The frequency response of such a filter is given in Figure 16, Curve b, for an active second-order filter with an additional passive RC filter.

## Output Amplification

The dimensioning of the operational amplifier of Figure 17a results in no amplification of the AF signal. In case amplification of this op amp is required, a feedback resistor and an RC filter at the reverse input can be added (see Figure 17 b , for about 30 dB amplification).

## MEASUREMENTS

For sensitivity, signal handling, and noise behavior information in a standard application as shown in Figure 18, the signal and noise output as a function of input signal has been measured at 1.7 MHz , at 400 Hz modulation where the deviation is $\pm 2.5 \mathrm{kHz}$ (see Figure 19). As a result the $S+N / N$ ratıo is as given in Figure 19, Curve 3.

## APPENDIX

## RF-Tuned Input Circuit at 46MHz

In Figure 20 a filter is given which matches at 46 MHz a $75 \Omega$ aerial to the input of the TDA7000. Extra suppression of RF frequencies outside the passband has been obtained by a trap function.

## RF Pre-Stage at 46 MHz

For better quality receivers at 46 MHz , an RF pre-stage can be added (see Figure 21) to improve the noise figure. Without this transistor, a noise figure $F=11 \mathrm{~dB}$ was found. With a transistor (BFY 90) with RC coupling at 3mA, $F=7 \mathrm{~dB}$ or at $6 \mathrm{~mA} F=6 \mathrm{~dB}$.

With a transistor stage having an LC-tuned circuit, one can obtain $F=7 \mathrm{~dB}$ at $\mathrm{I}=0.3 \mathrm{~mA}$. NOTE:

## The noise figure includes image-noise

## An LC Oscillator at 1.7 MHz

An LC oscillator can be designed with or without AFC. If for better stability external AFC is required, one can make use of the DC output of the signal demodulator, which delivers $80 \mathrm{mV} / \mathrm{kHz}$ at a DC level of 0.65 V to + supply. An LC oscillator as shown in Figure 22a, using a capacitor with a temperature coefficient of -150 ppm , gives an oscillator signal of 190 mV , with a temperature stability of $1 \mathrm{kHz} / 50^{\circ}$.

With the use of AFC, as shown in Figure 22b, one can further improve the stability, as AFC reduces the influence of frequency changes in the transmitter (due to temperature influence or aging). The given circuit gives a factor 2 reduction. Note that the temperature behavior of the AFC diode has to be compensated. In Figure 22b, with BB405B having a capacitance of 18 pF at the reverse voltage $\mathrm{V} 4=0.7 \mathrm{~V}$, the temperature coefficient of the capacitor $C$ has to be -200 ppm .

## AF Output Possibilities

The AF output from the signal demodulator, available at $P$ in 4, depends on the slope of the demodulator as shown in Figure 15. The TDA7000 AF output is also available at Pin 2 (see Figure 23). The important difference between the output at Pin 2 and the output at Pin 4 is that the Pin 4 output is amplified and limited before it is led to Pin 2 (see Figure 24). Moreover, the Pin 2 output is controlled by the mute function, a mute which operates in case the received signal is bad as far as noise and distortion are concerned.

a.


TCO1051S
b.

Figure 8


Figure 9

The Pin 2 output delivers a higher AF signal; however, the AF output spectrum shows more mixing products between IF harmonics and modulation frequency harmonics. This is due to the "limited output situation" at Pin 2. In narrow-band application with relatively large deviation these products are so high that extra AF output filtering is required and, moreover, the IF center frequency has to be higher compared to the concept, using AF output at Pin 4.

So for those sets where the mute/squelch function of the TDA7000 is not used, and the higher AF output is not required, the use of the AF output at Pin 4 is advised, giving less interfering products and simplified AF output filtering.

Squelch and Squelch Indication
The TDA7000 contains a mute function, controlled by a 'waveform correlator', based on the exactness of the IF frequency.
The correlation circuit uses the IF frequency and an inverted version of it, which is delayed (phase-shifted) by half the period of nominal IF. The phase shift depends on the value of the capacitor at Pin 18 (see Figure 23).

This mute also operates at low field strength levels, where the noise in the IF signal indicates bad signal definıtion. (The correlation between IF signal and the inverted phase-shifted version is small due to fluctuations caused by noise; see Figure 25.) This field strength-dependent mute behavior is shown in Figure 26, Curve 2, measured at full
mute operation. The AF output is not 'fastswitched' ' by the mute function, but there is a "progressive (soft muting) switch'". This soft mutıng reduces the audıo output signal at low field strength levels, without degradation of the audio output signal under these conditions.
The capacitor, $\mathrm{C}_{1}$, at Pin 1 (see Figure 23) determines the time constant for the mute action.

Part operation of the mute is also a possibility (as shown by Figure 26, Curve 3) by circuiting a resistor in parallel with the mute capacitor at Pin 1.

In Figure 26 the small signal behavior with the mute disabled has been given also (see Curve 1).

## TDA7000 for Narrow-Band FM Reception

One can make use of the mute output signal, available at Pin 1, to indicate squelch situation by an LED (see Figure 27). Operation of the mute by means of an external DC voltage (see Figure 28) is also possible.

## Bell Signal Operation

To avoid tone decoder filters and tone decoder rectifiers for bell signal transmission, use can be made of the mute information in the TDA7000 to obtain a bell signal without the transmission of a bell pilot signal.
With a handset receiver as shown in Figure 23 in the "standby" position, the high mute output level turns amplifier 1 off via transistor T1 untıl a correct IF frequency is obtained. This situation appears at the moment that a bell signal switches the base unit in transmission mode If the transmitted field strength is high enough to be received above a certain noise level, the mute level output goes down; T1 will be closed and amplifier 1 starts operatıng. However, due to feedback, this amplifier starts oscillatıng at a low frequency (a frequency dependent on the filter concept). This low-frequency signal serves for bell signal information at the loudspeaker.

Switching the handset to 'talk' position will stop oscillation. Then amplifier 1 serves to amplify normal speech information.

## Mute at Dialing

During dial operation, the key-puiser IC delivers a mute voltage. This voltage can be used to mute the AF amplifier, e.g., via T1 of the bell signal circuit/amplifier (see Figure 23)

## CONCLUSIONS

The application of the TDA7000 in the remote unit (handset) as narrow-band FM receiver is very attractive, as the TDA7000 reduces assembly and post-production alignment costs. The only tunable circuit is the oscillator circuit, which can be a simple crystal-controlled tank circuit.
A TDA7000 with:

- fifth-order IF filter
- thırd-order AF output filter
- matched input circuit
- crystal oscillator tank circuit
- disabled mute circuit
gives a sensitivity of $2.5 \mu \mathrm{~V}$ for 20 dB signal-tonoise ratio, at adjacent channel selectivity of 40 dB (at 15 kHz ) in cordiess telephone application at 1.7 MHz .

The TDA7000 circuit is:

- without an RF pre-stage
- without RF-tuned circuits
- without oscillator transistor (and its components)

- without LC or ceramic filters in IF and demodulator

For improved performance, the TDA7000 circuit can be expanded:

- with an RF pre-stage and RF selectivity
- with higher-order IF filterıng
- with mute/squelch function.

For reduced performance the TDA7000 circuit can be simplified.

- to LC-tuned oscillator
- to lower-order IF filter
- to bell signal operation without pilot transmission

a. 1-Pin Crystal Oscillator
( $\mathrm{R}=\infty, 250,60$ )

b. 1-Pin Crystal Oscillator ( $\mathrm{R}=\infty, 250,60$ )

Figure 11


c.

Figure 12 (Continued)

a.


b.


TC01031S
d.

Figure 13


NOTES:
With $\mathrm{R}_{2}=0$
$\phi=-2 \tan _{1} w R_{1} \mathrm{C}_{17}$
for $\phi=-90^{\circ} \mathrm{C}, \mathrm{C}_{17}=\frac{1}{w \mathrm{R} 1 \sqrt{\frac{R_{4}}{\mathrm{R}_{3}}}}=4 \mathrm{nFF}$ for $\mathrm{f}_{\mathrm{fF}}=5 \mathrm{kHz}$
To improve the performance of the all-pass filter with the amplitude limited IF waveform, $R_{2}$ has been added. Since this influences the phase angle, the value of $C_{17}$ must be increased by $13 \%$, i.e., to 4.7 nF

Figure 14. FM Demodulator Phase-Shift Circuit (All-Pass Filter)


a.

b.

Figure 17


Figure 18


Figure 19



Figure 22


Figure 23. Remote Unit Receiver: 1.7 MHz

## TDA7000 for Narrow-Band FM Reception



Figure 24. Demodulator Characteristics


Figure 25. Function of the Correlation Muting System



Figure 28

Previously published as "BAE83135," Eindhoven, The Netherlands, December 20, 1983.

## Signetics

## Linear Products

## DESCRIPTION

The TDA7010T is a monolithic integrated circuit for mono FM portable radios, where a minimum of peripheral components is important (small dimensions and low costs).
The IC has an FLL (Frequency-Locked Loop) system with an intermediate frequency of 70 kHz . The IF selectivity is obtained by active RC filters. The only function which needs alignment is the resonant circuit for the oscillator, thus selecting the reception frequency. Spurious reception is avoided by means of a mute circuit, which also eliminates too noisy input signals. Special precautions are taken to meet the radiation requirements.

## TDA7010 <br> FM Radio Circuit (SO Package)

## Product Specification

## FEATURES

- RF input stage
- Mixer
- Local oscillator
- IF amplifier/limiter
- Phase demodulator
- Mute detector
- Mute switch


## APPLICATIONS

- Mono FM Portable Radios
- LAN
- Data Receivers
- SCA Receivers


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $16-$ Pin Plastic SO DIP (SOT 109 A) | 0 to $+70^{\circ} \mathrm{C}$ | TDA7010TD |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage (Pin 4) | 12 | V |
| $\mathrm{~V}_{6-5}$ | Oscillator voltage (Pin 5) | $\mathrm{V}_{\mathrm{CC}}-0.5$ to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
|  | Total power dissipation | See derating curve Figure 2 |  |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | 0 to +60 | ${ }^{\circ} \mathrm{C}$ |

PIN CONFIGURATION


## BLOCK DIAGRAM



## FM Radio Circuit (SO Package)

DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{C C}=4.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ : measured in Figure 3, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS |  | UNIT |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ |  |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | (Pin 4) | 2.7 | 4.5 | 10 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply current | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 8 |  | mA |
| $\mathrm{I}_{5}$ | Oscillator current | (Pin 5) |  | 280 |  | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{12-14}$ | Voltage | (Pin 12) |  | 1.35 |  | V |
| $\mathrm{I}_{2}$ | Output current | (Pin 2$)$ |  | 60 |  | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{2-14}$ | Output voltage | (Pin 2$) \mathrm{R}_{\mathrm{L}}=22 \mathrm{k} \Omega$ |  | 1.3 |  | V |

AC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; measured in Figure 3 (mute switch open, enabled); $f_{R F}=96 \mathrm{MHz}$ (tuned to max. signal at $5 \mu \mathrm{~V}$ EMF) modulated with $\Delta f= \pm 22.5 \mathrm{kHz} ; \mathrm{f}_{\mathrm{M}}=1 \mathrm{kHz}$; EMF $=0.2 \mathrm{mV}$ (EMF voltage at a source impedance of $75 \Omega$ ); RMS noise voltage measured unweighted ( $f=300 \mathrm{~Hz}$ to 20 kHz ), unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| EMF | Sensitivity (see Figure 2) (EMF voltage) | -3 dB limiting; muting disabled |  | 1.5 |  | $\mu \mathrm{V}$ |
|  |  | -3dB muting |  | 6 |  |  |
|  |  | $\mathrm{S} / \mathrm{N}=26 \mathrm{~dB}$ |  | 5.5 |  |  |
| EMF | Signal handling (EMF voltage) | THD $<10 \% ; \Delta \mathrm{f}= \pm 75 \mathrm{kHz}$ |  | 200 |  | mV |
| S/N | Signal-to-noise ratıo |  |  | 60 |  | dB |
| THD | Total harmonic distortion | $\begin{gathered} \Delta \mathrm{f}= \pm 22.5 \mathrm{kHz} \\ \Delta \mathrm{f}= \pm 75 \mathrm{kHz} \end{gathered}$ |  | $\begin{aligned} & 0.7 \\ & 2.3 \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
| AMS | AM suppression of output voltage | (ratio of the AM output signal referred to the FM output signal) <br> FM signal: $f_{M}=1 \mathrm{kHz} ; \Delta f= \pm 75 \mathrm{kHz}$ <br> AM signal: $f_{M}=1 \mathrm{kHz} ; m=80 \%$ |  | 50 |  | dB |
| RR | Ripple rejection | $\left(\Delta V_{C C}=100 \mathrm{mV} ; \mathrm{f}=1 \mathrm{kHz}\right.$ ) |  | 10 |  | dB |
| $\mathrm{V}_{5-4 \mathrm{RmS}}$ | Oscillator voltage (RMS value) | (Pin 5) |  | 250 |  | mV |
| $\Delta \mathrm{fosc}$ | Variation of oscillator frequency | Supply voltage ( $\Delta \mathrm{V}_{\mathrm{CC}}=1 \mathrm{~V}$ ) |  | 60 |  | kHz/V |
| $\begin{aligned} & S_{+300} \\ & S_{-300} \end{aligned}$ | Selectivity |  |  | 43 |  | dB |
|  |  |  |  | 28 |  |  |
| $\Delta \mathrm{f}_{\mathrm{RF}}$ | AFC range |  |  | $\pm 300$ |  | kHz |
| B | Audio bandwidth | $\Delta \mathrm{V}_{\mathrm{O}}=3 \mathrm{~dB}$ Measured with pre-emphasis $(\mathrm{t}=50 \mu \mathrm{~s})$ |  | 10 |  | kHz |
| $\mathrm{V}_{\text {O RMS }}$ | AF output voltage (RMS value) | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |  | 75 |  | mV |
| $\mathrm{R}_{\mathrm{L}}$ | Load resistance | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  |  | 22 | $k \Omega$ |
|  |  | $\mathrm{V}_{C C}=9.0 \mathrm{~V}$ |  |  | 47 |  |



Figure 1. Power Derating Curve


NOTE:

1. The muting system can be disabled by feeding a current of about $20 \mu \mathrm{~A}$ into Pin 1 .

Conditions: $0 \mathrm{~dB}=75 \mathrm{mV}$; $\mathrm{f}_{\mathrm{RF}}=96 \mathrm{MHz}$
for $S+N$ curve: $\Delta f= \pm \mathbf{2 2 . 5 k H z}: f_{M}=\mathbf{1 k H z}$
for THD curve: $\Delta f= \pm 75 \mathrm{kHz}: \mathrm{f}_{\mathrm{M}}=\mathbf{1 k H z}$
Figure 2. AF Output Voltage ( $\mathrm{V}_{\mathrm{O}}$ ) and Total Harmonic Distortion (THD) as a Function of the EMF Input Voltage (EMF) With a Source Impedance ( $R_{s}$ ) of $75 \Omega$ : (1) Muting System Enabled; (2) Muting nystem Disabled

## FM Radio Circuit (SO Package)



Figure 3. Test Circuit

## Signetics

## Linear Products

## DESCRIPTION

The TDA7021T integrated radio receiver circuit is for portable radios, stereo as well as mono, where a minimum of periphery is important in terms of small dimensions and low cost. It is fully compatible for applications using the lowvoltage micro tuning system IC (MTS). The IC has a frequency-locked loop (FLL) system with an intermediate frequency of 76 kHz . The selectivity is obtained by active RC filters. The only function to be tuned is the resonant frequency of the oscillator. Interstation noise as well as noise from receiving weak signals is reduced by a correlation mute system.
Special precautions have been taken to meet local oscillator radiation requirements. Because of the low intermediate frequency, low pass filtering of the MUX signal is required to avoid noise when receiving stereo. 50 kHz roll-off compensation, needed because of the low pass characteristic of the FLL, is performed by the integrated LF amplifier. For mono application this amplifier can be used to directly drive an earphone. The field strength detector enables field strengthdependent channel separation control.

## FEATURES

- RF input stage
- Mixer
- Local oscillator
- IF amplifier/limiter
- Frequency detector
- Mute circuit
- MTS compatible
- Loop amplifier
- Internal reference circuit
- LF amplifier for
- mono earphone amplifier or - MUX filter
- Field strength-dependent channel separation control facility


## APPLICATIONS

## - FM radios

- Stereo
- Mono

PIN CONFIGURATION


ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 16-Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | TDA7021TD |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage (Pin 4) | 7 | V |
| $\mathrm{~V}_{6-5}$ | Oscillator voltage (Pin 5) | $\mathrm{V}_{\mathrm{CC}}-0.5$ to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -10 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal resistance <br> From junction to ambient | 300 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Single-Chip FM Radio Circuit

## BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{C C}=3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage (Pın 4) | 1.8 | 3.0 | 6 | V |
| ICC | Supply current at $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 63 |  | mA |
| $\mathrm{I}_{5}$ | Oscillator current (Pın 5) |  | 250 |  | $\mu \mathrm{A}$ |
| $V_{13-3}$ | Voltage at Pin 13 |  | 0.9 |  | V |
| $\mathrm{V}_{14-3}$ | Output voltage (Pın 14) |  | 1.3 |  | V |

AC ELECTRICAL CHARACTERISTICS (MONO OPERATION)
$\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; measured in Figure $5 ; \mathrm{f}_{\mathrm{RF}}=96 \mathrm{MHz}$ modulated with $\Delta \mathrm{f}= \pm 22.5 \mathrm{kHz} ; \mathrm{f}_{\mathrm{M}}=1 \mathrm{kHz} ; \mathrm{EMF}=300 \mu \mathrm{~V}$ (EMF voltage at a source impedance of $75 \Omega$ ); RMS noise voltage measured unweighted ( $f=300 \mathrm{~Hz}$ to 20 kHz ), unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| EMF | Sensitivity (see Figure 2) (EMF voltage) for -3 dB lımiting; muting disabled for -3 dB muting for $S / N=26 d B$ |  | $\begin{gathered} 4.0 \\ 5.0 \\ 7 \end{gathered}$ |  | $\begin{aligned} & \mu V \\ & \mu V \\ & \mu V \end{aligned}$ |
| EMF | Signal handling (EMF voltage) for THD $<10 \%$; $\Delta f= \pm 75 \mathrm{kHz}$ |  | $\begin{gathered} 200 \\ 60 \end{gathered}$ |  | mV |
| $\mathrm{S} / \mathrm{N}$ | Signal-to-noise ratio |  | 60 |  | dB |
| THD | Total harmonic distortion at $\Delta f= \pm 22.5 \mathrm{kHz}$ at $\Delta f= \pm 75 \mathrm{kHz}$ |  | $\begin{aligned} & 0.7 \\ & 2.3 \end{aligned}$ |  | $\begin{aligned} & \text { \% } \\ & \% \end{aligned}$ |
| AMS | AM suppression of output voltage (ratoo of AM signal: $f_{M}=1 \mathrm{kHz}$; $\mathrm{m}=80 \%$ to FM signal: $\mathrm{f}_{\mathrm{M}}=1 \mathrm{kHz}$; at $\Delta f= \pm 75 \mathrm{kHz}$ ) |  | 50 |  | dB |
| RR | Ripple rejection ( $\Delta \mathrm{V}_{\mathrm{CC}}=100 \mathrm{mV}$; $\mathrm{f}=1 \mathrm{kHz}$ ) |  | 30 |  | dB |
| V5-3(RMS) | Oscillator voltage (Pin 5) RMS value Variation of oscillator frequency |  | 250 |  | mV |
| $\begin{aligned} & \Delta \mathrm{fosc}^{\prime} / \Delta \mathrm{C}_{\mathrm{p}} \\ & \Delta \mathrm{fosc}^{c} / \Delta \mathrm{T} \\ & \hline \end{aligned}$ | with supply voltage ( $\Delta \mathrm{V}_{C C}=1 \mathrm{~V}$ ) with temperature |  | $\begin{array}{r} 5 \\ 0.2 \end{array}$ |  | $\begin{aligned} & \mathrm{kHz} / \mathrm{V} \\ & \mathrm{kHz} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| $\begin{aligned} & S_{+300} \\ & S_{-300} \end{aligned}$ | Selectivity (without modulation; Test Circuit, Figure 7) |  | $\begin{aligned} & 30 \\ & 46 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\pm \Delta \mathrm{f}_{\text {RF }}$ | AFC range |  | 160 |  | kHz |
| $\pm \Delta \mathrm{f}_{\text {RF }}$ | Mute range |  | 120 |  | kHz |
| BW | Audio bandwidth at $\Delta V_{O}=3 \mathrm{~dB}$ measured with pre-emphasis ( $t=50 \mu \mathrm{~s}$ ) |  | 10 |  | kHz |
| $V_{\text {O(RMS })}$ | AF output voltage (RMS value) at $R_{L}$ (Pin 14) $=100 \Omega$; Pin 16 open |  | 90 |  | mV |
| $\begin{aligned} & \mathrm{I}_{\mathrm{O}(\mathrm{DC})} \\ & \mathrm{I}_{\mathrm{O}(\mathrm{AC})} \end{aligned}$ | AF output current MAX. DC load MAX. AC load for THD $=10 \%$; peak value | -100 | 3 | + 100 | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \end{aligned}$ |

AC ELECTRICAL CHARACTERISTICS (STEREO OPERATION)
$\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; measured in Figure $6, \mathrm{f}_{\mathrm{RF}}=96 \mathrm{MHz}$ modulated with pilot $\Delta f= \pm 6.75 \mathrm{kHz}$ and $A F$ signal $\Delta f= \pm 22.5 \mathrm{kHz} ; \mathrm{f}_{\mathrm{M}}=1 \mathrm{kHz} ; \mathrm{EMF}=1 \mathrm{mV}$ (EMF voltage at a source impedance of $75 \Omega$ ); RMS noise voltage measured unweighted ( $\mathrm{f}=300 \mathrm{~Hz}$ to 20 kHz ), unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| EMF | Sensitivity (Figure 2) (EMF voltage) for $\mathrm{S} / \mathrm{N}=46 \mathrm{~dB}$ |  | 300 |  | $\mu \mathrm{V}$ |
| S/N | Signal-to-norse ratıo |  | 53 |  | dB |
| $\propto$ | Channel separation |  | 20 |  | dB |
| $\mathrm{V}_{\text {PILOT }}$ | Pilot voltage level at Pin 14 |  | 135 |  | mV |
| $\mathrm{V}_{\text {AF(RMS }}$ | AF level at output |  | 80 |  | mV |
| $\begin{aligned} & S_{+300} \\ & S_{-300} \end{aligned}$ | Selectivity without modulation (test circuit Figure 6) |  | $\begin{aligned} & 22 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |



Figure 1. Supply Current as a Function of the Supply Voltage


Figure 2. Field Strength Voltage $\left(V_{9-3}\right)$ at $R_{S}=1 \mathrm{k} \Omega ; f=96.75 \mathrm{MHz}$ and Supply Voltage is $\mathbf{3 V}$


NOTES:
Conditions $0 \mathrm{~dB}-100 \mathrm{mV}, \mathrm{f}_{\mathrm{RF}}=96 \mathrm{MHz}$
for $S+N$ curve $\Delta f= \pm 225 \mathrm{kHz}, f_{M}=1 \mathrm{kHz}$
for THD curve $\Delta f= \pm 75 \mathrm{kHz}, \mathrm{f}_{\mathrm{M}}=1 \mathrm{kHz}$
AF output voltage ( $\mathrm{V}_{\mathrm{O}}$ ) and total harmonic distortion (THD) as a function of the EMF input voltage (EMF) with a source
impedance $\left(R_{\mathrm{S}}\right)$ of $75 \Omega$ (1) Muting system enabled, (2) Muting system disabled
Figure 3. MONO Operation

## Single-Chip FM Radio Circuit



NOTE:
AF output Voltage ( $\mathrm{V}_{\mathrm{O}}$ ) as a function of the EMF input voltage (EMF) (1) Muting system enabled; (2) muting system disabled
Figure 4. STEREO Operation


NOTE:
1 The AF output can be decreased by 5 dB by disconnection of the 100 nF capacitor of Pin 16
Figure 5. Test Circuit for MONO Operation


Figure 6. Test Circuit for STEREO Operation


NOTES:
Setup with circuitry as Figure 5 or Figure 6
$C_{6}(100 \mathrm{nF})$ deleted and replaced by $R 6=100 \mathrm{k} \Omega, V_{1}=30 \mathrm{mV} ; f_{1}=76 \mathrm{kHz}$.
Output: selective voltmeter; $R_{1} \geqslant 1 \mathrm{M} \Omega ; C_{1} \leqslant 8 p F ; f_{O}=f_{1}$
$S_{+300}=20_{\log } \frac{V_{0} \mid\left(300 \mathrm{kHz}-\mathrm{f}_{1}\right)}{V_{0} \mid \mathrm{f}_{\mathrm{t}}}$
$S_{-300}=20_{\text {Log }} \frac{V_{0} l\left(300 \mathrm{kHz}+f_{1}\right)}{V_{0} \mid f_{1}}$
Figure 7. Test Circuit

## Signetics

## Linear Products

## DESCRIPTION

The TEA5560 is a monolithic integrated FM/IF system circuit, intended for car radios and home receivers equipped with a ratio detector.

## TEA5560 <br> FM/IF System

## Product Specification

## FEATURES

- A three-stage IF limiting amplifier
- A 15dB field strength-dependent muting circuit
- A field strength-dependent DC voltage, for:
- mono/stereo switching
- channel separation control of a stereo decoder
- an indicator ( $\mathrm{I}_{\mathrm{MAX}} \leqslant 1 \mathrm{~mA}$ )
- Standby ON/OFF switching circuit
- A voltage stabilizer for the internal circuit current and an external current up to 15 mA
- Adjustable gain ( $\Delta G=15 \mathrm{~dB}$ )

PIN CONFIGURATION


## APPLICATIONS

- Home receivers
- Car radios


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 9-Pin Plastic SIP (SOT-142) | $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | TEA5560U |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | DESCRIPTION | RATING | UNITS |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{6-9}$ | Supply voltages <br> Pin 6 <br> $\mathrm{~V}_{7-9}$ | 24 | V |
| $\mathrm{~V}_{4-9}$ | Voltage at Pin 4 | 24 | V |
| $\mathrm{~V}_{5-9}$ | Voltage at Pin 5 | 6 | V |
| $-\mathrm{I}_{8 S \mathrm{M}}$ | Non-repetitive peak output current (Pin 8) | 100 | mA |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | 1000 | mW |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal resistance from junction to <br> ambient (in free-ar) | 75 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=14.4 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; measured in Figure 1, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply (Pin 6) |  |  |  |  |  |
| $\mathrm{V}_{\text {CC }}=\mathrm{V}_{6-9}$ | Supply voltage ${ }^{1}$ | 10.2 | 14.4 | 18.0 | V |
| Voltages |  |  |  |  |  |
| $\begin{aligned} & \mathrm{V}_{8-9} \\ & \Delta \mathrm{~V}_{8-9} \\ & \Delta \mathrm{~V}_{8-9} \\ & \mathrm{~V}_{4-9} \\ & \mathrm{~V}_{1,2,3-9} \end{aligned}$ | at Pin $8 ;-I_{8}=0^{2}$ <br> at Pin 8 when $-I_{8}$ increases from 0 to 15 mA <br> at Pin 8 when $\mathrm{V}_{\mathrm{CC}}$ reduces from 14.4 V to 10.2 V <br> at Pin 8 when $V_{C c}$ increases from 14.4 V to 18.0 V <br> at Pin 4 (level detector) <br> at Pins 1, 2 and 3 | 7.5 | $\begin{aligned} & 8.0 \\ & 200 \end{aligned}$ | $\begin{aligned} & \hline 8.5 \\ & 300 \\ & 1.0 \\ & 200 \\ & 100 \end{aligned}$ | $V$ $m V$ $V$ $m V$ $m V$ $V$ |
| Currents |  |  |  |  |  |
| Itot | Total supply current; - $\mathrm{l}_{8}=0$ | 15 | 20 | 30 | mA |
| $-\mathrm{I}_{8}$ | Current supplied from Pin 8 |  |  | 15 | mA |
| $I_{\text {SB }}$ | Stand-by current; $\mathrm{V}_{5-9}=0$ | 8 | 11 | 14 | mA |
| $\mathrm{I}_{5}$ | Current into Pin 5 | 1.0 | 1.5 | 2.0 | mA |
| 17 | Current into Pin 7 |  | 3.0 |  | mA |
| Power consumption |  |  |  |  |  |
| PC | $-l_{8}=0$ |  | 300 |  | mW |

## NOTES:

1. A stabilized supply voltage of 7 to 9 V can also be applied at Pins 5 and 6 (linked); for this application Pin 8 must not be connected.
2. The temperature coefficient of the stabilized voltage at Pin 8 is typically $-2.3 \mathrm{mV} /{ }^{\circ} \mathrm{C}$.

AC ELECTRICAL CHARACTERISTICS $V_{C C}=14.4 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{I}}=1 \mathrm{mV} ; \mathrm{f}_{\mathrm{O}}=10.7 \mathrm{MHz} ; \Delta \mathrm{f}= \pm 22.5 \mathrm{kHz} ; \mathrm{f}_{\mathrm{M}}=1 \mathrm{kHz}$, unless otherwise specified.

| SYMBOL | PARAMETER | LImits |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| IF part and ratio detector |  |  |  |  |  |
|  | Sensitivity at -3 dB before limiting (Pin 1); (without muting) ${ }^{1}$ | 105 | 150 | 210 | $\mu \mathrm{V}$ |
| $\begin{aligned} & S / N \\ & S / N \\ & S / N \\ & S / N \end{aligned}$ | Signal-to-noise S+N/S measured in a bandwidth of 60 Hz to 15 kHz at $\mathrm{V}_{1}=20 \mu \mathrm{~V}$ at $V_{1}=150 \mu \mathrm{~V}$ at $V_{1}=1 \mathrm{mV}$ at $V_{1}=10 \mathrm{mV}$ | 40 | $\begin{aligned} & 45 \\ & 65 \\ & 78 \\ & 80 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\begin{aligned} & \mathrm{v}_{\mathrm{O}} \\ & \mathrm{v}_{0} \end{aligned}$ | $\begin{gathered} \text { AF output voltage } \\ \Delta f= \pm 22.5 \mathrm{kHz} \\ \Delta \mathrm{f} \end{gathered}= \pm 75 \mathrm{kHz} \text {. }$ |  | $\begin{aligned} & 200 \\ & 600 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\begin{aligned} & \text { THD } \\ & \text { THD } \\ & \hline \end{aligned}$ | Total harmonic distortion $\begin{aligned} & \Delta f= \pm 22.5 \mathrm{kHz} \\ & \Delta \mathrm{f}= \pm 75 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 2.0 \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
| AMS AMS AMS | AM suppression $\begin{aligned} & f_{M}=1 \mathrm{kHz} ; m=0.3 \text { (for } \mathrm{AM} \text { ) } \\ & \mathrm{f}_{\mathrm{M}}=70 \mathrm{kHz} ; \Delta \mathrm{f}= \pm 22.5 \mathrm{kHz} \text { (for } \mathrm{FM} \text { ) } \\ & \text { at } \mathrm{V}_{1}=150 \mu \mathrm{~V} \\ & \text { at } \mathrm{V}_{1}=1 \mathrm{mV} \\ & \text { at } \mathrm{V}_{1}=10 \mathrm{mV} \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 50 \\ & 55 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Level detector circuit |  |  |  |  |  |
| $\begin{aligned} & V_{4-9} \\ & V_{4-9} \\ & V_{4-9} \\ & V_{4-9} \\ & V_{4-9} \end{aligned}$ | ```DC output voltage (Pin 4) at \(\mathrm{V}_{1}=200 \mu \mathrm{~V}\) at \(V_{1}=500 \mu \mathrm{~V}\) at \(V_{1}=1 \mathrm{mV}\) at \(V_{1}=3 \mathrm{mV}\) at \(V_{1}=10 \mathrm{mV}\)``` |  | $\begin{aligned} & 1.9 \\ & 2.8 \\ & 3.5 \\ & 5.0 \\ & 5.7 \end{aligned}$ |  | $\begin{aligned} & \text { v } \\ & \text { v } \\ & \text { v } \\ & \text { v } \\ & \text { v } \end{aligned}$ |
| Muting circuit (see also Figure 4) |  |  |  |  |  |
| ${ }^{\text {vo }}$ | Change in output voltage at $\mathrm{V}_{1}=3 \mu \mathrm{~V}$ (with and without muting) ${ }^{1}$ | 10 | 15 |  | dB |
| $\mathrm{V}_{\text {IN }}$ | Input voltage at a change in output voltage of $\leqslant 1 \mathrm{~dB}^{1}$ $\left(V_{1}\right.$ at $\left.\propto_{v o} \leqslant 1 \mathrm{~dB}\right)$ |  |  | 250 | $\mu \mathrm{V}$ |

## NOTE:

1 With muting $V_{4-9}<03 \mathrm{~V}$, without muting $\mathrm{V}_{4-9}=12$ to 6 V


TC13000S
NOTES:
Catalog number of detector coils
L1 312213820211
(TOKO 85ACS-4238A)
L2 312213820212
(TOKO 85ACS-4260SEJ)
Figure 1. FM Test Circuit


## FM/IF System



OP09170S
NOTE:
Measured in Test Circuit Figure 1
Figure 3. Level Detector DC Output Voltage (Pin 4) as a Function of the IF Input Voltage


TC13011S
Catalog number of detector coils
L1 312213820211 (TOKO 85ACS-4238A)
L2 312213820212 (TOKO 85ACS-4260SEJ)
FM Front-end ALPS MMK11E11

## NOTES:

1 Stereo application 220 pF
2 Stereo application 390pF
Figure 4. FM Channel for (Car) Radios Using the TEA5560 and a Ratio Detector With AA119 Germanium Diodes


OP09180S

## NOTES:

1. Without muting
2. With muting.
3. Reference level $0 \mathrm{~dB}=200 \mathrm{mV}$, and the total harmonic distortion (THD) as a function of the aerial input voltage $\left(V_{1}\right)$. Measured in Application Circuit
Figure 6 at $\Delta f= \pm 225 \mathrm{kHz}, f_{M}=1 \mathrm{kHz}$
Figure 5. Signal and Noise ( $\mathrm{S}+\mathrm{N}$ ) and Noise ( N )


OPO9190S
NOTE:
Measured in Application Circuit Figure 4
Figure 6. Level Detector DC Output Voltage (Pin 4) as a Function of the Aerial Input Voltage


TC13020S
Catalog number of detector coils
L1 312213820211 (TOKO 85ACS-4238A)
L2. 312213820212 (TOKO 85ACS-4260SEJ)
FM. Front-end ALPS MMK11E11

## NOTES:

1 Stereo application 220pF.
2. Stereo application 390 pF

3 Further detalled information on the use of silicon diodes is available on request
Figure 7. FM Channel for (Car) Radios Using the TEA5560 and a Ratio Detector With BA281 Silicon Diodes


NOTE:
Reference level $0 \mathrm{~dB}=245 \mathrm{mV}, \mathrm{AM}$ Suppression (AMS) and Total Harmonic Distortion (THD) as a function of the aerial input voltage $\left(V_{1}\right)$. Measured in Application Circuit Figure 7
at $\Delta f= \pm 22.5 \mathrm{kHz}, \mathrm{f}_{\mathrm{M}}=1 \mathrm{kHz}$, for $A M$ suppression $m=03, \Delta f= \pm 225 \mathrm{kHz}$
Figure 8. Signal and Noise ( $\mathbf{S}+\mathrm{N}$ ) and Noise ( N )

## Signetics

## Linear Products

## DESCRIPTION

The TDA1578A is a PLL stereo decoder based on the time-division multiplex principle.

## FEATURES

- Adjustable input and output voltage levels
- Automatic mono/stereo switching with hysteresis, controlled by both pilot signal and field strength level
- Analog control of mono/stereo changeover
- Pilot indicator driver
- Analog muting control
- Muting indicator driver
- Oscillator with decoupled frequency measurement output
- Electronic smoothing of the supply voltage


## APPLICATION

- PLL decoder

ORDERING INFORMATION

## TDA1578A PLL Stereo Decoder

## Product Specification

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 18 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | TDA1578AN |

PIN CONFIGURATION

| N Package |  |
| :---: | :---: |
| MUTE IND OUT 1 18 LEFT |  |
| PUST |  |
| PILOT IND OUT 2 |  |
| MUTE INPUT 3 3 16 RIGHT OUT |  |
| VCO IN/ 4 - 15 LEFT OUT |  |
| $\mathrm{V}_{\text {REF }} 5$ 5 14 MODE SEL |  |
| INPUT 6 | 13. PHASE |
| GND 7 | 12 COMP |
| $v_{\text {cc }} 8$ | $11 . \mathrm{vco} \mathrm{comp}$ |
| $\mathrm{V}_{\mathrm{cc}}$ BYPASS 9 | 10 vco |
|  |  |



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNITS |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage (Pin 8) | 20 | V |
| $\mathrm{~V}_{\text {IN }}$ | Input voltages (Pins 3, 4 and 5) | 0 to 12 | V |
| $\mathrm{~V}_{\text {OUT }}$ | Indicator driver output voltage | 24 | V |
| $\mathrm{I}_{\text {OUT }}$ | Indıcator driver output current | 30 | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Total power dissipation at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 12 | W |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -30 to +80 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{CA}}$ | Thermal resistance from crystal to <br> ambient | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

DC ELECTRICAL CHARACTERISTICS Input signal $m=100 \%(\Delta f= \pm 75 \mathrm{kHz})$, pilot signal $m=9 \%(\Delta f= \pm 675 \mathrm{kHz})$. Modulation frequency $1 \mathrm{kHz}, \mathrm{V}_{3-5}=\mathrm{V}_{4-5}=0 \mathrm{~V}$,
De-emphasizing time $t=50 \mu \mathrm{~s}$, oscillator adjusted to fosc at a pilot voltage $\mathrm{V}_{1}=0 \mathrm{~V}$, $T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified

| SYMBOL | PARAMETER | $v_{c c}$ (V) | LImits |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{Cc}}$ | Supply voltage range (Pın 8) |  | 75 | 8.5 | 18 | $\checkmark$ |
| $\begin{aligned} & \mathrm{I}_{\mathrm{cc}} \\ & \mathrm{I}_{\mathrm{cc}} \end{aligned}$ | Supply current (except output and indicator) Pin 8 | $\begin{aligned} & 8.5 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 21 \\ & 30 \end{aligned}$ | 40 | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \end{gathered}$ |
| $V_{\text {MUX (P-P) }}$ <br> $V_{\text {MUX (P-P) }}$ | $\begin{aligned} & \text { Nomınal multiplex input } \\ & \text { voltage (peak-to-peak value) } \\ & R_{I}=47 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 85 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 05 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
|  | Overdrive reserve of input at THD $=1 \%$ at $\mathrm{THD}=03 \%$ | $\begin{aligned} & 8.5 \\ & 15 \end{aligned}$ | $\begin{aligned} & 3 \\ & 3 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $V_{\text {O(RMS) }}$ <br> $V_{\text {O(RMS) }}$ <br> $V_{\text {O(RMS) }}$ <br> $V_{\text {O(RMS) }}$ | AF output voltage (RMS value; mono without pilot) $\begin{aligned} & R_{15-18}=R_{16-17}=15 \mathrm{k} \Omega \\ & R_{15-18}=R_{16-17}=24 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 85 \\ & 15 \\ & 8.5 \\ & 15 \end{aligned}$ |  | $\begin{gathered} 075 \\ 15 \\ 1.2 \\ 24 \end{gathered}$ |  | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
|  | Overdrive reserve of output ${ }^{1}$ $\mathrm{R}_{15-18}=\mathrm{R}_{16-17}=24 \mathrm{k} \Omega$ |  | 3 |  |  | dB |
| $\pm \Delta \mathrm{V}_{0} / \mathrm{V}_{\mathrm{O}}$ | Spread in output voltage levels ${ }^{1}$ |  |  |  | 1 | dB |
| $\pm \Delta \mathrm{V}_{15-16} / \mathrm{V}_{\mathrm{O}}$ | Difference of output voltage levels ${ }^{1}$ |  |  |  | 1 | dB |
| $\mathrm{R}_{\mathrm{O}}$ | Output resistance ${ }^{1}$ |  | low-ohmic |  |  |  |
| $\pm 10$ | Available output current Pins 15 and $16^{1}$ |  |  |  |  | mA |
| $\mathrm{V}_{15,16-7}$ | Modulation range at output (unloaded) ${ }^{1}$ |  |  | 1 to $V_{9-7}{ }^{-1}$ |  | $\checkmark$ |
| 10 | Internal current limitıng ${ }^{1}$ |  |  | 15 |  | mA |
| $\begin{aligned} & V_{15,16-7} \\ & V_{15,16-7} \\ & \hline \end{aligned}$ | DC output voltage $\mathrm{R}_{15-18}=\mathrm{R}_{16-17}=24 \mathrm{k} \Omega$ | $\begin{aligned} & 85 \\ & 15 \end{aligned}$ | $\begin{aligned} & 36 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 41 \\ & 7.7 \end{aligned}$ | $\begin{aligned} & 46 \\ & 8.4 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\begin{aligned} & -l_{17,18} \\ & -I_{17,18} \\ & \hline \end{aligned}$ | DC current (Pins 17 and 18) | $\begin{aligned} & 85 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 33 \\ & 23 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\begin{aligned} & \alpha \\ & \alpha \end{aligned}$ | Channel separation at $\mathrm{V}_{4-5}=0 \mathrm{~V}$ | $\begin{aligned} & 8.5 \\ & 15 \end{aligned}$ | $\begin{aligned} & 32 \\ & 39 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\begin{aligned} & \text { THD } \\ & \text { THD } \end{aligned}$ | Total harmonic distortion | $\begin{aligned} & 8.5 \\ & 15 \end{aligned}$ |  | $\begin{gathered} 0.1 \\ 004 \end{gathered}$ | $\begin{array}{ll} 03 \\ 0 & 1 \end{array}$ | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
| $\begin{aligned} & S / N \\ & S / N \end{aligned}$ | Signal-to-noıse ratıo $\mathrm{f}=20 \mathrm{~Hz}$ to 16 kHz | $\begin{aligned} & 8.5 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 87 \\ & 90 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |

DC ELECTRICAL CHARACTERISTICS (Continued) Input sıgnal: $m=100 \%$ ( $\Delta f= \pm 75 \mathrm{kHz}$ ); pilot signal: $m=9 \%$ ( $\Delta \mathrm{f}= \pm 6.75 \mathrm{kHz}$ ); Modulation frequency: $1 \mathrm{kHz} ; \mathrm{V}_{3-5}=\mathrm{V}_{4-5}=0 \mathrm{~V}$; De-emphasizing time: $t=50 \mu \mathrm{~s}$; oscillator adjusted to fosc at a pilot voltage $\mathrm{V}_{\mathrm{I}}=\mathrm{OV} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | LImits |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\begin{aligned} & \alpha_{19} \\ & \propto_{38} \\ & \alpha_{57} \\ & \alpha_{76} \\ & \\ & \alpha_{2} \\ & \propto_{2} \\ & \propto_{3} \\ & \alpha_{57(\text { VWF })} \end{aligned}$ | ```Carrier and harmonic suppression at the output pilot signal; \(f=19 \mathrm{kHz}^{1}\) subcarrier; \(f=38 \mathrm{kHz}^{1}\) \(\mathrm{f}=57 \mathrm{kHz}^{1}\) \(\mathrm{f}=76 \mathrm{kHz}{ }^{1}\) intermodulation \({ }^{1}\) \(\mathrm{f}_{\mathrm{M}}=10 \mathrm{kHz}\); spurious signal \(\mathrm{f}_{\mathrm{S}}=1 \mathrm{kHz}\) PLL-filter Figure \(1^{1}\) PLL-filter Figure \(2^{1}\) \(\mathrm{f}_{\mathrm{M}}=13 \mathrm{kHz}\); spurious signal \(\mathrm{f}_{\mathrm{S}}=1 \mathbf{k H z}{ }^{1}\) traffic radio (VWF) \({ }^{2}\); \(f=57 \mathrm{kHz}^{1}\)``` |  | 40 | $\begin{aligned} & 32 \\ & 50 \\ & 46 \\ & 60 \end{aligned}$ $\begin{aligned} & 50 \\ & 70 \end{aligned}$ $75$ $70$ |  | dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| $\propto_{67}$ | SCA (Subsidiary Communications Authorizatıon); $f=67 \mathrm{kHz}^{4,1}$ |  |  | 70 |  | dB |
| $\begin{aligned} & \alpha_{114} \\ & \alpha_{190} \end{aligned}$ | $\begin{aligned} \text { ACI (Adjacent Channel Interference) } \\ \begin{aligned} & \\ & f=114 \mathrm{kHz}^{1} \\ & f=190 \mathrm{kHz}^{1} \end{aligned} \end{aligned}$ |  |  | $\begin{aligned} & 80 \\ & 52 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\mathrm{RR}_{100}$ | Ripple rejection at the output; $f=100 \mathrm{~Hz}$; $\mathrm{V}_{\mathrm{CC}(\mathrm{RMS})}=100 \mathrm{mV}\left(\right.$ Pin 8) ${ }^{1}$ |  | 40 | 43 |  | dB |
| $\mathrm{V}_{9-7}$ | Voltage on filter capacitor without external load ${ }^{1}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.25$ |  | V |
| $\mathrm{R}_{9-8}$ | Source resistance ${ }^{1}$ |  | 6 | 8 | 10 | $\mathrm{k} \Omega$ |
| Mono/stereo control |  |  |  |  |  |  |
| $\begin{aligned} & V_{1(P-P)} \\ & V_{1(P-P)} \\ & V_{1(P-P)} \\ & V_{1(P-P)} \end{aligned}$ | ```Pilot threshold voltages (peak-to-peak values) for stereo 'ON' for mono 'ON'``` | $\begin{aligned} & 8.5 \\ & 15 \\ & 8.5 \\ & 15 \end{aligned}$ | $\begin{gathered} 6 \\ 12 \end{gathered}$ | $\begin{aligned} & 21 \\ & 43 \\ & 15 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 61 \end{aligned}$ | $\begin{aligned} & m V \\ & m V \\ & m V \\ & m V \end{aligned}$ |
| $\Delta \mathrm{V}_{1}$ | Switch hysteresis $\mathrm{V}_{\text {ION }} / \mathrm{V}_{\text {IOFF }}{ }^{1}$ |  |  | 3 |  | dB |
| tston $\mathrm{t}_{\text {MON }}$ | Switching time at $\mathrm{C}_{14-7}=0.22 \mu \mathrm{~F}$ for stereo ' $\mathrm{ON}^{1}{ }^{1}$ for mono 'ON' ${ }^{1}$ |  |  | $\begin{aligned} & 15 \\ & 27 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ms} \\ & \mathrm{~ms} \end{aligned}$ |
| External mono/stereo control ${ }^{5}$ (see Figure 12) |  |  |  |  |  |  |
| $\begin{aligned} & V_{14-7} \\ & V_{14-7} \\ & \text { or: }-V_{4-5} \end{aligned}$ | Switching voltage for external mono control | $\begin{aligned} & 8.5 \\ & 15 \end{aligned}$ | 315 |  | $\begin{aligned} & 0.7 \\ & 1.4 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{mV} \end{gathered}$ |
| $\begin{aligned} & -V_{4-5} \\ & -V_{4-5} \\ & \Delta V_{4-5} \\ & -V_{4-5} \\ & -V_{4-5} \end{aligned}$ | Control voltage for channel separation: $\begin{aligned} \propto & =6 \mathrm{~dB} \\ & \propto\end{aligned}$ | $\begin{aligned} & 8.5 \\ & 15 \\ & \\ & 8.5 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 120 \\ & 130 \\ & 70 \\ & 80 \\ & \hline \end{aligned}$ | $\pm 20$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\begin{aligned} & -V_{4-5} \\ & -V_{4-5} \\ & -V_{4-5} \\ & -V_{4-5} \end{aligned}$ | Control voltage for mono 'ON' for stereo 'ON' | $\begin{aligned} & 8.5 \\ & 15 \\ & 8.5 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 240 \\ & 270 \\ & 220 \\ & 250 \\ & \hline \end{aligned}$ |  | mV <br> mV <br> mV <br> mV |
| $\Delta \mathrm{V}_{4-7}$ | Control voltage difference for $\alpha=6 \mathrm{~dB}$; stereo 'ON' | 8.5 | 80 | 100 | 120 | mV |

DC ELECTRICAL CHARACTERISTICS (Continued) Input signal: $m=100 \%(\Delta f= \pm 75 \mathrm{kHz})$; pilot signal: $m=9 \%$ ( $\Delta \mathrm{f}= \pm 6.75 \mathrm{kHz}$ ); Modulation frequency' $1 \mathrm{kHz} ; \mathrm{V}_{3-5}=\mathrm{V}_{4-5}=0 \mathrm{VV}$; De-emphasizing time. $\mathrm{t}=50 \mu$; oscillator adjusted to fosc at a pilot voltage $\mathrm{V}_{1}=\mathrm{OV} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | $v_{c c}$ <br> (V) | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Muting circuit ${ }^{5}$ (see Figure 13) |  |  |  |  |  |  |
| $\begin{aligned} & -V_{3-5} \\ & -V_{3-5} \\ & \Delta V_{3-5^{1}} \\ & -V_{3-5} \\ & -V_{3-5} \end{aligned}$ | Control voltage for an attenuation: $\propto=3 \mathrm{~dB}$ $\alpha=26 \mathrm{~dB}$ | $\begin{aligned} & 8.5 \\ & 15 \\ & \\ & 8.5 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 140 \\ & 145 \\ & \pm 20 \\ & 255 \\ & 270 \end{aligned}$ |  | mV mV mV mV mV |
| $\ldots$ | $\begin{aligned} & \text { Attenuation } \\ & \text { with } V_{3-5}=0 \mathrm{~V}^{1} \\ & \text { with }-V_{3-5}=450 \mathrm{mV}^{1} \end{aligned}$ |  |  | 80 | 0.2 | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\mathrm{I}_{1}$ | LED driver output current at an attenuation: $\propto=3 \mathrm{~dB}{ }^{1}$ |  | 1.2 | 1.7 | 2.2 | mA |
| $\begin{aligned} & -V_{3-5} \\ & -V_{3-5} \end{aligned}$ | Control voltage for $I_{1}=200 \mu \mathrm{~A}$ | $\begin{aligned} & 8.5 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 160 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Control inputs |  |  |  |  |  |  |
| $\mathrm{V}_{3,4,5-7}$ | Recommended voltage range ${ }^{1}$ |  | 0 |  | 4 | V |
| $\mathrm{l}_{3,4,5}$ | Input bias current ${ }^{1}$ |  |  | 10 | 100 | nA |
| Indicator driver |  |  |  |  |  |  |
| $\begin{aligned} & V_{1-7 S A T} \\ & V_{2-7 S A T} \end{aligned}$ | Output saturation voltages at $I_{1}=20 \mathrm{~mA} ; \mathrm{V}_{3-5}=0 \mathrm{~V}^{1}$ at $I_{2}=20 \mathrm{~mA}^{1}$ |  |  | $\begin{aligned} & 1.2 \\ & 0.5 \end{aligned}$ | $\begin{gathered} 1.8 \\ 1 \end{gathered}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| $\mathrm{l}_{1,2}$ | Output leakage current at $V_{1,2-7}=24 V^{1}$ |  |  | 20 |  | $\mu \mathrm{A}$ |
| vCO |  |  |  |  |  |  |
| fosc | Oscillator frequency adjustable with $\mathrm{R}_{10-71}$ |  |  | 76 |  | kHz |
| fosc | Spread of free-running frequency at nomınal external circuitry ${ }^{1}$ |  | 71 |  | 82 | kHz |
| $\begin{aligned} & \mathrm{TC} \\ & \Delta \mathrm{f}_{\mathrm{OSC}} / \Delta \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | Free-running frequency ${ }^{6}$ dependency with temperature ${ }^{1}$ with supply voltage ${ }^{1}$ |  |  | $1 \times 10^{-4}$ | 400 | $\begin{aligned} & { }^{\circ} \mathrm{C}^{-1} \\ & \mathrm{~Hz} / \mathrm{V} \end{aligned}$ |
| $\Delta \mathrm{f} / \mathrm{f}$ | Capture and holding range for a pilot input voltage $\mathrm{V}_{\mathrm{PIL}}=0.5 \times \mathrm{V}_{\mathrm{PIL}} \mathrm{NOM}{ }^{1}$ |  | $\pm 2$ |  |  | \% |
| $\mathrm{S}_{\text {TOT }}$ | PLL control slope (total) ${ }^{1}$ |  |  | 4.5 |  | kHz/ $\mu \mathrm{s}$ |
| $V_{10-7}$ <br> or: | DC voltage at Pin $10^{1}$ |  |  | $\stackrel{2.1}{3.2 V_{B E}}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| $\begin{aligned} & \mathrm{V}_{4-7} \\ & \text { or: } \end{aligned}$ | Frequency measuring point; internal switching threshold ${ }^{1}$ |  |  | $\begin{gathered} { }_{9}^{6} \\ 9 V_{B E} \end{gathered}$ |  | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\mathrm{V}_{4-7(\mathrm{P}-\mathrm{P})}$ | Output voltage (peak-to-peak value) at $\operatorname{Pin} 4 ; \mathrm{R}=4.7 \mathrm{k} \Omega^{1}$ |  |  | 350 |  | mV |
| $\mathrm{R}_{4-7}$ | Output resistance ${ }^{1}$ |  |  | 5 |  | k $\Omega$ |

NOTES:
$1 \mathrm{~V}_{\mathrm{CC}}=85$ or 15 V
2 Intermodulation suppression (BFC Beat-Frequency Components)
$\alpha_{2}=\frac{\left.V_{O} \text { (signal) (at } 1 \mathrm{kHz}\right)}{V_{O} \text { (spurious) (at } 1 \mathrm{kHz} \text { ) }} ; \mathrm{f}_{\mathrm{S}}=(2 \times 10 \mathrm{kHz})-19 \mathrm{kHz}$
$\alpha_{3}=\frac{\left.V_{\mathrm{O}} \text { (signal) (at } 1 \mathrm{kHz}\right)}{V_{\mathrm{O}} \text { (spurious) (at } 1 \mathrm{kHz} \text { ) }}$, f $=(3 \times 13 \mathrm{kHz})-38 \mathrm{kHz}$
measured with $91 \%$ mono signal, $f_{M}=10$ or $13 \mathrm{kHz}, 9 \%$ pilot signal

## PLL Stereo Decoder

3. Traffic radio (VWF) suppression
$\alpha_{57}(\mathrm{VWF})=\frac{V_{O} \text { (signal) (at } 1 \mathrm{kHz} \text { ) }}{V_{0} \text { (spurious) (at } 1 \mathrm{kHz} \pm 23 \mathrm{kHz} \text { ) }}$
measured with: $91 \%$ stereo signal; $f_{M}=1 \mathrm{kHz} ; 9 \%$ pilot signal; $5 \%$ traffic subcarrier ( $f=57 \mathrm{~Hz}, f_{M}=23 \mathrm{~Hz} A M, m=60 \%$ ).
4. ACl (Adjacent Channel Interference)
$\alpha_{114}=\frac{V_{0} \text { (signal) (at } 1 \mathrm{kHz} \text { ) }}{V_{\mathrm{O}} \text { (spurious) (at } 4 \mathrm{kHz} \text { ) }} ;$ fs $=110 \mathrm{kHz}-(3 \times 38 \mathrm{kHz})$
$\propto_{190}=\frac{V_{0} \text { (signal) (at } 1 \mathrm{kHz} \text { ) }}{V_{\mathrm{O}} \text { (spurious) (at } 4 \mathrm{kHz} \text { ) }} ;$ f $=186 \mathrm{kHz}-(5 \times 38 \mathrm{kHz})$
measured with: $90 \%$ mono signal; $f_{M}=1 \mathrm{kHz} ; 9 \%$ plot signal; $1 \%$ spurious signal ( $f_{S}=110$ or 186 kHz , unmodulated).
5. SCA (Subsidiary Communication Authorization)
$\alpha_{67}=\frac{V_{0} \text { (signal) (at } 1 \mathrm{kHz} \text { ) }}{V_{0} \text { (spurious) (at } 9 \mathrm{kHz} \text { ) }} ;$ fs $=(2 \times 38 \mathrm{kHz})-67 \mathrm{kHz}$ )
measured with: $81 \%$ mono signal; $f_{M}=1 \mathrm{kHz} ; 9 \%$ pilot signal; $10 \%$ SCA-subcarrier ( $f_{S}=67 \mathrm{kHz}$, unmodulated).
6. Assuming $V_{T}=\frac{k \times T}{q}=28.6 \mathrm{mV}$ at $T_{J}=330^{\circ} \mathrm{C}$
7. The effects of external components are not taken into account.

## APPLICATION NOTES

1. When mono/stereo control and muting control are not used, Pins 3,4 and 5 have to be grounded.
2. In a receiver, channel separation adjustment can be obtained by:
a. A capacitor at Pin 12 ( $\mathrm{C}_{12-7}$ ): phasing $19 / 38 \mathrm{kHz}$
b. RC or LCR filter at the input: frequency response compensation $\left(V_{G}=f(\omega)\right)$
c. Feeding the output signals of the output amplifier to the inputs of the other channel.
3. PLL-filter for reduced intermodulation ( $\alpha_{2}$ ); see Figure 2.
4. External mono 'ON' switch; see Figure 3.
5. Switching 'OFF' the oscillator; see Figure 4.


Figure 1. PLL-filter for $\alpha_{2}=70 \mathrm{~dB}$ at $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$




Figure 4. Signal Handling Range at the Input for $\mathrm{I}_{6 \mathrm{NOM}}$ $( \pm 75 \mathrm{kHz}) ; \mathrm{V}_{9-7}=\mathrm{V}_{\mathrm{Cc}}$


Figure 6. DC Current in the Feedback Loop of the Output Amplifier


Figure 5. Supply Current Consumption at $\mathbf{V}_{9-7}=\mathrm{V}_{\mathrm{CC}}$


Figure 7. Total Harmonic Distortion (THD) as a Function of the Peak-to-Peak Input Current at Pin 6; $\mathrm{V}_{\mathrm{cC}}=15 \mathrm{~V}$; $\mathrm{f}_{\mathrm{M}}=\mathbf{1 k H z} ; \mathrm{V}_{\mathbf{3 - 5}}=\mathrm{V}_{\mathbf{4 - 5}}=\mathbf{0 V}$

## PLL Stereo Decoder

TDA1578A


Figure 8. Total Harmonic Distortion (THD) as a function of the Modulation Frequency ( $\mathrm{f}_{\mathrm{M}}$ )


Figure 10. Phase Shift Between Pilot Signal at the Input and the Internal Carrier Processing as a Function of $\mathrm{C}_{\mathbf{1 2 - 7}}$


Figure 9. Channel Separation ${ }^{( }$) as a Function of the Modulation Frequency ( $f_{M}$ ); $V_{c c}=15 \mathrm{~V} ; \mathrm{R}_{\mathbf{I}}=47 \mathrm{k} \Omega$; $\mathrm{V}_{4-5}=0 \mathrm{~V}$


NOTES:
OP09020S
$V_{C C}=85 \mathrm{~V}$
$V_{C C}=15 \mathrm{~V}$
Figure 11. Mono/Stereo Control at $\mathbf{f}_{\mathrm{M}}=\mathbf{k H z} ;{ }^{\infty}$ is the Channel Separation

## PLL Stereo Decoder



NOTES:
$---22 \mathrm{~V} / 1 \mathrm{k} \Omega$
$-14 \mathrm{~V} / 680 \Omega$
$--10 \mathrm{~V} / 680 \Omega$
OP09030S

$V_{0}$ in dB curves $\qquad$
Figure 12. Muting ( $\mathbf{V}_{0}$ ) and Muting Indicator Current ( $\mathbf{I}_{1}$ ) as a Function of $\mathbf{V}_{\mathbf{3 - 5}}$


## NOTES:

$-\ldots R_{B I A S 1}=680 \Omega$.
$R_{\text {BIAS } 1}=$ matched
Figure 13. Muting Indicator Current; $\mathrm{V}_{\mathrm{CC}}=8.5$ to 15 V ; $\mathrm{V}_{\mathrm{PL}}=14 \mathrm{~V}$


TC12930
NOTES:
1 At $V_{(H F)}=100 \mu \mathrm{~V}$ with P 1 to $\propto=6 \mathrm{~dB}$ (channel separation)
2 At $V_{(H F)}=15 \mu \mathrm{~V}$ with P2 to $V_{O(A F)}=-3 \mathrm{~dB}$
Figure 14. Application Information for External Circuitry to Provide External Mono/Stereo and Muting Control


Figure 15. Typical Application Circuit Using TDA1578A for $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$

## Signetics

## Linear Products

## DESCRIPTION

The TDA7040T is a low voltage PLL stereo decoder designed for low power portable FM stereo radios.

TDA7040
Low Voltage PLL Stereo Decoder

Preliminary Specification

## FEATURES

- 4-Pole LP filter with a 70kHz corner frequency to suppress unwanted out-of-band input signals
- Integrated 228 kHz oscillator
- Pilot presence detector and soft mono/stereo blend
- Built-in interference suppression
- External stereo lamp driver
- Chooseable gain


## APPLICATIONS

- Portable radio
- PLL


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 8 -Pin Plastic SO (SO-8; SOT-96A) | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | TDA7040TD |

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 7 | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -10 to +70 | ${ }^{\circ} \mathrm{C}$ |

## BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{C C}=3 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range |  | 1.8 | 3.0 | 6.0 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply current | Without input signal |  | 3 | 4 | mA |
| Vout | Output voltage | $\begin{gathered} V_{I N}(L+R)=120 \mathrm{mV}_{(\text {RMS })} \\ f=1 \mathrm{kHz} \end{gathered}$ |  | 240 |  | $\mathrm{mV}_{\text {(RMS }}$ |
|  | Channel balance | $\mathrm{V}_{\text {IN }}(L+R)=40 \mathrm{mV}_{\text {RMS }} \mathrm{f}=1 \mathrm{kHz}$ |  | 0 | 1 | dB |
| Rout | Output resistance |  |  | 5 |  | $\mathrm{k} \Omega$ |
| THD | Total harmonic distortion | $\begin{gathered} V_{\text {IN }}(L+R)=40 \mathrm{~m}_{\mathrm{RMS}} \\ f=1 \mathrm{kHz} \end{gathered}$ |  | 0.1 | TBD | \% |
| THD | Total harmonic distortion | $\begin{gathered} V_{\mathbb{I N}}(L+R)=40 \mathrm{~m} V_{\text {(RMS) }} \\ f=1 \mathrm{kHz} \\ V_{C C}=12 \mathrm{mV} V_{\text {RMS }} \end{gathered}$ |  | 0.3 | TBD | \% |
| S/N | Signal-to-noise ratio | $\begin{gathered} V_{\mathbb{I N}}(L+R)=120 \mathrm{mV} V_{\text {RMS }} \\ f=1 \mathrm{kHz} \end{gathered}$ |  | 70 |  | dB |
| S/N | Signal-to-noise ratio | $\begin{gathered} V_{I N}(L+R)=120 \mathrm{mV} V_{\text {RMS }} \\ f=1 \mathrm{kHz} \\ V_{C C}=12 \mathrm{mV} V_{\text {RMS }} \end{gathered}$ |  | 70 |  | dB |
| SEP | Channel separation | $\begin{gathered} V_{\text {IN }}(L+R) 40 \mathrm{~m} V_{\text {RMS }} \\ f=1 \mathrm{kHz} \\ V_{C C}=12 \mathrm{mV} V_{\text {RMS }} \end{gathered}$ | TBD | 40 |  | dB |
|  | Capture range | $V_{C C}=12 \mathrm{mV} \mathrm{V}_{\text {RS }}$ |  | $\pm 3$ |  | \% |
|  | Carrier leak 19kHz | $\begin{gathered} V_{\text {IN }}(L+R)=120 \mathrm{mV}_{\text {RMS }} \\ f=1 \mathrm{kHz} \\ V_{C C}=12 \mathrm{mV} V_{\text {RMS }} \end{gathered}$ |  | 30 |  | dB |
|  | Carrier leak 38kHz | $\begin{gathered} V_{I N}(L+R) 120 \mathrm{mV}_{\mathrm{RMS}} \\ \mathrm{f}=1 \mathrm{kHz} \\ \mathrm{~V}_{\mathrm{CC}} 12 \mathrm{mV} \mathrm{~V}_{\mathrm{RMS}} \\ \hline \end{gathered}$ |  | 50 |  | dB |
|  | SCA rejection | $\begin{gathered} V_{\text {IN }}(L+R) 120 \mathrm{mV}_{\text {RMS }} \\ f=1 \mathrm{kHz} ; V_{C C}=12 \mathrm{mV}_{\text {RMS }} \\ V_{\text {SCA }}=12 \mathrm{mV} V_{\text {RMS }} ; f=67 \mathrm{kHz} \end{gathered}$ |  | 70 |  | dB |
|  | ACl suppression 114 kHz | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}(\mathrm{~L}+\mathrm{R})=120 \mathrm{~m} \mathrm{~V}_{\mathrm{RMS}} \\ \mathrm{f}=1 \mathrm{kHz} \\ \mathrm{~V}_{\mathrm{CC}}=12 \mathrm{~m} V_{\mathrm{RMS}} \\ \mathrm{~V}_{\mathrm{ACI}}=1.3 \mathrm{~m} \mathrm{~V}_{\mathrm{RMS}} \\ \hline \end{gathered}$ |  | 90 |  | dB |
|  | ACl suppression 190 kHz |  |  | 85 |  | dB |
| $\propto 57$ | Traffic radıo (VWF) suppression ${ }^{1}$ |  |  | 75 |  |  |

## NOTE:

1. Traffic radıo (VWF) suppression
$\alpha 57(\mathrm{VWF})=\frac{\left.V_{\mathrm{O} \text { (signal) }} \text { (at } 1 \mathrm{kHz}\right)}{\mathrm{V}_{\mathrm{O} \text { (spurious) }} \text { (at } 1 \mathrm{kHz} \pm 23 \mathrm{~Hz} \text { ) }}$
measured with $91 \%$ stereo signal; $f_{M}=1 \mathrm{kHz} ; 9 \%$ pilot signal; $5 \%$ traffic sub-carrier ( $f=57 \mathrm{~Hz}, \mathrm{f}_{M}=23 \mathrm{~Hz} A M, m=60 \%$ ).

## TDA7040T and TDA7021T RADIO SPECIFICATION1, 2

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| THD | Total harmonic distortion | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=(\mathrm{L}+\mathrm{R}) \text { Signáal } \\ \mathrm{f}_{\text {MOD }}=1 \mathrm{kHz} \\ \text { Pilot On } \end{gathered}$ |  | 0.5 |  | \% |
| THD | Total harmonic distortion | $\begin{gathered} \mathrm{V}_{\text {IN }}=\mathrm{L}-\text { Signal } \\ \mathrm{f}_{\text {MOD }}=1 \mathrm{kHzz} \\ \text { Pilot On } \end{gathered}$ |  | 1.0 |  | \% |
| S/N | Signal-to-noise ratio | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=(L+R) \text { Signal } \\ \mathrm{f}_{\text {MOD }}=1 \mathrm{kHz} \\ \text { Pilot Off } \end{gathered}$ |  | 56 |  | dB |
| S/N | Signal-to-norse ratıo | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=\mathrm{L}-\text { Signal } \\ \mathrm{f}_{\text {MOD }}=1 \mathrm{kHzz} \\ \text { Pilot On } \end{gathered}$ |  | 50 |  | dB |
| SEP | Channel separation | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=\mathrm{L}-\text { Signal } \\ \mathrm{f}_{\text {MOD }}=1 \mathrm{kHz} \\ \text { Pilot On } \end{gathered}$ |  | 26 |  | dB |
| SEP | Channel separation end of RF-band | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=\mathrm{L}-\text { Signal } \\ \mathrm{f}_{\mathrm{MOD}}=1 \mathrm{kHz} \\ \text { PIlot On } \\ \mathrm{f}_{\mathrm{RF}}=87 \mathrm{MHz} \end{gathered}$ |  | 14 |  | dB |
| $V_{\text {OUT }}$ | Output voltage | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=(\mathrm{L}+\mathrm{R}) \text { Signal } \\ \mathrm{f}_{\mathrm{MOD}}=1 \mathrm{kHz} \\ \text { Pilot Off } \end{gathered}$ |  | 80 |  | $m V_{\text {RMS }}$ |

## NOTES:

1 Noise measured unweighted 400 Hz to 15 kHz
2 Conditions unless otherwise specified VHF $=1 \mathrm{mV}_{\text {RMS }}, \mathrm{f}_{\mathrm{HF}}=97 \mathrm{MHz}, \mathrm{f}_{\mathrm{DEV}}=225 \mathrm{kHz}, \mathrm{f}_{\text {DEV PILOT }}=675 \mathrm{kHz}$


Figure 1. Test Circuit


Figure 2. Channel Separation vs Frequency


Figure 3. Application Diagram

## Low Voltage PLL Stereo Decoder



Figure 4. Signal-to-Noise and Separation Behavior of Application in Figure 3


Figure 5. Channel Separation vs AF

## Signetics

Linear Products

## DESCRIPTION

The TEA5581 is a PLL stereo decoder with cassette head amplifiers especially for car radios. It has SDS circuitry where for car radios. It has SDS circuitry where
fluctuating signal strength can cause demodulation noise and distortion. The stereo decoder is compensated for a typical IF filter with a roll-off frequency of 50 kHz ( 2 dB down at 38 kHz ). (2dB down

## Preliminary Specification

## FEATURES

- A voltage-controlled oscillator
- A pilot presence detector and an automatic mono/stereo switch
- A matrix and two amplifiers for the left and right output signal
- Two output buffers with 10dB gain and low output impedance
- Mute circuit
- A source selector for radio or cassette
- An input amplifier of which the gain can be adjusted by means of an external input resistor
- A pilot cancelling circuit for an extra suppression of the pilot signal of 15 dB
- An SDS circuit (Signal Dependent Stereo) for a smooth change over from stereo to mono at weak tuner input signals


## APPLICATIONS

- Auto radios
- Stereo receivers

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $16-$ Pin Plastic DIP (SOT-38) | $-30^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ | TEA5581N |

PIN CONFIGURATION

| N Package |  |  |
| :---: | :---: | :---: |
| $\begin{array}{r} \text { CASS IN } \\ \text { (R) } \\ \text { DTEREO } \\ \text { DECOUT } \\ \hline 2 \\ \text { LED DRIVER } \\ \hline \end{array}$ |  | 16 (R) OUT |
|  |  | 15 muxin |
|  |  | 14 LLISTEREO |
|  |  | 13 CASSIN |
|  |  | 12 (L)OUT |
|  |  | 11.1 mute |
|  |  | $10.10{ }^{\text {RADIOICASS }}$ |
|  |  | 9. $\mathrm{v}_{\mathrm{cc}}$ |
|  | TOP VIEW CD11851s |  |
|  |  |  |

## PLL Stereo Decoder

TEA5581

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Operating ambient temperature range | -30 to +80 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | see derating curve |  |
| $\mathrm{V}_{3-5}$, | Supply voltage (Pin 3 and Pin 9) | 18 | V |
| $\mathrm{~V}_{9-5}$ |  |  |  |
| $\mathrm{I}_{3}$ | LED driver (peak current) | 75 | mA |

DERATING CURVE


OP13980S
NOTE:
Thermal resistance of SOT-38 is $\theta_{\mathrm{JA}}=75^{\circ} \mathrm{C} / \mathrm{W}$

## PLL Stereo Decoder

## ELECTRICAL SPECIFICATION AND OPERATING CHARACTERISTICS

All voltages with reference to Pin 5.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{Cc}}$ | Operating supply voltage | 7.0 | 8.5 | 16 | V |

DC ELECTRICAL CHARACTERISTICS Measured in test set-up at $V_{C C}=8.5 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $I_{\text {TOT }}$ | Current consumption (without LED driver) |  | 15 |  | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation |  | 125 |  | mW |
| $\begin{aligned} & V_{15-5} \\ & V_{16-5,12-5} \end{aligned}$ | Voltage on Pin 15 Pins 16, 12 |  | $\begin{aligned} & 2.0 \\ & 3.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\begin{aligned} & -l_{14} \\ & -l_{2} \end{aligned}$ | DC current Pin 14 Pin 2 | $\begin{aligned} & 195 \\ & 195 \end{aligned}$ | $\begin{aligned} & 275 \\ & 275 \end{aligned}$ | $\begin{aligned} & 390 \\ & 390 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| $-I_{3}$ | Output current Pin 3 |  |  | 20 | mA |
| $\mathrm{V}_{7}$ | Switch 'VCO-OFF' voltage (Pin 7) |  | 22 |  | V |
| $\mathrm{I}_{7}$ | Current (Pin 7) |  |  | 50 | $\mu \mathrm{A}$ |

## AF CONDITIONS

Input MUX signal is $1 V_{p-p}=1 \mathrm{kHz}$;
$\mathrm{f}_{\mathrm{OSC}}=228 \mathrm{kHz}$ at $\mathrm{V}_{1}=0 \mathrm{~V}$, unless otherwise roll-off network of 50 kHz ( 2 dB down at specified. (All figures are measured with a 38 kHz ) at the input.
$V_{\text {PILOT }}=32 \mathrm{mV}$ (9\%), oscillator adjusted to
AC ELECTRICAL CHARACTERISTICS All parameters are measured in the circuit at nominal supply voltage $\left(\mathrm{V}_{\mathrm{CC}}=8.5 \mathrm{~V}\right)$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $A_{V}$ | Gain input amplifier |  |  | 20 | dB |
| $\mathrm{Z}_{1}$ | Input impedance (external) |  | 47 |  | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{1}$ | Maximum input voltage |  |  | TBD | $\mathrm{V}_{\mathrm{P} \text { - }}$ |
| $\mathrm{A}_{\mathrm{V}}$ | Gain output buffers |  | 10 |  | dB |
| $V_{0} 12,16$ | Maxımum output voltage (THD $\leqslant 1 \%$ ) |  |  | TBD | $\mathrm{V}_{0}$ |
| $\mathrm{Z}_{0}$ | Output impedance (Pin 12, Pin 16) |  |  | 500 | $\Omega$ |
| $\mathrm{z}_{\mathrm{L}}$ | Maximum load impedance | 5.0 |  |  | k $\Omega$ |
| $\propto$ muting | Muting level |  | 90 |  | dB |
| $\propto$ | Source selector |  | 90 |  | dB |
| Overall performance |  |  |  |  |  |
| $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}$ | Overall gain (mono) | 10 | 11 | 12 | dB |
| $\mathrm{V} 12=\mathrm{V} 16$ | AF output voltage (RMS) mono | 1.1 | 1.25 |  | V |
| THD | Total harmonıc distortionat $\mathrm{V}_{\mathrm{OUT}}=1.2 \mathrm{~V}_{\text {RMS }}{ }^{1}$ |  |  | 0.5 | \% |
| $V_{\text {OUT }} 12,16$ | Output voltage for THD $=1 \%$ |  |  | TBD | V |
| $\frac{V_{\text {OUT }} 12}{v_{\text {OUT }} 16}$ | Output channel unbalance |  | 0.2 | 1 | dB |
| $\propto$ | Channel separation ( $L=1 ; R=0$ ) | 26 | 40 |  | dB |
| $\begin{aligned} & S / N \\ & S / N \end{aligned}$ | Signal-to-noise ratio Bandwidth 20 Hz to 16 kHz Bandwidth DINA |  | $\begin{aligned} & 76 \\ & 82 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| SDS control |  |  |  |  |  |
| V4 | 10dB channel separation |  | 1.0 |  | V |
| V4 | Full stereo (channel separation $\geqslant 26 \mathrm{~dB}$ ) |  | 1.2 |  | V |
| V4 | Full mono (channel separation $\leqslant 1 \mathrm{~dB}$ ) |  | 0.8 |  | V |
| Stereo/mono switch ( $\mathrm{R6}$-5 $=180 \mathrm{k}$ ) ${ }^{2}$ |  |  |  |  |  |
| $\mathrm{V}_{1}$ | For switching to stereo |  | 14 | 20 | mV |
| $V_{1}$ | For switching to mono | 4 |  |  | mV |
| $\Delta V_{1}$ | Hysteresis |  | 4 |  | mV |

AC ELECTRICAL CHARACTERISTICS (Continued) All parameters are measured in the circuit at nominal supply voltage $\left(V_{C C}=8.5 \mathrm{~V}\right)$ and $T_{A}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Carrier and harmonic suppression at the output ${ }^{3}$ |  |  |  |  |  |
| $\propto 19$ | Pilot signal; $f=19 \mathrm{kHz}$ $(R 6-5=180 \mathrm{k} \Omega)^{2}$ | 32 | 40 |  | dB |
| $\begin{aligned} & \propto 38 \\ & \propto 57 \\ & \propto 228 \end{aligned}$ | $\begin{aligned} \text { Subcarrier; } & f=38 \mathrm{kHz} \\ & f=57 \mathrm{kHz} \\ & f=228 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 45 \\ & 50 \\ & 75 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\propto 2$ $\propto 3$ | $\begin{aligned} & \text { Intermodulation } \\ & f_{M}=10 \mathrm{kHz} \text {, spurious signal } \\ & f_{S}=1 \mathrm{kHz} \\ & f_{M}=13 \mathrm{kHz} \text {; spurious signal } \\ & f_{S}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ |  | dB <br> dB |
| $\propto 57($ VWF) | Traffic radıo (VWF) suppression $f=57 \mathrm{kHz}{ }^{5}$ |  | 80 |  | dB |
| $\propto 67$ | SCA (subsidiary communıcatıons authorization) $\mathrm{f}=67 \mathrm{kHz}{ }^{6}$ |  | 70 |  | dB |
| $\begin{aligned} & \propto 114 \\ & \propto 190 \end{aligned}$ | $\begin{aligned} & \text { ACl (adjacent channel interference) }{ }^{7} \\ & f=114 \mathrm{kHz} \\ & f=190 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 90 \\ & 60 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| RR100 RR100 | Ripple rejection $\begin{aligned} & \left(f=100 \mathrm{~Hz} ; \mathrm{V}_{\text {RIPPLE }}=100 \mathrm{mV}\right) \\ & \text { at } \mathrm{V} 9=85 \mathrm{~V} \\ & \text { at } \mathrm{V} 9=7.0 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 46 \\ \text { TBD } \end{gathered}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| VCO (voltage-controlled oscillator) |  |  |  |  |  |
| fosc | Oscillator frequency adjustable with R8 |  | 228 |  | kHz |
| $\Delta \mathrm{f} / \mathrm{f}$ | Capture range (deviation from 228 kHz center frequency) $V_{\text {PILOT }}=32 \mathrm{mV}$ |  | 4 |  | \% |
| $\mathrm{T}_{\mathrm{C}}$ | Temperature drift (uncompensated) |  | +200 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Muting circuit (Pin 11) |  |  |  |  |  |
| $\begin{aligned} & V_{\text {Dlow }} \\ & -I_{\text {Dlow }} \end{aligned}$ | Input voltage (mute "on') current (mute "on') | 25 | 10 | 0.8 | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \end{gathered}$ |
| $V_{\text {Dhigh }}$ IDhigh | Input voltage (mute '"off') current (mute 'off') | 20 |  | $\begin{gathered} 8.0 \\ \text { TBD } \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \end{gathered}$ |

## PLL Stereo Decoder

AC ELECTRICAL CHARACTERISTICS (Continued) All parameters are measured in the circuit at nominal supply voltage ( $\mathrm{V}_{\mathrm{CC}}=8.5 \mathrm{~V}$ ) and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Source selector (Pin 10) switching level |  |  |  |  |  |
| $\begin{aligned} & V_{\text {Clow }} \\ & \text { - IClow } \end{aligned}$ | Cassette-to-Radio | 25 | 10 | 0.8 | $\begin{gathered} V \\ \mu \mathrm{~A} \end{gathered}$ |
| $\mathrm{V}_{\text {Chigh }}$ IChigh | Radio-to-Cassette | 2.0 |  | $\begin{gathered} 8.0 \\ \text { TBD } \end{gathered}$ | $\begin{gathered} V \\ \mu \mathrm{~A} \end{gathered}$ |

NOTES:

1. Guaranteed for mono, mono + pilot, stereo.
2. Also adjustable.
3. Reference output voltage at 1 kHz (measured channel R (Pin 2)).
4. Intermodulation suppression (BFC: Beat-Frequency Components):

$$
\begin{aligned}
& \alpha 2=\frac{V_{O}(\text { signal }) \text { at } 1 \mathrm{kHz}}{V_{O}(\text { spurious }) \text { a } t 1 \mathrm{kHz}}: \mathrm{f}_{\mathrm{S}}=(2 \times 10 \mathrm{kHz})-19 \mathrm{kHz} \\
& \propto 3=\frac{V_{O} \text { (signal) at } 1 \mathrm{kHz}}{V_{O} \text { (spurious) at } 1 \mathrm{kHz}}: \mathrm{f}_{\mathrm{S}}=(3 \times 13 \mathrm{kHz})-38 \mathrm{kHz}
\end{aligned}
$$

measured with: $91 \%$ mono signal; $\mathrm{f}_{\mathrm{M}}=10$ or $13 \mathrm{kHz} ; 9 \%$ pilot signal.
5. Traffic radıo (VWF) suppression.

$$
\alpha 57(\mathrm{VWF})=\frac{V_{O} \text { (signal) at } 1 \mathrm{kHz}}{V_{\mathrm{O}} \text { (spurious) at } 1 \mathrm{kHz} \pm 23 \mathrm{~Hz}}
$$

measured with. $91 \%$ stereo signal; $f_{M}=1 \mathrm{kHz} ; 9 \%$ pilot signal; $5 \%$ traffic subcarrier ( $f=57 \mathrm{kHz} ; 60 \%$ AM modulated with $f$ mod. 23 Hz ).
6. SCA (Subsidiary Communications Authorization):
$\alpha 67=\frac{V_{0} \text { (signal) at } 1 \mathrm{kHz}}{V_{\mathrm{O}} \text { (spurious) at } 9 \mathrm{kHz}} ; \mathrm{f}_{\mathrm{S}}=(2 \times 38 \mathrm{kHz})-67 \mathrm{kHz}$
measured with: $81 \%$ mono signal; $f_{M}=1 \mathrm{kHz} ; 9 \%$ pilot signal; $10 \%$ SCA-subcarrier ( $f_{S}=67 \mathrm{kHz}$, unmodulated).
7. ACl (Adjacent Channel Interference):
$\alpha 114=\frac{V_{O} \text { (signal) at } 1 \mathrm{kHz}}{V_{O} \text { (spurious) at } 4 \mathrm{kHz}} ; \mathrm{f}_{\mathrm{S}}=110 \mathrm{kHz}-(3 \times 38 \mathrm{kHz})$
$\alpha 190=\frac{V_{O} \text { (signal) at } 1 \mathrm{kHz}}{V_{O} \text { (spurious) at } 4 \mathrm{kHz}} ; \mathrm{f}_{\mathrm{S}}=186 \mathrm{kHz}-(3 \times 38 \mathrm{kHz})$
measured with $90 \%$ mono signal; $f_{S}=1 \mathrm{kHz} ; 9 \%$ pilot signal; $1 \%$ spurious sıgnal ( $\mathrm{f}_{\mathrm{S}}=110$ or 186 kHz , unmodulated).

## PLL Stereo Decoder

## APPLICATION DIAGRAM



## Signetics

## $\mu \mathrm{A} 758$ FM Stereo Multiplex Decoder, Phase-Locked Loop

Product Specification

## DESCRIPTION

The $\mu \mathrm{A} 758$ is a monolithic phase-locked loop FM stereo multiplex decoder. The device decodes an FM stereo multiplex signal into right and left audio channels while inherently suppressing SCA information when it is contained in the composite input signal. The device includes automatic mono-stereo mode switching and drive for an external lamp to indicate stereo mode operation.

The $\mu \mathrm{A} 758$ operates over a large voltage range and requires a minimum number of external components. A simple setting of an external potentiometer adjusts the oscillator frequency. No coils are required.

FEATURES

- 45dB channel separation
- Automatic stereo/mono switching
- 70dB SCA rejection
- 10 V to 16 V supply range
- High impedance input - low impedance output


## APPLICATIONS

- Stereo decoder for radios

PIN CONFIGURATION


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $16-$ Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mu \mathrm{A} 758 \mathrm{~N}$ |

## BLOCK DIAGRAM



EQUIVALENT SCHEMATIC


## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | +18 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Supply voltage ( $\leqslant 15$ seconds) | +22 | V |
|  | Voltage at lamp driver terminal <br> (Lamp OFF) | +22 | V |
| $\mathrm{P}_{\mathrm{D}}$ | Internal power dissipation | 730 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating ambient temperature range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead soldering temperature (10sec max) | 300 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}+=+12 \mathrm{~V}, 19 \mathrm{kHz}$ pilot level $=30 \mathrm{mV}$ RMs, multiplex signal ( $\mathrm{L}=\mathrm{R}$, pilot OFF) $=300 \mathrm{~V}_{\text {RMS }}$, modulation frequency $=400 \mathrm{~Hz}$ or 1 Hz , Test Circuit 1 , unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{I}_{\mathrm{CC}} \\ & \mathrm{I}_{\mathrm{L}} \end{aligned}$ | Supply current Maximum available lamp current | Lamp OFF | 75 | $\begin{gathered} 31 \\ 150 \end{gathered}$ | 38 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{7}$ | Voltage at lamp driver terminal | Lamp $=50 \mathrm{~mA}$ |  | 1.3 | 1.8 | V |
| $\mathrm{R}_{\text {IN }}$ | Input resistance |  | 20 | 35 |  | $\mathrm{k} \Omega$ |
| Rout | Output resistance |  | 0.9 | 1.3 | 2.0 | $\mathrm{k} \Omega$ |

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\Delta\left(V_{4} \& V_{5}\right)$ | DC voltage shift at either output terminal | Stereo to mono operation |  | 30 | 150 | mV |
| PSRR | Power supply ripple rejection | $200 \mathrm{~Hz}, 200 \mathrm{mV}$ RMS | 35 |  |  | dB |
| SEP | Channel separation | 100 Hz 400 Hz 10 kHz | 30 | $\begin{aligned} & 40 \\ & 45 \\ & 45 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| BAL | Channel balance |  |  | 0.3 | 1.5 | dB |
| $A_{V}$ | Voltage gan | 1 kHz | 0.5 | 0.9 | 1.4 | V/V |
|  | Pilot input level | Lamp turn-on Lamp turn-off | 2.0 | $\begin{aligned} & 18 \\ & 7.0 \end{aligned}$ | 25 | $m V_{\text {RMS }}$ mV RMS |
|  | Pilot input level hysteresis | Lamp turn-off to turn-on | 3.0 | 7.0 |  | dB |
| THD | Capture range Total harmonic distortion | Multiplex level $=600 \mathrm{mV}_{\text {RMS }}$ pilot OFF | 2.0 | $\begin{aligned} & 4.0 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
|  | 19 kHz rejection 38 kHz rejection SCA rejection ${ }^{1}$ |  | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 35 \\ & 45 \\ & 70 \end{aligned}$ |  | $\begin{aligned} & d B \\ & d B \\ & d B \end{aligned}$ |
| VCO | Tuning resistance ${ }^{2}$ |  | 21.0 | 23.3 | 25.5 | $\mathrm{k} \Omega$ |
| VCO | Frequency drift | $\begin{aligned} & 0^{\circ} \mathrm{C} \leqslant T_{A} \leqslant 25^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \leqslant T_{A} \leqslant 70^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & +0.1 \\ & -0.4 \end{aligned}$ | $\begin{aligned} & \pm 2 \\ & \pm 2 \end{aligned}$ | $\begin{aligned} & \text { \% } \\ & \% \end{aligned}$ |

## NOTES:

1 Measured with a stereo composite consistency of $80 \%$ stereo. $10 \%$ pilot and $10 \%$ SCA as defined in the FCC Rules on Broadcasting.
2. Total resistance from Pin 15 to ground, in Test Circuit, required to set reference frequency at Pin 11 to $19 \mathrm{kHz} \pm 10 \mathrm{~Hz}$.

FM Stereo Multiplex Decoder, Phase-Locked Loop
$\mu \mathrm{A} 758$

## TYPICAL PERFORMANCE CHARACTERISTICS




NOTE:
Tolerance on resistors is $\pm 5 \%$ and tolerance on capacitors is $\pm 20 \%$, unless otherwise specified $C_{1}$ tolerance $=+100 \%,-20 \%, C_{6}$ tolerance $= \pm 1 \%$ in test circuit and $\pm 5 \%$ in typical applications $R_{3}$ tolerance $= \pm 1 \%, R_{4}$ tolerance $= \pm 10 \%, R_{1}$ and $R_{2}$ tolerance $= \pm 1 \%$ in Test Circuit and $\pm 5 \%$ in Typical Application

## Linear Products

## INTRODUCTION

The phase-locked loop (PLL) has been used for many years in consumer equipment Due to the nature of FM Stereo Multiplex Systems, where prime importance is the channel separation, discrete systems lacked the tracking ability over wide temperature and voltage ranges to be done economically.
The development of the monolithic PLL and improvements in IC processing have made the Phase-Locked Loop FM Stereo Multiplexer Decoder a reality

## MAJOR ADVANTAGES

The economic advantages in using the PLL multiplex decoding system are not only cost reduction, by eliminating peripheral components, but the man-hour cost reduction by eliminating turning coils, thereby eliminating tedious alignment procedures
The cost advantages are extremely significant and are in addition to the following.

- 45dB channel separation
- Automatic stereo/mono switching
- Stereo indicator lamp driver with current limiting
- High impedance input - low impedance outputs
- 70dB SCA rejection (subsidiary carrier authorization)
- One adjustment for complete alignment
- 10 V to 16 V supply voltage range


## FM STEREO MULTIPLEX SUBCARRIER AND PILOT

The two (2) basic signals differentiatıng an FM stereo multıplex signal from an FM mon-

AN191
Stereo Decoder Applications Using the $\mu \mathrm{A} 758$

## Application Note

aural signal are the 19 kHz pilot and the 38 kHz subcarrier. The frequency and phase relationship of these signals is well defined.
Earlier systems had to reconstruct the 38 kHz subcarrier by using the 19 kHz pilot. This system required frequency multipliers and selective filters (coils). Since maximum channel separation is directly related to proper phasing, alignment procedures were extremely critical and therefore expensive In addition, long-term stability and performance were degraded due to component aging, and temperature

Use of the PLL as the multiplex decoder eliminated these shortcomings since the phase accuracy of the 38 kHz signal is limited only by the loop gain of the system and the free-running oscillator stability. Both of these parameters are easily controlled, providing easy, rapid adjustment and excellent longterm stability

## GENERAL DESCRIPTION

The $\mu \mathrm{A} 758$ is a monolithic Phase-Locked Loop FM Stereo Multiplex decoder using the 16-lead DIP N package This integrated circuit decodes an FM Stereo Multiplex Signal into Right and Left audio channels while inherently suppressing SCA information when it is contained in the composite input signal internal functions include automatic mono-stereo mode switching and drive for an external lamp to indicate stereo mode operation.
The $\mu \mathrm{A} 758$ operates over a wide supply voltage range and uses a low number of external components. It has only one control to adjust a potentiometer to set oscillator frequency. No external colls are required. The
$\mu \mathrm{A} 758$ is suitable for all line-operated and automotive FM Stereo Receivers.

## REFERENCING THE BLOCK DIAGRAM

The upper row of blocks comprises the PLL which regenerates the 38 kHz subcarrier, necessary for multiplex signal demodulation. The basic 76 kHz generator is voltage-controlled, and is divided by two to insure a $50 \%$ duty cycle 38 kHz internally-generated signal. This symmetry is necessary for maximum left/right channel separation and SCA rejection (bandcentered at 67 kHz ). Dividing the 38 kHz by two generates the 19 kHz signal necessary to lock on to the incoming pilot signal. A second 19 kHz signal is generated which is in quadrature to the first internally-generated 19 kHz signal and in phase with the pilot. This second 19 kHz is mixed in a quadrature (synchronous) phase detector to operate the stereo switch and lamp driver circuity.

When a stereo signal is present, the stereo switch enables the stereo demodulator, and when a stereo signal is not present, the demodulator is disabled, allowing the system to reach optimum noise performance.

## FUNCTIONAL OPERATION

To aid in understanding the system operation, the $\mu \mathrm{A} 758$ equivalent circuit has been broken down into subsections as follows (see Figure 2):



## I. Buffer Amplifier and Bias Supplies (Figure 3)

The zener diode, Z , and its associated transistors generate a 6 V internal voltage reference source. From this 6 V reference, additional bias levels are established via resistors R3, R4, and R5. In addition, transistor Q7 acts as the control source for several current mirrors; Q11 in the Buffer Amplifier, Q43 and Q44 in the Stereo Switch and Lamp Driver (III) and Q67 and Q73 in the Voltage Controlled Oscillator (IV).

The input Buffer Amplifier (Q8, Q9) level shifts the composite multiplex input signal to 2 levels each in phase with each other.
Transistors Q10-Q13 amplify this same signal by the ratio of:

$$
A=\frac{R 14}{R 13}
$$

This amplified signal, the gain of which is independent of supply voltage variation, is fed to the Pilot Phase and Amplitude Detectors (VI).

## II. Demodulator (Figure 4)

The basic demodulator, Q25-Q30, is a fullybalanced detector similar to standard phaselocked loop types. The addition of resistors R29, R30, and R31 introduces a small offset to allow a small multiplex signal in the collector of Q30. This signal compensates the crosstalk components inherent to the synchronous switching demodulation process.

Switching to the left and right channels is accomplished through Q25 and Q26 when the 38 kHz drive is present at their bases. This occurs when Q33 is "on." When Q33 is off, a DC blas is placed at the bases of Q25 and Q26 through resistors R32 and R33, this automatically converts the system to monophonic operation.
Supply voltage rejection is accomplished at the demodulator outputs by converting the audio to current supplies in Q23 and Q24. The voltage developed across PNP transistors is

$$
V_{e}=\left(V^{+}+V_{M O D}\right)-\left(V_{B E}+V_{D 1}+\right.
$$

$$
\left.\left[R 22 I_{A C}\right]+V_{M O D}\right)
$$

where $\mathrm{V}_{\mathrm{BE}}=$ base-emitter voltage across Q22 and Q23
$V_{\text {MOD }}=$ modulation on the power line
$V_{D 1} \quad=$ diode drop in D21
$\left(\text { R22 }^{2}\right)_{A C}=$ voltage drop due to current in the demodulator
Simplifying the above reduces to

$$
\begin{equation*}
V_{e}=V+-\left(V_{B E}+V_{D 1}+R 22 I_{A C}\right) \tag{1}
\end{equation*}
$$



Figure 3. Input Buffer/Amplifier and Bias Supply


TC07940S

Figure 4. Demodulator

The output voltage developed is

$$
\begin{equation*}
V_{\text {OUT }}=\left(\frac{V_{e}}{R 21}\right) R_{\text {EXT }} \tag{2}
\end{equation*}
$$

where $R_{\text {EXT }}=$ external resistor
The output voltage at Pins 4 and 5 are provided through 1.3 k resistors driven by emitter-followers Q21 and Q24.

## III. Stereo Switch and Lamp Driver (Figure 5)

The pilot amplitude detector differential voltage is sensed by the differential amplifier Q41 and Q42. This par, in conjunction with therr load resistors (R41, R42), controls amplifiers Q45, Q46. Positive feedback action is achieved through Q47, R50, Q50 and R46 (which turns off Q44).

The turn-on threshold is the differential input voltage required to overcome the offset voltage required to overcome the offset voltage in R43 times the current summation of $\mathrm{I}_{\text {R44 }}$ and $\mathrm{I}_{\mathrm{R} 45}$. When the lamp is on, Q44 is off and the differential voltage across R43 is reduced by the amount ( $I_{\text {R45 }} \times I_{\text {R43 }}$ ), which means a lower turn-off voltage is required. This voltage difference is referred to as the switch hysteresis.
Transistors Q48 senses the current across R51 which therefore controls the maximum current in the Stereo Indicator Lamp.

$$
\begin{equation*}
I_{\text {MAX }}=\frac{V_{B E} Q 48}{R 151} \tag{3}
\end{equation*}
$$

## IV. Voltage-Controlled Oscillator (Figure 6)

The basic oscillator Q71-Q79 is an RC relaxation type which generates a positive low duty cycle, 76 kHz output. The frequency is established by Equations 4 and 5.
The control voltage from the phase detector into the transconductance amplifier Q61-Q69 converts the differential error to a bidirectional single-ended current drive to the oscillator.
Voltage on the capacitor is compared with the set voltages by the differential input stage Q71, Q72. This feeds Q74, Q75. The output of Q75 drives a PNP inverter, Q76, (whose action eliminates power supply modulation as described in the demodulator section of this note), when these set limits are reached the direction of charge reverses.


Figure 5. Stereo Switch and Lamp Driver


Figure 6. Voltage-Controlled Oscillator (VCO)

Lower set voltage is set by R79, R80, and the regulated 6 V supply. The upper set voltage $\left(\mathrm{V}_{\mathrm{H}}\right)$ involves two (2) additional resistors R77 and R78 and is established when Q76 turns on Q77. Both set levels are referenced to the regulated 6 V supply and are therefore dependent only on resistor ratios. (Proper design layout should also eliminate temperature varıatıons.)
Capacitor charging is through Q78 and R8 and discharging through the external fixed resistor

Equations 4 and 5 of Figure 7 are first-order expressions for the change and discharge periods.
Q79 supplies a positive output pulse necessary to operate the 38 kHz dividers.

## V. Frequency Dividers <br> (Figure 8)

Transistors Q91 through Q94 form a simple divide-by-two circuit which converts the pulse output from the 76 kHz oscillator to a 38 kHz square wave.
The divider changes state during the positive excursion of the input pulse supplied from the emitter of Q79 in the oscillator. Initially, when the input is low, Q91 and Q92 are OFF and we may arbitrarily assume Q93 is ON and Q94 is OFF

As the potential on the input rises, Q91 starts conduction before Q92 because the emitter of Q91 is at a lower potential than the emitter of Q92. (The emitter of Q91 is connected through R95 to the collector of Q93 which is in saturation, whereas the emitter of Q92 is at


Figure 7. Oscillator Waveforms
the $V_{B E}(O N)$ potential of Q93). Since Q91 is ON, the current from both R92 and R93 flows through the emitter of Q91 into R95. As this current increases, the rising voltage at the emitter of Q91 turns Q94 ON which removes base drive to Q93 and turns it OFF, thus producing a change-of-state in the divider Even though the relative potentials at the emitters of Q91 and Q92 are now reversed, current continues to flow in Q91 for the duration of the positive input because Q92 is held OFF by Q91 When the input returns to a low potential, Q91 turns OFF. The divider
remains in its present state until driven by the next positive-goıng input.
Oppositely phased 38 kHz outputs to the demodulator are taken from the collectors of Q93 and Q94. Transistors Q95 and Q96 are used to drive the two 38 kHz dividers.
The 38 kHz Quadrature Divider has an identıcal configuration to the 76 kHz divider. A change-of-state occurs with each positive excursion of the 38 kHz input signal from the emitter of Q96


Figure 8. Frequency Dividers

The 38 kHz in-phase divider contains a bistable pair, Q113 and Q114, steered by inputs into Q111 and Q112, (a 38 kHz input from the collector of Q95, and 19 kHz inputs from the bases of Q103 and Q104). If the 19 kHz input to the base of Q111 is high when the 76 kHz divider turns Q95 ON, Q111 conducts and removes drive to Q114, changing the state of the bistable pair, Q113 and Q114. The bistable remains in this state until the next 38 kHz turn on of Q95 which, this time, turns Q112 ON, removes drive to Q113 and resets the bistable pair. The resulting 19 kHz output from Q113 and Q114 is at $90^{\circ}$ to the quadrature divider output with no ambiguity in phasıng.

## VI. Pilot Phase and Amplitude Detectors

The pilot phase detector and pilot amplitude detector, as shown in Figure 9, are synchronous, balanced chopper types which develop differential output signals across external filters. Back-to-back NPN transistor pairs are used for each switch to insure minimum drop regardless of signal polarity without reliance on inverse NPN beta characteristics.

The chopper transistors (Q121 through Q124) in the phase detector are driven from the 38 kHz Quadrature Divider through transistors Q125 and Q126. The input signal is supplied from lead 12 through resistors R125 and R126. A differential output is developed across the loop filter, comprised of resistors R123 and R124 and the external RC network between leads 13 and 14.
The pilot amplitude detector (Q131 through Q136), has an identical configuration to the phase detector. Since it operates with drive which is in phase with the pilot signal $\left(90^{\circ}\right.$ from the drive to the phase detector), its output is proportional to the amplitude of the pilot component of the multiplex signal. The differential output at leads 9 and 10 is filtered by the external capacitor on these two leads.
A reference 19 kHz square wave sıgnal is taken from the collector of drive transistor Q136 through resistor R137 to lead 11. It has the same phasing as the pilot contaned in the multiplex input signal.



## Signetics

Linear Products

## DESCRIPTION

The NE542 is a dual preamplifier for the amplification of low level signals in applications requiring optimum noise performance. Each of the two amplifiers is completely independent, with individual internal power supply decoupler-regulator, providing 110 dB supply rejection and 70 dB channel separation. Other outstanding features include high gain (104dB), large output voltage swing ( $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ ), and internal compensation to 10 dB . The NE542 operates from a single supply across a range of 9 to 24 V .
The NE542 is ideal for use in stereo phono, tape, or microphone preamps and other applications requiring low noise amplification of small signals.

Product Specification

## FEATURES

- Low noise - $0.7 \mu \mathrm{~V}$ total input noise
- High gain - 104dB open-loop
- Single supply operation
- Wide supply range 9 to 24 V
- Power supply rejection 110 dB
- Large output voltage swing ( $\mathrm{V}_{\mathrm{cc}}{ }^{-2 V_{\mathrm{P}-\mathrm{P}} \text { ) }}$
- Wide bandwidth 15 MHz unity gain
- Power bandwidth 100 kHz ( $15 \mathrm{~V}_{\text {P-p }}$ )
- Internally-compensated (stable at 10dB)
- Short-circuit protected
- High slew rate $5 \mathrm{~V} / \mu \mathrm{s}$

PIN CONFIGURATION

| N Package |  |
| :---: | :---: |
| + $\mathbb{N}$ (1) $\square$ | 8] + IN (2) |
| -IN (1) 2 | 7 - IN (2) |
| and 3 | ${ }^{6} \mathrm{v} \mathrm{cc}$ |
| OUTPUT (1) 4 | 5 OUTPUT (2) |
| TOP VIEW | c011020 |

## APPLICATIONS

- Tape preamplifier
- Phono preamplifier
- Microphone preamplifier


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 8 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE542N |

EQUIVALENT CIRCUIT


## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | +24 | V |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | 500 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Operatıng ambient temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead soldering temperature <br> (10sec max) | +300 | dc |

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=14 \mathrm{~V}$, unless otherwise specilied.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 9 |  | 24 | V |
| Icc | Supply current | $\mathrm{V}_{\mathrm{CC}}=9$ to $18 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty$ |  | 9 | 15 | mA |
| $\mathrm{R}_{\text {IN }}$ | Input resistance Positive input Negative input |  |  | $\begin{aligned} & 100 \\ & 200 \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \\ & \hline \end{aligned}$ |
| R OUT | Output resistance | Open-loop |  | 150 |  | $\Omega$ |

AC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $A_{V}$ | Voltage gain | Open-loop |  | 160,000 |  | V/V |
| IN | Negative Input current |  |  |  | 0.5 |  |
| lout | Output current | Source <br> Sink (IInear operation) | $\begin{aligned} & 8 \\ & 2 \end{aligned}$ | $\begin{gathered} 14 \\ 3 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| V OUT | Output voltage swing |  | $\mathrm{V}_{\text {CC }}-2.5$ | $\mathrm{V}_{C C}-2$ |  | V |
| SR | Small sıgnal bandwidth Slew rate |  |  | $\begin{gathered} 15 \\ 5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{~V} / \mu \mathrm{S} \end{aligned}$ |
| $\mathrm{P}_{\text {BW }}$ | Power bandwidth | $15 \mathrm{~V}_{\text {P-P }}$ |  | 100 |  | kHz |
| $\mathrm{V}_{\text {IN }}$ | Maximum input voltage | Linear operation, <2.5\% distortion |  |  | 300 | mV VMS |
| PSRR | Power supply rejection ratıo | $\begin{gathered} f=60,120 \mathrm{~Hz} \\ f=1 \mathrm{kHz} \end{gathered}$ |  | $\begin{aligned} & 100 \\ & 110 \end{aligned}$ |  | $\begin{aligned} & d B \\ & d B \end{aligned}$ |
|  | Channel separation | $\mathrm{f}=1 \mathrm{kHz}$ | 40 | 70 |  | dB |
| THD | Total harmonic distortion | 40dB gain, $f=1 \mathrm{kHz}$ |  | 0.1 | 0.3 | \% |
|  | Total equivalent input noise | $\mathrm{R}_{\mathrm{S}}=600 \Omega, 100-10,000 \mathrm{~Hz}$ |  | 0.7 | 1.2 | $\mu \mathrm{V}_{\text {RMS }}$ |
|  | Noise figure | $\begin{aligned} & \mathrm{R}_{\mathrm{S}}=50 \mathrm{k} \Omega, 10-10,000 \mathrm{~Hz} \\ & \mathrm{R}_{\mathrm{S}}=20 \mathrm{k} \Omega, 10-10,000 \mathrm{~Hz} \\ & \mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, 10-10,000 \mathrm{~Hz} \\ & \mathrm{R}_{\mathrm{S}}=5 \mathrm{k} \Omega, 10-10,000 \mathrm{~Hz} \end{aligned}$ |  | $\begin{aligned} & 1.2 \\ & 1.2 \\ & 1.5 \\ & 24 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB |

## TYPICAL PERFORMANCE CHARACTERISTICS



## Dual Low-Noise Preamplifier

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


## TYPICAL APPLICATIONS



Typical Tape Playback Amplifier


Two-Pole Fast Turn-On NAB Tape Preamp


Audio Mixer


RIAA Magnetic Phono Preamp

# Signetics 

Linear Products

## Introduction

Stereo preamplifiers have come into greater and greater demand with the increased usage of tape recorders. With stereophonic recording systems, the need increased to have multiple devices in the same package to insure greater thermal tracking and packing density, without sacrificing performance.
The NE542 qualifies as a low noise dual preamplifier. The NE542 is an 8 -pin dual inline device.

This device has greater than 100 dB openloop gain and $(15-20) \mathrm{MHz}$ gain bandwidth product. In selecting the proper 'low noise" preamplifier, several factors must be considered.

1. Frequency shaping characteristic required.
2. Closed-loop response with respect to a system reference level.
3. Response of the record/playback head.
4. System distortion requirements.
5. Response of the tape used.

The following will deal with Items 1, 2, and 4. When approaching the design criteria of Item 2 , the designer should be concerned with the open-loop device characteristics. These characteristics will aid in determining the maximum boost available, knowing that a specific loop gain (open-loop gain minus closed-loop gain) will be necessary to keep the system distortion low and mantain the output impedance of the "low noise" preamplifier constant over the required operating frequency range.

RIAA standards call for a maxımum recording velocity of $21 \mathrm{~cm} / \mathrm{sec}$ for stereo discs. This worst-case velocity describes a limit for the preamplifier gain because the input signal at this velocity is maximum.

## NAB TAPE EQUALIZATION

Recording and playback characteristics of magnetic tape and record/playback heads are not flat but exhibit a loss at high frequencies and a boost at lower frequencies. To obtain an overall flat frequency response and improved signal-to-noise ratio, the audio signals are equalized by boosting the higher frequencies in amplitude before recording. Playback amplifiers must exhibit bass boost to remove the effects of pre-emphasis for an overall flat response.

# AN190 <br> Applications of Low Noise Stereo Amplifiers: NE542 

Application Note

Known as the NAB equalization curve, the standard deemphasis employs attenuation from the turnover frequency of 50 Hz to the turnover frequency of 3180 Hz for 7.51 ps recording. The slower recording speed of 3.751 ps employs turnover frequencies of 50 Hz and 1326 Hz . These curves are shown in Figure 1. A reference level of $800 \mu \mathrm{~V}$ head sensitivity at 1 kHz is also used by the NAB.

## STEREO PREAMPLIFICATION

The voltage level appearing at the output of tape playback heads and some phono cartridges are too small to be useful without a


Figure 1. Tape Equalization Curves

note:
All resistor values are in $\Omega$
Figure 2. Equivalent Schematic NE542
large amount of low noise preamplification. In addition to providing low noise amplification, the preamplifier should possess enough open-loop gain so that the RIAA and NAB equalization curves can be produced in the feedback networks of the amplifier. The following paragraphs describe the characteristics and applications of the 542. This device provides a matched pair of amplffiers which have been specifically designed to minimize amplifier noise and maximize signal-to-noise ratio.

## NE542 DEVICE DESCRIPTION

The NE542 is a dual low noise amplifier with 104 dB open-loop gain produced by two stages of voltage gain followed by one stage of current gain.
In the design of low noise devices, special attention must be focused on the input stage. If differential topography is used, the stage should be designed so that one of the differential transistors is turned off. This reduces the noise contribution by a factor of 1.4 since only one transistor is producing noise. Current sources and mirrors cannot be used for biasing loads because active elements will contribute more noise.

Implementing these observations, the first gain stage of the NE542 is pictured with the complete schematic in Figure 2.

Although the differential input configuration degrades the noise performance slightly, using differential inputs has the advantage of higher input impedance, allowing smaller capacitors and larger resistors to be used to achieve the RIAA and NAB curves.

The second stage is a common-emitter amplıfier $\left(Q_{5}\right)$ with a current source load $\left(Q_{6}\right)$. The Darlington emitter-follower $Q_{3}-Q_{4}$ provides level shifting and current gain to the commonemitter stage $\left(Q_{5}\right)$ and the output current sink $\left(Q_{7}\right)$. The voltage gain of the second stage is approxımately 2000 , makıng the total gaın of the amplifier typically 160,000 in the differential input configuration
The preamplifier is internally-compensated with the pole-splitting capacitor, C1. This compensates to unity gain at 15 MHz . The compensation is adequate to preserve stability to a closed-loop gain of 10.

## BIASING

The non-inverting input has been internallybiased from a 14 V internal voltage source Following the zero differential rule of amplifiers, the output voltage will be set by the resistor feedback network (R4 and R5) of Figure 3.
The base of Q2 requires $0.5 \mu \mathrm{~A}$ bias current. Hence R5 should pass $5 \mu \mathrm{~A}$ minımum for stability, for an output DC voltage of $\frac{V_{C C}}{2}$ the values of R4 and R5 are:

$$
\begin{align*}
& R 5=\frac{2 V_{B E}}{10 \mathrm{I}_{\mathrm{B}}}=240 \mathrm{k} \Omega \mathrm{Max} .  \tag{1}\\
& R 4=\left(\frac{\mathrm{V}_{\mathrm{CC}}}{28-1}\right) \times R 5 \tag{2}
\end{align*}
$$

DC amplifier gain is defined by the ratıo of R4 and R5. Open-loop AC gain can be regained by adding a shunt capacitor across R5. The low frequency 3 dB corner is then defined by the capacitor-resistor break point.

## NAB Tape Preamplifier

Design of a preamplifier begins by determining the gain and output signal amplitudes in reference to the standard $800 \mu \mathrm{~V}$ input signal level. For the following design example, we will use the 542 to achieve a 100 mV output level at 1 kHz following the 7.5 lps NAB equalization curve. The graph of Figure 1 has been calibrated both in absolute gain for this example and relative gain for general use.

From the given parameters, the closed-loop gain becomes 32dB at the highest frequency of interest. The NAB response is achieved by adding frequency-selective AC feedback as

depicted by Figure 4. Resistors R4 and R5 select the DC gain as defined by Equations 1 and 2. Placing a value of 200 k upon R5, Equation 2 yields a value of $680 \mathrm{k} \Omega$.

The lower corner frequency is determined next by the reactance of C4 and R4 such that:

$$
\begin{equation*}
f_{1}=\frac{0.159}{C 4 R 4} \tag{3}
\end{equation*}
$$

Solving for C 4 yields a value of $00047 \mu \mathrm{~F}$.


TC07870S
NOTE:
All resistor values are in $\Omega$
Figure 4. NAB Response Amplifier

The upper corner frequency, $\mathrm{f}_{2}$, is similarly fixed by the reactance of C 4 and R7.

$$
\begin{equation*}
f_{2}=\frac{0.159}{C 4 R 7} \tag{4}
\end{equation*}
$$

Then solving Equation 4 for R7 defines a value of $11 \mathrm{k} \Omega$.

Midband gain is now fixed by the relationship.

$$
\begin{equation*}
A=\frac{R 6+R 7}{R 6} \tag{5}
\end{equation*}
$$

Solving for the 1 kHz gain of 42dB using 11 k for R7 yields a value of $88 \Omega$ for R6. The final calculation of the low frequency cut-off of the preamp determınes the size of C2.

$$
\begin{equation*}
\mathrm{C} 2=\frac{0.159}{\mathrm{f}_{\text {CUTOFF }} R 6} \tag{6}
\end{equation*}
$$

## Typical Applications

In addition to the previous detailed design examples, the following general amplifier configurations (see Figures 5 through 8) are presented. The choice of design and the device used is a function of the desired complexity and overall performance.

## Applications of Low Noise Stereo Amplifiers: NE542



Figure 5. Flat Response Tape Amplifier


NOTE:
All resistor values are in $\Omega$
Figure 7. Typical NAB Record Preamplifier


Figure 6. Two-Pole Fast Turn-On NAB Type Preamp


Figure 8. Typical Tape Playback Amplifier

## Signetics

Linear Products

## DESCRIPTION

The TDA1029 is a dual operational amplifier (connected as an impedance converter); each amplifier has four mutuallyswitchable inputs which are protected by clamping diodes. The input currents are independent of switch position and the outputs are short-circuit protected.

The device is intended as an electronic two-channel signal-source switch in AF amplifiers.

## FEATURES

- Four input source/channel
- Clamp diode input protected
- Two channel signal-source switch


## APPLICATIONS

- Audio amplifiers
- Preamplifiers
- Graphic equalizers

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 16-Pın Plastıc DIP (SOT-38) | $-30^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ | TDA1029N |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage (Pın 14) | 23 | V |
| $\begin{aligned} & V_{1} \\ & -V_{1} \end{aligned}$ | Input voltage (Pıns 1 to 8) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ 0.5 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{S}}$ | Switch control voltage (Pins 11, 12 and 13) | 0 to 23 | V |
| $\pm 1$ | Input current | 20 | mA |
| - $\mathrm{l}_{5}$ | Switch control current | 50 | mA |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | 800 | mW |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operatıng ambient temperature range | -30 to +80 | ${ }^{\circ} \mathrm{C}$ |

## BLOCK DIAGRAM



DC AND AC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{C C}=20 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LImits |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{I}_{14}$ | Current consumption without load; $l_{9}=l_{15}=0$ | 2 | 3.5 | 5 | mA |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range (Pin 14) | 6 |  | 23 | V |
| Signal inputs |  |  |  |  |  |
| $\mathrm{V}_{10}$ | Input offset voltage of switched-on inputs $\mathrm{R}_{\mathrm{S}} \leqslant 1 \mathrm{k} \Omega$ |  | 2 | 10 | mV |
| 10 | Input offset current of switched-on inputs |  | 20 | 200 | nA |
| 10 | Input offset current of a switched-on input with respect to a non-switched-on input of a channel |  | 20 | 200 | nA |
| IBIAS | Input bias current independent of switch position |  | 250 | 950 | nA |
| C | Capacitance between adjacent inputs |  | 0.5 |  | pF |
| $V_{1}$ | DC input voltage range | 3 |  | 19 | V |
| SVRR | Supply voltage rejection ratio; $\mathrm{R}_{\mathrm{S}} \leqslant 10 \mathrm{k} \Omega$ |  | 100 |  | $\mu \mathrm{V} / \mathrm{V}$ |
| $\mathrm{V}_{\mathrm{N} \text { (RMS) }}$ | Equivalent input noise voltage $\mathrm{R}_{\mathrm{S}}=0, \mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz (RMS value) |  | 3.5 |  | $\mu \mathrm{V}$ |
| $I_{\text {IRMS }}$ | Equivalent input noise current $f=20 \mathrm{~Hz}$ to 20 kHz (RMS value) |  | 0.05 |  | nA |
| $\propto$ | Crosstalk between a switched-on input and a non-switched-on input; measured at the outputat $R_{S}=1 \mathrm{k} \Omega ; f=1 \mathrm{kHz}$ |  | 100 |  | dB |
| Signal amplifier |  |  |  |  |  |
| $A_{V}$ | Voltage gan of a switched-on input at $I_{9}=I_{15}=0 ; R_{L}=\infty$ |  | 1 |  | dB |
| $A_{1}$ | Current gain of a switched-on amplifier |  | $10^{5}$ |  |  |
| Signal outputs |  |  |  |  |  |
| $\mathrm{R}_{0}$ | Output resistance (Pins 9 and 15) |  | 400 |  | $\Omega$ |
| $\pm \mathrm{l}_{9} ; \pm \mathrm{l}_{15}$ | Output current capablity at $\mathrm{V}_{\mathrm{CC}}=6$ to 23 V |  | 5 |  | mA |
| f | Frequency limit of the output voltage $V_{l(P-P)}=1 V ; R_{S}=1 \mathrm{k} \Omega ; R_{L}=10 \mathrm{M} \Omega ; C_{L}=10 p F$ |  | 1.3 |  | MHz |
| SR | Slew rate (unity gain); $\Delta \mathrm{V}_{9-16} / \Delta \mathrm{t} ; \Delta \mathrm{V}_{15-16} / \Delta \mathrm{t}$ $R_{L}=10 M \Omega ; C_{L}=10 p F$ |  | 2 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| Bias voltage |  |  |  |  |  |
| $\mathrm{V}_{10-16}$ | DC output voltage ${ }^{1}$ | 10.2 | 11 | 11.8 | V |
| $\mathrm{R}_{10-16}$ | Output resistance |  | 8.2 |  | k $\Omega$ |
| Control inputs (Pins 11, 12 and 13) |  |  |  |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{SH}} \\ & \mathrm{~V}_{\mathrm{SL}} \end{aligned}$ | $\begin{aligned} & \text { Required voltage } \\ & \text { HIGH } \\ & \text { LOW } \end{aligned}$ | 3.3 |  | 2.1 | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| $\begin{aligned} & I_{S H} \\ & -I_{S L} \end{aligned}$ | Input current <br> HIGH (leakage current) <br> LOW (control current) | $\begin{gathered} 1 \\ 250 \end{gathered}$ |  |  | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |

## NOTES:

1. $\mathrm{V}_{10-16}$ is typically $0.5 \cdot \mathrm{~V}_{14-16}+15 \cdot \mathrm{~V}_{\mathrm{BE}}$.
2. Or control inputs open ( $R_{11,12,13-16}>33 M \Omega$ )

## SWITCH CONTROL

| SWITCHED-ON INPUTS | INTERCONNECTED PINS | CONTROL VOLTAGES |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{11-16}$ | $\mathrm{V}_{12 \text {-16 }}$ | $\mathrm{V}_{13 \text { - } 16}$ |
| I-1, II-1 | 1-15, 5-9 | H | H | H |
| 1-2, II-2 | 2-15, 6-9 | H | H | L |
| $\mathrm{I}-3, \mathrm{II}-3$ | 3-15, 7-9 | H | L | H |
| 1-4, II-4 | 4-15, 8-9 | L | H | H |
| 1-4, II-4 | 4-15, 8-9 | L | L | H |
| 1-4, II-4 | 4-15, 8-9 | L | H | L |
| 1-4, II-4 | 4-15, 8-9 | L | L | L |
| $\mathrm{I}-3, \mathrm{II}-3$ | 3-15, 7-9 | H | L | L |

## NOTE:

In the case of offset control, an internal blocking circuit of the switch control ensures that not more than one input will be switched on at a time in that case safe switching-through is obtained at $\mathrm{V}_{\mathrm{SL}} \leqslant 1.5 \mathrm{~V}$.

APPLICATION INFORMATION $V_{C C}=20 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{R}_{\mathrm{S}}=47 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{I}}=0.1 \mu \mathrm{~F} ; \mathrm{R}_{\mathrm{BIAS}}=470 \mathrm{k} \Omega ; \mathrm{R}_{\mathrm{L}}=4.7 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $A_{V}$ | Voltage gain |  | -15 |  | dB |
| $\left.\begin{array}{l} \Delta \mathrm{V}_{9-16} ; \\ \Delta \mathrm{V}_{15-16} \end{array}\right\}$ | Output voltage variation when switching the inputs |  | 10 | 100 | mV |
| ${ }^{d}$ TOT ${ }^{\text {dTOT }}$ ${ }^{\text {dTOT }}$ | Total harmonic distortion over most of signal range (see Figure 4) $\begin{aligned} & V_{1}=5 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{~V}_{1}=5 \mathrm{~V}, \mathrm{f}=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 0.01 \\ & 0.02 \\ & 0.03 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \hline \end{aligned}$ |
| $V_{\text {O(RMS })}$ | Output signal handling <br> $\mathrm{d}_{\text {TOT }}=0.1 \% ; \mathrm{f}=1 \mathrm{kHz}$ (RMS value) |  | 5.0 | 5.3 | V |
| $V_{\text {N(RMS }}$ | Noise output voltage (unweighted) $\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz (RMS value) |  | 5 |  | $\mu \vee$ |
| $V_{N}$ | Noise output voltage (weighted) $\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz (in accordance with DIN 45405) |  | 12 |  | $\mu \mathrm{V}$ |
| $\left.\begin{array}{l} \Delta \mathrm{V}_{9-16} ; \\ \Delta \mathrm{V}_{15-16} \end{array}\right\}$ | Amplitude response ${ }^{1}$ $\mathrm{V}_{1}=5 \mathrm{~V} ; \mathrm{f}=20 \mathrm{~Hz}$ to $20 \mathrm{kHz}, \mathrm{C}_{1}=0.22 \mu \mathrm{~F}$ |  |  | 0.1 | dB |
| $\propto$ | Crosstalk between a switched-on input and a non-switched-on input; measured at the output at $f=1 \mathrm{kHz}^{2}$ |  | 75 |  | dB |
| $\propto$ | Crosstalk between switched-on inputs and the outputs of the other channels ${ }^{2}$ |  | 90 |  | dB |

## NOTES:

1. The lower cut-off frequency depends on values of $R_{\text {BIAS }}$ and $C_{l}$

2 Depends on external circuitry and $R_{S}$ The value will be fixed mostly by capacitive crosstalk of the external components

## Stereo Audio Switch



Figure 1. Equivalent Input Noise Current


Figure 4. Output Voltage as a Function of Supply Voltage


Figure 2. Equivalent Input Noise Voltage


Figure 3. Total Harmonic Distortion as a Function of RMS Output Voltage


## Input Protection Circuit and Indication



TC15440S
Figure 6. Circuit Diagram Showing Input Protection and Indication

## Unused Signal Inputs

Any unused inputs must be connected to a DC (bias) voltage, which is within the DC input voltage range; e.g., unused inputs can be connected directly to Pın 10
Circuits With Standby Operation
The control inputs (Pins 11, 12 and 13) are high-ohmıc at $\mathrm{V}_{\mathrm{SH}} \leqslant 20 \mathrm{~V}\left(\mathrm{I}_{\mathrm{SH}} \leqslant 1 \mu \mathrm{~A}\right.$, as well as when the supply voltage ( P in 14) is switched off


Figure 7. TDA1029 Connected as a 4-Input Stereo Source Selector


Figure 8. TDA 1029 Connected as a Third-Order Active High-Pass Filter With Butterworth Response and Component Values Chosen According to the Method Proposed by Fjällbrant. It is a Four-Function Circuit Which can Select Mute, Rumble Filter, Subsonic Filter and Linear Response

## SWITCH CONTROL

| FUNCTION | $V_{11-16}$ | $V_{12-16}$ | $V_{13-16}$ |
| :--- | :---: | :---: | :---: |
| Linear | $H$ | $H$ | $H$ |
| Subsonic filter 'on' | $H$ | $H$ | L |
| Rumble filter 'on' | H | L | X |
| Mute 'on' | L | X | X |



Figure 9. Frequency Response Curves for the Circuit of Figure 8

## Signetics

TDA1074A DC-Controlled Dual
Potentiometer Circuit

## Product Specification

## DESCRIPTION

The TDA1074A is a monolithic integrated circuit designed for use as volume and tone control circuit in stereo amplifıers. This dual tandem potentiometer IC consists of two ganged pairs of electronic potentiometers with the eight inputs connected via impedance converters, and the four outputs driving individual operational amplifiers. The setting of each electronic potentometer pair is controlled by an individual DC control voltage. The potentiometers operate by current division between the arms of cross-coupled long-tailed pars. The current division factor is determined by the level and polarity of the DC control voltage with respect to an externally available reference level of half the supply voltage. Since the electronic potentiometers are adjusted by a DC control voltage, each pair can be controlled by single linear potentıometers which can be located in any position dictated by the equipment styling. Since the input and feedback impedances around the operational amplifier gain blocks are external, the TDA1074A can perform bass/treble and volume/loudness control. It also can be used as a low-level fader to control the sound distribution between the front and rear loudspeakers in car radio installations.

## FEATURES

- High impedance inputs to both 'ends' of each electronic potentiometer
- Ganged potentiometers track within 0.5 dB
- Electronic rejection of supply ripple
- Internally-generated reference level available externally so that the control voltage can be made to swing positively and negatively around a well-defined OV level
- The operational amplifiers have push-pull outputs for wide voltage swing and low current consumption
- The operational amplifier outputs are current limited to provide output short-circuit protection
- Although designed to operate from a 20 V supply (giving a maximum input and output signal level of 6V), the TDA1074A can work from a supply as low as 7.5V with reduced input and output signal levels


## APPLICATIONS

- Volume control
- Tone control
- Low level fader

PIN CONFIGURATION


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 18-Pın Plastıc DIP (SOT-102CS) | $-30^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ | TDA1074AN |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage (Pin 11) | 23 | V |
|  | Control voltages (Pins 9 and 10) | 1 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage ranges (with respect to PIn <br> 18 ) at Pins $3,4,5,6,13,14,15,16$ | 0 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | 800 | mW |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -30 to +80 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{CRA}}$ | Thermal resistance from crystal to ambient | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## APPLICATION INFORMATION

Treble and Bass Control Circuit
$V_{C C}=20 \mathrm{~V} ; T_{A}=25^{\circ} \mathrm{C}$; measured in Figure $1 ; R_{G}=60 \Omega ; R_{L}>4.7 \mathrm{k} \Omega ; C_{L}<30 \mathrm{pF} ; f=1 \mathrm{kHz} ;$ with a linear frequency response $\left(V_{C 1}=V_{C 2}=0 V\right)$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Icc | Supply current (without load) | 14 | 22 | 30 | mA |
| $f$ | Frequency response (-1dB) $\mathrm{V}_{\mathrm{C} 1}=\mathrm{V}_{\mathrm{C} 2}=0 \mathrm{~V}$ | 10 |  | 20,000 | Hz |
| $\mathrm{A}_{\mathrm{V}}{ }^{*}$ | Voltage gain at linear frequency response ( $\mathrm{V}_{\mathrm{C} 1}=\mathrm{V}_{\mathrm{C} 2}=0 \mathrm{~V}$ ) |  | 0 |  | dB |
| $\Delta A_{V}{ }^{*}$ | Gain variation at $f=1 \mathrm{kHz}$ at maximum bass/treble boost or cut at $\pm \mathrm{V}_{\mathrm{C} 1}= \pm \mathrm{V}_{\mathrm{C} 2}=120 \mathrm{mV}$ |  | $\pm 1$ |  | dB |
|  | Bass boost at 40 Hz (ref. 1 kHz ) $\mathrm{V}_{\mathrm{C} 2}=120 \mathrm{mV}$ |  | 17.5 |  | dB |
|  | Bass cut at 40 Hz (ref. 1kHz) $-\mathrm{V}_{\mathrm{C} 2}=120 \mathrm{mV}$ |  | 17.5 |  | dB |
|  | Treble boost at 16 kHz (ref. 1 kHz ) $\mathrm{V}_{\mathrm{C} 1}=120 \mathrm{mV}$ |  | 16 |  | dB |
|  | Treble cut at 16 kHz (ref. 1 kHz ) $-\mathrm{V}_{\mathrm{C} 1}=120 \mathrm{mV}$ |  | 16 |  | dB |
| $\begin{aligned} & \text { THD } \\ & \text { THD } \\ & \text { THD } \\ & \text { THD } \end{aligned}$ |  |  | $\begin{gathered} 0.002 \\ 0.005 \\ 0015 \\ 0.05 \end{gathered}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \% \\ & \% \end{aligned}$ |
| $\mathrm{V}_{1}, \mathrm{~V}_{\text {O(RMS) }}$ | Signal level at THD $=0.7 \%$ (input and output) | 5.5 | 6.2 |  | V |
| BW | Power bandwidth at reference level $\mathrm{V}_{\mathrm{O}(\mathrm{RMS})}=5 \mathrm{~V}(-3 \mathrm{~dB})$; $T H D=0.1 \%$ |  | 40 |  | kHz |
| $\mathrm{V}_{\text {NO(RMS) }}$ <br> $\mathrm{V}_{\mathrm{NO}(\mathrm{M})}$ | Output noise voltages (signal plus noise (RMS value); $\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz noise (peak value); weighted to DIN 45405; CCITT filter |  | $\begin{gathered} 75 \\ 160 \end{gathered}$ | 230 | $\begin{aligned} & \mu V \\ & \mu V \end{aligned}$ |
| $\begin{aligned} & \propto C T \\ & \propto C T \end{aligned}$ | $\begin{aligned} & \text { Crosstalk attenuation (stereo) } \\ & \begin{array}{l} f=1 \mathrm{kHz} \\ f=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz} \end{array} \end{aligned}$ |  | $\begin{aligned} & 86 \\ & 80 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $-\propto$ CT | Control voltage cross-talk to the outputs at $f=1 \mathrm{kHz}$; $V_{C 1(\mathrm{RMS})}=\mathrm{V}_{\mathrm{C} 2(\mathrm{RMS})}=1 \mathrm{mV}$ |  | 20 |  | dB |
| $\propto 100$ | Ripple rejection at $f=100 \mathrm{~Hz} ; \mathrm{V}_{\mathrm{CC}(\mathrm{RMS})}<200 \mathrm{mV}$ |  | 46 |  | dB |



Figure 1. Application Diagram for Treble and Bass Control

## APPLICATION INFORMATION (Continued)



Figure 2. Frequency Response Curves; Voltage Gain (Treble and Bass) as a Function of Frequency


OP14040S
Figure 3. Control Curve; Voltage Gain (Bass) as a Function of the Control Voltage $\left(V_{\mathrm{c} 2}\right) ; \mathrm{f}=40 \mathrm{~Hz}$


Figure 4. Control Curve; Voltage Gain (Treble) as a Function of the Control Voltage $\left(\mathrm{V}_{\mathbf{C} 1}\right) ; \mathbf{f}=\mathbf{1 6} \mathbf{k H z}$


| Curve No. | Value of $R$ |
| :---: | :---: |
| 1 | $10 \mathrm{k} \Omega$ |
| 2 | $100 \mathrm{k} \Omega$ |
| 3 | $220 \mathrm{k} \Omega$ |
| 4 | $470 \mathrm{k} \Omega$ |
| 5 | $1 \mathrm{M} \Omega$ |

OP14060S

Figure 5. Voltage Gain ( $A_{V}=V_{0} / V_{1}$ ) Control Curves as a Function of the Angle of Rotation ( $\alpha$ ) of a Linear Potentiometer (R); (for Curve Numbers


## DC-Controlled Dual Potentiometer Circuit

## APPLICATION INFORMATION (Continued)



## NOTES:

THD $=07 \%$,
$f=1 \mathrm{kHz}, V_{C 1}=V_{C 2}=0 \mathrm{~V}$
Figure 7. Output Signal Level as a Function of $\mathrm{V}_{\mathrm{Cc}}$


NOTES:
$\xrightarrow{\text { f }=1 \mathrm{kHz}, ~}$
$\ldots \ldots \mathrm{f}=20 \mathrm{kHz}$
$V_{C C}=20 \mathrm{~V}, R_{L}=47 \mathrm{k} \Omega, V_{C 1}=V_{C 2}=0 \mathrm{~V}$
(Linear $A_{\text {Vtot }}=1$ )
Figure 8. Total Harmonic Distortions as a Function of the Output Level


NOTES:
Reference Level is 5 V (RMS)
Figure 9. Power Bandwidth at THD = 0.1\%


## Application Recommendations

1. If one or more electronic potentiometers in an IC are not used, the following is recommended:
a. Unused signal inputs of an electronic potentiometer should be connected to
the associated output, e.g., Pins 3 and 4 to Pin 2.
b. Unused control voltage inputs should be connected directly to Pin 8 (VREF).
2. Where more than one TDA1074A IC are used in an application, Pins 1 can be connected together; however, Pins 8
( $V_{\text {REF }}$ ) may not be connected together directly.
3. Additional circuitry for limiting the frequency response in the ultrasonic range is shown in Figure 11.
4. Alternative circuitry for limıting the gain of the treble control circuit in the ultrasonic range is shown in Figure 12.


NOTE:
$1 f_{-3 \mathrm{db}}=110 \mathrm{kHz}$ at linear settung
Figure 11. Circuit Diagram for Frequency Response Limiting


## Signetics

## Linear Products

## DESCRIPTION

The device is designed as an active stereo tone/volume control for car radios, TV receivers and audio equipment. It includes functions for bass and treble control, volume control with built-in contour (can be switched off) and balance. All these functions can be controlled by DC voltages or by single linear potentiometers. The bass and treble responses are defined by a single capacitor per control per channel.

## FEATURES

- Few external components necessary
- Low noise due to internal gain
- Bass emphasis can be increased by a double-pole low-pass filter
- Wide power supply voltage range


## APPLICATIONS

- Hi-Fi radio
- Auto radio
- TV
- Audio systems


## TDA1524A Stereo Audio Control

Product Specification

## ORDERING INFORMATION

PIN CONFIGURATION

| N Package |  |
| :---: | :---: |
| $\begin{aligned} & \text { VOLUME } \\ & \text { CONTROL } \end{aligned}$ | 18 GND |
| BYPASS 2 | 17. REF CNTL |
| $v_{c c} 3$ | 16 BALANCE |
| INPUT (R) 4 | 15 INPUT (L) |
| BASS CAP (R) 5 | 14 BASS CAP (L) |
| BASS CAP (R) 6 | 13 BASS CAP(L) |
| $\underset{\operatorname{CAP}(R)}{\operatorname{TREBLE}} 7$ | $12 \text { TREBLE }$ |
| OUTPUT (R) 8 | 11 OUTPUT (L) |
| $\begin{aligned} & \text { BASS } 9 \\ & \text { CONTROL } \end{aligned}$ | $10 \begin{aligned} & \text { TREBLE } \\ & \text { CONTROL } \end{aligned}$ |
| TOP VIEW |  |
|  | CO13800s |


| DESCRIPTION | TEMPERATURE RANGE | ORDERING CODE |
| :---: | :---: | :---: |
| 18 -Pin Plastic DIP (SOT-102HE) | $-30^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ | TDA1524AN |

## BLOCK DIAGRAM AND APPLICATION CIRCUIT WITH SINGLE-POLE FILTER



NOTE:
Series resistor is recommended in the event of the capacitive loads exceeding 200 pF

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{3-18}$ | Supply voltage | 20 | V |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | 1200 | mW |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operatıng ambient temperature range | -30 to +80 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $V_{C C}=12 V ; T_{A}=25^{\circ} \mathrm{C}$, measured in Block Diagram; $\mathrm{R}_{\mathrm{G}} \leqslant 600 \Omega$; $\mathrm{R}_{\mathrm{L}} \geqslant 4.7 \mathrm{k} \Omega$;
$C_{L} \leqslant 200 \mathrm{pF}$, unless otherwise specified

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply (Pin 3) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{3-18}$ | Supply voltage | 7.5 |  | 16.5 | V |
| $\begin{aligned} & I_{\mathrm{CC}}=I_{3} \\ & I_{\mathrm{CC}}=I_{3} \\ & \mathrm{I}_{\mathrm{CC}}=I_{3} \end{aligned}$ | $\begin{gathered} \text { Supply current } \\ \text { at } V_{C C}=8.5 \mathrm{~V} \\ \text { at } V_{C C}=12 \mathrm{~V} \\ \text { at } V_{C C}=15 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 19 \\ & 25 \\ & 30 \end{aligned}$ | $\begin{aligned} & 27 \\ & 35 \\ & 43 \end{aligned}$ | $\begin{aligned} & 36 \\ & 45 \\ & 56 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\begin{aligned} & V_{4,15-18} \\ & V_{4,15-18} \\ & V_{4,15-18} \end{aligned}$ | ```DC input levels (Pins 4 and 15) at \(\mathrm{V}_{\mathrm{CC}}=85 \mathrm{~V}\) at \(V_{C C}=12 \mathrm{~V}\) at \(V_{C C}=15 \mathrm{~V}\)``` | $\begin{aligned} & 3.8 \\ & 5.3 \\ & 6.5 \end{aligned}$ | $\begin{gathered} 4.25 \\ 5.9 \\ 7.3 \end{gathered}$ | $\begin{aligned} & 4.7 \\ & 6.6 \\ & 82 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| $V_{8,11-18}$ <br> $V_{8,11-18}$ <br> V8,11-18 | DC output levels (Pins 8 and 11) under all control voltage conditions with DC feedback (Figure 2) <br> at $\mathrm{V}_{\mathrm{CC}}=85 \mathrm{~V}$ <br> at $V_{C C}=12 \mathrm{~V}$ <br> at $V_{C C}=15 \mathrm{~V}$ | $\begin{aligned} & 3.3 \\ & 4.6 \\ & 5.7 \end{aligned}$ | $\begin{gathered} 4.25 \\ 6.0 \\ 7.5 \end{gathered}$ | $\begin{aligned} & 5.2 \\ & 7.4 \\ & 9.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| Pin 17 |  |  |  |  |  |
| $V_{17-18}$ | Internal potentiometer supply voltage at $\mathrm{V}_{\mathrm{CC}}=8.5 \mathrm{~V}$ | 3.5 | 3.75 | 4.0 | V |
| $\begin{aligned} & -I_{17} \\ & -I_{17} \\ & \hline \end{aligned}$ | Contour on/off switch (control by $\mathrm{I}_{17}$ ) contour (switch open) linear (switch open) | 1.5 |  | $\begin{gathered} 0.5 \\ 10 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  | Application without internal potentiometer supply voltage at $\mathrm{V}_{\mathrm{CC}} \geqslant 10.8 \mathrm{~V}$ (contour cannot be switched off) |  |  |  |  |
| $\mathrm{V}_{17-18}$ | Voltage range forced to Pin 17 | 4.5 |  | $\mathrm{V}_{\mathrm{CC}} / 2-\mathrm{V}_{\mathrm{BE}}$ | V |
| $\begin{aligned} & V_{1,9}, 10,16 \\ & V_{1}, 9,10,16 \end{aligned}$ | DC control voltage range for volume, bass, treble and balance <br> (Pins 1, 9, 10 and 16, respectively) at $\mathrm{V}_{17-18}=5 \mathrm{~V}$ using internal supply | $\begin{gathered} 10 \\ 0.25 \end{gathered}$ |  | $\begin{gathered} 4.25 \\ 3.8 \end{gathered}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| $-1_{1}, 9,10,16$ | Input current of control inputs (Pins 1, 9, 10 and 16) |  |  | 5 | $\mu \mathrm{A}$ |

AC ELECTRICAL CHARACTERISTICS $V_{C C}=V_{3-18}=8.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; measured in Block Diagram; contour switch closed (linear position); volume, balance, bass, and treble controls in mid-position; $R_{G} \leqslant 600 \Omega ; R_{L} \geqslant 4.7 \mathrm{k} \Omega ; C_{L} \leqslant 200 \mathrm{pF} ; f=1 \mathrm{kHz}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Control range |  |  |  |  |  |
| $A_{V}$ max | Maximum gain of volume (Figure 4) | 20.5 | 21.5 | 23 | dB |
| $\Delta A_{V}$ | Volume control range; $A_{V} \mathrm{mAX} / \mathrm{A}_{V}$ min | 90 | 100 |  | dB |
| $\Delta A_{V}$ | Balance control range; $A_{V}=0 \mathrm{~dB}$ (Figure 5) |  | -40 |  | dB |
| $\Delta A_{V}$ | Bass control range at 40 Hz (Figure 6) |  | $\begin{aligned} & -19 \text { to } \\ & +17 \pm 3 \end{aligned}$ |  | dB |
| $\Delta A_{V}$ | Treble control range at 16kHz (Figure 7) |  | $\pm 15 \pm 3$ |  | dB |
|  | Contour characteristics | see Figures 8 and 9 |  |  |  |
| Signal inputs, outputs |  |  |  |  |  |
| $\begin{aligned} & \mathbf{R}_{14,15} \\ & \mathbf{R}_{14,15} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Input resistance; Pins } 4 \text { and } 15^{1} \\ & \text { at gain of volume control: } A_{V}=20 \mathrm{~dB} \\ & A_{V}=-40 \mathrm{~dB} \end{aligned}$ | 10 | 160 |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| $\mathrm{R}_{\text {O8, } 11}$ | Output resistance (Pins 8 and 11) |  |  | 300 | $\Omega$ |
| Signal processing |  |  |  |  |  |
| PSRR | Power supply ripple rejection at $\mathrm{V}_{\mathrm{CC}(\mathrm{RMS})} \leqslant 200 \mathrm{mV} ; \mathrm{f}=100 \mathrm{~Hz} ; \mathrm{A}_{\mathrm{V}}=0 \mathrm{~dB}$ | 35 | 50 |  | dB |
| $a_{C S}$ | Channel separation ( 250 Hz to 10 kHz ) at $A_{V}=-20$ to +21.5 dB | 46 | 60 |  | dB |
| $\Delta A_{V}$ | Spread of volume control with constant control voltage $\mathrm{V}_{1-18}=0.5 \mathrm{~V}_{17-18}$ |  |  | $\pm 3$ | dB |
| $\Delta A_{V}$, L-R | Gain tolerance between left and right channel $\mathrm{V}_{16-18}=\mathrm{V}_{1-18}=0.5 \mathrm{~V}_{17-18}$ |  |  | 1.5 | dB |
| $\Delta A_{V}$ | Tracking between channels for $A_{V}=21.5$ to -26 dB $f=250 \mathrm{~Hz}$ to 6.3 kHz ; balance adjusted at $A_{V}=10 \mathrm{~dB}$ |  |  | 2.5 | dB |
| Signal handling with DC feedback (Figure 2) |  |  |  |  |  |
| $V_{\text {I(RMS })}$ | ```Input signal handling at }\mp@subsup{\textrm{V}}{\textrm{CC}}{}=8.5\textrm{V};THD=0.5% f=1kHz (RMS value)``` | 1.4 |  |  | V |
| $V_{\text {I(RMS })}$ | $\begin{aligned} & \text { at } V_{C C}=8.5 \mathrm{~V} ; \mathrm{THD}=0.7 \% \text {; } \\ & f=1 \mathrm{kHz} \text { (RMS value) } \end{aligned}$ | 1.8 | 2.4 |  | V |
| $V_{\text {IfMS }}$ | at $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$; THD $=0.5 \%$; $f=40 \mathrm{~Hz}$ to 16 kHz (RMS value) | 1.4 |  |  | V |
| $V_{\text {IRMS }}$ | at $V_{C C}=12 \mathrm{~V} ; \mathrm{THD}=0.7 \%$; $\mathrm{f}=40 \mathrm{~Hz}$ to 16 kHz (RMS value) | 2.0 | 3.2 |  | V |
| $V_{\text {I(RMS })}$ | at $V_{C C}=15 \mathrm{~V}$; THD $=0.5 \%$; $f=40 \mathrm{~Hz}$ to 16 kHz (RMS value) | 1.4 |  |  | V |
| $V_{\text {I(RMS }}$ | at $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$; THD $=0.7 \%$; $f=40 \mathrm{~Hz}$ to 16 kHz (RMS value) | 2.0 | 3.2 |  | V |
| $V_{\text {O(RMS })}$ | $\begin{aligned} & \text { Output signal handlıng }{ }^{2,3} \\ & \text { at } V_{C C}=8.5 V ; T H D=0.5 \% ; \\ & f=1 \mathrm{kHz} \text { (RMS value) } \end{aligned}$ | 1.8 | 2.0 |  | V |
| $V_{\text {O(RMS })}$ | $\begin{aligned} & \text { at } V_{C C}=8.5 \mathrm{~V} ; T H D=10 \% ; \\ & f=1 \mathrm{kHz} \text { (RMS value) } \end{aligned}$ |  | 2.2 |  | V |

AC ELECTRICAL CHARACTERISTICS (Continued) $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{3-18}=8.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; measured in Block Diagram; contour switch closed (linear position); volume, balance, bass, and treble controls in mid-position; $R_{G} \leqslant 600 \Omega ; R_{L} \geqslant 4.7 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{L}} \leqslant 200 \mathrm{pF} ;$ $\mathrm{f}=1 \mathrm{kHz}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {O(RMS) }}$ | at $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$; THD $=0.5 \%$; $\mathrm{f}=40 \mathrm{~Hz}$ to 16 kHz (RMS value) | 2.5 | 3.0 |  | V |
| $\mathrm{V}_{\text {O(RMS) }}$ | at $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$; THD $=0.5 \%$; $f=40 \mathrm{~Hz}$ to 16 kHz (RMS value) |  | 3.5 |  | V |
| Noise performance ( $\mathrm{V}_{\mathrm{CC}}=8.5 \mathrm{~V}$ ) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{NO} \text { (RMS) }}$ <br> $\mathrm{V}_{\mathrm{NO} \text { (RMS) }}$ | Output noise voltage (unweighted; Figure 14) at $\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz (RMS value) <br> for maximum voltage gain ${ }^{4}$ <br> for $A_{V}=-3 \mathrm{~dB}^{4}$ |  | $\begin{gathered} 260 \\ 70 \end{gathered}$ | 140 | $\begin{aligned} & \mu V \\ & \mu V \end{aligned}$ |
| $\mathrm{V}_{\mathrm{NO}(\mathrm{M})}$ <br> $\mathrm{V}_{\mathrm{NO}(\mathrm{M})}$ | Output noise voltage; weighted as DIN45405 of 1981, CCIR recommendation 468-2 (peak value) for maximum voltage gain ${ }^{4}$ for maximum emphasis of bass and treble (contour off; $A_{V}=-40 \mathrm{~dB}$ ) |  | $\begin{aligned} & 890 \\ & 360 \end{aligned}$ |  | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| Noise performance ( $\mathrm{V}_{C C}=12 \mathrm{~V}$ ) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{NO} \text { (RMS) }}$ <br> $\mathrm{V}_{\mathrm{NO} \text { (RMS) }}$ | Output noise voltage (unweighted; Figure 14) at $\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz (RMS value) $^{5}$ <br> for maximum voltage gaın ${ }^{4}$ <br> for $A_{V}=-16 d B^{4}$ |  | $\begin{aligned} & 310 \\ & 100 \end{aligned}$ | 200 | $\begin{aligned} & \mu \mathrm{V} \\ & \mu \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{NO}(\mathrm{M})}$ <br> $\mathrm{V}_{\mathrm{NO}(\mathrm{M})}$ | Output noise voltage; weighted as DIN45405 of 1981, CCIR recommendation 468-2 (peak value) for maximum voltage gain ${ }^{4}$ for maximum emphasis of bass and treble (contour off; $A_{V}=-40 \mathrm{~dB}$ ) |  | 940 400 |  | $\mu \mathrm{V}$ <br> $\mu \mathrm{V}$ |
| Noise performance ( $\mathrm{V}_{C C}=15 \mathrm{~V}$ ) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{NO} \text { (RMS) }}$ <br> $\mathrm{V}_{\mathrm{NO} \text { (RMS) }}$ | ```Output nolse voltage (unweighted; FIgure 14) at f=20Hz to 20kHz (RMS value)}\mp@subsup{}{}{5 for maximum voltage gain }\mp@subsup{}{}{4 for }\mp@subsup{A}{V}{}=-16d\mp@subsup{d}{}{4``` |  | $\begin{aligned} & 350 \\ & 110 \end{aligned}$ | 220 | $\begin{aligned} & \mu V \\ & \mu V \end{aligned}$ |
| $\mathrm{V}_{\mathrm{NO}(\mathrm{M})}$ <br> $\mathrm{V}_{\mathrm{NO}(\mathrm{M})}$ | Output noise voltage; weighted as DIN45405 of 1981, CCIR recommendation 468-2 (peak value) for maximum voltage gain ${ }^{4}$ for maximum emphasis of bass and treble (contour off, $A_{V}=-40 \mathrm{~dB}$ ) |  | $\begin{aligned} & 980 \\ & 420 \end{aligned}$ |  | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |

## NOTES:

1 Equation for input resistance (see also Figure 3)

$$
R_{I}=\frac{160 k \Omega}{1+A_{V}}, A_{V} \operatorname{mAX}=12
$$

2 Frequencies below 200 Hz and above 5 kHz have reduced voltage swing. The reduction at 40 Hz and at 16 kHz is $30 \%$
3 In the event of bass boosting the output signal handing is reduced The reduction is 1 dB for maximum bass boost
4 Linear frequency response
5 For peak values add 45 dB to RMS values


Figure 1. Double-Pole Low-Pass Filter for Improved Bass Boost


NOTES:
Internal potentiometer supply from Pin 17 used, $\mathrm{V}_{\mathrm{CC}}=8.5 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}$
See Block Diagram
Figure 4. Volume Control Curve; Voltage Gain ( $A_{V}$ ) as a Function of Control Voltage ( $\mathrm{V}_{1-18}$ )


Figure 2. DC Feedback With Filter Network for Improved Signal Handling


NOTES:
Internal potentiometer supply from Pin 17 used,
$V_{C C}=85 \mathrm{~V}$
See Block Diagram
Figure 5. Balance Control Curve; Voltage Gain ( $\mathrm{A}_{\mathrm{y}}$ ) as a Function of Control Voltage ( $V_{16-18}$ )

op13860s
Figure 3. Input Resistance $\left(\mathbf{R}_{\mathbf{l}}\right)$ as a Function of Gain of Volume Control ( $A_{v}$ )


NOTES:
With single-pole filter, Internal potentiometer supply from Pin 17 used, $\mathrm{V}_{\mathrm{CC}}=85 \mathrm{~V}, \mathrm{f}=40 \mathrm{~Hz}$ See Block Diagram.

Figure 6. Bass Control Curve; Voltage Gain (Ay) as a Function of Control Voltage ( $\mathbf{V}_{\mathbf{9 - 1 8}}$ )


NOTES:
Internal potentiometer supply from Pin 17 used, $\mathrm{V}_{\mathrm{CC}}=85 \mathrm{~V}, \mathrm{f}=16 \mathrm{kHz}$
See Block Diagram
Figure 7. Treble Control Curve; Voltage Gain (Av) as a Function of Control Voltage ( $\mathrm{V}_{10-18}$ )


NOTES:
With single-pole filter, $\mathrm{V}_{\mathrm{CC}}=85 \mathrm{~V}$
See Block Diagram
Figure 8. Contour Frequency Response Curves; Voltage Gain ( $A_{V}$ ) as a Function of Audio Input Frequency



## Stereo Audio Control



NOTES:
With double-pole filier, $\mathrm{V}_{\mathrm{CC}}=85 \mathrm{~V}$
See Block Diagram
Figure 11. Tone Control Frequency Response Curves; Voltage Gain ( $A_{V}$ ) as a Function of Audio Input Frequency


## NOTES:

$\mathrm{V}_{\mathrm{CC}}=85 \mathrm{~V}$ volume control voltage gain at
$A_{V}=20 \log \frac{V_{0}}{V_{1}}=0 \mathrm{~dB}$
See Block Diagram
Figure 12. Total Harmonic Distortion (THD); as a Function of Audio Input Frequency


NOTES:
OP13960
$V_{C C}=85 \mathrm{~V} ; f_{l}=1 \mathrm{kHz}$
See Block Diagram
Figure 13. Total Harmonic Distortion (THD) as a Function of Output Voltage (V)


NOTES:
$1 V_{C C}=15 \mathrm{~V}$
$2 V_{C C}=12 \mathrm{~V}$
$3 \mathrm{VCC}=85 \mathrm{~V}$
$\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz
See Block Diagram
Figure 14. Noise Output Voltage (VNO(RMS); Unweighted); as a Function of Voltage Gain (Av)

## Signetics

## Linear Products

## DESCRIPTION

The TDA8440 is a versatile video/audio switch, intended to be used in applications equipped with video/audio inputs.

It provides two 3-State switches for audio channels and one 3-State switch for the video channel and a video amplifier with selectable gain (times 1 or times 2).
The integrated circuit can be controlied via a bidirectional $I^{2} \mathrm{C}$ bus or it can be controlled directly by DC switching signals. Sufficient sub-addressing is provided for the $1^{2} \mathrm{C}$ bus mode.

## FEATURES

- Combined analog and digital circuitry gives maximum flexibility in channel switching
- 3-State switches for all channels
- Selectable gain for the video channels
- Sub-addressing facility
- $I^{2} \mathrm{C}$ bus or non- $\mathrm{I}^{2} \mathrm{C}$ bus mode (controlled by DC voltages)
- Slave receiver in the $I^{2} \mathrm{C}$ bus mode
- External OFF command
- System expansion possible up to 7 devices (14 sources)
- Static short-circuit proof outputs


## APPLICATIONS

- TVRO
- Video and audio switching
- Television
- CATV

PIN CONFIGURATION

| N Package |  |
| :---: | :---: |
| VIDEOIIIN 1 | 18 SCL |
| OFF FUNCTION IN $\qquad$ | 17] SDA |
| VIDEOIINPUT 3 | 16 VIDEO OUT |
| GND 4 | 15 vcc |
| AUDIO $\mathrm{I}_{\mathrm{B}}$ IN 5 | 14 AUDIO B OUT |
| $\mathrm{S}_{2} 6$ | 13 S 1 ADD |
| AUDIO $\\|_{\text {B }}$ IN 7 | $12.10{ }^{1}$ |
| BYPASS 8 | $11 . S_{0} A D D$ |
| AUDIOIA ${ }_{\text {I }}$ I 9 | (10) AUDIO $\\|_{A} I^{\prime}$ |
| TOP VIEW |  |
|  | CD12511s |

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $18-$ PIn Plastic DIP (SOT-102) | 0 to $70^{\circ} \mathrm{C}$ | TDA8440N |

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage Pin 15 | 14 | V |
|  | Input voltage |  |  |
| $V_{\text {SDA }}$ | Pin 17 | -0.3 to $V_{C C}+0.3$ | V |
| $\mathrm{V}_{\text {SCL }}$ | Pin 18 | -0.3 to $V_{C C}+0.3$ | V |
| $V_{\text {OFF }}$ | Pin 2 | -0.3 to $V_{C C}+03$ | V |
| $\mathrm{V}_{\text {S0 }}$ | Pin 11 | -0.3 to $V_{C C}+0.3$ | V |
| $V_{S 1}$ | Pin 13 | -0.3 to $V_{C C}+0.3$ | V |
| $\mathrm{V}_{\mathrm{S} 2}$ | Pin 6 | -0.3 to $V_{C C}+0.3$ | V |
| $-l_{16}$ | Video output current Pin 16 | 50 | mA |
| TSTG | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Operating ambient temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TJ | Junction temperature | $+150$ | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal resistance from junction to ambient in free-air | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## BLOCK DIAGRAM AND TEST CIRCUIT



NOTE:
S0, S1, S2, and OFF (Pins 11, 13, 6, and 2) connected to $V_{C C}$ or GND If more than 1 device is used, the outputs and Pin 8 (bias decoupling of the audio inputs) may be connected in parallel

Video and Audio Switch IC

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=12 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply |  |  |  |  |  |
| $\mathrm{V}_{15-4}$ | Supply voltage | 10 |  | 13.2 | V |
| $\mathrm{l}_{15}$ | Supply current (without load) |  | 37 | 50 | mA |
| Video switch |  |  |  |  |  |
| $\mathrm{C}_{1} \mathrm{C}_{3}$ | Input coupling capacitor | 100 |  |  | nF |
| $\begin{aligned} & A_{3-16} \\ & A_{3-16} \end{aligned}$ | Voltage gain (times 1; SCL=L) (times 2; SCL = H) | $\begin{aligned} & -1 \\ & +5 \end{aligned}$ | $\begin{gathered} 0 \\ +6 \end{gathered}$ | $\begin{aligned} & +1 \\ & +7 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\begin{aligned} & A_{1-16} \\ & A_{1-16} \end{aligned}$ | Voltage gain (times 1; SCL = L) (times 2; SCL = H) | $\begin{aligned} & -1 \\ & +5 \end{aligned}$ | $\begin{gathered} 0 \\ +6 \end{gathered}$ | $\begin{aligned} & +1 \\ & +7 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\mathrm{V}_{3-4}$ | Input video signal amplitude (gain times 1) |  |  | 4.5 | V |
| $\mathrm{V}_{1-4}$ | Input video signal amplitude (gain times 1) |  |  | 4.5 | V |
| $\mathrm{Z}_{16-4}$ | Output impedance |  | 7 |  | $\Omega$ |
| $\mathrm{Z}_{16 \text {-4 }}$ | Output impedance in 'OFF' state | 100 |  |  | $\mathrm{k} \Omega$ |
|  | Isolation (off-state) ( $\mathrm{f}_{\mathrm{O}}=5 \mathrm{MHz}$ ) | 60 |  |  | dB |
| S/S + N | Signal-to-noise ratio ${ }^{2}$ | 60 |  |  | dB |
| $\mathrm{V}_{16-4}$ | Output top-sync level | 2.4 | 2.8 | 3.2 | V |
| G | Differential gain |  |  | 3 | \% |
| $V_{16-4}$ | Minimum crosstalk attenuation ${ }^{1}$ | 60 |  |  | dB |
| RR | Supply voltage rejection ${ }^{3}$ | 36 |  |  | dB |
| BW | Bandwidth (1dB) | 10 |  |  | MHz |
| $\propto$ | Crosstalk attenuation for interference caused by bus signals (source impedance $75 \Omega$ ) | 60 |  |  | db |
| Audio switch "A" and "B" |  |  |  |  |  |
| $\begin{aligned} & V_{9-4} \text { (RMS) } \\ & V_{10-4} \text { (RMS) } \\ & V_{5-4} \text { (RMS) } \\ & V_{7-4} \text { (RMS) } \\ & \hline \end{aligned}$ | Input signal level |  |  | 2 2 2 2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\begin{aligned} & \mathrm{Z}_{9-4} \\ & \mathrm{Z}_{10-4} \\ & \mathrm{Z}_{5-4} \\ & \mathrm{Z}_{7-4} \\ & \hline \end{aligned}$ | Input impedance | $\begin{aligned} & 50 \\ & 50 \\ & 50 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \\ & 100 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| $\begin{aligned} & Z_{12-4} \\ & Z_{14-4} \\ & \hline \end{aligned}$ | Output impedance |  |  | $\begin{aligned} & 10 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & \Omega \\ & \Omega \end{aligned}$ |
| $\mathrm{Z}_{14-4}$ | Output impedance (off-state) | 100 |  |  | $\mathrm{k} \Omega$ |
| $\begin{aligned} & V_{9-12} \\ & V_{10-12} \\ & V_{5-14} \\ & V_{7-14} \end{aligned}$ | Voltage gain | $\begin{aligned} & -1 \\ & -1 \\ & -1 \\ & -1 \end{aligned}$ | 0 0 0 0 | +1 +1 +1 +1 | $\begin{aligned} & d B \\ & d B \\ & d B \\ & d B \end{aligned}$ |
|  | Isolation (off-state) ( $\mathrm{f}=20 \mathrm{kHz}$ ) | 90 |  |  | dB |
| $S / S+N$ | Signal-to-noise ratio ${ }^{4}$ | 90 |  |  | dB |
| THD | Total harmonic distortion ${ }^{6}$ |  |  | 0.1 | \% |

Video and Audio Switch IC

DC ELECTRICAL CHARACTERISTICS (Continued) $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=12 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\propto$ $\propto$ | Crosstalk attenuation for interferences caused by video signals ${ }^{5}$ <br> Weighted Unweighted | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\propto$ | Crosstalk attenuation for interferences caused by sinusoidal sound signals ${ }^{5}$ | 80 |  |  | dB |
|  | Crosstalk attenuation for interferences caused by the bus signal (weighted) (source impedance $=1 \mathrm{k} \Omega$ ) | 80 |  |  | dB |
| RR | Supply voltage rejection | 50 |  |  | dB |
| BW | Bandwidth ( -1 dB ) | 50 |  |  | kHz |
| $1^{2} \mathrm{C}$ bus inputs/outputs SDA (Pin 17) and SCL (Pin 18) |  |  |  |  |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input voltage HIGH | 3 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage LOW | -0.3 |  | +1.5 | V |
| $\mathrm{IIH}^{\text {H }}$ | Input current $\mathrm{HIGH}^{7}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IIL | Input current LOW ${ }^{7}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output voltage LOW at $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$ |  |  | 0.4 | $\checkmark$ |
| lol | Maximum output sink current |  | 5 |  | mA |
| $\mathrm{C}_{1}$ | Capacitance of SDA and SCL inputs, Pins 17 and 18 |  |  | 10 | pF |
| Sub-address inputs $\mathrm{S}_{\mathbf{0}}$ (Pin 11), $\mathrm{S}_{\mathbf{1}}(\mathbf{P i n} 13), \mathrm{S}_{\mathbf{2}}$ (Pin 6) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage HIGH | 3 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage LOW | -0.3 |  | +0.4 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input current HIGH |  |  | 10 | $\mu \mathrm{A}$ |
| IIL | Input current LOW | -50 |  | 0 | $\mu \mathrm{A}$ |
| OFF input (Pın 2) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage HIGH | +3 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input voltage LOW | -0.3 |  | +0.4 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input current HIGH |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | Input current LOW | -10 |  | 2 | $\mu \mathrm{A}$ |

## NOTES:

1. Caused by drive on any other input at maximum level, measured in $B=5 \mathrm{MHz}$, source impedance for the used input $75 \Omega$,

$$
\text { crosstalk }=20 \log \frac{V_{\text {OUT }}}{V_{\text {IN }} \max }
$$

2. $S / N=20 \log \frac{V_{O} \text { video noise }(P-P)(2 V)}{V_{O} \text { noise RMS } B=5 M H z}$

3 Supply voltage ripple rejection $=20 \log \frac{V_{R} \text { supply }}{V_{R} \text { on output }}$ at $f=\max 100 \mathrm{kHz}$
4. $\mathrm{S} / \mathrm{N}=20 \log \frac{\mathrm{~V}_{\mathrm{O}} \text { nomınal }(05 \mathrm{~V})}{\mathrm{V}_{\mathrm{O}} \text { noise } \mathrm{B}=20 \mathrm{kHz}}$.
5. Caused by drive of any other input at maxımum level, measured in $B=20 \mathrm{kHz}$, source impedance of the used input $=1 \mathrm{k} \Omega$,
crosstalk $=20 \log \frac{V_{\text {OUT }}}{V_{\text {IN }} \max }$ according to DIN 45405 (CCIR 468)
6. $f=20 \mathrm{~Hz}$ to 20 kHz .
7. Also if the supply is switched off.

AC ELECTRICAL CHARACTERISTICS $1^{2} \mathrm{C}$ bus load conditions are as follows: $4 \mathrm{k} \Omega$ pull-up resistor to +5 V ; 200 pF to GND . All values are referred to $\mathrm{V}_{\mathrm{IH}}=3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IL}}=1.5 \mathrm{~V}$.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\text {BUF }}$ | Bus free before start | 4 |  |  | $\mu \mathrm{s}$ |
| ts (STA) | Start condition setup time | 4 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{H}}$ (STA) | Start condition hold time | 4 |  |  | $\mu \mathrm{s}$ |
| tow | SCL, SDA LOW period | 4 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | SCL, HIGH period | 4 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {R }}$ | SCL, SDA rise time |  |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{F}}$ | SCL, SDA fall time |  |  | 0.3 | $\mu \mathrm{s}$ |
| ts (DAT) | Data setup time (write) | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{H}}$ (DAT) | Data hold time (write) | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{ts}_{\text {( }}(\mathrm{CAC})$ | Acknowledge (from TDA8440) setup time |  |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{H}}(\mathrm{CAC})$ | Acknowledge (from TDA8440) hold time | 0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{ts}^{\text {(STO) }}$ | Stop condition setup time | 4 |  |  | $\mu \mathrm{s}$ |

Table 1. Sub-Addressing

| $\mathbf{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | SUB-ADDRESS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ |
| L | L | L | 0 | 0 | 0 |
| L | L | H | 0 | 0 | 1 |
| L | H | L | 0 | 1 | 0 |
| L | H | H | 0 | 1 | 1 |
| H | L | L | 1 | 0 | 0 |
| H | L | H | 1 | 0 | 1 |
| H | H | L | 1 | 1 | 0 |
| H | H | H | non $\mathrm{I}^{2} \mathrm{C}$ addressable |  |  |

## FUNCTIONAL DESCRIPTION

The TDA8440 is a monolithic system of switches and can be used in CTV receivers equipped with an auxiliary video/audio plug. The IC incorporates 3-State switches which comprise:
a) An electronic video switch with selectable gain (times 1 or tımes 2) for switching between an internal video signal (from the IF amplifier) with an auxiliary input signal.
b) Two electronic audio switches, for two sound channels (stereo or dual language), for switching between internal audio sources and signals from the auxiliary video/audio plug.

A selection can be made between two input signals and an OFF-state. The OFF-state is necessary if more than one TDA8440 device is used.

The SDA and SCL pins can be connected to the $1^{2} \mathrm{C}$ bus or to DC switching voltages. Inputs $S_{0}$ (Pin 11), $S_{1}$ (Pin 13), and $S_{2}$ (Pin 6) are used for selection of sub-addresses or switching to the non- $I^{2} \mathrm{C}$ mode. Inputs $\mathrm{S}_{0}, \mathrm{~S}_{1}$, and $S_{2}$ can be connected to the supply voltage $(\mathrm{H})$ or to ground (L). In this way, no peripheral components are required for selec-
tion.

## NON-I ${ }^{2}$ C BUS CONTROL

If the TDA8440 switching device has to be operated via the auxiliary video/audio plug, inputs $S_{2}, S_{1}$, and $S_{0}$ must be connected to the supply line (12V).

The sources (internal and external) and the gain of the video amplifier can be selected via the SDA and SCL pins with the switching voltage from the auxiliary video/audio plug:

- Sources I are selected if SDA $=12 \mathrm{~V}$ (external source)
- Sources II are selected if SDA $=0 \mathrm{~V}$ (TV mode)
- Video amplifier gain is $2 \times$ if $S C L=12 \mathrm{~V}$ (external source)
- Video amplifier gain is $1 \times$ if $S C L=O V$ (TV mode)

If more than one TDA8440 device is used in the non- $-{ }^{2} \mathrm{C}$ bus system, the OFF pin can be used to switch off the desired devices. This can be done via the 12 V switching voltage on the plug.

- All switches are in the OFF position if OFF $=\mathrm{H}$ (12V)
- All switches are in the selected position via SDA and SCL pins if $O F F=L$ ( OV )


## $1^{2} \mathrm{C}$ BUS CONTROL

Detailed information on the $I^{2} C$ bus is avallable on request.

## Video and Audio Switch IC

Table 2. TDA8440 $\mathbf{I}^{2} \mathrm{C}$ Bus Protocol

| STA | $A_{6}$ | $A_{5}$ | $A_{4}$ | $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | $R / W$ | $A C$ | $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ | $A C$ | STO |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| STA | = start condition |
| :---: | :---: |
| $\mathrm{A}_{6}$ | $=1$ |
| $\mathrm{A}_{5}$ | $=0$ Fixed address bits |
| $\mathrm{A}_{4}$ | $=0 \quad$ Fixed address bits |
| $\mathrm{A}_{3}$ | $=1$ |
| $\mathrm{A}_{2}$ | = sub-address bit, fixed via $S_{2}$ input |
| $\mathrm{A}_{1}$ | $=$ sub-address bit, fixed via $\mathrm{S}_{1}$ input |
| $\mathrm{A}_{0}$ | $=$ sub-address bit, fixed via $S_{0}$ input |
| R/W | $=\mathrm{read} / \mathrm{write}$ bit (has to be 0, only write mode allowed) |
| AC | $=$ acknowledge bit ( $=0$ ) generated by the TDA8440 |
| $\mathrm{D}_{7}$ | $=1$ audio $\mathrm{l}_{\mathrm{a}}$ is selected to audio output a |
| $\mathrm{D}_{7}$ | $=0$ audio $\mathrm{l}_{\mathrm{a}}$ is not selected |
| $\mathrm{D}_{6}$ | $=1$ audio $\mathrm{ll}_{\mathrm{a}}$ is selected to audio output a |
| $\mathrm{D}_{6}$ | $=0$ audio $\mathrm{Il}_{\mathrm{a}}$ is not selected |
| $\mathrm{D}_{5}$ | $=1$ audio $\mathrm{I}_{\mathrm{b}}$ is selected to audio output b |
| $\mathrm{D}_{5}$ | $=0$ audio $\mathrm{l}_{\mathrm{b}}$ output is not selected |
| $\mathrm{D}_{4}$ | $=1$ audio $\mathrm{I}_{\mathrm{b}}$ is selected to audio output b |
| $\mathrm{D}_{4}$ | $=0$ audio $\mathrm{I}_{\mathrm{b}}$ is not selected |
| $\mathrm{D}_{3}$ | $=1$ video $!$ is selected to video output |
| $\mathrm{D}_{3}$ | $=0$ video $I$ is not selected |
| $\mathrm{D}_{2}$ | $=1$ video II is selected to video output |
| $\mathrm{D}_{2}$ | $=0$ video II is not selected |
| $\mathrm{D}_{1}$ | $=1$ video amplifier gain is times 2 |
| $\mathrm{D}_{1}$ | $=0$ video amplifier gain is times 1 |
| $\mathrm{D}_{0}$ | $=1$ OFF-input inactive |
| $\mathrm{D}_{0}$ | $=0$ OFF-input active |
| STO | = stop condition |

## $D_{0}$ /OFF Gating

| $D_{0}$ | OFF input | Outputs |
| :--- | :---: | :--- |
| 0 (off input active) | $H$ | OFF |
| 0 | $L$ | In accordance with last defined |
|  |  | $D_{7}-D_{1}$ (may be entered while <br> OFF $H$ HIGH) |
| 1 (off input inactive) | $H$ | In accordance with $D_{7}-D_{1}$ |
| 1 | $L$ | In accordance with $D_{7}-D_{1}$ |

## OFF FUNCTION

With the OFF input all outputs can be switched off (high-ohmic mode), depending on the value of $D_{0}$.

## Power-on Reset

The circuit is provided with a power-on reset function.

When the power supply is switched on, an internal pulse will be generated that will reset the internal memory $\mathrm{S}_{0}$. In the initial state all the switches will be in the off position and the OFF input is active ( $\mathrm{D}_{7}-\mathrm{D}_{0}=0$ ), ( $1^{2} \mathrm{C}$ mode). In the non- $1^{2} \mathrm{C}$ mode, positions are defined via SDA and SCL input voltages.

When the power supply decreases below 5 V , a pulse will be generated and the internal memory will be reset. The behavior of the switches will be the same as described above.


Figure 1. $1^{2} \mathbf{C}$ Bus Timing Diagram

## Signetics

Linear Products

## DESCRIPTION

The TEA6300 is a single-chip $1^{2} \mathrm{C}$ buscontrolled tone, volume, loudness, and fader control circuit ideal for audio signal processing in an automotive entertainment environment. The TEA6300 provides three stereo source input selector switching, volume, loudness, tone, and fader (front/rear) controls. The active tone control functions are determined by two capacitors along with on-chip op amps which keep external component counts to a minimum.

TEA6300
Digitally-Controlled Tone, Volume, and Fader Control Circuit

Preliminary Specification

## FEATURES

- Source selector for three stereo inputs
- Low noise and distortion
- Volume and balance control; Control range of 86 dB in 2 dB steps
- Bass and treble control from +15 dB (treble +12 dB ) to -12 dB in 3dB steps
- Fader control from 0 dB to -30 dB in 2dB steps
- Fast muting
- Low noise suitable for DOLBY® $®$ NR
- Signal handling suitable for compact disc
- Pop-free on/off switching
- 28-pin package


## APPLICATIONS

- Auto radio
- Audio systems
- TV
- Remote control audio systems

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $28-$ Pin Plastic DIP (SOT-117BE) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | TEA6300N |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage (Pins 27-18) | 16 | V |
| $\mathrm{P}_{\text {TOT }}$ | Maximum power dissipation | 2 | W |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

PIN CONFIGURATION

| N Package |  |  |
| :---: | :---: | :---: |
|  | SDA 1 |  |
|  | GNDB 2 | $27 . \mathrm{Vcc}$ |
|  | $Q_{L R} 3$ | 26. $\mathrm{Q}_{\mathrm{RR}}$ |
|  | $Q_{L F} \triangle$ | 25. $C_{R F}$ |
|  | TL 5 | 24 TR |
|  | BL1 6 | 23 BR1 |
|  | BLO 7 | 22 BRO |
|  | $\mathrm{IN}_{\text {LA }} \square 8$ | $21 \mathrm{IN}_{R A}$ |
|  | IC 9 | $20 \mathrm{~V}_{\text {REF }}$ |
|  | $\mathrm{IN}_{\mathrm{LB}} \mathbf{1 0}$ | 19. $\mathrm{IN}_{\mathrm{RB}}$ |
|  | ELFI 11 | 18 GND |
|  | $\mathbb{N}_{\text {LC }} 12$ | $17 \mathrm{IN}_{\mathrm{RC}}$ |
|  | QSL 13 | 16 QSR |
|  | INL 14 | $15 \text { INR }$ |
| TOP VIEW |  |  |
|  |  | CD13340S |
| PIN NO. | SYMBOL | DESCRIPTION |
| 1 | SDA | Data input/output |
| 2 | GNDB | Ground for BUS terminals |
| 3 | $Q_{\text {LR }}$ | Output left rear |
| 4 | $Q_{\text {LF }}$ | Output left front |
| 5 | TL | Termination for treble control capacitor left channel |
| 6 | BL1 | Termination for bass control capacitor left channel |
| 7 | BLO | Termination for bass control capacitor left channel |
| 8 | $\mathrm{IN}_{\text {LA }}$ | Input left source A |
| 9 | IC | Internal connected |
| 10 | $\mathbb{N}_{\text {LB }}$ | Input left source B |
| 11 | ELFI | Electronic filtering for supply |
| 12 | ${ }^{\text {IN }} \mathrm{LC}$ | Input left source C |
| 13 | QSL | Output source selector left |
| 14 | INL | Input left control part |
| 15 | INR | Input right control part |
| 16 | QSR | Output source selector right |
| 17 | $\mathrm{IN}_{\mathrm{RC}}$ | Input right source C |
| 18 | GND | Ground |
| 19 | $\mathrm{IN}_{\text {RB }}$ | Input right source B |
| 20 | $V_{\text {REF }}$ | Reference voltage ( $1 / 2 \mathrm{~V}_{\mathrm{CC}}$ ) |
| 21 | $1 \mathrm{~N}_{\text {RA }}$ | Input right source A |
| 22 | BRO | Termination for bass control capacitor right channel |
| 23 | BR1 | Termination for bass control capacitor right channel |
| 24 | TR | Termination for treble control capacitor right channel |
| 25 | $\mathrm{Q}_{\text {RF }}$ | Output right front |
| 26 | $\mathrm{Q}_{\text {RR }}$ | Output right rear |
| 27 | $V_{\text {cc }}$ | Supply voitage |
| 28 | SCL | Clock input |

## BLOCK DIAGRAM



## Digitally-Controlled Tone, Volume, and Fader Control Circuit TEA6300

## FUNCTIONAL DESCRIPTION

The input selector selects three stereo channels, e.g., RF part (AM/FM), recorder and compact disk. As the outputs of the source selector as well as the inputs of the main control part are available, additıonal circuits like compander- and equalizer systems may be inserted into the signal path. The AC signal setting is performed by resistor chains in combination with multi-input operational amplifiers. The advantage of this prınciple is
the combination of low noise, low distortion, and a high dynamic range for the circuit.

The separated volume controls of the left and the right channel make the balance control possible. The range and the characteristic of the balance is software-programmable by setting an extra bass (and optional treble) control, depending on the actual volume position, the loudness function, performed by software in a microcomputer controlling both the switching points and the ranges. Because the TEA6300 has four outputs, a low-level
fader is included. The fader control is independent of the volume control and an extra mute position for the front or the rear or for all channels is built in. The last function may be used for muting during preset selection. For pop-free switching, on and off, an extra pop suppression circuitry is built in. As all switching and control functions are controllable via the two-wire $I^{2} \mathrm{C}$ bus, no external interface between the microcomputer and the TEA6300 is required. The on-chip power-on reset sets the TEA6300 into the general mute mode.

DC ELECTRICAL CHARACTERISTICS $V_{C C}=8.5 \mathrm{~V} ; \mathrm{R}_{\mathrm{S}}=600 \Omega ; \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega ; \mathrm{f}=1 \mathrm{kHz} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Figure 6), unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply voltage | 7.0 | 8.5 | 13.2 | V |
| ICC | Supply current |  | 26 |  | mA |
| $\mathrm{V}_{\text {REF }}$ | Internal reference voltage (Pin 20) $\mathrm{V}_{\text {REF }}=0.5 \mathrm{~V}_{\text {CC }}$ |  | 4.25 |  | V |
| $A_{V}$ | Maximum gain bass and treble linear, fader off |  | 20 |  | dB |
| $V_{\text {O(RMS) }}$ <br> $V_{\text {O(RMS) }}$ | Output level for $P_{\text {max }}$ at the output stage for start of clipping |  | $\begin{gathered} 500 \\ 1000 \end{gathered}$ |  | $\begin{aligned} & m V \\ & m V \end{aligned}$ |
| $\mathrm{V}_{\text {I(RMS }}$ | Input sensitivity at $\mathrm{V}_{\mathrm{O}}=500 \mathrm{mV}$ |  | 50 |  | mV |
| $\mathrm{f}_{\mathrm{R}}$ | Frequency response bass and treble linear; roll-off frequency -1 dB | 35 |  | 20000 | Hz |
| $\propto$ CS | Channel separation $\mathrm{G}=\mathrm{OdB}$; bass and treble linear; frequency range 250 Hz to 10 kHz | 45 | 70 |  | dB |
| $\begin{aligned} & \text { THD } \\ & \text { THD } \\ & \text { THD } \end{aligned}$ | Total harmonic distortion frequency range 20 Hz to 12.5 kHz $\begin{aligned} & V_{I N}=50 \mathrm{mV} ; G=20 \mathrm{~dB} \\ & \mathrm{~V}_{\mathbb{I N}}=500 \mathrm{mV} ; G=0 \mathrm{~dB} \\ & \mathrm{~V}_{\mathbb{I N}}=1.6 \mathrm{~V} ; G=-10 \mathrm{~dB} \end{aligned}$ |  | $\begin{gathered} 0.1 \\ 0.05 \\ 0.2 \end{gathered}$ | $\begin{aligned} & 0.3 \\ & 0.2 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \% \\ & \% \\ & \% \end{aligned}$ |
| $\mathrm{RR}_{100}$ RR $_{\text {RANGE }}$ | ```Ripple rejection VR(RMS)}<200mV;G=0dB bass and treble linear; at f=100Hz at f=40Hz to 12.5kHz``` |  | $\begin{aligned} & 70 \\ & \text { tbf } \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| S/N <br> S/N <br> S/N <br> S/N <br> S/N <br> S/N | $\begin{aligned} & \text { Signal-to-noise ratio bass and treble linear;, }{ }^{1,2} \\ & \text { CCIR 468-2 weighted; quasi-peak } \\ & V_{1}=50 \mathrm{mV} ; V_{O}=46 \mathrm{mV} ; P_{O}=50 \mathrm{~mW} \\ & V_{1}=500 \mathrm{mV} ; V_{O}=45 \mathrm{mV} ; P_{O}=50 \mathrm{~mW} \\ & V_{1}=50 \mathrm{mV} ; V_{O}=200 \mathrm{mV} ; P_{O}=1 \mathrm{~W} \\ & V_{1}=500 \mathrm{mV} ; V_{O}=200 \mathrm{mV} ; P_{O}=1 \mathrm{~W} \\ & V_{1}=50 \mathrm{mV} ; V_{O}=500 \mathrm{mV} ; P_{O}=6 \mathrm{~W} \\ & V_{1}=500 \mathrm{mV} ; V_{O}=500 \mathrm{mV} ; P_{O}=6 \mathrm{~W} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 65 \\ & 67 \\ & 70 \\ & 78 \\ & 70 \\ & 85 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| $\mathrm{P}_{\mathrm{N}}$ | Noise power mute position, only contribution of TEA6300, power amplifier for 25 W |  |  | 10 | nW |
| $\alpha$ B | Crosstalk ( $\left.20 \log \mathrm{~V}_{\mathrm{BUS}(\mathrm{P}-\mathrm{P})} / \mathrm{V}_{\mathrm{O}(\mathrm{RMS})}\right)$ between BUS inputs and signal outputs $\mathrm{G}=0 \mathrm{Db}$; bass and treble linear |  | 110 |  | dB |

## Digitally-Controlled Tone, Volume, and Fader Control Circuit

DC ELECTRICAL CHARACTERISTICS (Continued) $V_{C C}=8.5 \mathrm{~V} ; \mathrm{R}_{\mathrm{S}}=600 \Omega ; \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega ; \mathrm{f}=1 \mathrm{kHz} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Figure 6), unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Source selector |  |  |  |  |  |
| $\mathrm{Z}_{1}$ | Input impedance | 20 | 30 | 40 | k $\Omega$ |
| $\mathrm{Z}_{0}$ | Output impedance |  |  | 100 | $\Omega$ |
| $\mathrm{R}_{\mathrm{L}}$ | Admissible output load resistance | 10 |  |  | k $\Omega$ |
| $\mathrm{C}_{\mathrm{L}}$ | Admissible output load capacity | 0 |  | 200 | pF |
| $\sim_{S}$ | Input isolation not selected source; frequency range 40 Hz to 125 kHz |  | 80 |  | dB |
| G | $\begin{aligned} & \text { Gaın } \\ & R_{L}>10 k \Omega \end{aligned}$ |  | 0 |  | dB |
| $\mathrm{V}_{\mathrm{B} \text { INT }} / \mathrm{V}_{\text {REF }}$ | Internal blas voltage |  | 1 |  |  |
| $\mathrm{V}_{\text {IRMS) }}$ <br> $V_{\text {I(RMS) }}$ | $\begin{aligned} & \text { Maximum input level } \\ & \text { THD }<0.5 \% \\ & \text { THD }<0.5 \% ; V_{C C}=7.5 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 1.65 \\ 1.5 \end{gathered}$ |  | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| THD | Total harmonic distortion $\mathrm{V}_{\mathrm{I}}=500 \mathrm{mV}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  |  | 0.1 | \% |
| $\mathrm{N}_{\mathrm{W}}$ | Noise voltage weighted CCIR 468-2, quasi peak |  | 9 | 20 | $\mu \mathrm{V}$ |
| $\mathrm{V}_{0}$ | DC offset voltage between any inputs |  |  | 10 | mV |
| Control part |  |  |  |  |  |
|  | (Source selector disconnected, source resistance $600 \Omega$ ) |  |  |  |  |
| $\mathrm{Z}_{1}$ | Input impedance | 35 | 50 | 65 | k $\Omega$ |
| $\mathrm{Z}_{0}$ | Output impedance |  | 100 | 150 | $\Omega$ |
| $\mathrm{R}_{\mathrm{L}}$ | Admissible output load resistance | 10 |  |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\mathrm{L}}$ | Admıssible output load capacity | 0 |  | 1000 | pF |
| $V_{\text {(RMS }}$ | Maximum input voltage THD $<05 \% ; G=-10 \mathrm{~dB}$; bass and treble linear |  | 2.0 |  | V |
| $\mathrm{N}_{\mathrm{w}}$ <br> $\mathrm{N}_{\mathrm{W}}$ <br> $\mathrm{N}_{\mathrm{W}}$ <br> $\mathrm{N}_{\mathrm{W}}$ | Noise voltage weighted acc CCIR 468-2, quası peak, bass and treble linear, fader off gain 20dB gain 0dB gain -66dB mute position |  | $\begin{gathered} 110 \\ 25 \\ 19 \\ 11 \end{gathered}$ | $\begin{aligned} & 220 \\ & 50 \\ & 38 \\ & 22 \end{aligned}$ | $\begin{aligned} & \mu V \\ & \mu V \\ & \mu V \\ & \mu V \end{aligned}$ |
| Volume control |  |  |  |  |  |
| $\mathrm{G}_{\mathrm{C}}$ | Continuous control range |  | 86 |  | dB |
|  | Step resolution |  | 2 |  | dB |
| $\Delta \mathrm{G}_{\mathrm{a}}$ | Attenuator set error ( $\mathrm{G}=+20$ to -50 dB ) |  |  | 2 | dB |
| $\Delta \mathrm{G}_{\mathrm{a}}$ | Attenuator set error $(\mathrm{G}=+20 \text { to }-66 \mathrm{~dB})$ |  |  | 3 | dB |
| $\Delta G_{t}$ | Gain tracking error balance in mid position, bass and treble linear |  |  | 2 | dB |
| $\propto_{M}$ | Mute attenuation |  | 80 |  | dB |

DC ELECTRICAL CHARACTERISTICS (Continued) $V_{C C}=8.5 \mathrm{~V} ; \mathrm{R}_{\mathrm{S}}=600 \Omega ; \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega ; \mathrm{f}=1 \mathrm{kHz} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Figure 6), unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Bass control |  |  |  |  |  |
| $\begin{aligned} & G_{b} \\ & -G_{b} \end{aligned}$ | Bass control range $f=40 \mathrm{~Hz}$; maximum boost $f=40 \mathrm{~Hz}$; maximum attenuation | $\begin{aligned} & 14 \\ & 11 \end{aligned}$ | $\begin{aligned} & 15 \\ & 12 \\ & \hline \end{aligned}$ | $\begin{aligned} & 16 \\ & 13 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  | Step resolution |  | 3 |  | dB |
|  | Step error |  |  | 0.5 | dB |
| Treble control |  |  |  |  |  |
| $\begin{aligned} & G_{t} \\ & -G_{t} \\ & G_{t} \end{aligned}$ | ```Treble control range f=15kHz; maximum boost f=15kHz; maximum attenuation f > 15kHz; maximum boost``` | $\begin{aligned} & 11 \\ & 11 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  | Step resolution |  | 3 |  | dB |
|  | Step error |  |  | 0.5 | dB |
| Fader control |  |  |  |  |  |
| $\mathrm{G}_{\mathrm{f}}$ | Continuous attenuation fader control range |  | 30 |  | dB |
|  | Step resolution |  | 2 |  | dB |
|  | Attenuator set error |  |  | 1.5 | dB |
| $\alpha_{M}$ | Mute attenuation |  | 80 |  | dB |
| Digital part |  |  |  |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | Bus terminals Input voltage HIGH LOW | $\begin{gathered} 3 \\ -0.3 \end{gathered}$ |  | $\begin{aligned} & 12 \\ & 1.5 \end{aligned}$ | v |
| $\begin{aligned} & I_{\mathbb{H}} \\ & I_{I L} \end{aligned}$ | Input current HIGH LOW | $\begin{aligned} & -10 \\ & -10 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output voltage LOW $\mathrm{L}=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| AC Characteristics according to the $1^{2} \mathrm{C}$ Bus specification |  |  |  |  |  |
|  | Power-on Reset <br> When RESET is active the GMU (general mute) bit is set and the BUS receiver is in RESET position |  |  |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | Increasing supply voltage start of reset end of reset | 5.2 | 6.0 | 2.5 6.8 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| $\mathrm{V}_{\text {cc }}$ | Decreasing supply voltage start of reset | 4.2 | 5.0 | 5.8 | V |

## NOTES:

1. The indicated values for output power assume a 6 W power amp, with 20 dB gain, connected to the output of the circuit Signal-to-noise ratios exclude noise contribution of the power amplifier.
2. Signal-to-nosse ratios on a CCIR 468-2 average reading meter are 4.5 dB better than on CCIR 468-2 quası peak

## $\mathbf{I}^{2} \mathrm{C}$ BUS FORMAT

| $S$ | SLAVE ADDRESS | A | SUB-ADDRESS | A | DATA | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| S | $=$ start condtion |  | SUB-ADDRESS |
| :--- | :--- | ---: | :--- |$=$ see Table 1

If more than 1 byte DATA is transmitted, then auto-increment of the sub-address is performed
Table 1

| FUNCTION | SUB-ADDRESS | DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Volume left | 00000000 | X | X | VL5 | VL4 | VL3 | VL2 | VL1 | VLO |
| Volume right | 00000001 | X | X | VR5 | VR4 | VR3 | VR2 | VR1 | VRO |
| Bass | 00000010 | x | x | X | X | BA3 | BA2 | BA1 | baO |
| Treble | 00000011 | X | X | X | X | TR3 | TR2 | TR1 | TRO |
| Fader | 00000100 | X | X | MFN | FCH | FA3 | FA2 | FA1 | FAO |
| Switch | 00000101 | GMU | x | X | X | X | SCC | SCB | SCA |

NOTES:
Function of the bits-

| VLO to VL5 | Volume control left |
| :--- | :--- |
| VRO to VR5 | Volume control right |
| BAO to BA3 | Bass control |
| TRO to TR3 | Treble control |
| FAO to FA3 | Fader control |
| FCH | Select fader channel (front or rear) |
| MFN | Mute control of the selected fader channel (front or rear) |
| SCA to SCC | Source selector control |
| GMU | Mute control (general mute) for the outputs QLF, QLR, QRF and QRR |
| X | Do not care bits (1 during testing) |

Table 2. Bass Setting

| $\mathbf{G}$ <br> $\mathbf{( d B )}$ | DATA |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{B A 3}$ | $\mathbf{B A 2}$ | $\mathbf{B A 1}$ | $\mathbf{B A O}$ |
| +15 | 1 | 1 | 1 | 1 |
| +15 | 1 | 1 | 1 | 0 |
| +15 | 1 | 1 | 0 | 1 |
| +15 | 1 | 1 | 0 | 0 |
| +12 | 1 | 0 | 1 | 1 |
| +9 | 1 | 0 | 1 | 0 |
| +6 | 1 | 0 | 0 | 1 |
| +3 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| -3 | 0 | 1 | 1 | 0 |
| -6 | 0 | 1 | 0 | 1 |
| -9 | 0 | 1 | 0 | 0 |
| -12 | 0 | 0 | 1 | 1 |
| -12 | 0 | 0 | 1 | 0 |
| -12 | 0 | 0 | 0 | 1 |
| -12 | 0 | 0 | 0 | 0 |

Table 3. Treble Setting

| G <br> (dB) | DATA |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | TR3 | TR2 | TR1 | TR0 |
| +12 | 1 | 1 | 1 | 1 |
| +12 | 1 | 1 | 1 | 0 |
| +12 | 1 | 1 | 0 | 1 |
| +12 | 1 | 1 | 0 | 0 |
| +12 | 1 | 0 | 1 | 1 |
| +9 | 1 | 0 | 1 | 0 |
| +6 | 1 | 0 | 0 | 1 |
| +3 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| -3 | 0 | 1 | 1 | 0 |
| -6 | 0 | 1 | 0 | 1 |
| -9 | 0 | 1 | 0 | 0 |
| -12 | 0 | 0 | 1 | 1 |
| -12 | 0 | 0 | 1 | 0 |
| -12 | 0 | 0 | 0 | 1 |
| -12 | 0 | 0 | 0 | 0 |

## Digitally-Controlled Tone, Volume, and Fader Control Circuit TEA6300

Table 4. Volume Setting LEFT

| $\begin{gathered} \mathbf{G} \\ (\mathbf{d B}) \end{gathered}$ | DATA |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VL5 | VL4 | VL3 | VL2 | VL1 | VLO |
| 20 | 1 | 1 | 1 | 1 | 1 | 1 |
| 18 | 1 | 1 | 1 | 1 | 1 | 0 |
| 16 | 1 | 1 | 1 | 1 | 0 | 1 |
| 14 | 1 | 1 | 1 | 1 | 0 | 0 |
| 12 | 1 | 1 | 1 | 0 | 1 | 1 |
| 10 | 1 | 1 | 1 | 0 | 1 | 0 |
| 8 | 1 | 1 | 1 | 0 | 0 | 1 |
| 6 | 1 | 1 | 1 | 0 | 0 | 0 |
| 4 | 1 | 1 | 0 | 1 | 1 | 1 |
| 2 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| - 2 | 1 | 1 | 0 | 1 | 0 | 0 |
| - 4 | 1 | 1 | 0 | 0 | 1 | 1 |
| - 6 | 1 | 1 | 0 | 0 | 1 | 0 |
| - 8 | 1 | 1 | 0 | 0 | 0 | 1 |
| -10 | 1 | 1 | 0 | 0 | 0 | 0 |
| -12 | 1 | 0 | 1 | 1 | 1 | 1 |
| -14 | 1 | 0 | 1 | 1 | 1 | 0 |
| -16 | 1 | 0 | 1 | 1 | 0 | 1 |
| -18 | 1 | 0 | 1 | 1 | 0 | 0 |
| -20 | 1 | 0 | 1 | 0 | 1 | 1 |
| -22 | 1 | 0 | 1 | 0 | 1 | 0 |
| -24 | 1 | 0 | 1 | 0 | 0 | 1 |
| -26 | 1 | 0 | 1 | 0 | 0 | 0 |
| -28 | 1 | 0 | 0 | 1 | 1 | 1 |
| -30 | 1 | 0 | 0 | 1 | 1 | 0 |
| -32 | 1 | 0 | 0 | 1 | 0 | 1 |
| -34 | 1 | 0 | 0 | 1 | 0 | 0 |
| -36 | 1 | 0 | 0 | 0 | 1 | 1 |
| -38 | 1 | 0 | 0 | 0 | 1 | 0 |
| -40 | 1 | 0 | 0 | 0 | 0 | 1 |
| -42 | 1 | 0 | 0 | 0 | 0 | 0 |
| -44 | 0 | 1 | 1 | 1 | 1 | 1 |
| -46 | 0 | 1 | 1 | 1 | 1 | 0 |
| -48 | 0 | 1 | 1 | 1 | 0 | 1 |
| -50 | 0 | 1 | 1 | 1 | 0 | 0 |
| -52 | 0 | 1 | 1 | 0 | 1 | 1 |
| -54 | 0 | 1 | 1 | 0 | 1 | 0 |
| -56 | 0 | 1 | 1 | 0 | 0 | 1 |
| -58 | 0 | 1 | 1 | 0 | 0 | 0 |
| -60 | 0 | 1 | 0 | 1 | 1 | 1 |
| -62 | 0 | 1 | 0 | 1 | 1 | 0 |
| -64 | 0 | 1 | 0 | 1 | 0 | 1 |
| -66 | 0 | 1 | 0 | 1 | 0 | 0 |
| mute left | 0 | 1 | 0 | 0 | 1 | 1 |
| mute left | 0 | 1 | 0 | 0 | 1 | 0 |
| mute left | 0 | 0 | 0 | 0 | 0 | 0 |

Table 5. Volume Setting RIGHT

| $\underset{(\mathrm{dB})}{\mathbf{G}}$ | DATA |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VR5 | VR4 | VR3 | VR2 | VR1 | VRO |
| 20 | 1 | 1 | 1 | 1 | 1 | 1 |
| 18 | 1 | 1 | 1 | 1 | 1 | 0 |
| 16 | 1 | 1 | 1 | 1 | 0 | 1 |
| 14 | 1 | 1 | 1 | 1 | 0 | 0 |
| 12 | 1 | 1 | 1 | 0 | 1 | 1 |
| 10 | 1 | 1 | 1 | 0 | 1 | 0 |
| 8 | 1 | 1 | 1 | 0 | 0 | 1 |
| 6 | 1 | 1 | 1 | 0 | 0 | 0 |
| 4 | 1 | 1 | 0 | 1 | 1 | 1 |
| 2 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| - 2 | 1 | 1 | 0 | 1 | 0 | 0 |
| - 4 | 1 | 1 | 0 | 0 | 1 | 1 |
| - 6 | 1 | 1 | 0 | 0 | 1 | 0 |
| -8 | 1 | 1 | 0 | 0 | 0 | 1 |
| -10 | 1 | 1 | 0 | 0 | 0 | 0 |
| -12 | 1 | 0 | 1 | 1 | 1 | 1 |
| -14 | 1 | 0 | 1 | 1 | 1 | 0 |
| -16 | 1 | 0 | 1 | 1 | 0 | 1 |
| -18 | 1 | 0 | 1 | 1 | 0 | 0 |
| -20 | 1 | 0 | 1 | 0 | 1 | 1 |
| -22 | 1 | 0 | 1 | 0 | 1 | 0 |
| -24 | 1 | 0 | 1 | 0 | 0 | 1 |
| -26 | 1 | 0 | 1 | 0 | 0 | 0 |
| -28 | 1 | 0 | 0 | 1 | 1 | 1 |
| -30 | 1 | 0 | 0 | 1 | 1 | 0 |
| -32 | 1 | 0 | 0 | 1 | 0 | 1 |
| -34 | 1 | 0 | 0 | 1 | 0 | 0 |
| -36 | 1 | 0 | 0 | 0 | 1 | 1 |
| -38 | 1 | 0 | 0 | 0 | 1 | 0 |
| -40 | 1 | 0 | 0 | 0 | 0 | 1 |
| -42 | 1 | 0 | 0 | 0 | 0 | 0 |
| -44 | 0 | 1 | 1 | 1 | 1 | 1 |
| -46 | 0 | 1 | 1 | 1 | 1 | 0 |
| -48 | 0 | 1 | 1 | 1 | 0 | 1 |
| -50 | 0 | 1 | 1 | 1 | 0 | 0 |
| -52 | 0 | 1 | 1 | 0 | 1 | 1 |
| -54 | 0 | 1 | 1 | 0 | 1 | 0 |
| -56 | 0 | 1 | 1 | 0 | 0 | 1 |
| -58 | 0 | 1 | 1 | 0 | 0 | 0 |
| -60 | 0 | 1 | 0 | 1 | 1 | 1 |
| -62 | 0 | 1 | 0 | 1 | 1 | 0 |
| -64 | 0 | 1 | 0 | 1 | 0 | 1 |
| -66 | 0 | 1 | 0 | 1 | 0 | 0 |
| mute right | 0 | 1 | 0 | 0 | 1 | 1 |
| mute right | 0 | 1 | 0 | 0 | 1 | 0 |
| mute right | 0 | 0 | 0 | 0 | 0 | 0 |

## Digitally-Controlled Tone, Volume, and Fader Control Circuit

Table 6. Fader Function

| SETTING |  | DATA |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Front/Rear dB dB |  | MFN | FCH | FA3 | FA2 | FA1 | FAO |
|  |  | fader off |  |  |  |  |  |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
|  |  | fader front |  |  |  |  |  |
| - 2 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| - 4 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| - 6 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| - 8 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| -10 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| -12 | 0 | 1 |  | 1 | 0 | 0 | 1 |
| -14 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| -16 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| -18 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| -20 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| -22 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| -24 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| -26 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| -28 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| -30 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
|  |  |  |  | mute | front |  |  |
| -80 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| . | - |  |  |  |  |  |  |
| - | $\cdot$ |  |  |  |  |  |  |
| -80 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |



Table 7

| SELECTED INPUTS | DATA |  |  |
| :---: | :---: | :---: | :---: |
|  | SCC | SCB | SCA |
| Data not admıssible | 1 | 1 | 1 |
| Data not admissible | 1 | 1 | 0 |
| Data not admissible | 1 | 0 | 1 |
| $\mathbb{N}_{\mathrm{LC}}, \mathbb{I N}_{\mathrm{RC}}$ | 1 | 0 | 0 |
| Data not admissible | 0 | 1 | 1 |
| $\mathbb{I N}_{\text {LB }}, \mathbb{I N}_{\text {fB }}$ | 0 | 1 | 0 |
| $\mathbb{N}_{\text {LA }}, \mathbb{I N}_{\text {RA }}$ | 0 | 0 | 1 |
| Data not admissible | 0 | 0 | 0 |


| MUTE <br> CONTROL | DATA <br> GMU | REMARKS |
| :--- | :---: | :--- |
| Active | 1 | Outputs $Q_{\text {LF }}, Q_{\text {LR }}, Q_{R F}$ and $Q_{\text {RR }}$ are <br> muted <br> No general mute |



Figure 2. Treble Control


Figure 3. Output Noise Voltage (CCIR 468-2 Weighted; Quasi Peak)

## Digitally-Controlled Tone, Volume, and Fader Control Circuit



OP13840S
Figure 4. Signal-to-Noise Ratio (CCIR 468-2 Weighted; Quasi Peak) With a 6W Power Amplifier (Gain 20dB) Without Noise Contribution of the Power Amplifier (See Figure 6)


Figure 6. Test and Application Circuit


NOTE:
$V_{1}$ MiN $=50 \mathrm{mV}, \mathrm{V}_{\mathrm{O}}=500 \mathrm{mV}$ for $\mathrm{P}_{\mathrm{MAX}}$
Figure 5. Recommended Level Diagram

## Signetics

## Linear Products

## DESCRIPTION

The NE5240 is a two channel decoder for the Dolby Digital Audio System. *The IC includes input latches to separate two channels of audio and control data, a precision internal voltage reference, and digital/analog signal processing circuitry for each channel. The IC design is implemented in a bipolar process to achieve low noise, low distortion, and wide dynamic range.

## NOTE:

*Avalable only to licensees of Dolby Laboratories Licensing Corporation, San Francisco, from whom licensing and applications information must be obtained Dolby is a registered trademark of Dolby Laboratories Licensing Corporation, San Francisco, California

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 28 -Pin SO | 0 to $+70^{\circ} \mathrm{C}$ | NE5240D |
| 28 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE5240N |

## PIN CONFIGURATION



## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | Analog supply voltage | +15 | V |
| $\mathrm{~V}_{\mathrm{DD}}$ | Logic supply voltage | +7 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating ambient temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead temperature (soldering, 60 sec ) | +300 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS All specifications are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=12 \mathrm{~V}, \mathrm{~V}_{D D}=5 \mathrm{~V}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Analog voltage supply range |  | 10 | 12 | 14 | V |
| $V_{D D}$ | Logic voltage supply range |  | 4.5 | 5 | 5.5 | V |
| Icc | Supply current | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ | 10 | 24 | 35 | mA |
| IDD | Supply current | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 5 | 12 | 18 | mA |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage high |  | 2 |  | 5 | V |
| $\mathrm{V}_{\text {IL }}$ | Input voltage low |  | 0 |  | 0.8 | V |
| ILL | Input current low | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ |  | 10 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input current high |  |  | 1 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{ts}_{s}$ | Setup time |  | 150 |  |  | ns |
| $t_{H}$ | Hold tıme |  | 150 |  |  | ns |
| $\mathrm{I}_{\mathrm{B}}$ | Input buffers, Pins 7, 9, 20, 22 | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ |  |  | 100 | nA |
| $\mathrm{R}_{\mathrm{L}}$ | Summing amp output load |  | 5 |  |  | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\mathrm{OS}}$ | Output offset voltage |  |  | 0.1 | 0.6 | V |
| $\mathrm{V}_{\mathrm{OS}}$ | Output offset change | 10\%-SBD-70\% |  | $\pm 5$ | $\pm 20$ | mV |
| $\mathrm{V}_{\text {REF }}$ | Reference voltage |  | 5.5 | $0.5 \mathrm{~V}_{\mathrm{CC}}$ | 6.5 | V |

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{2}$ | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{O}}$ | Full-Scale output, OdB | $f=100 \mathrm{~Hz}$ |  | 1.8 |  | $\mathrm{V}_{\text {RMS }}$ |
|  | Absolute output level | $f=1 \mathrm{kHz}, \mathrm{SSD}=40 \%$ | 93 | 118 | 150 | $m V_{\text {RMS }}$ |
|  | Channel balance | $f=1 \mathrm{kHz}, 20 \%-$ SSD-70\% | -1.5 |  | 1.5 | dB |
|  | Step-Size linearity | $f=1 \mathrm{kHz}, 20 \%-S S D-70 \%$ | -1.5 |  | 1.5 | dB |
|  | Step-Size linearity | $f=100 \mathrm{~Hz}, \mathrm{SSD}=90 \%$ | -2.5 |  | 1.0 | dB |
| $f_{R}$ | Frequency response | $f=2 \mathrm{kHz}, \mathrm{SBD}=10 \%$ | -1.0 |  | 1.0 | dB |
| $\mathrm{f}_{\mathrm{R}}$ | Frequency response | $f=5 \mathrm{kHz}, \mathrm{SBD}=20 \%$ | -1.0 |  | 1.0 | dB |
| $\mathrm{f}_{\mathrm{R}}$ | Frequency response | $f=7 \mathrm{kHz}, \mathrm{SBD}=30 \%$ | -1.0 |  | 1.0 | dB |
| $f_{R}$ | Frequency response | $f=8 \mathrm{kHz}, \mathrm{SBD}=40 \%$ | -10 |  | 1.0 | dB |
| $\mathrm{f}_{\mathrm{R}}$ | Frequency response | $f=10 \mathrm{kHz}, \mathrm{SBD}=50 \%$ | -1.0 |  | 1.0 | dB |
| $\mathrm{f}_{\mathrm{R}}$ | Frequency response (all WRT 100 Hz ) | $\begin{aligned} & f=12 \mathrm{kHz}, \mathrm{SBD}=60 \% \\ & f=14 \mathrm{kHz}, \mathrm{SBD}=70 \% \end{aligned}$ | $\begin{aligned} & -1.0 \\ & -1.5 \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| S/N | Dynamic range | SSD $=70 \%$, CCIR/ARM | 80 | 85 |  | dB |
| THD | Harmonic distortion | $f=1 \mathrm{kHz},-3 \mathrm{~dB}$ |  | 0.1 | 0.5 | \% |
| THD | Harmonic distortion Channel separation | $\begin{gathered} f=1 \mathrm{kHz},-10 \mathrm{~dB} \\ \mathrm{f}=1 \mathrm{kHz}, 0 \mathrm{~dB} \end{gathered}$ | 60 | $\begin{gathered} 0.05 \\ 75 \end{gathered}$ | 0.2 | $\begin{gathered} \% \\ \text { dB } \end{gathered}$ |
| PSRR | Power supply rejection ratio ${ }^{1}$ | $f=1 \mathrm{kHz}$ |  | 60 |  | dB |

## NOTES:

1. PSRR depends on value of capacitor on Pin 16.
2. The duty cycle of SSD and SBD control data is $10 \%$, unless otherwise noted.

# Signetics 

## Product Specification

## Linear Products

## DESCRIPTION

The NE645/646 is a monolithic audio noise reduction circuit designed as a direct replacement device for the NE645B/NE646B in Dolby* B-Type noise reduction systems. The NE645/ 646 is used to reduce the level of background noise introduced during recording and playback of audio signals on magnetic tape, and to improve the noise level in FM broadcast reception. This circuit is available only to licensees of Dolby Laboratories Licensing Corporation, San Francisco, California.

NOTE:
*TM Dolby Laboratories Licensing Corporation

## FEATURES

- Accurate record mode frequency response
- Excellent frequency response tracking with temperature and $V_{c c} \pm 0.4 \mathrm{~dB}$ typical
- Excellent back-to-back dynamic response - DC shift less than 20 mV typical
- Improved stability of all op amps
- High reliability packaging


## APPLICATIONS

- Tape decks
- Dolby surround sound system

PIN CONFIGURATION


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 16-Pin Plastıc DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE645N |
| 16-Pin Plastıc DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE646N |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 24 | V |
| $\begin{aligned} & \mathrm{T}_{\mathrm{A}} \\ & \mathrm{~T}_{\text {STG }} \end{aligned}$ | Temperature range Operating ambient Storage | $\begin{gathered} 0 \text { to }+70 \\ -65 \text { to }+150 \end{gathered}$ | $\begin{aligned} & \circ{ }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| Tsold | Lead soldering temperature (10sec max) | +300 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $V_{C C}=12 \mathrm{~V}, f=20 \mathrm{~Hz}$ to 20 kHz . All levels referenced to $580 \mathrm{~m} V_{\text {RMs }}$ (0dB) at Pin 3, $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise specified.


## NOTES:

1. See maximum signal handling versus supply voltage characteristics
2. All noise levels are measured CCIR/ARM weighted using a 10 k source with respect to Dolby level See Dolby Laboratories Bulletin 19.

## Dolby Noise Reduction Circuit

TYPICAL PERFORMANCE CHARACTERISTICS


APPLICATION INFORMATION
The NE645/646 is a direct replacement for the NE645B/646B. The NE645/646 incorpo-
rates improved design technıques to insure excellent performance required in Dolby B and C Type Audıo Noise Reduction Systems. Critical component values are unchanged
except for C309 on Pin 1 which is now an optıonal component in specific applications defined by Dolby Laboratories. All circuit parameters are guaranteed at $12 \mathrm{~V} \mathrm{~V}_{\mathrm{Cc}}$.

DOLBY ENCODER Output for constant level input (single tone frequency response)

| Frequency <br> (kHz) | Input Level (dB) <br>  <br> (Dolby <br> Level) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | $\mathbf{- 5}$ | $\mathbf{- 1 0}$ | $\mathbf{- 1 5}$ | $\mathbf{- 2 0}$ | $\mathbf{- 2 5}$ | $\mathbf{- 3 0}$ | $\mathbf{- 3 5}$ | $\mathbf{- 4 0}$ |
| 0.14 | 0 | 0.2 | 0.2 | 0.2 | 0.2 | 0.2 | 0.1 | 0.2 | 0.1 |
| 0.2 | 0 | 0.3 | 0.4 | 0.5 | 0.5 | 0.6 | 0.6 | 0.5 | 0.5 |
| 0.3 | 0 | 0.3 | 0.6 | 1.1 | 1.3 | 1.3 | 1.3 | 1.3 | 1.3 |
| 0.4 |  |  |  |  | 2.0 | 2.1 | 2.2 | 2.3 | 2.1 |
| 0.5 | 0 | 0.3 | 0.8 | 1.8 | 2.6 | 2.9 | 2.9 | 3.0 | 2.9 |
| 0.6 |  |  |  |  |  | 3.6 | 3.7 | 3.8 | 3.7 |
| 0.7 | 0 | 0.4 | 0.9 | 2.1 | 3.5 | 4.3 | 4.4 | 4.5 | 4.4 |
| 0.8 |  |  |  |  | 4.8 | 5.0 | 5.3 | 5.1 |  |
| 0.9 | 0 | 0.4 | 1.0 | 2.3 | 4.2 | 5.7 | 6.1 | 6.3 | 6.2 |
| 1.0 |  |  |  |  |  |  | 6.9 | 7.1 | 7.1 |
| 1.2 | 0 | 0.3 | 0.9 | 2.3 | 4.4 | 6.6 | 7.5 | 7.7 | 7.7 |
| 1.4 | 0.1 | 0.4 | 0.9 | 2.2 | 4.3 | 7.0 | 8.5 | 8.9 | 8.9 |
| 2.0 | 0.2 | 0.6 | 0.9 | 1.9 | 3.9 | 6.6 | 8.8 | 9.7 | 9.7 |
| 3.0 | 0.3 | 0.6 | 1.0 | 1.7 | 3.2 | 5.4 | 8.2 | 10.0 | 10.3 |
| 5.0 | 0.3 | 0.6 | 1.0 | 1.7 | 2.8 | 4.7 | 7.3 | 9.7 | 10.4 |
| 7.0 | 0.4 | 0.7 | 1.1 | 1.7 | 2.6 | 4.2 | 6.5 | 9.1 | 10.4 |
| 10.0 | 0.7 | 0.8 | 1.1 | 1.8 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |
| 14.0 | 0.7 | 1.2 | 1.9 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |  |
| 20.0 | 0.7 |  |  |  |  |  | 0 |  |  |

NOTE:
The figures given in this table are the average response of many of Dolby Laboratories' professional encoders, and are not intended to be taken as required consumer equipment performance characteristics. Thus, no inference should be drawn on the tolerances which licensees must retain in consumer equipment The figures can, however, be used to plot typical characteristics.

TEST CIRCUIT


## Signetics

## Linear Products

## DESCRIPTION

The NE649 is an audio noise reduction circuit designed for use in low voltage entertainment systems. The circuit is used to reduce the level of background noise introduced during the recording and playback of audio signals on magnetic tape and improve the noise

Dolby is a trademark of Dolby Laboratories Licensing Corporation
level in FM broadcast reception. The circuit is intended for use in automotive and portable cassette Dolby ${ }^{\text {TM }}$ B-Type noise reduction systems. This circuit is available only to licensees of Dolby Laboratories Licensing Corp., San Francisco.

## FEATURE

- Low voltage operation


## APPLICATION

- Tape decks

PIN CONFIGURATION


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $16-$ PIn Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE649N |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 16 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating temperature range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead solderıng temperature $10 \mathrm{sec} \max$ | +300 | ${ }^{\circ} \mathrm{C}$ |

## BLOCK DIAGRAM



## Low Voltage Dolby Noise Reduction Circuit

DC ELECTRICAL CHARACTERISTICS $V_{C C}=9 \mathrm{~V}, \mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz . All levels referenced to $580 \mathrm{~m} V_{\mathrm{RMS}}$ ( 0 dB ) at Pin 3 , $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise specified.


## NOTES:

1. With electronic switching
2. All noise levels are measured CCIR/ARM weighted using a 10 k source with respect to Dolby level See Dolby Laboratories Bulletin 19.

3 The circuit will function as low as $V_{C C}=45 \mathrm{~V}$ (i.e, output signal present) See graphs of $I_{C C}$ and signal handing vs $V_{C C}$.

TYPICAL PERFORMANCE CHARACTERISTICS


DOLBY ENCODER Output for constant level input (single tone frequency response)

| FREQUENCY <br> (kHz) | INPUT LEVEL (dB) <br>  <br> (DOLBY <br> LEVEL) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | $\mathbf{- 5}$ | $\mathbf{- 1 0}$ | $\mathbf{- 1 5}$ | $\mathbf{- 2 0}$ | $\mathbf{- 2 5}$ | $\mathbf{- 3 0}$ | $\mathbf{- 3 5}$ | $\mathbf{- 4 0}$ |
| 0.14 | 0 | 0.1 | 0 | 0.1 | 0 | 0 | 0 | 0 | 0 |
| 0.2 | 0 | 0.3 | 0.4 | 0.5 | 0.5 | 0.6 | 0.6 | 0.5 | 0.5 |
| 0.3 | 0 | 0.3 | 0.6 | 1.1 | 1.3 | 1.3 | 1.3 | 1.3 | 1.3 |
| 0.4 |  |  |  |  | 2.0 | 2.1 | 2.2 | 2.3 | 2.1 |
| 0.5 | 0 | 0.3 | 0.8 | 1.8 | 2.6 | 2.9 | 2.9 | 3.0 | 2.9 |
| 0.6 |  |  |  |  |  | 3.6 | 3.7 | 3.8 | 3.7 |
| 0.7 | 0 | 0.4 | 0.9 | 2.1 | 3.5 | 4.3 | 4.4 | 4.5 | 4.4 |
| 0.8 |  |  |  |  | 4.8 | 5.0 | 5.3 | 5.1 |  |
| 0.9 |  |  |  |  |  | 5.6 | 5.8 | 5.6 |  |
| 1.0 | 0 | 0.4 | 1.0 | 2.3 | 4.2 | 5.7 | 6.1 | 6.3 | 6.2 |
| 1.2 |  |  |  |  |  |  | 6.9 | 7.1 | 7.1 |
| 1.4 | 0 | 0.3 | 0.9 | 2.3 | 4.4 | 6.6 | 7.5 | 7.7 | 7.7 |
| 2.0 | 0.1 | 0.4 | 0.9 | 2.2 | 4.3 | 7.0 | 8.5 | 8.9 | 8.9 |
| 3.0 | 0.2 | 0.6 | 0.9 | 1.9 | 3.9 | 6.6 | 8.8 | 9.7 | 9.7 |
| 5.0 | 0.3 | 0.6 | 1.0 | 1.7 | 3.2 | 5.4 | 8.2 | 10.0 | 10.3 |
| 7.0 | 0.3 | 0.6 | 1.0 | 1.7 | 2.8 | 4.7 | 7.3 | 9.7 | 10.4 |
| 10.0 | 0.4 | 0.7 | 1.1 | 1.7 | 2.6 | 4.2 | 6.5 | 9.1 | 10.4 |
| 14.0 | 0.5 | 0.8 | 1.1 | 1.8 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |
| 20.0 | 0.7 | 0.7 | 1.2 | 1.9 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |

NOTE:
The figures given in this table are the average response of many of Dolby Laboratories' professional encoders, and are not intended to be taken as required consumer equipment performance characteristics. Thus, no inference should be drawn on the tolerance which licensees must retain in consumer equipment. The figures can, however, be used to plot typical characteristics.

## TEST CIRCUIT



## Signetics

Linear Products

## DESCRIPTION

The NE650 is a monolithic audio noise reduction circuit designed for use in Dolby ${ }^{\text {TM }}$ B-Type noise reduction systems. The NE650 is used to reduce the level of background noise introduced during recording and playback of audio signals on magnetic tape.

The NE650 features excellent dynamic characteristics over a wide range of operating conditions and is pin-compatible with NE645/646. This circuit is available only to licensees of Dolby Laboratories Licensing Corp., San Francisco.

Dolby is a trademark of Dolby Laboratories Licensing Corporation.

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 16-Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE650N |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 24 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Temperature range <br> Operating ambient <br> $\mathrm{T}_{\text {STG }}$ | Storage | 0 to +70 <br> -65 to +150 |
| $\mathrm{~T}_{\text {SOLD }}$ | Lead soldering temperature (10 sec. max) | ${ }^{\circ} \mathrm{C}$ |  |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |

## BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS $V_{C C}=12 \mathrm{~V}, f=20 \mathrm{~Hz}$ to 20 kHz . All levels referenced to $580 \mathrm{~m} V_{\text {RMs }}(0 \mathrm{db})$ at Pin 3 , $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE650 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range |  | 8 |  | 20 | V |
| Icc | Supply current | Electronic switching on |  | 16 | 24 | mA |
| $\mathrm{A}_{\mathrm{V}}$ | Voltage gain (Pins 5-3) | $\mathrm{f}=1 \mathrm{kHz}$ (Pins 6 and 2 connected) | 25.5 | 26 | 26.5 | dB |
| $A_{V}$ | Voltage gain (Pins 3-7) | $f=k H z$, OdB at Pin 3, noise reduction out | -0.5 | 0 | +0.5 | dB |
| Av | Voltage gain (Pins 2-3) | $\mathrm{f}=1 \mathrm{kHz}$ |  | 13 |  | dB |
|  | Distortion <br> THD: 2nd and 3rd harmonic | $\begin{gathered} f=20 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}, 0 \mathrm{~dB} \\ \mathrm{f}=20 \mathrm{~Hz} \text { to } 10 \mathrm{kHz},+10 \mathrm{~dB} \end{gathered}$ |  | $\begin{aligned} & 0.05 \\ & 0.15 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.3 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
|  | Signal handling | $1 \%$ distortion at 1 kHz | +12 | +15 |  | dB |
| S/N | Signal-to-noise ratio* | Record mode Playback mode | $\begin{aligned} & 68 \\ & 78 \end{aligned}$ | $\begin{aligned} & 72 \\ & 82 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  | Back-to-back frequency response | Using typical record mode response |  | $\pm 05$ |  | dB |
|  | Record mode frequency response (at Pin 7) referenced to encode monitor point (Pin 3) | $\begin{aligned} & \mathrm{f}=1.4 \mathrm{kHz} \\ & 0 \mathrm{~dB} \\ & -20 \mathrm{~dB} \\ & -30 \mathrm{~dB} \end{aligned}$ | $\begin{array}{r} -0.5 \\ -16.1 \\ -23.5 \end{array}$ | $\begin{gathered} 0 \\ -15.6 \\ -22.5 \\ \hline \end{gathered}$ | $\begin{array}{r} +0.5 \\ -15.1 \\ -21.5 \end{array}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  |  | $\begin{aligned} & \mathrm{f}=5 \mathrm{kHz} \\ & 0 \mathrm{~dB} \\ & -20 \mathrm{~dB} \\ & -30 \mathrm{~dB} \\ & -40 \mathrm{~dB} \end{aligned}$ | $\begin{array}{r} -0.7 \\ -17.3 \\ -22.3 \\ -30.2 \end{array}$ | $\begin{array}{r} +0.3 \\ -16.8 \\ -21.8 \\ -29.7 \end{array}$ | $\begin{array}{r} +1.3 \\ -16.3 \\ -21.3 \\ -29.2 \end{array}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  |  | $\begin{aligned} & f=20 \mathrm{kHz} \\ & 0 \mathrm{~dB} \\ & -20 \mathrm{~dB} \\ & -30 \mathrm{~dB} \end{aligned}$ | $\begin{gathered} -0.3 \\ -18.3 \\ -24.5 \end{gathered}$ | $\begin{array}{r} +0.7 \\ -17.3 \\ -23.5 \end{array}$ | $\begin{array}{r} +1.7 \\ -163 \\ -225 \end{array}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\mathrm{R}_{\text {IN }}$ | Input resistance | $\begin{aligned} & \text { Pin } 5 \\ & \text { Pin } 2 \end{aligned}$ | $\begin{aligned} & 35 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 50 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 65 \\ & 5.3 \end{aligned}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| Rout | Output resistance | $\begin{aligned} & \hline \text { Pin } 6 \\ & \text { Pin } 3 \\ & \text { Pin } 7 \\ & \hline \end{aligned}$ | 1.9 | $\begin{aligned} & 2.4 \\ & 80 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 120 \\ & 120 \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{k} \Omega \\ \Omega \\ \Omega \\ \hline \end{gathered}$ |
|  | Back-to-back frequency response shift <br> vs $T_{A}$ <br> vs $V_{C C}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }-70^{\circ} \mathrm{C} \\ 8 \text { to } 20 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & \pm 0.4 \\ & \pm 0.4 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |

## NOTE:

*All noise levels are measured CCIR/ARM weighted using a 10k source with respect to Dolby level See Dolby Laboratories Bulletin 19

## Dolby B-Type Noise Reduction Circuit

## PERFORMANCE CHARACTERISTICS



Dolby B-Type Noise Reduction Circuit

DOLBY ENCODER Output for constant level input (single tone frequency response)

|  | Input Level (dB) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Frequency } \\ & \quad(k H z) \end{aligned}$ |  | -5 | -10 | -15 | -20 | -25 | -30 | -35 | -40 |
| 0.1 | 0 | 0.1 | 0 | 0.1 | 0 | 0 | 0 | 0 | 0 |
| 0.14 | 0 | 0.2 | 0.2 | 0.2 | 0.2 | 0.2 | 0.1 | 0.2 | 0.1 |
| 0.2 | 0 | 0.3 | 0.4 | 0.5 | 0.5 | 0.6 | 0.6 | 0.5 | 0.5 |
| 0.3 | 0 | 03 | 0.6 | 1.1 | 1.3 | 1.3 | 1.3 | 1.3 | 1.3 |
| 0.4 |  |  |  |  | 2.0 | 2.1 | 2.2 | 2.3 | 2.1 |
| 05 | 0 | 0.3 | 0.8 | 1.8 | 2.6 | 2.9 | 2.9 | 3.0 | 2.9 |
| 0.6 |  |  |  |  |  | 3.6 | 3.7 | 3.8 | 3.7 |
| 0.7 | 0 | 0.4 | 0.9 | 2.1 | 3.5 | 4.3 | 4.4 | 4.5 | 4.4 |
| 0.8 |  |  |  |  |  | 4.8 | 5.0 | 5.3 | 5.1 |
| 0.9 |  |  |  |  |  |  | 5.6 | 5.8 | 5.6 |
| 1.0 | 0 | 0.4 | 1.0 | 2.3 | 4.2 | 5.7 | 61 | 6.3 | 6.2 |
| 1.2 |  |  |  |  |  |  | 6.9 | 7.1 | 7.1 |
| 1.4 | 0 | 0.3 | 0.9 | 2.3 | 4.4 | 6.6 | 7.5 | 7.7 | 7.7 |
| 2.0 | 0.1 | 0.4 | 09 | 2.2 | 4.3 | 7.0 | 8.5 | 8.9 | 8.9 |
| 3.0 | 02 | 0.6 | 0.9 | 1.9 | 3.9 | 6.6 | 8.8 | 9.7 | 9.7 |
| 5.0 | 0.3 | 0.6 | 1.0 | 1.7 | 3.2 | 5.4 | 8.2 | 10.0 | 10.3 |
| 7.0 | 0.3 | 0.6 | 1.0 | 17 | 2.8 | 4.7 | 7.3 | 9.7 | 10.4 |
| 10.0 | 0.4 | 0.7 | 11 | 1.7 | 2.6 | 4.2 | 6.5 | 9.1 | 10.4 |
| 14.0 | 0.5 | 0.8 | 1.1 | 1.8 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |
| 20.0 | 0.7 | 0.7 | 1.2 | 1.9 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |

NOTE:
The figures given in this table are the average response of many of Dolby Laboratories' professional encoders, and are not intended to be taken as required consumer equipment performance characteristics Thus, no inference should be drawn on the tolerance which hicensees must retain in consumer equipment The figures can, however, be used to plot typical characteristics

## Dolby B-Type Noise Reduction Circuit

## TEST CIRCUIT



NOTES:
All resistors standard and are measured in $\Omega$
*Optional capacitor in specific applications defined by Dolby Laboratories

## Signetics

## Linear Products

## Bridge-Tied Load (BTL)

An application where the outputs of two amplifiers are tied to opposite ends of a load (speaker) thereby increasing the output power level to the load.

## Channel Separation

The measure of the electrical isolation between two or more independent monolithic circuits.
Input Sensitivity
The minimum signal magnitude required to drive the output to a given output power level.

## Symbols and Definitions for Audio Power Amplifiers

## Noise Output Voltage ( $\mathbf{V}_{\mathbf{N}(\mathrm{RMS})}$ ) Ripple Rejection (RR)

The output noise voltage for a given set of conditions.

## Output Power

The power available to the load for a given set of conditions.
Peak Output Current
The maximum instantaneous current available from the amplifier output.
Repetitive Peak Output Current
The maximum operating current available from the amplifier output.

The measure of the amplifier's ability to reject influences of power supply voltage variations (ripple).
Signal-to-Noise Ratio (S/N)
The ratio of recoverable signal level to the noise level generated by the amplifier.

Standby Current (ISB)
The supply current drawn by the device when operated with no load.
Total Harmonic Distortion (THD)
The measure of the amplifier's ability to amplify only the input signal without introducing any harmonic interference.

## Signetics

## Linear Products

## DESCRIPTION

The TDA1010A is a monolithic integrated class-B audio amplifier circuit in a 9 lead single in-line (SIP) plastic package. The device is primarily developed as a 6 W car radio amplifier for use with $4 \Omega$ and $2 \Omega$ load impedances.

## TDA1010A <br> 6W Audio Amplifier with Preamplifier

## Product Specification

## FEATURES

- Single in-line (SIP) construction for easy mounting
- Separated preamplifier and power amplifier
- High output power
- Low cost external components
- Good ripple rejection
- Thermal protection


## APPLICATIONS

- Stereo power amplifier
- Television
- Radios
- Intercom
- Alarms
- Modems

PIN CONFIGURATION

POWER AMP GROUND POWER AMP OUTPUT 2 POWER AMP V $\mathbf{C C} 3$ COMPENSATION 4

PREAMP VCC 5 POWER AMP INPUT 6 PREAMP OUTPUT $\mathbf{7}$ PREAMP INPUT 8 PREAMP GROUND 9

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 9 -Pin Plastic SIP (SOT-110B) | $-25^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | TDA1010AU |

TEST CIRCUIT



Figure 1. Power Derating Curve

HEATSINK DESIGN
Assume $V_{C C}=14.4 \mathrm{~V} ; R_{L}=2 \Omega ; T_{A}=60^{\circ} \mathrm{C}$ maximum; thermal shutdown starts at $T_{J}=150^{\circ} \mathrm{C}$. The maximum sinewave dissipation in a $2 \Omega$ load is about 5.2 W . The maximum dissipation for music drive will be about $75 \%$ of the worst-case sinewave dissipation, so this will be 3.9 W . Consequently, the total resistance from junction to ambient
$\theta_{\mathrm{JA}}=\theta_{\mathrm{JTAB}}+\theta_{\mathrm{TABH}}+\theta_{\mathrm{HA}}$

$$
=\frac{150-60}{3.9}=23^{\circ} \mathrm{C} / \mathrm{W}
$$

Since $\theta_{\mathrm{JTAB}}=10^{\circ} \mathrm{C} / \mathrm{W}$ and $\theta_{\mathrm{TABH}}=1^{\circ} \mathrm{C} / \mathrm{W}$, $\theta_{H A}=23-(10+1)=12^{\circ} \mathrm{C} / \mathrm{W}$.

ABSOLUTE MAXIMUM RATINGS $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ (MAX) | Supply voltage | 24 | V |
| ICC | Peak output current | 5 | A |
| ICc (Rep) | Repetitive peak output current | 3 | A |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | see derating curve in Figure 1 |  |
| TSTG | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature | -25 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{tsc}_{\text {c }}$ | AC short-circuit duration of load during sinewave drive; without heatsink at $V_{C C}=14.4 \mathrm{~V}$ | max. 100 | hours |

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $V_{C C}$ | Supply voltage range | 6 |  | 24 | V |
| lorm | Repetitive peak output current |  |  | 3 | A |
| $\mathrm{I}_{\text {TOT }}$ | Total quiescent current at $\mathrm{V}_{\mathrm{CC}}=14.4 \mathrm{~V}$ |  | 31 |  | mA |

AC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=14.4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega ; \mathrm{f}=1 \mathrm{kHz}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Po Po Po Po Po | $\begin{aligned} & V_{C C}=14.4 \mathrm{~V} ; R_{\mathrm{L}}=2 \Omega^{1} \\ & \mathrm{~V}_{\mathrm{CC}}=14.4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega^{1,2} \\ & \mathrm{~V}_{\mathrm{CC}}=14.4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega^{1} \\ & \mathrm{~V}_{\mathrm{CC}}=14.4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega ; \text { without bootstrap } \\ & \mathrm{V}_{\mathrm{CC}}=14.4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \Omega ; \text { with additional bootstrap } \\ & \text { resistor of } 220 \Omega \text { between Pins } 3 \text { and } 4 \end{aligned}$ | 5.9 | $\begin{aligned} & 6.4 \\ & 6.2 \\ & 3.4 \\ & 5.7 \\ & 9 \end{aligned}$ |  | $\begin{aligned} & w \\ & w \\ & w \\ & w \\ & w \\ & w \end{aligned}$ |
| $A_{V_{1}}$ <br> $A_{\text {V2 }}$ <br> $A_{\text {i tot }}$ | Voltage gan preamplifier ${ }^{3}$ power amplifier total amplifier | $\begin{aligned} & 21 \\ & 27 \\ & 51 \end{aligned}$ | $\begin{aligned} & 24 \\ & 30 \\ & 54 \end{aligned}$ | $\begin{aligned} & 27 \\ & 33 \\ & 57 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\mathrm{d}_{\text {TOT }}$ | Total harmonic distortion at $\mathrm{P}_{\mathrm{O}}=1 \mathrm{~W}$ |  | 0.2 |  | \% |
| $\eta$ | Efficiency at $\mathrm{P}_{\mathrm{O}}=6 \mathrm{~W}$ |  | 75 |  | \% |
| B | Frequency response ( -3 dB ) | 80 Hz |  | 15 | kHz |
| $\begin{aligned} & \left\|Z_{1}\right\| \\ & \left\|Z_{1}\right\| \end{aligned}$ | Input impedance preamplifier ${ }^{4}$ power amplifier ${ }^{5}$ | $\begin{aligned} & 20 \\ & 14 \end{aligned}$ | $\begin{aligned} & 30 \\ & 20 \end{aligned}$ | $\begin{aligned} & 40 \\ & 26 \end{aligned}$ | $\begin{aligned} & k \Omega \\ & k \Omega \end{aligned}$ |
| $\left\|z_{0}\right\|$ | Output impedance of preamplifier; Pin $7^{5}$ | 14 | 20 | 26 | $\mathrm{k} \Omega$ |
| $V_{\text {O(RMS) }}$ | Output voltage preamplifier (RMS value) $\mathrm{d}_{\text {TOT }}<1 \%(\text { Pin } 7)^{3}$ | 0.7 |  |  | V |
| $V_{\mathrm{N} \text { (RMS) }}$ <br> $V_{\text {N(RMS) }}$ | Noise output voltage (RMS value) ${ }^{6}$ $\begin{aligned} & \mathrm{R}_{\mathrm{S}}=0 \Omega \\ & \mathrm{R}_{\mathrm{S}}=8.2 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 0.7 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\begin{aligned} & \hline \text { RR } \\ & \text { RR } \end{aligned}$ | Ripple rejection at $\mathrm{f}=1 \mathrm{kHz}$ to $10 \mathrm{kHz}^{7}$ at $\mathrm{f}=100 \mathrm{~Hz} ; \mathrm{C} 2=1 \mu \mathrm{~F}$ | $\begin{aligned} & 42 \\ & 37 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $V_{1}$ | Sensitivity for $\mathrm{P}_{\mathrm{O}}=5.8 \mathrm{~W}$ |  | 10 |  | mV |
| I4(RMS) | Bootstrap current at onset of clipping; Pin 4 (RMS value) |  | 30 |  | mA |

## NOTES:

1 Measured with an ideal coupling capacitor to the speaker load.
2. Up to $P_{O} \leqslant 3 W$ : $d_{\text {TOT }} \leqslant 1 \%$
3. Measured with a load impedance of $20 \mathrm{k} \Omega$.

4 Independent of load impedance of preamplifier.
5 Output impedance of preamplifier ( $\left|Z_{0}\right|$ ) is correlated (within $10 \%$ ) with the input impedance $\left(\left|Z_{l}\right|\right)$ of the power amplifier.
6. Unweighted RMS noise voltage measured at a bandwidth of 60 Hz to 15 kHz (12dB/octave)

7 Ripple rejection measured with a source impedance between 0 and $2 \mathrm{k} \Omega$ (maximum ripple amplitude: 2 V ).
8. The tab must be electrically floating or connected to the substrate (Pin 9)

notes:
Solid lines indicate the power across the load, dashed lines that available at Pin 2 of the TDA1010 $R_{L}=2 \Omega^{(1)}$ has been measured with an additional $220 \Omega$ bootstrap resistor between Pins 3 and 4 Measurements were made at $\mathrm{f}=1 \mathrm{kHz}$, $\mathrm{d}_{\text {TOT }}=10 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Figure 2. Output Power of the Test Circuit as a Function of the Supply Voltage with the Load Impedance as a Parameter; Typical Values


NOTES:
Solid lines indicate the power across the load,
dashed lines that available at Pin 2 of the
TDA1010. $R_{L}=2 \Omega^{(1)}$ has been measured with an additional $220 \Omega$ bootstrap resistor between Pins 3 and 4 Measurements were made at $f=1 \mathrm{kHz}$,
$V_{C C}=144 \mathrm{~V}$
Figure 3. Total Harmonic Distortion in the Test Circuit as a Function of the Output Power with the Load Impedance as a Parameter; Typical Values


Figure 4. Frequency Characteristics of the Test Circuit for Three Values of Load Impedance. Po
Relative to $0 \mathrm{~dB}=1 \mathrm{~W} ; \mathrm{V}_{\mathrm{Cc}}=\mathbf{1 4 . 4 V}$


NOTE:
For $R_{L}=2 \Omega$ an external bootstrap resistor of $220 \Omega$ has been used; typical values $V_{C C}=144 \mathrm{~V}$, $\mathrm{f}=1 \mathrm{kHz}$

Figure 5. Total Power Dissipation (Solid Lines) and the Efficiency (Dashed Lines) of the
Test Circuit; a Function of the Output Power With the Load Impedance as a Parameter


Figure 6. Thermal Resistance from Heatsink to Ambient of a 1.5 mm Thick Bright Aluminum Heatsink as a Function of the Single-sided Area of the Heatsink With the Total Power Dissipation as a Parameter


Figure 7. Complete Mono Audio Amplifier of a Radio

## Signetics

## Linear Products

## DESCRIPTION

The TDA1011 is a monolithic integrated audio amplifier circuit in a 9 -lead single in-line (SIP) plastic package. The device is especially designed for portable radio and recorder applications and delivers up to 4 W in a $4 \Omega$ load impedance. The device can deliver up to 6 W into $4 \Omega$ at 16 V loaded supply in mains-fed applications. The maximum permissible supply voltage of 24 V makes this circuit very suitable for DC and AC apparatus, while the low applicable supply voltage of 3.6 V permits 6 V applications. The power amplifier has an inverted input/output which makes the circuit optimal for applications with active tone control and spatial stereo.

## TDA1011 <br> 2 to 6W Audio Power Amplifier with Preamplifier

## Product Specification

## FEATURES

- Single in-line (SIP) construction, for easy mounting
- Separated preamplifier and power amplifier
- High output power
- Thermal protection
- High input impedance
- Low current drain
- Limited noise behavior at radio frequencies


## APPLICATIONS

- Radios
- Television
- Intercom
- Modems
- Alarms

PIN CONFIGURATION


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 9-Pin Plastic SIP (SOT-110B) | $-25^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | TDA1011U |

## TEST CIRCUIT



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | 24 | V |
| IOM | Peak output current | 3 | A |
| PTOT | Total power dissipation | see deratıng curve Figure 1 |  |
| $T_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operatıng ambient temperature range | -25 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $t_{\text {SC }}$ | AC short-circuit duration of load during sine wave drive; $V_{C C}=12 \mathrm{~V}$ | 100 | hours drive; $V_{C C}=12 \mathrm{~V}$ |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range | 3.6 |  | 20 | V |
| IORM | Repetitive peak output current |  |  | 2 | A |
| $\mathrm{I}_{\text {TOT }}$ | Total quescent current at $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ |  | 14 | 22 | mA |

## 2 to 6W Audio Power Amplifier with Preamplifier

AC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega ; \mathrm{f}=1 \mathrm{kHz}$, unless otherwise specified; see also Test Circuit.

| SYMBOL | PARAMETER | LImits |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}_{0} \end{aligned}$ | $\begin{aligned} & \text { AF output power } d_{T O T}=10 \% \text { with bootstrap: } \\ & V_{C C}=16 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega \\ & \mathrm{~V}_{C C}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega \\ & \mathrm{~V}_{\mathrm{CC}}=9 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega \\ & \mathrm{~V}_{\mathrm{CC}}=6 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega \text { without bootstrap: } \\ & \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega \end{aligned}$ | 3.6 | $\begin{aligned} & 65 \\ & 4.2 \\ & 2.3 \\ & 1.0 \\ & 3.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & w \\ & w \\ & w \\ & w \\ & w \\ & w \\ & \hline \end{aligned}$ |
| $A_{V 1}$ $A_{\text {V2 }}$ AV tot | Voltage gain: preamplifier ${ }^{2}$ power amplifier ${ }^{3}$ total amplifier ${ }^{3}$ | $\begin{aligned} & 21 \\ & 27 \\ & 50 \end{aligned}$ | $\begin{aligned} & 23 \\ & 29 \\ & 52 \end{aligned}$ | $\begin{aligned} & 25 \\ & 31 \\ & 54 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\mathrm{d}_{\text {TOT }}$ | Total harmonic distortion at $\mathrm{P}_{\mathrm{O}}=1.5 \mathrm{~W}$ |  | 0.3 | 1 | \% |
| B | Frequency response; $-3 \mathrm{~dB}^{4}$ | 60Hz |  | 15 kHz |  |
| $\left\|z_{11}\right\|$ | Input impedance preamplifier ${ }^{5}$ | 100 | 200 |  | $\mathrm{k} \Omega$ |
| $\left\|Z_{01}\right\|$ | Output impedance preamplifier |  | 1 |  | k $\Omega$ |
| $V_{\text {O(RMS })}$ | Output voltage preamplifier (RMS value) $\mathrm{d}_{\text {TOT }}<1 \%^{2}$ | 0.7 |  |  | V |
| $\mathrm{V}_{\mathrm{N} \text { (RMS) }}$ <br> $V_{\mathrm{N} \text { (RMS) }}$ | Noise output voltage (RMS value) ${ }^{6}$ $\begin{aligned} & R_{S}=0 \Omega \\ & R_{S}=10 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 0.2 \\ & 0.6 \\ & \hline \end{aligned}$ | 1.4 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{N} \text { (RMS) }}$ | Noise output voltage at $\mathrm{f}=500 \mathrm{kHz}$ (RMS value) $\mathrm{B}=5 \mathrm{kHz} ; \mathrm{R}_{\mathrm{S}}=0 \Omega$ |  | 8 |  | $\mu \mathrm{V}$ |
| $\begin{aligned} & \text { RR } \\ & \text { RR } \end{aligned}$ | $\begin{aligned} & \text { Ripple rejection }{ }^{6} \\ & \begin{array}{l} f=1 \text { to } 10 \mathrm{kHz} \\ f=100 \mathrm{~Hz} ; C 2=1 \mu \mathrm{~F} \end{array} \end{aligned}$ | 35 | 42 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\mathrm{I}_{4 \text { (RMS) }}$ | Bootstrap current at onset of clipping; Pin 4 (RMS value) |  | 35 |  | mA |

## NOTES:

1. Measured with an ideal coupling capacitor to the speaker load.
2. Measured with a load resistor of $20 \mathrm{k} \Omega$.
3. Measured with R2 $=20 \mathrm{k} \Omega$.
4. Measured at $P_{O}=1 W$; the frequency response is mainly determined by $C 1$ and $C 3$ for the low frequencies and by $C 4$ for the high frequencies.
5. Independent of load impedance of preamplifier.


Figure 1. Power Derating Curve


Figure 2. Circuit Diagram of a 4W Amplifier


OP 10740 S
Figure 3. Total Quiescent Current as a Function of Supply Voltage


## NOTES:

- with bootstrap, - - without bootstrap,
$f=1 \mathrm{kHz}$, typical values The available output power is $5 \%$ higher when measured at Pin 2 (due to series resistance of C 10 )
Figure 4. Total Harmonic Distortion as a Function of Output Power Across $\mathrm{R}_{\mathrm{L}}$


## HEATSINK DESIGN

Assume $V_{C C}=12 \mathrm{~V} ; R_{L}=4 \Omega ; T_{M}=60^{\circ} \mathrm{C}$ maximum; $\mathrm{P}_{\mathrm{O}}=3.8 \mathrm{~W}$.

The maximum sinewave dissipation is 1.8 W .
The derating of $10^{\circ} \mathrm{C} / \mathrm{W}$ of the package requires the following external heatsink (for sinewave drive):
$\theta_{\mathrm{JA}}=\theta_{\mathrm{JTAB}}+\theta_{\mathrm{TABH}}+\theta_{\mathrm{HA}}$
$=\frac{150-60}{1.8}=50^{\circ} \mathrm{C} / \mathrm{W}$.
Since $\theta_{J T A B}=10^{\circ} \mathrm{C} / \mathrm{W}$ and $\theta_{\mathrm{TABH}}=1^{\circ} \mathrm{C} / \mathrm{W}$,
$\theta_{\mathrm{HA}}=50-(10+1)=39^{\circ} \mathrm{C} / \mathrm{W}$.



NOTES:
Curve A. total amplifier, curve B power amplifier, $\mathrm{B}=5 \mathrm{kHz} . \mathrm{R}_{\mathrm{S}}=0$, typical values

Figure 6. Noise Output Voltage as a Function of Frequency

## Signetics

## Linear Products

## DESCRIPTION

The TDA1013A is a monolithic integrated 4W audio amplifier circuit with DC volume control in a 9 -pin single in-line (SIP) plastic package. The wide supply voltage range makes this circuit very suitable for applications such as television receivers and record players.

The DC volume control stage has a logarithmic control characteristic with a range of more than 80 dB . Control can be obtained by means of a variable DC voltage between 3.5 and 8 V .
The audio amplifier has a well-defined open-loop gain and a fixed integrated closed-loop gain. This offers an optimum in number of external components, performance and stability. Volume Control

## Product Specification

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 9 -Pin Plastic SIP (SOT-110B) | $-25^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | TDA1013AU |

## BLOCK DIAGRAM



## 4W Audio Amplifier with DC Volume Control

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNITS |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 35 | V |
| $\mathrm{I}_{\text {OSM }}$ | Non-repetitive peak output current | 3 | A |
| $\mathrm{I}_{\text {ORM }}$ | Repetitive peak output current | 1.5 | A |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction temperature range | -25 to +150 | ${ }^{\circ} \mathrm{C}$ |
| P $_{\text {TOT }}$ | Total power dissipation | see derating curve, Figure 2 |  |

DC AND AC ELECTRICAL CHARACTERISTICS $V_{C C}=18 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega ; \mathrm{f}=1 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 15 |  | 35 | V |
| ITOT | Total quiescent current |  | 35 |  | mA |
| $\mathrm{V}_{\mathrm{n}}$ | Noise output voltage (see note) |  |  | 1.4 | mV |
| $V_{1}$ | Total sensitivity (DC control at maximum gain) for $\mathrm{P}_{\mathrm{O}}=2.5 \mathrm{~W}$ | 38 | 55 | 69 | mV |
| $f$ | Frequency response ( -3 dB ) | 35 Hz |  | 20 | kHz |
| Audio amplifier |  |  |  |  |  |
| lorm | Repetitive peak output current |  |  | 1.5 | A |
| Po | Output power at $\mathrm{d}_{\text {TOT }}=10 \%$ | 4 | 4.5 |  | W |
| $\mathrm{d}_{\text {TOT }}$ | Total harmonic distortion at $\mathrm{P}_{\mathrm{O}}=2.5 \mathrm{~W}$ |  | 0.5 | 1 | \% |
| $A_{V}$ | Voltage gan |  | 30 |  | dB |
| $V_{1}$ | Sensitivity for $\mathrm{P}_{\mathrm{O}}=2.5 \mathrm{~W}$ |  | 125 |  | mV |
| $\left\|z_{1}\right\|$ | Input impedance (Pin 5) | 100 | 250 |  | $\mathrm{k} \Omega$ |
| DC volume control unit |  |  |  |  |  |
| $\phi$ | Gain control range (see Figure 1) | 80 |  |  | dB |
| $\begin{aligned} & V_{1} \\ & V_{1} \end{aligned}$ | Signal handling at $\mathrm{d}_{\text {TOT }}<1 \%$ <br> (DC control at OdB) sensitivity for $\mathrm{V}_{\mathrm{O}}=125 \mathrm{mV}$ at maximum voltage gain | 1.2 | 55 |  | $\begin{gathered} V \\ \mathrm{mV} \end{gathered}$ |
| $\left\|z_{1}\right\|$ | Input impedance (Pin 8) | 100 | 250 |  | $\mathrm{k} \Omega$ |
| $\left\|z_{0}\right\|$ | Output impedance (Pın 6) | 100 | 200 | 400 | $\Omega$ |

## NOTE:

Measured in a bandwidth according to IEC 179 curve ' $A$ ', $R_{S}=5 \mathrm{k} \Omega$ and $D C$ control at mınımum gain


Figure 1. Typical Values Gain Control


## NOTE:

- Infinite heatsink Without heatsink

Figure 2. Power Derating Curve

## HEATSINK DESIGN

Assume $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega ; \mathrm{T}_{\mathrm{A}}=60^{\circ} \mathrm{C}$ (maximum); $T_{J}=150^{\circ} \mathrm{C}$ (maxımum); for a 4 W application into an $8 \Omega$ load, the maximum dissipation is about 2.5 W . The thermal resistance from junction to ambient can be expressed as:
$\theta_{\mathrm{JA}}=\theta_{\mathrm{JTAB}}+\theta_{\mathrm{TABH}}+\theta_{\mathrm{HA}}$
$=\frac{T_{J \text { MAX }}-T_{A M A X}}{P_{\text {MAX }}}=\frac{150-60}{2.5}=36^{\circ} \mathrm{C} / \mathrm{W}$.

Since $\theta_{\text {JTAB }}=9^{\circ} \mathrm{C} / \mathrm{W}$ and $\theta_{\text {TABH }}=1^{\circ} \mathrm{C} / \mathrm{W}$, $\theta_{\mathrm{HA}}=36-(9+1)=26^{\circ} \mathrm{C} / \mathrm{W}$.

## Signetics

## Linear Products

Author: D. Udo

## ABSTRACT

The 9-pın SOT-110B-encapsulated TDA1013A is an audıo power amplifier that has a DC volume control on-board. The device is designed for audio amplifier applications in TV sound channels.

At a supply voltage of 18 V , the output power is about 4.4 W into an $8 \Omega$ loudspeaker.

The gain control range is $>80 \mathrm{~dB}$ with a DC control voltage from 8 to 3.5 V .

Some basic information of the TDA1013A is dealt with in this application note. Detailed performance properties are given for an 18 V into $8 \Omega$ application.

## INTRODUCTION

The TDA1013A has two functions: a DC volume control and audio power amplifier.

Some performance characteristics are:

- Supply voltage range 15-35V
- Max. repetitive peak current 1.5A
- Max. non-repetitive peak current 3A
- $\theta_{\text {JTAB }}$
$9^{\circ} \mathrm{C}$
- $\theta_{J A}$
$45^{\circ} \mathrm{C}$
- Input impedance (Pins 5 and 8) $100 \mathrm{k} \Omega$
- Output impedance (Pin 6) $200 \Omega$ (typ.)
- Voltage gain DC control part (Pins 8 to 6 )
- Voltage gaın power amplifier (Pins 5 to 2) 30 dB


## APPLICATION CIRCUIT

The complete application circuit is given in Figure 1. With high input impedance, $\mathrm{C}_{9}$ is necessary to filter-out RF input interferences. $R_{3}$ in combinatoon with $C_{5}$ is used to limit the AF frequency bandwidth. The $470 \mu \mathrm{~F}$ power supply decoupling capacitor is $\mathrm{C}_{10}$.

## Application Note



BD01271S
Figure 2. Block Diagram and External Components


OP00780S
Figure 3. Quiescent Current vs $\mathbf{V}_{\mathbf{C C}}$


OP00790S

Figure 4. Midtap Voltage vs $V_{c c}$

## MEASUREMENTS

Various measurements made in the circuit of Figure 1 are given. If not otherwise stated, the measurements are done at $V_{C C}=18 \mathrm{~V}$, $R_{L}=8 \Omega, f=1 \mathrm{kHz}$ and $T_{A}=25^{\circ} \mathrm{C}$.

## Quiescent Current Consumption

The quiescent current as a function of $V_{C C}$ is given in Figure 3. At $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}$ the maximum spread on 20 samples is indicated by arrows.

## Midtap Voltage

The midtap voltage $\mathrm{V}_{\mathrm{A}}$ versus $\mathrm{V}_{\mathrm{CC}}$ at output Pin 2 is shown in Figure 4.

## Output Power and Dissipation

The output power for $d=10 \%$ as a function of $V_{C C}$ at Pin 2 and across the $8 \Omega$ loudspeaker load is given in Figure 5. The upper curve gives the worst-case sinewave dissipation. The dissipation versus output power for $V_{C C}=18 \mathrm{~V}$ is given in Figure 6.

## Distortion

The total harmonic distortion as a function of $\mathrm{P}_{\mathrm{O}}$ is shown in Figure 7 for signal frequencies of 1 and 10 kHz (DC control voltage at Pin 7 is constant 8 V ). In Figure 8 the same curve is given for $f=1 \mathrm{kHz}$ but now the output power is reduced by the DC control voltage (at $d=10 \% V_{D C}$ Pin $7=8 \mathrm{~V}$ ). The distortion for 2.5W output power versus frequency is given in Figure 11. In Figure 9, the distortion of the DC gain-controlled preamplifier as a function of the signal excursion at Pin 6 is shown for a DC control voltage ( $V_{D C} \operatorname{Pin} 7$ ) of 8 V .

opoosoos
Figure 5. Output Power and Dissipation vs $\mathbf{V}_{\mathbf{c c}}$


## Gain Control

The typical overall voltage gain ( $V_{D C}$ Pin $7=8 \mathrm{~V}$ ) is 38 dB . The gain control curve versus the DC control voltage on Pin 7 is shown in Figure 10.

## Frequency Characteristic

The frequency characteristic is presented in Figure 12. The -3 dB bandwidth is from 32 Hz to 20 kHz .

## Power Bandwidth

The power bandwidth ( $d=10 \%$ ) is given in Figure 13. The low frequency behavior is determined by the value of the output electrolytic $\mathrm{C}_{7}$.

## Supply Voltage Ripple Rejection

 The supply voltage ripple rejection versus frequency is shown in Figure 14 for $\mathrm{R}_{\mathrm{S}}=0$ and $10 \mathrm{k} \Omega$. Ripple voltage on $\operatorname{Pin} 3$ is 500 mV RMS.
## Noise Behavior

The A-weighted, IEC 179 standard, signal-tonoise ratio at maximum gain ( $V_{D C} \operatorname{Pin} 7=8 \mathrm{~V}$ ) is 68 dB at $\mathrm{R}_{\mathrm{S}}=0 \Omega$ and related to $\mathrm{P}_{\mathrm{O}}=2.5 \mathrm{~W}$. Increasing $R_{S}$ has hardly any influence on this noise level. Typical $\mathrm{S} / \mathrm{N}$ is 74 dB .

## CONCLUSION

The TDA1013A is a suitable IC as an audio amplifier in TV receivers. It delivers an output power of about 4.4 W in $\mathrm{R}_{\mathrm{L}}=8 \Omega$ at $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}$. An 80dB DC gain control is incorporated.


Figure 7. Distortion vs $\mathbf{P o}_{0}$


## Audio Amplifier with TDA1013A

AN148


Figure 9. Distortion of Control Amplifier at Pin 6



Figure 11. Distortion at $P_{O}=2.5 W$ vs Frequency (At Pin 2 of IC)

## Audio Amplifier with TDA1013A





Figure 14. Ripple Rejection vs Frequency

## Signetics

## Linear Products

## DESCRIPTION

The TDA1015 is a monolithic integrated 1 to 4W audio amplifier with preamplifier circuit in a 9 -pin single in-line (SIP) plastic package. The device is especially designed for low voltage applications and delivers up to 4 W in a $4 \Omega$ load impedance.

## FEATURES

- Single in-line (SIP) construction for easy mounting
- Separated preamplifier and power amplifier
- High output power
- Thermal protection
- High input impedance
- Low current drain
- Limited noise behavior at radio frequencies


## APPLICATIONS

- Intercoms
- Tape recorders and players
- AM/FM radio
- Alarms
- Speech synthesizer output
- Telephone amplifier

PIN CONFIGURATION

|  | U Package |
| :---: | :---: |
|  | 9 PREAMP GROUND |
|  | 8] PREAMP INPUT |
|  | 77 PREAMP OUTPUT |
|  | 6] POWER AMP INPUT |
|  | 5 PREAMP VCC |
|  | 4 COMPENSATION |
|  | 3] POWER AMP VCC |
|  | 2] POWER AMP OUTPUT |
|  | 1. POWER AMP GROUND |
| top view | CD11122s |


greamp

6] POWER AMP INPUT
5 PREAMP VCC
4 COMPENSATION

2] POWER AMP OUTPUT
-


## TDA1015 <br> 1 to 4W Audio Amplifier with Preamplifier

## Product Specification

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 18 | V |
| $\mathrm{I}_{\text {OM }}$ | Peak output current | 2.5 | A |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | see derating curve, Figure 1 |  |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -25 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\text {SC }}$ | AC short-circuit duration of load during <br> sine-wave drive; $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ | 100 | hours |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage range | 3.6 |  | 18 | V |
| Iorm | Repetitive peak output current |  |  | 2 | A |
| $I_{\text {TOT }}$ | Total quiescent current at $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ |  | 14 | 25 | mA |

AC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega ; \mathrm{f}=1 \mathrm{kHz}$, unless otherwise specified; see also Figure 2.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Po Po Po Po | $\begin{aligned} & \text { AF output power at dTOT }=10 \%^{1} \text { with bootstrap: } \\ & V_{C C}=12 \mathrm{~V} ; R_{L}=4 \Omega \\ & V_{C C}=9 \mathrm{~V} ; R_{L}=4 \Omega \\ & V_{C C}=6 \mathrm{~V} ; R_{L}=4 \Omega \\ & V_{C C}=12 \mathrm{~V} ; R_{L}=4 \Omega \text { without booststrap } \end{aligned}$ |  | $\begin{aligned} & 4.2 \\ & 2.3 \\ & 1.0 \\ & 3.0 \end{aligned}$ |  | $\begin{aligned} & w \\ & w \\ & w \\ & w \\ & w \end{aligned}$ |
| $A_{V 1}$ <br> $A_{\mathrm{V} 2}$ <br> $A_{V}$ TOT | Voltage gain: Preamplifier ${ }^{2}$ Power amplifier Total amplifier | 49 | $\begin{aligned} & 23 \\ & 29 \\ & 52 \end{aligned}$ | 55 | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\mathrm{d}_{\text {TOT }}$ | Total harmonic distortion at $\mathrm{P}_{\mathrm{O}}=1.5 \mathrm{~W}$ |  | 0.3 | 1.0 | \% |
| B | Frequency response $-3 \mathrm{~dB}^{3}$ | 60 Hz |  | 15 | kHz |
| $\begin{aligned} & \left\|z_{11}\right\| \\ & \left\|z_{12}\right\| \\ & \left\|z_{01}\right\| \end{aligned}$ | Input impedance <br> Preamplifier ${ }^{4}$ <br> Power amplifier Output impedance preamplifier | 100 | $\begin{gathered} 200 \\ 20 \\ 1 \end{gathered}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| $\mathrm{V}_{\text {O(RMS) }}$ | Output voltage preamplifier (RMS value) $\mathrm{d}_{\text {TOT }}<1 \%^{2}$ |  | 0.8 |  | V |
| $V_{n(R M S)}$ <br> $V_{n(R M S)}$ <br> $V_{n(R M S)}$ | Noise output voltage (RMS value) ${ }^{5}$ $\begin{aligned} & R_{S}=0 \Omega \\ & R_{S}=10 \mathrm{k} \Omega \end{aligned}$ <br> Noise output voltage at $\mathrm{f}=500 \mathrm{kHz}$ (RMS value) $\mathrm{B}=5 \mathrm{kHz} ; \mathrm{R}_{\mathrm{S}}=0 \Omega$ |  | $\begin{gathered} 0.2 \\ 0.5 \\ 8 \end{gathered}$ |  | mV <br> mV <br> $\mu \mathrm{V}$ |
| RR | Ripple rejection ${ }^{6} \mathrm{f}=100 \mathrm{~Hz}$ |  | 38 |  | dB |

## NOTES:

1. Measured with an ideal coupling capacitor to the speaker load
2. Measured with a load resistor of $20 \mathrm{k} \Omega$.
3. Measured at $P_{O}=1 W$; the frequency response is mainly determined by $C 1$ and $C 3$ for the low frequencies and by $C 4$ for the high frequencies.
4. Independent of load impedance of preamplifier
5. Unweighted RMS noise voltage measured at a bandwidth of 60 Hz to 15 kHz (12dB/octave)
6. Ripple rejection measured with a source impedance between 0 and $2 \mathrm{k} \Omega$ (maximum ripple amplitude. 2 V )
7. The tab must be electrically floating or connected to the substrate ( $\operatorname{Pin} 9$ )



Figure 2. Circuit Diagram of a 1 to 4 W Amplifier


Figure 3. Total Quiescent Current as a Function of Supply Voltage

## HEATSINK DESIGN

Assume $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=4 \Omega, \mathrm{~T}_{\mathrm{A}}=45^{\circ} \mathrm{C}$ maxımum.

The maximum sine-wave dissipation is 1.8 W .

$$
\begin{aligned}
\theta_{\mathrm{JA}} & =\theta_{\mathrm{JTAB}}+\theta_{\mathrm{TABH}}+\theta_{\mathrm{HA}}=\frac{150-45}{1.8} \\
& =58^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
$$

Where $\theta_{J A}$ of the package is $45^{\circ} \mathrm{C} / \mathrm{W}$, no external heatsink is required


NOTES:
With Bootstrap,
--- - Without Bootstrap,
$\mathrm{f}=1 \mathrm{kHz}$, typıcal values
The avalable output power is $5 \%$ higher when measured at Pin 2 (due to series resistance of C10)

Figure 4. Total Harmonic Distortion as a Function of Output Power Across $\mathbf{R}_{\mathrm{L}}$


## NOTES:

1 d ${ }_{\text {TOT }}=10 \%$, Typical Values
2 The available output power is $5 \%$ higher when measured at Pin 2 (due to series resistance of C10)

Figure 5. Output Power Across $R_{L}$ as a Function of Supply Voltage with Bootstrap


NOTE:
$P_{\mathrm{O}}$ Relative to $0 \mathrm{~dB}=1 \mathrm{~W}, \mathrm{~V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=4 \Omega$
Figure 6. Voltage Gain as a Function of Frequency


NOTE:
$P_{O}=1 W, V_{C C}=12 \mathrm{~V}, R_{L}=4 \Omega$
Figure 7. Total Harmonic Distortion as a Function of Frequency


NOTE:
$\mathrm{R}_{\mathrm{S}}=0$, Typical Values
Figure 8. Ripple Rejection as a Function of R2 (see Figure 2)


NOTE:
Measured according to A-Curve, capacitor C5 is adapted for obtaining a constant bandwidth

Figure 9. Noise Output Voltage as a Function of R2 (see Figure 2)


## NOTE:

Curve a total amplifier, curve b , power amplifier, $B=5 \mathrm{kHz}, R_{S}=0$, typical values


Figure 11. Voltage Gain as a Function of R2 (see Figure 2)

Figure 10. Noise Output Voltage as a Function of Frequency

## Signetics

## Linear Products

## DESCRIPTION

The TDA1020 is a monolithic integrated 12 W audio amplifier in a 9 -lead single inline (SIP) plastic package. The device is primarily developed as a car radio amplifier. At a supply voltage of $\mathrm{V}_{\mathrm{CC}}=14.4 \mathrm{~V}$, an output power of 7 W can be delivered into a $4 \Omega$ load and 12 W into $2 \Omega$.
To avoid interferences and car ignition signals coming from the supply lines into the IC, frequency limiting is used beyond the audio spectrum in the preamplifier and the power amplifier.

The maximum supply voltage of 18 V also makes the IC suitable for mains-fed radio receivers, tape recorders or record players. However, if the supply voltage is increased above $18 \mathrm{~V}(<45 \mathrm{~V})$, the device will not be damaged (load dump protected). Also, a short-circulting of the output to ground (AC) will not destroy the device. Thermal protection is built in.

# TDA1020 <br> 12W Audio Amplifier with Preamplifier 

Product Specification

As a special feature, the circuit has a low standby current possibility.
The TDA1020 is pin-to-pin compatible with the TDA1010.

## FEATURES

- Load dump protected
- Short-circuit protected
- Standby mode
- High output power
- Single in-line (SIP) package


## APPLICATIONS

- Auto radio
- Modems
- Television
- Intercom
- Telephone amplifier
- Alarms

PIN CONFIGURATION

|  | U Package |
| :---: | :---: |
|  | 9 PREAMP GND |
|  | 8] PREAMP INPUT |
|  | 7) PREAMP OUTPUT |
|  | 6] POWER AMP INPUT |
|  | 5] PREAMP $\mathrm{V}_{\text {cc }}$ |
|  | 4. COMPENSATION |
|  | 3] POWER AMP SUPPLY VOLTAGE ( $\mathrm{V}_{\mathrm{cc}}$ ) |
|  | 2 2] POWER AMP OUTPUT |
|  | 1] POWER AMP GND |
|  | CD15111S |

## ORDERING INFORMATION

## BLOCK DIAGRAM



## 12W Audio Amplifier with Preamplifier



Figure 1. Power Derating Curves

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNITS |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage; operating (Pin 3) | 18 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Supply voltage; non-operating | 28 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Supply voltage; load dump | 45 | V |
| $\mathrm{I}_{\mathrm{SS}}$ | Non-repettive peak output current | 6 | A |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | See derating curves, Figure 1 |  |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{C}}$ | Crystal temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\text {SC }}$ | Short-circuit duration of load behind <br> output electrolytic capacitor at 1 kHz <br> sine-wave overdrive (10dB); <br> $V_{\mathrm{CC}}=14.4 \mathrm{~V}$ | 100 | hours |

## HEATSINK DESIGN EXAMPLE

The derating of $8^{\circ} \mathrm{C} / \mathrm{W}$ of the encapsulation requires the following external heatsink (for sine wave drive):

10 W in $2 \Omega$ at $\mathrm{V}_{\mathrm{CC}}=14.4 \mathrm{~V}$
Maximum sine wave dissipation: 5.2 W
$\mathrm{T}_{\mathrm{A}}=60^{\circ} \mathrm{C}$ maxımum
$\theta_{J A}=\theta_{J T A B}+\theta_{T A B H}+\theta_{H A}=\frac{150-60}{5.2}$
$=17.3^{\circ} \mathrm{C} / \mathrm{W}$
Since $\theta_{\text {JTAB }}+\theta_{\text {TABH }}=8^{\circ} \mathrm{C} / \mathrm{W}$, $\theta_{\mathrm{HA}}=17.3-8 \approx 9^{\circ} \mathrm{C} / \mathrm{W}$.

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range (Pın 3) | 6 |  | 18 | V |
| Iorm | Repetitive peak output current |  |  | 4 | A |
| ${ }^{\text {тот }}$ <br> Itot | ```Total quiescent current at \(V_{C C}=14.4 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}\)``` |  | $\begin{aligned} & 30 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

AC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=14.4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega ; f=1 \mathrm{kHz}$, unless otherwise specified; see also Figure 2.

| SYMBOL | PARAMETER | LImits |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}^{2} \end{aligned}$ | $\begin{aligned} & \text { Output power at } d_{T O T}=10 \% ; \text { with bootstrap }{ }^{1} \\ & V_{C C}=14.4 V ; R_{L}=2 \Omega \\ & V_{C C}=14.4 V ; R_{L}=4 \Omega \\ & V_{C C}=14.4 V ; R_{L}=8 \Omega \end{aligned}$ | $\begin{gathered} 10 \\ 6 \end{gathered}$ | $\begin{gathered} 12 \\ 7 \\ 35 \end{gathered}$ |  | $\begin{aligned} & w \\ & w \\ & w \end{aligned}$ |
| $\begin{aligned} & \mathrm{PO} \\ & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{P}_{\mathrm{O}} \end{aligned}$ | $\begin{aligned} & \text { Output power at } d_{T O T}=1 \% ; \text { with bootstrap }{ }^{1} \\ & V_{C C}=14.4 \mathrm{~V} ; R_{L}=2 \Omega \\ & V_{C C}=14.4 \mathrm{~V} ; R_{L}=4 \Omega \\ & V_{C C}=14.4 \mathrm{~V} ; R_{L}=8 \Omega \\ & \hline \end{aligned}$ |  |  |  | $\begin{aligned} & w \\ & w \\ & w \end{aligned}$ |
| $\mathrm{V}_{\text {O(RMS) }}$ | Output voltage (RMS value) $R_{L}=1 \mathrm{k} \Omega ; d_{\text {TOT }}=0.5 \%$ |  | 5 |  | V |
| Po | Output power at $\mathrm{d}_{\text {TOT }}=10 \%$; without bootstrap | 4.5 |  |  | W |
| $A_{V}{ }^{1}$ <br> $A_{V}{ }^{2}$ <br> Av tot | Voltage gain Preamplifier ${ }^{2}$ Power amplifier Total amplifier | $\begin{aligned} & 16.7 \\ & 28.5 \\ & 46.2 \\ & \hline \end{aligned}$ | $\begin{gathered} 17.7 \\ 29.5 \\ 47 \\ \hline \end{gathered}$ | $\begin{aligned} & 18.7 \\ & 30.5 \\ & 48.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\begin{aligned} & \left\|z_{1}\right\| \\ & \left\|z_{1}\right\| \end{aligned}$ | Input impedance Preamplifier Power amplifier | $\begin{aligned} & 28 \\ & 28 \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 52 \\ & 52 \end{aligned}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| $\begin{aligned} & \left\|z_{0}\right\| \\ & \left\|z_{0}\right\| \\ & \hline \end{aligned}$ | Output impedance Preamplifier Power amplifier | 1.4 | $\begin{aligned} & 2.0 \\ & 50 \end{aligned}$ | 2.6 | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{~m} \Omega \end{aligned}$ |
| $\mathrm{V}_{\text {O(RMS })}$ | Output voltage (RMS value) at $\mathrm{d}_{\mathrm{TOT}}=1 \%$ Preamplifier ${ }^{2}$ | 10 | 1.5 |  | V |
| B | Frequency response | 50 Hz |  | 25 | kHz |
| $V_{\text {N(RMS) }}$ <br> $\mathrm{V}_{\text {N(RMS) }}$ | $\begin{aligned} & \text { Noise output voltage (RMS value) }{ }^{3} \\ & R_{S}=0 \Omega \\ & R_{S}=8.2 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\begin{aligned} & \text { RR } \\ & \text { RR } \end{aligned}$ | $\begin{aligned} & \text { Ripple rejection } \\ & \text { At } f=100 \mathrm{~Hz} ; \mathrm{C} 2=1 \mu \mathrm{~F} \\ & \text { At } \mathrm{f}=1 \mathrm{kHz} \text { to } 10 \mathrm{kHz} \end{aligned}$ | 48 | $\begin{aligned} & 44 \\ & 54 \end{aligned}$ |  | $\mathrm{dB}$ |
| $\mathrm{I}_{4}$ | Bootstrap current at onset of clippıng (Pin 4) $R_{L}=4 \Omega$ and $2 \Omega$ |  | 40 |  | mA |
| ISB | Standby current ${ }^{5}$ |  |  | 1 | mA |
| $\mathrm{T}_{\mathrm{C}}$ | Crystal temperature for -3 dB gain | 150 |  |  | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Measured with an ideal coupling capacitor to the speaker load.
2. Measured with a load resistor of $40 \mathrm{k} \Omega$
3. Measured according to IEC curve A
4. Maximum ripple amplitude is 2 V , input is short-circuited
5. Total current when disconnecting Pin 5 or short-circuited to ground (Pin 9).
6. The tab must be electrically floating or connected to the substrate (Pin 9)


NOTE:
With $\mathrm{R}_{\mathrm{L}}=2 \Omega$, preferred value of $\mathrm{C} 8=2200 \mu \mathrm{~F}$

Figure 2. Test Circuit

## Signetics

## TDA1510 <br> $2 \times 12 \mathrm{~W}$ Audio Amplifier

## Product Specification

## Linear Products

## DESCRIPTION

The TDA1510 is a monolithic integrated class B output amplifier in a 13 -pin single in-line (SIP) plastic power package. The device is primarily developed for car radio applications, and also to drive lowimpedance loads (down to $1.6 \Omega$ ). At a supply voltage $V_{C C}=14.4 \mathrm{~V}$, an output power of 24 W can be delivered into a $4 \Omega$ BTL (Bridge-Tied Load), or, when used as stereo amplifier, it delivers $2 \times 12 \mathrm{~W}$ into $2 \Omega$ or $2 \times 7 \mathrm{~W}$ into $4 \Omega$.

## FEATURES

- Flexibility in use - stereo as well as mono BTL
- High output power
- Low offset voltage at the output (important for BTL)
- Large useable gain variation
- Very good ripple rejection
- Load dump protection
- AC short-circuit safe to ground
- Thermal protection
- Internal limited bandwidth for high frequencies
- Low standby current possibility, to simplify required switches
- Low number and small sized external components
- High reliability


## APPLICATIONS

- Car radios
- Low-impedance loads
- Stereo amplifiers

PIN CONFIGURATION


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 13-Pın Plastıc SIP (SOT-141B) | 0 to $+70^{\circ} \mathrm{C}$ | TDA1510U |

## BLOCK DIAGRAM



NOTE:
Internal Block Diagram, the heavy lines indicate the signal paths Pin 4 is internally connected


Figure 1. Power Derating Curves

HEATSINK DESIGN EXAMPLE
The derating of $3^{\circ} \mathrm{C} / \mathrm{W}$ of the encapsulation requires the following external heatsink (for sine wave drive):
24 W BTL $(4 \Omega)$ or $2 \times 12 \mathrm{~W}$ stereo $(2 \Omega)$
maximum sine wave dissipation: 12 W
$T_{A}=65^{\circ} \mathrm{C}$ maximum
$\theta_{H A}=\frac{150-65}{12}-3=4^{\circ} \mathrm{C} / \mathrm{W}$.
$2 \times 7 \mathrm{~W}$ stereo ( $4 \Omega$ )
maximum sine wave dissipation: 6 W
$T_{A}=65^{\circ} \mathrm{C}$ maximum
$\theta_{H A}=\frac{150-65}{6}-3=11^{\circ} \mathrm{C} / \mathrm{W}$.

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | DESCRIPTION | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage, operating (Pin 10) | 18 | V |
| $\mathrm{~V}_{\text {CC }}$ | Supply voltage, non-operating | 28 | V |
| $\mathrm{~V}_{\text {CC }}$ | Supply voitage during 50 ms <br> (load dump protection) | 45 | V |
| $\mathrm{I}_{\mathrm{OM}}$ | Peak output current | 6 |  |
| $\mathrm{P}_{\mathrm{D}}$ | Total power dissipation | (see derating curve | Figure 1 ) |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{C}}$ | Crystal temperature | 150 |  |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply voltage range (Pin 10) | 6 |  | 18 | V |
| I ORM | Repetitive peak output current |  |  | 4 | A |
| $\mathrm{I}_{\text {TOT }}$ | Total quiescent current |  | 75 | 120 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby current |  |  | 2 | mA |
| $\mathrm{I}_{\text {SO }}$ | Switch-on current (Pin 11) at $\mathrm{V}_{11} \leqslant \mathrm{~V}_{10}{ }^{1}$ |  | 0.35 | 0.8 | mA |

AC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=14.4 \mathrm{~V} ; \mathrm{f}=1 \mathrm{kHz}$, unless otherwise specified.

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bridge-tied load application (BTL) (see Figure 2) |  |  |  |  |  |
| $\begin{aligned} & \mathrm{PO} \\ & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}^{2} \end{aligned}$ | $\begin{aligned} & \text { Output power at } R_{L}=4 \Omega \text { (with bootstrap) } \\ & V_{C C}=14.4 \mathrm{~V} ; d_{\text {TOT }}=0.5 \% \\ & V_{C C}=14.4 V ; d_{\text {TOT }}=10 \% \\ & V_{C C}=13.2 V ; d_{\text {TOT }}=0.5 \% \\ & V_{C C}=13.2 V ; d_{\text {TOT }}=10 \% \\ & \hline \end{aligned}$ | $\begin{gathered} 15.5 \\ 20 \end{gathered}$ | $\begin{aligned} & 18.0 \\ & 24 \\ & 15 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & w \\ & w \\ & w \\ & w \\ & w \end{aligned}$ |
| Go | Open-loop voltage gan |  | 75 |  | dB |
| $\mathrm{G}_{\mathrm{C}}$ | Closed-loop voltage gain ${ }^{2}$ | 39.5 | 40 | 40.5 | dB |
| B | Frequency response at $-3 \mathrm{~dB}^{3}$ | 20 | 20,000 |  | Hz |
| $\left\|z_{1}\right\|$ | Input impedance ${ }^{4}$ | 1 |  |  | M $\Omega$ |
| $V_{n(\text { RMS })}$ <br> $V_{n(\text { RMS })}$ <br> $V_{n}$ | Noise input voltage (RMS value) at $f=20 \mathrm{~Hz}$ to 20 kHz $\begin{aligned} & R_{S}=0 \Omega \\ & R_{S}=10 \mathrm{k} \Omega \end{aligned}$ <br> $R_{S}=10 \mathrm{k} \Omega$; according to IEC179 curve A |  | $\begin{gathered} 0.2 \\ 0.35 \\ 0.25 \end{gathered}$ | 0.8 | $\begin{aligned} & m V \\ & m V \\ & m V \end{aligned}$ |
| RR | Supply voltage ripple rejection ${ }^{5}$ $f=100 \mathrm{~Hz}$ | 42 | 50 |  | dB |
| $\left\|\Delta V_{5-9}\right\|$ | DC output offset voltage between the outputs |  | 2 | 50 | mV |
| $\left\|\Delta V_{5-9}\right\|$ | Loudspeaker protection (if one of the 2 outputs is short-circuited to ground) <br> Maximum DC voltage (across the load) |  |  | 1 | V |
| B | Power bandwidth; -1 dB ; $\mathrm{d}_{\text {TOT }}=0.5 \%$ | 30 | 40,000 |  | Hz |
| Stereo application (see Figure 4) |  |  |  |  |  |
| $\begin{aligned} & \mathrm{PO} \\ & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}^{2} \end{aligned}$ | Output power at dTOT $=10 \%$; with bootstrap ${ }^{6}$ $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=14.4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega \\ & \mathrm{~V}_{\mathrm{CC}}=14.4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \Omega \\ & \mathrm{~V}_{\mathrm{CC}}=13.2 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega \\ & \mathrm{~V}_{\mathrm{CC}}=13.2 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \Omega \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ | $\begin{gathered} 7 \\ 12 \\ 6 \\ 10 \end{gathered}$ |  | $\begin{aligned} & w \\ & w \\ & w \\ & w \\ & w \end{aligned}$ |
| $\begin{aligned} & \mathrm{Po} \\ & \mathrm{Po} \\ & \mathrm{Po}_{0} \\ & \mathrm{PO}_{\mathrm{O}} \end{aligned}$ | Output power at dTOT $=0.5 \%$; with bootstrap ${ }^{6}$ $\begin{aligned} & V_{C C}=14.4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega \\ & \mathrm{~V}_{\mathrm{CC}}=14.4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \Omega \\ & \mathrm{~V}_{\mathrm{CC}}=13.2 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega \\ & \mathrm{~V}_{\mathrm{CC}}=13.2 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \Omega \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 5.5 \\ & 9.0 \\ & 4.5 \\ & 7.5 \end{aligned}$ |  | $\begin{aligned} & w \\ & w \\ & w \\ & w \\ & w \end{aligned}$ |
| Po | Output power at $d_{T O T}=10 \%$; without bootstrap $V_{C C}=14.4 \mathrm{~V} ; R_{L}=4 \Omega^{6,8,9}$ |  | 6 |  | W |
| B | Frequency response; $-3 \mathrm{~dB}^{3}$ | 40 | 20,000 |  | Hz |
| RR | Supply voltage ripple rejection ${ }^{5}$ $f=1 \mathrm{kHz}$ |  | 50 |  | dB |
| $\propto$ | Channel separation; $\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega ; \mathrm{f}=1 \mathrm{kHz}$ | 40 | 50 |  | dB |
| $\mathrm{G}_{\mathrm{C}}$ | Closed-loop voltage gain ${ }^{7}$ |  | 40 | 40.5 | dB |
| $V_{n(\text { RMS })}$ <br> $V_{n(R M S)}$ <br> $V_{n}$ | Noise output voltage (RMS value) at $\mathrm{f}=\mathbf{2 0 \mathrm { Hz }}$ to 20 kHz $\begin{aligned} & R_{S}=0 \Omega \\ & R_{S}=10 \mathrm{k} \Omega \\ & R_{S}=10 \mathrm{k} \Omega ; \text { according to } \operatorname{IEC} 179 \text { curve } A \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.15 \\ & 0.25 \\ & 0.2 \\ & \hline \end{aligned}$ |  | mV <br> mV <br> mV |

## NOTES:

1. If $V_{11}>V_{10}$, then $I_{11}$ must be $\leqslant 10 \mathrm{~mA}$.
2. Closed-loop voltage gain can be chosen between 32 and 56 dB (BTL), and is determined by external components.

3 Frequency response externally fixed.
4. The input impedance in the test circuit (Figure 3) is typically $100 \mathrm{k} \Omega$.
5. Supply voltage ripple rejection measured with a source impedance of $O \Omega$ (maximum ripple amplitude: 2 V ).
6. Output power is measured directly at the output pins of the IC.
7. Closed-loop voltage gain can be chosen between 26 and 50 dB (stereo), and is determined by external components.
8. A resistor of $56 \mathrm{k} \Omega$ between Pins 3 and 7 to reach symmetrical clipping.
9. Without bootstrap the $100 \mu \mathrm{~F}$ capacitor between Pins 5 and 6 (or 8 and 9) can be omitted. Pins 6,8 and 10 have to be interconnected.


Figure 2. Test and Application Circuit Bridge-Tied Load (BTL)


Figure 3. Test and Application Circuit Stereo Mode

Linear Products

## Author: F. A. Pelser

The TDA1510 is a power amplifier for car radio applications. It contains two identical amplifiers which can be used for stereo or BTL applications. The circuit consists of a 13lead SIP-to-DIP plastic power package (SOT$141 \mathrm{~B})$ with a $\theta_{\mathrm{JC}} \leqslant 3^{\circ} \mathrm{C} / \mathrm{W}$.
Car radıo ICs require protection from hostile environmental conditions. Therefore, several protection circuits are built-in:

- AC short-circuit to ground
- Power supply overvoltage protection
- Thermal shutdown
- Low offset voltage between the two outputs (important in BTL)
- Large open-loop gain
- Good ripple rejection
- Low standby current


## CIRCUIT DESCRIPTION

## General

The TDA1510 contans two identical ampliflers with differential input stages. It can be used for stereo or bridge applications.

## Signal Path

The collectors of the non-inverting PNP input transistors are coupled to the Class A driver stages which drive the Class B output stages. The Class A driver transistors are frequency-

## AN1491 <br> Car Radio Audio Power Amplifier up to 24W with the TDA1510

limited by a Miller capacitor. This improves the stability and overall noise behavior.

## Protection Circuits

## SOAR Protection

To improve the reliability during overdrive conditions and short-circulting, both amplifiers have a Safe Operating Area Region (SOAR) protection circuit for the upper output stage. The base current of the output transistor is limited, based on the voltage and current applied to the output transistor. The protection area lies between $5 \mathrm{~A} / 0 \mathrm{~V}$ and $0 \mathrm{~A} /$ 20 V , thus limiting the signal excursion of these stages to its allowable boundaries including AC short-circuiting to ground. When a continuous short-circuit condition exists, the chip temperature can rise above $150^{\circ} \mathrm{C}$. At that point, the thermal shutdown circuit becomes operative.
Special attention has been pard to the layout of the output transistors to avoid current crowding.

## Power Supply Overvoltage Protection

The power supply overvoltage protection circurt is activated when the difference between output voltage and $\mathrm{V}_{\mathrm{CC}}$ is about 18 V . Then, a low impedance is switched across the base and emitter of the upper Darlington output transistor. This offers a low impedance between base and emitter. The upper Darlington
transistor breakdown voltage is thereby increased to $\mathrm{V}_{\text {CER }} \approx 50 \mathrm{~V}$.

## Thermal Shutdown

To safeguard the circurt against high temperatures, a thermal shutdown protection circuit has been built into both amplifiers. When the die temperature exceeds $150^{\circ} \mathrm{C}$, a transistor begins to turn on and thereby decreases the drive current to the power transistors.

## Special Features

A special feature of the TDA1510 is the low current ( $\leqslant 2 \mathrm{~mA}$ ) standby switch option. Because of the low switching current $(\leqslant 0.8 \mathrm{~mA})$, an inexpensive switch can be used.

This switch must be connected between Pin 11 and the positive supply line. It can also be used as a mute faclity by disconnecting Pin 11 from the supply voltage.
Both amplifiers have bootstrap facilities at Pins 6 and 8 . When these pins are not used, the internal bootstrap resistors have to be short-circuited by connecting Pins 6 and 8 to $\mathrm{V}_{\mathrm{Cc}}$.

To optimize the output voltage for maximum output power without bootstrap, a resistor of $56 \mathrm{k} \Omega$ must be connected between Pin 3 and common ground.

The supply ripple voltage can be smoothed by decoupling Pin 3 to ground.

## BOOSTER APPLICATION

## Principle of BTL

The output power of an amplifier is determined by the supply voltage, the loudspeaker impedance, and the voltage losses in the output stage. Higher output power in car radios can be obtained by:
a) decreasing the loudspeaker impedance:
(two speakers in parallel)
b) a bridge-tied load (BTL) circuit.

Decreasing the loudspeaker impedance far below $2 \Omega$ is impractical because of high losses in the loudspeaker wires and the high capacitance values of the output electrolytics. The only practical car radio circuit solution for higher output powers is BTL operation.
The basic principle of the BTL circuit is shown in Figure 1. This figure shows only the output stages. Both channels are antiphase driven. During the first half-period of the sine wave excursion $T_{1}$ and $T_{4}$ are conducting, and in the second half-period $T_{2}$ and $T_{3}$ are conducting.
The output swing across the load resistor has a peak-to-peak amplitude of two tımes $\mathrm{V}_{\mathrm{CC}}$.
The ideal average output power when clipping equals $\left(V_{C C}\right)^{2}$

$$
\begin{equation*}
\mathrm{P}_{\mathrm{O}_{\text {IDEAL }}}=\frac{2}{R_{\mathrm{L}}} \tag{1}
\end{equation*}
$$

At $V_{C C}=14.4 \mathrm{~V}$ and $R_{L}=4 \Omega P_{P_{\text {IIDEAL }}}=26 \mathrm{~W}$
Because of voltage losses in the output stage of the TDA1510, the practical measured output power is 24 W at $\mathrm{d}=10 \%$ and 18 W at $\mathrm{d}=0.5 \%$.

## Amplification

The series drive principle of the BTL amplifier can be seen from the circuit that follows.
Assuming point $A$ as virtual ground, the noninverting amplifier 1 multiplies the input signal

$$
V_{1} \text { by a factor }\left(\frac{R 3+R 5}{R 5}\right)
$$

A part of the output signal, $\mathrm{V}_{\mathrm{O1}}$-,i.e.,

$$
\frac{V_{01} \cdot R_{5}}{R_{3}+R_{5}}
$$

is amplified by inverting amplifier 2 with a factor R7/R5.* For maximum output voltage, R3 and R7 must have equal values.
In this case $V_{O 1}=\frac{R 3+R 5}{R 5} \cdot V_{1}$ and because
$R 3=R 7$ (2) R3 = R7,

$$
\begin{equation*}
V_{\mathrm{O} 2}=-\left(\frac{\mathrm{R} 7}{\mathrm{R} 5}\right) \cdot\left(\frac{\mathrm{R} 5}{\mathrm{R} 3+\mathrm{R} 5}\right) \cdot\left(\frac{\mathrm{R} 3+\mathrm{R} 5}{\mathrm{R} 5}\right) V_{1} \tag{2}
\end{equation*}
$$

$$
\begin{equation*}
=-\left(\frac{R 7}{R 5}\right) \cdot V_{1} \tag{3}
\end{equation*}
$$

NOTE:
*Since point ' $B$ ' is a virtual input for amplifier 2


The $A C$ sine wave $V_{O}$ across the load is $\left|V_{\mathrm{O} 1}\right|+\left|\mathrm{V}_{\mathrm{O} 2}\right|$.
The overall voltage gain becomes:

$$
\begin{align*}
A_{V} & =\frac{V_{O}}{V_{1}}=\frac{\left|V_{O 1}\right|+\left|V_{O 2}\right|}{V_{1}} \\
& =\frac{R 7+R 5}{R 5}+\frac{R 7}{R 5}=2 \cdot \frac{R 7}{R 5}+1 \tag{4}
\end{align*}
$$

In practice, $2 \cdot \frac{R 7}{R 5}>1$, so $A_{V}=2 \cdot \frac{R 7}{R 5}$

## Design Criteria

The basic application circuit diagram is given in Figure 2.
Important design criteria of the printed circuit board:

1. The Boucherot filters $\mathrm{C}_{4}-\mathrm{R}_{4}$ and $\mathrm{C}_{5}-\mathrm{R}_{6}$ must be mounted as close as possible to the output Pins 5 and 9 and ground (Pin 7).
2. Filter $\mathrm{C}_{9}-\mathrm{R}_{8}$ must be as close as possible to Pin 13 and the input ground. The specific filter is necessary to improve the overall stability.
3. The supply decoupling capacitors $\mathrm{C}_{10}-\mathrm{C}_{11}$ must be mounted as close as possible to Pins 10 and 7.
4. The supply ripple smoothing capacitor C 2 and capacitor C8 must be connected to the input ground.
5. To avoid ground loops, the input and output ground must be kept separate.
6. For stability, it is recommended that a $22 \Omega$ resistor with short leads be placed in series with Pin 11.
7. The inputs are very sensitive to interferences and must be shielded from the rest of the circuit.

## Performance Measurements

In the application circuit of Figure 2, several measurements are made. Unless otherwise specified, the measurements are made at $V_{C C}=14.4 \mathrm{~V} ; R_{L}=4 \Omega ; f=1 \mathrm{kHz}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. The supply wires to the DC voltage source are a twisted-pair.

Quiescent current consumption - In Figure 3 the total quiescent current consumption is given as a function of the supply voltage $V_{\text {CC }}$. The maximum guaranteed value at $V_{C C}=14.4 \mathrm{~V}$ is 150 mA .
Output voltage - The output voltage, $\mathrm{V}_{\mathrm{A}}$, measured between Pins 5-7 and 9-7 as a function of $V_{C C}$, is given in Figure 4.
The offset voltage between Pins 5 and 9 is typically 2 mV (maxımum limıt: 50 mV ).

Output power - The output power as a function of $V_{C C}$ for $d=0.5 \%$ and $d=10 \%$ is given in Figure 5.
Harmonic distortion - The distortion as a function of the output power at $f=1 \mathrm{kHz}$ and $f=20 \mathrm{kHz}$ is given in Figure 6. In Figure 7 the distortion as a function of frequency is given at $\mathrm{P}_{\mathrm{O}}=10 \mathrm{~W}$.

Input impedance - The input impedance is mainly determined by resistor $R_{1}$ (see Figure 2) In this application, $R_{1}=100 \mathrm{k} \Omega$. To minimize offset voltage, it is necessary that $R_{1}=R_{3}$ and $R_{2}=R_{7}$. For resistor values higher than $100 \mathrm{k} \Omega \mathrm{s}$, the offset voltage can increase due to differences in base currents.
Voltage gain - Previously it was derived that the closed-loop amplification in BTL equals:

$$
A_{V} \approx 2 \cdot \frac{R 7}{R 5}
$$

In this application $A_{V} \approx 100 \times=40 \mathrm{~dB}$.
The open-loop gain of the TDA1510 is 80 dB . It is possible to reduce the voltage gain down to $32 d B$ (without instability) by increasing R5.

Frequency characteristic - In Figure 8 the relative voltage gain, $A_{V}$, is given as a function of the frequency (reference level $\mathrm{P}_{\mathrm{O}}=2.4 \mathrm{~W}$ ).

Power bandwidth - The relative output power as a function of the frequency for $d=0.5 \%$ and $d=10 \%$ is given in Figure 9.
Power dissipation - The power dissipation as a function of the output power is given in Figure 10.

For a worst-case sine wave dissipation of 11.8W, the external heatsink must have a

## Car Radio Audio Power Amplifier up to 24 W with the TDA1510

thermal resistance of $4.4^{\circ} \mathrm{C} / \mathrm{W}$ (for derivation see Appendix I).

Supply voltage ripple rejection (SVRR) The SVRR as a function of the frequency is given in Figure 11.
Noise - The noise output voltage with $R_{S}=10 \mathrm{k} \Omega$, and measured according to the IEC 179 A-curve, is $250 \mu \mathrm{~V}$.

Stability - The TDA1510 is stable for each kind of load, down to 32dB.

## STEREO

## The Stereo Application

The basic stereo application circuit diagram is given in Figure 12.

Important design criteria for the layout of the stereo print are the same as those for the BTL print regarding Boucherot filters, supply decoupling capacitor and the capacitor for the supply voltage ripple rejection.

## Performance Measurements

In the application circuit of Figure 12 several measurements are made. If not otherwise specified, the measurements are made at $V_{C C}=14.4 \mathrm{~V} ; R_{1}=4 \Omega ; f=1 \mathrm{kHz}$ and $T_{A}=25^{\circ} \mathrm{C}$.
Quiescent current and output voltage The quiescent current consumption is identical to that given for the BTL circuit (see Figure 3). The same holds for the output voltages at Pins 5 and 9 (see Figure 4).
Output power - The output power versus the supply voltage is given in Figure 13 for $R_{L}=1.6 \Omega, 2 \Omega, 3.2 \Omega$ and $4 \Omega$ for a constant distortion level of $10 \%$.
In Figure 14 the same characteristics are given for $0.5 \%$ distortion.
Using the circuit without bootstrap capacitors $\mathrm{C}_{3}$ and $\mathrm{C}_{7}$, the output voltage must be cor-
rected to have symmetrical clipping. To do this a $56 \mathrm{k} \Omega$ resistor has to be connected between Pin 3 and the input ground; Pins 5 and 8 must be connected to $+V_{C C}$.

The output power at the output pins is now 5.7W ( $4 \Omega$ load) and 10.5 W ( $2 \Omega$ load).

Distortion - In Figure 15 the distortion as a function of the output power is given for $R_{\mathrm{L}}=4 \Omega$ at 1 and 20 kHz .
The same characteristics are given in Figure 16 for $R_{L}=2 \Omega$.
Input impedance - The input impedances are mainly determined by resistors R1 and R5.

In this application $R_{1}=100 \mathrm{k} \Omega$ (see Figure 12).

Voltage gain - The closed-loop voltage gain is determined by the feedback resistors R2 and R3 and R7 and R8, in this case: 40 dB . It is possible to reduce the voltage gain down to 26 dB (without instabilities) by increasing R2 and R8.

Frequency characteristics - The voltage gain $A_{V}$ as a function of the frequency at $P_{O}=1 W$ is given in Figure 17.
Power bandwidth - In Figure 18 the output power is given as a function of the frequency for $d=0.5 \%$ and $10 \%$.
Power dissipation - The total power dissipation of the two channels as a function of the output power per channel is given in Figure 19 for $R_{L}=2 \Omega$ and $4 \Omega$.

The worst-case power dissipation in stereo is the same as in the BTL circuit.

The external heatsink must also have a thermal resistance of $4.4^{\circ} \mathrm{C} / \mathrm{W}$.

Supply voltage ripple rejection (SVRR) The SVRR of both channels is 55 dB from 100 Hz to 20 kHz .

Noise - The nose output voltages, measured according to IEC 179 A-curve are $90 \mu \mathrm{~V}$ and $170 \mu \mathrm{~V}$ at $\mathrm{R}_{\mathrm{S}}=0$ and $10 \mathrm{k} \Omega$, respectively.
Channel separation - The channel separation at $P_{O}=1 \mathrm{~W}$ and $R_{S}=10 \mathrm{k} \Omega$ is 60 dB .
Stability - The TDA1510 is stable for each kind of complex load down to $26 d B$ of gain.

## APPENDIX

## Heatsink Design

The TDA1510 has a $\theta_{\mathrm{JC}}$ of $3^{\circ} \mathrm{C} / \mathrm{W}$.
Assume: $\mathrm{V}_{\mathrm{CC}}=14.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=4 \Omega$ and

$$
T_{\text {AMAX }}=60^{\circ} \mathrm{C}
$$

From Figure 10 it can be seen that the maximum sine wave power dissipation with a $4 \Omega$ load is $\approx 11.8 \mathrm{~W}$ in BTL.
The total required thermal resistance becomes:

$$
\begin{aligned}
& \theta_{\mathrm{JA}}=\frac{150-60}{11.8}=7.6^{\circ} \mathrm{C} / \mathrm{W} \\
& \theta_{\mathrm{JA}}=\theta_{\mathrm{JC}}+\theta_{\mathrm{CH}}+\theta_{\mathrm{HA}}
\end{aligned}
$$

When using a thermal compound, $\theta_{\mathrm{CH}}$ is approxımately $0.2^{\circ} \mathrm{C} / \mathrm{W}$,
it follows:

$$
\theta_{\mathrm{HA}}=7.6-(3+0.2)=4.4^{\circ} \mathrm{C} / \mathrm{W}
$$

From these measurements it appears that the maximum power dissipation with music drive is about $75 \%$ of the worst-case sine wave power dissipation. Then the maximum practical power dissipation becomes $8.8^{\circ} \mathrm{C} / \mathrm{W}$ with a $4 \Omega$ load in BTL.
This gives:

$$
\theta_{\mathrm{JA}}=\frac{150-60}{8.8}=10.2^{\circ} \mathrm{C} / \mathrm{W}
$$

and the heatsink thermal resistance:
$\theta_{H A}=10.2-(3+0.2) \approx 7^{\circ} \mathrm{C} / \mathrm{W}$

## Car Radio Audio Power Amplifier

## INTERNAL CIRCUIT BLOCK DIAGRAM



NOTE:
$P_{\text {OIDEAL }}=\frac{\left(V_{C C} \sqrt{2}\right)^{2}}{R^{L}}=\frac{\frac{(144)^{2}}{2}}{4}=26 \mathrm{~W}$ measured at $f=1 \mathrm{kHz}, d=10 \% P_{O}=24 \mathrm{~W}$
Figure 1. Output Stage BTL

## Car Radio Audio Power Amplifier

 up to 24W with the TDA1510


Figure 2. TDA1510 Bridge Application



Figure 4. Output Voltage vs Supply Voltage

Figure 3. Total Quiescent Current Consumption vs Supply Voltage

Car Radio Audio Power Amplifier up to 24W with the TDA1510


Figure 5. Output Power vs Supply Voltage


Figure 8. Frequency Characteristic


Figure 11. Supply Voltage Ripple Rejection vs Frequency


Figure 6. Total Harmonic Distortion vs Output Power


Figure 9. Power Bandwidth


Figure 7. Total Harmonic Distortion vs Frequency


Figure 10. Power Dissipation vs Output Power

Car Radio Audio Power Amplifier up to 24 W with the TDA1510


Figure 12. TDA1510 Stereo Application


Figure 13. Output Power vs Supply Voltage


Figure 14. Output Power vs Supply Voltage


Figure 15. Total Harmonic Distortion vs Output Power


Figure 18. Power Bandwidth


Figure 19. Total Power Dissipation vs Output Power Per Channel

## NOTE:

Originally published as Report No. NBA8107, N.V. Phllips Application Laboratory, December 17, 1981, Nimegen, The Netherlands.

## Signetics

## Linear Products

## DESCRIPTION

The TDA1512 is a monolithic integrated hi-fi audio power amplifier designed for asymmetrical power supplies.

## FEATURES

- Thermal protection
- Low intermodulation distortion
- Low transient intermodulation distortion
- Built-in output current limiter
- Low input offset voltage
- Output stage with low cross-over distortion
- Single in-line (SIP) power package


## APPLICATIONS

- Television
- Radio receivers
- Hi-fi power amp


## PIN CONFIGURATION



ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE <br> RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 9-Pin Plastic SIP (SOT-131B) | $-25^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | TDA1512U |
| 9-Pin Plastic SIP-bent-to-DIP Plastic <br> Power (SOT-157B) | $-25^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | TDA1512QU |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply voltage | 35 | V |
| lorm | Repetitive peak output current | 3.2 | A |
| IOSM | Non-repetitive peak output current | 5 | A |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | See derating curve Figure 1 |  |
| $T_{\text {STG }}$ | Storage temperature | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| TA | Operatıng ambient temperature | -25 to +150 | ${ }^{\circ} \mathrm{C}$ |
| ${ }_{\text {tsc }}$ | AC short-circuit duration of load during full-load sine-wave drive $R_{L}=0 ; V_{C C}=30 \mathrm{~V}$ with $R_{I}=4 \Omega$ | 100 | hours |
| $\theta_{\text {JMB }}$ | Thermal resistance from junction to mounting base | $\begin{gathered} \text { typ. } 3 \\ \leqslant 4 \end{gathered}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## 12 to 20W Audio Amplifier



## 12 to 20W Audio Amplifier

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range | 15 |  | 35 | V |
| Itot $^{\text {I }}$ | Total quiescent current at $\mathrm{V}_{\mathrm{CC}}=25 \mathrm{~V}$ |  | 65 |  | mA |

AC ELECTRICAL CHARACTERISTICS $V_{C C}=25 V ; R_{L}=4 \Omega ; f=1 \mathrm{kHz} ; T_{A}=25^{\circ} \mathrm{C}$; measured in Test Circuit of Figure 2, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Po | Output power <br> sune-wave power at $d_{\text {TOT }}=0.7 \%$ $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=4 \Omega \\ & \mathrm{R}_{\mathrm{L}}=8 \Omega \end{aligned}$ <br> music power at $\mathrm{V}_{\mathrm{CC}}=32 \mathrm{~V}$ $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=4 \Omega ; \mathrm{d}_{\text {TOT }}=0.7 \% \\ & \mathrm{R}_{\mathrm{L}}=4 \Omega ; \mathrm{d}_{\text {TOT }}=10 \% \\ & \mathrm{R}_{\mathrm{L}}=8 \Omega ; \mathrm{d}_{\text {TOT }}=0.7 \% \\ & \mathrm{R}_{\mathrm{L}}=8 \Omega ; \mathrm{d}_{\text {TOT }}=10 \% \end{aligned}$ |  | $\begin{gathered} 13 \\ 7 \\ 21 \\ 25 \\ 12 \\ 15 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \text { w } \\ & \text { w } \\ & \text { w } \\ & \text { w } \\ & \text { w } \\ & \text { w } \end{aligned}$ |
| B | Power bandwidth; -1.5 dB ; $\mathrm{d}_{\text {TOT }}=0.7 \%$ | 40 Hz |  | 16 | kHz |
| Avo Avc | Voltage gain open-loop closed-loop |  | $\begin{aligned} & 74 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| $\mathrm{R}_{\mathrm{IN}}$ | Input resistance (Pin 1) <br> Input resistance of Test Circuit (Figure 2) | 100 | 20 |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| $\mathrm{V}_{\mathrm{IN}}$ | Input sensitivity for $\mathrm{P}_{\mathrm{O}}=50 \mathrm{~mW}$ for $P_{O}=10 \mathrm{~W}$ |  | $\begin{gathered} 16 \\ 210 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| S/N | Signal-to-noise ratıo $\begin{aligned} & \text { at } P_{\mathrm{O}}=50 \mathrm{~mW} ; R_{\mathrm{S}}=2 \mathrm{k} \Omega \text {; } \\ & f=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz} ; \text { unweighted } \end{aligned}$ <br> weighted; measured according to IEC 173 (A-curve) | 68 | 76 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| RR | Ripple rejection at $\mathrm{f}=100 \mathrm{~Hz}$ |  | 50 |  | dB |
| $\mathrm{d}_{\text {TOT }}$ | Total harmonic distortion at $\mathrm{P}_{\mathrm{O}}=10 \mathrm{~W}$ |  | 0.1 | 0.3 | \% |
| $\mathrm{R}_{0}$ | Output resistance (Pin 5) |  | 0.1 |  | $\Omega$ |



TC14261S
Figure 2. Test Circuit


NOTES:
_ $d_{\text {TOT }}=07 \%$.

Figure 3. Ouput Power as a Function of the Supply Voltage; $\mathbf{f}=\mathbf{1 k H z}$


Figure 4. Total Harmonic Distortion as a Function of Output Power

## Signetics

## Linear Products

## DESCRIPTION

The TDA1514 integrated circuit is a hi-fi power amplifier for use as a building block in radio, TV and audio recorder applications. The high performance of the IC meets the requirements of digital sources (e.g. compact disc equipment).
The circuit is totally protected, the two output transistors both having thermal and SOA protection. The circuit also has a mute function that can be arranged to operate for a period after power-on with a delay time fixed by external components.

The device is intended for symmetrical power supplies, but an asymmetrical supply may also be used.

The theoretical maximum power dissipation with a stabilized power supply is $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{N}}\right)^{2} / 2 \pi^{2} \mathrm{R}_{\mathrm{L}}=19 \mathrm{~W}$, where $\mathrm{V}_{\mathrm{CC}}=$ $+27.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{N}}=-27.5 \mathrm{~V}$ and $\mathrm{R}_{\mathrm{L}}=8 \Omega$. Considering, for example, a maximum

TDA1514
40W High-Performance Hi-Fi Amplifier

Product Specification

## BLOCK DIAGRAM


ambient temperature of $50^{\circ} \mathrm{C}$ and a maximum junction temperature of $150^{\circ} \mathrm{C}$, the total thermal resistance $\theta_{\mathrm{JA}}$ is $(150-50) / 19=5.3^{\circ} \mathrm{C} / \mathrm{W}$. Since the thermal resistance of the SOT-131A encapsulation is $<1.5^{\circ} \mathrm{C} / \mathrm{W}$, the thermal resistance required of the heatsink is $<3.8^{\circ} \mathrm{C} / \mathrm{W}$. Thus the maximum output power, and therefore the music power output, is limited only by the supply voltage and not by the heatsink.

## FEATURES

- Thermal protection
- Low THD
- SOA protection
- Mute time delay
- Short-circuit protected
- High power output

PIN CONFIGURATION
(

## APPLICATIONS

- Hi-Fi amplifier
- Radio
- Television
- Motor driver


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 9-Pin Plastıc SIP (SOT-131A) | $-25^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | TDA1514U |



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $+V_{C C}$ to $-V_{C C}$ | Supply voltage (Pin 6 to Pin 4) | 60 | V |
| $\mathrm{~V}_{\text {BSTR }}$ | Bootstrap voltage (Pin 7 to Pin 4) | 70 | V |
| $\mathrm{I}_{\mathrm{O}}$ | Output current (repetitive peak) | 4.0 | A |
| $\mathrm{~T}_{\mathrm{A}}$ | Operatıng ambient temperature range | -25 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipatıon | See Figure 1 |  |
| $t_{P R}$ | Thermal shut-down protection time | 1 | hour |
| $t_{S C}$ | Short-circuit protection time ${ }^{1}$ | 10 | min |
| $\mathrm{V}_{\mathrm{M}}$ | Mute voltage (Pin 3 to Pin 4) | 7 | V |

NOTE:

1. Driven by a pink-noise voltage

Symmetrical power supply: AC and DC short-circuit protected
Asymmetrical power supply. AC short-circuit protected

## 40W High-Performance Hi-Fi Amplifier

DC ELECTRICAL CHARACTERISTICS $+V_{C C}=+27.5 \mathrm{~V} ;-V_{C C}=-27.5 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega ; \mathrm{f}=1 \mathrm{kHz} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $+\mathrm{V}_{\mathrm{cc}}$ to $-\mathrm{V}_{C C}$ | Supply voltage range (Pin 6 to Pin 4) | 15 |  | 60 | V |
| $\mathrm{I}_{\text {OMmax }}$ | Maximum output current (peak value) | 3.2 |  |  | A |
| ITOT $^{\text {I }}$ | Total quiescent current | 30 | 60 | 90 | mA |
| $\begin{aligned} & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}^{2} \end{aligned}$ | ```Output power with THD \(=-60 \mathrm{~dB}\) : at \(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{N}}=55 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{N}}=44 \mathrm{~V}\) at \(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{N}}=32 \mathrm{~V}\)``` | 37 | $\begin{aligned} & 40 \\ & 25 \end{aligned}$ | 12.5 | $\begin{aligned} & w \\ & w \\ & w \end{aligned}$ |
| THD | Total harmonic distortion at $\mathrm{P}_{\mathrm{O}}=32 \mathrm{~W}$ |  | -90 | -80 | dB |
| dim | Intermodulation distortion at $\mathrm{P}_{\mathrm{O}}=32 \mathrm{~W}^{1}$ |  | -80 |  | dB |
| B | Power bandwidth ( -3 dB ) at $\mathrm{THD}=-60 \mathrm{~dB}$ |  | 20 to 25k |  | Hz |
| $\mathrm{dV} / \mathrm{dt}$ | Slew rate |  | 15 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| Avc | Closed-loop voltage gain ${ }^{2}$ | 29.2 | 29.7 | 30.2 | dB |
| Avo | Open-loop voltage gan |  | 85 |  | dB |
| $\mathrm{Z}_{1}$ | Input impedance ${ }^{3}$ | 1 |  |  | $\mathrm{M} \Omega$ |
| $(S+N) / N$ | $\mathrm{S} / \mathrm{N}$ related to $\mathrm{P}_{\mathrm{O}}=4 \mathrm{~mW}{ }^{4}$ | 80 |  |  | dB |
| $\mathrm{V}_{\mathrm{OS}}$ | Input offset voltage |  | 3 |  | mV |
| $\pm \begin{aligned} & 10 \text { (B) }\end{aligned}$ | Input offset bias current |  | 0.2 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{B}+\mathrm{I}_{\mathrm{B}}$ | Input bias current |  | 1 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{Z}_{0}$ | Output impedance |  |  | 0.1 | $\Omega$ |
| RR | Supply voltage ripple rejection at ripple frequency $=100 \mathrm{~Hz}$; ripple voltage (RMS value) $=500 \mathrm{mV}$; source resistance $=2 \mathrm{k} \Omega$ | 70 |  |  | dB |
| $\mathrm{t}_{\mathrm{M}}$ | Mute time ${ }^{5}$ |  | 1.25 |  | s |
| $\mathrm{V}_{\mathrm{M} \text { (on) }}$ | Mute on voltage (Pin 3 to Pin 4) | 0 |  | 5 | V |
| $V_{\text {M(off) }}$ | Mute off voltage (Pin 3 to Pin 4) | 6 |  | 7 | V |
| $\mathrm{I}_{\text {2TOT }}$ | Quiescent current into Pin $2^{6}$ |  | 20 |  | $\mu \mathrm{A}$ |

## NOTES:

1. Measured with two superimposed signals of 50 Hz and 7 kHz with an amplitude relationship of 4.1 .
2. The closed-loop gain is determined by external resistors and is vanable between 20 and 46 dB .
3. The input impedance in the test circuit is determined by the bias resistor R1

4 The noise voltage at the output is measured in the band 20 Hz to 20 kHz and source resistance $\mathrm{R}_{\mathrm{S}}=2 \mathrm{k} \Omega$
5. Determined by R4 and C1.
6. The quiescent current into Pin 2 determines (with the value of R4) the minimum power supply voltage at which the mute function remains in operation. $+\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{N}}=\mathrm{I}_{2 \text { TOT }} \times \mathrm{R} 4+\mathrm{V}_{\mathrm{M}(\mathrm{ON}) \max }$

## Signetics

## TDA1515A 24W BTL Audio Amplifier

## Product Specification

## Linear Products

## DESCRIPTION

The TDA1515 is a monolithic integrated class-B output amplifier in a 13-pin single in-line (SIP) plastic power package. The device is primarily developed for car radio applications, and also to drive lowimpedance loads (down to $1.6 \Omega$ ). At a supply voltage $V_{C C}=14.4 \mathrm{~V}$, an output power of 21W can be delivered into a $4 \Omega$ BTL (Bridge-Tied Load), or, when used as stereo amplifier, it delivers $2 \times 11 \mathrm{~W}$ into $2 \Omega$ or $2 \times 6.5 \mathrm{~W}$ into $4 \Omega$.

## FEATURES

- Flexibility in use - mono BTL as well as stereo
- High output power
- Low offset voltage at the output (important for BTL)
- Large usable gain variation
- Very good ripple rejection
- Internal limited bandwidth for high frequencies
- Low standby current possibility (typ. $1 \mu \mathrm{~A}$ ), to simplify required switches; TTL drive possible
- Low number and small-sized external components
- High reliability
- Load dump protection
- AC and DC short-circuit safe to ground up to $\mathrm{V}_{\mathrm{CC}}=\mathbf{1 8 V}$
- Thermal protection
- Speaker protection in bridge configuration
- SOAR protection
- Outputs short-circuit safe to ground in BTL
- Reverse-polarity safe


## APPLICATIONS

- Car radio applications
- Drive low impedance loads
- Stereo amplifier

PIN CONFIGURATION
( U Package

## BLOCK DIAGRAM




Figure 1. Power Derating Curves

## HEATSINK DESIGN EXAMPLE

The derating of $3^{\circ} \mathrm{C} / \mathrm{W}$ of the encapsulation requires the following external heatsink (for sine-wave drive):

21 W BTL $(4 \Omega)$ or $2 \times 11 \mathrm{~W}$ stereo ( $2 \Omega$ ) maxımum sine wave dissipation: 12 W
$\mathrm{T}_{\mathrm{A}}=65^{\circ} \mathrm{C}$ maxımum

$$
\theta_{\mathrm{HA}}=\frac{150-65}{12}-3=4^{\circ} \mathrm{C} / \mathrm{W}
$$

$2 \times 6.5 \mathrm{~W}$ stereo ( $4 \Omega$ ) maxımum sine wave dissipatıon: 6 W
$T_{A}=65^{\circ} \mathrm{C}$ maxımum
$\theta_{\mathrm{HA}}=\frac{150-65}{6}-3=11^{\circ} \mathrm{C} / \mathrm{W}$.

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 13-Pin Plastic SIP (SOT-141B) | 0 to $+70^{\circ} \mathrm{C}$ | TDA1515AD |

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | DESCRIPTION | RATING | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage; operating (Pin 10) | 18 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Supply voltage; non-operating | 28 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Supply voltage; during 50ms (load dump protection) | 45 | V |
| $\mathrm{I}_{\mathrm{OM}}$ | Peak output current | 6 | A |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | see derating <br> curve Fig. 1 |  |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{C}}$ | Crystal temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
|  | AC and DC short-circuit safe voltage | 18 | V |
|  | Reverse polarity | 10 | V |

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range (Pin 10) | 6 |  | 18 | V |
| Iorm | Repetitive peak output current |  |  | 4 | A |
| Itot | Total quiescent current |  | 75 | 75 | mA |
| $\begin{aligned} & V_{11} \\ & V_{11} \end{aligned}$ | Switching level 11: OFF <br> ON | 3 |  | 1.8 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| \| $\mathrm{Z}_{\text {OFF }}$ I | Impedance between Pins 10 and 6; 10 and 8 (standby position $\mathrm{V}_{11}<1.8 \mathrm{~V}$ ) | 100 |  |  | k $\Omega$ |
| $I_{\text {SB }}$ | Standby current at $\mathrm{V}_{11}=0$ to 0.8 V |  | 1 | 100 | $\mu \mathrm{A}$ |
| Iso | Switch-on current (Pin 11) at $\mathrm{V}_{11} \leqslant \mathrm{~V}_{10}$ |  | 10 | 100 | $\mu \mathrm{A}$ |

AC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=144 \mathrm{~V} ; \mathrm{f}=1 \mathrm{kHz}$, unless otherwise specified.

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bridge-tied load application (BTL) (see Figure 2) |  |  |  |  |  |
| $\begin{aligned} & \mathrm{Po} \\ & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{P}_{\mathrm{O}} \end{aligned}$ | $\begin{aligned} \text { Output power at } R_{L} & =4 \Omega \text { (with bootstrap) } \\ V_{C C}=14.4 \mathrm{~V} ; d_{\text {TOT }} & =0.5 \% \\ V_{C C}=14.4 \mathrm{~V} ; d_{\text {TOT }} & =10 \% \\ V_{C C} & =13.2 \mathrm{~V} ; d_{\text {TOT }} \end{aligned}=0.5 \%$ | $\begin{gathered} 155 \\ 20 \end{gathered}$ | $\begin{aligned} & 18 \\ & 24 \\ & 15 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & w \\ & w \\ & w \\ & w \\ & w \end{aligned}$ |
| $\mathrm{G}_{0}$ | Open-loop voltage gan |  | 75 |  | dB |
| $\mathrm{G}_{\mathrm{C}}$ | Closed-loop voltage gan ${ }^{2}$ |  | 40 |  | dB |
| $\begin{aligned} & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{P}_{\mathrm{O}} \\ & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{P}^{2} \end{aligned}$ | $\begin{gathered} \text { Output power without bootstrap } \\ V_{C C}=14.4 \mathrm{~V} ; \mathrm{d}_{\text {TOT }}=10 \% \\ V_{C C}=14.4 \mathrm{~V} ; \mathrm{d}_{\text {TOT }}=0.5 \% \\ V_{C C}=13.2 \mathrm{~V}, d_{\text {TOT }}=10 \% \\ V_{C C}=13.2 \mathrm{~V}, d_{\text {TOT }}=0.5 \% \end{gathered}$ |  | $\begin{gathered} 15 \\ 12 \\ 12 \\ 9 \end{gathered}$ | $\begin{gathered} 15 \\ 12 \\ 12 \\ 9 \end{gathered}$ | $\begin{aligned} & w \\ & w \\ & w \\ & w \\ & w \end{aligned}$ |
| B | Frequency response at $-3 \mathrm{~dB}^{3}$ | 20 |  | 20 | Hz |
| $\left\|Z_{1}\right\|$ | Input impedance ${ }^{4}$ | 1 |  |  | $\mathrm{M} \Omega$ |
| $\mathrm{V}_{\mathrm{N} \text { (RMS) }}$ <br> $V_{\text {N(RMS) }}$ <br> $V_{N}$ | $\begin{aligned} & \text { Noise input voltage (RMS value) at } f=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz} \\ & R_{S}=0 \Omega \\ & R_{S}=10 \mathrm{k} \Omega \\ & R_{S}=10 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} 02 \\ 0.35 \\ 0.25 \end{gathered}$ | $\begin{gathered} 0.2 \\ 0.35 \\ 0.8 \\ \hline \end{gathered}$ | $\begin{aligned} & m V \\ & m V \\ & m V \end{aligned}$ |
| RR | Supply voltage ripple rejection $f=100 \mathrm{~Hz}$ | 42 | 50 | 50 | dB |
| $\left\|\Delta V_{5-9}\right\|$ | DC output offset voltage between the outputs |  | 2 | 50 | mV |
| $\left\|\Delta V_{5-9}\right\|$ | Loudspeaker protection (all conditions) maximum DC voltage (across the load) |  |  | 1 | V |
| B | Power bandwidth; -1 dB ; $\mathrm{d}_{\text {TOT }}=0.5 \%$ | 30 |  | 40 | kHz |
| Stereo application (see Figure 3) |  |  |  |  |  |
| $\begin{aligned} & \mathrm{PO} \\ & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}^{2} \end{aligned}$ | $\begin{gathered} \text { Output power at } d_{T O T}=10 \% ; \text { with bootstrap }{ }^{6} \\ V_{C C}=14.4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega \\ \mathrm{~V}_{\mathrm{CC}}=14.4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \Omega \\ \mathrm{~V}_{\mathrm{CC}}=13.2 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega \\ \mathrm{~V}_{\mathrm{CC}}=13.2 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \Omega \\ \hline \end{gathered}$ | $\begin{gathered} 6 \\ 10 \end{gathered}$ | $\begin{gathered} 7 \\ 12 \\ 6 \\ 10 \end{gathered}$ |  | $\begin{aligned} & w \\ & w \\ & w \\ & w \end{aligned}$ |
| $\begin{aligned} & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}_{\mathrm{O}} \\ & \mathrm{PO}_{0} \\ & \mathrm{PO}^{2} \end{aligned}$ | $\begin{gathered} \text { Output power at } d_{\text {TOT }}=0.5 \% ; \text { with bootstrap }{ }^{6} \\ V_{C C}=14.4 \mathrm{~V} ; R_{L}=4 \Omega \\ V_{C C}=14.4 \mathrm{~V} ; R_{L}=2 \Omega \\ V_{C C}=13.2 \mathrm{~V} ; R_{L}=4 \Omega \\ V_{C C}=13.2 \mathrm{~V} ; R_{L}=2 \Omega \end{gathered}$ |  | $\begin{gathered} 5.5 \\ 9 \\ 4.5 \\ 7.5 \end{gathered}$ |  | $\begin{aligned} & w \\ & w \\ & w \\ & w \\ & w \end{aligned}$ |
| Po | Output power at $d_{\text {TOT }}=10 \%$; without bootstrap $\mathrm{V}_{\mathrm{CC}}=14.4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega^{6,8,9}$ |  | 6 |  | W |
| B | Frequency response at $-3 \mathrm{~dB}^{3}$ | 40 |  | 20 | kHz |
| RR | Supply voltage ripple rejection ${ }^{5}$ |  | 50 |  | dB |
| $\propto$ | Channel separation; $\mathrm{R}_{S}=10 \mathrm{k} \Omega ; \mathrm{f}=1 \mathrm{kHz}$ | 40 | 50 |  | dB |
| $\mathrm{G}_{\mathrm{C}}$ | Closed-loop voltage gain ${ }^{7}$ |  | 40 |  | dB |
| Noise output voltage (RMS value) at $\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz |  |  |  |  |  |
| $V_{n(\text { RMS })}$ <br> $V_{n(R M S)}$ <br> $V_{n}$ | $\begin{aligned} & R_{S}=0 \Omega \\ & R_{S}=10 \mathrm{k} \Omega \\ & R_{S}=10 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} 0.15 \\ 0.25 \\ 0.2 \end{gathered}$ |  | mV mV mV |

## NOTES:

1 The internal circuit impedance at Pin 11 is $>5 k \Omega$ if $V_{11}>V_{10}$
2. Closed-loop voltage gain can be chosen between 32 and 56 dB (BTL), and is determined by external components.
3. Frequency response externally fixed.

4 The input impedance in the test circuit (Figure 3) is typically $100 \mathrm{k} \Omega$
5. Supply voltage ripple rejection measured with a source impedance of $0 \Omega$ (maximum ripple amplitude 2 V )
6. Output power is measured directly at the output pins of the IC
7. Closed-loop voltage gain can be chosen between 26 and 50 dB (stereo), and is determined by external components.
8. A resistor of $56 \mathrm{k} \Omega$ between Pins 3 and 7 to reach symmetrical clipping
9. Without bootstrap the $100 \mu \mathrm{~F}$ capacitor between Pins 5 and 6 ( 8 and 9) can be omitted Pins 6,8 and 10 have to be interconnected


Figure 2. Test/Application Circuit Bridge-Tied Load (BTL)


Figure 3. Test/Application Circuit Stereo

# Signetics 

AN1481
Car Radio Audio Power Amplifiers up to 20 W with the TDA1515

Linear Products

Application Note

Authors F Pelser<br>$J$ Sips

The TDA1515 is a power amplifier for car radio applications it contains two identical amplifiers which can be utilized for BTL or stereo applications The TDA1515 is available in a 13-lead single in-line plastic power package with $\theta_{\mathrm{JC}}$ of $\leqslant 3^{\circ} \mathrm{C} / \mathrm{W}$
Car radios require protection from hostıle automotive environmental conditions, therefore, several protection circuits are built into the TDA1515

- AC and DC short-circuit to ground
- Power supply over voltage
- Thermal shutdown
- Speaker protection in bridge configuration

Other features of the TDA1515 include

- Low offset voltage
- Large gaın selection range
- Good ripple protection
- Low standby current
- Standby control with TTL levels


## CIRCUIT DESCRIPTION

The TDA1515 contains two identical amplifiers with differential input stages it can be used for stereo or bridge applications

## Signal Path

The collectors of the non-inverting PNP input transistors are coupled to the Class $A$ driver stages which drive the Class B output stages The Class A driver transistors are frequencylimited by a Miller capacitor This improves the stability and overall noise behavior

## Protection Circuits

To improve the reliability where the overdrive condition exists and when short circuiting, both amplifiers have a Safe Operating Area Region (SOAR) protection circuit for the upper output stage The base current of the output transistor is limited, based on the voltage and current applied to the output transistor The SOAR lies between 5A/OV and $0 A / 20 \mathrm{~V}$ Due to the SOAR protection circuit, it is possible to limit the signal excursion of these stages to their allowable boundaries. Therefore, AC and DC short-circuiting to ground will not damage the device

With continuous short circuit, the chip temperature can rise above $150^{\circ} \mathrm{C}$ At that point, the
thermal shutdown circuits become operative Special attention has been paid to the layout of the output transistors to avoid current crowding

## Power Supply Over Voltage Protection

The power supply over voltage protection circuit is activated when the difference between output voltage and $V_{C C}$ is about 18 V Then, a low impedance is switched between the base and emitter of the upper Darlington output transistor The upper Darlington transistor breakdown voltage is thereby increased to $V_{\text {CER }} \approx 50 \mathrm{~V}$

## Thermal Shutdown

To safeguard the IC against high temperatures, thermal shutdown protection circuits have been built into both amplifiers. When the die temperature exceeds $150^{\circ} \mathrm{C}$, a transistor begins to turn on and thereby decreases the drive current to the power transistor. A second thermal shutdown protection circuit protects the output transistors against hot spot temperatures

## Loudspeaker Protection in BTL

 The loudspeaker protection in BTL starts operating when the DC offset voltage between the output Pins 5 and 9 exceeds 1 V An internal comparator circuit controls the deviating DC output voltage. The maximum DC current through the loudspeaker is therefore limited to a safe value for the speaker ( $\simeq 250 \mathrm{~mA}$ for a $4 \Omega$ speaker)Due to the RC time (about 1 second with $47 \mu \mathrm{~F}$ ) at P in 4 , the DC current-limiting protection circuit is inoperative during switching on and short-circuiting for one second

## Special Features

A special feature of the TDA1515 is a mute function When Pin 11 is taken below 1.8 V , mute is on. When it is taken above 3 V , mute is off.

Both amplifiers have bootstrapping capabilities at Pins 6 and 8 When these pins are not used, the internal bootstrap resistors must be short-circuited by connecting Pins 6 and 8 to $V_{C C}$ To avoid poor ripple rejection in the standby mode, the bootstrap resistor is internally switched off To optimize the output voltage for maximum output power without
bootstrap, a resistor of $56 \mathrm{k} \Omega$ must be connected between Pin 3 and common ground The supply ripple voltage can be smoothed by decoupling Pin 3 to ground

## BOOSTER APPLICATION

## Principle of BTL

The principle of the BTL circuit is shown in Figure 1. This figure shows only the output stages Both channels are antiphase driven During the first half-period of the sine wave excursion, $T_{1}$ and $T_{4}$ are conducting, and in the second half-period $T_{2}$ and $T_{3}$ are conducting. The output swing across the load resistor has a peak-to-peak amplitude of two tımes $V_{C C}$
The ideal average output power at clipping

$$
\begin{align*}
& \text { equals } \\
& P_{O} \text { ideal }=\frac{\frac{V_{C C}^{2}}{2}}{R_{L}} \tag{1}
\end{align*}
$$

At $V_{C C}=14.4 \mathrm{~V}$ and $R_{L}=4 \Omega P_{O}$ ide$\mathrm{al}=26 \mathrm{~W}$. Because of voltage losses in the output stage of the TDA1515 and due to wiring of the board, the practical measured output power on the board is 20.5 W
Measured on the pins of the IC, the output power becomes 21W.

## Amplification

The overall voltage gain in the amplification circuit becomes.

$$
\begin{align*}
A_{V}= & \frac{V_{0}}{V_{1}}=\frac{\left|V_{\text {OI }}\right|+\left|V_{O I I}\right|}{V_{1}}=\frac{R 6+R 5}{R 5}>+ \\
& \frac{R 6}{R 5}=2 \cdot \frac{R 6}{R 5}+1 \\
& \text { (assuming } R 3=R 6 \text { ) }  \tag{2}\\
& \text { In practice } 2 \cdot \frac{R 6}{R 5} \gg 1, \\
& \text { therefore } A_{V}=2 \cdot \frac{R 6}{R 5} . \tag{3}
\end{align*}
$$

## Design Criteria

The basic application circuit diagram is given in Figure 2

Car Radio Audio Power Amplifiers up to 20W with the TDA1515

## AMPLIFICATION CIRCUIT



Important design criteria of the PC board:

1. The Boucherotfilter $C_{4}-R_{4}$ must be mounted as close as possible between the output Pins 5 and 9.
2. Filter $\mathrm{C}_{9}-\mathrm{R}_{7}$ must be as close as possible between Pin 13 and the input ground. The specific filter is necessary to improve overall stability.
3. The supply decoupling capacitors $\mathrm{C}_{10}-\mathrm{C}_{11}$ must be mounted as close as possible between Pins 10 and 7 .
4. The supply ripple smoothing capacitor $\mathrm{C}_{2}$ and capacitor $\mathrm{C}_{8}$ must be connected to the input ground.
5. Separate input and output grounds must be maintained.
6. With the high input impedance at Pin 11, it is recommended to decouple Pin 11 with a 100 nF capacitor to ground to guarantee a good standby switching behavior.

## Performance Measurements

In the application circuit of Figure 2, several measurements are done. If not otherwise stated, the measurements are given at $V_{C C}=14.4 \mathrm{~V}$ on the PC board connections; $R_{L}=4 \Omega ; f=1 \mathrm{kHz}$ and $T_{A}=25^{\circ} \mathrm{C}$.
The power supply wires are a twisted-pair.
a) Quiescent current consumption

In Figure 3 the total quiescent current consumption is given as a function of the supply voltage $\mathrm{V}_{\mathrm{CC}}$. The maximum guaranteed value at $V_{C C}=14.4 \mathrm{~V}$ is 125 mA . In standby position of $S$ the quiescent current is $\approx 1 \mu \mathrm{~A}(\leqslant 0.2 \mathrm{~mA})$.
b) Output voltage

The output voltage measured between Pins 5-7 and 9-7 as a function of $V_{C C}$ is given in Figure 4. The offset voltage between Pins 5 and 9 is typically 2 mV (maximum limit: 50 mV ).
c) Output power

The output power as a function of $V_{C C}$ for $d=0.5 \%$ and $d=10 \%$ is given in Figure 5 (Power losses across the PC board are
$\approx 0.5 \mathrm{~W}$ at $d=10 \%$ and $\approx 0.25 \mathrm{~W}$ at $d=0.5 \%$ level and $V_{C C}=14.4 \mathrm{~V}$ ).
d) Harmonic distortion

The distortion as a function of the output power at $f=1 \mathrm{kHz}$ and $f=20 \mathrm{kHz}$ is given in Figure 6. In Figure 7, the distortion as a function of frequency is given at $P_{O}=1 \mathrm{~W}$.
e) Input impedance

The input impedance is mainly determined by resistor $\mathrm{R}_{1}$ (see Figure 2). In our application: $100 \mathrm{k} \Omega$. To minimize offset voltage, it is necessary that $R_{1}=R_{3}$ and $R_{2}=R_{6}$. For resistor values higher than some $100 \mathrm{k} \Omega \mathrm{s}$ the offset voltage can increase due to differences in base currents.
f) Voltage gain

In the Applications section it is derived that the closed-loop amplification in BTL equals:

$$
A_{V} \approx 2 \cdot \frac{R 6}{R 5}
$$

In our application $A_{V}=100 \times(40 \mathrm{~dB})$. The open-loop gain of the TDA1515 is 75 dB . It is possible to reduce the voltage gain down to 32 dB (without instability) by increasing R5.
g) Frequency characteristics

In Figure 8 the relative voltage gain $A_{V}$ is given as a function of the frequency (reference level $\mathrm{P}_{\mathrm{O}} 10 \mathrm{~dB}$ below 20W).
h) Power bandwidth

The relative output power as a function of the frequency for $d=0.5 \%$ and $d=10 \%$ is given in Figure 9.
i) Power dissipatıon

The power dissipation as a function of the output power is given in Figure 10. For a worst-case sine wave dissipation of $\approx 11.5 \mathrm{~W}$, the external heatsink must have a thermal resistance of $4.6^{\circ} \mathrm{C} / \mathrm{W}$.
j) Supply Voltage Ripple Rejection (SVRR) The SVRR as a function of the frequency is given in Figure 11.
k) Noise

The noise output voltage with $R_{S}=10 \mathrm{k} \Omega$ and measured according to the IEC 179 Acurve is $250 \mu \mathrm{~V}$.

## STEREO

## The Stereo Application

The basic stereo application cırcuit dıagram is given in Figure 12.
Design criteria for the layout of the stereo application are the same as those given in the Design Criteria Section. Component leads are as short as possible for the power supply decoupling capacitor, and the capacitor for the supply voltage ripple rejection.

## Performance Measurements

In the application circuit of Figure 12, several measurements are done. If not otherwise stated, the results of the measurements are given at $V_{C C}=14.4 \mathrm{~V} ; R_{1}=4 \Omega ; f=1 \mathrm{kHz}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. ( $V_{C C}$ measured on the PC board connections).
a) The quiescent current consumption and output voltage are identical to those given for the BTL circuit above.
b) Output power

The output power versus the supply voltage is given in Figure 13 for $R_{L}=1.6,2$, 3.2 , and $4 \Omega$, respectively, for a constant distortion level of $10 \%$. (The power losses due to the output electrolytic are about 0.3 W , while the losses across the PC board traces are $\approx 0.25 \mathrm{~W}$ at $V_{C C}=14.4 \mathrm{~V}$ and $R_{L}=2 \Omega$ ). In Figure 14, the same characteristics are given for $0.5 \%$ distortion.
Using the circuit without bootstrap capacitors $C_{3}$ and $C_{7}$, the output voltage must be corrected to have symmetrical clipping. Therefore a $56 \mathrm{k} \Omega$ resistor has to be connected between $\operatorname{Pin} 3$ and the input ground; Pins 5 and 8 must be interconnected to $+V_{C c}$.
The output power at the output pins is now 5.3 W ( $4 \Omega$ load) and 6.5 W ( $2 \Omega$ load).
c) Distortion

In Figure 15 the distortion as a function of the output power is given for $R_{L}=4 \Omega$ at 1 and 20 kHz , while in Figure 16 it is shown for $R_{L}=2 \Omega$. The total harmonic distortion versus frequency for $R_{L}=2$ and $4 \Omega$ is given in Figure 17.
d) Input impedance

The input impedances are mainly determined by resistor R1 and R5 (100k $\Omega$ ).
e) Voltage gain

The closed-loop voltage gain is determined by the feedback resistors $R_{2}-R_{3}$ and $R_{7}-R_{8}$, in this case 40 dB . It is possible to reduce the voltage gain down to 26 dB (without instabilities) by increasing $R_{2}$ and $\mathrm{R}_{8}$.
f) Frequency characteristics

The relative voltage gain as a function of

## Car Radio Audio Power Amplifiers up to 20W with the TDA1515

the frequency at $P_{0}=1 \mathrm{~W}$ is given in Figure 18.
g) Power bandwidth

In Figure 19 the relative output power is given as a function of the frequency for $d=1 \%$ and $10 \%$.
h) Power dissıpation

The total power dissipation of the two channels as a function of the output power per channel is given in Figure 20 for $R_{L}=2$ and $4 \Omega$. The worst-case power dissipation in stereo is the same as in the BTL circuit. The external heatsink must also have a thermal resistance of $4.6^{\circ} \mathrm{C} / \mathrm{W}$.
i) Supply Voltage Ripple Rejection (SVRR) The SVRR as a function of the frequency is given in Figure 21.
j) Noise

The noise output voltages, measured according to IEC 179 A-curve are 90 and $170 \mu \mathrm{~V}$ at $\mathrm{R}_{\mathrm{S}}=0$ and $10 \mathrm{k} \Omega$, respectively.
k) Channel separation

The channel separation at $P_{O}=1 \mathrm{~W}$, $f=1 \mathrm{kHz}$ and $R_{S}=10 \mathrm{k} \Omega$ is 60 dB .

## APPENDIX I

## Heatsink Design

The TDA1515 has a $\theta_{\mathrm{JC}}$ of $3^{\circ} \mathrm{C} / \mathrm{W}$
Assume: $\mathrm{V}_{\mathrm{CC}}=14.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=4 \Omega, \mathrm{~T}_{\mathrm{A}}=60^{\circ} \mathrm{C}$.

From Figure 10 it follows that the maximum sine wave power dissipation with a $4 \Omega$ load is $\approx 11.5 \mathrm{~W}$ in BTL.
The total required thermal resistance becomes:

$$
\begin{aligned}
& \theta_{\mathrm{JA}}=\frac{150-60}{11.5}=7.8^{\circ} \mathrm{C} / \mathrm{W} \\
& \theta_{\mathrm{JA}}=\theta_{\mathrm{JC}}+\theta_{\mathrm{CH}}+\theta_{\mathrm{HA}}
\end{aligned}
$$

When using thermal compound $\theta_{\mathrm{CH}}$ is about $0.2^{\circ} \mathrm{C} / \mathrm{W}$ it follows:

$$
\theta_{\mathrm{HA}}=7.8-(3+0.2)=4.6^{\circ} \mathrm{C} / \mathrm{W}
$$

## INTERNAL CIRCUIT BLOCK DIAGRAM



Car Radio Audio Power Amplifiers up to 20W with the TDA1515


Figure 2. TDA1515 Bridge Application

Car Radio Audio Power Amplifiers up to 20W with the TDA1515


Figure 3. Quiescent Current vs Power Supply Voltage


Figure 6. Total Harmonic Distortion vs Output Power


Figure 9. Power Bandwidth


Figure 4. Output Voltage vs Supply Voltage


Figure 7. Total Harmonic Distortion vs Frequency


Figure 10. Power Dissipation vs Output Power


Figure 5. Output Power vs Supply Voltage


Figure 8. Frequency Characteristic


Figure 11. Supply Voltage Ripple Rejection vs Frequency

Car Radio Audio Power Amplifiers up to 20W with the TDA1515


TC12711s
Figure 12. TDA1515 Stereo Application


Figure 13. Output Power vs Supply Voltage


Op08670S
Figure 14. Output Power vs Supply Voltage

## Car Radio Audio Power Amplifiers

 up to 20W with the TDA1515

Figure 15. Total Harmonic Distortion vs Output Power


Figure 18. Frequency Characteristic


Figure 16. Total Harmonic Distortion vs Output Power


Figure 19. Power Bandwidth


Figure 17. Total Harmonic Distortion vs Frequency


Figure 20. Total Power Dissipation vs Output Power per Channel

## Signetics

## Linear Products

## DESCRIPTION

The TDA1520B is a 20 W hi-fi audio power amplifier designed for asymmetrical or symmetrical power supplies.

## TDA1520B 20W Hi-Fi Audio Amplifier

## Product Specification

## FEATURES

- Low input offset voltage
- Output stage with low cross-over distortion
- Single in-line (SIP) power package
- AC short-circuit protected
- Very low internal thermal resistance
- Thermal protection
- Very low intermodulation distortion
- Very low transient intermodulation distortion
- Complete SOA protection


## APPLICATIONS

- Hi-fi audio power amplifier
- Motor driver
- Power op amp

PIN CONFIGURATION


ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 9-Pin Plastic SIP (SOT-131A) | $-25^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | TDA1520BU |
| 9-Pin Plastic SIP (SOT-157A) | $-25^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | TDA1520BQU |

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 50 | V |
| IORM | Repettive peak output current | 4 | A |
| IOSM | Non-repetitive peak output current | 5 |  |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | see derating curve Figure 1 |  |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Operating ambient temperature range | -25 to +150 | ${ }^{\circ} \mathrm{C}$ |

## 20W Hi-Fi Audio Amplifier

## SIMPLIFIED INTERNAL CIRCUIT DIAGRAM



## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range | 15 |  | 50 | V |
| 'тот | Total quiescent current at $\mathrm{V}_{\mathrm{CC}}=33 \mathrm{~V}$ | 22 | 60 | 105 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Iorm | Minimum guaranteed output current (peak value) |  |  | 3.2 | A |

AC ELECTRICAL CHARACTERISTICS $V_{C C}=33 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega ; \mathrm{f}=1 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; measured in Test Circuit of Figure 2 , unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Po | Output power sine-wave power at dtot $=0.5 \%$ $\mathrm{R}_{\mathrm{L}}=4 \Omega$ <br> (Figure 4) | 20 | 22 |  | W |
| B | Power bandwidth at $\mathrm{d}_{\text {TOT }}=0.5 \%$ from $\mathrm{P}_{\mathrm{O}}=50 \mathrm{~mW}$ to 10 W | 20 Hz |  |  | kHz |
| Avo Avc | Voltage gann open-loop closed-loop |  | $\begin{aligned} & 74 \\ & 30 \\ & \hline \end{aligned}$ |  | dB dB |
| $\mathrm{R}_{\text {IN }}$ | Internal resistance of Pin 1 (at $\mathrm{R}_{1-8}=\infty$ ) | 1 |  |  | $\mathrm{M} \Omega$ |
| $\mathrm{R}_{\text {IN }}$ | Input resistance of Test Circuit at Pin 1 (Figure 2) |  | 20 |  | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\mathrm{IN}}$ | Input sensitvity for $\mathrm{P}_{\mathrm{O}}=16 \mathrm{~W}$ |  | 260 |  | mV |
| S/N | Signal-to-noise ratio <br> at $\mathrm{P}_{\mathrm{O}}=50 \mathrm{~mW} ; \mathrm{R}_{\text {SOURCE }}=2 \mathrm{k} \Omega$ <br> $f=20 \mathrm{~Hz}$ to 20 kHz , unweighted; <br> weighted, measured according to IEC 179 (A-curve) |  | $\begin{aligned} & 76 \\ & 80 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| RR | Ripple rejection at $\mathrm{f}=100 \mathrm{~Hz} ; \mathrm{R}_{\mathrm{S}}=0 \Omega$ | 45 | 60 |  | dB |
| $\mathrm{d}_{\text {TOT }}$ | Total harmonic distortion at $\mathrm{P}_{\mathrm{O}}=16 \mathrm{~W}$ |  | 0.01 |  | \% |
| $\mathrm{R}_{0}$ | Output resistance (Pın 5) |  | 0.01 |  | $\Omega$ |
| $\mathrm{V}_{0}$ | Input offset voltage |  | 1 | 100 | mV |
| $\mathrm{d}_{\text {TIM }}$ | Transient intermodulation distortion at $\mathrm{P}_{\mathrm{O}}=10 \mathrm{~W}$ |  | 0.01 |  | \% |
| $\mathrm{d}_{\mathrm{I}} \mathrm{M}$ | Intermodulation distortion at $\mathrm{P}_{\mathrm{O}}=10 \mathrm{~W}$ |  | 0.02 |  | \% |
| SR | Slew rate |  | 6 |  | $\mathrm{V} / \mu \mathrm{s}$ |

## POWER DISSIPATION AND HEATSINK INFORMATION

The maximum theoretical power dissipation with a stabilized power supply is $\left(\mathrm{V}_{\mathrm{CC}}=33 \mathrm{~V}\right.$ and $R_{L}=4 \Omega$ ):

$$
\frac{V_{C C^{2}}^{2}}{2 \pi^{2} R_{L}}=13.8 \mathrm{~W}
$$



NOTES:

- Mounted on infinite heatsink
-- Mounted on heatsink of $1.8^{\circ} \mathrm{C} / \mathrm{W}$

Figure 1. Power Derating Curves

Worst case power dissipation with a nonstabilized power supply is (regulation factor of $15 \%$; over voltage of $10 \%$ and $R_{L}$ min. $=0.8 \times R_{L}$ typ.; $V_{C C}$ is the loaded supply voltage):

$$
\frac{\left(1.1 \times V_{C C}\right)^{2}}{2 \pi^{2} R_{\mathrm{L}} \min }=23.4 \mathrm{~W}
$$

With a maximum ambient temperature of $50^{\circ} \mathrm{C}$ and a maximum crystal temperature of $150^{\circ} \mathrm{C}$, the required thermal resistance is:

$$
\theta_{\mathrm{JA}}=\frac{150-50}{23.4}=4.3^{\circ} \mathrm{C} / \mathrm{W}
$$

The thermal resistance of the encapsulation is $<2.5^{\circ} \mathrm{C} / \mathrm{W}$; therefore, the thermal resistance of the heatsink must be $<1.8^{\circ} \mathrm{C} / \mathrm{W}$.



Figure 3. Output Power vs Supply Voltage $\mathbf{V c c}_{\mathbf{c c}}(\mathbf{V})$


Figure 4. Total Harmonic Distortion ( $d_{\text {tot }}$ )

## Signetics

Linear Products

Author: D. Udo

## ABSTRACT

The TDA1520A single operational hi-fi power amplifier is intended for audio and television applications.
The circuit can deliver output power up to 20 W into $4 \Omega$ and $8 \Omega$ loudspeakers operating either from symmetrical or asymmetrical power supplies.
The 9-lead SOT 131A power encapsulation combines good thermal behavior $\left(\theta_{\mathrm{JMB}} \leqslant 2^{\circ} \mathrm{C} / \mathrm{W}\right)$ with a reliable simple mounting to external heatsinks (screw or clip mounting).
The IC has several internal protection circuits to allow misloading conditions.

## INTRODUCTION

The TDA1520A integrated operational amplifier in the 9 -lead single-in-line plastic power

AN149

# 20W Hi-Fi Power Amplifier with the TDA1520A 

## Application Note

package SOT 131A is intended for use as class-B hi-fi power amplifier.
Some performance specifications are shown below.

| - Supply voltage range | $15-50 \mathrm{~V}$ |
| :--- | ---: |
| - Minımum guaranteed |  |
| output current <br> - Maximum non-repetitive | 3.2 A |
| output peak current | 5 A |
| - Maximum operating |  |
| ambient temperature | $150^{\circ} \mathrm{C}$ |
| - Thermal resistance $\theta_{\mathrm{JC}}$ | $\leqslant 2^{\circ} \mathrm{C} / \mathrm{W}$ |
| Input impedance at Pin 1 | $>1 \mathrm{M} \Omega$ |

The TDA1520A can be powered with symmetrical and asymmetrical power supplies. This application note shows applications with asymmetrical power supplies.

## INTERNAL CIRCUIT DESCRIPTION

The internal circuit block diagram of the TDA1520A is shown in Figure 1.

The input amplifier is a Darlington-coupled PNP differential stage ( $\mathrm{T} 1-\mathrm{T4}$ ) having an $800 \mu \mathrm{~A}$ current source S1. DC biasing for T1 can be derived from the internal voltage bleeder RA-RB.

In our application with asymmetrical power supply, the DC biasing is made with an external resistor between Pin 1 and Pin 8. The external resistance between Pin 1 and Pin 8 must be limited to $100 \mathrm{k} \Omega$ for offset voltage reasons. The current drive to the class-A driver stage ( $\mathrm{T} 7-\mathrm{TB}$ ) is obtained from the current mirror circuit of T5-T6.
The DC current source S2 ( 5 mA ), for the class-A stage T7-T8 flows through the three series diodes D , to adjust and stabilize the quiescent current of the output stage.
Each branch of the quasi-complementary output stage consists of two Darlington-coupled NPN transistors (T9-T10 and T13-T14).


Figure 1. Internal Circuit Block Diagram


Figure 2. Circuit Diagram

The unity gain PNP class-B driver ( $\mathrm{T} 11-\mathrm{T} 12$ ) offers the $180^{\circ}$ phase-shift for the lower output stage.

The open-loop frequency cut-off is determined by the integrated capacitor C 1 . Openloop gain is typical 74dB.

The amplifier has a number of internal circuit blocks to protect the device against shortcircuiting of the loudspeaker, misloading conditions (SOAR and thermal protection)

The thermal shut-down circuit starts operating for chip temperatures higher than $150^{\circ} \mathrm{C}$.

## AMPLIFIER APPLICATION CIRCUIT

The circuit diagram of the TDA1520A amplifier operating from an asymmetrical power supply is shown in Figure 2.
The closed-loop gain of 30 dB is fixed by the resistors R1 and R3 while the input resistor R2 has the same value as R3 to keep the offset voltage as small as possible

Also to keep the offset voltage low, it is advised to limit the value of R2 to about $100 \mathrm{k} \Omega$.

To improve the turn-off behavior, some external components are added These compo-
nents, a resistor of $2.2 \mathrm{k} \Omega$ and two diodes, are dashed in Figure 2.

It is recommended to have the power supply electrolytic as close as possible to the amplifier PC board.

With the asymmetrical power supply of 33 V , the worst-case power dissipation is 15.5 W (see also Figure 18).

Calculation of the heatsink:

$$
\begin{aligned}
\theta_{\text {JA }} & =\frac{T_{\text {JMAX }}-T_{\text {AMAX }}}{P_{\text {TOT }}} \\
& =\frac{(150-45)^{\circ} \mathrm{C}}{15.5 \mathrm{~W}}=6.7^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
$$

The thermal resistance of the heatsink becomes:

$$
\begin{aligned}
\theta_{\mathrm{HA}} & =\theta_{\mathrm{JA}}-\theta_{\mathrm{JC}}-\theta_{\mathrm{CH}} \\
& =(6.7-2-0.2)^{\circ} \mathrm{C} / \mathrm{W}=4.5^{\circ} \mathrm{C} / \mathrm{W} .
\end{aligned}
$$

In the proposed appliance a 3.5 cm extruded heatsink is used (type KL-134 of Seifert).

## MEASUREMENTS

Several measurements are done on the application circuit of Figure 2.

## Quiescent Current Consumption.

 The quiescent current consumption versus supply voltage is given in Figure 3.
## Midtap Voltage

The midtap voltage versus supply voltage is given in Figure 4.

## Harmonic Distortion

The harmonic distortion versus frequency at $\mathrm{P}_{\mathrm{O}}=10 \mathrm{~W}$ is given in Figure 5 for $\mathrm{V}_{\mathrm{S}}=33 \mathrm{~V}$ and $R_{L}=4 \Omega$ and in Figure 6 for $V_{S}=42 \mathrm{~V}$ and $R_{L}=8 \Omega$.

The harmonic distortion versus output power at $f=1 \mathrm{kHz}$ is given in Figure 7 for $\mathrm{V}_{\mathrm{S}}=33 \mathrm{~V}$ and $R_{L}=4 \Omega$ and in Figure 8 for $V_{S}=42 \mathrm{~V}$ and $R_{L}=8 \Omega$.

## Power Bandwidth

The power bandwidth for $d_{\text {TOT }}=0.5 \%$ is given in Figure 9 for $V_{S}=33 \mathrm{~V}$ and $\mathrm{R}_{\mathrm{L}}=4 \Omega$ and in Figure 10 for $\mathrm{V}_{\mathrm{S}}=42 \mathrm{~V}$ and $\mathrm{R}_{\mathrm{L}}=8 \Omega$.

## Intermodulation Distortion

IM distortion versus output power is given in Figure 11 for $V_{S}=33 V$ and $R_{L}=4 \Omega$ and in Figure 12 for $\mathrm{V}_{\mathrm{S}}=42 \mathrm{~V}$ and $\mathrm{R}_{\mathrm{L}}=8 \Omega$.

## Frequency Response

In Figure 13 the frequency response is given for $V_{S}=33 V$ and $R_{L}=4 \Omega$ and in Figure 14 for $V_{S}=42 \mathrm{~V}$ and $\mathrm{R}_{\mathrm{L}}=8 \Omega$.

The reference level ( 0 dB ) is at 10 dB below $P_{\text {O }}^{\text {max }}(=2.2 W)$ at $f=1 \mathrm{kHz}$.

## Output Power

The output power versus supply voltage is given in Figure 15 for $R_{L}=4 \Omega$ and $8 \Omega$, measured at $d_{\text {TOT }}=0.5 \%$ and $f=1 \mathrm{kHz}$.

## Power Dissipation

The power dissipation of the TDA1520A as a function of the output power, measured at $V_{S}=33 \mathrm{~V}, f=1 \mathrm{kHz}$ and $\mathrm{R}_{\mathrm{L}}=4 \Omega$ is given in Figure 16 and with $V_{S}=42 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}$ and $R_{L}=8 \Omega$ in Figure 17.
The worst-case power dissipation versus supply voltage is shown in Figure 18.
Input And Output Impedance
The input impedance of the TDA1520A at Pin 1 is $>1 \mathrm{~m} \Omega$. The input impedance of the application circuit of Figure 2 is $20 \mathrm{k} \Omega$, determined by the external resistor R2.

The output impedance at $\operatorname{Pin} 5$ is $10 \mathrm{~m} \Omega$ at $f=1 \mathrm{kHz}$.

## Gain

The input sensitivity for $\mathrm{P}_{\mathrm{O}}=10 \mathrm{~W}$ is 210 mV . The closed-loop gain measured at $f=1 \mathrm{kHz}$ is 30 dB . The closed-loop gain can be varied by resistors R1 and R3.

## Noise

The weighted signal-to-noise ratio at $P_{O}=50 \mathrm{~mW}$ and $R_{S}=2 \mathrm{k} \Omega$ is 80 dB measured according to IEC 179 (A-curve).
The unweighted noise ( $f=20 \mathrm{~Hz}-20 \mathrm{kHz}$ ) is 76 dB .

Measured according to CCIR 468 peak value (also new DIN 45405 standard) this signal-tonoise ratio is 66 dB .

## Slew Rate

The slew rate of the amplifier is $6 \mathrm{~V} / \mu \mathrm{s}$.

## Supply Voltage Ripple Rejection

 The supply voltage ripple rejection at $f=100 \mathrm{~Hz}$, is $58 \mathrm{~dB}\left(R_{S}=0\right)$.
## Short-Circuit Behavior

AC short-circuiting is possible during 60 sec , measured with sine wave drive $f \geqslant 40 \mathrm{~Hz}$ into clipping at a supply voltage of 30 V and with a supply series resistance of $4 \Omega$.

Measuring under the same conditions but with pink noise drive, according to IEC 268$1 \mathrm{C}, \mathrm{AC}$ short-circuiting is allowed up to 15 minutes.

Turn-on and -off Behavior
With the extra network the turn-off behavior of the TDA1520A can be improved.






Figure 7. Distortion vs Output Power


Figure 9. Power Bandwidth


Figure 11. IM Distortion vs Output Power


Figure 8. Distortion vs Output Power


Figure 10. Power Bandwidth


Figure 12. IM Distortion vs Output Power


Figure 13. Frequency Response at $\mathrm{P}_{\mathrm{O}}=\mathbf{2 . 2 W}$


Figure 15. Output Power vs Supply Voltage


Figure 17. Power Dissipation vs Output Power


Figure 14. Frequency Response at $\mathbf{P}_{\mathrm{O}}=\mathbf{2 . 2 W}$


Figure 16. Power Dissipation vs Output Power


Figure 18. Worst-Case Power Dissipation vs Supply Voltage

## Signetics

## Linear Products

## DESCRIPTION

The TDA1521 is a dual hi-fi audio power amplifier in a 9 -lead single in-line (SIL-9) plastic power package. The device is especially designed for mains-fed applications (e.g., stereo TV sound and stereo radio).

## TDA1521 <br> $2 \times 12 \mathrm{Hi}$ Fi Audio Power Amplifier

## Product Specification

## FEATURES

- Requires very few external components
- Input muted during power-on and -off (no switch-on or switch-off sounds)
- Low offset voltage between output and ground
- Excellent gain balance between channels
- Hi-fi according to IEC 268 and DIN 45500
- Short-circuit-proof
- Thermally protected

APPLICATIONS

- Stereo
- TV sound
- Radio

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $9-$ PIn Plastıc SIP (SOT-131B) | 0 to $+70^{\circ} \mathrm{C}$ | TDA1521U |

## BLOCK DIAGRAM



## $2 \times 12$ Hi-Fi Audio Power Amplifier

## FUNCTIONAL DESCRIPTION

This hi-fı stereo power amplifier is designed for mains-fed applications. The crrcuit is optimal for symmetrical power supplies but it is also well suited to asymmetrical power supply systems. An output power of $2 \times 12 \mathrm{~W}$ (THD $=0.5 \%$ ) can be delivered into an $8 \Omega$ load with a symmetrical power supply of $\pm 16 \mathrm{~V}$.

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{5,7-3}$ | Supply voltage (Pıns 5 and 7) | $+20$ | V |
| Iosm | Non-repetitive peak output current (Pins 4 and 6) | 4 | A |
| PTOT | Total power dissipation | see Figure 1 |  |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| T | Junction temperature | +150 | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\text {tsc }}$ <br> $t_{s c}$ | Short-circuit time: <br> outputs short-circuited to ground <br> Symmetrical power supply <br> Asymmetrical power supply; <br> $V_{\text {CC }}<* V$ <br> (unloaded); $\mathrm{R}_{1} \geqslant * \Omega$ | $1$ <br> 1 | hour <br> hour |
| $\theta_{J c}$ | Thermal resistance from junction to case | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |



Figure 1. Power Derating Curve

The gain is fixed internally at 30 dB , but can be changed externally if required. Internal gain fixing gives low gain spread and very good balance between the amplifiers ( 0.2 dB ).
A special feature is an input mute circuit which provides suppression of unwanted signals at the inputs during switching on and off. This circuit disconnects the non-inverting inputs when the supply voltage is below $\pm 6 \mathrm{~V}$,
while allowing the amplifiers to remain in their DC operating condition.
Two thermal protection circuits are provided, one monitors the average junction temperature and the other the instantaneous temperature of the power transistors. Both protection circuits activate at $150^{\circ} \mathrm{C}$, allowing safe operation to a maximum junction temperature of $150^{\circ} \mathrm{C}$ without added distortion.

## heatsink design example

With derating of $2.5^{\circ} \mathrm{C} / \mathrm{W}$, the value of heatsink thermal resistance is calculated as follows: given $R_{L}=8 \Omega$ and $V_{C C}= \pm 16 \mathrm{~V}$, the measured maximum dissipation is 14.6 W; then, for a maximum ambient temperature of $65^{\circ} \mathrm{C}$, the required thermal resistance of the heatsink is

$$
\theta_{\mathrm{HA}}=\frac{150-65}{14.6}-2.5=3.3^{\circ} \mathrm{C} / \mathrm{W}
$$

## $2 \times 12$ Hi-Fi Audio Power Amplifier

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply voltage range |  |  | $\pm 16$ | $\pm 20$ | V |
| l $_{\text {ORM }}$ | Repetitive peak output current |  |  |  | 2.2 | A |

Operating mode: symmetrical power supply; test circuit as per Figure 2; $\mathrm{V}_{C C}= \pm 16 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; f=1 \mathrm{kHz}$

| $\mathrm{V}_{\text {CC }}$ | Supply voltage range |  | $\pm 7.5$ | $\pm 16$ | $\pm 20$ | $\checkmark$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {TOT }}$ | Total quescent current | without $\mathrm{R}_{\mathrm{L}}$ |  | 50 | * | mA |
| $\begin{aligned} & \mathrm{P}_{\mathrm{O}} \\ & \mathrm{PO}_{\mathrm{O}} \end{aligned}$ | Output power | $\begin{aligned} & \text { THD }=0.5 \% \\ & \text { THD }=10 \% \end{aligned}$ | 10 | $\begin{aligned} & 12 \\ & 15 \end{aligned}$ |  | W w |
| THD | Total harmonic distortion | $\mathrm{P}_{\mathrm{O}}=6 \mathrm{~W}$ |  | * | 0.2 | \% |
| B | Power bandwidth ${ }^{1}$ | THD $=0.5 \%$ | 20 Hz to 20 kHz |  |  |  |
| Gv | Voltage gan |  | 29 | 30 | 31 | dB |
| $\Delta G_{V}$ | Gain balance |  |  | 0.2 |  | dB |
| $\mathrm{V}_{\mathrm{NO} \text { (RMS) }}$ | Noise output voltage (RMS value); unweighted ( 20 Hz to 20 kHz ) | $\mathrm{R}_{\mathrm{S}}=2 \mathrm{k} \Omega$ |  | 70 | 140 | $\mu \mathrm{V}$ |
| $\left\|z_{1}\right\|$ | Input impedance |  | 14 | 20 | 26 | k $\Omega$ |
| RR | Ripple rejection ${ }^{2}$ |  | 40 | 60 |  | dB |
| $\infty$ | Channel separation | $\mathrm{R}_{\mathrm{S}}=0 \Omega$ | 46 | 70 |  | dB |
| $\mathrm{I}_{\mathrm{B}}$ | Input bias current |  |  | 0.3 |  | $\mu \mathrm{A}$ |
| $V_{\text {OFF }}$ | DC output offset voltage | WRT GND |  | 20 | 200 | mV |

Input mute mode: symmetrical power supply; test circuit as per Figure 2; $\mathrm{V}_{\mathrm{CC}}= \pm 4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{f}=1 \mathrm{kHz}$

| $V_{\text {CC }}$ | Supply voltage |  | $\pm 2$ |  | $\pm 5.8$ | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $I_{\text {TOT }}$ | Total quiescent current | without $R_{L}$ |  | 30 | $*$ | mA |
| $V_{\text {OUT }}$ | Output voltage | $\mathrm{V}_{1}=600 \mathrm{mV}$ |  |  | 1.8 | mV |
| $V_{\text {NO(RMS) }}$ | NoIse output voltage (RMS value); unweighted <br> $(20 \mathrm{~Hz}$ to 20kHz) | $R_{S}=2 \mathrm{k} \Omega$ |  | 70 | 140 | $\mu \mathrm{~V}$ |
| RR | Ripple rejecton ${ }^{2}$ |  | 35 |  |  | dB |
| $V_{\text {OFF }}$ | DC output offset voltage | WRT GND |  | 20 | 200 | mV |

Operating mode: asymmetrical power supply; test circuit as per Figure 3; $\mathrm{V}_{\mathrm{CC}}= \pm 4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; f=1 \mathrm{kHz}$

| $I_{\text {TOT }}$ | Total quiescent current |  |  | 50 | * | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{P}_{\mathrm{O}} \\ & \mathrm{P}_{\mathrm{O}} \end{aligned}$ | Output power | $\begin{aligned} & \text { THD }=0.5 \% \\ & \text { THD }=10 \% \end{aligned}$ | 5 | $\begin{gathered} 6 \\ 8.5 \end{gathered}$ |  | $\begin{aligned} & \hline w \\ & w \end{aligned}$ |
| THD | Total harmonic distortion | $\mathrm{P}_{\mathrm{O}}=4 \mathrm{~W}$ |  | * | 0.2 | \% |
| B | Power bandwidth | THD $=0.5 \%^{1}$ | 40Hz |  | 20 | kHz |
| $\mathrm{G}_{V}$ | Voltage gain |  | 29 | 30 | 31 | dB |
| $\Delta \mathrm{G}_{V}$ | Gain balance |  |  | 0.2 |  | dB |
| $\mathrm{V}_{\mathrm{NO} \text { (RMS) }}$ | Noise output voltage (RMS value); unweighted ( 20 Hz to 20 kHz ) | $\mathrm{R}_{\mathrm{S}}=2 \mathrm{k} \Omega$ |  | 70 | 140 | $\mu \mathrm{V}$ |
| $\left\|z_{1}\right\|$ | Input impedance |  | 14 | 20 | 26 | k $\Omega$ |
| RR | Ripple rejection ${ }^{2}$ |  | 40 | 50 |  | dB |
| $\infty$ | Channel separation | $\mathrm{R}_{\mathrm{S}}=0 \Omega$ | 40 |  |  | dB |

## NOTES:

1 Power bandwidth at $\mathrm{P}_{\mathrm{O}}$ mAX -3 dB
2 Ripple rejection at $R_{S}=0 \Omega, f=100 \mathrm{~Hz}$ to 20 kHz ; ripple voltage $=200 \mathrm{mV}$ (RMS value) applied to positive or negative supply rall.


Figure 2. Test and Application Circuit; Symmetrical Power Supply


Figure 3. Test and Application Circuit; Asymmetrical Power Supply

## Signetics

## TDA2611A

5W Audio Amplifier

## Product Specification

## Linear Products

## DESCRIPTION

The TDA2611A is a 5 W audio amplifier in a 9 -pin single in-line (SIP) plastic package.

## FEATURES

- Possibility for increasing the input impedance
- Single in-line (SIP) construction for easy mounting
- Extremely low number of external components
- Thermal protection
- Well-defined open-loop gain circuitry with simple quiescent current setting and fixed integrated closed-loop gain

APPLICATIONS

- TV
- Radio
- Record player
- Communication receiver
- Alarms


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 9-Pin Plastic SIP (SOT-110B) | $-25^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | TDA2611AU |

TEST CIRCUIT


TC14170S

## NOTES:

Pin 3 not connected
Input impedance can be increased by applying $C$ and $R$ between Pins 5 and 9 (see also Figures 4 and 5)

## 5W Audio Amplifier

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 35 | V |
| IOSM | Non-repetitive peak output current | 3 | A |
| I ORM | Repetıtive peak output current | 1.5 | A |
| PTOT | Total power dissipation | see derating <br> curves <br> Figure 1 |  |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Operating ambient temperature range | -25 to +150 | ${ }^{\circ} \mathrm{C}$ |



HEATSINK EXAMPLE
Assume $V_{C C}=18 \mathrm{~V} ; R_{\mathrm{L}}=8 \Omega ; \mathrm{T}_{\mathrm{A}}=60^{\circ} \mathrm{C}$ maximum; $T_{J}=150^{\circ} \mathrm{C}$ (max. for a 4 W applıcation into an $8 \Omega$ load, the maximum dissipation is about 2.2 W ). The thermal resistance from junction to ambient can be expressed as:

$$
\begin{aligned}
& \theta_{\mathrm{JA}}=\theta_{\mathrm{JTAB}}+\theta_{\mathrm{TABH}}+ \\
& \theta_{\mathrm{HA}}=\frac{150-60}{2.2}=41^{\circ} \mathrm{C} / \mathrm{W} .
\end{aligned}
$$

Since $\theta_{J T A B}=11^{\circ} \mathrm{C} / \mathrm{W}$ and
$\theta_{\text {TABH }}=1^{\circ} \mathrm{C} / \mathrm{W}$,
$\theta_{\mathrm{HA}}=41-(11+1)=29^{\circ} \mathrm{C} / \mathrm{W}$.

Figure 1. Power Derating Curves

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range | 6 |  | 35 | V |
| lorm | Repetitive peak output current |  |  | 1.5 | A |
| $\mathrm{I}_{\text {TOT }}$ | Total quiescent current at $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}$ |  | 25 | 25 | mA |

## 5W Audio Amplifier

AC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega ; \mathrm{f}=1 \mathrm{kHz}$, unless otherwise specified, see also Figure 2.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Po | $\begin{aligned} & \text { AF output power at } d_{T O T}=10 \% \\ & V_{C C}=18 \mathrm{~V} ; R_{L}=8 \Omega \\ & V_{C C}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega \\ & \mathrm{~V}_{\mathrm{CC}}=8.3 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega \\ & \mathrm{~V}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=8 \Omega \\ & \mathrm{~V}_{\mathrm{CC}}=25 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=15 \Omega \end{aligned}$ |  | 4 | $\begin{gathered} 4.5 \\ 17 \\ 0.65 \\ 6 \\ 5 \end{gathered}$ |  | $\begin{aligned} & w \\ & w \\ & w \\ & w \\ & w \\ & w \\ & w \end{aligned}$ |
| $\mathrm{d}_{\text {TOT }}$ | Total harmonic distortion at $\mathrm{P}_{\mathrm{O}}=2 \mathrm{~W}$ |  | 1 | 03 |  | \% |
|  | Frequency response |  | 15 |  |  | kHz |
| $\left\|z_{1}\right\|$ | Input impedance |  |  | 45 |  | $k \Omega^{1}$ |
| $\mathrm{V}_{\mathrm{N}}$ | Noise output voltage at $R_{S}=5 k \Omega$; $\mathrm{B}=60 \mathrm{~Hz} \text { to } 15 \mathrm{kHz}$ |  |  | 0.2 | 0.5 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $V_{1}$ | Sensitivity for $\mathrm{P}_{\mathrm{O}}=2.5 \mathrm{~W}$ |  | 44 | 55 | 66 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |

NOTE:

1. Input impedance can be increased by applying C and R between Pins 5 and 9 (see also Figures 4 and 5).


Figure 2. Total Harmonic Distortion as a Function of Output Power


Figure 3. Output Power as a Function of Supply Voltage
 Function of Frequency

## 5W Audio Amplifier



NOTE:
$\mathrm{C}=1 \mu \mathrm{~F}, \mathrm{f}=1 \mathrm{kHz}$.
Figure 5. Input Impedance as a Function of $R(\Omega)$ in Test Circuit

## APPLICATION INFORMATION



Figure 8. Ceramic Pick-Up Amplifier Circuit


Figure 7. Total Power Dissipation and Efficiency as a Function of Output Power


NOTES:
with tone control

- without tone control, in circuit of Figure 8
typical values
Figure 9. Total Harmonic Distortion as a Function of Output Power


## Signetics

## Linear Products

## DESCRIPTION <br> DESCRIPTION

The TDA7050T is a low voltage audio amplifier for small radios with headphones (such as watch, pen and pocket radios) in mono (bridge-tied load) or
stereo applications.

## TDA7050

Low Voltage Mono/Stereo Power Amplifier

## Product Specification

FEATURES

- Limited to battery supply application only (Typ. 3 and 4V)
- Operates with supply voltage down to 1.6 V
- No external components required
- Very low quiescent current
- Fixed integrated gain of 26 dB , floating differential input
- Flexibility in use - mono BTL as well as stereo
- Small dimension of encapsulation


## APPLICATIONS

- Portable radio
- Personal computer
- Speech synthesis
- Telephone
- Modem

PIN CONFIGURATION


## ORDERING INFORMATION

| DESCRIPTION | TEN.PERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 8-Pin Plastic SO Package <br> (SOT-96A; SO-8) | 0 to $+70^{\circ} \mathrm{C}$ | TDA7050TD |
| 8-Pin Plastıc DIP (SOT-97A) | 0 to $+70^{\circ} \mathrm{C}$ | TDA7050TN |

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 6 | V |
| $\mathrm{I}_{\mathrm{OM}}$ | Peak output current | 150 | mA |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | see derating <br> curve, Figure 1 |  |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{C}}$ | Crystal temperature | 100 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\text {SC }}$ | AC and DC short-circuit duration at <br> $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ (during mishandling) | 5 | s |

DC ELECTRICAL CHARACTERISTICS $V_{C C}=3 V ; f=1 \mathrm{kHz} ; R_{L}=32 \Omega ; T_{A}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |
| $V_{\text {CC }}$ | Supply voltage | 1.6 |  | 6.0 | V |
| $I_{\text {TOT }}$ | Total quiescent current |  | 3.2 | 4 | mA |
| Bridge-tied load application (BTL); see Figure 4 |  |  |  |  |  |
| $\begin{aligned} & \mathrm{Po}_{0} \\ & \mathrm{Po}^{2} \end{aligned}$ | Output power ${ }^{1}$ $\begin{aligned} & V_{C C}=3.0 V ; d_{t o t}=10 \% \\ & V_{C C}=4.5 V ; d_{\text {tot }}=10 \% \quad\left(R_{L}=64 \Omega\right) \end{aligned}$ |  | $\begin{aligned} & 140 \\ & 150 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ |
| Gv | Voltage gain |  | 32 |  | dB |
| $\mathrm{V}_{\text {NO(RMS }}$ | Noise output voltage (RMS value) $R_{\mathrm{S}}=5 \mathrm{k} \Omega ; \mathrm{f}=1 \mathrm{kHz}$ |  | 140 |  | $\mu \mathrm{V}$ |
| $\|\Delta V\|$ | DC output offset voltage (at $\mathrm{R}_{\mathrm{S}}=5 \mathrm{k} \Omega$ ) |  |  | 70 | mV |
| $\left\|Z_{1}\right\|$ | Input impedance (at $\mathrm{R}_{\mathrm{S}}=\infty$ ) | 1 |  |  | $\mathrm{M} \Omega$ |
| $I_{1}$ | Input bias current |  | 40 |  | nA |
| Stereo application; see Figure 5 |  |  |  |  |  |
| $\begin{aligned} & \text { Po } \\ & \text { Po } \end{aligned}$ | Output power ${ }^{1}$ $\begin{aligned} & V_{C C}=3.0 \mathrm{~V} ; d_{\text {tot }}=10 \% \\ & V_{C C}=4.5 \mathrm{~V} ; d_{\text {tot }}=10 \% \end{aligned}$ |  | $\begin{aligned} & 35 \\ & 75 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ |
| $\mathrm{G}_{V}$ | Voltage gain |  | 26 |  | dB |
| $\mathrm{V}_{\text {NO(RMS }}$ | Noise output voltage (RMS value) $R_{S}=5 k \Omega ; f=1 \mathrm{kHz}$ |  | 100 |  | $\mu \mathrm{V}$ |
| $\propto$ | Channel separation $\mathrm{R}_{\mathrm{S}}=0 \Omega ; \mathrm{f}=1 \mathrm{kHz}$ | 30 | 40 |  | dB |
| $\left\|Z_{1}\right\|$ | Input impedance (at $\mathrm{R}_{\mathrm{S}}={ }^{\infty}$ ) | 2 |  |  | $\mathrm{M} \Omega$ |
| 1 | Input bias current |  | 20 |  | nA |

NOTE:

1. Output power is measured directly at the output pins of the IC. It is shown as a function of the supply voltage in Figure 2 (BTL Application) and in Figure 3 (Stereo Application).


Figure 1. Power Derating Curve

## SO PACKAGE DESIGN

EXAMPLE
To achieve the small dimension of the encapsulation the SO package is preferred with only 8 pins. Because a heatsink is not applicable, the dissipation is limited by the thermal resistance of the 8 -pin SO encapsulation until:

$$
\frac{T_{J M A X}-T_{A}}{\theta_{J A}}=\frac{100-60}{300}=0.1 \mathrm{~W}
$$




Figure 4. Application Diagram (BTL); Also Used as Test Circuit


Figure 5. Application Diagram (Stereo); Also Used as Test Circuit

## Signetics

1 Watt Low Voltage Audio Power Amplifier

## Preliminary Specification

## Linear Products

## DESCRIPTION

The TDA7052 is a 1 Watt power amplifier in an 8-pin DIP plastic package. The device is designed for audio applications. It can be used for motor driver applications. It operates from a supply voltage of 3 to 15 V . It has a proprietary circuit design making use of the BridgeTied Load (BTL) principle. The TDA7052 makes use of no external passive components.

## FEATURES

- No external components
- No switch-on or switch-off clicks
- Good overall stability
- Low power consumption
- No external heatsink required
- Short-circuit proof


## APPLICATIONS

- Communications equipment
- Speech synthesis output
- Portable equipment
- Motor drivers
- Audio amplifiers
- Personal computers
- Radio/TV


## PIN CONFIGURATION



ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 8-Pin Plastic package (SOT-97) | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | TDA7052PN |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 18 | V |
| $\mathrm{I}_{\text {OSM }}$ | Non-repetitive peak output current | 1.5 | A |
| $\mathrm{P}_{\text {TOT }}$ | Operating ambient temperature range | See Figure 1 | mW |
| $\mathrm{~T}_{\mathrm{C}}$ | Operating junction | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $V_{C C A}=6 V ; R_{L}=8 \Omega ; f=1 \mathrm{kHZ} ; T_{A}=25^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage range |  | 3 | 6 | 15 | V |
| $I_{\text {tot }}$ | Total quiescent current | $\mathrm{R}_{\mathrm{L}}=\infty$ | - | 4 | 8 | mA |
| Gv | Voltage gain |  | 39 | 40 | 41 | dB |
| Po | Output power | THD $=10 \%$ | 1.0 | 1.2 | - | W |
| $\mathrm{V}_{\text {NO(RMS) }}$ <br> $V_{\text {NO(RMS) }}$ | Noise output voltage ${ }^{1,2}$ (RMS value) |  | - | $\begin{gathered} 150 \\ 60 \end{gathered}$ | $300$ | $\begin{aligned} & \mu \mathrm{V} \\ & \mathrm{~dB} \end{aligned}$ |
| $\mathrm{f}_{\mathrm{R}}$ | Frequency response |  | 20 |  | 20k | Hz |
| SVRR | Supply voltage ripple rejection |  | 40 | 50 | - | dB |
| $\Delta \mathrm{V}_{5-8}$ | DC output offset voltage Pin 5-8 | $\mathrm{R}_{\mathrm{S}}=5 \mathrm{k} \Omega$ | - | - | 100 | mV |
| THD | Total harmonic distortion | $\mathrm{PO}=0.1 \mathrm{~W}$ | - | 0.2 | 1.0 | \% |
| $\left\|z_{1}\right\|$ | Input impedance |  | - | 100 | - | $k \Omega$ |
| $\mathrm{I}_{\text {BIAS }}$ | Input bias current |  | - | 100 | 300 | nA |

NOTES:

1. The unweighted RMS noise output voltage is measured at a bandwidth of 60 kHz with a source impedance ( $\mathrm{R}_{\mathrm{S}}$ ) of $5 \mathrm{k} \Omega$.
2. The RMS output voltage is measured at a bandwidth of 5 kHz with a source impedance of $0 \Omega$ and a frequency of 500 kHz . With a practical load $(R=8 \Omega$; $\mathrm{L}=200 \mu \mathrm{H}$ ), the noise output current is only 100 nA .
3. Ripple rejection is measured at the output with a source impedance of $0 \Omega$ and a frequency between 100 Hz and 10 kHz The ripple voltage $=200 \mathrm{mV}$ ( RMS value) is applied to the positive supply rall.

## FUNCTIONAL DESCRIPTION

The TDA7052 is an output amplifier designed for battery-powered portable audıo applications, such as portable and industrial equipment. The TDA7052 uses the Bridge-TiedLoad principle (BTL) which can deliver an output power of 1.2 W (THD $=10 \%$ ) into an $8 \Omega$ load with a power supply of 6 V . The load can be short-circuited at each signal output. The gain is fixed internally at 40 dB .


## POWER DISSIPATION

Assume $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega ; \mathrm{T}_{\mathrm{A}}=50^{\circ} \mathrm{C}$ maximum.
The maximum sinewave dissipation is 0.9 W . $\theta_{\mathrm{JA}}=(150-50) / 0.9 \approx 110^{\circ} \mathrm{C} / \mathrm{W}$.
Where $\theta_{J A}$ of the package is $110^{\circ} \mathrm{C} / \mathrm{W}$, so no external heatsink is required.


TC22310S
Figure 2. TDA7052 Application Diagram.

## Signetics

## Linear Products

## DESCRIPTION

The SAA7210 incorporates the functions of demodulator, subcoding processor, error corrector, and concealment in one chip. The device accepts data from the disc and outputs serial data directly to a dual 16-bit digital-to-analog converter TDA1541 (DAC) via the Inter-IC signal bus ( $1^{2} S$ ). The $1^{2} S$ output can also be fed via the stereo interpolating digital filter SAA7220 which provides additional concealment plus oversampling digital filtering. For descriptive purposes, the SAA7210 is referred to as the A-chip and the SAA7220 as the B-chip.

## FEATURES

- Adaptive slicer with highfrequency level detector for input data
- Built-in drop-out detector to prevent error propagation in adaptive slicer
- Fully protected timing synchronization to incoming data


## SAA7210 <br> Decoder for Compact Disc Digital Audio System

## Product Specification

- Eight-to-Fourteen Modulation (EFM) decoding
- Cross-Interleaved Reed-Solomon Code (CIRC) used for error correction system
- Subcoding microprocessor handshaking protocol
- Motor speed control logic which stabilizes the input data rate
- Error flag processing to identify unreliable data
- Concealment to replace uncorrectable data
- $I^{2} S$ bus for data exchange between A-chip, B-chip, and DAC
- Bidirectional data bus to external RAM (16k $\times 4$ bits)


## APPLICATION

- Compact disc digital audio system


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $40-$ PIn Plastic DIP (SOT-129) | $-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SAA7210N |

PIN CONFIGURATION


ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage range (Pin 40) | -0.5 to +7.0 | V |
| $\mathrm{~V}_{1}$ | Maximum input voltage range | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{I}}$ | Input current (Pin 23) | 5 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | Maximum output voltage range <br> (Pin 17, 33) | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{O}}$ | Output current (each output) | 10 | mA |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -20 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{ES}}$ | Electrostatic handling ${ }^{*}$ | -1000 to +1000 | V |

## NOTE:

*Equivalent to discharging a 100 pF capacitor through a $1.5 \mathrm{k} \Omega$ series resistor with a rise time of 15 ns .

## PIN DESCRIPTION

| PIN NO. | MNEMONIC | DESCRIPTION |
| :---: | :---: | :---: |
| 1-8 | AO-A7 | Address: address outputs to external RAM. |
| 9 | $\overline{\text { RAS }}$ | Row Address Select: output to external RAM (4416) which uses multiplexed address inputs |
| 10 | R/W | Read/Write: output signal to external RAM |
| 11 | $\overline{\text { MUTE }}$ | Mute: input from the microprocessor When mute is LOW, the data output DAAB (Pin 37) is attenuated to zero in 15 successive divide-by-2 steps. On the rising edge of mute, the data output is incremented to the first 'good' value in 2 steps This input has an internal pull-up of $50 \mathrm{k} \Omega$ (typ) |
| 12-14 | D1-D3 | Data: data inputs/outputs to external RAM |
| 15 | $\overline{\text { CAS }}$ | Column Address Select: output signal to external RAM |
| 16 | D4 | Data: data input/output to external RAM |
| 17 | MSC | Motor Speed Control: open-drain output which provides a pulse width modulated signal with a pulse rate of 88 kHz to control the rate of data entry. The duty factor varies from $16 \%$ to $98.4 \%$ in 62 steps When a motor-start signal is detected via Pin 33 (SWAB/SSM) the duty factor is forced to $98.4 \%$ for 02 seconds followed by a normal calculated signal After a motor-stop signal is detected, the duty factor is forced to $16 \%$ for 0.2 seconds, followed by a continuous $50 \%$ duty factor |
| 18 | XTAL2 | Crystal Oscillator Output: drive output to clock crystal ( 112896 MHz typ.) |
| 19 | XTAL1 | Crystal Oscillator Input: input from crystal oscillator or slave clock |
| 20 | $V_{S S}$ | Ground: circuit ground potential |
| 21 | $V_{B B}$ | Back Bias Supply Voltage: back bias output voltage ( $-2.5 \mathrm{~V} \pm 20 \%$ ) The internal back bias generator can be decoupled at this pin |
| 22 | PD/OC | Phase Detector Output/Oscillator Controi Input: outputs of the frequency detector and phase detector are summed internally, then filtered at this pin to provide the frequency control signal for the VCO |
| 23 | $I_{\text {REF }}$ | Current Reference: external reference input to the phase detector This input is required to minimize the spread in the charge pump output of the phase detector An internal clamp prevents the voltage on this pin from rising above 35 V |
| 24 | FB | Feedback: output from the input data slicer This output is a current source of $100 \mu \mathrm{~A}$ (typ ) which changes polarity when the level detector input at Pin 25 (HFI) rises above the threshold voltage of 2 V (typical). When a data run length violation is detected (e g , during drop-out), or when HFD (Pin 26) is LOW, this output goes to high impedance state |
| 25 | HFI | High-Frequency Input: level detector input to the data slicer A differential signal of between 025 and 25 V (peak-to-peak value) is required to drive the data slicer correctly When a $T_{\text {MAX }}$ violation is detected or when HFD is LOW, this input is biased directly to its threshold voltage |
| 26 | HFD | High-Frequency Detector: when HIGH, this input signal enables the frequency and phase detector inputs, also the feedback output (FB) from the data slicer <br> An internal voitage clamp of 3 V (typical) requires the HFD input to be fed via a high impedance This input has an internal pull-up of $50 \mathrm{k} \Omega$ (typical) |
| 27 | CEFM | Clock Eight-to-Fourteen Modulation: demodulator clock output 43218 MHz (typcal) |
| 28 | $\overline{\text { CRI }}$ | Counter Reset Inhibit: when LOW, this input signal allows the divide-by-588 master counter in the DEMOD timing to run free This input has an internal pull-up of $50 \mathrm{k} \Omega$ (typical). |
| 29 | QDATA | Q-Channel Data: this subcoding output is parity checked and changes in response to the Q-channel clock input (see subcoding microprocessor handshaking protocol) |
| 30 | QRA | Q-Channel Request Input/Acknowledge Output: the output has an internal pull-up of nominally $10 \mathrm{k} \Omega$ (See subcoding microprocessor handshaking protocol) |
| 31 | QCL | Q-Channel Clock: clock input generated by the microprocessor when it detects a QRA LOW signal. |
| 32 | DEEM | De-emphasis: signal derived from one bit of the parity-checked Q-channel and fed out via the debounce circuit. |
| 33 | SWAB/SSM | Subcoding Word Clock Output and Start/Stop Motor Input: open-drain output which is sensed during each HIGH period, and if externally forced LOW, a motor-stop condition will be decoded and fed to the motor control logic circuit |
| 34 | SDAB | Subcoding Data: a 10-bit burst of data, including flags and sync bits, is output serially to the B-chip once per frame clocked by burst clock output SCAB (see Figure 2) |
| 35 | SCAB | Subcoding Clock: a 10 -bit burst clock 28224 MHz (typ ) output which is used to synchronize the subcoding data. |
| 36 | EFAB | Error Flag: output from interpolation and mute circuit to B-chip indicating unreliable data |
| 37 | DAAB | Data: this output which is fed to the B-chip or DAC, together with its clock (CLAB) and word select (WSAB) outputs, conforms to the $I^{2} S$ bus format (see Figure 3) |
| 38 | CLAB | Clock: output to B-chip or DAC |
| 39 | WSAB | Word Select: output to B-chip or DAC |
| 40 | $V_{D D}$ | Power Supply: positive supply voltage ( +5 V ) |

## NOTE:

The pin sequence of the address outputs ( $A 0-A 7$ ) and the data outputs ( $D 1$ - D4) has been selected to be compatible with various dynamic $16 \mathrm{~K} \times 4$ bit RAMs including the 4416


## 

## Decoder for Compact Disc Digital Audio System

DC AND AC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise specified

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply |  |  |  |  |  |
| $V_{D D}$ | Supply voltage (Pin 40) | 4.5 | 5.0 | 5.5 | V |
| IDD | Supply current (Pin 40) |  | 200 | TBF | mA |
| Inputs |  |  |  |  |  |
| D1-D4, QCL |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage LOW | -0.3 |  | +0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage HIGH | 2.0 |  | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\pm \mathrm{I}_{\mathrm{LI}}$ | Input leakage current |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input capacitance |  |  | 7 | pF |
| MUTE, CRI |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input voltage LOW | -0.3 |  | +0.8 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input voltage HIGH | 2.0 |  | $V_{D D}+0.5$ | V |
| $\left\|z_{1}\right\|$ | Internal pull-up impedance at $\mathrm{V}_{1}=0 \mathrm{~V}$ | TBF | 50 | TBF | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{1}$ | Input capacitance |  |  | 7 | pF |
| QRA, SWAB |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage LOW | -0.3 |  | $+0.8$ | V |
| $\mathrm{V}_{\text {IH }}$ | Input voltage HIGH | 2.0 |  | $V_{D D}+0.5$ | V |
| $\mathrm{C}_{1}$ | Input capacitance |  |  | 7 | pF |
| $\left\|z_{1}\right\|$ | Internal pull-up impedance at $\mathrm{V}_{1}=0 \mathrm{~V}$ | 5 | 10 |  | $\mathrm{k} \Omega$ |
| HFD |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input voltage LOW | -0.3 |  | +0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage HIGH | 2.0 |  | clamped | V |
| $\mathrm{V}_{\mathrm{CL}}$ | Input clamping voltage at $I_{1}=100 \mu \mathrm{~A}$ |  | 3 |  | V |
| $\pm l_{\text {s }}$ | Input source current |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input capacitance |  |  | 7 | pF |
| $\left\|z_{1}\right\|$ | Internal pull-up impedance at $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | 50 |  | $\mathrm{k} \Omega$ |
| Outputs |  |  |  |  |  |
| A1-A8, R/ $\bar{W}, \mathrm{D} 1$ - D4, $\overline{C A S}$, $\overline{R A S}$, CEFM, QDATA, DEEM, SDAB, SCAB, EFAB, DAAB, CLAB, WSAB |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output voltage LOW at $-\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | 0 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output voltage HIGH at $\mathrm{I}_{\mathrm{OH}}=0.2 \mathrm{~mA}$ | 2.4 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance |  |  | 50 | pF |
| MSC (open-drain) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output voltage LOW at $-\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ | 0 |  | 0.2 | V |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance |  |  | 50 | pF |
| SWAB, QRA (open drain) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output voltage LOW at $-\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | 0 |  | 0.4 | V |
| $C_{L}$ | Load capacitance |  |  | 50 | pF |
| $\mathrm{R}_{\mathrm{L}}$ | Internal load resistance | 5 |  |  | $\mathrm{k} \Omega$ |

DC AND AC ELECTRICAL CHARACTERISTICS (Continued) $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Analog circuits |  |  |  |  |  |
| Data slicer input HFI |  |  |  |  |  |
| $\mathrm{V}_{\text {l(P-P) }}$ | AC input voltage range (peak-to-peak value) | 0.25 |  | 2.5 | V |
| $\begin{aligned} & \left\|z_{1}\right\| \\ & \left\|z_{1}\right\| \end{aligned}$ | Input impedance normal (HFD HIGH) disabled (HFD LOW) | $\begin{aligned} & \text { TBF } \\ & \text { TBF } \end{aligned}$ |  | TBF TBF | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| $\mathrm{C}_{1}$ | Input capacitance |  |  | 7 | pF |
| Output FB |  |  |  |  |  |
| 10 | Output current at $\mathrm{V}_{\mathrm{FB}}=2 \mathrm{~V}$ | TBF | 100 | TBF | $\mu \mathrm{A}$ |
| Phase detector |  |  |  |  |  |
| Output PD/OC |  |  |  |  |  |
| $\left\|z_{0}\right\|$ | Output impedance |  | TBF |  | k $\Omega$ |
| $\propto$ | Control range ${ }^{1}$ | $\pm 2.1$ |  |  | rad |
| G | Gain factor |  | TBF |  | $\mathrm{mA} / \mathrm{rad}$ |
| Input $\mathrm{I}_{\text {ReF }}$ |  |  |  |  |  |
| $\mathrm{I}_{\text {REF }}$ | Input reference current |  | 500 | TBF | $\mu \mathrm{A}$ |
| Fine frequency detector |  |  |  |  |  |
| Output PD/OC |  |  |  |  |  |
| $\left\|z_{0}\right\|$ | Output impedance |  | 2 |  | $k \Omega$ |
| Coarse frequency detector |  |  |  |  |  |
| Output PD/OC ${ }^{2}$ |  |  |  |  |  |
| $\left\|z_{0}\right\|$ | Output impedance |  | 1 |  | k $\Omega$ |
| Voltage-controlled oscillator |  |  |  |  |  |
| Input PD/OC |  |  |  |  |  |
| Kosc | Oscillator constant |  | TBF |  | MHz/V |
| Crystal oscillator |  |  |  |  |  |
| Input XTAL1/Output XTAL2 |  |  |  |  |  |
| $\mathrm{G}_{\mathrm{M}}$ | Mutual conductance at 100 kHz | 1.5 |  |  | ms |
| $\mathrm{G}_{V}$ | Small-signal voltage gain ( $\mathrm{G}_{\mathrm{V}}=\mathrm{G}_{\mathrm{M}} \times \mathrm{R}_{0}$ ) | 3.5 |  |  | V/V |
| $\mathrm{C}_{1}$ | Input capacitance |  |  | 10 | pF |
| $\mathrm{C}_{\mathrm{FB}}$ | Feedback capacitance |  |  | 5 | pF |
| $\mathrm{Co}_{0}$ | Output capacitance |  |  | 10 | pF |
| $\pm \mathrm{l}_{\mathrm{LI}}$ | Input leakage current |  |  | 10 | $\mu \mathrm{A}$ |
| Slave clock mode |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input voltage LOW | -0.3 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage HIGH | 2.4 |  | $V_{D D}+0.5$ | V |
| $\mathrm{t}_{\mathrm{R}}$ | Input rise time ${ }^{3}$ |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Input fall time ${ }^{3}$ |  |  | 20 | ns |
| $\mathrm{t}_{\text {HIGH }}$ | Input High time at 1.5 V (relative to clock period) | 45 |  | 55 | \% |

## Decoder for Compact Disc Digital Audio System

DC AND AC ELECTRICAL CHARACTERISTICS (Continued) $\mathrm{V}_{\mathrm{DD}}=45$ to $55 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise specified

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Timing characteristics |  |  |  |  |  |
| ${ }_{\text {f }}$ TAL | Operating frequency (XTAL) | 1016 | 11.2896 | 12.42 | MHz |
| fvcoi fvco2 | Operating frequency (VCO) coarse frequency detector inactive no input Pin 25 (HFI) | $\underset{4}{\mathrm{f}_{\text {XTAL }} / 2}$ | 8.6436 | $\begin{gathered} \mathrm{f}_{\mathrm{XTAL}} \\ 15 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Outputs (see Figures 6 and 7) |  |  |  |  |  |
| CEFM ${ }^{4}$ |  |  |  |  |  |
| $t_{\text {R }}$ | Output rise time |  |  | 20 | ns |
| $t_{F}$ | Output fall time |  |  | 20 | ns |
| $\mathrm{t}_{\text {HIGH }}$ | Output High time | 50 |  |  | ns |
| DAAB, CLAB, WSAB, EFAB ${ }^{4}$ (data to B-chip; $\mathrm{I}^{2} \mathrm{~S}$ format) |  |  |  |  |  |
| $t_{R}$ | Output rise time |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Output fall time |  |  | 20 | ns |
| DAAB, WSAB, EFAB to CLAB |  |  |  |  |  |
| $\mathrm{t}_{\text {SU, }} \mathrm{t}_{\text {dat }}$ | Data setup time | 100 |  |  | ns |
| CLAB to DAAB, WSAB, EFAB |  |  |  |  |  |
| $\mathrm{t}_{\text {HD }} \mathrm{t}_{\text {DAT }}$ | Data hold time | 100 |  |  | ns |
| SDAB, SCAB, DEEM ${ }^{4}$ (subcoding outputs) |  |  |  |  |  |
| $t_{\text {R }}$ | Output rise time |  |  | 20 | ns |
| $t_{F}$ | Output fall time |  |  | 20 | ns |
| SDAB to SCAB |  |  |  |  |  |
| ${ }^{t}$ SU; ${ }^{\text {t }}$ SDAT | Subcoding data setup time | 100 |  |  | ns |
| SCAB to SDAB |  |  |  |  |  |
| thD; tsdat | Subcoding data hold time | 100 |  |  | ns |
| SWAB ${ }^{4}$ |  |  |  |  |  |
| $t_{\text {R }}$ | Output rise time |  |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{F}}$ | Output fall time |  |  | 100 | ns |
|  | Output duty factor |  | 50 |  | \% |

DC AND AC ELECTRICAL CHARACTERISTICS (Continued) $V_{D D}=4.5$ to $5.5 \mathrm{~V} ; \mathrm{V}_{S S}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Q-channel I/O (see Figures 10 and 11) |  |  |  |  |  |
| QRA, QCL, QDATA |  |  |  |  |  |
| $t_{A C C}, N$ $t_{A C C, F}$ | Access tıme ${ }^{5}$ normal mode refresh mode | $\begin{gathered} 0 \\ 13.3 \end{gathered}$ |  | $\begin{gathered} 13.3+ \\ n \times 13.3 \\ n \times 13.3 \end{gathered}$ | ms <br> ms |
| $t_{\text {dACK }}$ | QCL to QRA acknowledge delay |  |  | 500 | ns |
| $\mathrm{t}_{\mathrm{HD}, \mathrm{R}}$ | QCL to QRA request hold time | 500 |  |  | ns |
| tCK; LOW | QCL clock input LOW time | 500 |  |  | ns |
| $\mathrm{t}_{\text {CK, HIGH }}$ | QCL clock input HIGH time | 500 |  |  | ns |
| $t_{\text {DD }}$ | QCL to QDATA delay time |  |  | 500 | ns |
| $t_{\text {HD }}$ ACC | Data hold time before new frame is accessed | 2.3 |  |  | ms |
| $\mathrm{t}_{\text {ACK }}$ | Acknowledge time |  |  | 10.8 | ms |

NOTES:

1. $1 \mathrm{rad}=\frac{180^{\circ}}{(3.14)}$.
2. Coarse frequency detector output PD/OC active for VCO frequencies $>\mathrm{f}_{\mathrm{XTAL}}$ and $<\frac{\mathrm{f}_{\mathrm{XTAL}}}{2}$.
3. Reference levels $=0.5 \mathrm{~V}$ and 2.5 V .
4. Output rise and fall tımes measured with load capacitance $\left(C_{L}\right)=50 \mathrm{pF}$.
5. Q-channel access times dependent on cyclic redundancy check (CRC).


NOTE:
(1) = merging and low frequency suppression bits

Figure 1. Data Input Signal

## FUNCTIONAL DESCRIPTION

## Demodulation

Data read from the disc is amplified and filtered externally and then converted into a clean digital signal by the data slicer. The data slicer is an adaptive level detector which relies on the nature of the eight-to-fourteen modulation system (EFM) to determine the optimum slicing level. When a signal drop-out is detected (via the HFD input, or internally when a data run length violation is detected) the feedback (FB) to the data slicer is disabled to stop drift of the slicing level.
Two frequency detectors, a phase detector, and a voltage-controlled oscillator (VCO) form an internal phase-locked loop (PLL) system. The voltage-controlled oscillator (VCO) runs at twice the input data rate (typically at 8.6436 MHz ), its frequency being dependent on the voltage at Pin 22 (PD/OC). One of the frequency detectors compares the VCO frequency with that of the crystal clock to provide coarse frequency-control signals which pull the VCO to within the capture range of fine frequency control. Signals for fine frequency control are provided by the second frequency detector which uses data run length violations to pull the VCO within the capture range of the PLL. When the system is phase-locked, the frequency detector output stage is disabled via a lock indicatıon signal. The VCO output is divided by two to provide the main demodulator clock signal which is compared with the incoming data in the phase detector. The output of the phase detector, which is combined internally with the frequency detector outputs at Pin 22 (PD/

OC), is a positive and negative current pulse with a net charge that is dependent on the phase error. The current amplitude is determined by the current source connected to Pin 23 (IREF).

The demodulator uses a double tımıng system to protect the EFM decoder from erroneous sync patterns in the data. The protected divide-by- 588 master counter is reset only if a sync pattern occurs exactly one frame after a previous sync pattern (sync coincidence) or if the new sync pattern occurs within a safe window determined by the divide-by-588 master counter. If track jumping occurs, the di-vide-by-588 master counter is allowed to freerun to minimize interference to the motor speed controller; this is achieved by taking the CRI input (Pin 28) Low to inhibit the reset signal.
The sync coincidence pulse is also used to reset the lock indication counter and disable the output from the fine frequency detector. If the system goes out of lock, the sync pulses cease and the lock indication counter counts frame periods. After 63 frame periods with no sync coincidence puise, the lock indication counter enables the frequency detector output.

The EFM decoder converts each symbol (14 bits of disc data +3 merging bits) into one of 256 8-bit digital words which are then passed across the clock interface to the subcoding section. An additional output from the decoder senses one of two extra symbol patterns which indicate a subcoding frame sync. This signal, together with a data strobe and two error flags, is also passed across the clock
interface. The error flags are derived from the HFD input and from detected run length violations.

## Subcoding

The subcoding section has four main functions

- Q-channel processor
- De-emphasis output
- Pause (P-bit) output
- Serial subcoding output to B-chip

The Q-channel processor accumulates a subcoding word of 96 bits from the Q-bit of successive subcoding symbols, performs a cyclic redundancy check (CRC) using 16 bits and then outputs the remaining 80 bits to a microprocessor on an external clock. The deemphasis signal (DEEM) is derived from one bit of the CRC-checked Q-channel. The DEEM output (Pın 32) is additionally protected by a debounce circuit.

The P-bit from the subcoding symbol, also protected by a debounce circuit, is output via the serial subcoding signal (SDAB) at Pin 34. The protected timing used for the EFM decoder makes this output unreliable during track jumping.

The serial output to the B-chip consists of a burst of 10 bits of data clocked by a burst clock (SCAB). The 10 bits are made up from subcoding signal bits $Q$ to $W$, the $Q$-channel parity check flag, a demodulator error flag and the subcoding sync signal. At the end of the clock burst, this output delivers the debounced P-bit signal which can be read externally on the rising edge of SWAB at Pin 33 (see Figure 2).


Figure 2. Typical Subcoding Waveform Outputs

## Pre-FIFO

The 10 bits ( 8 bits of symbol data +2 error flag bits) which are passed from the demodulator across the clock interface to the subcoding section are also fed to the pre-FIFO with the addition of two timing signals. These two timing signals indicate:
(1) That a new data symbol is valid
(2) Whether the new data symbol is the first symbol of a frame.
The pre-FIFO stores up to 4 symbols (including flags) and acts as a time buffer between data input and data output. Data passes into the pre-FIFO at the rate of 32 symbols per demodulator frame and the symbols are called from the pre-FIFO into RAM storage at the rate of 32 symbols per error-correction frame. The timing, organized by the master controller, allows up to 40 attempts to write 32 symbols into the RAM per error-correction frame. The 8 extra attempts allow for transient changes in clock frequency (e.g., pitch control).

## Data Control

This section controls the flow of data between the external RAM and the error corrector. Each symbol of data passes through the error corrector two times (correction processes C1 and C2) before entering the concealment section.
The RAM interface uses the full crystal frequency of 11.2 MHz to determine the RAM access waveforms (the man clock for the system is 5.6 MHz ). One RAM access (READ or WRITE) uses 12 crystal clock cycles which is approximately $1 \mu \mathrm{~s}$. The timing (see Figure 4) is based upon the specification for the dynamic $16 k \times 4$-bit RAM (4416). This RAM requires multiplexed address signals and
therefore, in each access cycle, a row address ( $\overline{\operatorname{RAS}} \operatorname{Pin} 9$ ) is set up first and then three 4-bit nibbles are accessed using sequential column addresses ( $\overline{\mathrm{CAS}}$ Pin 15). As only 10 bits are used for each symbol (including flags), the fourth nibble is not accessible.

There are 4 different modes of RAM access:

- WRITE 1
- READ 1
- WRITE 2
- READ 2

During WRITE 1, data is taken from pre-FIFO at regular intervals and written into one half of the RAM. This half of the RAM acts as the main FIFO and has a capacity of up to 64 frames. During READ 1, the 32 symbols of the next frame due out are read from the FIFO. The numerical difference between the WRITE 1 and READ 1 addresses is used to control the speed of the disc drive motor.
When a frame of data has been read from the FIFO it is stored in a buffer RAM until it can be accepted by the CIRC error correction system. At this tume the error correcting strategy of the CIRC decoder for the frame is determined by the flag processor. The frame for correction is then loaded into the decoder one symbol at a tıme and the 32 symbols from the previous correction are returned to the buffer RAM.

After the first correction (C1), only 28 of the symbols are required per frame. The symbols are stored in the buffer RAM together with new flags generated after the correction cycle by the flag updating logic. This partiallycorrected frame is then passed to the external RAM by a WRITE 2 instruction. The deinterleaving process is carried out during this second passage through the external RAM.

The WRITE 2 and READ 2 addresses for each symbol provide the correct delay of 108 frames for the first symbol and zero delay for the last symbol.

After execution of the READ 2 instruction, the frame of 28 symbols is again stored in the buffer RAM pending readiness of the CIRC decoder and calculation of decoding strategy. Following the second correction (C2), 24 symbols including unreliable data flags (URD) are stored in the buffer RAM and then output to the concealment section at regular intervals.

## Flag Processing

Flag processing is carried out in two parts as follows:

- Flag strategy logic
- Flag updating logic.

While a frame of data from the external memory is being written into the buffer RAM, the error flags associated with that frame are counted. Two bits are used for the flags, thus "good" data (flags $=00$ ) and three levels of error can be indicated.

The optımum strategy to be used by the CIRC error corrector is determined by the 2-bit flag information used by the flag strategy logic ROM in conjunction with its associated arithmetic unit (ALU). The flags for the C1 correction are generated in the demodulator and are based on detected signal drop-outs and data run length violations. Updating of the flags after C1 is dependent on the CIRC decoder correction of that frame. The updated flags are used to determine the C2 strategy. After C2 correction a single flag (URD) is generated to accompany the data into the concealment section.



Figure 4. RAM Timing Waveforms: Timing Based on RAM TMS4416; $\overline{\mathbf{G}}$ Input to RAM Held Low

## CIRC Decoding

Data on the compact disc is encoded according to a cross-interleaved Reed-Solomon code (CIRC) and this decoder exploits fully the error-correction capabilities of the code.

Decoding is performed in two cycles, and in each cycle the CIRC decoder corrects data in accordance with the following formula:

$$
2 t+e=4
$$

where:
$\mathrm{e}=$ the number of erasures (erroneous symbols whose position is known).
$\mathrm{t}=$ allowed number of additional failures which the decoder program has to find.

The flag processor points to the erasure symbols and tells the CIRC decoder how many additional fallures are allowed. If the error corrector is presented with more than the maximum it will stop and flag all symbols as unreliable.

The CIRC decoder is comprised of two sections: Syndrome formation and micro-coded correction processing.

## Syndrome Formation

Four correction syndromes are calculated while the frame of data is being written into a
symbol memory. From these syndromes errors can be detected and corrected.

## Microcoded Correction Processing

The processor uses an Arithmetic Logic Unit (ALU) which includes a multiplier based on logarithms. The correction algorthm follows the microcode program stored in a ROM.

## Concealment

This section combines 8-bit data symbols into left and right stereo channels. Each channel has a 16-bit capacity and holds two symbols (a stereo sample). The channels operate independently. A concealment operation is performed when a URD flag accompanies either symbol in a stereo sample. If a single erroneous sample is flagged between two 'good' samples then linear interpolation is used to replace the erroneous value. If two or more successive samples are flagged, a sam-ple-and-hold is applied and the last of the erroneous samples is interpolated to a value between that of the hold and that of the following 'good' sample.
If MUTE is requested, the data in each channel is attenuated to zero in 15 successive divide-by-two steps. At the end of a mute period, the output is incremented to the first
'good' value in two steps using the interpolator.

All erroneous data supplied to the concealment section continues to be flagged when it is output to the B-chip where it receives additional and more efficient concealment.

## Motor Speed Control (see Figure 5)

The motor speed control (MSC) output from Pin 17 is a pulse width modulated signal. The duty factor of the pulse width modulation is calculated from the difference in numerical value between the WRITE 1 and READ 1 addresses, the difference being nominally half of the FIFO space. The calculation is performed at a rate of 88.2 kHz .

The duty factor of MSC varies in 62 steps from $1.6 \%$ (FIFO full) to $98.4 \%$ (FIFO empty). When a motor-start signal is detected (via SWAB/SSM) the duty factor is forced to $98.4 \%$ for 0.2 seconds followed by a normal, calculated signal. After a motor-stop signal is detected, the duty factor is forced to $1.6 \%$ for 0.2 seconds followed by a continuous $50 \%$ duty factor. A change in motor-start/-stop status occurring within the 0.2 second periods overrides the previous condition and resets the data control timer.


Figure 5. Motor Speed Control


NOTE:
Reference Levels $=08 \mathrm{~V}$ and 20 V
Figure 6. Typical Data Output Waveforms to B-Chip or DAC


NOTES:

1. Reference levels for SCAB and SDAB $=08 \mathrm{~V}$ and 20 V

2 Reference levels for $S W A B=08 \mathrm{~V}$ and 40 V
Figure 7. Typical Subcoding Data Output Waveforms


Table 1. Codes Used to Define Subcoding Frame Sync

| 8-BIT NRZ DATA SYMBOL |  |  |  |  |  |  |  | 14-BIT EQUIVALENT CODE WORD |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | C1 | C2 | C3 | C4 | C5 | C6 | C7 | C8 | C9 | C10 | C11 | C12 | C13 | C14 |
| x | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| x | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| P | Q | R | S | T | U | v | w |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

NOTE:
Where: $\mathrm{X}=$ don't care state.

## APPLICATION INFORMATION

## EFM Encoding System

The Eight-to-Fourteen Modulation (EFM) code used in the Compact Disc Digital Audio system is designed to restrict the bandwidth of the data on the disc and to present a DC free signal to the demodulator. In this modulation system, the data run length between transitions is $\geqslant 3$ clock periods and $\leqslant 11$ clock periods. The number of bits per symbol is 17 , including three merging and low frequency suppression bits which also assist in the removal of the DC content.

The conversion from 8-bit, non-return-to-zero (NRZ) symbols to equivalent 14-bit code words is shown in Table 2. C1 is the first bit of a 14-bit code word read from the disc and D1 is the Most Significant Bit (MSB) of the data sent to the error corrector. The 14 -bit code words are given in NRZ-I representation in which a logic 1 means a transition at the beginnıng of that bit from HIGH-to-LOW or LOW-to-HIGH (see Figure 8).

The codes shown in Table 2 cover the normal 256 possibilities for an 8-bit data symbol. There are other combinations of 14 -bit codes
which, although they obey the EFM rules for maxımum and minimum run length ( $\mathrm{T}_{\mathrm{MAX}}$, $T_{\text {MIN }}$ ), produce unspecified data output symbols. Two of these extra codes are used in the subcoding data to define a subcoding frame sync and are as shown in Table 1.

When a subcoding frame sync is detected, the P-bit (Pause-bit) of the data is ignored by the debounce circuitry. The remaining bits ( $Q$ to $W$ ) are not specified in the system but always appear at the serial output as shown in Table 1.

Table 2. EFM Code Conversion

| NO. | DNZ DATA SYMBOL | EQUIVALENT CODE WORD | NO. | DNZ DATA SYMBOL | EQUIVALENT CODE WORD |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | D1 D8 | C1 C14 |  | D1 D8 | C1 C14 |
| 0 | 0000000000 | 01000010000010000000 | 128 | 100000000 | 001000100000100000001 |
| 1 | 0000000000001 | 1000000100000000000 | 129 | 1000000001 | 10000001000010000001 |
| 2 | 00000000010 | 10001100000010000000 | 130 | 100000000100 | 10000100000001000000011 |
| 3 | 000000000011 | 10000010000010000000 | 131 | 10000000011 | 1000001000001100000001 |
| 4 | 00000000100 | 01100000100000000000 | 132 | 1000000100 | $0 \begin{array}{llllllllllllll}0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ |
| 5 | 000000001001 | 00000001000001000000 | 133 | $1 \begin{array}{llllllll}1 & 0 & 0 & 0 & 0 & 1 & 0 & 1\end{array}$ | 000000000000110000001 |
| 6 | 000000001110 | 000001000000010000000 | 134 | 100000001110 | 0000010000001100000001 |
| 7 | 0000000011211 | 000100001000000000000 | 135 | $1 \begin{array}{llllllll}1 & 0 & 0 & 0 & 0 & 1 & 1 & 1\end{array}$ | 00011000010000100000001 |
| 8 | 00000010000 | $0 \begin{array}{lllllllllllllll}0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ | 136 | 100001000 | 010100100001000000001 |
| 9 | 0000001010001 | 1000000000100000000 | 137 | 10000010001 | 10000000001000000001 |
| 10 | 0000010010 | 10010001000000 | 138 | 10000010 | 10001000010000001 |
| 11 |  |  | 139 |  |  |
| to |  |  | to |  |  |
| 119 |  |  | 247 |  |  |
| 120 | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 1 & 0 & 0 & 0\end{array}$ | $\begin{array}{llllllllllllll}0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0\end{array}$ | 248 | $\begin{array}{lllllllll}1 & 1 & 1 & 1 & 1 & 0 & 0 & 0\end{array}$ | $\begin{array}{lllllllllllllll}0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0\end{array}$ |
| 121 | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 1 & 0 & 0 & 1\end{array}$ | 0000001100011000110000 | 249 | $\begin{array}{lllllllll}1 & 1 & 1 & 1 & 1 & 0 & 0 & 1\end{array}$ | 1000000000000100010 |
| 122 | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 1 & 0 & 1 & 0\end{array}$ | 1000110000000000010 | 250 | $\begin{array}{lllllllll}1 & 1 & 1 & 1 & 1 & 0 & 1 & 0\end{array}$ | 10001000000001100010 |
| 123 | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 1 & 0 & 1 & 1\end{array}$ | 1000001000000000010 | 251 | $\begin{array}{lllllllll}1 & 1 & 1 & 1 & 1 & 0 & 1 & 1\end{array}$ | 1000001000000100010 |
| 124 | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 1 & 1 & 0 & 0\end{array}$ | $0 \begin{array}{llllllllllllll}0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0\end{array}$ | 252 | $\begin{array}{lllllllll}1 & 1 & 1 & 1 & 1 & 1 & 0 & 0\end{array}$ | $\begin{array}{llllllllllllll}0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0\end{array}$ |
| 125 | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 1 & 1 & 0 & 1\end{array}$ | 00000010000000000010 | 253 | $\begin{array}{lllllllll}1 & 1 & 1 & 1 & 1 & 1 & 0 & 1\end{array}$ | $0 \begin{array}{llllllllllllll}0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0\end{array}$ |
| 126 | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 1 & 1 & 1 & 0\end{array}$ | 000001000000000000010 | 254 | $\begin{array}{lllllllll}1 & 1 & 1 & 1 & 1 & 1 & 1 & 0\end{array}$ | $0 \begin{array}{llllllllllllll} & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0\end{array}$ |
| 127 | $\begin{array}{llllllllll}0 & 1 & 1 & 1 & 1 & 1 & 1 & 1\end{array}$ | 00100000000000010 | 255 | $\begin{array}{llllllllll}1 & 1 & 1 & 1 & 1 & 1 & 1 & 1\end{array}$ | 000100000000100010 |

## Subcoding Microprocessor Handshaking Protocol (see

Figures 9, 10, and 11)
The QRA line is normally held LOW by the microprocessor.
When the microprocessor needs data (Request) it releases the QRA line and allows it to be pulled HIGH by the pull-up resistor in the SAA7210.
The SAA7210 is continuously collecting Qchannel data, and when it detects that QRA is HIGH, it holds the first frame of Q-channel data for which the Cyclic Redundancy Check (CRC) is 'good'. Then the SAA7210 pulls QRA LOW to tell the microprocessor that the data is ready (Acknowledge) and enables the QDATA output.

When the microprocessor detects a QRA LOW signal, it generates a clock signal (QCL) to shift the data out from the SAA7210 to the microprocessor via the QDATA output. The first negative edge of QCL also resets the acknowledge signal and thus releases the QRA line.
As soon as the microprocessor has received sufficient data (not necessarily 80 bits), it pulls the QRA line LOW again. The SAA7210 now disables the QDATA output and resumes collecting new Q-channel data.


Figure 9. Microprocessor Handshaking Protocol

If the microprocessor does not generate a QCL signal within 10.8 ms from the start of the acknowledge (QRA LOW), the SAA7210 resets the acknowledge signal and allows the QRA line to go HIGH again. The microprocessor still has 2.3 ms to accept the data, which allows for a long propagation delay in the microprocessor. After a further 13.33 ms the SAA7210 will have received a new frame of Q-channel data and, provided the CRC is
'good', will give a fresh acknowledge signal. This refreshing process is repeated until the microprocessor accepts the data or stops the request.
When the microprocessor has a requirement to hold the data for a long period before acceptance, it prevents the refreshing process by setting QCL LOW after any acknowledge signal.

## Decoder for Compact Disc Digital Audio System



# Digital Filter for Compact Disc Digital Audio System 

## Product Specification

## Linear Products

## DESCRIPTION

The SAA7220 is a stereo interpolating digital filter designed for the Compact Disc Digital Audio system. For descriptive purposes, the SAA7220 is referred to as the B-chip and the SAA7210 as the A-chip.

## FEATURES

- 16-bit serial data input (two's complement)
- Interpolated data replaces erroneous data samples
- -12 dB attenuation via the active Low attenuation input control (ATSB)
- Smoothed transitions before and after muting
- Two identical finite impulse response transversal filters each with a sampling rate of four times that of the normal digital audio data
- Digital audio output of 32-bit words transmitted in biphasemark code
- $I^{2} S$ data transfer between SAA7210 and 16-bit dual DAC (TDA1541)


## APPLICATIONS

- Compact disc digital audio system
- Digital filter


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $24-$ Pin Plastic DIP | $-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SAA7220N |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage range (Pin 24) | -0.5 to +7.0 | V |
| $\mathrm{~V}_{1}$ | Maximum input voltage range | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{~T}_{\mathrm{STG}}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operatıng ambient temperature range | -20 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{ES}}$ | Electrostatic handlıng $^{1}$ | -1000 to +1000 | V |

## NOTES:

All outputs are short-circuit protected except the crystal oscillator output

1. Equivalent to discharging a 100 pF capacitor through a $15 \Omega$ series resistor with a rise time of 15 ns

PIN CONFIGURATION

PIN NO. SYMBOL DESCRIPTION
DESCRIPTION
1
$\begin{array}{lll}1 & \text { WSAB } & \text { Word select: input from A-chip } \\ 2 & \text { CLAB } & \text { Clock: input from A-chip, has an } \\ & & \text { internal pull-up }\end{array}$
internal pull-up
Data: input from A-chip
$\begin{array}{ll} \\ 4 & \text { DAAB } \\ \text { EFAB } & \text { Error input from A-chip } \\ \text { flag }\end{array}$
chip indicating unreliable data This
input has an internal pull-down
input has an int
Not connected
5 NC $\quad$ Not connected
Subcode clock: a 10-bit burst ch
28224 MHz (typical) input which
synchronizes the subcode data This
7 SDAB $\quad \begin{aligned} & \text { input has an internal pull-up } \\ & \text { Subcode Data: a 10-bit burst of }\end{aligned}$
data, including flags and sync bits
serially input from the A-chip once
per frame clocked by burst clock
input SCAB (see Figure 6) This
input has an internal pull-down
8 NC input has an
XSYS System clock output: 112896 MHz
(typical) output to DAC and to A-chip
10 XOUT Crystal oscillator output: drive
output to clock crystal $(112896 \mathrm{MHz}$
typical)
XIN Crystal oscillator input: input from
crystal oscillator or slave clock
Ground: circuit ground potential
Test input: this input has an internal
pull-down in normal operation Pin 13
should be open circuit or connected
to $\mathrm{V}_{\mathrm{SS}}$
DOBM Digital audio output: this output
contains digital audıo samples which
have received interpolation,
attenuation, and muting, plus
subcode data Transmission is by
biphase-mark code
DABD Data: this output which is fed to the
DAC, together with its clock (CLBD)
and word select (WSBD) outputs,
onforms to the $1^{2} \mathrm{~S}$ format (see
Figure 5)
$\begin{array}{ll}\text { CLBD } & \text { Clock: output to } \\ \text { NC } & \text { Not connected }\end{array}$
WCSBD Word select: output to DAC
Not connected
Not connected
Not connected
Attenuation: when Active-Low, this
Attenuation: when Active-Low
control input provides -12 dB
attenuation This input has an
attenuation This input has an
internal pull-up
$\overline{\text { MUSB }}$ Mute: Active-Low control input with
Mute: Active-Low
internal pull-up
internal pull-up
Power supply: positive supply
voltage ( +5 V )

## BLOCK DIAGRAM



DC AND AC ELECTRICAL CHARACTERISTICS $V_{D D}=4.5$ to $5.5 \mathrm{~V} ; \mathrm{V}_{S S}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise specified

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply |  |  |  |  |  |
| $V_{D D}$ | Supply voltage (Pin 24) | 45 | 50 | 5.5 | V |
| IDD | Supply current (Pin 24) |  | 180 |  | mA |
| Inputs |  |  |  |  |  |
| WSAB, DAAB |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input voltage Low | -0.3 |  | +0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage High | 20 |  | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{LI}}$ | Input leakage current | -10 | 0 | + 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input capacitance |  |  | 7 | pF |
| EFAB, SDAB ${ }^{1}$ |  |  |  |  |  |
| $V_{\text {IL }}$ | Input voltage Low | -0.3 |  | +0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input voltage High | 2.0 |  | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\begin{aligned} & I_{L I} \\ & I_{L I} \end{aligned}$ | Input leakage current at $V_{1}=0 \mathrm{~V}$ <br> at $V_{1}=V_{D D}$ | -10 |  | $+50$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input capacitance |  |  | 7 | pF |

## CLAB, SCAB, $\overline{A T S B}, \overline{M U S B}^{2}$

| $\mathrm{V}_{\text {IL }}$ | Input voltage Low | -0.3 | +0.8 | V |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1+}$ | Input voltage High | 2.0 | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\begin{aligned} & I_{L I} \\ & I_{L I} \end{aligned}$ | Input leakage current <br> at $V_{1}=0 \mathrm{~V}$ <br> at $V_{1}=V_{D D}$ | -30 | +10 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input capacitance |  | 7 | pF |


| Crystal oscillator (see Figure 7) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input XIN |  |  |  |  |  |
| Output XOUT |  |  |  |  |  |
| $\mathrm{G}_{\mathrm{M}}$ | Mutual conductance at 100 kHz | 1.5 |  |  | $\mathrm{mA} / \mathrm{V}$ |
| $A_{V}$ | Small-signal voltage gain ( $A_{V}=G_{M} \times R_{O}$ ) | 3.5 |  |  | V/V |
| $\mathrm{C}_{1}$ | Input capacitance |  |  | 10 | pF |
| $\mathrm{C}_{\text {FB }}$ | Feedback capacitance |  |  | 5 | pF |
| $\mathrm{C}_{0}$ | Output capacitance |  |  | 10 | pF |
| lu | Input leakage current | -10 | 0 | +10 | $\mu \mathrm{A}$ |

## Slave clock mode

| $\mathrm{V}_{\text {IPPP })}$ | Input voltage ${ }^{3}$ (peak-to-peak value) | 3.0 |  | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input voltage Low $^{3}$ | 0 |  | 1 | V |
| $\mathrm{~V}_{\mathrm{HH}}$ | Input voltage $\mathrm{HIgh}^{3}$ | 3.0 |  | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{t}_{\mathrm{R}}$ | Input rise time |  |  |  |  |
| $\mathrm{t}_{\mathrm{F}}$ | Input fall time ${ }^{4}$ |  |  | 20 | ns |
| $\mathrm{t}_{\text {HIGH }}$ | Input High time at 2V (relative to clock period) |  |  | 20 | ns |

## DC AND AC ELECTRICAL CHARACTERISTICS (Continued) $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$,

 unless otherwise specified.| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Outputs |  |  |  |  |  |
| DABD, CLBD, WSBD |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output voltage Low at $\mathrm{l}_{\mathrm{LL}}=1.6 \mathrm{~mA}$ | 0 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output voltage High at $-\mathrm{l}_{\mathrm{OH}}=0.2 \mathrm{~mA}$ | 2.4 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance |  |  | 50 | pF |
| XSYS ${ }^{5}$ |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output voltage Low | 0 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output voltage High | 2.4 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance |  |  | 50 | pF |
| DOBM |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{L}(\mathrm{P}-\mathrm{P})}$ | Voltage across a $75 \Omega$ load via attenuator; see Figure 8 (peak-to-peak value) | 0.4 |  | 0.6 | V |

## NOTES:

1. Inputs EFAB and SDAB both have internal pull-downs.
2. Inputs $C L A B, S C A B, \overline{A T S B}$, and $\overline{M U S B}$ have internal pull-ups.
3. The minimum peak-to-peak voltage can be reduced to 2 V if the output $X S Y S$ is not being used. Similarly $\mathrm{V}_{1 \mathrm{H}}$ can be reduced to 2.4 V (min.). All other levels remain the same.
4. Reference levels $=10 \%$ and $90 \%$.
5. The output current conditions are dependent on the drive conditions. When a crystal oscillator is being used, the output current capability is lol $=+1.6 \mathrm{~mA}$; $\mathrm{I}_{\mathrm{OH}}=-0.2 \mathrm{~mA}$. But if a slave input is being used, the output currents are reduced to $\mathrm{I}_{\mathrm{OL}}=+02 \mathrm{~mA} ; \mathrm{I}_{\mathrm{OH}}=-0.2 \mathrm{~mA}$.
6. Reference levels $=0.8 \mathrm{~V}$ and 2.0 V .
7. The signal CLAB can run at ether $2.8 \mathrm{MHz}(1 / 4$ system clock) or 1.4 MHz ( $1 / 8$ system clock) under typical conditions. It does not have a mınimum or maximum frequency, but is limited to being $1 / 4$ or $1 / 8$ of the system clock frequency.
8. Input setup and hold times measured with respect to clock input from A-chip (CLAB). Reference levels $=0.8 \mathrm{~V}$ and 2.0 V .
9. Input setup and hold times measured with respect to subcode burst clock input from A-chip (SCAB). Reference levels $=0.8 \mathrm{~V}$ and 2.0 V .
10. Output setup and hold times measured with respect to system clock output (XSYS).
11. Output setup and hold times measured with respect to clock output (CLBD).
12. Output rise and fall times measured between the $10 \%$ and $90 \%$ levels; the data bit pulse width measured at the $50 \%$ level.


## FUNCTIONAL DESCRIPTION

## General

The SAA7220 incorporates the following functions:

- Interpolation of data in error
- Attenuation
- Muting
- Finite impulse response transversal filtering with a four times increased sampling rate
- A digital audio output

Serial data formatted in two's complement (DAAB; Pin 3) is clocked in by its bit clock (CLAB; Pin 2) together with word select (WSAB; Pin 1) and error flag (EFAB; Pin 4). After resynchronization with the internal clocks, the data is separated into left and right channels and fed to two identical Input Shift Registers (IPSR). Internal timing and control loads the data into the interpolation RAM via the Intermediate Input Shift Register (IISR).
After interpolation, attenuation, and muting, the data is fed serially from the Intermediate Output Shift Register (IOSR) to the Audio Output Shift Register (AOSR) and to the IISR. From the IISR, it is loaded into the filter RAM.

After filtering, the data is passed to the Filter Data Shift Register (FDSR). From the FDSR it is transmitted serially to the data output (DABD; Pin 15) together with the appropriate word select (WSBD; Pin 18) and bit clock (CLBD; Pin 16), in accordance with the $I^{2} S$ bus specification. Data is again formatted in two's complement. Outputs DABD, WSBD,
and CLBD are strobed to maintain the correct tıming relationship with the system clock output (XSYS) at Pin 9 (see Figure 10).
The subcode data (SDAB; Pin 7) and 10-bit burst clock (SCAB; Pin 6 ) are resynchronized to the internal clocks within the digital audio output block. SCAB clocks the data into the Subcode Input Shift Register (SISR; Figure 2). Data is transferred to the Subcode Output Shift Register (SOSR) on receipt of all of the 10 -bit burst clocks. The subcode data is then mixed with the data from the AOSR and the error flag to provide the output DOBM at Pin 14. SISR is reset when no clocks are detected on the SCAB input.

## Interpolation

When, for either left or right channel, unreliable samples are flagged between two correct samples, linear interpolation is used to replace the erroneous samples (up to a maximum of 8 consecutive errors).

When the error flag is set, the sample is replaced by a value calculated by the following formula:

$$
S(n)=\frac{x}{x+1} \cdot S(n-1)+\frac{1}{x+1} \cdot S(n+x)
$$

Where: $S(n) \quad=$ new sample value
$x \quad=$ number of successive erroneous samples following $S(n-1)$
$S(n-1)=$ the preceding sample $S(\mathrm{n}+\mathrm{x})=$ the first following correct sample


## ERROR FLAG



Figure 2. Example of an Eight-Sample Linear Interpolation

The value of $x$ is detected ( 1 to 8 ) to determine the coefficients for the multiplications. Eight coefficlent pairs are stored in the ROM. If $x=0$ or $\geqslant 9$, then $S(n)$ will remain unchanged.

## Attenuation

Attenuation is controlled by the ATSB input at Pin 22. When the input is Active-Low, the sample is multiplied by a coefficient that provides -12 dB attenuation. If the input is High, the multiplication factor is 1 .

## Mute

Mute is controlled by the MUSB input at Pin 23. When the input is Active-Low, the value of the samples is decreased smoothly to zero following a cosine curve. 32 coefficients are used to step down the value of the data, each one being used 31 times before stepping onto the next. When MUSB is released (Pin 23 High), the samples are returned to the full level again following a cosine curve with the same coefficients being used in the reverse order.

## Filtering

The SAA7220 incorporates two identical finite impulse response transversal filters with the equivalent of 120 taps, one filter for each stereo channel. The corresponding 120 coefficients are structured as 4 sections of 30 coefficients.
(Each ROM contains only 60 filter coefficients, the same 60 being used a second time, but in the reverse order, to make a total of 120. )

Data is stored in a 480-bit RAM (30 words $\times 16$ bits). The 30 words are sequentially addressed 4 times to generate the 4 output samples.

When a new word is moved from the interpolation RAM to the filter RAM, the oldest word is discarded and all other words moved one position with respect to the ROM coefficients. The data storage effectively forms a 30 sample wide moving window on the input data. The samples move within this window at 5.6448 MHz , and the window moves one sample every $22.6 \mu \mathrm{~s}$.

An output word is formed by multiplying 30 samples from the filter RAM with 30 coefficients from the ROM, using a $16 \times 12$ array multiplier. The result is added in an accumulator. At the end of the 30 multiplications, the 16 MSBs are passed from the accumulator via the IOSR to the FDSR, and the accumulator is reset. Overflow protection is incorporated so that the output always limits cleanly in the event of accumulator overflow. Also, to simplify the design of the digital-to-analog converter, a DC offset of $+5 \%$ is added to the accumulator.

## Table 1. Composition of the 32-Bit Digital Audio Output Word

| BIT NUMBER | DESCRIPTION |  |
| :--- | :--- | :--- |
| 1 to 4 | Sync |  |
| 5 to 8 | Auxilary | Not used (always zero) |
| 9 to 28 | Audio sample | Bits 9 to 12 not used (always zero) |
|  |  | Bits 13 (LSB) to 28 (MSB) two's complement |
| 29 | Audio valid | Copy of the error flag |
| 30 | User data | Used for subcode data |
| 31 | Channel status | Indicatıon of control bits and category code |
| 32 | Party bit | Even parity for all word bits excluding sync pattern |

The filtered data is output in the $I^{2} S$ format at a 5.6448 MHz bit rate and a sample rate of 176 kHz .

## Digital Audio Output

The digital audio output (DOBM; Pin 14) consists of 32-bit words transmitted in bl-phase-mark code. That is, two transitions for a logic 1 and one transition for a logic 0 . The 32-bit words are transmitted in blocks of 384 words. Table 1 shows the information contained in each word.

The sync word is formed by violation of the biphase rule and therefore does not contain any data. Its length is equivalent to 4 data bits. The three different sync patterns ( $B, M$, and W) indicate the following situations:

- Sync B; start of a block of 384 words, contains left sample (11101000)
- Sync M; word contans left sample, but is not a block start (11100010)
- Sync W; word contains right sample (11100100)

In the SAA7220, sync words are always preceded by 0 . Left and right samples are transmitted alternately. Audio samples are avalable for digital audio output after interpolation, attenuation, and muting, but before filtering. Data held in the Subcode Output Shift Register (SOSR) is transmitted via the user data bit and is asynchronous with the block rate.

## Channel Status

The channel status bit is the same for both left and right words. Therefore, a block of 384 words contans 192 channel status bits as shown in Table 2.
When there is no subcode, the channel status will switch over to the general format. 'No

Table 2. Channel Status Bit Assignment

| BIT <br> NUMBER | DESCRIPTION | SUBCODE PROVIDED | NO SUBCODE PROVIDED |
| :---: | :--- | :--- | :--- |
| 1 to 4 | Control | Copy of Q channel | Bits 1 and 2 zero <br> Bit 3 image of SCAB |
| 5 to 8 <br> 9 to 16 | Reserved <br> Category <br> code | Always zero <br> CD category | Always of SDAB <br> General category |
| 17 to 192 |  | Bit 9 logıc 1 <br> Always zero | All bits zero <br> Always zero |



Figure 3. Subcode Data Format for SYNC and CRC Bits
subcode' is identified by the subcode detector when SCAB is a continuous High or Low. If a subcode clock is provided, but there is no subcode data (SDAB is a continuous High or Low), the control bits will be zero and the category code will be CD.

The SYNC bit and the cyclic redundancy check bit (CRC) in the subcode data from the A-chip to the B-chip have the format shown by Figure 3. Typical subcode data output waveforms are shown by Figure 6.

SYNC is active Low and indicates the start of a subcode block, which contains 98 words including 2 sync words, S0 and S1. CRC is always Low except during SYNC S1 when:

- $C R C=$ logic 1 ; previous $Q$ block was true
- $C R C=$ logic 0 ; previous $Q$ block was false

Two 32-bit words are transmitted at the sample frequency of 44.1 kHz $(2 \times 32 \times 44.1 \mathrm{kHz}=2.8224 \mathrm{Mbits} / \mathrm{s}$ data rate). An internal 5.6448 MHz clock (XSYS/2) is used in the biphase modulator.

## Digital Filter for Compact Disc Digital Audio System

## TIMING CHARACTERISTICS

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $f_{\text {XTAL }}$ | Operating frequency (XTAL) | 10.16 | 11.2896 | 12.42 | MHz |
| Inputs (see Figure 9) |  |  |  |  |  |
| SCAB, CLAB ${ }^{6}$ |  |  |  |  |  |
| ${ }^{\text {f SCAB }}$ | SCAB clock frequency (burst clock) |  | 2.8224 |  | MHz |
| $\begin{aligned} & \mathrm{f}_{\mathrm{CLAB}} \\ & \mathrm{f}_{\mathrm{CLAB}} \\ & \hline \end{aligned}$ | CLAB clock frequency ${ }^{7}$ |  | $\begin{aligned} & 2.8224 \\ & 1.4112 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{t}_{\text {CKL }}$ | Clock Low time | 110 |  |  | ns |
| $\mathrm{t}_{\text {CKH }}$ | Clock High time | 110 |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Input rise time |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Input fall time |  |  | 20 | ns |
| $\text { DAAB, WSAB, EFAB }{ }^{8}$ |  |  |  |  |  |
| $t_{\text {Su }}$, t ${ }_{\text {dAT }}$ | Data setup time | 40 |  |  | ns |
| $t_{\text {HD }}, t_{\text {dat }}$ | Data hold time | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Input rise time |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Input fall time |  |  | 20 | ns |
| SDAB ${ }^{9}$ |  |  |  |  |  |
| $\mathrm{t}_{\text {SU, }} \mathrm{t}_{\text {SDAT }}$ | Subcode data setup time | 40 |  |  | ns |
| $\mathrm{t}_{\text {HD }}$, $\mathrm{t}_{\text {Sdat }}$ | Subcode data hold time | 0 |  |  | ns |
| $t_{\text {f }}$ | Input rise time |  |  | 20 | ns |
| $t_{F}$ | Input fall time |  |  | 20 | ns |
| Outputs (see Figure 10) |  |  |  |  |  |
| WSBD ${ }^{6} 10$ |  |  |  |  |  |
| $t_{\text {su }}$, tws | Word select setup time | 40 |  |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$, $\mathrm{t}_{\text {ws }}$ | Word select hold time | 0 |  |  | ns |
| WSBD ${ }^{6}$ |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Output rise time |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Output fall time |  |  | 20 | ns |
| DABD ${ }^{6,10}$ |  |  |  |  |  |
| $t_{\text {SU }}$, t ${ }_{\text {datd }}$ | Data setup time | 40 |  |  | ns |
| $t_{\text {HD }}, t_{\text {datD }}$ | Data hold time | 0 |  |  | ns |
| DABD ${ }^{6}$ |  |  |  |  |  |
| $t_{\text {R }}$ | Output rise time |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Output fall time |  |  | 20 | ns |
| $\text { CLBD }^{6,10}$ |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CK}}$ | Clock period | 161 | 177 | 197 | ns |
| $\mathrm{t}_{\text {CKL }}$ | Clock Low time | 65 |  |  | ns |
| ${ }^{\text {t }}$ CH ${ }^{-}$ | Clock High time | 65 |  |  | ns |
| tsu, tclo | Clock setup time | 40 |  |  | ns |
| $\mathrm{thD}_{\text {c }}$ t ${ }_{\text {CLD }}$ | Clock hold time | 0 |  |  | ns |

## TIMING CHARACTERISTICS (Continued)

| SYMBOL | PARAMETER | Limits |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| CLBD ${ }^{6}$ |  |  |  |  |  |
| $t_{R}$ | Output rise time |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Output fall time |  |  | 20 | ns |
| DABD ${ }^{6,11}$ |  |  |  |  |  |
| $\mathrm{I}_{\text {Su, }}$ DATBD | Data setup time | 40 |  |  | ns |
| $t_{\text {thd, DAtBd }}$ | Data hold time | 60 |  |  | ns |
| WSBD ${ }^{6,11}$ |  |  |  |  |  |
| $\mathrm{t}_{\text {SU, DATWSD }}$ | Word select setup time | 40 |  |  | ns |
| $\mathrm{t}_{\text {HD, DATWSD }}$ | Word select hold time | 60 |  |  | ns |
| DOBM ${ }^{12}$ |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Output rise time |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Output fall time |  |  | 20 | ns |
| ${ }^{\text {thigh(0) }}$ tLOW(0) | Data Bit 0 pulse width High pulse width Low |  | $\begin{aligned} & 354 \\ & 354 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\mathrm{HIGH}}(1)$ <br> tLOW(1) | Data Bit 1 pulse width High pulse width Low |  | $\begin{aligned} & 177 \\ & 177 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| XSYS |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Output rise time ${ }^{6}$ |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Output fall time ${ }^{6}$ |  |  | 20 | ns |
| ${ }^{\text {thigh }}$ | Output High time at 2 V (relative to clock period) | 35 |  | 65 | \% |

## NOTES:

1 Inputs EFAB and SDAB both have internal pull-downs.
2 Inputs CLAB, SCAB, $\overline{\mathrm{ATSB}}$, and $\overline{M U S B}$ have internal pull-ups.
3 The minımum peak-to-peak voltage can be reduced to 2 V if the output XSYS is not being used $\mathrm{Similarly}, \mathrm{V}_{\mathrm{IH}}$ can be reduced to 2.4 V (min.). All other levels remain the same
4. Reference levels $=10 \%$ and $90 \%$.
5. The output current conditions are dependent on the drive conditions When a crystal oscillator is being used, the output current capability is lol $=+1.6 \mathrm{~mA}$; $\mathrm{l}_{\mathrm{OH}}=-02 \mathrm{~mA}$. But if a slave input is being used, the output currents are reduced to $\mathrm{l}_{\mathrm{OL}}=+02 \mathrm{~mA}, \mathrm{l}_{\mathrm{OH}}=-0.2 \mathrm{~mA}$.
6 Reference levels $=0.8 \mathrm{~V}$ and 2 OV .
7 The signal CLAB can run at either 28 MHz ( $1 / 4$ system clock) or 1.4 MHz ( $1 / 8$ system clock) under typical conditions it does not have a minımum or maximum frequency, but is limited to being $1 / 4$ or $1 / 8$ of the system clock frequency.
8. Input setup and hold times measured with respect to clock input from A-chip (CLAB) Reference levels $=0.8 \mathrm{~V}$ and 2.0 V

9 input setup and hold times measured with respect to subcode burst clock input from A-chip (SCAB). Reference levels $=08 \mathrm{~V}$ and 2.0 V .
10 Output setup and hold times measured with respect to system clock output (XSYS).
11. Output setup and hold times measured with respect to clock output (CLBD)

12 Output rise and fall times measured between the $10 \%$ and $90 \%$ levels; the data bit pulse width measured at the $50 \%$ level



Figure 5. Typical Sample Data Output Waveforms to DAC

## Digital Filter for Compact Disc Digital Audio System



NOTE:
Subcode word frequency $=7.35 \mathrm{kHZ}$
Figure 6. Typical Subcode Data Input Waveforms



TOLERANCE OF RESISTORS $=\underset{\text { TC20070 }}{1 \%}$
Figure 8. Digital Audio Output Load




Figure 11. System Application Diagram

## Signetics

## Linear Products

## DESCRIPTION

The TDA1541A is a monolithic integrated dual 16-bit digital-to-analog converter (DAC) designed for use in hi-fi digital audio equipment such as compact disc players, digital tape, or cassette recorders.

## Dual 16-Bit Digital-to-Analog Converter

Product Specification

## FEATURES

- Selectable input format: offset binary or two's complement
- Internal timing and control circuit
- TTL-compatible digital inputs
- High maximum input bit rate and fast settling time
- 6Mbits/s data rate
- Low linearity error ( $1 / 2$ LSB typ.)
- Fast settling (1 $\mu \mathrm{s}$ typ.)


## APPLICATIONS

- Compact disc players
- Digital audio tape, and cassette recorders and players
- Waveform generation

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 28-Pin Plastic DIP | $-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | TDA1541AN |

PIN CONFIGURATION

| N Package |  |
| :---: | :---: |
| Lews 1 | 20 voD |
| bck 2 | $27 \overline{\text { B/ITwc }}$ |
| data lidata 3 | $20 \mathrm{v}_{001}$ |
| DATA R/SCK 4 | 25 MOL |
| $A^{\text {ano }} 5$ | $2{ }^{2} \mathrm{DECOUP}$ |
| AOR 6 | 23 DECOUP |
| decour 7 | 23 DECOUP |
| decoup ${ }^{8}$ | 21 DECOUP |
| decour 9 | 20 DECOUP |
| DECOUP 10 | $1{ }^{10} \mathrm{dec}$ ( ${ }^{\text {a }}$ |
| DECOUP 11 | 10 decoup |
| decoup 12 | ${ }_{17} c_{\text {cıK }}$ |
| decoup 13 | ${ }_{16} \mathrm{C}_{\text {cLK }}$ |
| $\mathrm{D}_{\text {ano }} 18$ | 15 $\mathrm{V}_{002}$ |
| TOP VIEw |  |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
|  | Supply voltage ranges |  |  |
| $V_{D D}$ | Pin 28 | +7 | $V$ |
| $V_{D D 1}$ | Pin 26 | -7 | $V$ |
| $V_{D D 2}$ | Pin 15 | -17 | V |
| $\mathrm{~T}_{\mathrm{J}}$ | Junction temperature range | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{STG}}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -40 to +85 | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{ES}}$ | Electrostatic handling ${ }^{1}$ | -1000 to +1000 | V |

## NOTE:

1. Discharging a 250 pF capacior through a $1 \mathrm{k} \Omega$ series resistor.

## Dual 16-Bit Digital-to-Analog Converter

## BLOCK DIAGRAM



DC AND AC ELECTRICAL CHARACTERISTICS $V_{D D}=+5 V ; V_{D D 1}=-5 V ; V_{D D 2}=-15 V ; T_{A}=+25^{\circ} C$; measured in Figure 1, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply |  |  |  |  |  |
| $V_{D D}$ <br> $-V_{D D 1}$ <br> $-V_{D D 2}$ | Supply voltage ranges Pin 28 Pin 26 Pin 15 | $\begin{aligned} & 4.5 \\ & 4.5 \\ & 14 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 15 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 5.5 \\ & 16 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| $\begin{aligned} & I_{D D} \\ & -I_{D D 1} \\ & -I_{D D 2} \end{aligned}$ | Supply currents Pin 28 Pin 26 Pin 15 |  | $\begin{aligned} & 27 \\ & 37 \\ & 25 \end{aligned}$ | $\begin{aligned} & 40 \\ & 50 \\ & 35 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  | Resolution |  | 16 |  | bits |
|  | Voltage difference between analog and digital ground | -0.3 |  | +0.3 | $\checkmark$ |
| Inputs |  |  |  |  |  |
| $\begin{aligned} & I_{I L} \\ & I_{\mathbb{H}} \end{aligned}$ | Input current (Pins 1, 2, 3 and 4) digtal inputs LOW ( $<0.8 \mathrm{~V}$ ) digital inputs HIGH ( $>2.0 \mathrm{~V}$ ) |  |  | $\begin{aligned} & 0.4 \\ & 20 \end{aligned}$ | $\begin{gathered} \mathrm{mA} \\ \mu \mathrm{~A} \end{gathered}$ |
| \|| $\overline{O B} /$ TWC <br> \|| $\overline{\mathrm{OB}} / \mathrm{TWC}$ <br> \|| $\overline{O B} /$ TWC | ```Digital input current (Pin 27) +5V OV -5V``` |  |  | 1 20 40 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $f_{B C K}$ <br> fDAT <br> fws <br> fle | Input frequency at clock input (Pin 2) at data inputs (Pin 3 and Pin 4) at word select input (Pin 1) at latch enable Pin 1 |  |  | $\begin{aligned} & 0.4 \\ & 0.4 \\ & 200 \\ & 200 \end{aligned}$ | MHz <br> MHz <br> kHz <br> kHz |
| $\mathrm{C}_{1}$ | Input capacitance of digital inputs |  | 12 |  | pF |
| Oscillator |  |  |  |  |  |
| fosc | Oscillator frequency $\mathrm{Cosc}^{\text {S }}=470 \mathrm{pF}$ | 150 | 200 | 275 | kHz |
| Analog outputs (AOL; AOR) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OC}}$ | Output voltage compliance |  |  |  | mV |
| IFS | Full-scale current | 3.4 | 4.0 | 4.6 | mA |
| $\pm \mathrm{I}_{\mathrm{zs}}$ | Zero-scale current |  | 25 | 50 | mA |
| TC FS | Full-scale temperature coefficient $T_{A}=-20 \text { to }+85^{\circ} \mathrm{C}$ |  | $\pm 200 \times 10^{-6}$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & E_{L} \\ & E_{L} \end{aligned}$ | Linearity error integral at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ at $T_{A}=-20$ to $+85^{\circ} \mathrm{C}$ |  | 0.5 | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| $\begin{aligned} & \mathrm{E}_{\mathrm{DL}} \\ & \mathrm{E}_{\mathrm{DL}} \end{aligned}$ | Linearity error differential at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> at $T_{A}=-20$ to $+85^{\circ} \mathrm{C}$ |  | 0.5 | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| THD | Total harmonic distortion |  | -100 |  | dB |
| S/N | Signal-to-noise ratio + THD ${ }^{2}$ | 90 | 95 |  | dB |
| tcs | Settling time to $\pm 1$ LSB |  | 0.5 |  | $\mu \mathrm{s}$ |

DC AND AC ELECTRICAL CHARACTERISTICS (Continued) $V_{D D}=+5 V_{;} V_{D D 1}=-5 V ; V_{D D 2}=-15 V ; T_{A}=+25^{\circ} \mathrm{C}$; measured in Figure 1, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\propto$ | Channel separation | 80 | 98 |  | dB |
| $\Delta \mathrm{l}_{\text {FS }}$ | Unbalance between outputs |  | 0.1 | 0.3 | dB |
| $t_{D}$ | Time delay between outputs |  |  | 0.2 | $\mu \mathrm{s}$ |
| SVRR SVRR SVRR | Supply voltage ripple rejection ${ }^{3}$ $\begin{aligned} & V_{D D}=+5 \mathrm{~V} \\ & V_{D D 1}=-5 \mathrm{~V} \\ & V_{D D 2}=-15 \mathrm{~V} \end{aligned}$ |  | $\begin{array}{r} -76 \\ -84 \\ -58 \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| S/N | Signal-to-noise ratio at bipolar zero at full scale | 98 | $\begin{aligned} & 110 \\ & 104 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| Timing (see Figures 2, 3, and 4) |  |  |  |  |  |
| $t_{\text {R }}$ | Rise time |  |  | 32 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall time |  |  | 32 | ns |
| $\mathrm{t}_{\mathrm{Cr}}$ | Bit clock cycle time | 156 |  |  | ns |
| $t_{\text {HB }}$ | Bit clock High time | 46 |  |  | ns |
| $t_{\text {LB }}$ | Bit clock Low time | 46 |  |  | ns |
| $\mathrm{t}_{\text {FBRL }}$ | Bit clock fall time to latch rise time | 0 |  |  | ns |
| $t_{\text {RBFL }}$ | Bit clock rise time to latch fall time | 0 |  |  | ns |
| $\mathrm{t}_{\text {SDB }}$ | Data setup time to bit clock | 32 |  |  | ns |
| $\mathrm{t}_{\text {HDB }}$ | Data hold time to bit clock | 0 |  |  | ns |
| ${ }_{\text {t }}$ SDS | Data setup time to system clock | 32 |  |  | ns |
| $t_{\text {Hws }}$ | Word select hold time to system clock | 0 |  |  | ns |
| tsws | Word select setup time to system clock | 32 |  |  | ns |

NOTES:

1. To ensure no performance losses, permitted output voltage compliance is $\pm 25 \mathrm{mV}$ maximum.
2. Signal-to-noise ratıo + THD with 1 kHz full-scale sine wave generated at a sampling rate of 176.4 kHz .
3. $V_{\text {RIPPLE }}=100 \mathrm{mV}$ and $\mathrm{f}_{\text {RIPPLE }}=100 \mathrm{~Hz}$.

## FUNCTIONAL DESCRIPTION

The TDA1541A accepts input sample formats in time multiplexed mode or simultaneous mode with any bit length. The most significant bit (MSB) must always be first. This flexible input data format allows easy interfacing with signal processing chips such as interpolation filters, error correction circuits, pulse code modulation adaptors and audio signal processors (ASP).
The high maximum input bit rate and fast settling time facilitates application in $4 \times$ oversampling systems ( 44.1 kHz to 176.4 kHz or 48 kHz to 192 kHz ) with the associated simple
analog filtering function (low-order, linear phase filter).

## Input Data Selection

## (See also Table 1)

With input $\overline{O B} / T W C$ connected to ground, data input (offset binary format) must be in time multiplexed mode. It is accompanied with a word select (WS) and a bit clock input (BCK) signal. A separate system clock input (SCK) is provided for accurate, jitter-free timing of the analog outputs AOL and AOR.
With $\overline{O B} /$ TWC connected to $V_{D D}$, the mode is the same, but data format must be in two's complement.

When input $\overline{O B} / T W C$ is connected to $\left(V_{D D 1}\right)$ the two channels of data (L/R) are input simultaneously via (DATA L) and (DATA R), accompanied by BCK and a latch-enable input (LE). With this mode selected, the data must be in offset binary.
The format of data input signals is shown in Figures 2, 3, and 4.
True 16-bit performance is achieved by each channel using three 2 -bit active dividers, operating on the dynamic element matching principle, in combination with a 10 -bit passive current-divider, based on emitter scaling. All digital inputs are TTL-compatible.

## Dual 16-Bit Digital-to-Analog Converter

Table 1. Input Data Selection

| $\overline{\mathrm{OB} / \text { TWC }}$ | MODE | PIN 1 | PIN 2 | PIN 3 | PIN 4 |
| :---: | :--- | :--- | :--- | :--- | :--- |
| -5 V | Sımultaneous | LE | BCK | DATA L | DATA R |
| 0 V | Time MUX OB | WS | BCK | DATA OB | NOT USED |
| +5 V | Time MUX TWC | WS | BCK | DATA TWC | NOT USED |

Where

| LE | $=$ Latch enable |
| :--- | :--- |
| WS | $=$ Word select |
| BCK | $=$ Bit clock |
| DATA L | $=$ Data left |
| DATA R | $=$ Data right |
| DATA OB | $=$ Data offset binary |
| DATA TWC | $=$ Data two's complement |
| MUX OB | $=$ Multiplexed offset binary |
| MUX TWC | $=$ Multiplexed two's complement |



Figure 1. Format of Input Signals; Time Multiplexed at $\mathbf{f}_{\mathbf{S C K}}=\mathbf{f}_{\mathbf{c k}} \quad\left(\mathbf{I}^{2} \mathbf{S}\right.$ Format)


Figure 2. Format of Input Signals; Simultaneous Data

## Section 8 Speech/Audio Synthesis

## Linear Products

## INDEX

OM8210 Speech Encoding and Editing System ..... 8-3
PCF8200 CMOS Male/Female Speech Synthesizer ..... 8-6SAA 1099 Stereo Sound Generator for Sound Effects andMusic Synthesis .8-16

## Signetics

## Linear Products

OM8210
Speech Encoding And Editing System

## Product Specification

## DESCRIPTION

The OM8210 is a speech encoding and editing system and is comprised of a speech adaptor box and associated software. The software is available for use with either the Hewlett-Packard 9816 S or IBM AT or XT. The OM8210 and the personal computer function together to produce speech coding for the PCF8200 Speech Synthesizer Chip. The system's human engineering is such that many of the available commands are single-key operations.

## FEATURES

- Input sampling of analog speech signal
- Speech analysis using formant algorithms
- Graphic representation of speech parameters
- Analog card
- Synthesizer card
- ROM programming
- Parameter storage on floppy disc
- Speech output via PCF8200 voice synthesizer


## HARDWARE DESCRIPTION

The hardware for the OM8210 is contained in a box allowing access to all interconnections (IEE488, interface loudspeaker, headphones, tape input, loudspeaker, headphones, tape input,
and ROM socket) from the front panel. There are four single Eurocards and a
power supply forming the speed adaptor There are four single Eurocards and a
power supply forming the speed adaptor box. These cards are:

- On-screen parameter editing
- Conversion of parameters to PCF8200 synthesizer
- ROM card
- Control card


## Analog Card

On this card, the level of the recorded audio input signal is adjusted by an electronic potentiometer. Before the audio is sampled, frequencies higher than half the sampling frequency are removed by a switched capacitor filter of the type normally used for codecs. A 12bit analog-to-digital converter (ADC) produces the digital samples that are sent to the control card. An 8-bit digital-toanalog converter (DAC) on the analog card allows the sampled speech to be output. The audio input signal, the sampled speech and the synthesized speech are selected by an analog multiplexer, filtered, and adjusted for volume before reproduction by a loudspeaker.

## BLOCK DIAGRAM



The use of integrated electronic potentiometers and codec filters substantially reduces the number of components required while maintaining high performance.

## Synthesizer Card

This card accommodates the PCF8200 voice synthesizer chip and peripheral components to allow voice output.

## PROM Programmer Card

This card allows four different types of PROM (2716, 2732, 2732A and 2764) to be programmed under software control. All the hardware to generate the programming voltages and the programming waveforms are on this card.

## Control Card

This card performs three functions:

- IEEE488 interface
- Control sequencer
- Clock generator
*The IEEE interface is a simple talker/listener implementation with an HEF4738 circuit.

An FPLA control sequencer provides the handshake signals for IEEE interface and the chip enable signals for the rest of the system (the ADC, DAC, synthesizer and control circuits).
The filter sampling frequency is generated with a software-programmable PLL frequency synthesizer The speech sampling frequency is derived from the filter sampling frequency by frequency division Hence, the filter fre-
quency cut-off and the sample rate of the ADC and the DAC are automatically linked.

The hardware includes all the necessary cables, adapter plug, loudspeaker, headphone and power supply.

## SOFTWARE DESCRIPTION

The software for this speech coding system has been developed and arranged for optimum user convenience. There are eight modes available

Each mode and each command in the mode is selected by single-key entries. Commands that can destroy data have to be confirmed before they are executed. More than 100 commands are avallable. The modes are as follows:

Sample Mode - Samples and digitizes the recorded speech. The amplitude can be checked and speech segments selected. The sampled speech is stored in a memory and can be displayed or made audible

Analysis Mode - Generates speech parameters from samples. The analysis selects the voiced/unvoiced sections, extracts the formants, amplitude, and the pitch, and quantizes the speech parameters.
Parameter Edit Mode - Speech parameters are displayed graphically on the VDU and can be edited to correct errors in the analysis, improve speech quality by altering contours or amplitudes, concatenate sounds and optimize data rate by editing the frame duration

Code Mode - Generates PCF8200 code and permits the arrangement of utterances in the optimum order of application. This mode also generates the address map at the head of the EPROM.

EPROM Mode - Used to program/read EPROM with data for the code memory. Also possible is a blank check, bit check and verification commands.

File Mode - Stores speech parameters or codes on disc. Can also assemble code speech segment from an already existıng library.
Media Mode - For diskette initialization and making back-up copies.
Option Mode - Allows the system configuration to be read or changed. The software is supplied on two diskettes, one labelled 'BOOT' which wakes up the system and also contans the system library routines The other diskette labelled 'SPEECH' contans the speech program, the disc initialization and the file handler programs. The 'BOOT' disc is not required during operation, giving a free disc drive with the system for a diskette to store speech parameter files.

## Computer System

The following equipment is required to make a complete editing system-

- HP9816S-630 or IBM AT or XT
- Dual floppy disc drive
- 512 k bytes of memory


## SPEECH CODING PROCESS FLOWCHART



## Signetics

## PCF8200 <br> CMOS Male/Female Speech Synthesizer

## Objective Specification

## Linear Products

## DESCRIPTION

The PCF8200 is a CMOS integrated circuit for generating good quality speech from digital code with a programmable bit rate. The circuit is primarily intended for applications in microprocessor controlled systems, where the speech code is stored separately.

## FEATURES

- Male and female speech with good quality
- Speech-band from 0 to 5 kHz
- Bit rate between 455 bits/second and 4545 bits/second
- Programmable frame duration
- Programmable speaking speed
- CMOS technology
- Operating temperature range $\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}$
- Single 5V supply with low power consumption and power-down stand-by mode
- Interfaces easily with most popular microcomputers and microprocessors through 8-bit parallel bus or $I^{2} C$ bus
- Software readable status word (parallel bus or $I^{2} C$ bus)
- BUSY-signal and REQN-signal hardware readable
- Internal low-pass filter and 11-bit D/A converter


## APPLICATIONS

- Telecommunications
- Video games
- Aids for the handicapped
- Industrial control equipment
- Automotive
- Irrigation systems

PIN CONFIGURATION


ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 24-Pin Plastic DIP (SOT-101A) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | PCF8200PN |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage ${ }^{1}$ | -03 to 75 | V |
| $V_{1}$ | Input voltage ${ }^{1}$ | -0.3 to 7.5 | V |
| $\mathrm{V}_{0}$ | Output voltage ${ }^{1}$ | -03 to 75 | V |
| $\mathrm{T}_{\text {A }}$ | Operating ambient temperature range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

## NOTE:

1 Any pin with respect to $V_{S S}$

DC AND AC ELECTRICAL CHARACTERISTICS $T_{A}=-45^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; supply voltage $\left(V_{D D}\right.$ to $\left.V_{S S}\right)=4.5 \mathrm{~V}$ to 5.5 V with respect to $V_{S S}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply |  |  |  |  |  |
| $V_{D D}$ | Supply voltage | 4.5 | 5.0 | 5.5 | V |
| IDD | Supply current |  | 10 |  | mA |
| $\mathrm{I}_{\text {DD(SB) }}$ | Standby current |  | 200 |  | $\mu \mathrm{A}$ |
| Inputs $\overline{\mathbf{C E}}$, $\overline{\mathrm{R}} / \mathrm{W}, \overline{\mathrm{W}}$, OSCI |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage High | 2.0 |  | $V_{D D}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage Low | 0 |  | 0.8 | V |
| I/R | Input leakage current $\mathrm{V}_{\mathrm{IN}}=0$ to 5.5 V | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {RF }}$ | Rise and fall times ${ }^{1}$ |  |  | 50 | ns |
| $\mathrm{C}_{1}$ | Input capacitance |  |  | 7 | pF |


| PARALLEL MODE |
| :--- |
| Input Characteristics (D0 to D7) |


| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage High | 2.0 |  | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage Low | 0 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IR}}$ | Input leakage current $\left(\mathrm{V}_{\mathrm{IN}}=0\right.$ to 5.5 V , output off $)$ | -10 |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{I}}$ | Input capacitance |  |  | 7 | pF |

Output Characteristics (D5 to D7 only)

| $\mathrm{V}_{\mathrm{OH}}$ | Output voltage High $\left(\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}\right)$ | 3.5 |  | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Output voltage Low $\left(\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}\right)$ | 0 |  | 0.4 | V |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance |  |  | 80 | pF |
| $\mathrm{t}_{\mathrm{RF}}$ | Rise and fall times ${ }^{2}$ |  |  | 50 | ns |

SERIAL MODE
Input Characteristics (SDA and SDL)

| $\mathrm{V}_{\mathrm{H}}$ | Input voltage High | 3.0 |  | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage Low | 0 |  | 1.5 | V |
| $\mathrm{I}_{\mathbb{R}}$ | Input leakage current <br> $\left(\mathrm{V}_{\mathrm{IN}}=0\right.$ to 5.5 V, output off $)$ | -10 |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{I}}$ | Input capacitance |  |  | 10 | pF |


| Output Characteristics (SDA only, open-drain) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOL | Output voltage Low ( $10 \mathrm{~L}=3 \mathrm{~mA}$ ) | 0 |  | 0.4 | V |
| OSCILLATOR |  |  |  |  |  |
| $\mathrm{f}_{\text {XTAL }}$ | Crystal frequency |  | 6 | 6.1 | MHz |
| $\mathbf{V}_{\text {REF }}$ |  |  |  |  |  |
| $V_{\text {REF }}$ | Reference voltage | 1.9 |  | $\frac{V_{D D}-1.5}{1.25}$ | V |
| I/R | Input leakage current |  | 5 |  | $\mu \mathrm{A}$ |

DC AND AC ELECTRICAL CHARACTERISTICS (Continued) $\begin{aligned} & T_{A}=-45^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \text {, supply voltage ( } \mathrm{V}_{\mathrm{DD}} \text { to } \\ & \left.\mathrm{V}_{S S}\right)=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \text { with respect to } \mathrm{V}_{\mathrm{SS}} \text {, unless }\end{aligned}$ otherwise specified.

| SYMBOL | PARAMETER | LImits |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Outputs $\overline{\text { REQ, }}$, BUSY |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output voltage High ( $\left.\mathrm{l}_{\mathrm{OH}}=100 \mu \mathrm{~A}\right)$ | 35 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {OL }}$ | Output voltage Low ( $\mathrm{l}_{\mathrm{QL}}=3.2 \mathrm{~mA}$ ) | 0 |  | 04 | V |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance |  |  | 80 | pF |
| $\mathrm{t}_{\text {RF }}$ | Rise and fall times ${ }^{2}$ |  |  | 50 | ns |
| OUT |  |  |  |  |  |
| $V_{\text {OUT }}$ | Output voltage | $0.66 \times \mathrm{V}_{\text {REF }}$ |  | $134 \times \mathrm{V}_{\text {REF }}$ | V |
|  | Minımum external load | 600 |  |  | $\Omega$ |
| Timing characteristics ${ }^{\text {3 }}$ |  |  |  |  |  |
| $t_{\text {WR }}$ | Write enable | 200 |  |  | ns |
| $t_{\text {ds }}$ | Data setup for write | 150 |  |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data hold for write | 30 |  |  | ns |
| $\mathrm{t}_{\mathrm{RD}}$ | Read enable | 200 |  |  | ns |
| $t_{\text {D }}$ | Data delay for read ${ }^{1}$ |  |  | 150 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | Data floating for read ${ }^{1}$ |  |  | 150 | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Control setup | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Control hold | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{RN}}$ | REQ new (new byte of the same speech frame) |  | 3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{RV}}$ | REQ Valid | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{RH}}$ | REQ Hold |  | 250 | TBD | ns |

## NOTES:

1 Levels greater than 2 V for a ' 1 ' or less than 08 V for a ' 0 ' are reached with a load of one TTL input and 50pF
2 Rise and fall times between 06 V and 22 V levels
3 Timing reference level is 15 V , supply $5 \mathrm{~V} \pm 10 \%$, temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

## FUNCTIONAL DESCRIPTION

The synthesizer has been designed for a vocal tract modelling technique of voice synthesis. An excitation signal is fed to a series of resonators. Each resonator simulates one of the formants in the original speech. It is controlled by two parameters, one for the resonant frequency and one for the bandwidth. Five formants are needed for male speech and four for female speech. The output of this system is defined by the excitation signal, the amplitude values and the resonator settings. By periodic updating of all parameters very high quality speech can be produced.

## OPERATION

Speech characteristics change quite slowly; therefore, the control parameters for the
speech synthesizer can be adequately updated every few tens of milliseconds with interpolation during the interval to ensure a smooth changeover from one parameter value to the next. In the PCF8200 the standardframe duration can be set to $8.8,10.4,12.8$ or 17.6 milliseconds with the speed option, speaking speed, in the command register.
The duration of each individual speech frame is programmable to be $1,2,3$ or 5 times the standard frame duration.

The excitation signal is a random noise source for unvoiced sounds and a programmable pulse generator for voiced sounds. Both sources have an amplitude modulator which is updated 8 times in one speech-frame by linear interpolation. The pitch is updated every $1 / 8$ of a standard frame.

The excitation signal is filtered with a five formant filter for male speech and a four formant filter for female speech. The formant filter is a cascade of all second-order sections. The control parameters, formant-frequency and formant-bandwidth, are updated eight times per speech frame by linear interpolation. A block diagram of the formant synthesizer is shown in Figure 1.

The filter output is upsampled to 80 kHz and filtered with a digital low-pass filter. Before the signal is digital to analog converted (DAC), with an 11-bit switched capacitor DAC, the signal is multiplied with a DAC-amplitude factor. The use of a digital filter means that no external audio filtering is required for lowmedium applications and minimal filtering is required for those applications requiring very high quality speech.

Table 1. Frame Duration as a Function of Speed-Option (FS1, FSO) and Frame-Duration (FD1, FD0).

|  | $\mathbf{1 0}$ | $\mathbf{0 1}$ | $\mathbf{0 0}$ | $\mathbf{1 1}$ | FS1, FSO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0 0}$ | 8.8 | 10.4 | 12.8 | 17.6 | ms |
| $\mathbf{0 1}$ | 17.6 | 20.8 | 25.6 | 35.2 | ms |
| $\mathbf{1 0}$ | 26.4 | 31.2 | 38.4 | 52.8 | ms |
| $\mathbf{1 1}$ | 44.0 | 52.0 | 64.0 | 88.0 | ms |
| FD1, FDO |  |  |  |  |  |



Figure 1. Block Diagram of Formant Synthesizer

## DATA FORMAT

Three types of format are used for data transfer to the synthesizer.

## DAC Amplitude Factor

The DAC amplitude factor is one byte, which is used to optimize the digital speech signal to the 11 -bit DAC. It is the first byte after a STOP or a BADSTOP or $V_{D D}$ on. Table 2 indicates the amplitude factor.

## Start Pitch

The second byte after a STOP or BADSTOP, or $V_{D D}$ on is the start pitch. It is a one-byte start value for the on-chip pitch-period generator.
The frame data is a five-byte block which contains the filter and source information. The frame data bits are organized as shown in Figure 2.

Table 2. DAC Amplitude Factor

| BYTE | FACTOR | dB |
| :---: | :--- | ---: |
| 01110000 | 3.5 | 10.88 |
| 10110000 | 3.25 | 10.24 |
| 00110000 | 3.0 | 9.54 |
| 11010000 | 2.75 | 8.97 |
| 01010000 | 2.5 | 7.96 |
| 10010000 | 2.25 | 7.04 |
| 00010000 | 2.0 | 6.02 |
| 11100000 | 1.75 | 4.86 |
| 01100000 | 1.5 | 3.52 |
| 10100000 | 1.25 | 1.94 |
| 00100000 | 1.0 | 0.00 |
| 11000000 | 0.75 | -2.50 |
| 01000000 | 0.5 | -6.02 |
| 10000000 | 0.25 | -12.04 |
| 00000000 | 0.0 |  |
| 11110000 | HEX code FO is not allowed as a DAC amplitude |  |

Frame Data

| Pitch increment/decrement value | 5 bits |
| :--- | :--- |
| Amplitude | 4 bits |
| Frame duration | 2 bits |
| Frequency of 1st formant | 5 bits |
| Frequency of 2nd formant | 5 bits |
| Frequency of 3rd formant | 3 bits |
| Frequency of 4th formant | 3 bits |
| Frequency of 5th formant | 1 bit |
| Bandwidth of 1st formant | 3 bits |
| Bandwidth of 2nd formant | 3 bits |
| Bandwidth of 3rd formant | 2 bits |
| Bandwidth of 4th formant | 2 bits |
| Bandwidth of 5th formant | 2 bits |



NOTE:
It is not allowed to set byte 0 to the hexidecimal value EO.
Figure 2. Format of Frame-Data

## CONTROL FORMAT

## Command Write

A command write consists of two bytes, and it may occur before a data block. The four bits which can be written are shown in Figure 3

## FS0, FS1 Speed Option

| FS1 | FS0 | SPEECH <br> SPEED | STANDARD <br> FRAME <br> DURATION |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $100 \%$ | 128 ms |
| 0 | 1 | $123 \%$ | 10.4 ms |
| 1 | 0 | $145 \%$ | 8.8 ms |
| 1 | 1 | $73 \%$ | 176 ms |

## $\bar{M} / F$, Male/Female Option

$\bar{M} / F=0$ male quantization table
$=1$ female quantization table

## STOP

STOP $=1$ stop, repeat last complete frame with amplitude $=0$ (no excitation signal)
$=0$ if the frame data is not sent within the duration of a half frame, there will be a BADSTOP.

1. $\overline{\mathrm{REQ}}=1, S T O P=0$
2. Repeat last frame with amplitude $=0$
3. $B U S Y=0$

## Status Read

Three status bits can be read out at any time without a preceding byte (EO) This is shown in Figure 4
$\overline{\mathrm{REQ}}=1$ No data required
$=0$ Synthesizer requesting new data
BUS $Y=1$ Busy (an utterance is pronounced)
$=0$ Idle, REQN will set to 1; (the synthesizer is in STOP or BADSTOP mode)
STOP The STOP bit is the same as the stop bit written to the synthesizer during a command write. $S T O P=1, B U S Y=0$ (stopped by the user). $S T O P=0, \quad B U S Y=0 \quad$ (BADSTOP because the data was not sent in time).
After initial power-up the status/command register is set to the following status

$$
\begin{aligned}
\text { FSO, FS } 1= & 0 \text { Standard-frame duration of } \\
& 12.8 \mathrm{~ms}
\end{aligned}
$$

$\overline{\mathrm{M}} / \mathrm{F} \quad=0$ Male quantization table
STOP $=1$


AF04523S
Figure 3. Control Write: First Byte Fixed, Second Byte Control


Figure 4. Status Read

$$
\begin{array}{ll}
\text { BUSY } & =0 \text { Idle } \\
\overline{\mathrm{REQ}} & =1 \text { No data required }
\end{array}
$$

## INTERFACE PROTOCOL

Data can be written to the synthesizer when $\overline{\mathrm{REQ}}=0$, or when $\overline{\mathrm{REQ}}=1$ and $\mathrm{BUSY}=0$. Figure 5 shows the interface protocol of the synthesizer.

In parallel mode the synthesizer is activated by sending the DAC-amplitude factor in serial mode the DAC-amplitude factor can be sent as soon as the synthesizer is powered-up
The $1^{2} \mathrm{C}$ transmitter/receiver will then acknowledge. When the request for the pitchbyte occurs, the byte must be provided within the duration of a half standard frame. If the byte is not provided in time, a BADSTOP will be generated.

During each data write operation, the status bit $\overline{\operatorname{REQ}}$ will be set to ' 1 ' Within a frame data block, it disappears within a few microseconds, asking for the next byte of that block. If the bytes of frame data are not provided within the time-duration of a half frame, a BADSTOP will be generated.

## $1^{2} \mathrm{C}$ ADDRESS

On chip there is an $\left.\right|^{2} \mathrm{C}$ slave receiver/ transmitter with the address

76543210
0010000 R/W

## POWER-UP

The synthesizer will be set to power-up on a parallel-write sequence.

PAR mode: The input latches are active so they can receive the first byte
SER mode: The $1^{2} \mathrm{C}$ transmitter/receiver will not acknowledge untul the synthesizer has powered-up. To power up the synthesizer, a parallel write sequence (Figure 7) must be made to the synthesizer by using external logic for the control lines; at least one line must be toggled, $\overline{\mathrm{CE}}$, while $\overline{\mathrm{W}}=0$ and $\overline{\mathrm{R}} / \mathrm{W}=1$.
The synthesizer can be set to permanent power-up by hardwired control pins ( $\overline{\mathrm{CE}}=0, \overline{\mathrm{R}}$ / $W=1, \bar{W}=0$ ).

## POWER-DOWN MODE

When BUSY $=0$ the synthesizer will be set to power-down In the power-down mode the status/command register will be retained.

In power-down mode the clock-oscillator is switched off. After initial $V_{D D}$ the synthesizer is in power-down mode.

## SER/PAR

SER/PAR is hard-wired to $V_{D D}$ or $V_{S S}$.

## HANDLING

All inputs and outputs are protected against electrostatic charge under normal handlıng conditions.


Figure 5. Interface Protocol

Timing Diagrams
The control signals CE, R/W and W have been specified to enable easy interface to
most microprocessors and microcomputers. For instance, with connection to an MAB8048
microcomputer, the R/W and W inputs can be used as the RD and WR strobe inputs.

TYPICAL CONNECTION OF CONTROL SIGNALS



Figure 6. Read Timing


Figure 7. Write Timing


Figure 8. Typical Application Configuration with Parallel Interface


Figure 9. Typical Application Configuration with Series Interface


Figure 10. An Example of an Output Configuration


Figure 11. Oscillator Clock Configurations

## Signetics

Linear Products

## DESCRIPTION

The SAA1099 is a monolithic integrated circuit designed for generation of stereo sound effects and music synthesis.

## FEATURES

- Six frequency generators eight octaves per generator; 256 tones per octave
- Two noise generators
- Six noise/frequency mixers
- Twelve amplitude controllers
- Two envelope controllers
- Two 6-channel mixers/current sink analog output stages
- TTL input compatible
- Readily interfaces to 8-bit microcontroller
- Minimal peripheral components
- Simple output filtering


## APPLICATIONS

- Consumer games systems
- Home computers
- Electronic organs
- Arcade games
- Toys
- Chimes/alarm clocks


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| $18-$ Pın Plastıc DIP (SOT-102CS) | 0 to $+70^{\circ} \mathrm{C}$ | SAA1099PN |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage (Pın 18) | -03 to +7.5 | V |
| $\begin{aligned} & V_{1} \\ & V_{1} \end{aligned}$ | Maximum input voltage at $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | $\begin{gathered} -0.3 \text { to }+75 \\ -0.5 \text { to } 7.5 \end{gathered}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |
| 10 | Maxımum output current | 10 | mA |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | 450 | mW |
| TSTG | Storage temperature range | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Operatıng ambient temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $V_{E S}$ | Electrostatic handing ${ }^{1}$ | -1000 to +1000 | V |

## NOTE:

1 Equivalent to discharging a 250 pF capacitor through a $1 \mathrm{k} \Omega$ series resistor

Stereo Sound Generator for

## BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS $V_{D D}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply |  |  |  |  |  |
| $V_{D D}$ | Supply voltage | 4.5 | 5.0 | 5.5 | V |
| IDD | Supply current |  | 55 | 90 | mA |
| $l_{\text {REF }}$ | Reference current ${ }^{1}$ | 100 | 250 | 400 | $\mu \mathrm{A}$ |
| Inputs |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage HIGH | 2.0 |  | 6.0 | V |
| $\mathrm{V}_{\text {IL }}$ | Input voltage LOW | -0.5 |  | 0.8 | V |
| $\pm \mathrm{l}_{\mathrm{LI}}$ | Input leakage current |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input capacitance |  |  | 10 | pF |
| Outputs |  |  |  |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{7-9} \\ & \mathrm{C}_{\mathrm{O}} \\ & \mathrm{C}_{\mathrm{L}} \\ & -\mathrm{I}_{\mathrm{LO}} \\ & \hline \end{aligned}$ | DTACK (open-drain) ${ }^{2}$ <br> Output voltage LOW at $\mathrm{l}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ <br> Voltage on Pin 7 (OFF state) <br> Output capacitance (OFF state) <br> Load capacitance <br> Output leakage current (OFF state) | $\begin{gathered} 0 \\ -0.3 \end{gathered}$ |  | $\begin{gathered} 0.4 \\ 6.0 \\ 10 \\ 150 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{pF} \\ \mathrm{pF} \\ \mu \mathrm{~A} \end{gathered}$ |
| Audio outputs (Pins 4 and 5) |  |  |  |  |  |
| $\mathrm{I}_{01} \mathrm{I}_{\mathrm{REF}}$ <br> $\mathrm{I}_{06} / 6 \times \mathrm{I}_{\text {REF }}$ | With fixed $\mathrm{I}_{\text {REF }}{ }^{3}$ One channel on Six channels on | $\begin{aligned} & 90 \\ & 85 \end{aligned}$ |  | $\begin{aligned} & 125 \\ & 120 \end{aligned}$ | $\begin{aligned} & \text { \% } \\ & \% \end{aligned}$ |
| $\begin{aligned} & I_{01} / I_{\text {REF }} \\ & I_{06} / 6 \times I_{\text {REF }} \\ & I_{01} \\ & I_{06} \end{aligned}$ | With $I_{\text {REF }}=250 \mu A ; R_{L}=1.1 \mathrm{k} \Omega( \pm 5 \%)$ <br> One channel on <br> Six channels on Output current one channel on Output current six channels on | $\begin{gathered} 95 \\ 90 \\ 238 \\ 1.38 \end{gathered}$ |  | $\begin{aligned} & 115 \\ & 110 \\ & 288 \\ & 1.65 \\ & \hline \end{aligned}$ | $\begin{aligned} & \% \\ & \% \\ & \mu \mathrm{~m} \\ & \mathrm{~mA} \end{aligned}$ |
| $\begin{aligned} & I_{01} \\ & \mathrm{l}_{06} \end{aligned}$ | With resistor supplying $I_{\text {REF }}{ }^{4}$ Output current one channel on Output current six channels on | $\begin{aligned} & 155 \\ & 0.94 \end{aligned}$ |  | $\begin{aligned} & 270 \\ & 1.65 \end{aligned}$ | $\mu \mathrm{A}$ mA |
| $\mathrm{R}_{\mathrm{L}}$ | Load resistance | 600 |  |  | $\Omega$ |
| - LO | DC leakage current all channels off |  |  | 10 | $\mu \mathrm{A}$ |
| $\pm$ lomax | Maximum current difference between left and right current sinks ${ }^{5}$ |  |  | 15 | \% |
| S/N | Signal-to-noise ratio ${ }^{6}$ |  | TBD |  | dB |

## Stereo Sound Generator for Sound Effects and Music Synthesis

AC ELECTRICAL CHARACTERISTICS $V_{D D}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$; timing measurements taken at 2.0 V for a logic 1 and 0.8 V for a logic 0 , unless otherwise specified (see waveforms Figures 1 and 2)

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Bus interface timing (see Figure 1) |  |  |  |  |  |
| $\mathrm{t}_{\text {ASC }}$ | AO setup time to $\overline{\mathrm{CS}}$ fall | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{csw}}$ | $\overline{\mathrm{CS}}$ LOW to $\overline{\mathrm{WR}}$ fall | 30 |  |  | ns |
| $t_{\text {ASW }}$ | AO setup time to $\overline{\mathrm{WR}}$ fall | 50 |  |  | ns |
| $t_{\text {WL }}$ | $\overline{\text { WR LOW time }}$ | 100 |  |  | ns |
| $t_{\text {BSW }}$ | Data bus valid to $\overline{\mathrm{WR}}$ rise | 100 |  |  | ns |
| $t_{\text {DFW }}$ |  | 0 |  | 85 | ns |
| $t_{\text {AHW }}$ | AO hold time from WR HIGH | 0 |  |  | ns |
| $\mathrm{t}_{\text {CHW }}$ | $\overline{\text { CS }}$ hold time from $\overline{\text { WR }}$ HIGH | 0 |  |  | ns |
| $\mathrm{t}_{\text {DHW }}$ | Data bus hold time from WR HIGH | 0 |  |  | ns |
| torw | $\overline{\text { DTACK }}$ rise delay from $\overline{\text { WR }}$ HIGH | 0 |  | 100 | ns |
| $\mathrm{t}_{\mathrm{Cr}}$ | Bus cycle time ${ }^{8}$ | 2 CP |  |  |  |
| $\mathrm{t}_{\mathrm{CY}}$ | Bus cycle time ${ }^{9}$ | 8CP |  |  |  |
| Clock input timing (see Figure 2) |  |  |  |  |  |
| tcle | Clock period | 120 | 125 | 255 | ns |
| $\mathrm{t}_{\text {HIGH }}$ | Clock LOW time | 55 |  |  | ns |
| tLow | Clock HIGH time | 55 |  |  | ns |

NOTES:
1 Using an external constant current generator to provide a nominal $I_{\text {REF }}$ or external resistor connected to $V_{D D}$
2 This output is short-circuit protected to $V_{D D}$ and $V_{S S}$
3 Measured with $I_{\text {REF }}$ a constant value between 100 and $400 \mu \mathrm{~A}$, load resistance ( $\mathrm{R}_{\mathrm{L}}$ ) allowed to match E24 (5\%) in all applications via

$$
R_{L}=\frac{027775 \pm 003611}{I_{\mathrm{REF}}}
$$

4 Measured with $R_{\text {REF }}=10 \mathrm{k} \Omega( \pm 5 \%)$ connected between $I_{\text {REF }}$ and $V_{D D}, R_{L}=820 \Omega( \pm 5 \%)$, OUTR and OUTL short-circuit protected to $V_{S S}$
5 Left and right outputs must be driven with identical configuration
6 Sample tested value only
7 This timing parameter only applies when no wait states are required, otherwise, parameter is invalid
8 The minimum bus cycle time of two clock periods is for loading all registers except the amplitude registers
9 The minimum bus cycle time of eight clock periods is for loading the amplitude registers in a system using $\overline{\text { DTACK it is possible to achieve minimum times of }}$ 500 ns Without DTACK the parameter given must be used


Stereo Sound Generator for Sound Effects and Music Synthesis

## FUNCTIONAL DESCRIPTION

The following sections provide a detailed functional description of the SAA1099 as shown in the block diagram.

## Frequency Generators

Six frequency generators can each select one of 8 octaves and one of 256 tones within an octave. A total frequency range of 30 Hz to 7.74 kHz is available. The outputs may also control nosse or envelope generators. All frequency generators have an enable bit which switches them on and off, making it possible to preselect a tone and to make it inaudible when required.

The frequency ranges per octave are:

| Octave | Frequency range |
| :---: | :--- |
| 0 | 30 Hz to 60 Hz |
| 1 | 60 Hz to 122 Hz |
| 2 | 122 Hz to 244 Hz |
| 3 | 244 Hz to 488 Hz |
| 4 | 489 Hz to 976 Hz |
| 5 | 978 Hz to 1.95 kHz |
| 6 | 1.95 kHz to 3.90 kHz |
| 7 | 3.91 kHz to 7.81 kHz |

## Noise Generators

The two noise generators both have a programmable output. This may be a software controlled noise via one of the frequency controlled generators or one of three predefined noises. There is no tone produced by the frequency generator when it is controlling the noise generator. The noise produced is based on double the frequency generator output, i.e., a range of 61 Hz to 15.6 kHz . In the event of a pre-defined noise being chosen, the output of noise generator 0 can be mixed with frequency generator 0,1 and 2 ; and the output of noise generator 1 can be mixed with frequency generator 3,4 , and 5 . In order to produce an equal level of noise and tone outputs (when both are mixed) the amplitude of the tone is increased. The three predefined noises are based on a clock frequency of $7.8 \mathrm{kHz}, 15.6 \mathrm{kHz}$ or 31.25 kHz .

## Noise/Frequency Mixers

There are six noise/frequency mixers, each with four selections:

- Channel off
- Frequency only
- Noise only
- Noise and frequency

Each mixer channel has one of the frequency generator outputs fed to it. Three channels use noise generator 0 and the other three use noise generator 1 .

## Amplitude Controllers

Each of the six channel outputs from the mixer is split up into a right and left component giving effectively twelve amplitude controllers. An amplitude of 16 possible levels is assigned to each of the twelve signals. With this configuration a stereo effect can be achieved by varying only the amplitude component. The moving of a sound from one channel to the other requires, per tone, only one update of the amplitude register contents.

When an envelope generator is used, the amplitude levels are restricted. The number of levels available is then reduced to eight. This is achieved by disabling the least significant bit (LSB) of the amplitude control.

## Envelope Controllers

Two of the six tone generators are under envelope control. This applies to both the left and right outputs from the tone generator.
The envelope has the following eight possible modes:

- Amplitude is zero
- Single attack
- Single decay
- Single attack-decay (triangular)
- Maximum amplitude
- Continuous attack
- Continuous decay
- Continuous attack-decay

The timing of the envelope controllers is programmable using one of the frequency generators (see Block Diagram). When the envelope mode is selected for a channel its control resolution is halved for that channel from 16 levels to 8 levels by rounding down to the nearest even level.

There is also the capability of controlling the 'right' component of the channel with inverse of the 'left' component, which remains as programmed.

A direct enable permits the start of an envelope to be defined, and also allows termination of an envelope at any time. The envelope rate may be controlled by a frequency channel (see Block Diagram), or by the microprocessor writing to the address buffer register. If the frequency channel controlled is OFF ( $\mathrm{NE}=\mathrm{FE}=0$ ) the envelope will appear at the output, which provides an alternative 'nonsquare' tone capability. In this event, the frequency will be the envelope rate which, provided the rate is from the frequency channel, will be a maximum of 1 kHz . Higher frequencies of up to 2 kHz can be obtained by the envelope resolution being halved from 16 levels to 8 levels. Rates quoted are based on the input of an 8 MHz clock.

## Six-Channel Mixers/Current Sink Analog Output Stages

Six channels are mixed together by the two mixers, allowing each one to control one of six equally weighted current sinks to provide a seven level analog output.

## Command/Control Select

In order to simplify the microprocessor interface, the command and control information is multiplexed. To select a register in order to control frequencies, amplitudes, etc., the command register has to be loaded. The contents of this register determine to which register the data is written in the next control cycle. If a continuous update of the control register is necessary, only the control information has to be written (the command information does not change).

If the command/control select (AO) is logic 0 , the byte transfer is control; if AO is logic 1 , the byte transfer is command.

## Interface to Microprocessor

The SAA1099 is a data bus based 1/O peripheral. Depending on the value of the command/control signal (A0) the $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ signals control the data transfer from the microprocessor to the SAA1099. The data transfer acknowledge (DTACK) indicates that the data transfer is completed. When, during the write cycle, the microprocessor recognizes the DTACK, the bus cycle will be completed by the processor.


Figure 2. Clock Input Waveform

## APPLICATION INFORMATION

## Device Operation

The SAA1099 uses pulse-width modulation to achieve amplitude and envelope levels. The twelve signals are mixed in an analog format ( 6 'left' and 6 'right') before leaving the chip. The amplitude and envelope signals chop the output at a minimum rate of 62.5 kHz , compared with the highest tone output of 7.74 kHz . Simple external low-pass filtering is used to remove the high frequency components.
Rates quoted are based on the input of an 8 MHz clock.
A data bus-based write only structure is used to load the on-board registers. The data bus is used to load the address for a register, and subsequently the data to that register. Once the address is loaded, multiple data loads to that register can be performed.

Table 1. External Memory Map

| SELECT <br> A0 |  |  |  |  |  |  | OPERATIONS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 |  | D0 |  |
| 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Data for internal registers <br> Internal register address |

NOTE:
Where $\mathrm{X}=$ don't care state.

The selection of address or data is made by the single address bit AO, as shown in register maps Table 1 and Table 2.
The bus control signals $\overline{W R}$ and $\overline{C S}$ are designed to be compatible with a wide range of microprocessors. A $\overline{\text { DTACK }}$ output is included to optımize the interface with an S68000 series microprocessor. In most bus cycles $\overline{\text { DTACK }}$ will be returned immediately. This applies to all register address load cycles and all except amplitude data load cycles. With respect to amplitude data, a number of wait cycles may need to be performed, depending on the time since the previous amplitude load. $\overline{\text { DTACK }}$ will indicate the number of required waits.

## Register Description (See Tables 2 and 3)

The amplitudes are assigned with 'left' and 'right' components in the same byte, on a channel-by-channel basis. The spare locations that are left between blocks of registers
is to allow for future expansion, and should be written as zeroes. The tone within an octave is defined by eight bits and the octave by three bits. Note that octaves are pared ( $0 / 1$, $2 / 3$, etc ). The frequency and noise enables are grouped together for ease of programming The controls for noise 'color' (clock rate) are grouped in one byte.

The envelope registers are positioned in adjacent locations. There are two types of envelope controls: direct actıng controls and buffered controls The direct actıng controls always take immediate effect, and are:

- Envelope enable (reset)
- Envelope resolution (16/8 level)

The buffered controls are acted upon only at the times shown in Figure 3 and control selection of:

- Envelope clock source
- Waveform type
- Inverted/non-ınverted 'right' component

Stereo Sound Generator for Sound Effects and Music Synthesis

Table 2. Internal Register Map

| REGISTER ADDRESS | DATA BUS INPUTS |  |  |  |  |  |  |  | OPERATIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 00 | AR03 | AR02 | AR01 | AR00 | AL03 | AL02 | AL01 | ALOO | Amplitude 0 right channel; left channel |
| 01 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Amplitude 1 right/left |
| 02 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | Amplitude 2 right/left |
| 03 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | Amplitude $3 \mathrm{right/left}$ |
| 04 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | Amplitude 4 right/left |
| 05 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | Amplitude 5 right/left |
| 06 | x | X | X | X | X | X | X | X |  |
| 07 | X | X | X | X | X | X | X | X |  |
| 08 | F07 | F06 | F05 | F04 | F03 | F02 | F01 | FOO | Frequency of tone 0 |
| 09 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Frequency of tone 1 |
| OA | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | Frequency of tone 2 |
| OB | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | Frequency of tone 3 |
| ${ }^{0} \mathrm{C}$ | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | Frequency of tone 4 |
| OD | F57 | F56 | F55 | F54 | F53 | F52 | F51 | F50 | Frequency of tone 5 |
| OE | X | x | X | X | X | X | X | X |  |
| OF | X | X | X | x | X | X | X | X |  |
| 10 | X | 012 | 011 | 010 | X | 002 | 001 | 000 | Octave 1; octave 0 |
| 11 | X | 032 | 031 | 030 | X | 022 | 021 | 020 | Octave 3; octave 2 |
| 12 | X | 052 | 051 | 050 | X | 042 | 041 | 040 | Octave 5; octave 4 |
| 13 | X | X | X | X | X | X | X | X |  |
| 14 | X | X | FE5 | FE4 | FE3 | FE2 | FE1 | FEO | Frequency enable |
| 15 | X | X | NE5 | NE4 | NE3 | NE2 | NE1 | NEO | Noise enable |
| 16 | X | X | N11 | N10 | X | X | N01 | N00 | Noise generator 1 ; Noise generator 0 |
| 17 | x | x | X | X | X | X | x | X |  |
| 18 | E07 | X | E05 | E04 | E03 | E02 | E01 | E00 | Envelope generator 0 |
| 19 | E17 | X | E15 | E14 | E13 | E12 | E11 | E10 | Envelope generator 1 |
| 1A | X | X | X | X | X | X | X | X |  |
| 1B | X | X | X | X | X | X | X | X |  |
| 1 C | X | X | X | X | X | X | X | SE | Sound enable (all channels) |
| 1D | X | X | X | $x$ | X | X | X | X |  |
| 1 E | x | x | x | x | X | x | x | x |  |
| 1F | X | X | X | X | X | X | X | X |  |

NOTE:
Where:
All don't cares ( X ) should be written as zeroes.
00 to 1 F block of registers repeats eight times in the block between addresses 00 to FF (full internal memory map).

## Stereo Sound Generator for

## Sound Effects and Music Synthesis

## Table 3. Register Description

| BIT | DESCRIPTION |
| :---: | :---: |
| ARn3; ARn2; ARn1; ARn0 $(n=0.5)$ | 4 bits for amplitude control of right channel 0000 minimum amplitude (off) 1111 maximum amplitude |
| ALn3; ALn2; <br> ALn1, ALn0 $(n=0.5)$ | 4 bits for amplitude control of left channel <br> 0000 minımum amplitude (off) <br> 1111 maximum amplitude |
| Fn7 to Fn0 $(n=0.5)$ | 8 bits for frequency control of the six frequency generators 00000000 lowest frequency 11111111 highest frequency |
| On2; On1; Ono ( $\mathrm{n}=0.5$ ) | 3 bits for octave control |
| $\begin{aligned} & \text { FEn } \\ & (\mathrm{n}=0.5) \end{aligned}$ | Frequency enable bit (one tone per generator) FEn $=0$ indicates that frequency ' $n$ ' is off |
| $\begin{aligned} & \text { NEn } \\ & (\mathrm{n}=0.5) \end{aligned}$ | Noise enable bit (one tone per generator) NEn $=0$ indicates that noise ' $n$ ' is off |
| Nn1; Nn0 $(\mathrm{n}=0.1)$ | 2 bits for noise generator control. <br> These bits select the noise generator rate (noise 'color') <br> $\mathrm{Nn} 1 \quad \mathrm{NnO}$ Clock frequency ( kHz ) <br> $\begin{array}{lll}0 & 0 & 31.3 \\ 0 & 1 & 156\end{array}$ <br> $\begin{array}{lll}0 & 1 & 15.6 \\ 1 & 0 & 7.6\end{array}$ <br> $\begin{array}{llll}1 & 0 & 7.6 \\ 1 & 1 & 61 \text { to } 15.6 \text { (frequency generator } 0 / 2 \text { ) }\end{array}$ |

Stereo Sound Generator for

Table 3. Register Description (Continued)

| BIT | DESCRIPTION |
| :---: | :---: |
| En7; <br> En5 to En0 $(n=0.1)$ | ```7 bits for envelope control En0 0 Left and right component have the same envelope 1 Right component has inverse of envelope that is applied to left component En3 En2 En2  0 llll 0}00\mathrm{ Single triangular 0}1\mathrm{ Repetitive triangular 1 0 Single attack 1 1 Repettive attack En4 4 bits for envelope control (maxımum frequency =976Hz) 3 bits for envelope control (maxımum frequency = 1.95kHz) En5 0 Internal envelope clock (frequency generator 1 or 4) 1 External envelope clock (address write pulse) En7 0 Reset (no envelope control) 1 Envelope control enable``` |
| SE | SE sound enable for all channels (reset on power-up to 0 ) <br> 0 All channels disabled <br> 1 All channels enabled |

NOTE:
All rates given are based on the input of an 8 MHz clock

## Stereo Sound Generator for

## Sound Effects and Music Synthesis



Figure 3. Envelope Waveforms

Stereo Sound Generator for Sound Effects and Music Synthesis


## Linear Products

INDEX
Substrate Design Guidelines for Surface Mounted Devices. ..... 9-3
Test and Repair ..... 9-14
Fluxing and Cleaning ..... 9-17
Thermal Considerations for Surface-Mounted Devices ..... 9-22
Package Outlines for Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC,
NE, SA, SE, SG, $\mu \mathrm{A}$ and UC ..... 9-35
Package Outlines for Prefixes HEF, OM, PCF, PNA, SAA, TDA, TDD and TEA ..... 9-51

## Signetics

## Linear Products

## INTRODUCTION

SMD technology embodies a totally new automated circuit assembly process using a new generation of electronic components: surface-mounted devices (SMDs). Smaller than conventional components, SMDs are placed onto the surface of the substrate, not through it like leaded components. And from this, the fundamental difference between SMD assembly and conventional throughhole component assembly arises; SMD component positioning is relative, not absolute.
When a through-hole (leaded) component is inserted into a PCB, either the leads go through the holes, or they don't. An SMD, however, is placed onto the substrate surface, its position only relative to the solderlands, and placement accuracy is therefore influenced by variations in the substrate track pattern, component size, and placement machine accuracy.

Other factors influence the layout of SMD substrates. For example, will the board be a mixed-print (a combination of through-hole components and SMDs) or an all-SMD design? Will SMDs be on one side of the substrate or both? And there are process considerations, such as: what type of machine will place the components and how will they be soldered?

Using our expertise in the world of SMD technology, this section draws upon applied research in the area of substrate design and manufacture, and presents the basic guidelines to assist the designer in making the transition from conventional through-hole PCB assembly to SMD substrate manufacture.

## Designing With SMD

SMD technology is penetrating rapidly into all areas of modern electronic equipment manufacture - in professional, industrial, and consumer applications. Boards are made with conventional print-and-etch PCBs, multilayer boards with thick film ceramic substrates, and with a host of new materials specially developed for SMD assembly.
However, before substrate layout can be attempted, footprints for all components must be defined. Such a footprint will include the combination of patterns for the copper solderlands, the solder resist, and, possibly, the solder paste. So the design of a substrate breaks down into two distinct areas: the SMD footprint definition, and the layout and track routing for SMDs on the substrate.

## Substrate Design Guidelines for Surface-Mounted Devices

Each of these areas is treated individually; first, the general aspects of SMD technology, including substrate configurations, placement machines, and soldering techniques, are discussed.

## Substrate Configurations

SMD substrate assembly configurations are classified as:
Type I - Total surface mount (all-SMD); substrates with no through-hole components at all. SMDs of all types (SM integrated circuits, discrete semiconductors, and passive devices) can be mounted either on one side, or both sides, of the substrate. See Figure 1a.
Type IIA - Double-sided mixed-print; substrates with both through-hole components and SMDs of all types on the top, and smaller SMDs (transistors and passives) on the bottom. See Figure 1 b.

Type IIB - Underside attachment mixedprint; the top of the substrate is dedicated exclusively to through-hole components, with smaller SMDs (transistor and passives) on the bottom. See Figure 1c.
Although the all-SMD substrate will ultimately be the cheapest and smallest variation as there are no through-hole components, it's the mixed-print substrate that many manufacturers will be looking to in the immediate future, for this technique enjoys most of the advantages of SMD assembly and overcomes the problem of non-availability of some components in surface-mounted form.
The underside attachment variation of the mixed-print (type IIB - which can be thought of as a conventional through-hole assembly with SMDs on the solder side) has the added advantages of only requiring a single-sided, print-and-etch PCB and of using the established wave soldering technique. The all-SMD and mixed-print assembly with SMDs on both sides require reflow or combination wave/ reflow soldering, and, in most cases, a dou-ble-sided or multilayer substrate.
The relatively small size of most SMD assemblies compared with equivalent through-hole designs means that circuits can often be repeated several times on a single substrate. This multiple-circuit substrate technique (shown in Figure 2) further increases production efficiency.

c. Type IIB - Mixed-Print (Underside Attachment) Substrate

Figure 1


Figure 2. Multiple-Circuit Substrate

## Mixed Prints

The possibility of using a partitioned design should be investigated when considering the mixed-print substrate option. For this, part of the circuit would be an all-SMD substrate, and the remainder a conventional through-hole

## Substrate Design Guidelines for Surface-Mounted Devices

PCB or mıxed-prınt substrate. This allows the circuit to be broken down into, for example, high and low power sections, or high and low frequency sections.

## Automated SMD Placement Machines

The selection of automated SMD placement machines for manufacturing requirements is an issue reaching far beyond the scope of this section. However, as a guide, the four main placement technıques are outlined. They are-
In-Line Placement - a system with a series of dedicated pick-and-place units, each placing a single SMD in a preset position on the substrate. Generally used for small circuits with few components. See Figure 3a.
Sequential Placement - a single pick-andplace unit sequentially places SMDs onto the substrate. The substrate is positioned below the pick-and-place unit using a computercontrolled $X-Y$ moving table (a "software programmable" machıne). See Figure 3b.
Simultaneous Placement - places all SMDs in a single operation. A placement module (or station), with a number of pick-and-place units, takes an array of SMDs from the packagıng medium and simultaneously places them on the substrate. The pick and place units are guided to their substrate location by a program plate (a 'hardware programmable" machine), or by softwarecontrolled X-Y movement of substrate and/or pick-and-place units. See Figure 3c.
Sequential/Simultaneous Placement - a complete array of SMDs is transferred in a single operation, but the pick-and-place units within each placement module can place all devices simultaneously, or individually (sequentially). Positioning of the SMDs is soft-ware-controlled by moving the substrate on an $X-Y$ moving table, by $X-Y$ movement of the pick-and-place units, or by a combination of both. See Figure 3d.

All four technıques, although differing in detail, use the same two basic steps: picking the SMD from the packaging medium (tape, magazine, or hopper) and placing it on the substrate. In all cases, the exact location of each SMD must be programmed into the automated placement machine.

## Soldering Techniques

The SMD-populated substrate is soldered by conventional wave soldering, reflow soldering, or a combination of both wave and reflow soldering. These techniques are covered at length in another publication entitled SMD Soldering Techniques, but, briefly, they can be described as follows:

Wave Soldering - the conventional method of soldering through-hole component assem-


Figure 3
blies where the substrate passes over a wave (or more often, two waves) of molten solder. This technıque is favored for mixed-print assemblies with through-hole components on the top of the substrate, and SMDs on the bottom.
Reflow Soldering - a technique origınally developed for thick-film hybrid circuits using a solder paste or cream (a suspension of fine solder particles in a sticky resin-flux base) applied to the substrate which, after component placement, is heated and causes the solder to melt and coalesce. This method is predominantly used for Type I (all-SMD) assemblies.

Combination Wave/Reflow Soldering - a sequential process using both the foregoing techniques to overcome the problems of soldering a double-sided mixed-print substrate with SMDs and through-hole components on the top, and SMDs only on the bottom. (Type IIB).

## Footprint Definition

An SMD footprint, as shown in Figure 4, consists of:

- A pattern for the (copper) solderlands
- A pattern for the solder resist
- If applicable, a pattern for the solder cream.
The design for the footprint can be represented as a set of nominal coordinates and dımensions. In practice, the actual coordinates of each pattern will be distributed around these nominal values due to positioning and processing tolerances. Therefore, the coordınates are stochastic; the actual values form a probability distribution, with a mean value (the nominal value) and a standard deviation.

The coordinates of the SMD are also stochastic. This is due to the tolerances of the actual component dimensions and the positional errors of the automated placement machine.
The relative positions of solderland, solder resist pattern, and SMD, are not arbitrary. A number of requirements may be formulated concerning clearances and overlaps. These include:

- Limiting factors in the production of the patterns (for example, the spacing between solderlands or tracks has a mınımum value)


## Substrate Design Guidelines for Surface-Mounted Devices



Figure 4. Component Lead, Solder Land, Solder Resist, and Solder Cream 'Footprint'"

- Requirements concerning the soldering process (for example, the solderlands must be free of solder resist)
- Requirements concerning the quality of the solder joint (for example, the solderland must protrude from the SMD metallization to allow an appropriate solder meniscus)

Mathematical elaboration of these requirements and substitution of values for all tolerances and other parameters lead to a set of inequalities that have to be solved simultaneously. To do this manually using worstcase design is not considered realistic. A better approach is to use a statistical analysis; although this requires a complex computer program, it can be done.

Such an approach may deliver more than one solution, and, if this is so, then the optimal solution must be determined. Optimization is achieved by setting the following objective find the solution that:

- Minimizes the area occupied by the footprint
- Maximizes the number of tracks between adjacent solderlands.
The final SMD footprint design also depends on the soldering process to be used. The requirements for a wave-soldered substrate differ from those for a reflow-soldered substrate, so each is discussed individually.


## Footprints for Wave Soldering

To determine the footprint of an SMD for a wave-soldered substrate, consider four main interactive factors:

- The component dimensions plus tolerances - determined by the component manufacturer
- The substrate metallization - positional tolerance of the solderland with respect to a reference point on the substrate
- The solder resist - positional tolerance of the solder resist pattern with respect to the same reference point
- The placement tolerance - the ability of an automated placement machine to accurately position the SMD on the substrate.

The coordinates of patterns and SMDs have to meet a number of requirements. Some of these have a general validity (the minımum overlap of SMD metallization and solderland) and avalable space for solder meniscus. Others are specifically required to allow successful wave soldering. One has to take into account factors like the "shadow effect' (missing of joints due to high component bodies), the risk of solder bridging, and the available space for a dot of adhesive.

## The "Shadow Effect"

In wave soldering, the way in which the substrate addresses the wave is important. Unlike wave soldering of conventional printed boards where there are no component bodies to restrict the wave's freedom to traverse across the whole surface, wave soldering of SMD substrates is inhibited by the presence of SMDs on the solder-side of the board. The solder is forced around and over the SMDs as shown in Figure 5a, and the surface tension
of the molten solder prevents its reaching the far end of the component, resulting in a dryjoint downstream of the solder flow. This is known as the "shadow effect."

The shadow effect becomes critical with high component bodies. However, wetting of the solderlands during wave soldering can be improved by enlarging each land as shown in Figure 5b. The extended substrate metallization makes contact with the solder and allows it to flow back and around the component metallization to form the joint.

The use of the dual-wave soldering technique also partally alleviates this problem because the first, turbulent wave has sufficient upward pressure to force solder onto the component metallization, and the second, smooth wave 'washes' the substrate to form good fillets of solder. Similarly, oil on the surface of the solder wave lowers the surface tension, (which lessens the shadow effect), but this technique introduces problems of contaminants in the solder when the oil decomposes.

## Footprint Orientation

The orientation of SO (small outline) and VSO (very small outline) ICs is critical on wavesoldered substrates for the prevention of solder bridge formation. Optimum solder penetration is achieved when the central axis of the IC is parallel to the flow of solder as shown in Figure 6a. The SO package may also be transversely oriented, as shown in Figure 6 b , but this is totally unacceptable for the VSO package.

## Solder Thieves

Even with parallel mounted SO and VSO packages, solder bridges have a tendency to form on the leads downstream of the solder flow. The use of solder thieves (small squares of substrate metallization), shown in Figure 7 for a 40-pin VSO, further reduces the likelihood of solder-bridge formation.

## Substrate Design Guidelines for Surface-Mounted Devices



Figure 6


Figure 7. Example of Solder Thieves for VSO-40 Footprints (Dims in mm)


Figure 8. Misaligned Placement of SO Package Increases the Possibility of Solder Bridging

## Placement Inaccuracy

Another major cause of solder bridges on SO ICs and plastic leaded chip carriers (PLCCs) is a slight misalignment as shown in Figure 8. The close spacing of the leads on these devices means that any inaccuracy in placement drastically reduces the space between
adjacent pins and solderlands, thus increasing the chance of solder bridges forming.

## Dummy Tracks for Adhesive Application

For wave soldering, an adhesive to affix components to the substrate is required. This is necessary to hold the SMDs in place between the placement operation and the soldering process (this technique is covered at length in another publication entitled Adhesive Application and Curing).

The amount of adhesive applied is critical for two reasons: first, the adhesive dot must be high enough to reach the SMD, and, second, there mustn't be too much adhesive which could foul the solderland and prevent the formation of a solder joint. The three parameters governing the height of the adhesive dot are shown in Figure 9. Although this diagram illustrates that the minimum requirement is $C>A+B$, in practice, $C>2(A+B)$ is more realistic for the formation of a good strong bond.

Taking these parameters in turn, the substrate metallization height (A) can range from about $35 \mu \mathrm{~m}$ for a normal print-and-etch PCB to $135 \mu \mathrm{~m}$ for a plated through-hole board. And the component metallization height (B) (on 1206 -size passive devices, for example) may differ by several tens of microns. Therefore, $A+B$ can vary considerably, but it is desirable to keep the dot height (C) constant for any one substrate.
The solution to this apparent problem is to route a track under the device as shown in Figure 10. This will eliminate the substrate metallization height (A) from the adhesive dot-height criteria. Quite often, the high component density of SMD substrates necessitates the routing of tracks between solderlands, and, where it does not, a short dummy track should be introduced.

For bonding small outline (SO) ICs to the substrate, two dots of adhesive are sufficient for SO-8, -14, and -16 packages, but the SOL-$20,-24,-28$, and VSO-40 packages need three dots. The through-tracks (or dummy tracks) must be positioned beneath the IC accordingly to support the adhesive dots.


## NOTES:

A = Substrate metallization height
$B=$ SMD metallization height
$C=$ Height of adhesive dot
Figure 9. Adhesive Dot Height Criteria

## Footprints for Reflow Soldering

To determine the footprint of an SMD for a reflow-soldered substrate, there are now five interactive factors to consider: the four that affect the wave solder footprints (although the solder resist may be omitted), plus an additional factor relating to the solder cream application (the positional tolerance of the screen-printed solder cream with respect to the solderlands).

## Solder Cream Application

In reflow soldering, the solder cream (or paste) is applied by pressure syringe dispensing or by screen printing. For industrial purposes, screen printing is the favored technique because it is much faster than dispensing.

## Screen Printing

A stainless steel mesh coated with emulsion (except for the solderland pattern where cream is required) is placed over the substrate. A squeegee passes across the screen and forces solder cream through the uncoated areas of the mesh and onto the solderland. As a result, dots of solder cream of a given height and density (in mg/mm ${ }^{2}$ ) are produced.

There is an optimum amount of solder cream for each joint. For example, the solder cream requirements for the C1206 SM capacitor are around 1.5 mg per end; the SO IC requires between 0.5 and 0.75 mg per lead.

The solder cream density, combined with the required amount of solder, makes a demand upon the area of the solderland (in $\mathrm{mm}^{2}$ ). The footprint dimensions for the solder cream pattern are typically identical to those for the solderlands.

## Substrate Design Guidelines for Surface-Mounted Devices



Figure 10. Through-Track or Dummy Track to Modify Dot Height Criteria

## Floating

One phenomenon sometimes observed on reflow-soldered substrates is that known as 'floating" (or 'swimming'). This occurs when the solder paste reflows, and the force exerted by the surface tension of the now molten solder "pulls" the SMD to the center of the solderland.
When the solder reflows at both ends simultaneously, the swimming phenomenon results in the SMD self-centering on the footprint as the forces of surface tension fight for equilibrıum. Although this effect can remove minor positional errors, it's not a dependable feature and cannot be relied upon. Components must always be positioned as accurately as possible.

## Footprint Dimensions

The following diagrams (Fig. 11 to 19) show footprint dimensions for SO ICs, the VSO-40 package, PLCC packages, and the range of surface-mounted transistors, diodes, resistors, and capacitors. All dimensions given are based on the criteria discussed in these guidelines.

Please note - these footprints are based on our experience with both experimental and actual production substrates and are reproduced for guidance only. Research is constantly going on to cover all SMDs currently available and those planned for in the future, and data will be published when in it becomes available.



Figure 12. Footprints for VSO ICs


## Substrate Design Guidelines for Surface-Mounted Devices



Figure 14. Footprints for SOT-23 Transistors


Figure 17. Footprints for ReflowSoldered SOT-143 Transistors


Figure 15. Footprints for SOD-80 Diodes


Figure 18. Footprints for ReflowSoldered Surface-Mounted Resistors and Ceramic Multilayer Capacitors


Figure 16. Footprints for ReflowSoldered SOT-89 Transistors


Figure 19. Footprints for WaveSoldered Surface-Mounted Resistors and Ceramic Multilayer Capacitors

Substrate Design Guidelines for Surface-Mounted Devices

## Layout Considerations

Component orientation plays an important role in obtaining consistent solder-joint quality. The substrate layout shown in Figure 20 will result in significantly better solder joints than a substrate with SMD resistors and capacitors positioned parallel to the solder flow.

## Component Pitch

The minimum component pitch is governed by the maximum width of the component and the minimum distance between adjacent components. When defining the maximum component width, the rotational accuracy of the placement machine must also be considered. Figure 21 shows how the effective width of the SMD is increased when the component is rotated with respect to the footprint by angle $\phi^{\circ}$. (For clarity, the rotation is exaggerated in the illustration.)

The minimum permissible distance between adjacent SMDs is a figure based upon the gap required to avoid solder-bridging during the wave soldering process. Figure 22 shows how this distance and the maximum component width are combined to derive the basic expression for calculating the minimum pitch ( $\mathrm{F}_{\mathrm{MiN}}$ ).
As a guide, the recommended minimum pitches for various combinations of two sizes of SMDs, the R/C1206 and C0805 (R or C designating resistor or capacitor respectively; the number referring to the component size), are given in Table 1. These figures are statistically derived under certain assumed boundary conditions as follows:

- Positioning error $(\Delta \mathrm{p}) \pm 0.3 \mathrm{~mm} ;\left( \pm 0.012^{\prime \prime}\right)$
- Pattern accuracy $(\Delta \mathrm{q}) \pm 0.3 \mathrm{~mm}$; $\left( \pm 0.012^{\prime \prime}\right)$
- Rotational accuracy $(\phi) \pm 3^{\circ}$
- Component metallization/solderland overlap (MMIN) 0.1 mm ( $0.004^{\prime \prime}$ ) (Note this figure is only valid for wave soldering)
- The figure for the minimum permissible gap between adjacent components ( $\mathrm{G}_{\mathrm{MIN}}$ ) is taken to be $0.5 \mathrm{~mm}\left(0.020^{\prime \prime}\right)$.
As these calculations are not based on worstcase conditions, but on a statistical analysis of all boundary conditions, there is a certain flexibility in the given data.
For example, it is possible to position R/ C1206 SMDs on a 2.5 mm pitch, but the probability of component placements occurring with $\mathrm{G}_{\text {MIN }}$ smaller than 0.5 mm will increase; hence, the likelihood of solder-bridging also increases. Each application must be assessed on individual merit with regard to acceptable levels of rework, and so on.


Figure 20. Recommended Component Orientation for Wave-Soldered Substrates


NOTES:
$\phi=$ Component rotation with respect to footprint
$\mathrm{L} \sin \phi=$ Effective increase in width
$\mathrm{W} \sin \phi=$ Effective increase in length
Figure 21. The Influence of Rotation of the SMD With Respect to the Footprint

## Solderland/Via Hole

## Relationship

With reflow-soldered multilayer and doublesided, plated through-hole substrates, there must be sufficient separation between the via holes and the solderlands to prevent a solder
well from forming. If too close to a solder joint, the via hole may suck the molten solder away from the component by capillary action; this results in insufficient wetting of the joint.

## Substrate Design Guidelines for Surface-Mounted Devices



NOTES:
$\mathrm{W}_{\text {MAX }}=$ Maximum width of component
$\mathrm{G}_{\text {MIN }}=$ Mınımum permissible gap
$F_{\text {MIN }}=$ Minımum pitch
$P_{1}=$ Nominal position of component 1 (tolerance $\Delta p$ )
$\mathrm{P}_{2}=$ Nominal position of component 2 (tolerance $\Delta \mathrm{p}$ )
$F_{\text {MIN }}=W_{\text {MAX }}+2 \Delta p+G_{\text {MIN }}$
Figure 22. Criteria for Determining the Minimum Pitch of SMDs

Table 1. Recommended Pitch For R/C1206 and C0805 SMDs

| Combination | Component A | Component B |  |
| :---: | :---: | :---: | :---: |
|  |  | R/C1206 | C0805 |
|  | R/C1206 C0805 | $\begin{aligned} & 3.0\left(0.12^{\prime \prime}\right) \\ & 2.8\left(0.112^{\prime \prime}\right) \end{aligned}$ | $\begin{aligned} & 2.8\left(0.112^{\prime \prime}\right) \\ & 2.6\left(0.0104^{\prime \prime}\right) \end{aligned}$ |
|  | R/C1206 C0805 | $\begin{aligned} & 5.8\left(0.232^{\prime \prime}\right) \\ & 5.3\left(0.212^{\prime \prime}\right) \end{aligned}$ | $\begin{aligned} & 5.3\left(0.212^{\prime \prime}\right) \\ & 4.8\left(0.192^{\prime \prime}\right) \end{aligned}$ |
|  | R/C1206 C0805 | $\begin{aligned} & 4.1 \text { (0.164") } \\ & 3.6 \text { (0.144') } \end{aligned}$ | $\begin{aligned} & 3.7 \text { (0.148') } \\ & 3.0\left(0.12^{\prime \prime}\right) \end{aligned}$ |

## Solderland/Component Lead Relationship

Of special consideration for mixed-print substrate layout is the location of leaded components with respect to the SMD footprints and
the minimum distance between a protruding clinched lead and a conductor or SMD. Figure 23 shows typical configurations for R/C1206 SMDs mounted on the underside of a substrate with respect to the clinched leads
of a leaded component. Minimum distances between the clinched lead ends and the SMDs or substrate conductors are 1 mm ( $0.044^{\prime \prime}$ ) and 0.5 ( $0.022^{\prime \prime}$ ) respectively.

## Placement Machine Restrictions

There are two ways of looking at the distribution of SMDs on the substrate: uniform SMD placement and non-uniform SMD placement. With nonuniform placement, center-to-center dimensions of SMDs are not exact multiples of a predetermined dimension as shown in Figure 24a, so the location of each is difficult to program into the machine.

Uniform placement uses a modular grid system with devices placed on a uniform center-to-center spacing. (For example, 2.5 (0.1') or 5 mm (0.2') as shown in Figure 24b.) This placement has the distinct advantage of establishing a standard and enables the use of other automated placement machines for future production requirements without having to redesign boards.

## Substrate Population

Population density of SMDs over the total area of the substrate must also be carefully considered, as placement machine limitations can create a "lane" or "zone" that restricts the total number of components which can be placed within that area on the substrate.

For example, on a hardware-programmable simultaneous placement machine (see Figure 3c), each pick-and-place unit within the placement module can only place a component on the substrate in a restricted lane (owing to


Figure 23. Location of R/C1206 SMDs on the Underside of a MixedPrint Substrate with Respect to the Clinched Leads of Through-Hole Components (Dimensions in mm)

## Substrate Design Guidelines for Surface-Mounted Devices


a. Non-Uniform Component Placement


DF07390S

## b. Uniform Component Placement Figure 24

adjacent pick-and-place units), typically 10 to 12 mm ( $0.4^{\prime \prime}$ to $0.48^{\prime \prime}$ ) wide, as shown in Figure 25.


Figure 25. Substrate 'Lanes" From Use of a Simultaneous Placement Machine

Placement of the 10 components in the lane on the right of the substrate shown will require a machine with 10 placement modules (or ten passes beneath a single placement module), an inefficient process considering that there are no more than three SMDs in any other lane.

## Test Points

Siting of test points for in-circuit testing of SMD substrates presents problems owing to the fewer via holes, higher component densities, and components on both sides of SMD substrates. On conventional double-sided PCBs, the via holes and plated-through component lead-holes mean that most test-points are accessible from one side of the board. However, on SMD substrates, extra provision for test-points may have to be made on both sides of the substrate.

Figure 26a shows the recommended approach for positioning test-points in tracks close to components, and Figure 26b shows an acceptable (though not recommended) alternative where the solderland is extended to accommodate the test pin. This latter method avoids sacrificing too much board space, thus mantaining a high-density layout, but can introduce the problem of components moving ('floating') when reflow-soldered. The approach shown in Figure 26c is totally unacceptable since the pressure applied by the test pin can make an open-circuit soldered joint appear to be good, and, more importantly, the test pin can damage the metallization on the component, particularly with small SMDs.

## CAD Systems for SMD <br> Substrate Layout

At present, about half of all PCBs are laid out using computer-aided design (CAD) techniques, and this proportion is expected to rise to over $90 \%$ by 1988 . Of the many current CAD systems avalable for designing PCB layouts for conventional through-hole components and ICs in DIL packages, few are SMDcompatible, and systems dedicated exclusively to SMD substrate layout are still comparatively rare. There are two main reasons for this: some CAD suppliers are waiting for SMD technology to fully mature before updating their systems to cater to SMD-loaded substrates, and others are holding back until standard package outlines are fully defined.
However, updating CAD systems used for through-hole printed boards is not simply a case of substituting SMD footprints for conventional component footprints, since SMDpopulated substrates impose far tougher restraints on PCB layout and require a total rethink of the layout programs. For example, systems must deal with higher component densities, finer track widths, devices on both sides of the substrate (possibly occupying corresponding positions on opposite sides), and even SMDs under conventional DILs on the same side of the substrate.

The amount of reworking that a program requires depends on whether it's an interactive (manual) system, or one with fully automatic routing and placement capabilities. For

interactive systems, where the user positions the components and routes the tracks manually on-screen, program modifications will be minimal. Automatic systems, however, must contend with the stricter design rules for SMD substrate layout. For example, many autorouting programs assume that every solderland is a plated through-hole and, therefore, can be used as a via hole. This is not applicable for SMD-populated substrates.

CAD programs base the substrate layout on a regular grid. This method, analogous to drawing the layout on graph paper, must have the grid lines on a pitch that is no larger than the smallest component or feature (track width, pitch, and so on). For conventional DIL boards, this is typically $0.635 \mathrm{~mm}\left(0.025^{\prime}\right)$, but with the much smaller SMDs, a grid spacing of $0.0254 \mathrm{~mm}\left(0.001^{\prime \prime}\right)$ is required. Consequently, for the same area of substrate, a CAD system based on this finer grid requires

## Substrate Design Guidelines for Surface-Mounted Devices

a resolution more than 600 tımes greater than that required for conventional-layout CAD systems.

To handle this, extra memory capacity can be added, or the allowable substrate area can be limited In fact, the small size of SMDs, and the high-density layouts possible, generally result in a smaller substrate. However, highdensity layout gives rise to additional complications not directly related to the SMD substrate design guidelines. Most CAD systems, for instance, cannot always completely route all interconnects, and some traces have to be routed manually. This can be particularly difficult with the fewer via holes and smaller component spacing of SMD boards.

Ideally, the CAD program should have a 'tear-up and start again' algorithm that allows it to restart autorouting if a previous
attempt reaches a position where no further traces can be routed before an acceptable percentage of interconnects (and this percentage must first be determined) have been made. This minımizes the manual reworking required.

## CAE/CAD/CAM Interaction

Computer-aided production of printed boards has evolved from what was initially only a computer-aided manufacturing process (CAM - dıgitizing a manually-generated layout and using a photoplotter to produce the artwork) to fully-interactive computer-aided engıneering, design, and manufacture using a common database. Figure 27 illustrates how this multi-dımensional interaction is particularly well-suited to SMD-populated substrate manufacture in its highly-automated environment of pick-and-place assembly machines and test equipment.

Using a fully-integrated system, linked by local area network to a central database, will make it possible to use the initial computeraided engineering (CAE - schematic design, logic verification, and fault simulation) in the generation of the final test patterns at the end of the development process. These test patterns can then be used with the automatic test equipment (ATE) for functional testing of the finished substrates.

Such a system is partıcularly useful for testıng SMD-populated substrates, as their high component density and fewer via-holes make incircuit testing ('bed of nails' approach) difficult Consequently, manufacturers are turning to functional testing as an alternative. These aspects are covered in another publication entitled Functional Testing and Repair.

## Substrate Design Guidelines for Surface-Mounted Devices



Figure 27. The Software-Hardware Interaction for the Computer-Aided Engineering, Design, and Manufacture of SMD Substrates

# Signetics 

## Linear Products

## AN INTRODUCTION

The key questions that must be asked of any electronic circuit are 'does it work, and will it continue to do so over a specified period of tıme?'' Untıl zero-defect soldering is achieved, and all components are guaranteed serviceable by the vendors, manufacturers can only answer these questions by carryıng out some form of test on the finished product.

The types of tests, and the depth to which they are carried out, are determined by the complexity of the circuit and the customer's requirements. The amount of rework to be performed on the circuit will depend on the results of these tests and the degree of reliability demanded. The criteria are true of all electronic assemblies, and the test engineer must formulate test schedules accordingly.
Substrates loaded with surface mounted devices (SMDs), however, pose additional problems to the test engineer. The devices are much smaller, and substrate population density is greater, leadıng to difficulty in accessing all circuit nodes and test points. Also SMD substrate layout designs often have fewer via and component lead holes, so test points may not all be on one side of the substrate and double-sided test fixtures become necessary.
To achieve the high throughput rates made possible by using highly automated SMD placement machines and volume soldering technıques, automatic testing becomes a necessity. Visual inspection of the finished substrate by trained inspectors can normally detect about $90 \%$ of defects. With the correct combination of automatic test equipment, the remainder can be elimınated. In this publication, we hope to provide the manufacturer with information to enable him to evaluate and select the best combination of test equipment and the most effective test methods for his product.

## BARE-BOARD TESTING

Although SMD substrates will undoubtedly be smaller than conventional through-hole substrates and have less space between conductors, the principles of bare-board testing remain the same. Many of the testers already in use can, with little or no modification, be used for SMD substrates. As this is already a well-established and well-documented practice, it will not be discussed further in this publication, but it is recommended that bare-
board testing always be used as the first step in assuring board integrity.

## POST-ASSEMBLY TESTING

Testing densely populated substrates is no easy task, as the components may occupy both sides of the board and cover many of the circuit nodes (see Figure 1 for the three main types of SMD-populated substrates). Unlike conventional substrates, on which all test points are usually accessible from the bottom, SMD assemblies must be designed from the start with the siting of test points in mind. Probing SMD substrates is particularly difficult owing to the very close spacing of components and conductors.

Mixed print or all-SMD assemblies with components on both sides further aggravate the testing problems, as not all test points are present on the same side of the board. Although two-sided test fixtures are feasible, they are expensive and require considerable time to build.

The application of a test probe to the top of an SMD termination could damage It , and probe pressure on a poor or open solder joint can force contact and thus allow a defective joint to be assessed as good. Figure 2a illustrates the recommended siting of test points close to SMD terminations, and Figure 2 b shows an alternative, though not recommended, option. Here, problems could arise from reflow soldering (solder migrating from the joint) unless the test point area is separated from the solder land area with a stripe of solder resist. Excessive mechanical pressure caused by too many probes concentrated in a small area may also result in substrate damage.
It is good practice for substrates to have test points on a regular grid so that conventional, rather than custom, testers may be used. If the substrate has tall components or heatsinks, the test points must be located far enough away to allow the probes to make good contact. All test points should be solder coated to provide good electrical contact. Via holes may also be used as test points, but the holes must be filled with solder to prevent the probe from sticking.

## AUTOMATIC TEST EQUIPMENT (ATE)

As manufacturers strive to increase production, the question becomes not whether to

a. Type I- Total Surface Mount (All-SMD) Substrates

b. Type IIA - Mixed Print (Double-Sided) Substrate

c. Type IIB - Mixed Print (Underside Attachment) Substrate

Figure 1
use automatic test engineering (ATE), but which ATE system to use and how much to spend on it. Because of the rapid fall in price of computers, memories, and peripherals, today's low-cost ATE equals the performance of the high-cost equipment of just two or three years ago. For factory automation, manufacturers must consider many factors, such as production volume, product complexity, and availability of skilled personnel.

One question is whether the ATE system can be used not only for production testing but also for service and repair to reduce the high cost of keeping a substrate inventory in the field. Another is whether assembly and pro-cess-induced faults represent a significant percentage of production defects, rather than out-of-tolerance components. These questions need to be answered before deciding on the type of ATE system required.

Test and Repair

a. Recommended Location of Test Points Close to SMDs


DF07420S
b. Acceptable, Though Not Recommended, Location of Test Points Close to SMDs

c. Unacceptable Location of Test Points Close to SMDs

Figure 2
Several systems are currently available to the manufacturer, including short-circuit testers, in-circuit testers, in-circuit analyzers, and functional testers. Figure 3 shows a bar-chart giving a comparison of percent fault detection and programming time for various ATE systems.

A loaded-board, short-circuit tester takes from two to six hours to program and its effective fault coverage is between $35 \%$ and $65 \%$. It has the advantage of being operationally fast and comparatively inexpensive. On the negative side, however, it is limited to the detection of short-circuits and may require a double-sided, bed-of-nals test fixture (see Figure 4), which for SMD substrates may be expensive and take time to produce. Careful


Figure 3. Bar Chart Showing a Comparison of Percent Fault Detection and Programming Time for Various ATE Systems
design can, however, often eliminate the need for double-sided test probe fixtures.
In-circuit testers power the assembly and check for open or short-circuits, circuit parameters, and can pinpoint defective components They can provide around $90 \%$ fault coverage, but are more expensive than shortcircuit testers and programming can take more than six weeks.

In-circuit analyzers are relatively simple to program and can detect manufacturing-induced faults in one third of the time required by an in-circuit tester Fault coverage is between $50 \%$ and $90 \%$. Because they do not power the assembly, they cannot detect digital logic faults, unlike an in-circuit tester or functional tester.

Functional testers, on the other hand, check the assembly's performance and simply make a go or no-go decision. Either the assembly performs its required function or it does not. They are much more expensive, but their fault coverage is between $80 \%$ and $98 \%$. Their major disadvantages, apart from cost, are that they cannot locate defective components, and programming for a highcapacity system can take as long as nine months.

## ATE Systems

An analysis of defects on a finished substrate will determine which combination of ATE will best meet the test requirements with regard to fault coverage and throughput rate.
If most defects are short-circuits, a loadedboard short-circuit tester, in tandem with an in-circuit tester, will pre-screen the substrate for short-circuits twice as fast as the in-circuit tester. This allows more time for the in-circuit tester to handle the more complex test requirements. This combination of ATE, instead
of an in-circuit tester alone, improves the throughput rate.

Combining a short-circuit tester with a functional tester produces even more dramatic results. If most defects are manufacturingproduced shorts, the use of a short-circuit tester to relieve the functional tester of this task can increase throughput five-fold while maintaining a fault coverage of up to $98 \%$.

If manufacturing faults and analog component defects are responsible for the majority of failures, a relatively low-cost, in-circuit analyzer can be used in tandem with an incircuit tester or functional tester to reduce testing costs and improve throughput. The incircuit analyzer is three times faster than an in-circuit tester in detecting manufacturinginduced faults, offers test and diagnostics usually within 10 seconds each, and is relatively simple to program. But because it is unpowered, an in-circuit analyzer cannot test digital logic faults, either an in-circuit tester or functional tester following the in-circuit analyzer must be used to locate this type of defect.

## POLLUTED POWER SUPPLIES

Today's electronic components and the equipment used to test them are susceptible to electrical noise. Erroneous measurements on pass-or-fall tests could lower test throughput or, even more seriously, allow defective products to pass inspection. Semiconductor chips under test can also be damaged or destroyed as high-energy pulses or line-voltage surges stress the fine-line geometrics separating individual cells.

Noise pulses can be either in the normal (line-to-line) mode or common (line-to-ground) mode. Common-mode electrical noise poses a special threat to modern electronic circuitry since the safety ground line to which com-mon-mode noise is referenced is often used as the system's logic reference point. Since parasitic capacitance exists between safety ground and the reference point, at high frequencies these points are essentially tied together, allowing noise to directly enter the system's logic.

## MANUAL REPAIR

The repar of SMD-populated substrates will entail either the resolderıng of individual joints and the removal of shorts or the replacement of defective components.
The reworking of defective joints will invariably involve the use of a manual soldering iron. Bits are commercially available in a variety of shapes, including special hoilow bits used for desoldering and for the removal of solder bridges. The criteria for the inspec-

## Test and Repair



Figure 4. Double-Sided, Bed-of-Nails Test Fixture


DF07470s
Figure 5. Heated Collet for the Removal and Replacement of Multi-Leaded SMDs (a PLCC is Shown Here)
tion of reworked soldered joints are the same as those for machine soldering.

Special care must be taken when reworking or replacing electrostatic sensitive devices. Soldering irons should be well grounded via a safety resistor of minımum $100 \mathrm{k} \Omega$. The ground connection to the soldering iron should be welded rather than clamped. This is because oxidation occurs beneath the clamp, thus isolating the ground connection. Voltage spikes caused by the switching of the iron can be avoided by using ether continu-ously-powered irons, or irons that switch only at zero voltage on the AC sine curve.
To remove defective leadless SMDs, a variety of soldering iron bits are available that will apply the correct amount of heat to both ends of the component simultaneously and allow it to be removed from the substrate. If the substrate has been wave soldered, an adhesive will have been used, and the bond can
be broken by twisting the bit. Any adhesive residue must then be removed. The same tool is then used to place and solder the new component, using either solder cream or resin-cored solder.
When a multi-leaded component, such as a plastic leaded chip carrier (PLCC), has to be removed, a heated collet can be used (see Figure 5). The collet is positioned over the PLCC, heat is applied to the leads and solder lands automatically untll the solder reflows. The collet, complete with the PLCC, is then raised by vacuum. Solder cream is then reapplied to the solder lands by hand. No adhesive is required in this operation.

The collet is positioned over the replacement PLCC, which is held in place by the slight spring pressure of the PLCC leads against the walls of the collet. The collet, complete with PLCC, is then raised pneumatically and positioned over the solder lands.

Using air pressure, the center pin of the collet then pushes the PLCC into contact with the substrate where it is maintained with the correct amount of force. Heat is then applied through the walls of the collet to reflow the solder paste. The center pin maintains pressure on the PLCC until the solder has solidified, then the center pin is raised and the replacement is complete.

Another method, well-suited to densely populated SMD substrates, uses a stream of heated air, directed onto the SMD terminations. Once the solder has been reflowed, the component can be removed with the aid of tweezers. While the hot air is being directed onto the component, cooler air is played onto the bottom of the substrate to protect it from heat damage. During removal, the component should be twisted sideways slightly in order to break the surface tension of the solder and any adhesive bond between the component and the substrate. This prevents damage to the substrate when the component is lifted.

To fit a new component, the solder lands are first retinned and fluxed, the new component accurately placed, and the solder reflowed with hot air. Substituting superheated argon, nitrogen, or a mixture of nitrogen and hydrogen for the hot air stream removes any risk of contaminating or oxidizing the solder.

Focused infrared light has also been used successfully to reflow the solder on densely populated substrates.

In general, the equipment and procedures used for the replacement of PLCCs can be used for leadless ceramic chip carriers (LCCCs) and small-outline packages (SO ICs). SO ICs are somewhat easier to replace, as the leads are more accessible and only on two sides of the component.

## Signetics

## Fluxing and Cleaning

## Linear Products

## INTRODUCTION

The adoption of mass soldering techniques by the electronics industry was prompted not only by economics, and a requirement for high throughput levels, but also by the need for a consistent standard of quality and reliability in the finished product unattanable by using manual methods. With surface-mounted device (SMD) assembly, this need is even greater.

The quality of the end-product depends on the measures taken during the design and manufacturing stages. The foundations of a high-quality electronic circuit are land with good design, and with correct choice of components and substrate configuration. It is, however, at the manufacturing stage where the greatest number of variables, both with respect to materials and techniques, have to be optimized to produce high-quality soldering, a prerequisite for reliability.

Of the two most commonly-used soldering techniques, wave and reflow, wave soldering is by far the most widely used and understood. Many factors influence the outcome of the soldering operation, some relating to the soldering process itself, and others to the condition of components and substrate to which they are to be attached. These must be collectively assessed to ensure high-quality soldering.
One of the most important, most neglected, and least understood of these processes is the choice and application of flux. This section outlines the fluxing options available, and discusses the various cleaning techniques that may be required, for SMD substrate assembly.

## FLUXES

Populating a substrate involves the soldering of a variety of terminatoons simultaneously. In one operation, a mixture of tinned copper, tin/lead-or gold-plated nickel-ron, palladiumsilver, tin/lead-plated nickel-barrier, and even materials like Kovar, each possessing varying degrees of solderability, must be attached to a common substrate using a single solder alloy.

It is for this reason that the choice of the flux is so important. The correct flux will remove surface oxides, prevent reoxidization, help to transfer heat from source to joint area, and leave non-corrosive, or easily removable corrosive residues on the substrate. It will also
improve wettability of the solder joint surfaces.

The wettability of a metal surface is its ability to promote the formation of an alloy at its interface with the solder to ensure a strong, low-resistance joint.

However, the use of flux does not eliminate the need for adequate surface preparation. This is very important in the soldering of SMD substrates, where any temptation to use a highly-active flux in order to promote rapid wetting of ill-prepared surfaces should be avoided because it can cause serious problems later when the corrosive flux residues have to be removed. Consequently, optimum solderability is an essential factor for SMD substrate assembly.

Flux is applied before the wave soldering process, and during the reflow soldering process (where flux and solder are combined in a solder cream). By coating both bare metal and solder, flux retards atmospheric oxidization which would otherwise be intensified at soldering temperature. In the areas where the oxide film has been removed, a direct metal-to-metal contact is established with one lowenergy interface. It is from this point of contact that the solder will flow

## Types of Flux

There are two man characteristics of flux. The first is efficacy-its ability to promote wetting of surfaces by solder within a specified time. Closely related to this is the activity of the flux, that is, its ability to chemically clean the surfaces.
The second is the corrosivity of the flux, or rather the corrosivity of its residues remaining on the substrate after soldering. This is again linked to the activity; the more active the flux, the more corrosive are its residues.

Although there are many different fluxes available, and many more being developed, they fall into two basic categories; those with residues soluble in organic liquids, and those with residues soluble in water.

## Organic Soluble Fluxes

Most of the fluxes soluble in organic liquids are based on colophony or rosin (a natural product obtaned from pine sap that has been distilled to remove the turpentine content). Solid colophony is difficult to apply to a substrate during machine soldering, so it is dissolved in a thinning agent, usually an alcohol. It has a very low efficacy, and hence limited cleaning power, so activators are add-
ed in varying quantities to increase it. These take the form of either organic acids, or organic salts that are chemically active at soldering temperatures. It is therefore convenient to classify the colophony-based fluxes by their activator content.

## Non-Activated Rosin (R) Flux

These fluxes are formed from pure colophony in a suitable solvent, usually isopropanol or ethyl alcohol. Efficacy is low and cleaning action is weak. Therr uses in electronic soldering are limited to easily-wettable materials with a high level of solderability. They are used mainly on circuits where no risk of corrosion can be tolerated, even after prolonged use (implanted cardiac pacemakers, for example). Their flux residues are noncorrosive and can remain on the substrate, where they will provide good insulation.

## Rosin, Mildly-Activated (RMA) Flux

These fluxes are also composed of colophony in a solvent, but with the addition of activators, either in the form of di-basic organic acids (such as succinc acid), or organic salts (such as dimethylammonium chloride or diethylammonium chloride). It is customary to express
the amount of added activator as mass percent of the chlorine ion on the colophony content, as the activator-to-colophony ratio determines the activity, and, hence, the corrosivity. In the case of RMA activated with organic salts, this is only some tenths of one percent.
When organic acids are used, a higher percentage of activator must be added to produce the same efficacy as organic salts, so frequently both salts and acids are added. The cleaning action of RMA fluxes is stronger than that of the R type, although the corrosivity of the residues is usually acceptable. These residues may be left on the substrate as they form a useful insulating layer on the metal surfaces. This layer can, however, impede the penetration of test probes at a later stage.

## Rosin, Activated (RA) Flux

The RA fluxes are similar to the RMA fluxes, but contain a higher proportion of activators. They are used manly when component or substrate solderability is poor and corrosionrisk requirements are less stringent. However, as good solderability is considered essential for SMD assembly, highly-activated rosin fluxes should not be necessary. The removal of

Fluxing and Cleaning
flux residues is optional and usually dependent upon the working environment of the finished product and the customer's requirements.

## Water-Soluble Fluxes

The water-soluble fluxes are generally used to provide high fluxing activity. Their residues are more corrosive and more conductive than the rosin-based fluxes, and, consequently, must always be removed from the finished substrate. Although termed water soluble, this does not necessarily imply that they contain water; they may also contain alcohols or glycols. It is the flux residues that are water soluble. The usual composition of a watersoluble flux is shown below.

1. A chemically-active component for cleaning the surfaces.
2. A wetting agent to promote the spreading of flux constituents.
3. A solvent to provide even distribution.
4. Substances such as glycols or watersoluble polymers to keep the activator in close contact with the metal surfaces.
Although these substances can be dissolved in water, other solvents are generally used, as water has a tendency to spatter during soldering. Solvents with higher boiling points, such as ethylene glycol or polyethylene glycol are preferred.

## Water-Soluble Fluxes With Inorganic Salts

These are based on inorganic salts such as zinc chloride, or ammonium chloride, or inorganic acids such as hydrochloric. Those with zinc or ammonium chloride must be followed by very stringent cleaning procedures as any halide salts remaining on the substrate will cause severe corrosion. These fluxes are generally used for non-electrical soldering. Although the hydrazine halides are among the best active fluxing agents known, they are highly suspect from a health point of view and are therefore no longer used by flux manufacturers.

## Water-Soluble Fluxes With Organic Salts

These fluxes are based on organic hydrohalides such as dimethylammonium chloride, cyclo hexalamine hydrochloride, and aniline hydrochloride, and also on the hydrohalides of organic acids. Fluxes with organic halides usually contain vehicles such as glycerol or polyethylene glycol, and non-ionic surfaceactive agents such as nonylphenol polyoxyethylene. Some of the vehicles, such as the polyethylene glycols, can degrade the insulation resistance of epoxy substrate material and, by rendering the substrate hydrophilic, make it susceptible to electrical leakage in high-humidity environments.

## Water-Soluble Fluxes With Organic Acids

Based on acids such as lactic, melonic, or citric, these fluxes are used when the presence of any halide is prohibited. However, their fluxing action is weak, and high acid concentrations have to be used. On the other hand, they have the advantage that the flux residues can be left on the substrate for some time before washing without the risk of severe corrosion.

## Solder Creams

For reflow soldering, both the solder and the flux are applied to the substrate before soldering and can be in the form of solder creams (or pastes), preforms, electro-deposit, or a layer of solder applied to the conductors by dipping. For SMD reflow soldering, solder cream is generally used.

Solder cream is a suspension of solder particles in flux to which special compounds have been added to improve the rheological properties. The shape of the particles is important and normally spherical particles are used, although non-spherical particles are now being added, particularly in very fine-line soldering.
In principle, the same fluxes are used in solder creams as for wave soldering. However, due to the relatively large surface area of the solder particles (which can oxidize), more effective fluxing is required and, in general, solder creams contain a higher percentage of activators than the liquid fluxes. The drying of the solder paste during preheating (after component placement) is an important stage as it reduces any tendency for components to become displaced during soldering.

## Flux Selection

Choosing an appropriate flux is of prime importance to the soldering system for the production of high-quality, reliable joints. When solderability is good, a mildly-activated flux will be adequate, but when solderability is poorer, a more effective, more active flux will be required. The choice of flux, moreover, will be influenced by the cleaning facilities available, and if, in fact, cleaning is even feasible.

With water-soluble fluxes, aqueous cleaning of the substrate after soldering is mandatory. If thorough cleaning is not carried out, severe problems may arise in the field, due to corrosion or short circuits caused by too low a surface resistance of the conductive residues.
For rosin-based fluxes, the need for cleaning will depend on the activity of the flux. Mildyactivated rosin residues can, in most cases, remain on the substrate where they will afford protection and insulation. In practice, for the great majority of electronic circuits, the
choice will be between an RA or an RMA rosin-based flux.

## Application of Flux

Three basic factors determine the method of applying flux: the soldering process (wave or reflow), the type of substrate being processed (all-SMD or mixed print), and the type of flux.
For wave soldering, the flux must be applied in liquid form before soldering. While it is possible to apply the flux at a separate fluxing station, with the high throughput rates demanded to maximize the benefits of SMD technology, today's wave-soldering machines incorporate an integral fluxing station prior to the preheat stage. This enables the preheat stage to be used to dry the flux as well as preheat the substrate to minimize thermal shock.
The most commonly-used methods of applying flux for wave soldering are by foam, wave, or spray.

## Foam Fluxing

Foam flux is generated by forcing low-pressure clean air through an aerator immersed in liquid flux (see Figure 1). The fine bubbles produced by the aerator are guided to the surface by a chimney-shaped nozzle. The substrates are passed across the top of the nozzle so that the solder side comes in contact with the foam and an even layer of flux is applied. As the bubbles burst, flux penetrates any plated-through holes in the substrate.

## Wave Fluxing

A double-sided wave can also be used to apply flux, where the washing action of the wave deposits a layer of flux on the solder side of the substrate (see Figure 2). Waveheight control is essential and a soft, wipe-off brush should be incorporated on the exit side of the fluxing station to remove excess flux from the substrate.


Figure 1. Schematic Diagram of Foam Fluxer

## Fluxing and Cleaning



Figure 2. Schematic Diagram of Wave Fluxer

## Spray Fluxing

Several methods of spray fluxing exist; the most common involves a mesh drum rotating in liquid flux. Air is blown into the drum which, when passing through the fine mesh, directs a spray of flux onto the underside of the substrate (see Figure 3). Four parameters affect the amount of flux deposited: conveyor speed, drum rotation, air pressure, and flux density. The thickness of the flux layer can be controlled using these parameters, and can vary between 1 and $10 \mu \mathrm{~m}$.
The advantages and disadvantages of these three flux application techniques are outlined in Table 1.

## Flux Density

One of the main control factors for fluxes used in machine soldering is the flux density. This provides an indication of the solids content of the flux, and is dependent on the nature of the solvents used. Automatic control systems, which monitor flux density and inject more solvent as required, are commercially available, and it is relatively simple to incorporate them into the fluxing system.


Figure 3. Schematic Diagram of Spray Fluxer

## PREHEATING

Preheating the substrate before soldering serves several purposes. It dries the flux to evaporate most of the solvent, thus increasing the viscosity. If the viscosity is too low, the flux may be prematurely expelled from the substrate by the molten solder. This can result in poor wetting of the surfaces, and solder spatter.
Drying the flux also accelerates the chemical action of the flux on the surfaces, and so speeds up the soldering process. During the preheating stage, substrate and components are heated to between $80^{\circ} \mathrm{C}$ and $90^{\circ} \mathrm{C}$ (sol-vent-based fluxes) or to between $100^{\circ} \mathrm{C}$ and $110^{\circ} \mathrm{C}$ (water-based systems). This reduces the thermal shock when the substrate makes contact with the molten solder, and minimizes any likelihood of the substrate warping.

The most common methods of preheating are: convection heating with forced arr, radiation heating using coils, infrared quartz lamps or heated panels, or a combination of both convection and radiation. The use of forced air has the added advantage of being more effective for the remeval of evaporated solvent. Optimum preheat temperature and duration will depend on the nature and design of the substrate and the composition of the flux.
Figure 4 shows a typical method of preheat temperature control. The desired temperature is set on the control panel, and the microprocessor regulates preheater No. 1 to provide approximately $60 \%$ of the required heat. The IR detector scans the substrate immediately following No. 1 heater and reads the surface temperature. By taking into account the surface temperature, conveyor speed, and the thermal characteristics of the substrate, the microprocessor then calculates the amount of additional heat required to be provided by heater No. 2 in order to attain the preset temperature. In this way, each substrate will have the same surface temperature on reaching the solder bath.

## POSTSOLDERING CLEANING

Now that worldwide efforts in both commercial and industrial electronics are converting old designs from conventional assembly to surface mounting, or a combination of both, it can also be expected that high-volume cleaning systems will convert from in-line aqueous cleaners to in-line solvent cleaners or in-line saponification systems (a technique that uses an alkaline material in water to react with the rosin so that it becomes water soluble). These systems may, however, become subject to environmental objections, and new governmental restrictions on the use of halogenated hydrocarbons.

The major reason for this is that the watersoluble flux residues, contanning a higher concentration of activators, or showing hygroscopic behavior, are much more difficult to remove from SMD-populated substrates than rosin-based flux residues. This is primarily because the higher surface tension of water, compared to solvents, makes it difficult for the cleaning agents to penetrate beneath SMDs, especially the larger ones, with their greatly reduced off-contact distance (the distance between component and substrate).

Postsolderıng cleaning removes any contamination, such as surface deposits, inclusions, occlusions, or absorbed matter which may degrade to an unacceptable level the chemıcal, physical, or electrical properties of the assembly. The types of contaminant on substrates that can produce either electrical or mechanical fallure over short or prolonged periods are shown in Table 2.

All these contaminants, regardless of their origin, fall into one of two groups: polar and non-polar.

## Polar Contaminants

Polar contaminants are compounds that dissoclate into free ons which are very good conductors in water, quite capable of causing circuit falures. They are also very reactive with metals and produce corrosive reactions. It is essential that polar contaminants be removed from the substrates.

## Non-Polar Contaminants

Non-polar contaminants are compounds that do not dissociate into free ions or carry an electrical current and are generally good insulators. Rosin is a typical example of a non-polar contaminant. In most cases, nonpolar contamination does not contribute to corrosion or electrical falure and may be left on the substrate. It may, however, impede functional testing by probes and prevent good conformal coat adhesion.

## Solvents

The solvents currently used for the postsoldering cleaning of substrates are normally organic based and are covered by three classifications: hydrophobic, hydrophillic, and azeotropes of hydrophobic/hydrophillic blends.

Azeotropic solvents are mixtures of two or more different solvents which behave like a single liquid insomuch that the vapor produced by evaporation has the same composition as the liquid, which has a constant boiling point between the boiling points of the two solvents that form the azeotrope. The basic ingredients of the azeotropic solvents are combined with alcohols and stabilizers. These stabilizers, such as nitromethane, are included to prevent corrosive reaction be-

## Fluxing and Cleaning

Table 1. Advantages and Disadvantages of Flux Application Methods

| Method | Advantages | Disadvantages |
| :---: | :---: | :---: |
| Foam <br> Fluxing | - Compatible with continuous soldering process <br> - Foam crest height not critical <br> - Suitable for mixed-print substrates | - Not all fluxes have good foaming capabilities <br> - Losses throught evaporation may be appreciable <br> - Prolonged preheating because of high boiling point of solvents |
| Wave <br> Fluxing | - Can be used with any liquid flux <br> - Compatible with continuous soldering process <br> - Suitable for denselypopulated mixed print | - Wave crest height is critical to ensure good contact with bottom of substrate without contaminating the top |
| Spray fluxing | - Can be used with most liquid fluxes <br> - Short preheat time if appropriate alcohol solvents are used <br> - Layer thickness is controllable | - High flux losses due to nonrecoverable spray <br> - System requires frequent cleaning |

tween the metallization of the substrate and the basic solvents.

Hydrophobic solvents do not mix with water at concentrations exceeding $0.2 \%$, and consequently have little effect on ionic contamination. They can be used to remove nonpolar contaminants such as rosin, oils, and greases.
Hydrophillic solvents do mix with water and can dissolve both polar and non-polar contamination, but at different rates. To overcome these differences, azeotropes of the various solvents are formulated to maximize the dissolving action for all types of contamination.

## Solvent Cleaning

Two types of solvent cleaning systems are in use today: batch and conveyorized systems, either of which can be used for high-volume production. In both systems, the contaminated substrates are immersed in the boiling solvents, and ultrasonic baths or brushes may also be used to further improve the cleaning capabilities.

The washing of rosin-based fluxes offers advantages and disadvantages. Washed substrates can usually be inserted into racks easier, as there will be no residues on their edges; test probes can make better contact without a rosin layer on the test points, and the removal of the residues makes it easier to visually examine the soldered joints. On the other hand, washing equipment is expensive, and so are the solvents, and some solvents present a health or environmental hazard if not correctly dealt with.

## Aqueous Cleaning

For high-volume production, special machines have been developed in which the substrates are conveyor-fed through the various stages of spraying, washing, rinsing, and drying. The final rinse water is blown from the substrates to prevent any deposits from the water being left on the substrate.

Where water-soluble fluxes have been used in the soldering process, substrate cleaning is mandatory. For the rosin-based fluxes, it is optional, and is often at the discretion of the customer.

## Conformal Coatings

A conformal, or protective coating on the substrate, applied at the end of processing, prevents or minimizes the effects of humidity and protects the substrate from contamination by airborne dust particles. Substrates that are to be provided with a conformal coating (dependent on the environmental conditions to which the substrate will be subjected) must first be washed.

## Environmental and Ecological <br> Aspects of Fluxes and Solvents

 Fumes and vapors produced during soldering processes, or during cleaning, will not, under normal circumstances, present a health hazard, if relevant health and safety regulations are observed.Fumes originating from colophony can cause respiratory problems, so an efficient fumeextraction system is essential. The extraction system must cover the fluxing, preheating, and soldering stations, remain operational for at least one hour after machine shutdown,
and conform to local regulations. Today, the problem of noxious fumes is unlikely to concern the cleaning station, as all commercial systems are equipped to condense the vapors back into the system. In the future, however, it can be expected that a much lower degree of escape of noxious fumes from any system will be allowed, and all systems may have to be reviewed.

Certain fluxes, particularly some water-soluble ones, contain highly aggressive substances, and must not be allowed to come into contact with the skin or eyes. Any contamination should immediately be removed with plenty of clean, fresh water. Deionized water should also be readily available as an eye-wash. Should contamination occur, a qualified medical practitioner should be consulted. Protective clothing should be worn during cleaning or maintenance of the fluxing station.

## Conclusion

SMD technology imposes tougher restraints on fluxing and cleaning of substrate assemblies. Traditionally, rosin-based fluxes have been used in electronic soldering where residues were considered "safe" and could be left on the board. However, increased SMD packing density, fine-line tracks, and more rigid specifications have resulted in changes to this basic philosophy.

There is now a demand for surfaces free from residues; test probes are more efficient when they do not have to penetrate rosin flux residues, and conformal coating and board inspection benefit from the absence of such residues.

Cleaning also poses problems for SMD substrates. The close proximity of component and substrate means that solvents cannot effectively clean beneath devices. Components must also be compatible with the cleaning process. They must, for example, be resistant to the solvents used and to the temperatures of the cleaning process. They must also be sealed to prevent cleaning fluids from entering the devices and degrading performance.

So, eliminating the need for cleaning is better than poor or incomplete cleaning. And in a well-balanced system, mildly-activated rosinbased fluxes, leaving only non-corrosive residues, can be successfully used for SMD substrate soldering without subsequent cleaning.

Much research into fluxes and solder creams is presently being done - for example, the production of synthetic resin, with qualities superior to colophony at a lower cost. Another area of research is that of solder creams with non-melting additives, such as lead or ceramic spheres, that increase the distance

## Fluxing and Cleaning



## Table 2. Substrate Contaminants

| Contaminant | Origin |
| :--- | :--- |
| Organic compounds | Fluxes, solder mask |
| Inorganic insoluble compounds | Photo-resists, substrate processing |
| Organo-metallic compounds | Fluxes, substrate processing |
| Inorganic soluble compounds | Fluxes |
| Particle matter | Dust, fingerprints |

between component and substrate, thus making it easier for cleaning fluids to penetrate beneath the component. It also increases the joint's ability to withstand thermal cycling.
Rosin-free and halide-free fluxes are also being developed with similar activities to conventional rosin-based fluxes. These new types will combine the "safety" of rosin fluxes with easier removal in conventional solvents. Using non-polar materials, ionızable or corrosive residues are eliminated, and the need for cleanıng immedıately after soldering is avoided.

## Signetics

## Linear Products

## INTRODUCTION

Thermal characteristics of integrated circuit (IC) packages have always been a major consideration to both producers and users of electronics products. This is because an increase in junction temperature ( $T_{\mathrm{J}}$ ) can have an adverse effect on the long-term operating life of an IC. As will be shown in this section, the advantages realized by miniaturization can often have trade-offs in terms of increased junction temperatures. Some of the VARIABLES affecting $T_{J}$ are controlled by the PRODUCER of the IC, while others are controlled by the USER and the ENVIRONMENT in which the device is used.

With the increased use of Surface-Mount Device (SMD) technology, management of

## Thermal Considerations for Surface-Mounted Devices

thermal characteristics remains a valid concern, not only because the SMD packages are much smaller, but also because the thermal energy is concentrated more densely on the printed wiring board (PWB). For these reasons, the designer and manufacturer of surface-mount assemblies (SMAs) must be more aware of all the variables affecting $T_{J}$.

## POWER DISSIPATION

Power dissipation ( $P_{D}$ ), varies from one device to another and can be obtained by multıplyıng $\mathrm{V}_{\mathrm{CC}}$ Max by typical $\mathrm{I}_{\mathrm{CC}}$. Since $\mathrm{I}_{\mathrm{CC}}$ decreases with an increase in temperature, maximum $I_{C C}$ values are not used.

THERMAL RESISTANCE
The ability of the package to conduct this heat from the chip to the environment is expressed in terms of thermal resistance. The term normally used is Theta JA ( $\theta_{J A}$ ). $\theta_{J A}$ is often separated into two components: thermal resistance from the junction to case, and the thermal resistance from the case to ambient. $\theta_{J A}$ represents the total resistance to heat flow from the chip to ambient and is expressed as follows:

$$
\theta_{\mathrm{JC}}+\theta_{\mathrm{CA}}=\theta_{\mathrm{JA}}
$$

JUNCTION TEMPERATURE ( $\mathbf{T}_{\mathbf{J}}$ )
Junction temperature $\left(T_{J}\right)$ is the temperature of a powered IC measured by Signetics at the

a. SO-14 Leadframe Compared to a 14-Pin DIP Leadframe
b. PLCC-68 Leadframe Compared to a 64-Pin DIP Leadframe

Figure 1

## Thermal Considerations for Surface-Mounted Devices

substrate diode. When the chip is powered, the heat generated causes the $T_{J}$ to rise above the ambient temperature ( $T_{A}$ ). $T_{J}$ is calculated by multiplying the power dissipation of the device by the thermal resistance of the package and adding the ambient temperature to the result.

$$
T_{J}=\left(P_{D} \times \theta_{J A}\right)+T_{A}
$$

## FACTORS AFFECTING $\theta_{J A}$

There are several factors which affect the thermal resistance of any IC package. Effective thermal management demands a sound understanding of all these variables. Package varıables include the leadframe design and materials, the plastic used to encapsulate the device, and, to a lesser extent, other variables such as the die size and die attach methods. Other factors that have a significant impact on the $\theta_{\mathrm{JA}}$ include the substrate upon which the IC is mounted, the density of the layout, the air-gap between the package and the substrate, the number and length of traces on the board, the use of thermallyconductive epoxies, and external cooling methods.

## PACKAGE CONSIDERATIONS

Studies with dual in-line plastic (DIP) packages over the years have shown the value of proper leadframe design in achıeving mınımum thermal resistance. SMD leadframes are smaller than their DIP counterparts (see Figures 1a and 1b). Because the same die is used in each of the packages, the die-pad, or flag, must be at least as large in the SO as in the DIP.

While the size and shape of the leads have a measurable effect on $\theta_{\mathrm{JA}}$, the design factors that have the most significant effect are the die-pad size and the tie-bar size. With design constraints caused by both mıniaturization and the need to assemble packages in an automated environment, the internal design of an SMD is much different than in a DIP. However, the design is one that strikes a balance between the need to mıniaturize, the need to automate the assembly of the package, and the need to obtain optimum thermal characteristics.

LEAD FRAME MATERIAL is one of the more important factors in thermal management. For years, the DIP leadframes were constructed out of Alloy-42. These leadframes met the producers' and users' specifications in quality and relıability. However, three to five years ago the leadframe material of DIPs was changed from Alloy-42 to Copper (CLF) in order to provide reduced $\theta_{\mathrm{JA}}$ and extend the reliable temperature-operatıng range. While this change has already taken place for the DIP, it is still taking place for the SO package.

Signetics began makıng 14-pin SO packages with CLF in April 1984 and completed conversion to CLF for all SO packages by 1985. As is shown in Figures 10 through 14, the change to CLF is producing dramatic results in the $\theta_{\mathrm{JA}}$ of SO packages. All PLCCs are assembled with copper leadframes.

The MOLDING COMPOUND is another factor in thermal management. The compound used by Signetics and Philips is the same high purity epoxy used in DIP packages (at present, HC-10, Type II). This reduces corrosion caused by impurities and mossture.

OTHER FACTORS often considered are the die-size, die-attach methods, and wire bonding. Tests have shown that die size has a minor effect on $\theta_{\mathrm{JA}}$ (see Figures 10 through 14).

While there is a difference between the thermal resistance of the silver-filled adhesive used for die attach and a gold silicon eutectic die attach, the thickness of this layer (1-2 mils ) is so small it makes the difference insignificant.

Gold-wire bonding in the range of 1.0 to 1.3 mils does not provide a significant thermal path in any package.

In summary, the SMD leadframe is much smaller than in a DIP and, out of necessity, is designed differently; however, the SMD package offers an adequate $\theta_{\mathrm{JA}}$ for all moderate power devices. Further, the change to CLF will reduce the $\theta_{\mathrm{JA}}$ even more, lowering the $T_{J}$ and providing an even greater margin of reliability.

## SIGNETICS' THERMAL RESISTANCE MEASUREMENTS - SMD PACKAGES

The graphs illustrated in this application note show the thermal resistance of Signetics' SMD devices. These graphs give the relationship between $\theta_{\text {JA }}$ (junction-to-ambient) or $\theta_{\text {JC }}$ (junction-to-case) and the device die size. Data is also provided showing the difference between still air (natural convection cooling) and air flow (forced cooling) ambients. All $\theta_{\mathrm{JA}}$ tests were run with the SMD device soldered to test boards. It is important to recognize that the test board is an essential part of the test environment and that boards of different sizes, trace layouts, or compositions may give different results from this data. Each SMD user should compare his system to the Signetics test system and determine if the data is appropriate or needs adjustment for his application.

## Test Method

Signetics uses what is commonly called the TSP (temperature-sensitive parameter) method. This method meets MIL-STD 883C, Method 1012.1. The basic idea of this method is to use the forward voltage drop of a calibrated diode to measure the change in junction temperature due to a known power dissipation. The thermal resistance can be calculated using the following equation:

$$
\theta_{J A}=\frac{\Delta T_{J}}{P_{D}}=\frac{T_{J}-T_{A}}{P_{D}}
$$

## Test Procedure

## TSP Calibration

The TSP doode is calibrated using a constanttemperature oil bath and constant-current power supply. The calibration temperatures used are typically $25^{\circ} \mathrm{C}$ and $75^{\circ} \mathrm{C}$ and are measured to an accuracy of $\pm 0.1^{\circ} \mathrm{C}$. The calibration current must be kept low to avoid significant junction heating; data given here used constant currents of either 1.0 mA or 3.0 mA . The temperature coefficient (K-Factor) is calculated using the following equation:

$$
\left.\mathrm{K}=\frac{\mathrm{T}_{2}-\mathrm{T}_{1}}{\mathrm{~V}_{\mathrm{F} 2}-\mathrm{V}_{\mathrm{F} 1}} \right\rvert\, \quad \mathrm{I}_{\mathrm{F}}=\text { Constant }
$$

Where: $\mathrm{K}=$ Temperature Coefficient $\left({ }^{\circ} \mathrm{C} / \mathrm{mV}\right.$ ) $\mathrm{T}_{2}=$ Higher Test Temperature $\left({ }^{\circ} \mathrm{C}\right)$ $\mathrm{T}_{1}=$ Lower Test Temperature ( ${ }^{\circ} \mathrm{C}$ ) $V_{F 2}=$ Forward Voltage at $I_{F}$ and $T_{2}$ $V_{F 1}=$ Forward Voltage at $I_{F}$ and $T_{1}$ $I_{F}=$ Constant Forward Measurement Current
(See Figure 2)


Figure 2. Forward Voltage - Junction Temperature Characteristics of a Semiconductor Junction Operating at a Constant Current. The K Factor is the Reciprocal of the Slope

## Thermal Resistance

## Measurement

The thermal resistance is measured by applying a sequence of constant current and constant voltage pulses to the device under test. The constant current pulse (same current at which the TSP was calibrated) is used to measure the forward voltage of the TSP. The constant voltage pulse is used to heat the part. The measurement pulse is very short

## Thermal Considerations for Surface-Mounted Devices

(less than $1 \%$ of cycle) compared to the heating pulse (greater than $99 \%$ of cycle) to minimize junction cooling during measurement. This cycle starts at ambient temperature and continues until steady-state conditions are reached. The thermal resistance can then be calculated using the following equation:

$$
\theta_{J A}=\frac{\Delta T_{J}}{P_{D}}=\frac{K\left(V_{F A}-V_{F S}\right)}{V_{H} \times I_{H}}
$$

Where: $\mathrm{V}_{\mathrm{FA}}=$ Forward Voltage of TSP at Ambient Temperature ( mV )
$V_{F S}=$ Forward Voltage of TSP at Steady-State Temperature ( mV )
$\mathrm{V}_{\mathrm{H}}=$ Heating Voltage (V)
$I_{H}=$ Heating Current (A)

## Test Ambient

## $\theta_{\text {JA }}$ Tests

All $\theta_{\text {JA }}$ test data collected in this application note was obtained with the SMD devices soldered to either Philips SO Thermal Resistance Test Boards or Signetics PLCC Thermal Resistance Test Boards with the following parameters:

Board size - SO Small $1.12^{\prime \prime} \times 0.75^{\prime \prime} \times 0.059^{\prime \prime}$

- SO Large: $1.58^{\prime \prime} \times 0.75^{\prime \prime} \times 0.059^{\prime \prime}$
- PLCC: $2.24^{\prime \prime} \times 2.24^{\prime \prime} \times 0.062^{\prime \prime}$

Board Material - Glass epoxy, FR-4 type with 1oz. sq.ft. copper solder coated
Board Trace Configuration - See Figure 3.
SO devices are set at $8-9 \mathrm{mil}$ stand-off and SO boards use one connection pin per device lead. PLCC boards generally use 2-4 connection pins regardless of device lead count. Figure 5 shows a cross-section of an SO part soldered to test board, and Figure 4 shows typical board/device assemblies ready for $\theta_{\mathrm{JA}}$ Test.

The still-air tests were run in a box having a volume of 1 cubic foot of air at room temperature. The air-flow tests were run in a $4^{\prime \prime} \times 4^{\prime \prime}$ cross-section by $26^{\prime \prime}$ long wind tunnel with air at room temperature. All devices were soldered on test boards and held in a horizontal test position. The test boards were held in a Textool ZIF socket with $0.16^{\prime \prime}$ stand-off. Figure 6 shows the air-flow test setup.

## $\theta_{\mathrm{Jc}}$ Tests

The $\theta_{J C}$ test is run by holding the test device against an ''infinite" heat sink (water-cooled block approximately $4^{\prime \prime} \times 7^{\prime \prime} \times 0.75^{\prime \prime}$ ) to give


Figure 3. Board Trace Configuration for Thermal Resistance Test Boards


Figure 4. Device/Board Assemblies
a $\theta_{\mathrm{CA}}$ (case-to-ambient) approaching zero. The copper heat sink is held at a constant temperature $\left(\approx 20^{\circ} \mathrm{C}\right)$ and monitored with a thermocouple ( $0.040^{\prime \prime}$ diameter sheath, grounded junction type K) mounted flush with heat-sink surface and centered below die in the test device. Figure 7 shows the $\theta_{\mathrm{JC}}$ test mounting for a PLCC device.
SO devices are mounted with the bottom of the package held against the heat sink. This is achieved by bending the device leads straight out from the package body. Two small wires are soldered to the appropriate leads for tester connection. Thermal grease is used between the test device and heat sink to assure good thermal coupling.

PLCC devices are mounted with the top of the package held against the heat sink. $A$


Figure 5. Cross-Section of Test Device Soldered to Test Board
small spacer is used between the hold-down mechanism and PLCC bottom pedestal. Small hook-up wires and thermal grease are used as with the SO setup. Figure 7 shows the PLCC mounting.

## Thermal Considerations for Surface-Mounted Devices



Figure 6. Air-Flow Test Setup

## DATA PRESENTATION

The data presented in this application note was run at constant power dissipation for each package type. The power dissipation used is given under Test Conditions for each graph. Higher or lower power dissipation will have a slight effect on thermal resistance. The general trend of thermal resistance decreasing with increasing power is common to all packages. Figure 8 shows the average effect of power dissipation on SMD $\theta_{\text {JA. }}$.
Thermal resistance can also be affected by slight variations in internal leadframe design such as pad size. Larger pads give slightly lower thermal resistance for the same size die. The data presented represents the typical Signetics leadframe/dıe combınations with large die on large pads and small die on small pads. The effect of leadframe design is within the $\pm 15 \%$ accuracy of these graphs.
SO devices are currently available in both copper or alloy 42 leadframes; however, Signetics is converting to copper only. PLCC devices are only available using copper leadframes.

The average lowering effect of air flow on SMD $\theta_{\mathrm{JA}}$ is shown in Figure 9.

## Thermal Calculations

The approxımate junction temperature can be calculated using the following equation:

$$
T_{J}=\left(\theta_{\mathrm{JA}} \times \mathrm{P}_{\mathrm{D}}\right)+\mathrm{T}_{\mathrm{A}}
$$

Where: $T_{J}=$ Junction Temperature $\left({ }^{\circ} \mathrm{C}\right)$
$\theta_{\mathrm{JA}}=$ Thermal Resistance Junction-to-Ambient ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ )
$P_{D}=$ Power Dissipation at a $T_{J}$ $\left(V_{C C} \times I_{C C}\right)(W)$
$\mathrm{T}_{\mathrm{A}}=$ Temperature of Ambient $\left({ }^{\circ} \mathrm{C}\right)$

Example: Determine approximate junction temperature of SOL-20 at 0.5 W dissipation using $10,000 \mathrm{sq}$. mil die and copper leadframe in still air and 200 LFPM air-flow ambients. Given $\mathrm{T}_{\mathrm{A}}=30^{\circ} \mathrm{C}$,

1. Find $\theta_{J A}$ for SOL-20 using 10,000 sq. mil die and copper leadframe from typical $\theta_{\mathrm{JA}}$ data - SOL-20 graph.
Answer: $88^{\circ} \mathrm{C} / \mathrm{W}$ @ 0.7 W
2. Determine $\theta_{\mathrm{JA}}$ @ 0.5 W using Av erage Effect of Power Dissipation on AMD $\theta_{J A}$, Figure 8.
Percent change in Power

$$
\begin{aligned}
& =\frac{0.5 W-0.7 W}{0.7 W} \times 100 \\
& =-28.6 \%
\end{aligned}
$$



Figure 8. Average Effect of Power Dissipation on SMD $\theta_{\text {JA }}$


AF03290s

Figure 7. $\theta_{\text {Jc }}$ Test Setup With PLCC Device

From Figure 8:
28.6\% change in power gives
$3.5 \%$ increase in $\theta_{\mathrm{JA}}$
Answer:
$88^{\circ} \mathrm{C} / \mathrm{W}+(88 \times 0.035)$
$=91^{\circ} \mathrm{C} / \mathrm{W}$ @ 0.5 W
3. Determine $\theta_{\mathrm{JA}}$ @ 0.5 W in 200 LFPM air flow from Average Effect of Air Flow on SMD $\theta_{J A}$, Figure 9.

From Figure 9: 200 LFPM air flow gives $14 \%$ decrease in $\theta_{J A}$

## Answer:

$91^{\circ} \mathrm{C} / \mathrm{W}-(91 \times 0.14)=78^{\circ} \mathrm{C} / \mathrm{W}$
4. Calculate approximate junction temperature

Answer:
$T_{J}$ (still-air)
$=\left(91^{\circ} \mathrm{C} / \mathrm{W} \times 0.5 \mathrm{~W}\right)+30$
$=76^{\circ} \mathrm{C}$
$T_{J}(200$ LFPM)
$=\left(78^{\circ} \mathrm{C} / \mathrm{W} \times 0.5 \mathrm{~W}\right)+30$
$=69^{\circ} \mathrm{C}$


Figure 9. Average Effect of Air Flow on SMD $\theta_{J A}$

## Thermal Considerations for Surface-Mounted Devices






## OP02421S



opoz390s
OP02400S

NOTES:

1. TEST CONDITIONS:
Test ambient:
Power dissipation
Test fixture
Accuracy
Still air
ower dissipation:
Philips
Accuracy
Test ambient.
Power dissipation:
Test fixture.
0 5W
Accuracy.
2. TEST CONDITIONS:
Test ambient.
Power dissipation:
Test fixture:
Accuracy

Figure 10. Typical SMD Thermal ( $\theta_{\mathrm{JA}}$ ) Characteristics

## Thermal Considerations for Surface-Mounted Devices




OP02460S
OP02470S
Typical $\boldsymbol{\theta}_{\mathrm{JA}}$ Data PLCC-52 ${ }^{1}$



NOTES:

1. TEST CONDITIONS
Test ambient
Power dissipation-
Test fixture:
2. TEST CONDITION
Test ambient
Power dissipation
Test fixture
Accuracy.

3. TEST CONDITIONS:


Figure 11. Typical SMD Thermal ( $\theta_{\text {JA }}$ ) Characteristics

## Thermal Considerations for Surface-Mounted Devices



Figure 12. Typical SMD Thermal $\left(\theta_{\mathrm{JC}}\right)$ Characteristics

## Thermal Considerations for Surface-Mounted Devices



Figure 13. Typical SMD Thermal ( $\theta_{\mathrm{Jc}}$ ) Characteristics

Thermal Considerations for Surface-Mounted Devices

Effect of Device Stand-Off on SO $\theta_{J A}{ }^{1}$


NOTES:

1. TEST CONDITIONS

Package type
Die size
Test Ambient
Power dissipation
Test fixture
SOL-20 CLF
$11,-222$ sq mils
Still-arr
075 W
Phillips PCB

Phillips PCB

Effect of Board Size
on SO $\theta_{\mathrm{JA}}{ }^{2}$


NOTES:
2. TEST CONDITIONS

Package type
Die size
Test Ambient
Power dissipation
Test fixture

SOL-14 CLF
5,040sq mils
Still-arr
06 W
$0062^{\prime \prime}$ thick PCB with
"no traces" 8-9mil stand-off

Effect of Trace Length on
28-Lead PLCC $\theta_{J A}{ }^{3}$


NOTES:
OP02672s
3. TEST CONDITIONS

Test Ambient
Power dissipation. Test fixture
 copper

Figure 14

## Thermal Considerations for Surface-Mounted Devices

## SYSTEM CONSIDERATIONS

With the increases in layout density resulting from surface mounting with much smaller packages, other factors become even more important. THE USER IS IN CONTROL OF THESE FACTORS.

One of the most obvious factors is the substrate material on which the parts are mounted. Environmental constraints, cost considerations, and other factors come into play when choosing a substrate. The choice is expanding rapidly, from the standard glass epoxy PWB materials and ceramic substrates to flexible circuits, injection-molded plastics, and coated metals. Each of these has its own thermal characteristics which must be considered when choosing a substrate material.

Studies have shown that the air gap between the bottom of the package and the substrate has an effect on $\theta_{\mathrm{JA}}$. The larger the gap, the higher the $\theta_{\mathrm{JA}}$. Using thermally conductive epoxies in this gap can slightly reduce the $\theta_{\mathrm{JA}}$.
It has long been recognized that external cooling can reduce the junction temperatures of devices by carrying heat away from both the devices and the board itself. Signetics has done several studies on the effects of external cooling on boards with SO packages. The results are shown in Figures 15 through 18.
The designer should avoid close spacing of high power devices so that the heat load is spread over as large an area as possible. Locate components with a higher junction temperature in the cooler locations on the PCBs.
The number and size of traces on a PWB can affect $\theta_{\mathrm{JA}}$ since these metal lines can act as radiators, carrying heat away from the package and radiating it to the ambient. Although the chips themselves use the same amount of energy in either a DIP or an SO package, the increased density of a surface-mounted assembly concentrates the thermal energy into a smaller area.
It is evident that nothing is free in PWB layout. More heat concentrated into a smaller area makes it incumbent on the system designer to provide for the removal of thermal energy from his system.
Large conductor traces on the PCB conduct heat away from the package faster than small traces. Thermal vias from the mounting surface of the PCB to a large area ground plane in the PCB reduce the heat buildup at the package.
In addition to the package's thermal considerations, thermal management requires one to at least be aware of potential problems caused by mismatch in thermal expansion.


Figure 15. Results of Air Flow on $\theta_{\mathrm{JA}}$ on SO-14 With Copper Leadframe


Figure 17. Results of Air Flow on $\theta_{\mathrm{JA}}$ on SO-16 With Copper Leadframe

The very nature of the SMD assembly, where the devices are soldered directly onto the surface, not through it, results in a very rigid structure. If the substrate material exhibits a different thermal coefficient of expansion (TCE) than the IC package, stresses can be set up in the solder joints when they are subjected to temperature cycling (and during the soldering process itself) that may ultmately result in falure.
Because some of the boards assembled will require the use of Leadless Ceramic Chip Carriers (LCCCs), TCE must be understood. As will be seen below, TCE is less of a problem with the commercial SMD packages with leads.
Take the example of a leadless ceramic chip carrier with a TCE of about $6 \times 10^{-6} /{ }^{\circ} \mathrm{C}$ soldered to a conventional glass-epoxy lamınate with a TCE in the region of $16 \times 10^{-6}$ / ${ }^{\circ} \mathrm{C}$. This thermal expansion mismatch has been shown to fracture the solder joints during thermal cycling. Substrate materials with matched TCEs should be evaluated for these SMD assemblies to avold problems caused by thermal expansion mismatch.


Figure 16. Results of Air Flow on $\theta_{\mathrm{JA}}$ on SOL-16 With Copper Leadframe


Figure 18. Results of Air Flow on $\theta_{J A}$ on SOL-20 With Copper Leadframe

The stress level associated with thermal expansion and contraction of small SMDs such as capacitors and resistors, where the actual change in length is small, is normally rather low. However, as component sizes increase, stresses can increase substantially.

Thermal expansion mismatch is unlikely to cause too many problems in systems operating in benign environments; but, in harsher conditions, such as thermal cycling in military or avionic applications, the mechanical stresses set up in solder joints due to the different TCEs of the substrate and the component are likely to cause failure.
The basic problem is outlined in Figure 19. The leadless SMD is soldered to the substrate as shown, resulting in a very rigid structure. If the substrate material exhibits a different TCE from that of the SMD material, the amount of expansion for each will differ for any given increase in temperature. The soldered joint will have to accommodate this difference, and failure can ultimately result. The larger the component size, the higher the stress levels so that this phenomenon is at its

## Thermal Considerations for Surface-Mounted Devices

most critical in applications requiring large LCCCs with high pin counts.


NOTE:
Data provided by NV. Phlips
Figure 19. The Basic Problem of Thermal Expansion Mismatch Is That the Substrate and Component May Each Have Different Thermal Coefficients of Expansion

To address this problem, three basic solutions are emerging. First, the use of leadless ceramic chip carriers can sometımes be avoided by using leaded devices; the leads can flex and absorb the stress. Second, when this solution is not feasible, the stresses can be taken up by inserting a compliant elastomeric layer between the ceramic package and the epoxy glass substrate. Third, TCE values of component and substrate can be matched.

## USING LEADED DEVICES (SO, SOL, and PLCC)

The current evolution in commercial electronics includes the adoption of the commercial SMD packages, i.e., SO with gull-wing leads or the PLCC with rolled-under J-leads, rely on the compliance of the leads themselves to avoid any serious problems of thermal expansion mismatch. At elevated temperatures, the leads flex slightly and absorb most of the mechanical stress resulting from the thermal expansion differentials.
Similarly, leaded holders can be used with LCCCs to attach them to the substrate and thus absorb the stress.

Unfortunately, using a lead does not always ensure sufficient compliancy. The material from which the lead is made, and the way it is formed and soldered can adversely affect it. For example, improper soldering technıques, which cause excess solder to over-fill the bend of the gull-wing lead of an SO, can significantly reduce the lead's compliancy.

## COMPLIANT LAYER

This approach introduces a compliant layer onto the interface surface of the substrate to absorb some of the stresses. A $50 \mu \mathrm{~m}$ thick elastomeric layer is bonded to the laminate. To make contacts, carbon or metallic powders are introduced to form conductive
stripes in the nonconductive elastomer material. Unfortunately, substrates using this technique are substantially more expensive than standard uncoated boards.

Another solution is to increase the compliancy of the solder joint. This is done by increasing the stand-off height between the underside of the component and the substrate. To do this, a solder paste containing lead or ceramic spheres which do not melt when the surrounding solder reflows, thus keeping the component above the substrate, can be used.

## MATCHING TCE

There are two ways to approach this solution. The TCE of the substrate laminate material can be matched to that of the LCCC either by replacing the glass fibers with fibers exhibiting a lower TCE (composites such as epoxyKevlar ${ }^{\circledR}$ or polyımide-Kevlar and polyimidequartz), or by using low TCE metals (such as Invar ${ }^{\circledR}$, Kovar, or molybdenum).
This latter approach involves bonding a glasspolyimide or a glass-epoxy multilayer to the low TCE restraining core material. Typical of such materials are copper-Invar-copper, Al-loy-42, copper-molybdenum-copper, and cop-per-graphite. These restraining-core constructions usually require that the laminate be bonded to both sides to form a balanced structure so that they will not warp or twist.

This inevitably means an increase in weight, which has always been a negative factor in this approach. However, the SMD substrate can be smaller and the components more densely packed, in many cases overcoming the weight disadvantages. On the positive side, the material's high thermal conductivity helps to keep the components cool. Moreover, copper-clad Invar lends itself readily to moisture-proof multilayering for the creation of ground and power planes and for providing good inherent EMI/RFI shielding.

Kevlar is lighter and widely used for substrates in military applications; but, it suffers from a serious drawback which, although overcome to a certain extent by careful attention to detail, can cause problems. The material, when laminated, can absorb moisture and chemical processing fluids around the edges. Thermal conductivity, machinability, and cost are not as attractive as for copperclad Invar.

For the majority of commercial substrates, however, where the use of ceramic chip carriers in any quantity is the exception rather than the rule, and when adequate cooling is available, the mismatch of TCEs poses little or no problem. For these substrates, traditional FR-4 glass-epoxy and phenolic-paper will
no doubt remain the most widely-used materials.

Although FR-4 epoxy-glass has been the traditional material for plated-through professional substrates, it is phenolic-paper laminate (FR-2) which finds the widest use in consumer electronics. While it is the cheapest material, it unfortunately has the lowest dimensional stability, rendering it unsuitable for the mounting of LCCCs.

## SUBSTRATE TYPES

FR-4 glass-epoxy substrates are the most commonly used for commercial electronic circuits. They have the advantage of being cheap, machinable, and lightweight. Substrate size is not limited. On the negative side, they have poor thermal conductivity and a high TCE, between 13 and $17 \times 10^{-6} /{ }^{\circ} \mathrm{C}$. This means they are a poor match to ceramic.

Glass polyimide substrates have a similar TCE range to glass-epoxy boards, but better thermal conductivity. They are, however, three to four times more expensive.

Polyimide Kevlar substrates have the advantage of being lightweight and not restricted in size. Conventional substrate processing methods can be used and its TCE (between 4 and 8), matches that of ceramic. Its disadvantages are that it is expensive, difficult to drill, and is prone to resin microcracking and water absorption.

Polyimide quartz substrates have a TCE between 6 and 12, making them a good match for LCCCs. They can be processed using conventional techniques, although drilling vias can be difficult. They have good dielectric properties and compare favorably with FR-4 for substrate size and weight.

Alumina (ceramic) substrates are used extensively for high-reliability military applications and thick-film hybrids. The weight, cost, limited substrate size and inherent brittleness of alumina means that its use as a substrate material is limited to applications where these disadvantages are outweighed by the advantage of good thermal conductivity and a TCE that exactly matches that of LCCCs. A further limitation is that they require thick-film screening processing.

Copper-clad Invar substrates are the leading contenders for TCE control at present. It can be tailored to provide a selected TCE by varying the copper-to-Invar ratio. Figure 20 shows the construction of a typical multilayer substrate employing two cores providing the power and ground planes. Plated-through holes provide an integral board-to-board interconnection. The low TCE of the core dominates the TCE of the overall substrate,

## Thermal Considerations for Surface-Mounted Devices

## making it possible to mount LCCCs with

 confidence.Because the TCE of copper is high, and that of Invar is low, the overall TCE of the substrate can be adjusted by varying the thick-
ness of the copper layers. Figure 21 plots the TCE range of the copper-clad Invar as a function of copper thickness and shows the TCE range of each of several other materials to which the clad material can be matched.

For example, if the TCE of Alumina is to be matched, then the core should have about $46 \%$ thickness of copper. When this material is used as a thermal mounting plane, it also acts as a heatsink.


NOTE:
Data provided by N.V Philips
Figure 20. Section Through a Typical Multilayer Substrate Incorporating Copper-Clad Invar Ground and Power Planes, Interconnected via Plated-Through Holes


NOTE:
Data provided by NV Philips
Figure 21. The TCE Range of Copper-Clad Invar as a Function of Copper Thickness

## Thermal Considerations for Surface-Mounted Devices

## Table 1. Substrate Material Properties

| SUBSTRATE MATERIAL | TCE $\left(1 \mathbf{1 0}^{-6} /{ }^{\circ} \mathbf{C}\right)$ | THERMAL CONDUCTIVITY $\left.\mathbf{( W / m} \mathbf{m}^{\mathbf{3}} \mathbf{K}\right)$ |
| :--- | :---: | :---: |
| Glass-epoxy (FR-4) | $13-17$ | 0.15 |
| Glass polyımide | $12-16$ | 0.35 |
| Polyimide Kevlar | $4-8$ | 0.12 |
| Polyımide quartz | $6-12$ | TBD |
| Copper-clad Invar | 6.4 (typical) | 165 (lateral) <br> 16 (transverse) |
| Alumina | $5-7$ | 21 |
| Complant layer <br> Substrate | See Notes | $0.15-0.3$ |

## NOTES:

Compliant layer conforms to TCE of the LCCC and to base substrate material
Data provided by NV Philips
KEVLAR ${ }^{\circledR}$ is a registered trademark of DU PONT.
INVAR ${ }^{\circledR}$ is a registered trademark of TEXAS INSTRUMENTS

## CONCLUSION

Thermal management remains a major concern of producers and users of ICs The advent of SMD technology has made a thorough understanding of the thermal character-
istics of both the devices and the systems they are used in mandatory. The SMD package, being smaller, does have a higher $\theta_{\text {JA }}$ than its standard DIP counterpart . . . even with copper leadframes. That is the major trade-off one accepts for package mınıatur-
ization. However, consideration of all the variables affecting IC junction temperatures will allow the user to take maximum advantage of the benefits derived from use of this technology.

## Signetics

## Linear Products

## INTRODUCTION

The following information applies to all packages unless otherwise specified on individual package outline drawings.

## GENERAL

1. Dimensions shown are metric units (milli-
meters), except those in parentheses meters), except those in parentheses which are English units (inches).
2. Lead spacing shall be measured within this zone.
a. Shoulder and lead tip dimensions are to centerline of leads.
3. Tolerances non-cumulative.
4. Thermal resistance values are determined by utilizing the linear temperature dependence of the forward voltage drop across the substrate diode in a digital device to monitor the junction temperature rise during known power application across $V_{C C}$ and ground. The values are based upon 120 mils square die for plastic packages and a 90 mils square die in the smallest available cavity for hermetic packages. All units were solder-mounted to PC boards, with standard stand-off, for measurement.
.

## Package Outlines For Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu \mathrm{A}, \mathrm{UC}$

10. Lead material
a. ASTM alloy F-15 (KOVAR) or equivalent - gold-plated, tin-plated, or sold-er-dıpped.
b. ASTM alloy F-30 (Alloy 42) or equivalent - tin-plated, gold-plated or sold-er-dipped.
c. ASTM alloy F-15 (KOVAR) or equivalent - gold-plated.
11. Body Material
a. Eyelet, ASTM alloy F-15 or equivalent - gold- or tin-plated, glass body.
b. Ceramic with glass seal at leads.
c. BeO ceramic with glass seal at leads.
d. Ceramic with ASTM alloy F-30 or equivalent.
12. Lid Material
a. Nickel- or tin-plated nickel, weld seal.
b. Ceramic, glass seal.
c. ASTM alloy F-15 or equivalent, gold-plated, alloy seal.
d. BeO ceramic with glass seal.
13. Signetics symbol, angle cut, or lead tab denotes Lead No. 1.
14. Recommended minimum offset before lead bend.
15. Maximum glass climb 0.010 inches.
16. Maximum glass climb or lid skew is $\mathbf{0 . 0 1 0}$ inches.
17. Typical four places.
18. Dimension also applies to seating plane.

## For Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu A$, UC

PLASTIC PACKAGES


## 8-PIN PLASTIC SO (D PACKAGE)



For Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu A$, UC

14-PIN PLASTIC SO (D PACKAGE)


16-PIN PLASTIC SO (D PACKAGE)


For Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu \mathrm{A}, \mathrm{UC}$

16-PIN PLASTIC SOL (D PACKAGE)


20-PIN PLASTIC SOL (D PACKAGE)


For Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu A$, UC

## 24-PIN PLASTIC SOL (D PACKAGE)



28-PIN PLASTIC SOL (D PACKAGE)


For Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu \mathrm{A}, \mathrm{UC}$

4-PIN HERMETIC TO-72 HEADER (E PACKAGE)


8-PIN CERDIP (FE PACKAGE)


NOTES:
1 Controiling dimension inches. Millimeters are shown in parentheses.
2 Dimensions and tolerancing per ANSI Y14.5M - 1982 3 "T", "D", and ' $E$ ' are reference datums on the body and include allowance for glass overrun and meniscus on the seal hne, and lid to base mismatch
4 These dimensions measured with the leads constrained to be perpendicular to plane $T$
5 Pin numbers start with pin \#1 and continue counterclockwise to pin \#8 when viewed from the top.

For Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu \mathrm{A}, \mathrm{UC}$

14-PIN CERDIP (F PACKAGE)


## 16-PIN CERDIP (F PACKAGE)



1 Controlling dimension inches Millimeters are shown in parentheses
2 Dimensions and tolerancing per ANSI Y145M - 1982
3 "T'", ' $D$ '", and " $E$ " are reference datums on the body and include allowance for glass overrun and meniscus on the seal line, and lid to base mismatch
4 These dimensions measured with the leads constrained to be perpendicular to plane $T$
5 Pin numbers start with pin \#1 and continue counterclockwise to pin \#16 when viewed from the top


For Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu A$, UC

## 18-PIN CERDIP (F PACKAGE)



## 20-PIN CERDIP (F PACKAGE)


$853-058481594$

NOTES:
1 Controling dimension: inches. Millimeters are shown in parentheses.
2. Dimensions and tolerancing per ANSI Y14.5M - 1982.

3 " $T$ ", " $D$ '", and " $E$ " are reference datums on the body and include allowance for glass overrun and meniscus on the seal line, and lid to base mismatch.
4 These dimensions measured with the leads constrained to be perpendicular to plane T .
Pin numbers start with pin \#1 and continue counterclockwise to pin \#20 when viewed from the top.

For Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu A$, UC

## 22-PIN CERDIP (F PACKAGE)



## 24-PIN CERDIP (F PACKAGE)



For Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu A$, UC

## 28-PIN CERDIP (F PACKAGE)



## 20-PIN PGA (G PACKAGE)



For Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu A$, UC

8-PIN HERMETIC TO-5 HEADER (H PACKAGE)


10-PIN HERMETIC TO-5/100 HEADER SHORT CAN (H PACKAGE)


For Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu A$, UC

10-PIN HERMETIC TO-5/100 HEADER TALL CAN (H PACKAGE)


16-PIN HERMETIC SDIP (I PACKAGE)


For Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu A, U C$

8-PIN PLASTIC PDIP (N PACKAGE)


14-PIN PLASTIC DIP (N PACKAGE)


For Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu A$, UC

Package Outlines

16-PIN PLASTIC DIP (N PACKAGE)


## 18-PIN PLASTIC DIP (N PACKAGE)



## 20-PIN PLASTIC DIP (N PACKAGE)



## 22-PIN PLASTIC DIP (N PACKAGE)



For Prefixes ADC, AM, AU, CA, DAC, ICM, LF, LM, MC, NE, SA, SE, SG, $\mu A, U C$

## 24-PIN PLASTIC DIP (N PACKAGE)



## 28-PIN PLASTIC DIP (N PACKAGE)



## Signetics

## Linear Products

## INTRODUCTION

## Soldering

## 1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below $300^{\circ} \mathrm{C}$ it must not be in contact for more than 10 seconds; if between $300^{\circ} \mathrm{C}$ and $400^{\circ} \mathrm{C}$, for not more than 5 seconds.

## 2. By dip or wave

The maximum permissible temperature of the solder is $260^{\circ} \mathrm{C}$; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.
The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary
immediately after soldering to keep the temperature within the permissible limit.

## 3. Repairing soldered joints

The same precautions and limits apply as in (1) above.

## SMALL OUTLINE (SO) PACKAGES

## The Reflow Solder Technique

The preferred technique for mounting minature components on hybrid thick or thin-film crrcuits is reflow soldering. Solder is applied to the required areas on the substrate by dipping in a solder bath or, more usually, by screen printing a solder paste. Components are put in place and the solder is reflowed by heating.
Solder pastes consist of very finely powdered solder and flux suspended in an organic liquid binder. They are available in various forms depending on the specification of the solder

## Package Outlines For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

and the type of binder used. For hybrid circuit use, a tin-lead solder with 2 to $4 \%$ silver is recommended. The working temperature of this paste is about 220 to $230^{\circ} \mathrm{C}$ when a mild flux is used.

For printing the paste onto the substrate a staınless steel screen with a mesh of 80 to $105 \mu \mathrm{~m}$ is used for which the emulsion thickness should be about $50 \mu \mathrm{~m}$. To ensure that sufficient solder paste is applied to the substrate, the screen aperture should be slightly larger than the corresponding contact area.

The contact pins are positioned on the substrate, the slight adhesive force of the solder paste being sufficient to keep them in place. The substrate is heated to the solder working temperature preferably by means of a controlled hot plate. The soldering process should be kept as short as possible: 10 to 15 seconds is sufficient to ensure good solder joints and evaporation of the binder fluid. After soldering, the substrate must be cleaned of any remaining flux.

For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

8-PIN PLASTIC (SOT-97A)


## 8-PIN CERDIP (SOT-151A)



For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

8-PIN METAL CERDIP (SOT-153B)


## 9-PIN PLASTIC SIP (SOT-110B)



For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

## 9-PIN PLASTIC POWER SIP (SOT-131A, B)



9-PIN PLASTIC SIP (SOT-142)


For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

9-PIN PLASTIC POWER SIP-BENT-TO-DIP (SOT-157B)


12-PIN PLASTIC DIP WITH METAL COOLING FIN (SOT-150)


## For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

13-PIN PLASTIC POWER SIP-BENT-TO-DIP (SOT-141BA)


14-PIN PLASTIC DIP (SOT-27K, M, T)


For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

14-PIN CERDIP (SOT-73A, B, C)


14-PIN METAL CERDIP (SOT-83B)


For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

16-PIN PLASTIC DIP (SOT-38)


16-PIN PLASTIC DIP (SOT-38A)


For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

16-PIN PLASTIC DIP (SOT-38D, DE)


16-PIN PLASTIC DIP (SOT-38Z)


For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

16-PIN PLASTIC DIP WITH INTERNAL HEAT SPREADER (SOT-38WE-2)


16-PIN PLASTIC QIP (SOT-58)


16-PIN CERDIP (SOT-74A, B, C)


16-PIN METAL CERDIP (SOT-84B)


For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

18-PIN METAL CERDIP (SOT-85B)


## 18-PIN PLASTIC DIP (SOT-102A)



For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

18-PIN PLASTIC DIP (SOT-102C)


18-PIN PLASTIC DIP (SOT-102CS)


18-PIN PLASTIC DIP (SOT-102G)


18-PIN CERDIP (SOT-133A, B)


For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

Package Outlines

20-PIN PLASTIC DIP (SOT-146)


20-PIN CERDIP (SOT-152B, C)


For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

20-PIN METAL CERDIP (SOT-154B)


20-PIN PLASTIC DIP (SOT-116)


For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

22-PIN METAL CERDIP (SOT-118B)


## 22-PIN CERDIP (SOT-134A)



## 24-PIN METAL CERDIP (SOT-86A)



## 24-PIN CERDIP (SOT-94)



For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

24-PIN PLASTIC DIP WITH INTERNAL HEAT SPREADER (SOT-101A, B)


28-PIN METAL CERDIP (SOT-87A)


For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

Package Outlines

## 28-PIN METAL CERDIP (SOT-87B)



28-PIN PLASTIC DIP (SOT-117)



## 28-PIN PLASTIC DIP (SOT-117D)



28-PIN CERDIP (SOT-135A)



For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

40-PIN METAL CERDIP (SOT-88)


40-PIN METAL CERDIP (SOT-88B)


For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

40-PIN PLASTIC DIP (SOT-129)


40-PIN CERDIP (SOT-145)


For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

8-PIN PLASTIC SO (D PACKAGE) (SO-8, SOT-96A)


14-PIN PLASTIC SO (D PACKAGE) (SO-14, SOT-108A)


## For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

16-PIN PLASTIC SO (D PACKAGE) (SO-16, SOT-109A)


## 8-PIN PLASTIC SOL (D Package) (SOL-8, SOT-176)



16-PIN PLASTIC SOL (D PACKAGE) (SOL-16, SOT-162A)


20-PIN PLASTIC SOL (D PACKAGE) (SOL-20, SOT-163A)


For Prefixes HEF, OM, PCD, PCF, PNA, SAA, SAB, TDA, TDD, TEA

24-PIN PLASTIC SOL (D PACKAGE) (SOL-24, SOT-137A)


28-PIN PLASTIC SOL (D PACKAGE) (SOL-28, SOT-136A)


## 40-PIN PLASTIC SO (VSO-40, SOT-158A)



40-PIN PLASTIC SO (OPPOSITE BENT LEADS) (VSO-40, SOT-158B)


## Signetics

Linear Products

Sales Office Listıng

Sales Offices

## SIGNETICS

HEADQUARTERS
811 East Arques Avenue
P.O. Box 3409

Sunnyvale, CA. 94088-3409 Phone: (408) 991-2000

## ALABAMA <br> Huntsville

Phone: (205) 830-4001

## ARIZONA

Phoenix
Phone: (602) 265-4444
CALIFORNIA
Canoga Park
Phone: (818) 880-6304
Irvine
Phone: (714) 833-8980
(213) $588-3281$

Los Angeles
Phone: (213) 670-1101

## San Diego

Phone: (619) 560-0242

## Sunnyvale

Phone: (408) 991-3737
COLORADO
Aurora
Phone: (303) 751-5011
FLORIDA
Ft. Lauderdale
Phone: (305) 486-6300
GEORGIA
Atlanta
Phone: (404) 594-1392

## ILLINOIS

Itasca
Phone: (312) 250-0050
INDIANA
Kokomo
Phone: (317) 459-5355
KANSAS
Overland Park
Phone: (913) 469-4005
MASSACHUSETTS
Littieton
Phone: (617) 486-8411
MICHIGAN
Farmington Hills
Phone: (313) 338-8600
minnesota
Edina
Phone: (612) 835-7455
NEW JERSEY
Parsippany
Phone: (201) 334-4405

NEW YORK
Hauppauge
Phone: (516) 348-7877
Wappingers Falls
Phone: (914) 297-4074

## NORTH CAROLINA

Raleigh
Phone: (919) 781-1900
OHIO
Columbus
Phone: (614) 888-7143

## OREGON

Beaverton
Phone: (503) 627-0110
PENNSYLVANIA
Plymouth Meeting
Phone: (215) 825-4404

## TENNESSEE

Greeneville
Phone: (615) 639-0251

## TEXAS

Austin
Phone: (512) 339-9944
Houston
Phone: (713) 668-1989
Richardson Phone: (214) 644-3500
CANADA
SIGNETICS CANADA, LTD.
Etobicoke, Ontario Phone: (416) 626-6676
Nepean, Ontario Signetics, Canada, Ltd.
Phone: (613) 225-5467
REPRESENTATIVES
ARIZONA
Scottsdale
Thom Luke Sales, Inc.
Phone: (602) 941-1901
CONNECTICUT
Brookfield
M \& M Associates
Phone: (203) 775-6888
FLORIDA
Clearwater Sigma Technical Associates Phone: (813) 791-0271
Ft. Lauderdale Sigma Technical Associates Phone: (305) 731-5995
ILLINOIS
Hoffman Estates
Micro-Tex, Inc.
Phone: (312) 382-3001

INDIANA
Indianapolis
Mohrfield Marketing, Inc.
Phone: (317) 546-6969

## IOWA

Cedar Rapids
J.R. Sales

Phone: (319) 393-2232

## MARYLAND

Glen Burnie
Third Wave Solutions, Inc.
Phone: (301) 787-0220

## MASSACHUSETTS

Needham Heights
Kanan Associates
Phone: (617) 449-7400
MICHIGAN
Bloomfield Hills
Enco Marketing
Phone: (313) 642-0203

## MINNESOTA

Eden Prairie
High Technology Sales
Phone: (612) 944-7274

## MISSOURI

Bridgeton
Centech, Inc.
Phone: (314) 291-4230
Raytown
Centech, Inc.
Phone: (816) 358-8100

## NEW HAMPSHIRE

Hookset
Kanan Associates
Phone: (603) 645-0209

## NEW JERSEY

East Hanover
Emtec Sales, Inc.
Phone: (201) 428-0600

## NEW MEXICO

Albuquerque
F.P. Sales

Phone: (505) 345-5553

## MEXICO

Panamtek
Mexico, D. F.
Phone: (905) 586-8443

## NEW YORK

Ithaca
Bob Dean, Inc.
Phone: (607) 257-1111
OHIO
Centerville
Bear Marketing, Inc.
Phone: (513) 436-2061
Richfield
Bear Marketing, Inc.
Phone: (216) 659-3131

OKLAHOMA
Tulsa
Jerry Robinson and
Associates
Phone: (918) 665-3562
OREGON
Beaverton
Western Technical Sales
Phone: (503) 644-8860
PENNSYLVANIA
Pittsburgh
Bear Marketing, Inc.
Phone: (412) 531-2002
Willow Grove
Delta Technical Sales Inc.
Phone: (215) 657-7250
UTAH
Salt Lake City
Electrodyne
Phone: (801) 264-8050

## WASHINGTON

## Bellevue

Western Technical Sales
Phone: (206) 641-3900

## Spokane

Western Technical Sales
Phone: (509) 922-7600

## WISCONSIN

Waukesha
Micro-Tex, Inc.
Phone: (414) 542-5352
CANADA
Burnaby, British Columbla Tech-Trek, Ltd. Phone: (604) 439-1373

Mississauga, Ontario
Tech-Trek, Ltd.
Phone: (416) 238-0366
Nepean, Ontario
Tech-Trek, Ltd.
Phone: (613) 225-5161
Ville St. Laurent, Quebec Tech-Trek, Ltd.
Phone: (514) 337-7540

## DISTRIBUTORS

Contact one of our local distributors:
Anthem Electronics
Avnet Electronics
Hamilton/Avnet Electronics
Marshall Industries
Schweber Electronics
Wyle/LEMG
Zentronics, Ltd.

## Sales Offices

FOR SIGNETICS
PRODUCTS
WORLDWIDE:
ARGENTINA
Philips Argentina S.A.
Buenos Aires
Phone: 54-1-541-7141
AUSTRALIA
Philips Electronic
Components and Materials, Ltd.
Artarmon, N.S.W.
Phone: 61-2-439-3322
AUSTRIA
Osterrichische Philips Wien
Phone: 43-222-60-101-820
BELGIUM
N.V. Philips \& MBLE

Brussels
Phone: 32-2-5-23-00-00
BRAZIL
Philips Do Brasil, Ltda.
Sao Paulo
Phone: 55-11-211-2600
CHILE
Philips Chilena S.A.
Santiago
Phone: 56-02-077-3816
PEOPLES REPUBLIC OF CHINA
Philips Hong Kong Ltd.
Kwai Chung Kowloon
Phone: 852-0-245-121
COLOMBIA
Iprelenso, Ltda.
Bogota
Phone: 57-1-2497624
DENMARK
Miniwatt A/S
Copenhagen $S$
Phone: 45-1-54-11-22
FINLAND
Oy Philips Ab
Helsınkı
Phone: 358-0-172-71

Effective October 1988

FRANCE
R.T.C. Issy-les-Moulineaux Cedex
Phone: 33-1-40-93-80-00

## GERMANY

Valvo
Hamburg
Phone: 49-40-3-296-0

## GREECE

Philips S.A. Hellenique
Athens
Phone: 30-1-4894-339

## HONG KONG

Philips Hong Kong, Ltd.
Kwaı Chung, Kowloon
Phone: 852-0-245-121
INDIA
Peico Electronics \& Elect.
Ltd.
Bombay
Phone: 91-22-493-8721

## INDONESIA

P.T. Philips-Ralin Electronics Jakarta Selatan
Phone: 62-21-512-572

## IRELAND

Philips Electrical Ltd.
Dublin
Phone 353-1-69-33-55

## ISRAEL

Rapac Electronics, Ltd.
Tel Aviv
Phone: 972-3-477115
ITALY
Philips S.p.A.
Milano
Phone: 39-2-67-52-1

## JAPAN

Signetics Japan Ltd.
Osaka
Phone: 81-6-304-6071
Signetics Japan Ltd.
Tokyo
Phone: 81-3-230-1521/2

KOREA
Philips Industries, Ltd.
Seoul
Phone: 82-2-794-5011
/12/13/14/15

MALAYSIA
Philips Malaysia SDN Bernhad
Pulau Penang
Phone: 60-4-870055
MEXICO
Panamtek
Guadalajara, Jal
Phone: 52-36-30-30-29
NETHERLANDS
Philips Nederland
Eindhoven
Phone: 31-40-444-755
NEW ZEALAND
Philips New Zealand Ltd.
Auckland
Phone: 64-9-605914

## NORWAY

Norsk A/S Philips
Oslo
Phone: 47-2-68-02-00
PERU
Cadesa
San Isidro
Phone: 51-70-7080
PHILIPPINES
Philips Industrial Dev., Inc. Makati Metro Manila
Phone: 63-2-868951-9
PORTUGAL
Philips Portuguesa SARL
Lisbon
Phone: 351-1-68-31-21
SINGAPORE
Philips Project Dev. Pte., Ltd.
Singapore
Phone: 65-350-2000
SOUTH AFRICA
E.D.A.C. (PTY), Ltd. Joubert Park
Phone: 27-11-617-9111

## SPAIN

Miniwatt S.A.
Barcelona
Phone: 34-3-301-63-12

## SWEDEN

Philips Komponenter A.B.
Stockholm
Phone: 46-8-782-10-00

## SWITZERLAND

Philips A.G.
Zurich
Phone: 41-1-488-2211
TAIWAN
Philips Taiwan, Ltd.
Tanpei
Phone: 886-2-712-0500
THAILAND
Philips Electrical Co.
of Thailand Ltd.
Bangkok
Phone: 66-2-233-6330/9

## TURKEY

Turk Philips
Ticaret A.S.
Istanbul
Phone: 90-11-43-59-10
UNITED KINGDOM
Philips Componets
London
Phone: 44-1-580-6633
UNITED STATES
Signetics International Corp.
Sunnyvale, California
Phone: (408) 991-2000
URUGUAY
Luzilectron, S.A.
Montevideo
Phone: 598-91-56-41
/42/43/44

VENEZUELA
Magnetica, S.A.
Caracas
Phone: 58-2-241-7509

## Additional Drawings for the NE/SA605



## Additional Drawings for the NE/SA605



Figure 3. NE/SA605 Application Board at $25^{\circ} \mathrm{C}$

## Additional Drawings for the NE/SA575



Figure 2. Typical Expandor Configuration


## Additional Drawings for the NE/SA575



TC23230S
Figure 4. Signetics NE575 Low Voltage Expandor/Compressor/ALC Demo Board


OP20930S
Figure 5. Unity Gain Error vs Supply Voltage

## Signetics <br> a division of North American Philips Corporation

Signetics Company 811 E. Arques Avenue P. O. Box 3409 Sunnyvale, California 94088-3409 Telephone 408/991-2000


[^0]:    

[^1]:    September 13, 1988

[^2]:    *This means apply two successive active $V_{\text {MUX }}$ edges followed by one active $R$ edge.
    July 15, 1988

[^3]:    *Some oscillators have frequencies controlled by an input current rather than a voltage and are referred to as current-controlled oscillators (CCO)

[^4]:    © Touch-Tone is a registered trademark of AT \& T.

[^5]:    F package at $9.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.
    N package at $114 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.
    D package at $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.

[^6]:    NOTES:
    1 MC1489 $R_{F}=10 \mathrm{k} \Omega$
    2. $M C 1489 A \quad R_{F}=2 k \Omega$

[^7]:    ${ }^{1}$ S. D. Personick, Optıcal Fiber Transmıssion Systems, Plenum Press, NY, 1981, Chapter 3

