SIGNETICS 8080 EMULATOR MANUAL

TABLE OF CONTENTS

Foreword	3
Chapter 1 Introduction	5
General Bit Slice Architecture	7 7
Chapter 2 Theory of Operation	9
Emulator Architecture Design Considerations The 8080 Emulator Pipeline Memory And I/O Controls Addressing Microcontrol Memory Microinstruction Format	11 12 13 13
Chapter 3 Signetics Microassembler	21
The Assembly Process	23
Chapter 4 8080 Emulator Kit Assembly	27
Kit AssemblyCheckout Procedure	
Appendices	31
Appendix A 8080 Emulator Specifications Logic Diagram Parts List PC Board—Assembly Drawing PC Board Pin-Out and Signal Descriptions System Timing	32 36 37 39
Appendix B PROM Truth Tables	55 63

2

FOREWORD

Despite the numerous advances in microprocessor technology, there still remain many technological niches that have not yet been filled. One example is a fast microprocessor with both the powerful instruction set and extensive software support that is provided with an MOS machine like the 8080.

In recognition of this need, Signetics has developed an 8080 Emulator using its high speed Series 3000 microprocessor chip set. The Emulator significantly increases the speed of the 8080A system without costly redesign of system software. The Emulator is capable of achieving system speeds from two to nine times faster than the 8080A.

The Signetics 8080 Emulator bridges the gap between high-performance "custom built" bipolar CPUs and the slower, "off the shelf" MOS microprocessors. While the "custom built" bipolar machines are fast, their unique nature requires in-house development of an assembler and other support software. The MOS machines, on the other hand, offer assemblers, high-level languages, development systems and many other support features. They are, however, inherently slow. The Signetics 8080 Emulator offers the best of both worlds. It is an 8080 that runs at bipolar speeds. To your system software, the Signetics 8080 Emulator looks just like the microcomputer it emulates. Except for timing loops, software that has been developed and debugged for an 8080 system will run directly on the 8080 Emulator.

In addition to providing industry with a Schottky-bipolar 8080 CPU system, the 8080 Emulator also gives Signetics an opportunity to present its Series 3000 microprocessor chip set in the light of a practical, accomplished design. Toward this end, this manual is more than just a reference guide for 8080 Emulator users. It also contains a wealth of information on the application, structure, and operation of bitslice processors. Basic microprogramming concepts are first introduced and then applied to the Emulator's design. This approach is designed to give the reader a basic understanding of bit-slice CPU design and microprogramming techniques.

This manual assumes that the reader has some experience with microprocessors, particularly the 8080 system. For a detailed description of the 8080, refer to the 8080 Microcomputer Systems User's Manual published by Intel Corporation.

FEATURES OF THE SIGNETICS 8080 EMULATOR

- Complete emulation of 7-chip 8080A CPU system
- Built with Signetics series 3000 Schottky microprocessor chip set
- Processor cycle times from 150ns to static
- Microprogrammed architecture
- Implementation of entire 8080 instruction
 set
- Available microprogram space for user defined macro instructions
- Multiply and Divide macro instructionsAutomatic trap for undefined or illegal
- op-codes (machine enters wait state)
 Instruction execution 2 to 9 times faster
- Instruction execution 2 to 9 times faster than 8080A
- Power on reset provided
- Single phase clock provided
- On board clock provided
- Single 5-volt supply operation
- Board dimensions and edge connector compatible with Intel's SBC 80 series
- Complete 8080 software compatibility (except for timing loops)

CHAPTER I INTRODUCTION

GENERAL

The Signetics 8080 Emulator is a bipolar Schottky microcomputer. Using the Signetics Series 3000 microprocessor chip set, a complete 8080A CPU system has been implemented. The Emulator replaces a system consisting of the 8080A microprocessor, the 8224 clock generator, the 8228 system controller, two 8226 bidirectional ports, and two 8212 bus drivers. A block diagram of the emulated system is shown in Figure 1.

The Signetics 8080 Emulator is a kit. A PC board, all of the necessary ICs and discrete components, and support documentation are provided. The Emulator kit can be assembled by a skilled technician in four to six hours using the assembly instructions presented in Chapter 4. All PROMs are preprogrammed.

BIT SLICE ARCHITECTURE

Advantages

The primary advantages in using bit slice architecture are:

- 1. The availability of microprogrammable LSI components.
- 2. The inherent speed advantage of these LSI components.
- 3. Design flexibility.


With microprogrammable LSIs, the system component count can be reduced to a manageable level, resulting in lower manufacturing costs and design simplification.

With LSI components capable of running at Schottky-bipolar speeds, it is possible to develop machines that will run with micro cycle times of less than 200 nanoseconds. Many applications require this high speed performance which cannot be achieved by MOS microprocessors.

An example of design flexibility is the ability to expand or contract the size of the microprogram both vertically and horizontally to fit the requirements of the particular application. Horizontal expansion is achieved by adding more control bits to the microinstruction word. Vertical expansion is achieved by adding microinstructions to the microprogram. Additional flexibility is provided by the cascadability of bit slice microprocessors such as the N3002. This feature makes expansion of the CPU word size possible.

Microprogrammed CPU

Construction of a bit-slice CPU requires the development of a microprogram. A microprogram is a series of microinstructions stored in PROM (control store). For a bit-slice, microprocessor-based design (such as the 8080 Emulator), all major building blocks are controlled directly or indirectly by a microinstruction. A series of predefined microinstructions is usually required to perform a useful function, such as the



adding of two operands and depositing the sum in a specific register. This kind of useful function is called a "macro instruction." In the case of the 8080 Emulator, all of the original 8080 instructions are macro instructions. The execution of each macro instruction is accomplished by one or more microinstructions, depending on the macro instruction's complexity.

A simplified structure of a microprogrammed CPU is illustrated in Figure 2. There are five major building blocks, namely:

- The Central Processing Section—This is the section where the actual logic and arithmetic operations are performed. Localized registers are available for temporary storage. This section can be implemented with the use of bit slice microprocessors such as the N3002. Cascading N3002s will yield the desired word length.
- Control Store—The Control Store consists of a group of storage devices, such as ROMs or PROMs (RAMs are used in the case of writable control store). It is here where the microprogram is stored.

The Control Store size can be varied in two ways:

Horizontally: By increasing or decreasing the number of bits in each microword, the number of


parallel hardware control operations will increase or decrease, respectively.

Vertically: By increasing or decreasing the number of microinstructions, the capability of the CPU will increase or decrease, accordingly.


It is possible to optimize the CPU design by optimizing the size (horizontally and vertically) of the Control Store. Total flexibility is achieved through the process of optimization in the Control Store.

- Microprogram Sequence Control—This function is implemented efficiently with the N3001. The N3001 controls and provides the address sequencing function for the Control Store. The address thus formed is called the "microprogram address."
- 4. Macro Instruction Decode Logic—This area performs the function of decoding the macro instruction that was fetched from main memory. As a result of the decode, an address is formed to access the Control Store (via the microprogram sequence control) at those locations which are required steps in the execution (macro decode is used throughout the instruction cycle).
- Microinstruction Register—This register is commonly called a "Pipeline Register." Its key function is to hold a microinstruction so that concurrent execution of the present microinstruction and fetching of the next is possible. This architectural arrangement enhances the performance of a given technology.





As indicated in Figure 2, the microinstruction held in the Microinstruction Register provides control fields to control all of the major building blocks in this generalized CPU. All appropriate operations in the hardware are performed with the execution of a microinstruction. A typical microinstruction is illustrated in Figure 3. In this example, a 40-bit-wide microword is assumed. If there is more logic to be controlled, more bits can be added. Each control field is defined in relation to a specific hardware element which is controlled by the bits emerging from the specific PROM location.



CHAPTER 2 THEORY OF OPERATION

EMULATOR ARCHITECTURE

The basic architectural organization of the 8080 Emulator is shown in Figure 4. It consists of the following three major sections:

1. The Micro-Control Section

2. The ALU and Register Section

3. The I/O and Memory Interface

A detailed description of each of the above sections is presented in this chapter.

Micro-Control Section

The overall control of the machine is provided by the micro-control section shown in Figure 4. This section is subdivided into the following functional blocks:

Micro-Control Memory

The microprogram is stored in six 512X8 Schottky PROMs. Thus, the microinstruction is 48 bits wide, and the microprogram can include 512 microinstructions. (Only 345 microinstructions are used to implement the 8080 instruction set.)

Micro Control Unit (N3001)

Micro control memory is addressed by the N3001 MCU. The MCU generates microprogram addresses based on the control information provided by the microprogram and the Instruction Decode PROM.

Instruction Decode PROM

The first microaddress of every microroutine is decoded from the macroinstruction's op code.

The conversion from op-code to N3001 address data is made by the Instruction Decode PROM.

Jump Control Logic

Conditional microprogram jumps based on the external control lines, Program Status Word (PSW) status, or microprogram status are implemented by the Jump Control Logic.

Pipeline Register

The Pipeline Register is a latch that allows one microinstruction to be executed while the next one is being fetched from the Micro Control Memory.

Register Control PROMs

The registers involved in any given microinstruction may be chosen by the microprogram or the macro instruction's op code. The Register Control PROMs convert a microinstruction control field and the op code into a Register Group control field for each CPE array.


The ALU and Register Section

The ALU and Register Section, shown in Figure 4, is the operational heart of the microcomputer. All of the computational work and data manipulation are performed in this section.

The ALU and Register Section is functionally divided into the following blocks:

CPE 3002 Array 1

Array 1 is an 8-bit ALU/Register file fabricated with four 3002 CPE 2-bit slices. The control inputs of each CPE slice are tied together so that the array behaves like a single 8-bit data processor. All arithmetic and logical functions are performed by the CPEs. They also contain the CPE's working registers.



CPE 3002 Array 2

Functionally equivalent to Array 1, Array 2 may operate independently, or be combined with Array 1 for 16-bit operations (e.g., macro address and stack pointer calculations).

ALU Input Multiplexer

Input data to both arrays is channeled through the ALU Input Multiplexer. Under microprogram control, the multiplexer selects from among data returned from external memory, data output from the arrays, and output from the Instruction Register. The data complement input controls the conditional complement circuit at the multiplexer output to effect either inverting or non-inverting data flow. Furthermore, the multiplexer allows the user to force the outputs to all ones (1) or all zeros (0), as desired.

Program Status Word Latch

The Program Status Word (PSW) for the 8080 Emulator is stored in the PSW Latch. The PSW Latch is connected to the M BUS input to Array 1. This provides the microprogram with access to the PSW for pushing onto the external stack.

PSW Multiplexer

The PSW Latch is loaded with data input from the PSW multiplexer. The PSW multiplexer selects between either current machine status or the Data Output Bus from the two arrays. The DO input facilitates a "pop" of the PSW off the external stack.

Mask PROM

The Mask PROM, addressed by the microprogram, contains 32 masks that are used for bit masking during execution of various microinstructions. The mask is presented to the CPE arrays on the I Bus.

Input/Output and Memory Interface

The last section of the 8080 Emulator to be considered is the I/O and Memory Interface shown in Figure 4. This section consists of the following blocks:

External Memory Address Register

The External Memory Address Register is a 16bit latch. It laches the A Bus outputs of the combined CPE arrays, and presents this address to the high-speed bus drivers which drive the External Address Bus.

Tri-State Bus Transceiver

The Tri-State Bus Transceiver is an 8-bit bidirectional I/O device. This high-speed, highcurrent device drives the External Data Bus.

Instruction Register

The Instruction Register is an 8-bit latch which stores op codes that have entered the 8080 Emulator via the external Data Bus. The output of the Instruction Register addresses the Instruction Decode PROM, the Jump Control PROM, the op code Register Control PROM, and is available as an input to the ALU Input Multiplexer.

Control Signal Latch

The Control Signal Latch synchronizes external control signals input to the 8080 Emulator with the microprogram.

Control Signal PROM

By addressing the Control Signal PROM, the microprogram provides 8080 system interface signals to the outside world.

DESIGN CONSIDERATIONS

ALU Structure

The schematic for the 8080 Emulator is provided in Appendix A. The Arithmetic Logic Unit (ALU) is shown in Figure A-1. The ALU consists of two 8-bit arrays. Each array is an independent 8-bit ALU with an on board register file implemented with four N3002 CPEs. For operations requiring 16bit processing, the two arrays are combined to form a single 16-bit ALU.

Each of the 8-bit ALUs has a carry lookahead generator which can generate a carry out of that ALU. For 16-bit operation, the outputs of the separate carry look-ahead generators are fed into a third carry lookahead generator to produce a carry out of the 16-bit ALU. To facilitate 16-bit operation, the Carry Out of the low-order array must become the Carry In bit to the highorder array. This is accomplished by the same multiplexing scheme that controls the carry look-ahead generators. The entire operation is controlled by the microinstruction with signals CS2, CS1, CS0, and DBY.

N3002 Bus Assignment Data Out (DO) Bus

Each N3002 array has an 8-bit Data Out (DO) bus that is driven by the CPE's accumulator. The two tri-state buses are wire-OR'ed together and are controlled directly by the microcode with the ED1 signal. The selected Data Out Bus drives the ALU input multiplexer and the 8-bit output transceiver. All data presented to the External Data Bus is routed via the DO Bus.

A-BUS (Address Bus)

The Memory Address Bus Outputs from both CPE arrays are combined to form a 16bit address for an external main memory $(A_{15}-A_0)$. This combined 16-bit bus is latched into the external Memory Address Register. The external Memory Address Register drives three 8T97 Bus Drivers which, in turn, drive the Edge Connector and hence external memory.

K-BUS (Data Input Bus)

The K-Bus is the main data input path to the N3002 CPE arrays. This is an unconventional but effective way to use the K-Bus. Normally the K-Bus is used to mask values input to the ALU.

The 8080 Emulator's use of the K-Bus as a data input path allows data to be moved into an internal register without passing through the AC or T register. This feature is essential when the contents of both registers must be saved, as is often required by certain operations.

The K-Bus is driven by a complementing 3to-1 multiplexer. Controlled by the microinstruction, the K-Bus multiplexer can select any of the following:

- The Instruction Register contents (or complement).
- The external memory driven Data Bus (or complement).
- The ALU accumulator driven Data Out (DO) Bus (or complement).
- A field of all ones (or zeros).

I-BUS (Mask Bus)

Normally, the I-Bus is used as the major data input path to the CPE array. For the 8080 Emulator design, however, the flexible nature of the I-Bus makes it suitable for inputting a mask to the CPE array. The masking (ANDing) operation occurs between the K-Bus and the I-Bus in the B multiplexer of the N3002 ALU.

Masking operations are required by four macro instructions: RST (Restart), DAA (Decimal Adjust Accumulator), MUL (Multiply) and DIV (Divide). The mask patterns for these operations are provided by a 32X8 PROM. The PROM is addressed by the microinstruction word. When one of the above instructions is not being executed, the mask PROM forces the I-Bus to all ones. Thus, when the I-Bus and the K-Bus are ANDed, the value on the K-Bus remains unchanged.

M-BUS (PSW Bus)

Normally, the M-Bus brings in data from an external main memory. Recall that for the 8080 Emulator, data from external main memory has been multiplexed onto the K-Bus. Thus relieved of its intended function, the M-Bus has been used to bring in the Program Status Word (PSW) to the low-order CPE array. The M-Bus inputs to the high-order array are not used and have been tied to the I-Bus inputs.

The PSW bus is made available to the CPE array for the PUSH PSW operation. Via the M-Bus, the CPE array accesses the PSW and pushes its current value onto the external stack, pre-allocated in main memory.

The Program Status Word bits are defined in Table 1.

FUNCTION BUS*

The N3002 CPE is controlled by a 7-bit field called the Function Bus. Each of the 8080 Emulator's 8-bit arrays is provided with a Function Bus.

The Function Bus is divided into two groups.

- 1. The F-Group: Determines the ALU function to be performed.
- 2. The R-Group: Determines the registers involved.

*NOTE

For a detailed description of the Function Bus, refer to the N3002 description in Appendix D.



BIT	MNEMONIC	NAME
Do	CY	Carry
D ₁	1	Logical one
D ₂	PRTY	Parity (Even)
D_3	0	Logical zero
D ₄	НС	Half carry (for BCD operations)
D ₅	0	Logical zero
D ₆	ZERO	Result equals zero
D ₇	SIGN	MSB

Table 1 PROGRAM STATUS WORD BIT DEFINITIONS

N3002 REGISTER	ARRAY 2	ARRAY 1
R0	В	C
R1	D	E
R2	Н	L
R3	SPh	SPI
R4	PCh	PCI
R5	Not Used	Not Used
R6	Not Used	Not Used
R7	Not Used	Not Used
R8	Not Used	Not Used
R9	Working Storage	Working Storage
Т	Α	Ā
AC	Working Accumulator	Working Accumulator

A:	Accumulator	SPh:	High-order stack pointer address
B, C, D, E, H, L	: Working Registers	PCI:	Low-order program counter address
SPI:	Low-order stack pointer address	PCh:	High-order program counter address

Table 2 8080 REGISTER ASSIGNMENT

N3002 Register Assignment

The N3002 CPE has more registers than required for the emulation. The exact register assignment for the 8080 Emulator is shown in Table 2. The unused registers may be used for expansion purposes.

THE 8080 EMULATOR PIPELINES

General

Several advanced architectural techniques have been implemented in the 8080 Emulator. One of the most important of these is the concept of pipelining. Pipelining is a technique by which tasks that are normally accomplished in a serial fashion are performed in parallel. When implemented properly, pipelining can result in faster operation and better resource utilization.

In the 8080 Emulator design, the pipelining concept was implemented in two areas:

- 1. A multi-level pipeline is used to handle the macro instruction fetching to ensure that the next three consecutive instructions are available locally in the CPU.
- 2. A single-level pipeline is used to facilitate simultaneous execution of the current microinstruction and fetching of the next microinstruction.

The main advantage of this type of architecture is the resulting performance enhancement due to overlapping operations. Large scale computing machines, such as the IBM 360/195 and the CDC STAR, were implemented using similar concepts.

Basic Concepts

The 8080 Emulator provides two excellent examples of the pipelining technique. The serial processes to be performed in parallel are the fetch and execution of instructions (both micro and macro).

With a non-pipelined CPU design, the basic machine cycle is a serial process. As an example, Table 3 shows a series of machine cycles and their respective operations:

CYCLE X	CYCLE X+1	CYCLE X+2
Fetch Inst. N	Execute Inst. N	Fetch Inst. N+1
CYCLE X+3	CYCLE X+4	CYCLE X+5

Table 3 NON-PIPELINED **MACHINE CYCLES**

This type of serial machine must first fetch an instruction out of memory. Upon receipt of that instruction, execution of the instruction will take place (assuming instruction decode is part of the execution). Therefore, the whole procedure is a two-step serial operation.

The technique of pipelining is to overlap these two serial operations (i.e., the fetch and subsequent execution) into one simultaneous event, as illustrated in Table 4.

CYCLE Y	CYCLE Y+1	CYCLE Y+2
Fetch	Fetch	Fetch
Inst. N+1	Inst. N+2	Inst. N+3
Execute	Execute	Execute
Inst. N	Inst. N+1	Inst. N+2

Table 4 PIPELINED MACHINE CYCLES

The motivation for pipeline architecture is primarily to gain speed for a given solid state technology. The gain in speed is made possible by providing dedicated hardware, such as several levels of memory address registers and instruction registers. Therefore, the primary design consideration is the tradeoff between performance and cost.

The Micro Pipeline

The micro pipeline consists of:

1. Micro Control Memory (the microprogram) 2. A Pipeline Register

As soon as the microinstruction output from Micro Control Memory is stable, it is latched into the Pipeline Register. Once the microinstruction is latched into the Pipeline Register, it is presented as a collection of control fields to the various functional blocks of the 8080 Emulator. With the control fields thus established, execution of the microinstruction takes place. In the meantime, the next microaddress being formed by the N3001 MCU is addressing the next microinstruction. Thus, the micro pipeline is realized in that one microinstruction is executed while the next microinstruction is being accessed.

The Macro Pipeline

The Macro pipeline structure consists of the following four dedicated registers:

PC-16-Bit Program Counter residing in R4 iMAR-16-Bit Internal Memory Address Register eMAR-16-Bit External Memory Address Register

IR-8-Bit Instruction Register

The first three registers of the pipeline are used to maintain addresses that are eventually used to access the external main memory via the Emulator's Memory Address Bus. The last register, the Instruction Register, is used to store the op codes and data returned from memory via the 8080 Emulator's Data Bus.

The address in each of the first three registers is updated at the end of every macro instruction cycle. This operation is detailed in Table 5.

The basic operation of the macro pipeline is as follows: during any macro instruction cycle, for example, cycle (X+1), the (N)th instruction is exeucted, the (N+1)th instruction is fetched, and the iMAR and PC registers are updated.

During a jump or branch operation, the entire pipeline will be reinitiated to reflect the new address and its subsequent addresses.

MEMORY AND I/O CONTROLS

The control signals for memory and I/O operations are generated by a PROM (82S123). These control signals include RTRAP, HLTA, INTA, IOW, IORI, MEMW, and MEMRI. Except for IORI and MEMRI, all of the above signals are presented directly to the outside world. IORI and MEMRI are strobed into separate flip-flops which output IOR and MEMR, respectively.

Figure 5 illustrates the memory and I/O control signal logic implementation. The associated PROM truth table is provided in Appendix B, Table B-4 (PROM U10). Note that only 16 addresses of the 82S123 are used. The high-order address bit A4 and chip enable (CE) are both tied to ground as shown in Figure 5.

The assignment of control signals for each bit of the PROM output is shown in Table 6.

ADDRESSING MICROCONTROL MEMORY

The Instruction Decode PROM

Each macro instruction (8080 instruction) is implemented by a sequence of microinstructions. The first microaddress of each microroutine is derived directly from the op code by the Instruction Decode PROM.

The op code fetched from external memory is latched into the Instruction Register. The Instruction Register then addresses the Instruction Decode PROM.

The outputs of the Instruction Decode PROM are loaded into the internal memory address register of the N3001 MCU via the \overline{PX} and \overline{SX} input buses. The N3001, under control of the microinstruction, will generate a corresponding address output on the MA₈₋₀ bus according to the format shown in Table 7.

When one or more microinstructions are shared by a group of macro instructions, the op code is saved in the Instruction Register and used again for a secondary decode.

The Instruction Decode PROM has 512 addressable locations. Two hundred and fifty-six locations are used for primary decode of 8080 instructions, Multiply, Divide, and user-defined macro instructions. The remaining 256 locations are used for secondary decodes. The microprogram enables the secondary half of the Instruction Decode PROM by setting the Secondary Jump (SJM) bit. The SJM bit, once latched into the pipeline register, becomes the most significant bit of the Instruction Decode PROM's address field. The secondary address, thus decoded, is loaded

	MACRO	INSTRUCTION	I CYCLE
	(X)	(X+1)	(X+2)
Instruction being executed	N-1	N	N+1
eMAR	N	N+1	N+2
iMAR	N+1	N+2	N+3
PC (R4)	N+2	N+3	N+4

Table 5 MACRO PIPELINE ADDRESS UPDATE SEQUENCE

B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀
Most- Significant Bit (not used)	RTRAP	HLTA	INTA	IOW	IORI	MEMW	MEMRI Least- Significant Bit

Table 6 ASSIGNMENT OF CONTROL SIGNALS




Figure 5 ADDRESS TO INSTRUCTION INPUT TO OUTPUT OF **DECODE PROM** N3001 N3001 (MICROPROGRAM ADDRESS) PX₄ MA_0 PX_5 MA_1 PX₆ MA_2 IR₍₇₋₀₎ MA_3 PX₇ and SX₀ MA₄ SJM SX₁ MA_5 MA_6 SX_2 SX₃ MA₇

Table 7 GENERATING ADDRESS OUTPUT ON THE MA8-0 BUS

MA₈

into the N3001 to generate the microprogram's next address.

N3001 Address Control

Once the starting address for a microroutine has been determined by the Instruction Decode PROM and loaded onto the Microaddress (MA) Bus (via the N3001), all subsequent microaddresses in the routine are specified by the microinstructions. Each microinstruction generates an Address Control (AC) field for the N3001 MCU. The AC Bus determines what function the MCU will perform on the current address to

(set to zero)



produce the next MA value. (For a detailed description of the AC functions, refer to the N3001 data sheet in Appendix D.)

Jumps required by the microprogram are implemented with supplemental control of the MA_0 and MA_4 bits. MA_0 is driven by a multiplexer that selects from among the MA_0 output of the N3001, Ready, and Hold. The Ready and Hold inputs are used to create dynamic wait loops while the microprogram is waiting for those signals. The MA_4 bit is an AND term of the N3001's MA4 output and a control signal that goes false (thus forcing MA4 to a logical zero) when both Interrupt Strobe (IST) and Hold are true.

Jumps required by the macro program are implemented by the Jump Control PROM (U-37). The Jump Control PROM is addressed by the 8080 Program Status Word bits Zero, Carry, Parity, Sign; three bits of the Instruction Bus ($IR_{(5-3)}$); and SJM. The output of the Jump control PROM (1 bit) is OR ed with LD2 to generate the SX₃ input to the N3001 MCU. This feature allows conditional jumps to be executed when the Load function of the N3001 is performed.

MICROINSTRUCTION FORMAT


General


The microprogram is realized as a series of microinstructions. All microinstructions for the 8080 Emulator have the same format, namely, a 48-bit word consisting of the control fields shown in Figure 6.


To fully describe the functions of each one of these control fields, the following procedure has been adopted:


- A pictorial overview of the microword broken down into six groups of eight consecutive bits is presented. Field names and their control functions are briefly described.
- 2. Detailed descriptions of all control fields are provided.

Microinstruction Control Field Descriptions









- 1. Determines 8 or 16-bit operation.
- 2. Determines whether Carry In to the arrays is complemented or not.
- 3. Multiplexes the carry bits for shift operations.
- 4. Controls the carry and half carry input to the Program Status Word register.

DBY (1-bit) DOUBLE BYTE

DBY specifies the configuration of the carry lookahead logic. When DBY is high, the carry look-ahead is computed for each 8-bit array individually. When DBY is low, the carry lookahead is computed over the 16-bit ALU. See Figure 8.

IST (1-bit) **INTERRUPT STROBE**

This control bit enables the interrupt control circuitry for the 8080 Emulator. When IST is true, INT and HOLD are allowed to interrupt the N3001 MCU. See Figure 8.

IST goes true during the fetch cycle following all macro instructions except: 1. Enable Interrupt (EI)

- 2. Disable Interrupt (DI)
- 3. The Fetch of an Interrupt Vector


SJM (1-bit) SECONDARY JUMP

This control bit addresses the Instruction Decode PROM. SJM thus divides the Instruction Decode PROM into two fields. The first field is the primary jump field, while the second field is the secondary jump field. In many cases the primary decode defines a general class of instructions that share the same beginning micro routine. SJM then allows a secondary decode of the macro instruction that calls up the specific microroutine to complete execution of the macro instruction. See Figure 8.

LD2 (1-bit)

LOAD 2 LD2 can force the SX3 input to the N3001 to go low. It gives the microprogram control of the jump destination when the Load function is used for microaddress generation. LD2 also permits an op-code decode into the second quadrant of micro control storage (locations 08016 through 0FF₁₆). See Figure 8.

RRE (1-bit) **REGISTER ROM ENABLE**



EXT (1-bit)	This bit determines wheth- er the N3002 array register group is specified by the microprogram or the In- struction Bus. See Figure 8. EXTERNAL TEST External Test is a control bit that the microprogram acti- vates when it is waiting for Ready to return from exter- nal memory or I/O. While the microprogram is wait- ing for Deadu	NC1 (1-bit)	clock to both Array 1 and Array 2. Thus disabled, the contents and status of the CPE arrays remains undis- turbed until the requested data is ready for processing (see EXT). See Figure 9. NO CLOCK ARRAY 1 This signal disables the clock to Array 1. With this bit, the microprogram can selectively enable or dis-
	ing for Ready, it remains in the idle loop based on the	NC2 (1-bit)	able Array 1. See Figure 9. NO CLOCK ARRAY 2
	value of MA0, MA0 is con-	NC2 (1-DII)	This signal is identical to
	trolled by the MA0 multi-		NC1 but operates on Array
	plexer which is monitoring		2. See Figure 9.
	Ready. The MA0 multiplex-	SWPA (3 bits)	STATUS WORD PROM
	er is switched between the		ADDRESS
	value of Ready <u>or the MCU</u> output by the EXT signal.		This control field provides
	EXT also disables the		three bits of the 4-bit ad- dress field for the Control
	HLDA signal and enables		Signal PROM. It also pro-
	Ready addressing of the		vides for the output of the
			•
	0		
CCR (1-bit)	CONDITIONAL CLOCK		
. ,	READY		The fourth bit of the ad-
	This control bit is used in		dress, EXT. Ready, disables
	the dynamic wait loop used		all of the above seven out-
	for external memory and		put status signals. See Fig-
	I/O interfacing. When the		ure 9.
		IER (1-bit)	INTERRUPT ENABLE
			REGISTER
	true, this bit disables the		This signal controls the
CCR (1-bit)	READY This control bit is used in the dynamic wait loop used for external memory and	IER (1-bit)	dress, EXT. Ready, disables all of the above seven out- put status signals. See Fig- ure 9. INTERRUPT ENABLE REGISTER

Sinnetics

Interrupt Enable signal BREAKDOWN OF THE KS, EDI, FRW, ADL, IRW, AND DOE FIELDS (INTE) by allowing a one or PROM U8 a zero to be written into it PROM U7 PROM U2 PROM U5 PROM U6 24 23 16 15 from the Flag Output signal (FO). See Figure 9. SW NC2 NC1 CCR EXT RRE LD2 SJM IST DBY FI FGP IMBIRGPIDOELIRW ADL FRW ED1 KS IER CS LD AC FO **K-BUS SELECT** KS (3 bits) This field controls the origin of the data for the main input bus to the ALU arrays (K-Bus) (See Figure 10). K0 (000) = All 0's KD (001) = ALU Data Out 31 29 28 27 26 25 24 30 KM (010) = Memory Data KIR (011) = Instruction DOE IRW ADL FRW ED1 ĸs Register 2 1 K1 (100) = All 1's KND (101) = Complemented ALU Data Out KNM (110) = Complemented Mem-K-BUS SELECT ory Data INSTRUCTION REG-ISTER WRITE FLAG REG-ISTER WRITE KNIR (111) = Complement-CONTROLS ALU INPUT ed Instruction LOADS THE LOADS DATA COM-K1 = ALL 1's K0 = ALL 0's KM = MEMORY PARITY, ZERO AND SIGN FLAGS INTO ING IN ON THE DATA BUS INTO THE INSTRUCTION Register ED1 (1-bit) **ENABLE DATA 1** KNM = COMPLEMENT MEMORY REGISTER. THE PSW. KIR = INSTRUCTION REGISTER KNIR = COMPLEMENT INSTRUCTION The Data Out buses of the REGISTER two ALU arrays are tied KD = ALU DATA OUT KND = COMPLEMENT ALU DATA together into one 8-bit bus. ED1 determines which CPE array will drive this bus. DATA OUT ENABLE ADDRESS LOAD ENABLE DATA 1 ED1 low enables array 1 ENABLES ALU DATA ONTO THE ENABLES ARRAY 1 DATA ONTO DO BUS, LOADS EXTERNAL data; ED1 high enables ar-MEMORY ADDRESS REGISTER TO ACCESS MEMORY DATA ONTO THE DATA BUS FOR WRITING TO MEMORY OR I/O. ray 2 data. See Figure 10. OTHERWISE ARRAY 2 DATA. FRW (1-bit) FLAG REGISTER WRITE OR I/O. The newly calculated Zero, Parity and Sign flag bits are Figure 10 loaded into the Program Status Word (PSW) latch with this control signal. See **BREAKDOWN OF THE RGP AND IMB FIELDS** Figure 10. PROM U8 40 38 ADL (1-bit) ADDRESS LOAD PROM U7 PROM U2 PROM US PROM U6 16 15 This 1-bit control loads the external memory address SW NC2 NC1 CCR EXT RRE LD2 SJM IST DBY FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS IER cs register from the memory address register internal to the N3002 CPE arrays. This address is then used to access memory or I/O. See Figure 10. IRW (1-bit) **INSTRUCTION REGISTER** WRITE Data input over the bidirec-32 33 38 37 34 39 tional data bus is loaded into the instruction register IMB RGP with this control line. [Ac-0 2 tive upon termination of Memory Read (MEMR), Input-Output Read (IOR), and while receiving the interrupt vector (INTA)]. See REGISTER GROUP I-MASK BUS Figure 10. SELECTS THE REGISTERS TO BE USED IN ALU OPERATIONS. THIS FIELD IS AN ADDRESS TO REGISTER SELECT PROM U17 WHICH DETERMINES THE 4-BIT REGISTER CONTROL FIELD FOR EACH ALU ARRAY. (SEI EFC) SEC)STER B2 500 THIS FIELD, ALONG WITH CARRY AND HALF-CARRY, DOE (1-bit) DATA OUT ENABLE Enables ALU data output SELECTS ONE OF THE 32 POSSIBLE MASKS TO BE SENT TO THE ALU FROM THE MASK PROM. onto the bidirectional data bus during Memory Write (SELECTS REGISTER R3 FOR BOTH ARRAYS IF THE RRE SIGNAL IS ACTIVATED) (MEMW) and Input-Output Write (IOW) operations. See Figure 10. **REGISTER GROUP** RGP (5 bits) Figure 11 CONTROL FIELD

PROM U4

PROM U4

LD AC

The Register Group Control Field input to each CPE array is generated by two Register Control PROMs (see Figure 11):

- 1. The op code Register Control PROM
- 2. The Microcode Register Control PROM

The PROM controlled directly by the microinstruction is the Microcode Register Control PROM. The address for this PROM is the RGP control field. The RGP field addresses 32 pairs of Register Group control fields (one for each array). For macro instructions that call for specific 8080 registers, the output of the Microcode Register Control PROM is combined with the output from the op code Register Control PROM. Addressed by the Instruction Register Bus, the op code Register Control PROM's output is wire OR'ed with the Microcode Register Control PROM's output. This Register Group control field generation scheme is illustrated in Figure 12.

IMB (3 bits)

FGP (4 bits)


I MASK BUS CONTROL FIELD


The I Bus is generated by the I Mask PROM. This 32X8 PROM, an 82S123, is addressed by the 3-bit I Mask Bus control field in conjunction with the carry bit and the half carry bit. The I bus output from the I Mask PROM is logically AND'ed with the K-Bus or used as an addend to N3002 registers. See Figure 12.

FUNCTION GROUP

The 3-bit Function Group (F-6, F-5, and F-4) input to each array is determined by this field (see Figure 13). Table 7 details how each Function Group is generated.

Separate F-5 control bits allow the two arrays to perform separate ALU functions during the same microcycle. This feature results in significant microinstruction savings in terms of microinstructions required to accomplish a specific task. See Figure 13.







FGP	F GR	OUP ARR	AY 2
CONTROL	F-6	F-5	F-4
F-6	х		
F1-5			
F2-5		Х	
F-4			X

FGP	F GROUP ARRAY 1			
CONTROL	F-6	F-5	F-4	
F-6	х			
F1-5		X		
F2-5				
F-4			X	

NOTE

(X indicates where each of the four signals is used).

Table 7 F GROUP GENERATION

FI (2 bits) FLAG INPUT CONTROL FIELD

Determines how the Z Flag and the C Flag of the N3001 MCU are loaded with data from the Flag Input (\overline{FI}). Either one or both of the flags may be set to the value of \overline{FI} . Alternatively, both flags may be held constant. See Figure 13.


FO (2 bits) FLAG OUTPUT CONTROL FIELD

> Controls the Flag Output (FO) of the N3001 MCU. FO may reflect the current value of either the Z Flag or the C Flag. FO may also be forced to a logical one or zero. See Figure 13.

IMPLEMENTING 8080 INSTRUCTIONS— A DETAILED EXAMPLE

Implementing the MOV A,H Instruction

The MOV A,H instruction transfers the contents of register H to the Accumulator (without affecting the condition flags). Execution of this macro instruction by the



8080 Emulator requires fetching of the op code from main memory and then moving the contents of R2 of Array 2 to the T register of both arrays 1 and 2 (A \leftarrow H). A simplified flowchart of the microroutine is shown in Figure 14. A detailed description of the operation is described below.

THE FETCH

Every microroutine returns the microprogram to microaddress 006₁₆. However, until Ready is returned from external memory (indicating valid data on the Data Bus), the microinstruction actually being executed is located at 007₁₆. This is because MA0 is driven by a multiplexer which, in fetch sequences, is routing ReadyQ to the MA0 line. Until Ready goes true, the microprogram executes 007₁₆. Microinstruction 007₁₆ is illustrated in Figure 15.

First note that the Address Control (AC) field specifies a jump to current row (Row 0), Column 6. But, as long as the Ready line is false, the microinstruction will jump to itself. This is the dynamic wait loop for Ready.

While this single microinstruction loop at 007_{16} is being executed, IRW will repeatedly latch the Data Bus into the Instruction Register. EXT is enabling Ready to control MA0, and IST is enabling the interrupt logic.

When Ready goes true, the microprogram moves on to 006_{16} . Microinstruction 006_{16} is presented in Figure 15.

Microinstruction 006₁₆ performs two basic functions.

- 1. Maintains the microaddress pipeline.
- 2. Translates the op-code into a beginning address for the MOV microroutine.

If it is assumed that the MOV A,H instruction was fetched from macro memory location N, then the current status of the macro pipeline is as follows:

LOCATION		CONTENTS
PC (R4)	=	N+2
3002 MAR	=	N+1
Ext MAR	=	N

Microinstruction 006_{16} must update the pipeline to:

LOCATION		CONTENTS
PC (R4)	=	N+3
3002 MAR	=	N+2
Ext MAR	=	N+1

The PC (R4) is updated by performing a double byte increment on R4. The requisite microinstruction control fields are:

°°DBY Places the CPE array in the 16-bit operand

							M	ICRO	DCC	DE	LISTI	NG F	OR	MOV	, A,F	l								
					—		· "					·			_			<u> </u>						
ADDR FO	FI FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	; COMMEN
											-													
(øø)7H):	NOP		RFF		IRW				K1						EXT				IST		NAN		JCR(006H)	; FETCH
(øø6H):FF1	LMI		R44			ADL			K1									SJM		DBY	AN	LD	JPX	; FETCH
(Ø3AH):FF1	ILR		R33						К1							RRE					NAN	LD		;
(\$17FH):FF1	LDI		REE		IRW				KD						EXT				IST		AN		JZR06:MO	V A, (B,D,H)

mode.

- °°FF1 Forces a one to be output on the N3001 FO pin.
- °°AN Directs the value of FO to the CI input of the double array uncomplemented.
- °°R44 Selects register R4 of both arrays 1 and 2.
- °°K1 Forces the negative true K-Bus to all ones.
- °°LM1 Forces the ALU function to be performed by the double byte array.

The functional equations for LMI are:

MAR \leftarrow Rn and Rn \leftarrow Rn + Cl.

For a functional description of N3002 microfunctions, refer to Appendix D.

Given the conditions listed above, these equations become:

MAR \leftarrow R₄ and R₄ \leftarrow R₄ + 1.

The first equation takes place on the first half of the microcycle. This moves the old PC value, N+2, into the N3002 MAR. During the second half of the microcycle, the second equation is executed, updating the PC to N+3.

The last macro pipeline maintenance function, moving the old N3002 MAR value (N+1) into the external MAR, is accomplished at the very beginning of the microcycle by $\overline{\text{ADL}}$. $\overline{\text{ADL}}$ latches the 16-bit array's AB Bus into the external MAR.

The second major task to be accomplished during microinstruction 006_{16} is to direct the microprogram to the MOV microroutine. This is done by using the Instruction Decode PROM output ($03A_{16}$) as a beginning address to the two word execution program which accomplishes the MOV A,H Macro.

The op code joins with the \overline{SJM} bit to address the Instruction Decode PROM. In the present case this value addresses C5₁₆ (Truth Table for Instruction Decode PROM in Appendix B) which becomes the \overline{PX} and \overline{SX} inputs to the N3001, which, in turn, becomes the next microaddress as follows:

INSTRUCTION DECO	DE	3001	3001
PROM ADDRESS		INPUT	OUTPUT
SJM, IR _(7,0)	ΡX	(₍₇₋₄₎ , डॅⅩ ₍₃₋₀ 1C5 ₁₆	03A ₁₆ MA ₍₈₋₀₎

For MOV A,H, the 006_{16} microinstruction determines the next microaddress to be:


$$MA_8 - MA_0 = 03A_{16}$$

At address $03A_{16}$ (Figure 15) the actual execution of the Move instruction begins.

Microinstruction $03A_{16}$ accomplishes two major tasks:

Moves R2(16) to AC, the working accumulator,
 Determines Secondary Jump Destination.

The intermediate move to the Working Accumulator AC is affected by the microinstruction fields:



- °FF1 Forces a one on the N3001's FO pin.
 °NANComplements FO and delivers it as CI to both arrays.
- °°K1 Forces K-Bus to all ones.

°°R33 Selects Register 3 for each array.

°°ILR CPE function to move R3 to AC.

The functional equation of ILR is:

Rn, AC ← Rn + Cl.

where \overline{CI} is false under the control of \overline{FO} .

The microinstruction located at $03A_{16}$ executes the first intermediary move (AC \leftarrow Rn) for a large group of macro instructions.

The op code controls the two low-order bits of the Register Group inputs with the op code Register Control PROM, which is addressed by the Instruction Register. RRE enables this PROM. The two high-order bits of both array's Register Groups are provided by the microinstruction addressed Micro Code Register Control PROM as always. This approach is presented in Figure 17.

As indicated by the microcode listing for $03A_{16}$, the two 4-bit fields output by the microinstruction to the Microcode Register Control PROM are 3_{16} and 3_{16} . Note that the two low-order bits of each array's R Group are pulled up. With this arrangement, the op code Register Control PROM outputs may go low if so directed by the Instruction Bus.

Referring to Appendix B for the truth tables for the two Register Control PROMs (Tables 2 and 5), we find that for MOV A,H:

	ARRAY 1	ARRAY 2
Register Selected	R0 (C)	R2 (H)

Thus, ILR resolves to:

 AC_2 , $R2(H) \leftarrow R2(H)$, in array 2

which is the desired result. (The R0 selection for Array 1 is a default condition, and the resulting move, $AC_1 \leftarrow R0(C)$, is ignored.)

The op code controls the next microaddress because $03A_{16}$ activates the Load signal. The same op code addresses the Instruction Decode PROM as in the previous microinstruction with the notable exception of the Secondary Jump (SJM) bit. At the end of the last microinstruction (006_{16}), SJM was latched. Now the active SJM signal selects the secondary jump half of the Instruction Decode PROM. The following address derivation results:

3001 OUTPUT II	3001 NPUT		TION DECODE
MA ₍₈₋₀₎ ← F		SX ₍₃₋₀₎	← SJM, IR ₍₇₋₀₎
07F ₁₆ ← 8		←	0, 83 ₁₆

That is, the secondary jump has directed the microprogram to location $07F_{16}$ (Figure 15).

Microinstruction 07F₁₆ has two major tasks:

- 1. Complete the move (A \leftarrow AC).
- 2. Return the microprogram to 006_{16} if Ready is low or else to 007_{16} .

The move is completed with the microinstruction fields:

- °°FF1 $\overline{FO} \leftarrow 1$ °°<u>AN</u> CI ← \overline{FO} for both arrays.
- ** REE Selects the T register of both arrays.
- °°KD Selects the Data Out of the arrays as input to the K-Bus.
- °°ED1 By default (ED2) selects Array 2 as source of Data Out Bus.
- °°LDI CPE function.

The functional equation for LDI is:

T ← (I K) – 1 + Cl.

Since CI to both arrays is a one, the last two terms cancel.

The I-Bus has been forced to all ones, which leaves the K-Bus unaltered. As the K-Bus is being driven by the DO Bus of the highorder array, the LDI function actually performed looks like:

T (8080 Acc) + DO₂ (containing the value of H).

Thus, LDI completes the functional execution of MOV A, H. All that remains is to return the microprogram to its Fetch cycle (006₁₆). 07F₁₆ has already enabled the fetch signals:

** EXT Selects ReadyQ as source for MA₀.

°° IRW Latches external Data Bus into Instruction Register.

°°IST Enables interrupt acknowledge logic.

With the signals on the previous page already active for one microcycle, Ready may be returned immediately, and the microprogram may proceed directly to 00616. If Ready is not returned immediately, the next microinstruction executed will be 007₁₆, and the microprogram will wait for the external memory to respond with the next op code.

A summary of the MOV A,H macro instructions is presented in Figure 15 in the form of a microcode listing.

CHAPTER 3 SIGNETICS MICROASSEMBLER



signetics

.

THE ASSEMBLY PROCESS

The basic purpose of an assembler is to translate a microprogram written in symbolic assembly language into executable binary form. The assembly language provides a convenient form for symbolically expressing the microprogram using mnemonics, symbols, and delimiters. A microprogram coded in assembly language is easier to implement and easier to understand, and the assembly language text provides an important documentation element for the microprogram. The assembly language form of the microprogram is known as the source program. The binary form of the microprogram which is produced by the assembler can be loaded directly onto the appropriate PROMs, ROMs and RAMs for execution. The binary form of the microprogram is known as the object program.

The assembly language form of a microprogram consists of a sequence of statements. Each assembly statement requests a specific action from the assembler. A statement may specify microinstructions or data for the object program, define symbols used in other statements, define instruction fields and special mnemonics known as "microps" for use in microinstruction statements, or control other aspects of the assembly, such as listing and object generation, listing spacing, and page headings.

The assembler processes the assembly language source program and produces a binary object program. The object program is a format suitable for PROM, ROM, etc., loaders and programmers. The input to the assembler is the source program. The output of the assembler is the object program and a listing. The assembly listing contains source and object information and serves as the primary documentation of the microprogram.

THE MICROASSEMBLY LANGUAGE

Introduction

The microassembly language is a symbolic language for microprogramming. A microprogram is coded as a sequence of microassembly language statements. This set of statements is input for the microassembler and is known as the source microprogram. The allowable microassembly statements, their structure (syntax) and their meaning or function (semantics) are described in subsequent sections.

The source program input to the microassembler consists of a file of records in character format. The placement of statements on source records is free-form, that is, the meaning of statement elements is not tied to their position in the record. Several records may be used for a single statement or several statements may be placed on a single record. The standard source record length for the microassembler is 80 characters.

Assembly Language Elements

Each microassembly statement consists of characters grouped into microassembly language elements. The basic elements of the language are symbols, numbers (numeric constants), quoted strings, and delimiters (special characters). These basic elements are combined into expressions, operands, statement labels, statement bodies, statements and blocks.

Symbols

Symbols are 1-to-28 characters long and consist of alphabetic characters, numeric characters, and the special character, at sign (@). The first character of a symbol must be alphabetic or an at sign. Symbols are used for reserved words and for names. Reserved words are special symbols used to identify statements and statement operands. Symbols are used as names for the following program information:

- Values, addresses
- Fields in microinstructions
- MicropsMemory Blocks

These symbols are used to name user information in the source program and are defined and given values with the appropriate assembly language statements.

Self-Defining Constants

Self-defining constants are used to specify constant values. The value of a self-defining constant is determined from its representation. Self-defining constants may be any number of characters in length, but the first character must be a numeric character or a quote. Two types of self-defining constants are used: numeric and character constants.

Numeric Constants

The first character of a numeric selfdefining constant is always a numeric character (0 through 9). The numeric constant has the following format: "nnnnr". "r" is an alphabetic character which defines the valid characters for "nnnn" and defines the radix of the constant, as follows:

- B-- Binary, "nnnn" characters are 0 and 1.
- O or Q—Octal, "nnnn" characters are 0 through 7. D— Decimal, "nnnn" characters are 0
- through 9.
- H— Hexadecimal, "nnnn" characters are 0 through 9, A through F. A through F represent values 10 through 15, respectively.

If "r" is omitted, the radix of the constant is D (decimal). A hexadecimal constant may contain alphabetic characters, but the first character must be numeric. This can be accomplished by adding leading zeros as required.

Character Constants

The character self-defining constant is a string of ASCII characters enclosed in

quotes. The first and last characters of a character constant must be a quote ('). A quote within a character string is represented by two quotes. The binary value of a character constant is determined by converting each character to 8-bit ASCII (7-bit ASCII with a high-order zero bit appended).

Expressions

Self-defining constants and symbols which name values and addresses may be combined with operators into expressions to compute values. The operators are the special characters: + (add) and - (subtract).

The operands of each operator may be a symbol or a constant. In addition, an expression operand may be a subexpression enclosed in parentheses. The subtract operator (-) may be used as the first character of an expression indicating that the negative value of the operand following the operator is to be used. An expression operand may also be a reference to the current location counter. The assembler location counter is defined below under data statements. The location counter is referenced with the special character: \$ (dollar sign).

Expressions may be used anywhere in a statement where a value is required. Expressions are used to specify the absolute location of microinstructions, the value of a symbol, the length of an instruction field, the value of an instruction field, etc.

Statements

The basic elements of the microassembly language are combined to form expressions, expression lists, and operands. These are combined to form statements. Statements are the primary language structure of the microassembly language.

Each statement is a command to the microassembler. A statement tells the microassembler to perform a specific action, such as, define a field in a microinstruction, name a value with a symbol, establish a memory block, or specify data to be placed in the object file. The source input to the microassembly is a sequence of statements that request actions by the microassembler. The ultimate purpose of these actions is the production of the listing and object files.

Statements are placed on the source records in free format. They may begin anywhere on a record and may occupy several successive records. Blanks may be interspersed anywhere except within symbols and numeric constants. Each statement is terminated by a semicolon (;). The next statement begins at the semicolon, terminating the previous statement. Multiple statements may be placed on one record.

Comments may also be interspersed within statements. Comments are enclosed in double quotes. The first and last characters of a comment must be a double quote (").



Within the double quotes, any character may be used except the double quote. Comments may be placed anywhere a blank may be used.

The function of each assembly language statement is described in the next section.

MICROASSEMBLY LANGUAGE STATEMENTS

Data Statements

The primary microassembly language statements are data statements. These statements produce the object program. Each statement specifies object data for one or more words of the object memory chips. There are two types of data statements, the DCL and the microinstruction statement. The DCL statement specifies a single binary value for one or more object words. The microinstruction statement specifies data in instruction format for object memory.

A data statement may specify the object address for its data, or the assembler location counter may be used. The assembler location counter provides for linear assignment of addresses. A data statement which doesn't specify an object address is assigned the current location counter value as an address, and the location counter is incremented by the length of the data. Subsequent data statements will be assigned to successive memory addresses.

When the object address *is* specified in a data statement, it must be the first operand of the statement. It has the following format:

(<expression>) :

The value of the expression is the object address for the data statement.

Data statements may also be labeled. The value of a symbol naming a data statement is the object address of the data. Label symbols must follow the object address operand (if any). They are specified with the following format:

<symbol> :

A DCL statement specifies an object data value as a single expression. The number of object memory words (if more than 1) to be used for the value may also be specified in the DCL statement. If the object value is not specified in the DCL statement, the statement reserves memory space and does not produce object data.

The microinstruction statement specifies object instructions. The body of the microinstruction statement is a list of operands. Microinstruction operands assign values to instruction fields.

The format of object instructions is defined using definition statements. These are described below. An instruction format is divided into bit fields. A microinstruction statement specifies an object instruction by assigning values to the fields of the instruction. The values are assigned to fields with field assign operands. A field assign operand has the following format:

<field-name> = <expression>

The value of the expression is assigned to the named instruction field.

In addition to field assign operands, an operand of a microinstruction statement may also be a reference to a microp. Microps are defined using definition statements. A microp is a shorthand method of assigning values to fields.

When the microp is defined, a list of field assign operands are specified. When the microp is referenced in a microinstruction statement, these pre-defined field assignments are made. A reference to a microp consists of the microp name.

Microps may also have arguments. The arguments are a list of expressions separated by commas. The argument list (if any) follows the microp name and is enclosed in parentheses. The argument values are used in the field assign expressions of the microp.

Memory Block Statements

Preceding any data statements in the source program is the PROGRAM statement. The PROGRAM statement specifies the length of the object memory word and the maximum number of object words in the microprogram. The PROGRAM statement also initializes the assembler location counter to zeros. The PROGRAM statement defines a block of object memory and gives the block a name. The subsequent data statements specify data for the memory. A memory block is terminated by a PRO-GRAM statement for a second block of memory or the END statement. The END statement is always the last statement of the source program.

Definition Statements

All definition statements must precede the memory block statements. There are two types of definition statements, the microp statement and instruction definition statements. A microp statement defines a microp.

An instruction format is defined with a set of statements in the following format:

<instruction-statement></instruction-statement>
<field-statement> ;</field-statement>
<field-statement> ;</field-statement>

. END INSTRUCTION:

The instruction statement specifies the width of instruction in bits. The field statement names each field and specifies the field width. Fields are assigned to successive bits in the instruction beginning at the high-order (leftmost) bit. A field statement may also specify a default value. The default value is assigned to the field when no value

is assigned in a microinstruction statement.

Directive Statements EQU Statement

The EQU statement defines symbols and assigns values to them. A symbol defined in an EQU statement may be used as an operand in an expression.

SET Statement

The SET statement is similar to an EQU statement in that it assigns a value to symbols. The difference is that values of symbols defined in SET statements may be redefined by subsequent SET statements. EQU symbols may not be redefined.

ORG Statement

The ORG statement sets the assembler location counter to a new value (address).

OBJECT Statement

The OBJECT statement allows or suppresses output of the object program by the assembler.

LIST Statement

The LIST statement allows or suppresses listing output of the assembler. It also may suppress listing of object information while allowing listing of source information.

SPACE Statement

The SPACE statement generates blank lines (spaces) in the listing output of the assembler.

EJECT Statement

The EJECT statement causes a new page with page headings in the listing output of the assembler.

TITLE Statement

The TITLE statement specifies user text to be placed in the page heading of the listing output. The TITLE statement also causes a new page with the updated page heading.

Using the Microassembler

The microassembler is composed of two separate programs written in FORTRAN: the microassembly program and the microformat program. The microassembly program has one input file and two output files. The input file for the microassembly program is the source program. The two output files are the assembly listing file and the intermediate object file. The listing file includes a cross-reference listing of all symbols in the source program. The object file contains the object program in an intermediate object format. The intermediate object output from the microassembly program is input to the microformat program.

The microformat program has two input files and two output files. The two input files are intermediate object files from the microassembly program and a file of control statements. The two output files are the loadable object file and a listing of the control input to the microformat program. The microformat program control statements specify the format of the loadable



object output of the microformat program. The format of the loadable object can be tailored for the programmer or loader which is to be used for the memory chips. The loadable object will be in proper format for input to a PROM, ROM, RAM loader/programmer. The control statements also specify allocation of instruction fields to individual memory chips, inversion of fields and separate output for each PROM.

The microassembly program and the microformat program are written in ANSI FOR-TRAN and may be compiled and executed on any computer system supporting standard FORTRAN. These programs will also be available on the NCSS, TYMSHARE, and General Electric timesharing services. For a detailed description of the microassembler, refer to the Signetics Microassembler Manual.

signetics

•

CHAPTER 4 8080 EMULATOR KIT ASSEMBLY

KIT ASSEMBLY

The following checklist is provided to aid the technician in an orderly assembly of the 8080 Emulator. Please refer to Parts List and Assembly Drawing in Appendix A.

- A. Inventory the parts against the parts list.
- B. Install supplied integrated circuit sockets as follows:
 - 1. 5 each 16-pin sockets at U10, U17, U24, U30 and U37.
 - 2. 7 each 24-pin sockets at U2, U4, U5, U6, U7, U8, and U29.
 - 8 each 28-pin sockets at U31, U32, U38, U39, U43, U44, U51 and U53.
 - 4. 1 each 40-pin socket at U12.

(Additional sockets may be installed to enhance the ease of checkout.)

- C. Install discrete components (resistors, capacitors, diodes) being careful to observe proper polarity on C1, CR1, CR2 and the three 22uf bypass capacitors.
- D. Install integrated circuits U1 through U61 with pin 1 toward the U5 end of the PC board.
- E. Install clock jumper to pads 1, 2 and 3 located between U1 and U9.

- 1. For internal clock, connect a jumper between pads 1 and 2.
- 2. For external clock (from P1 pin 31), connect a jumper between pads 2 and 3.

CHECKOUT PROCEDURE

A. The first step in checkout is to provide the 8080 Emulator with an external memory. A suggested approach is to place a PROM containing a diagnostic program at the bottom of the 16K memory space (that is, beginning at address 0000_{16}). The 82S115 (512X8) Schottky PROM is ideal for this purpose. Complete checkout also requires that some RAM be provided. The 82S09 (64X9) RAM is suggested as it enables the 8080 Emulator to run at full speed while minimizing the checkout hardware required. The placement of RAM within the memory space is not critical but it must correspond to the RAM reference addresses contained in the diagnostic program. (Note: Remember that the Address and Data Buses are negative true logic.)

B. With the clock jumper wired for external

clocking, a pulse generator may be used as the clock input to edge connector P1 (pin 31). This allows the system clock to be adjusted from one-shot operation to the maximum clock frequency of 6.6Mhz (for minimum positive and negative pulse widths, refer to the Electrical Specifications in Appendix A).

- C. When power is applied to the Emulator, the Power On Reset circuit forces the microprogram to either microaddress 1FF or 1FE. Both 1FF and 1FE send the microprogram to an initializing routine. The Power On Reset microroutine fetches a macro instruction from address 0000₁₆ in external memory.
- D. The execution of macro instructions returned from external memory can be traced by following the microinstruction sequences as presented in the microcode listing (Appendix E). The location of the microprogram is determined by the value of the MA Bus. Monitoring the MA Bus with a logic analyzer may prove very helpful in debugging any assembly errors.

signetics

,


APPENDICES

signetics


r

APPENDIX A 8080 EMULATOR SPECIFICATIONS


LOGIC DIAGRAM




LOGIC DIAGRAM (Cont'd)



LOGIC DIAGRAM (Cont'd)



LOGIC DIAGRAM (Cont'd)



PARTS LIST

٢


	·	LIST OF MATERIALS	
QNT	PART NUMBER	DESCRIPTION	ITEM NO.
5	ICN-163-S3	Socket, IC, 16-Pin (Robinson Nugent)	51
7	ICN-246-S4	Socket, IC, 24-Pin (Robinson Nugent)	50
2	CM04ED200J03	CAP, FXD, MICA, 500V, 5%, 20pF (Sprague)	49
1		RES, FXD, CMPSN, $1/4$ W, 10%, 200K Ω	48
1	D566S2B15M	CAP, FXD, TANT EL, 15V, 10%, 56μ F (Dickson)	47
3	DI0GS2B15M	▲ , TANT EL, 15V, 20%, 22µF (Dickson)	46
20	5021ES50RD104M	, CER, 50V, -20 %, 0.1µF, (Emcon)	45
1	CM05CD030D03	✓ , MICA, 500V, ±1/2pF, 3pF (Sprague)	44
1	CM05CD030D03	CAP, FXD, MICA, 500V, $\pm 1/2$ pF, 3pF (Sprague)	43
2	1N270	Diode, Germanium	42
1	Selected	RES, FXD	41
1	Selected	RES, FXD	40
5	Selected	RES, FXD, CMPSN, $\frac{1}{4}$ W, 10%, 1000 Ω	39
1	CDP-16-02-102K	Resistor Network (DIP) 1K Ω (Dale)	38
1	CSP-10E-01-102K	Resistor Network (SIP) 1K Ω (Dale)	1
1		Integrated Circuit	37
1	Spare		36
	82S126-U37		35
1 1	82S126-U30		34
	82S123-U24		33
1	82S123-U10		32
1	82S115-U29		31
1	▲ -U8		30
1	-U7		29
1	-U6		28
1	-U5		27
1	♥ -U4		26
1	82\$115-U2		25
3	8T97		24
2	8T28		23
1	DM8613		22
3	8263		21
1	82S23-U17		20
1	N74S280A		19
3	N74S182B		18
11	N74S174B		17
2	N74S157B		16
1	N74S153B		15
1	N74S133B		14
1	N74123AB		13
2	N7475B		12
1	N74S10A		11
1	N74S08A		10
3	N74S04A		9
1	N74S02A		8
1	N7400A		7
8	N3002XL	V V	6
1	N30011	Integrated Circuit	5
8	ICN-286-S4	Socket, IC, 28-Pin (Robinson Nugent)	4
1	ICN-406-S4	Socket, IC, 40-Pin (Robinson Nugent)	3
REF		User Manual 🖾	2
1		Printed Wiring Board	1
	1		1


NOTES (See references to notes in Figure A-2)

For internal clock, Jumper #1 to #2. For internal clock, Jumper #2 to #3.
 Use sockets as necessary for PROMs and LSI parts: items number 5, 6, 20, 25 through 35.
 Resistor value selected for appropriate timing.

ITEM 40 (R1)	ITEM 41 (R2)	
3.1KΩ	4.3KΩ	

ł





signetics

88

PC BOARD PIN-OUT AND SIGNAL DESCRIPTIONS

Mating Edge Connectors

The 8080 Emulator communicates with other system modules via an 86-pin doublesided edge connector (P1). (See Table A-1) This edge connector will accept any of the following mating connectors:

- 1. CDC VPBO1E43A000A1
- 2. Microplastics MP-0156-43-BW-4 or
- 3. ARCO AE 443WP1.

Signal Description

ADDRESS BUS

The Address Bus provides addressability of up to 65K of memory. $\overline{A}_{(7-0)}$ are used to access I/O PORT. The

Address Bus is driven by tri-state bus drivers. (\overline{A}_0 = LSB)

HOLD input

DATA BUS

 $\overline{D}_{(7\mathbf{-}0)}$ bidi-

READY input

rectional

The Data Bus is an 8-bit bidirectional bus used to transmit/receive information to/from memory or an I/O PORT. (\overline{D}_0 = LSB) **READY**

Ready is returned to the CPU by the memory or I/O port to indicate that requested data is valid on the Data Bus. Ready is used to synchronize the 8080 Emulator with slower memory and I/O devices. During a fetch cycle, the CPU idles in a dynamic wait loop until Ready is returned. **HOLD**


Hold is a request for external control of the 8080 Emulator's Address and Data Buses. When Hold is activated, the CPU finishes the current instruction, fetches the next instruction, and then enters the Hold state. During the Hold state, the 8080 Emulator's Address and Data Buses are placed in the high impedance state and interrupt requests are ignored. Hold is recognized when the CPU is in the Halt state. See Figure A-3.


		СОМРО			CIRCU	
	PIN	MNEMONIC	DESCRIPTION	PIN	MNEMONIC	DESCRIPTION
	1	GND	Signal GND	2	GND	Signal GND
	3	VCC	+5VDC	4	VCC	+5VDC
POWER	5	VCC	+5VDC	6	VCC	+5VDC
SUPPLIES	7	*		8	*	
	9	*		10	*	
	11	GND	Signal GND	12	GND	Signal GND
	13	*		14	RESET	Initialize
	15	HOLD		16	*	
	17	HLDA	Hold Ack.	18	*	
	19	MEMR	Mem Read Cmd.	20	MEMW	Mem Write Cmd
	21	IOR	I/O Read Cmd.	22	ĪOW	I/O Write Cmd.
BUS	23	READY	XFER Ack.	24	*	
	25	*		26		Spare
CONTROLS	27	BUSEN	Bus Enable	28	INTA	Interrupt Ack.
	29	IST	Interrupt Strobe	30	HLTA	Halt Ack.
	31	CLK	Clock	32	RTRAP	Illegal Opcode Sig.
	33	*		34	INTE	Interrupt Enable
	35	*		36	*	
INTERRUPTS	37	*		38	*	
	39	*		40	*	
	41	*		42	INT	Interrupt Request
	43	A14		44	A15	
	45	A12		46	A13	
	47	A10		48	A11	Address
ADDRESS	49	A8	Address	50	A9	Bus
-	51	A6	Bus	52	A7	
	53	A4		54	A5	
	55	A2		56	A3	
	57	ĀØ		58	A1	
	59	*		60	*	
	61	*		62	*	
	63	*		64	*	
DATA	65	*		66	*	
	67	D6		68	D7	
	69	D4	Data Bus	70	D5	Data Bus
	71	D2	Bala Bas	72	D3	Data Das
	73	DØ		74		
						<u>.</u>
	75	GND	Signal GND	76	GND	Signal GND
	77	*		78	*	
POWER	79	*		80	*	
	81	VCC	+5VDC	82	VCC	+5VDC
SUPPLIES						
SUPPLIES	83 85	VCC GND	+5VDC	84	VCC	+5VDC Signal GND


Table A-1 PIN ASSIGNMENTS FOR CONNECTOR P1


signetics

IOR output	INPUT/OUTPUT READ	TIMING DIAGRAM—HOLD SEQUENCE
	IOR designates a CPU re-	
	quest for data from an I/O	
	device. IOR indicates that	
	the low-order eight bits of	
	the Address Bus are valid	
	and that the Data Bus is in	
	an input mode. See Figure A-4.	
IOW output		
	IOW signifies that the CPU	
	wishes to write data to an	
	I/O port. IOW indicates that	
	the low-order eight bits of	HLDA
	the Address Bus (A ₍₇₋₀₎ are	
	valid and that the Data Bus	TRI-STATE
	is in an output mode. See	A15-A0
	Figure A-5.	
INT input	INTERRUPT	
	INT is a system interrupt	D7-D0
	request. It is recognized at	
	the end of the instruction	Figure A-3
	cycle when IST is active.	
	INT is ignored if the CPU is in the Hold state or if the	P
	Interrupt Enable (INTE)	TIMING DIAGRAM-I/O READ OPERATION
	flip-flop is reset. See Figure	
	A-6.	
INTE output	INTERRUPT ENABLE	
	INTE reflects the current	
	status of the INTE flip-flop.	
	The INTE flip-flop may be	↓ · · · · · · · · · · · · · · · · · · ·
	set and reset by the E1 and D1 instructions, respective-	
	ly. The INTE flip-flop is re-	
	set by an interrupt request	
	or a system reset. See Fi-	
	gure A-6.	
INTA output	INTERRUPT	READY
	ACKNOWLEDGE	
	INTA indicates CPU ac-	
	knowledgment of an inter-	
	rupt request. INTA is used to gate a Restart instruction	^{J+D} ⁰
	onto the Data Bus. See Fi-	Figure A-4
	gure A-6.	
IST output	INTERRUPT STROBE	
•	IST indicates that the last	TIMING DIAGRAM—I/O WRITE OPERATION
	microcycle of the current	
	instruction is being execut-	
	ed, and that the CPU will	
	recognize interrupt re-	
	quests (providing the INTE flip-flop is set). See Figure	MEMR
	A-6.	
HLTA output	HALT ACKNOWLEDGE	
•	HLTA indicates that the	
	CPU has entered the Halt	/ ·····
	state. See Figure A-7.	
BUSEN input	BUS ENABLE	
	When active, both the Ad-	
	dress Bus and Data Bus are	
	enabled; when deac- tivated, both buses are	
	placed in a high-	
	impedance state.	
HLDA output	HOLD ACKNOWLEDGE	
•	HLDA indicates that the	
	8080 Emulator has entered	
	the Hold state.	Figure A-5









RESET input RESET RESET clears the program counter and resets both the

INTE and HLDA flip-flops. Reset must be active for at least one clock period to insure CPU acknowledgment. See Figure A-8.

- MEMR output MEMORY READ MEMR designates a CPU request for memory data. MEMR indicates that the Address Bus is valid and that the Data Bus is in an input mode. See Figure A-9.
- MEMW output MEMORY WRITE MEMW signifies that the CPU wishes to write data into memory. MEMW indicates that the Address Bus is valid and that the Data Bus is in an output mode. See Figure A-10.

RTRAP output RTRAP

RTRAP indicates that an illegal op code has been received. When RTRAP is detected, the CPU will enter the Halt state.

8080 EMULATOR SYSTEM TIMING

The 8080 Emulator is a completely synchronous logic system. All signals input to and output from the Emulator are referenced to the system clock. The system clock is a simple single phase clock. The frequency of the clock determines the execution speeds of the various instructions (providing the CPU doesn't have to wait for slow memory or I/O). As long as the minimum time requirements for the positive and negative portions of the clock are met, there are no restrictions on frequency or duty cycle.

Figures A-3 through A-10 detail the relationship between the system clock and system interface signals for each of the basic machine operations.

ELECTRICAL SPECIFICATIONS

Electrical Characteristics


 Power Supply Requirement User provided power supply should have the following ratings:


V_{CC} = 5V ± 5%; 5 Amps.

Clock Frequency

6.6MHz (max)

	MIN	MAX
tPWH	100ns	~
tPWL	50ns	~






• Electrical Characteristics for Input and Output Signals

Table A-2 shows where to obtain electrical characteristics data for output drivers and input receivers.

signetics



SIGNAL NAMES	INPUT OR OUTPUT	DEVICE TYPE	REFERENCE (BY VENDOR NAME)
BUSEN	Input	7400	Signetics Data Manual
XCLK* XCLK*	Input Output	74S04 74123	Signetics Data Manual Signetics Data Manual
RTRAP HLTA INTA IOW MEMW	Output Output Output Output Output	82S123 82S123 82S123 82S123 82S123 82S123	Signetics Data Manual Signetics Data Manual Signetics Data Manual Signetics Data Manual Signetics Data Manual
RESET INT HOLD READY	Input Input Input Input	74S174 74S174 74S174 74S174 74S174	Signetics Data Manual Signetics Data Manual Signetics Data Manual Signetics Data Manual
D7-D0	Input and Output	8T28	Signetics Data Manual
A15-A0 MEMR IOR	Output Output Output	8T97 8T97 8T97 8T97	Signetics Data Manual Signetics Data Manual Signetics Data Manual
INTE	Output	DM8613	National Semiconductor Digital Manual

*NOTE

XCLK is a clock signal which can be provided by the user (input) or generated internally (output) via jumper options as shown in assembly drawing. (Figure A-2)

Table A-2 ELECTRICAL CHARACTERISTICS FOR INPUT AND OUTPUT SIGNALS

signetics

APPENDIX B PROM TRUTH TABLES

The 8080 Emulator makes extensive use of PROM based design techniques. The 8080 op codes are translated into a starting address for microroutines by a PROM (address mapping); fields of the microinstruction address control PROMs (control field expansion); jump decisions based on status conditions are made by a PROM (random logic decode); and the microprogram itself resides in PROM (program storage).

While PROM design techniques greatly sim-

plify a system's schematic diagram, they add another element to its documentation package. This element is the PROM truth table. Appendix B presents the truth tables for each of the 8080 Emulator's PROMs.

ADDRESS	0	1	2	3	4	5	6	7	8	9	A	в	с	D	E	F	Lower order 4-bit address (0 ₁₆ -F ₁₆)
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
3	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
5	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
6	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	256 preprogrammed 4-bit data
7	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	patterns represented in hex
8	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	characters.
9	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	
А	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	
В	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	
С	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0	
D	0	0	0	0	1	(1)	1	1	0	0	0	0	1	1	1	1	
E	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
F	0	0	0	0	0	0 \	0	0	1	1	1	1	1	1	1	1	/
<u> </u>	1						\backslash										
Higher order 4-bit address (0 ₁₆ -F ₁₆)							\ _F	or ex	amp	le: A	ddre	ss =	D5				



LOCATION U37 DEVICE TYPE Signetics 82S126 (256 words X 4-bit PROM)

ADDRESS	0	1	2	3	4	5	6	7	8	9	A	в	с	D	E	F	$ \left\{ \begin{array}{l} \text{Lower order} \\ \text{4-bit address} \\ (0_{16}\text{-}\text{F}_{16}) \end{array} \right. $
0	0	0	0	0	0	0	A	0	0	0	0	0	0	0	0	0	
1	0	0	0	0	А	0	А	0	0	0	Α	0	А	0	А	0	
2	0	0	0	0	0	0	0	0	0	0	5	0	0	0	5	0	
3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
4	0	0	2	8	1	4	0	0	0	0	2	8	1	4	0	0	
5	0	0	2	8	1	4	0	0	0	0	2	8	1	4	0	0	
6	0	0	2	8	1	4	0	0	0	0	2	8	1	4	0	0	
7	0	0	2	8	1	4	0	0	0	0	2	8	1	4	0	0	256 preprogrammed 4-bit data
8	0	А	2	8	1	4	0	0	А	0	2	8	1	4	0	0	patterns represented in hex
9	2	2	0	А	1	6	0	2	8	8	А	0	9	4	8	0	characters.
A	1	1	2	9	0	5	0	1	(4)	4	6	8	5	0	4	0	
В	0	0	2	8	1	4	0	0	Ŏ	0	2	8	1	4	0	0	
С	0	0	0	0	F	0	F	0	0	0	0	0	F	0	F	0	
D	0	2	2	2	А	А	А	0	0	8	8	8	А	Α	А	0	
E	0	1	1	1	5	5	5	0	0	\ 4	4	4	5	5	5	0	
F	0	0	0	0	0	0	0	0	0	\0	0	0	0	0	0	0	J
Higher order 4-bit address (0 ₁₆ -F ₁₆)												Fc	or exa	ampl		ddres ata =	ss = A8 = 4



LOCATION U30 DEVICE TYPE Signetics 82S126 (256 words X 4 bits PROM)

ADDRESS	0	1	2	3	4	5	6	7	8	9	A	B	с	D	E	F	$ \left\{ \begin{array}{l} \text{Lower order} \\ \text{4-bit address} \\ (0_{16}\text{-}\text{F}_{16}) \end{array} \right. $
	00 00	BF BF		99 9F		C7 C7			00 00	\frown				C7 C7			32 preprogrammed 8-bit data patterns represented in hex characters.
Higher order 1-bit address		-,								R	≻Fo	r exa	imple		ldres ita =	s = 19 BF	9

Table B-3 I-BUS MASK PROM

LOCATION U24 DEVICE TYPE 82S123 (32 words X 8 bits)

ADDRESS	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Ε	F
0	FF	9F	DF	EF	F7	FB	FD	FE	FF							
1	FF															

Table B-4 MEMORY AND I/O CONTROL PROM

LOCATION U10 DEVICE TYPE Signetics 82S123 (32 words X 4 bits)

ADDRESS	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
0	00	11	22	33	44	55	66	77	88	99	AA	BB	CC	DD	EE	FF
	3C	C3	CB	CF	AC	3D	D3	00	00	00	00	DC	CD	FE	EF	FF

Table B-5 MICROCODE REGISTER CONTROL PROM

LOCATION U17 DEVICE TYPE Signetics 82S23

	Ρ	ROM U	7 PI	ROM US	8	PR	OM U2				PROM	U5			PRO	DM U6		PRC	M U4	
	-	 7,6-5,4-1														5, 4,				-V /-1
	F0 	FI F 	GP IME	3 RGP 	 DOE IR 		 FRW 1	 ED1 KS	IER	SW PA	NC2 N	C1 CCF	EXT	RRE LC)2 SJM	IST DB	- Y CS	LD 	AC	-
ADDRESS	0	1	2	3	4	5	6	7	8	9	A	В	с	D	Ε	F		}	4-bi	rer order t address ₁₆ - F ₁₆)
$\begin{array}{c} 000\\ 001\\ 002\\ 003\\ 004\\ 005\\ 006\\ 007\\ 008\\ 009\\ 00A\\ 009\\ 00A\\ 00B\\ 00C\\ 00D\\ 00E\\ 00F\\ 010\\ 011\\ 012\\ 013\\ 014\\ 015\\ 016\\ 017\\ 018\\ 019\\ 01A\\ 01B\\ 01C\\ 01D\\ 01E\\ 01F\\ \end{array}$	16 24 22 7A 10 0A 28 00 27 35 0B 31 13 26 26 26 26 26 26 33 33 00 21 34 00 00 00 00 00 00 00 00 00	31 25 22 7A 11 15 30 17 00 14 80 72 13 30 30 30 30 30 30 30 30 30 30 30 30 30	26 0C 22 24 31 79 28 00 00 4 13 6A 26 26 26 31 31 35 26 13 26 47 35 00 00 00 00 00 00 00 00 00 00 00 00 00	26 27 22 5 32 00 39 32 32 32 32 32 32 32 32 32 32 32 32 32	26 22 FF 32 09 28 00 26 66 0 33 26 26 27 41 37 14 35 00 00 00 00 00 00 00 00	26 22 26 27 34 30 26 33 34 30 34 34 30 34 30 36 00 5E 00 00 00 00 00 00 00	F8 26 22 24 FF 21 28 00 26 10 26 27 39 26 27 3C 3B 31 00 37 00 00 26 1D 2B		00	00	FA 27 23 FF 10 15 28 00 65 37 3D 37 65 62 66 7F 37 27 39 63 26 3B 39 00 00 00 00 00 00 00 00 00 00 00 00 00			$\begin{array}{c} 00\\ 13\\ 23\\ 14\\ 10\\ 27\\ 3C\\ 26\\ 00\\ 12\\ 3C\\ 3C\\ 3C\\ 3C\\ 3C\\ 3C\\ 3C\\ 3C\\ 3C\\ 3C$	29 1D7 ₁₀	00 0C 24 31 26 326 03 21 33 26 33 26 33 26 33 26 33 26 33 27 33 26 33 26 33 26 33 27 33 26 33 27 33 26 33 27 33 26 33 27 33 26 33 27 33 26 33 27 33 26 33 27 33 26 33 27 33 27 33 27 33 27 33 27 33 27 33 27 33 27 33 27 33 27 33 27 33 27 33 27 33 27 30 30 30 27 33 27 30 30 30 30 30 30 30 30 30 30 30 30 30				512 preprogrammed 8-bit data patterns represented in hex characters.

 Table B-6
 PARTIAL MICROCODE

LOCATION U4 DEVICE TYPE Signetics 82S115 (512 words X 8-bit PROM)

ſ

٦

• •	3 EB FD FD 7A FF 7F FB 00 00 FF FB FB 00	4 EF E EB E FC F FF (F3 1 FF F 00 (E3 1 FF F F7 1 FF F F3 1	5 6 EF D EB EI EC FC 63 FI E2 B FF EI F0 0 E3 E F7 F FB E FF F	7 3 EF 3 EB 3 FD 3 FB 7 FF 5 FD 0 00 3 00 7 FF 5 FB	8 E3 EB FB FF EF BB FF 00 E3 F7 F3	9 9 F3 EB FF FF 77 FF FC D7 FF FF	A BF E3 FD 7F F7 FF FF 00 F7 F7		R EXT	00 F3 FC F2 7F E8 FC 6B 00		5, 4, 			${7\cdot 1}$ b AC Lower order 4-bit address $(0_{16} - F_{16})$
1 2 2 3 4 5 5 7 7 7 7 7 7 7 7 7 7	3 EB FD FD 7A FF 7F FB 00 00 FF FB FB 00	4 EF EB E FC F FF 0 F7 1 F7 1 F7 1 F7 1 F7 1 F7 1 F7 1 F7 1	5 6 EF D EB EI FC FC 63 FI E2 B FF EI FD F 60 00 E3 E F7 F FB E FF F	7 3 EF 3 EB 3 FD 3 FB 7 FF 5 FD 0 00 3 00 7 FF 5 FB	8 E3 EB FB FF EF BB FF 00 E3 F7 F3	9 F3 EB FF 77 FC D7 FF	A BF E3 FD 7F F7 FF FF FF F7 F7 F7	B DF 67 FD FB FF 7F FC 00 FF	00 E3 FC 5F DF D7 FF EB 00	D 00 F3 FC F2 7F E8 FC 6B 00	00 7F FC F3 FF D7 FD 6B	F 00 F3 FD DB F8 EF FF EB	BY CS	s LD	Lower order 4-bit address
EF EB A FB B FD FB F3 FF F7 FB F3 FF F7 FB F5 F8 00 00 00 F8 F3 F3 F3 F5 EB F3 F5 EB	EB EB FD 7A FF 7F FB 00 00 FF FB FB 00	EF E EB E FC F F3 F F3 F FF F 00 0 E3 F FF F F5 F	EF D EB EI FC FC 63 FI E2 B FF E FD F 60 00 E3 E F7 F FB E FF F	3 EF 3 EB 3 FD 3 FB 7 FF 5 FD 9 00 3 00 7 FF 5 FB	E3 EB FB 7F EF BB FF 00 E3 F7 F3	F3 EB FB FF 77 7F FC D7 FF	BF E3 FD 7F F7 FF FF 00 F7 F7	DF 67 FD FB FF 7F FC 00 FF	00 E3 FC 5F DF D7 FF EB 00	00 F3 FC F2 7F E8 FC 6B 00	00 7F FC F3 FF D7 FD 6B	00 F3 FD DB F8 EF FF EB		}	4-bit address
A FB FB FD 7F 7B FF F7 FB F3 FB F3 FF F8 FB F3 FF F8 FF F8	EB FD 7A FF 7F FB 00 00 FF FB FB 00	EB E FC F FF (F3 FF F 00 (E3 FF FF FF FF F5	EB EI FC FC 63 FI E2 B FF E FD F 00 0 E3 E F7 F FB E FF F	B EB C FD B FB F FF F FD 0 00 B 00 FF FB	EB FB 7F EF BB FF 00 E3 F7 F3	EB FB 77 7F FC D7 FF	E3 FD 7F F7 FF 00 F7 F7	67 FD FB FF 7F FC 00 FF	E3 FC 5F DF D7 FF EB 00	F3 FC F2 7F E8 FC 6B 00	7F FC F3 FF D7 FD 6B	F3 FD DB F8 EF FF EB			
EB EB FB F7 FF F3 F7 F7 F7 F3 F7 F3 E6 EB FF F1 FB F3 00 00 00 00 00 00 00 00 00 00 00 00 FF 00	FF FF FF FB FB FB 00 00 00 00 00 00 00 00	EB F F3 F FF F FF F FF F FF F FF F FF F 00 00 00 00 00 00 00 00 00 00	00 F FF F FF 0 FB F 00 0 00 0 FB F 00 0 00 0	FFF FFF FFF FFF FFF FFF FFF FFF FFF FF	FF F7 EB FB FB FB F7 FF F1 00 00 00 00 00 00 00 00 00 00 00 00	7F FF FB FD FB FB FF F7 E3 F3 F1 00 00 00 00 00 00 00 00	FF F7 EB EB F5 F7 F7 EB FF F8 000 00 000 000 000 000 000 000 00	FB F3 FF FF FF FF FF FF FF 00 FB F1 000 00 00 00 00 00	F3 F3 FF FB EB FF F7 F7 F7 F7 F7 F7 F7 F7 F7 F7 F7 F7	FF FF FFF FFFFFFFFFFFFFFFFFFFFFFFFFFFF	FF F3 F7 FF FF F7 F7 F7 D3 00 F1 FB 00 00 00 00 00 00 00 00	00 FF DB FF		- For	r example: Address = 12 Data = F3 ₁₆
	F F3 7 F7 F E3 F F3 6 EB F F1 B F3 0 00 0 00 0 00 0 00 0 00 0 00 0 00 0	F F3 FF 7 F7 FF F E3 F7 F F3 FF 6 EB FB F F1 FB B F3 FB 0 00 00 0 00 00 0 00 00 0 00 00 0 00 00 0 00 00 0 00 00 0 00 00 0 00 00 0 00 00 0 00 00 0 00 00 0 00 00 0 00 00 F 00 00	F F3 FF F1 7 F7 FF FF F E3 F7 FB F F3 FF F1 6 EB FB 00 F F1 FB FF B F3 FB FF 0 00 00 00 0 00 00 00 0 00 00 00 0 00 00 00 0 00 00 00 0 00 00 00 0 00 00 00 0 00 00 00 0 00 00 00 0 00 00 00 0 00 00 00 0 00 00 00 0 00 00 00	F F3 FF F1 00 F7 7 F7 FF FF FF FF F7 F E3 F7 FB FF 00 00 F F3 FF F1 FB FF 00 F F3 FF F1 FB FF 6 EB FB 00 00 00 F F1 FB FF 00 00 B F3 FB FF FB FE 0 00 00 00 00 00 00 0 00 00 00 00 00 00 00 0 00 00 00 00 00 00 00 00 0 00 00 00 00 00 Ff Ff 0 00 00 00 00 00 Ff Ff 0 00 00 00 00 00 Ff Ff	F F3 FF F1 00 F7 FB 7 F7 FF FF FF F7 FF F E3 F7 FB FF 00 00 F F3 FF F1 FB FF FB 6 EB FB 00 00 00 00 F 1 FB FF FB FB FD 0 00 00 00 00 00 00 F 1 FB FF FB FB FD 0 00 00 00 00 00 00 0 00 00 00 00 00 00 00 0 00 00 00 00 00 00 00 00 0 00 00 00 00 00 00 00 00 0 00 00 00 00 00 FF FF F 00 00	F F3 FF F1 00 F7 FB FB 7 F7 FF FF FF F7 FF F3 F E3 F7 FB FF FF 60 00 6F F F3 FF F1 FB FF FB FF 6 EB FB 00 00 00 00 00 00 F F1 FB FF FB FB FD 00 00 0 00	F F3 FF F1 00 F7 FB FB FF 7 F7 FF FF FF F7 FF F3 F7 F E3 F7 FB FF F7 FF F3 F7 F E3 F7 FB FF F0 00 6F E3 F F3 FF F1 FB FF FB FF F3 6 EB FB 00 00 00 00 00 F1 FB F F1 FB FF FB FB FD 00 00 0 00 00 00 00 00 00 00 00 0 00	F F3 FF F1 00 F7 FB FB FF F3 7 F7 FF FF FF F7 FF F3 F7 F7 F E3 F7 FB FF F7 FF F3 F7 F7 F E3 F7 FB FF 00 00 6F E3 F7 F F3 FF F1 FB FF FB FF F3 EB 6 EB FB 00 00 00 00 00 01 F1 FB FF F F1 FB FF FB FB FD 00	F F3 FF F1 00 F7 FB FB FF F3 F3 7 F7 FF FF FF F7 FF F3 F7 F7 FF F E3 F7 FB FF F0 00 6F E3 F7 FF F F3 FF F1 FB FF FB FF F3 E8 00 6 EB FB 00 00 00 00 F1 FB F1 FB F1 F8 F0	F F3 FF F1 00 F7 FB FB FF F3 F3 FF 7 F7 FF FF FF F7 FF F3 F7 F7 FF 7F F E3 F7 FB FF F0 00 06 FE E3 F7 FF F3 F F3 FF F1 FB FF FB FF F3 EB 00 00 6 EB FB 00 00 00 00 00 F1 FB FF FB FB FF FB FB FB FB FB FB FF FB FB FB FF FB FB FB FF FB FB FB FF FB FB FF FB FB FD	F F3 FF F1 00 F7 FB FB FF F3 F3 FF FF 7 F7 FF FF FF F7 FF F3 F7 F7 FF 757 FF F7 FF F3 F7 F7 FF 757 FF F3 F7 FF F7 FF F3 F7 FF F7 FF F3 F7 FF F7 FF F3 F7 FF F3 F7 FF F3 FF F3 FF F3 FF F3 F7 F7 F7 F7 F7 F5 F3 F7 F7 F5 F3 F5 F5 <t< td=""><td>F F3 FF F1 00 F7 FB FB FF F3 F3 FF FF F7 7 F7 FF FF FF F7 FF F3 F7 FF 7F F7 FF F7 F7 FF F7 F7 FF F3 F7 F7</td><td>F F3 FF F1 00 F7 FB FB FF F3 F3 FF FF F7 F3 7 F7 FF FF FF F7 FF F3 F7 FF F7 F7 FF F3 F7 F7 FF F3 F7 F7 FF F3 F7 FF F3 F7 F7 FF F3 F7 F7 FF F3 F7 FF F3 F7 FF F3 F7 FF F5 F5 FF F5 FF F5 FF F5 F5</td><td>F F3 FF F1 00 F7 FB FB FF F3 F3 FF F7 F3 7 F7 FF FF FF F7 FF F3 F7 F7</td><td>F F3 FF F1 00 F7 FB FB FF F3 F3 FF FF F7 F3 F7 F7 FF F7 FF F7 F7</td></t<>	F F3 FF F1 00 F7 FB FB FF F3 F3 FF FF F7 7 F7 FF FF FF F7 FF F3 F7 FF 7F F7 FF F7 F7 FF F7 F7 FF F3 F7 F7	F F3 FF F1 00 F7 FB FB FF F3 F3 FF FF F7 F3 7 F7 FF FF FF F7 FF F3 F7 FF F7 F7 FF F3 F7 F7 FF F3 F7 F7 FF F3 F7 FF F3 F7 F7 FF F3 F7 F7 FF F3 F7 FF F3 F7 FF F3 F7 FF F5 F5 FF F5 FF F5 FF F5 F5	F F3 FF F1 00 F7 FB FB FF F3 F3 FF F7 F3 7 F7 FF FF FF F7 FF F3 F7 F7	F F3 FF F1 00 F7 FB FB FF F3 F3 FF FF F7 F3 F7 F7 FF F7 FF F7 F7

Table B-7 PARTIAL MICROCODE

LOCATION U6 DEVICE TYPE Signetics 82S115 (512 words X 8-bit PROM)

	v -		v v-		/ v									v				• •	-v	
	8-7	7,6-5,4-1	8	-6, 5-1	8,	7, 6,	5,	4,	3-1 8	, 7-5,	4,	3, 2	, 1	8, 7,	6,	5,	4, 3-	18,	, 7-1	
	FO FI 	FGP	MB RG	P DOE	IRW A		V ED1	кs 	IER 		C2 NC1	CCR	EXT 		02 SJM	IST 1	ову с 	SL	D AC 	
ADDRESS	0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F]	Lower orc 4-bit addro (0 ₁₆ - F ₁	ess
000 001	FE FB	AF F7	FE FF	FE FE	FE FA	FE FA	FF FA	FE F6	FE F6	0F F6	8F FE	BE FE	00 FE	00 FF	00 FE	00 FF				
002 003	FF FF	FF FF	FF FB	FF F7	FF FF	FF FE	FF FF	FB FF	FF FF	FF FF	FF FF	FF FE	FF FF	FF F3	FF FF	FF FE				
004 005	FF FF	FE FF	FF FF	FE FE	FE FF	FE FE	FF AF	FF FE	FE FF	FF FF	FF FF	FF FF	FF FF	FF FE	7E FF	7E FE				
006 <u>0</u> 07 008	FF 00 FF	FC F7 00	FF 00 00	FC 00 00	FF 00 8F	FC 00 8F	FF 00 8F	FC 00 00	FF 00 FF	FC FF FE	FF 00 FF	FC 00 FE	FF FE 00	FC F6 00	FF FA	FE FE 00		- Fo	or example:	Address = 07I Data = FA ₁₆
009 00A	8F FB	BF F7	8F FF	BF FE	FF 8F	8F FA	8F 8F	8F FE	BF	B4 F4	8F FF	00 FE	FE	8F FA	8F FF	B8 FE				
00B 00C	F7	FB FE	FF FE	FE 00	FF	FE 00	FF	CC	8F EF	FC FE	CF FF	DF	FF 8F	DE	DF FE	FC				
00D 00E	8B 8F	FE	8B 8F	FE FC	8B 8F	FE FC	87 8F	FE	87 8F	FE FC	87 8F	FE	FF 8F	FE	EF 8F	FE FC				
00F 010	8F FF	FE	FF FF	FE F4	FF 87	EC	FF 8F	EE	F7 EF	FE E8	EF FF	F8 EF	EF	EE FA	FF EF	EC F8				
011 012	F7 8F	FE EC	FF FF	F8 F4	8F EF	00 F8	EF EF	FE EE	8B 8F	FF EC	FF EF	EC FE	EF FE	EE 8F	EE	FF FE				
013 014	FF BF	FE B4	FE FF	FF B8	8B 8F	8F 8F	00 8F	00 8F	F6 8F	FE FF	FF 8F	FE 00	FE 00	FE FE	FF 00	FE 00				
015 016	00 9F	FE FE	8F 87	8B 87	00 8F	00 00	00 00	00 00	8F 00	8B 8F	F7 8B	FB 8F	8B 8B	FC 8F	8F 8B	8B 8F				
017 018	8B 00	FA 00	8F 00	8F 00	8F 00	83 00	8B 00	FF 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00				
019 01A	00	00 00	00 00	00 00																
01B 01C	00	00 00	00 00	00 00																
01D 01E	00 AF		00 00	00 00	00 00		8F 8D	8D FE	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00				
01F	00	BF	00	00	00	00	3F	FE	00	00	00	00	00	00	8F	8F				
Higher order 5-bit address (00 ₁₆ - 1F ₁₆)																				
16 - 11 16/	51	2 pre	eproc	Irami	med	8-bit	data	ı pat	terns	repr	esen	ted i	n he	x cha	aract	ers.				
		•						•	-	•										

Table B-8 PARTIAL MICROCODE

LOCATION U5 DEVICE TYPE Signetics 82S115 (512 words X 8-bit PROM)

	-		•••	N -6. 5-1	8.		 5.		· · · ·	7-5.			v \ . 1	/ 8. 7.		 5, 4,		/	• V 7-1	
	FC) Fl 	FGP IM 	IB RGP	DOE		 DL FRW	ED1	кs II 	ER SW	NC2		CR EXT	RRE I	 _D2 SJI	A IST D		LD A	ю 	
ADDRESS	0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F				ower order -bit address (0 ₁₆ -F ₁₆)
$\begin{array}{c} 000\\ 001\\ 002\\ 003\\ 004\\ 005\\ 006\\ 007\\ 008\\ 009\\ 00A\\ 008\\ 000\\ 00B\\ 00F\\ 010\\ 011\\ 012\\ 013\\ 014\\ 015\\ 016\\ 017\\ 018\\ 019\\ 01A\\ 018\\ 019\\ 01A\\ 01B\\ 01C\\ 01B\\ 01C\\ 01B\\ 01C\\ 01B\\ 01F\\ 01B\\ 01C\\ 01B\\ 00C\\ 00B\\ 00C\\ 00C$		F	A 68 F F C C 78 C 00 C C C C C 8 E 8 8 B C 8 C C C C C 78 C 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	A88 FFCCA000CAA0FFBFBFFC00000000000000000000	88 FFCCCC00 FFCCCCC88 ECC9CC79C0CCC000000000000000000000000000	FE 00 F8 F8 FA BC 00 FA FE 7C 4 00 FA FC 74 00 FA FC 8 00 00 00 00 00 00 00 00 00 00 00 00 0	D 8 9 F F F C 0 0 8 8 C C C F 8 8 C 7 0 0 7 8 0 0 0 0 0 0 C C C 7 5 0 0 0 0 0 0 0 0 0 C C C C 7 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		$\begin{array}{c} B8 \\ F1 \\ FC \\ BC \\ FC \\ 00 \\ 00 \\ F8 \\ DC \\ F8 \\ C \\ F8 \\ B8 \\ DB \\ F7 \\ F8 \\ B9 \\ FC \\ B9 \\ FC \\ 00 \\ 0 \\$	B8 F1 FC FC FA F8 BB FA FA BC F7 FC FA F8 BB FA FA FB FA FA BB FA FA FA FA FA FA FA FA FA FA FA FA FA	F B 5 F F F C 0 0 B 8 C 5 B 5 F C 2 8 C 5 B 5 C 7 B 5 C 7 B 5 C 7 B 5 C 7 B 5 C 7 B 5 C 7 B 7 C 7 C 7 C 7 C 7 C 7 C 7 C 7 C 7	B B F F F F F 0 B 0 F F B F F F 7 7 8 B 0 F F 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00 8 1 F F F B 0 B D D F 0 E 5 5 5 4 C C 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		0 C 1 C C 8 F 8 0 C C 8 C C C 8 C 0 C F 0 0 0 0 0 0 0 0 0 F	00 F8 F5 FA BC B9 00 BFA FA FE 74 F8 BC 00 90 00 00 00 FC	A	ddre	ss =	nple: OCE ₁₆ BC ₁₆
10016 11 167	51	2 pre	prog	Iramr	ned	8-bit	data	patt	erns	repr	esen	ted i	n he>	ccha	aracte	ers.				

LOCATION U2 DEVICE TYPE Signetics 82S115 (512 words X 8-bit PROM)

	PRO		ROM U8		ROM U2				PRON					OM U6	PROM U4
	V 8-7,6-5		T	V 8, 7, 6			-VV 3-18,							5, 4, 3-1	V VV 1 8. 7-1
	F0 F1		MB RGP (DOE IRW A	DL FRW	ED1 K	S IER	SW PA	NC2 N	NC1 CC	R EXT		D2 SJ	MIST DBY	CS LD AC
ADDRESS	0	1 2	3	4 5	6	7	8	9	A	В	С	D	E	F	$ \left. \begin{array}{c} \text{Lower order} \\ \text{4-bit address} \\ \text{(0}_{16}\text{-}\text{F}_{16}) \end{array} \right. $
000 001 002 003 004 005 006 007 008 009 00A 008 00C 00D 00E 00F 010 011 012 013 014 015 016 017 018 019 01A 018 019 01A 01B 01C 01D 01E 01F Higher order 5-bit address $(00_{16}-1F_{16})$	E3 EFFEEFEEFEEFEEFEEFEEFEEFEEFEEFEEFEEFEEF	F 00	EC I FE I E3 I E3 I E4 I E4 I FF I O0 I FF I FF I E4 I E0 I O0 I 00 I I I I I	FF FF EE FE EE FE EE C EC EE EC FF FF FF EE FF EE EE EO 00 000 <	E3 FF EC 00 E2 FF FF E4 E3 E0 EC E4 E4 E4 E4 E4 E0 C 00 00 00 00 00 FF FF FF FF FF FF FF FF	FF0FE2FE000E3EE43FFF4FFF00000FF000000FFFF	E1 FD E3 FF E9 EC 00 E4 E3 E4 E2 E3 E4 E2 E3 E4 E2 E4 E4 E3 E9 E4 E3 E9 E4 E3 E9 E0 00 00 00 00 00 00 00 00 00 00 00 00	E9 E3 FF E9 BF E9 E4 E1 E4 4E EE 00 00 00 00 00 00 00 00 00 00	FF E2 FD E3 E0 E0 E4 E3 E0 E4 E4 E2 E2 E3 E4 E4 E3 E4 E2 E3 E4 E3 E4 E3 E4 E3 E4 E3 E4 E3 E4 E3 E4 E3 E4 E3 E3 E0 E4 E3 E3 E0 E4 E3 E3 E0 E4 E3 E3 E0 E4 E3 E4 E5 E4 E5 E5 E5 E5 E5 E5 E5 E5 E5 E5 E5 E5 E5	F53DFEC3E0F0FEFFF934FFF0CEE00000000000000000000000000000000	00 E3 E3 E4 E2 E2 E2 E2 E2 E2 E2 E2 E2 E2	004FDE3FEE302CEF2FF93FE44EEEE0000000000000000000000000000000	00 E D E F E F E O E E E E E E E E E E E E E E	EE 00 00 00 00 00 00 00 00 00 E4	For example: Address = 16E ₁₆ Data = 4E ₁₆

Table B-10 PARTIAL MICROCODE

LOCATION U8 DEVICE TYPE Signetics 82S115 (512 words X 8-bit PROM)

	8-7	7,6-5,4-1	1	8-6, 5-1	8,	7, 6	5,	4,	3-1 8	, 7-5,	4,	3, 2	. 1	8, 7,	, 6,	5, 4,	3-1	8.	7-1	
	F0	FI F		MB RGF 	DOE	IRW AC		ED1	KS 16	R SW	NC2	NC1 C	CR EXT	RRE I	 LD2 SJ 	M IST D	ш- ВУ СS	LD .	AC	
ADDRESS	0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F]		Lower (4-bit ad (0 ₁₆ -F	dress
000	FE	FE	F6	F6	FE	FE	F1	FE	F1	F1	FE	FE.	00	00	00	00		– For	example:	
001	10	10	20	60	F6	F6	F6	F6	F6	F6	20	FO	F6	F6	F1	F6			$ess = 00B_{10}$	
002	07	47	07	47	08	0F	0E	3F	07	47	07	47	08	0F	0E	07			ta = FE ₁₆	o
003	FO	F0	D0	D0	F6	F0	D0	10	F4	F0	F0	F6	F0	E0	F1	F6		24		
004	F0	F6	F1	FE	F1	60	F1	F1	FE	F6	F1	F0	F1	F2	3E	FE				
005	FO	76	F1	F1	F1	F1	FE	FE	F6	FO	F0	F6	F1	EE	F1	FF				
006	F0	07	F0	47	F0	07	F0	47	F0	08	F0	0F	F0	0E	07	F0				
007	00	F6	00	00	00	00	00	00	00	F1	00	00	F6	F6	F6	F6				
008	F1	00	00	00	F6	F6	F6	00	F1	F1	F1	FE	00	00	00	00				
009	F6	F6	F1	F6	F0	F0	F6	F1	F1	F9	F1	00	F1	F0	F1	F9				
00A	07	F6	F1 F1	F6	FE F1	F6 FE	FE F1	C6 F1	F1	F9 F1	F1 F1	F6 F1	F1 F1	F1 F6	F1 F1	F6 F1				
00B 00C	3E F1	00 F1	70	F6 00	FE	ГЕ 00	F1 F0	F1	F0 F1	F1	F1	FE	F1	F0 F0	F1	FO				
000	F6	F6	F6	F6	F6	F6	F6	F6	F6	F6	F6	F6	DO	F6	FE	16				
00E	F6	07	F6	47	F6	07	F6	09	F6	47	F6	0F	F6	0E	FE	07				
00E	F1	F6	F1	FE	F1	F1	F1	F1	F1	F6	F1	F1	FE	F1	F1	F1				
010	F6	F1	F1	F9	F1	F1	FO	F6	F6	F6	F1	F1	F1	F9	F1	F9				•
011	F1	FE	F1	F1	50	00	F1	F6	27	FO	F1	F1	FE	FE	F1	F6				
012	F1	F1	F1	F9	F1	F9	F1	FE	F1	F1	F1	FE	FO	F6	F1	FE				
013	F1	FE	F1	F6	27	F1	00	00	F9	F6	F1	FE	F1	F1	F1	FE				
014	FE	F1	F1	F1	50	F6	F0	F6	F0	F1	F6	00	00	70	00	00				
015	00	E0	F6	F7	00	00	00	00	50	27	F٥	F6	27	20	50	27				
016	FE	FE	10	70	F0	00	00	00	00	50	27	50	27	50	27	50				
017	0F	F6	70	30	F0	E0	F7	07	00	00	00	00	00	00	00	00				
018	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00				
019	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00				
01A	00	00	00	00	.00	00	00	00	00	00	00	00	00	00	00	00				
01B	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00				
01C	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00				
01D	00	00	00	00	00	00	FE	FE	00	00	00	00	00	00	00	00				
01E			00	00	00	00	FE	FE	00	00	00	00	00	00	00	00				
01F	00	FE	00	00	00	00	FE	FE	00	00	00	00	00	00	F6	F6				
igher order																				
bit address (00 ₁₆ -1F ₁₆)																				
	51	12 pr	epro	gram	med	8-bi	t data	a pat	terns	s rep	reser	nted	in he	x ch	aract	ers.				

Table B-11 PARTIAL MICROCODE

LOCATION U7 DEVICE TYPE Signetics 82S115 (512 words X 8-bit PROM)

ADDRESS	0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F	<pre>Lower order 4-bit address (0₁₆-F₁₆)</pre>
$\begin{array}{c} 000\\ 001\\ 002\\ 003\\ 004\\ 005\\ 006\\ 007\\ 008\\ 009\\ 00A\\ 00B\\ 00C\\ 00D\\ 00E\\ 00F\\ 010\\ 011\\ 012\\ 013\\ 014\\ 015\\ 016\\ 017\\ 018\\ 019\\ 01A\\ 018\\ 019\\ 01A\\ 01B\\ 01C\\ 01D\\ 01E\\ 01F\\ \end{array}$	E5 E5 E5 D8 DA DC E6 E7 E8 00 00 00 E6 E7 E8 00 00 00 00 B5 B5 B5 B5 B4 B4 B4 B4 B4 B4 BA C2	00 00 00 04 4A 6A 4A 65 05 80 82 82 82 90 94 98 90 AD AD AD AD AD C0 C0 C0	CE CE CE C5 B7 C5 C5 C5 CB CB CB	CF CF C5 C7 C7 C7 C7 C7 C9 CC CC	D6 83 E6 00 E8 E4 E4 E4 E4 E4 E4 E4 E4 E5 A7 FF EE EE E5 C5 CB CCB CB	C7 C7 C4 A4 AC AC	FF BB CE CE CE C5 C5 C5 C5 C5 C5 C5	CF CF C5 C7 C7 FF FF FF FF	B4 B4 B4 B4 B4 B4 AF B4 B4 B4	00 00 00 2A A A 00 25 5 60 08 81 89 96 A A D D A A A A A A A A A A A A A A A	CE B3 B2 B2 B2 86 CB CB CB	CF CF B3 B7 C5 86 CD CD CD	CA CA CA	CF CF B3 C5 C6 A6 B4 B4	3B 12B 12B 12B 12B 12B 12B 12B 12B 12B 12	CF CF CF B3 C5 C5 B7 FF FF FF B7	For example: Address = 10F ₁₆ Data = 3B ₁₆

Table B-12 INSTRUCTION DECODE PROM (PRIMARY AND SECONDARY DECODES)

LOCATION U29 DEVICE TYPE Signetics 82S115 (512 words X 8-bit PROM)

signatics

APPENDIX C 8080 EMULATOR INSTRUCTION SET

The 8080 instruction set includes five different types of instructions:

- Data Transfer Group-move data between registers or between memory and registers
- Arithmetic Group-add, subtract, increment or decrement data in registers or in memory
- Logical Group-AND, OR, EXCLUSIVE-OR, compare, rotate or complement data in registers or in memory
- Branch Group-conditional and unconditional jump instructions, subroutine call instructions and return instructions
- Stack, I/O and Machine Control Groupincludes I/O instructions, as well as instructions for maintaining the stack and internal control flags.

Instruction and Data Formats

Memory for the 8080 is organized into 8-bit quantities, called Bytes. Each byte has a unique 16-bit binary address corresponding to its sequential position in memory. The 8080 can directly address up to 65,536 bytes of memory, which may consist of both readonly memory (ROM) elements and randomaccess memory (RAM) elements (read/ write memory).


Data in the 8080 is stored in the form of 8-bit binary integers:

DATA WORD

$$\begin{array}{|c|c|c|c|c|c|} \hline D_7 & D_6 & D_5 & D_4 & D_3 & D_2 & D_1 & D_0 \\ \hline MSB & LSB \end{array}$$

When a register or data word contains a binary number, it is necessary to establish the order in which the bits of the number are written. In the Intel 8080, BIT 0 is referred to as the Least Significant Bit (LSB), and BIT 7 (of an 8 bit number) is referred to as the Most Significant Bit (MSB).

The 8080 program instructions may be one, two or three bytes in length. Multiple byte instructions must be stored in successive memory locations; the address of the first byte is always used as the address of the instructions. The exact instruction format will depend on the particular operation to be executed.



Addressing Modes

Often the data that is to be operated on is stored in memory. When multi-byte numeric data is used, the data, like instructions, is stored in successive memory locations, with the least significant byte first, followed by increasingly significant bytes. The 8080 has four different modes for addressing data stored in memory or in registers:

- Direct Bytes 2 and 3 of the instruction contain the exact memory address of the data item (the loworder bits of the address are in byte 2, the high-order bits in byte 3). • Register
- The instruction specifies the register or register-pair in which the data is located. Register
 - Indirect instruction specifies a The register-pair which contains the memory address where the data is located (the high-order bits of the address are in the first register of the pair, the low-order bits in the second).
- Immediate The instruction contains the data itself. This is either an 8-bit guantity or a 16-bit quantity (least significant byte first, most significant byte second).

Unless directed by an interrupt or branch instruction, the execution of instructions proceeds through consecutively increasing memory locations. A branch instruction can specify the address of the next instruction to be executed in one of two ways:

- Direct The branch instruction contains the address of the next instruction to be executed. (Except for the "RST" instruction, byte 2 contains the low-order address and byte 3 the high-order address.)
 - The branch instruction indicates a register-pair which contains the address of the next instruction to be excuted. (The high-order bits of the address are in the first register of the pair, the low-order bits in the second.)

The RST instruction is a special one-byte call instruction (usually used during interrupt sequences). RST includes a three-bit field; program control is transferred to the instruction whose address is eight times the contents of this three-bit field.

Condition Flags

Register

indirect

There are five condition flags associated with the execution of instructions on the 8080. They are Zero, Sign, Parity, Carry, and Auxiliary Carry, and are each represented by a 1-bit register in the CPU. A flag is "set"

by forcing the bit to 1; "reset" by forcing the bit to 0.

Unless indicated otherwise, when an instruction affects a flag, if affects it in the following manner:

Zero:	If the result of an instruction has the value 0, this flag is set; otherwise it is
0:	reset.
Sign:	If the most significant bit of the result
	of the operation has the value 1, this
	flag is set; otherwise it is reset.
Parity:	If the modulo 2 sum of the bits of the
	result of the operation is 0, (that is, if
	the result has even parity), this flag is
	set; otherwise it is reset (that is, if the
	result has odd parity).
Carry:	If the instruction resulted in a carry
-	(from addition), or a borrow (from
	subtraction or a comparison) out of
	the high-order bit, this flag is set;
	otherwise it is reset.
Auxiliary	
Carry:	If the instruction caused a carry out
Garry.	
	of bit 3 and into bit 4 of the resulting
	value, the auxiliary carry is set; other-
	wise it is reset. This flag is affected by
	single precision additions, subtrac-
	tions, increments, decrements, com-

parisons, and logical operations, but is principally used with additions and increments preceding a DAA (Decimal Adjust Accumulator) instruction.

Symbols and Abbreviations

The following symbols and abbreviations are used in the subsequent description of the 8080 instructions:

SYMBOLS accumulator addr data data 16 byte 2 byte 3 port r,r1,r2 DDD,SSS	The third byte 8-bit address One of the reg The bit patter the registers A	antity
	DD or SSS 111 000 001 010 011 100 101	REGISTER NAME A B C D E H L

rp

One of the register pairs:

B represents the B,C pair with B as the high-order register and C as the low-order register;

D represents the D,E, pair with D as the high-order register and Eas the low-order register;

H represents the H,L pair with H as the high-order register and L as the



low-order register: SP represents the 16-bit stack

RF

pointer register. The bit pattern designating one of

the register pairs B,D,H,SP:

RP	REGISTER PAIR
00	B-C
01	D-E
10	H-L
11	SP

rh	The first (high-order) register of a
	designated register pair.
ri	The second (low-order) register of

	a designated register pair.
PC	16-bit program counter register
	(PCH and PCL are used to refer to
	the high-order and low-order 8 bits
	respectively).

- SP 16-bit stack pointer register (SPH and SPL are used to refer to the high-order and low-order 8 bits respectively).
- Bit m of the register r (bits are rm number 7 through 0 from left to right).

Z,S,P,CY,

AC	The condition flags:
	Zero,
	Sign,
	Parity,
	Carry,
	and Auxiliary Carry, respectively.
	The contents of the memory loca-
	tion or registers enclosed in the
	parentheses.
	"Is transferred to"
	Logical AND
	Evolution OB

- ٨ ¥ Exclusive OR
- ۷ Inclusive OR

()

- + Addition
- Two's complement subtraction
- * Multiplication
- "Is exchanged with" ++
- The one's complement (e.g., (A)) ____ The restart number 0 through 7 n NNN The binary representation 000
- through 111 for restart number 0 through 7 respectively.

Description Format

The following pages provide a detailed description of the instruction set of the 8080. Each instruction is described in the following manner:

- 1. The MAC 80 assembler format, consisting of the instruction mnemonic and operand fields, is printed in BOLDFACE on the left side of the first line.
- 2. The name of the instruction is enclosed in parenthesis on the right side of the first line.
- The next line(s) contain a symbolic description З. of the operation of the instruction.
- 4. This is followed by a narative description of the operation of the instruction.
- 5. The following line(s) contain the binary fields and patterns that comprise the machine instruction.
- 6. The last four lines contain incidental information about the execution of the instruction. The number of machine cycles and states required to execute the instruction are listed first. If the instruction has two possible execution times, as in a Conditional Jump, both times will be listed, separated by a slash. Next, any significant data addressing modes (see Page 4-2) are listed. The last line lists any of the five Flags that are affected by the execution of the instruction.

Data Transfer Group

This group of instructions transfers data to and from registers and memory. Condition flags are not affected by any instruction in this group.

MOV r1, r2 (Move Register)

(r1) ← (r2)

The content of register r2 is moved to register r1

0	1	D	D	D	s	s	s

Addressing: register Flags: none

MOV r, M (Move from memory)

 $(r) \leftarrow ((H) (L))$

The content of the memory location, whose address is in registers H and L, is moved to register r.

ſ	0	1	D	D	Ъ	1	1	0

Addressing: reg. indirect Flags: none

MOV M, r (Move to memory)

 $((H) (L)) \leftarrow (r)$

The content of register r is moved to the memory location whose address is in registers H and L.

. 1		 		 -		
	~	-		~	~	
	0	 	1	 5	·S	
- L						

Addressing: reg. indirect Flags: none

MVI r, data (Move Immediate)

(r) ← (byte 2)

The content of byte 2 of the instruction is moved to register r.

0 0	DDD	1 1 1 0
	data	

Addressing: immediate Flags: none

MVI M, data (Move to memory immediate) ((H) (L)) ← (byte 2)

The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L.

0	()	I	1	I	1	I	0	1	1	T	1	Т	0
						d	ata	ı						

Addressing: immed./reg. indirect Flags: none

LXI rp, data 16 (Load register pair immediate)

(rh) ← (byte 3),

(rl) ← (byte 2)

Byte 3 of the instruction is moved into the high-order register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register (rl) of the register pair rp.

0	0	R 1	Ρ	0	0	0	1
		lo	w-ore	der da	ita		
		hio	ah-or	der d	ata		

Addressina: immediate Flags: none

LDA addr (Load Accumulator direct)

(A) ← ((byte 3) (byte 2)) The content of the memory location, whose address is specified in byte 2 and byte 3 of

0	7	0	1	1	T	1	Т	1	Т	0	Т	1	Т	0
				ļ	٥v	/-0	rde	er a	ıdo	lr				
				٢	ig	h-o	rd	er a	ad	dr				

3

the instruction, is moved to register A.

Addressing: direct Flags: none

STA addr (Store Accumulator direct)

((byte 3) (byte 2)) ← (A) The content of the accumulator is moved to

the memory location whose address is specified in byte 2 and byte 3 of the instruction.

	01	0	Γ	1	1	1	Т	0	T	0	Т	1	Г	0
ſ					lov	v-0	rde	er a	dd	lr				
l				ł	nig	h-o	ord	er a	ad	dr				

Addressing: direct Flags: none

LHLD addr (Load H and L direct)

(L) ← ((byte 3) (byte 2))

(H) ← ((byte 3) (byte 2) + 1) The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L. The content of the memory location at the succeeding address is moved to register H.

0	0	1	10	1	Т	0	1	1	Т	0	
		I	ow-or	der a	ado	dr					
high-order addr											

Addressing: direct Flags: none

SHLD addr (Store H and L direct)

((byte 3) (byte 2)) ← (L)

The content of register L is moved to the memory location whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeeding memory location.

0	C)	1	1	1	0	Т	0	Τ.0	1	1	ł	0
low-order addr													
				h	ig	h-o	rd	er a	addr				

Addressina: direct

none

LDAX rp (Load accumulator indirect) (A) ← ((rp))

The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs rp=B (registers B and C) or rp=D (registers D and E) may be specified.

	-						
0	0	R	Р	1	0	1	0


reg. indirect Addressing: Flags: none

((byte 3) (byte 2) + 1) ← (H)

Flags:

STAX rp (Store accumulator indirect) $((r)) \leftarrow (A)$

The content of register A is moved to the memory location whose address is in the register pair rp. Note: only register pairs rp=B (registers B and C) or rp=D (registers D and E) may be specified.



Addressing: reg. indirect Flags: none

(D)

XCHG (Exchange H and L with D and E)

(H) (L)

(L) (E) The contents of registers H and L are exchanged with the contents of registers D and E.

1	I	1		1	I	0	Γ	1	1	0	T	1		1	

Addressing: register Flags: none

Arithmetic Group

This group of instructions performs arithmetic operations on data in registers and memory.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to the standard rules.

All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

ADD r (Add Register)

 $(A) \leftarrow (A) + (r)$

The content of register r is added to the content of the accumulator. The result is placed in the accumulator.

Addressing: register Flags: Z,S,P,CY,AC

ADD M (Add memory)

 $(\mathsf{A}) \leftarrow (\mathsf{A}) + ((\mathsf{H}) (\mathsf{L}))$

The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.

	 	.		· · ·	· · · · ·	T	
1	0	0	0	0	1	1	0

Addressing: reg. indirect Flags: Z,S,P,CY,AC

ADI data (Add immediate)

(A) ← (A) + (byte 2)

The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.

1	Т	1	Т	0	Ι	0		0	Ι	1	Ι	1	Ι	0
	data													

Addressing: immediate Flags: Z,S,P,CY,AC

ADC r (Add Register with carry)

 $(A) \leftarrow (A) + (r) + (CY)$

The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.

	4				1	c	e	10
l	1	0	0	0		3	3	3

Addressing: register Flags: Z,S,P,CY,AC

ADC M (Add memory with carry)

 $(A) \leftarrow (A) + ((H) (L)) + (CY)$ The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are added to the accumulator. The result is placed in the accumulator.

ſ	1		0	Γ	0	Ι	0	٦	1	Ĩ	1	T	1	1	0	
		_														

Addressing: reg. indirect Flags: Z,S,P,CY,AC

ACI data (Add immediate with carry)

 $(A) \leftarrow (A) + (byte 2) + (CY)$ The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.

1	I	1	Т	0	Т	0	Т	1	Ι	1	Ι	1	T	0
						c	lat	a						

Addressing: immediate Flags: Z,S,P,CY,AC

SUB r (Subtract Register)

(A) ← (A) – (r)

The content of register r is subtracted from the content of the accumulator. The result is placed in the accumulator.

		0	0	1	0	S	s	S
--	--	---	---	---	---	---	---	---

Addressing: register Flags: Z,S,P,CY,AC

SUB M (Subtract memory)

The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.

|--|

Addressing: reg. indirect Flags: Z,S,P,CY,AC

SUI data (Subtract immediate)

(A) ← (A) - (byte 2)

The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.

1	1	1	Т	0	Ι	1	Т	0	Т	1	Ι	1	1	0
						6	tat	a						

Addressing: immediate Flags: Z,S,P,CY,AC

SBB r (Subtract Register with borrow)

 $(A) \leftarrow (A) - (r) - (CY)$

The content of register r and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.


1	T	0	Т	0	Т	1	Т	1	s	s	s

Addressing: register Flags: Z,S,P,CY,AC

SBB M (Subtract memory with borrow)

 $(A) \leftarrow (A) - ((H) (L)) - (CY)$

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Addressing: reg. indirect Flags: Z,S,P,CY,AC

SBI data (Subtract immediate with borrow)

 $(A) \leftarrow (A)$ - (byte 2) - (CY) The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator.


The	e r	esi	ult	is	pl	ac	ed	in	tł	пe	ac	cu	Im	ula	tor.
1	Т	1	Ι	0		1	Τ	1	1	1	Т	1	Т	0]
						(data	a							7

Addressing: immediate Flags: Z,S,P,CY,AC

INR r (Increment Register)

(r) ← (r) + 1

The content of register r is incremented by one. Note: All condition flags except CY are affected.



Addressing: register Flags: Z,S,P,AC

INR M (Increment memory)

 $((H) (L)) \leftarrow ((H) (L)) + 1$ The content of the memory location whose address is contained in the H and L registers is incremented by one. Note: All condition flags except CY are affected.




Addressing: reg. indirect Flags: Z,S,P,AC

DCR r (Decrement Register)

(R) ← (r) – 1

The content of register r is decremented by one. Note: All condition flags except CY are affected.



Addressing: register Flags: Z,S,P,AC



DCR M (Decrement memory)

((H) (L)) ← ((H) (L)) – 1

The content of the memory location whose address is contained in the H and L registers is decremented by one. Note: All condition flags except CY are affected.

-							
0	10	11	1	0	1	1 ₀	1

Addressing: reg. indirect Flags: Z,S,P,AC

INX rp (Increment register pair)

(rh) (rl) ← (rh) (rl) + 1

The content of the register pair rp is incremented by one. Note: No condition flags are affected.

0	0	R	P	0	0	Ι	1	Т	1

Addressing: register Flags: none

DCX rp (Decrement register pair)

(rh) (rl) ← (rh) (rl) - 1 The content of the register pair rp is decremented by one. Note: No condition flags are affected.

0	0	R	Р	1	0	1	1

Addressing: register Flags: none

DAD rp (Add register pair to H and L)

(H) (L) \leftarrow (H) (L) + (rh) (rl)

The content of the register pair rp is added to the content of the register pair H and L. The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add: otherwise it is reset.

0 0	RP	1 0	0 1 1

Addressing: register Flags: CY

DAA (Decimal Adjust Accumulator)

The 8-bit number in the accumulator is adjusted to form two 4-bit Binary-Coded-Decimal digits by the following process:

- 1. If the value of the least significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
- 2. If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

Note: All flags are affected.

	0	I	0	Т	1	1	0	Ι	0	T	1	Т	1	1	1
--	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Flags: Z,S,P,CY,AC

Logical Group

This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.

ANA r (AND Register)

 $(A) \leftarrow (A) \land (r)$

The content of register r is logically anded with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared.

ſ	1	Т	0	Т	1	Т	0	T	0	s	s	s
н	•		•		•		•		•	- U	•	<u> </u>

Addressing: register Flags: Z,S,P,CY,AC

ANA M (AND memory)

 $(A) \leftarrow (A) \quad ((H) \ (L))$

The contents of the memory location whose address is contained in the H and L registers is logically anded with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared.

1	Т	0	Τ	1	Т	0	Τ	0	Т	1	Т	1	Τ	0	ł
					_										-

Addressing:	reg. indirect
Flags:	Z,S,P,CY,AC

ANI data (AND immediate)

(A) ← (A) (byte 2)

The content of the second byte of the instruction is logically anded with the contents of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

	11	0	0	I	1	Т	1	1	0
		da	ata						
Addressing	im	med	ato						

Flags: Z,S,P,CY,AC

XRA r (Exclusive-OR Register)

(A) ← (A) (r)

The content of register r is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

1	₀ ₁	0	1	S	s	s

Addressing:	register
Flags:	Z,S,P,CY,AC

XRA M (Exclusive-OR Memory)

 $(A) \leftarrow (A) \qquad ((H) (L))$

The content of the memory location whose address is contained in the H and L registers is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

	_							
1	1	0	1	0	1	1	1	0

Addressing:	reg. indirect
Flags:	Z,S,P,CY,AC

XRI data (Exclusive-OR immediate)

(A) ← (A) (byte 2)

The content of the second byte of the instruction is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

1

1	1	1	0	1	1	Ι	1	10)	
data										

Addressing: immediate Flags: Z,S,P,CY,AC

ORA r (OR Register)

(A) ← (A) (r)

The content of register r is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

1	Τ	0	Т	1	Т	1	1 0	S	l s	T _S
Add	res	ssin	g:	r	eg	iste	r			

Flags: Z,S,P,CY,AC

ORA M (OR memory)

 $(\mathsf{A}) \leftarrow (\mathsf{A}) \quad ((\mathsf{H}) \ (\mathsf{L}))$

The content of the memory location whose address is contained in the H and L registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

1	0	1	11	10	1	1	

Addressing: reg. indirect Flags: Z,S,P,CY,AC

ORI data (OR immediate)

 $(A) \leftarrow (A)$ (byte 2)

The content of the second byte of the instruction is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

1	Τ	1	Т	1	Ι	1		0	Т	1	Т	1	Т	0
						C	lat	a						

Addressing: immediate Flags: Z,S,P,CY,AC

CMP r (Compare Register)

(A) - (r)

The content of register r is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = (r). The CY flag is set to 1 if (A) < (r).

1	0	1	1	1	S	s	S

Addressing: register Flags: Z,S,P,CY,AC

CMP M (Compare memory) (A) - ((H) (L))

The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The con-



dition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = ((H) (L)). The CY flag is set to 1 if (A) < ((H) (L)).

	1	0	1	Ι	1	1	1	1	1	Т	1	Т	0
--	---	---	---	---	---	---	---	---	---	---	---	---	---

Addressing: reg. indirect Flags: Z,S,P,CY,AC

CPI data (Compare immediate)

(A) - (byte 2)

The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to 1 if (A) = (byte 2). The CY flag is set to 1 if (A) < (byte 2).

1	I	1	Т	1	Т	1	Т	1	Τ	1	Τ	1	Т	0
data														

Addressing: immediate Flags: Z,S,P,CY,AC

RLC (Rotate left)

 $(An+1) \leftarrow (An); (A_0) \leftarrow (A_7)$ (C) $\leftarrow (A_7)$

The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY flag is affected.

Flags:

RRC (Rotate right)

 $(An) \leftarrow (An-1); (A_7) \leftarrow (A_0)$ (CY) \leftarrow (A_0)

CY

The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position. Only the CY flag is affected.

0 0 0 0 0 1 1 1 1 1

Flags:

RAL (Rotate left through carry)

CY

 $(An+1) \leftarrow (An); (CY) \leftarrow (A_7)$ $(A_0) \leftarrow (CY)$

The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Only the CY flag is affected.

0	0		1	0	1	1
1 .	0	0		0		

Flags: CY

RAR (Rotate right through carry)

 $(An) \leftarrow (An+1); (CY) \leftarrow (A_0)$ $(A_7) \leftarrow (CY)$

The content of the accumulator is rotated right one position through the CY flag. The high order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. Only the CY flag is affected.

	_		_		-		_						_		_
0	I	0	I	0	I	1	I	1	1	1	1	1		1	

CY

Flags:

CMA (Complement accumulator) (A) \leftarrow (A)

The contents of the accumulator are complemented (zero bits become 1, one bits become 0). No flags are affected.

1.1
1 1

Flags: none

CMC (Complement carry)

CY

(CY) ← (CY)

The CY flag is complemented. No other flags are affected.

0	0	T 1	1	1	1	1	1

Flags:

STC (Set carry)

(Cy) ← 1

The CY flag is set to 1. No other flags are affected.

0	0 1	1		10	1	1	I 1
Flags:		c	CY				

Branch Group

This group of instructions alters normal sequential program flow.

Condition flags are not affected by any instruction in this group.

The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:

CONDITION	ccc
NZ — not zero (Z = 0)	000
Z — zero (Z = 1)	001
NC — no carry (CY = 0)	010
C — carry (CY = 1)	011
PO — parity odd (P = 0)	100
PE — parity even (P = 1)	101
P — plus (S = 0)	110
M — minus (S = 1)	111

JMP addr (Jump)

(PC) ← (byte 3) (byte 2) Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

1	I	1	Т	0	T	0	Ι	0	Т	0	Т	1	Ι	1
				I	٥w	/-01	de	er a	dc	lr				
				h	ig	h-o	rd	er a	ad	dr				

Addressing: immediate Flags: none

Jcondition addr (Conditional jump) If (CCC),

(PC) ← (byte 3) (byte 2)

If the specified condition is true, control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction; otherwise, control continues sequentially.

1 I	1	c I	С	С	0	1	0
		lo	w-orc	der ac	ldr		
		hig	gh-or	der a	ddr		

Addressing: immediate Flags: none

CALL addr (Call)

((SP) - 1) ← (PCH)

((SP) - 2) ← (PCL) (SP) ← (SP) - 2

(PC) ← (byte 3) (byte 2)

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

1	I	1	Т	0	T	0	I	1	Т	1	Т	0	T	1
				1	ov	/-01	rde	er a	Idc	ir				
				h	ig	h-o	rd	er a	ado	dr				

Addressing: immediate/reg. indirect Flags: none

Ccondition addr (Condition call) If (CCC),

((SP) - 1) ← (PCH)

((SP) - 2) ← (PCL)

((SP) ← (SP) - 2

 $(PC) \leftarrow (byte 3) (byte 2)$

If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially.

1 1 1	c c c	1	0	0
	low-order ad	ldr		
	high-order ad	ddr		

Addressing: immediate/reg. indirect Flags: none

RET (Return)

 $(PCL) \leftarrow ((SP));$ $(PCH) \leftarrow ((SP) + 1);$ $(SP) \leftarrow (SP) + 2;$ The content of the memory location whose

address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose



address is one more than the content of register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.

					<u> </u>	1 4
1 1	' 1	• 0 •	יטי	יטי	' U	· 1

Addressing: reg. indirect Flags: none

Rcondition (Conditional return)

If (CCC), $(PCL) \leftarrow ((SP))$ $(PCH) \leftarrow ((SP) + 1)$ $(SP) \leftarrow (SP) + 2$ If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control continues sequentially

sequentia	lity.			
1 1	C C	C 0	10	0

Addressing: reg. indirect Flags: none

RST n (Restart)

 $\begin{array}{l} ((SP) - 1) \leftarrow (PCH) \\ ((SP) - 2) \leftarrow (PCL) \\ (SP) \leftarrow (SP) - 2 \\ (PC) \leftarrow 8 \bullet (NNN) \end{array}$

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred to the instruction whose address is eight times the content of NNN.

	11	1	Ν	Ν	N	1	1	1
--	----	---	---	---	---	---	---	---

Addressing: reg. indirect Flags: none

1514131211109876543210


00000000000000000

Program Counter After Restart

PCHL (Jump H and L indirect-move H and L to PC)

(PCH) ← (H) (PCL) ← (L)

The content of register H is moved to the high-order eight bits of register PC. The content of register L is moved to the low-order eight bits of register PC.



Addressing: register Flags: none

Stack, I/O, and Machine Control Group

This group of instructions performs I/O, manipulates the Stack, and alters internal control flags.

Unless otherwise specified, condition flags are not affected by any instructions in this group.

PUSH rp (Push)

((SP) - 1) ← (rh) ((SP) - 2) ← (rl) (SP) ← (SP) - 2

The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP. The content of register SP. The content of register SP is decremented by 2. Note: Register pair rp=SP may not be specified.

1 1	R	Р	0	1	1 ₀	1

Flags: none

Addressing: reg. indirect

PUSH PSW (Push processor status word)

 $\begin{array}{l} ((SP) - 1) \leftarrow (A) \\ ((SP) - 2)_0 \leftarrow (CY), \ ((SP) - 2)_1 \leftarrow 1 \\ ((SP) - 2)_2 \leftarrow (P), \ ((SP) - 2)_3 \leftarrow 0 \\ ((SP) - 2)_4 \leftarrow (AC), \ ((SP) - 2)_5 \leftarrow 0 \\ ((SP) - 2)_6 \leftarrow (Z), \ ((SP) - 2)_7 \leftarrow (S) \\ (SP) \leftarrow (SP) - 2 \end{array}$

The content of register A is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.

	_														_
1	I	1	1	1	1	1	I	0	ł	1	I	0	I	1	
															-

Addr Flags		0	eg. in one	direct				
			FLAG	WOF	RD			
D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	
S	Z	0	AC	0	Р	1	CY	

POP rp (Pop)

 $(rI) \leftarrow ((SP))$ (rh) \leftarrow ((SP) + 1) (SP) \leftarrow (SP) + 2

The content of the memory location, whose address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory location, whose address is one more than the content of register SP, is moved to the high-order register of register pair rp. The content of register SP is incremented by 2. Note: Register pair rp = SP may not be specified.

|--|

Addressing: reg. indirect Flags: none

POP PSW (Pop processor status word)

 $\begin{array}{l} (CY) \leftarrow ((SP))_{0} \\ (P) \leftarrow ((SP))_{2} \\ (AC) \leftarrow ((SP))_{4} \\ (Z) \leftarrow ((SP))_{6} \\ (S) \leftarrow ((SP))_{7} \\ (A) \leftarrow ((SP) + 1) \\ (SP) \leftarrow (SP) + 2 \end{array}$

The content of the memory location whose address is specified by the content of register SP is used to restore the condition flags. The content of the memory location whose address is one more than the content of register SP is moved to register A. The content of register SP is incremented by 2.

Addressing: reg. indirect Flags: Z,S,P,CY,AC

XTHL (Exchange stack top with H and L)

 $\begin{array}{rrr} (\mathsf{L}) & \leftrightarrow & ((\mathsf{SP})) \\ (\mathsf{H}) & \leftrightarrow & ((\mathsf{SP}) + 1) \end{array}$

The content of the L register is exchanged with the content of the memory location whose address is specified by the content of register SP. The content of the H register is exchanged with the content of the memory location whose address is one more than the content of register SP.


									 	_			-
[[]]]]]]]]]]]]]]]]]]	1 4					~		~	~	1			Т
	1 1	• 1	•	1	•	0	•	U	0		1	1	
	L								-				

Addressing: reg. indirect Flags: none

SPHL (Move HL to SP)

(SP) ← (H) (L)

The contents of registers H and L (16 bits) are moved to register SP.



Flags: none

IN port (Input)

(A) ← (data)

The data placed on the eight bit bidirectional data bus by the specified port is moved to register A.

					_						_		_	
1	I	1	I	0	I.	1		1	1	0	I.	1	I	1
						-	00	rt						

Addressing: direct Flags: none

OUT port (Output)

(data) ← (A)

The content of register A is placed on the eight bit bidirectional data bus for transmission to the specified port.

1	Τ	1	Т	0	Ι	1	Τ 0	Т	0	1	1	Ι	1
						p	ort						

Addressing: direct Flags: none

EI (Enable interrupts)

The interrupt system is enabled following the execution of the next instruction.

|--|

Flags: none

DI (Disable interrupts)

The interrupt system is disabled immediately following the execution of the DI instruction.

1 1	1	1	10	0	1	1

Flags: none

HLT (Halt)

The processor is stopped. The registers and flags are unaffected.

	0		1		1	Т	1	Т	0	Т	1	Т	1	1	0
--	---	--	---	--	---	---	---	---	---	---	---	---	---	---	---

Flags: none

NOP (No op)

No operation is performed. The registers and flags are unaffected.

0	Γ	0	T	0	0	1	0	T	0		0	0	
										_		 	_

Flags: none

MUL (multiply)

Setup Conditions Multiplier in A Register Multiplicand in B Register

Resultant Conditions

16-bit result in B and C Registers (LSB in C) Carry Flag (CY) contains MSB of result Half Carry Flag (HC) is indeterminate

1	1	T	1	Т	0	Т	1	1	1	Τ	0	1	
			_			_						 	

Flags: CY = MSB of result HC = Indeterminate

DIV (divide)

Setup Conditions

Divisor in A Register Dividend in C Register

Resultant Conditions Quotient in C Register Remainder in B Register Divisor in A Register (Unchanged) Carry Flag (CY) contains LSB of quotient Half Carry Flag (HC) contains 1

11	1	1	Τ1	1	1	0	1

Flags: CY = LSB of quotient HC = 1

		_			лст				_			_					co		
MNEMONIC	DESCRIPTION	D,	D ₆	D ₅	D ₄	D ₃	D ₂	D,	Do	MNEMONIC	DESCRIPTION	D7	D ₆	D ₅	D₄	D ₃	D ₂	D ₁	D ,
MOVr1	Move register to register	0	1	D	D	D	s	S	s	RET	Return	1	1	0	0	1	0	0	1
MOV M,r	Move register to memory	0	1	1	1	0	s	s	S	RC	Return on carry	1	1	0	1	1	0	0	0
MOV r,M	Move memory to register	0	1	D	D	D	1	1	0	RNC	Return on no carry	1	1	0	1	0	0	0	C
MOV r,M	Move memory to register	0	1	D	D	D	1	1	0	RZ	Return on zero	1	1	0	0	1	0	0	(
HLT	Halt	0	1	1	1	0	1	1	0	RNZ	Return on no zero	1	1	0	0	0	0	0	(
MVI r	Move immediate register	0	0	D	D	D	1	1	0	RP	Return on positive	1	1	1	1	Ó	Ō	0	4
MVIM	Move immediate memory	0	0	1	1	0	1	1	0	RM	Return on minus	1	1	1	1	1	0	0	(
INR r	Increment register	0	0	D	D	D	1	Ó	0	RPE	Return on parity even	1	1	1	0	1	ō	0	(
DCR r	Decrement register	0	õ	D	D	D	1	0	1	RPO	Return on parity odd	1	1	1	0	0	ō	0	Ċ
INR M	Increment memory	0	ō	1	1	0	1	ō	0	RST	Restart	1	1	Å	Ă	Ă	1	1	
DCR M	Decrement memory	0	ō	1	1	0	1	ō	1	IN	Input	1	1	0	1	1	0	1	
ADD r	Add register to A	1	ō	0	, 0	0	s	š	s	OUT	Output	1	1	ō	1	ò	ō	1	
ADC r	Add register to A with carry	1	0	õ	õ	1	s	s	s	LXIB	Load immediate register	'		0		Ŭ	U		
SUB r	Subtract register from A	1	ō	0	1	ò	s	s	s		Pair B & C	0	0	0	0	0	0	0	
SBB r	Subtract register from A		0	0		0	3	3	3	LXID		U	U	U	U	U	U	U	
3001	with borrow	1	0	0	1	1	s	s	s		Load immediate register	~	~	~		~	~	~	
A NI A		•	-			0	S	S	S		Pair D & E	0	0	0	1	0	0	0	
ANA r XRA r	And register with A	1	0 0	1	0 0	1	S	S	S S	LXIH	Load immediate register	~	~		~	~	~	~	
	Exclusive Or register with A		-	1	-		-			1.11.67	Pair H & L	0	0	1	0	0	0	0	
ORA r	Or register with A	1	0	1	1	0	S	S	S	LXI SP	Load immediate stack pointer	0	0	1	1	0	0	0	
CMP r	Compare register with A	1	0	1	1	1	S	S	S	PUSH B	Push register Pair B & C on stack		1	0	0	0	1	0	
ADD M	Add memory to A	1	0	0	0	0	1	1	0	PUSH D	Push register Pair D & E on stack		1	0	1	0	1	0	
ADC M	Add memory to A with carry	1	0	0	0	1	1	1	0	PUSH H	Push register Pair H & L on stack	1	1	1	0	0	1	0	
SUB M	Subtract memory from A	1	0	0	1	0	1	1	0	PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	
SBB M	Subtract memory from A									POP B	Pop register Pair B & C off stack	1	1	0	0	0	0	0	
	with borrow	1.	0	0	1	1	1	1	0	POP D	Pop register Pair D & E off stack	1	1	0	1	0	0	0	
ANA M	And memory with A	1	0	1	0	0	1	1	0	POP H	Pop register Pair H& L off stack	1	1	1	0	0	0	0	
XRA M	Exclusive Or memory with A	1	0	1	0	1	1	1	0	POP PSW	Pop A and Flags off stack	1	1	1	1	0	0	0	
ORA M	Or memory with A	1	0	1	1	0	1	1	0	STA	Store A direct	0	0	1	1	0	0	1	
СМР М	Compare memory with A	1	0	1	1	1	1	1	0	LDA	Load A direct	0	0	1	1	1	0	1	(
ADI	Add immediate to A	1	1	0	0	0	1	1	0	XCHG	Exchange D & E, H& L Registers	1	1	1	0	1	0	1	
ACI	Add immediate to A with carry	1	1	0	0	1	1	1	0	XTHL	Exchange top of stack, H & L	1	1	1	0	0	0	1	
SUI	Subtract immediate from A	1	1	0	1	0	1	1	0	SPHL	H & L to stack pointer	1	1	1	1	1	0	0	
SBI	Subtract immediate from A									PCHL	H & L to program counter	1	1	1	0	1	0	0	
	with borrow	1	1	0	1	1	1	1	0	DAD B	Add B & C to H & L	0	0	Ó	0	1	0	0	
ANI	And immediate with A	1	1	1	0	0	1	1	0	DAD D	Add D & E to H & L	õ	ō	õ	1	1	Ő	0	
XRI	Exclusive OR immediate with A	1	1	1	ō	1	1	1	õ	DAD H	Add H & L to H & L	õ	õ	1	0	1	ŏ	õ	
ORI	Or immediate with A	1	1	i	1	0	i	1	õ	DAD SP	Add stack pointer to H & L	õ	ŏ	1	1	1	õ	ŏ	-
CPI	Compare immediate with A	1	1	1	1	1	1	1	õ	STAX B	Store A indirect	ñ	õ	o	ò	ò	õ	1	(
RLC	Rotate A left	o	0	ò	ò	ò	1	1	1	STAX D	Store A indirect	õ	0	0	1	0	0	1	Ì
RRC	Rotate A right	0	0	0	0	1	1	1	1	LDAX B	Load A indirect	0	0	0	0	1	0	1	
RAL	5	0	0	0	1	0	1	1	1	1		-	0	-	-		-		
	Rotate A left through carry	0	0	0	1	1	1	1	1		Load A indirect	0	-	0	1	1	0	1	(
RAR	Rotate A right through carry	1	-		0				1	INX B	Increment B & C registers	0	0	0	0	0	0	1	
JMP	Jump unconditional	1	1	0		0	0	1	•	INX D	Increment D & E registers	0	0	0	1	0	0	1	
JC	Jump on carry	1	1	0	1	1	0	1	0	INX H	Increment H & L registers	0	0	1	0	0	0	1	
JNC	Jump on no carry	1	1	0	1	0	0	1	0	INX SP	Increment stack pointer	0	0	1	1	0	0	1	
JZ	Jump on zero	1	1	0	0	1	0	1	0	DCX B	Decrement B & C	0	0	0	0	1	0	1	
JNZ	Jump on no zero	1	1	0	0	0	0	1	0	DCX D	Decrement D & E	0	0	0	1	1	0	1	
JP	Jump on positive	1	1	1	1	0	0	1	0	DCX H	Decrement H & L	0	0	1	0	1	0	1	
JM	Jump on minus	1	1	1	1	1	0	1	0	DCX SP	Decrement stack pointer	0	0	1	1	1	0	1	
JPE	Jump on parity even	1	1	1	0	1	0	1	0	CMA	Complement A	0	0	1	0	1	1	1	
JPO	Jump on parity odd	1	1	1	0	0	0	1	0	STC	Set carry	0	0	1	1	0	1	1	
CALL	Call unconditional	1	1	0	0	1	1	0	1	CMC	Complement carry	0	0	1	1	1	1	1	
cc	Call on carry	1	1	0	1	1	1	0	0	DAA	Decimal adjust A	0	0	1	0	Ó	1	1	
CNC	Call on no carry	1	1	0	1	0	1	0	0	SHLD	Store H & L direct	õ	ō	1	0	ō	0	1	(
CZ	Call on zero	1	1	Ö	ò	1	1	õ	õ	LHLD	Load H & L direct	õ	ŏ	1	õ	1	õ	1	
CNZ	Call on no zero	1	1	Ő	0	ò	1	0	0	EI	Enable Interrupts	1	1	1	1	1	0	1	
CP	Call on positive	1	1	1	1	0	1	0	0	DI	-	1	1	•		0	0	1	
CP CM		1							0		Disable interrupts			1	1				
	Call on minus	•	1	1	1	1	1	0	-	NOP	No operation	0	0	0	0	0	0	0	1
CPE	Call on parity even	1 1	1	1	0	1 0	1	0 0	0 0		Multiply	1	1	1	0	1	1	0	
CPO	Call on parity odd			1	0	0	1	0			Divide	1	1	1	1	1	1	0	

*NOTE

DDD or SSS - 000 B - 001 C - 010 D - 011 E - 100 H - 101 L - 110 Memory - 111 A.

Table C-1 INSTRUCTION SET SUMMARY OF PROCESSOR INSTRUCTIONS

APPENDIX D S/N 3001 MCU AND S/N 3002 CPE DATA SHEETS

MICROPROGRAM CONTROL UNIT

S/N3001 N3001-I

DESCRIPTION

The N3001 MCU is 1 element of a bipolar microcomputer set. When used with the S/N3002, 54/74S182, ROM or PROM memory, a powerful microprogrammed computer can be implemented.


The 3001 MCU controls the fetch sequence of microinstructions from the microprogram memory. Functions performed by the 3001 include:

- Maintenance of microprogram address register
- Selection of next microinstruction address
- Decoding and testing of data supplied via several input buses
- Saving and testing of carry output data from the central processing (CP) array
- · Control of carry/shift input data to the CP array
- Control of microprogram interrupts

- FEATURES
- Schottky TTL process
- 45ns cycle time (typ.)
- Direct addressing of standard bipolar PROM or ROM
- 512 microinstruction addressability
 Advanced organization:
 - 9-bit microprogram address register and bus organized to address memory by row and column
 - 4-bit program latch
 - 2-flag registers
- 11 address control functions:
 - 3 jump and test latch function
 - 16 way jump and test instruction
- 8 flag control functions:
 - 4 flag input functions
 - · 4 flag output functions
- I PACKAGE PX4 40 Vcc PX7 2 19 AC0 PX6 3 38 AC1 37 AC5 PX5 4 36 L.D SX3 5 35 E R A SX2 6 34 MA8 PR2 / SX1 8 33. MA 7 32 MA6 PR1 9 5×0 10 31 MA5 30 MA4 PRO 29 MA0 FC3 12 28 MA3 FC2 13 27 MA2 FO 14 26 MA 1 FC0 15 FC1 16 25 E.N F1 17 74 AC6 ISE 18 73 AC4 CLK 19 22 AC3 GND 20 21 AC2

PIN CONFIGURATION

BLOCK DIAGRAM



N3001-I

S/N3001

PIN DESCRIPTION

PIN	SYMBOL	NAME AND FUNCTION	ТҮРЕ
1-4	$\overline{PX}_4 - \overline{PX}_7$	Primary Instruction Bus Inputs Data on the primary instruction bus is tested by the JPX function to	Active low
		determine the next microprogram address.	
5,6,8,10	$\overline{SX}_0 - \overline{SX}_3$	Secondary Instruction Bus Inputs	Active low
	0 0	Data on the secondary instruction bus is synchronously loaded into the	
		PR-latch while the data on the PX-bus is being tested (JPX). During a	
		subsequent cycle, the contents of the PR-latch may be tested by the JPR,	
		JLL, or JRL functions to determine the next microprogram address.	
7,9,11	PR ₀ -PR ₂	PR-Latch Outputs	Open Collector
		The PR-latch outputs (SX ₀ -SX ₂) are synchronously enabled by the JCE function.	
		They can be used to modify microinstructions at the outputs of the	
10.10	50 50	microprogram memory or to provide additional control lines.	
12,13	FC_0 - FC_3	Flag Logic Control Inputs	Active high
15,16		The flat logic control inputs are used to cross-switch the flags (C and Z) with the flag logic input (E)) and the flag logic subtrat (EQ)	
14	FO	with the flag logic input (FI) and the flag logic output (FO).	A ativa Jaw
14	FU	Flag Logic Output The outputs of the flags (C and Z) are multiplexed internally to form the	Active Iow Three-state
		common flag logic output. The output may also be forced to a logical	Three-state
		0 or logical 1.	
17	Fī	Flag Logic Input	Active low
		The flag logic input is demultiplexed internally and applied to the inputs	
		of the flags (C and Z). Note: The flag input data is saved in the F-latch	
		when the clock input (CLK) is low.	
18	ISE	Interrupt Strobe Enable Output	Active high
		The interrupt strobe enable output goes to logical 1 when one of the	
		JZR functions are selected (see Functional Description). It can be used	
		to provide the strobe signal required by interrupt circuits.	
19	CLK	Clock Input	
20	GND	Ground	
21-24	AC ₀ -AC ₆	Next Address Control Function Inputs	Active high
37-39		All jump functions are selected by these control lines.	
25	EN	Enable Input	
		When in the high state, the enable input enables the microprogram	
26-29	MA ₀ -MA ₃	address, PR-latch and flag outputs. Microprogram Column Address Outputs	Three-state
30-34	MA ₀ -MA ₃ MA ₄ -MA ₈	Microprogram Row Address Outputs	Three-state
35	ERA	Enable Row Address Input	Active high
00	LINK	When in the low state, the enable row address input independently	Active might
		disables the microprogram row address outputs. It can be used to facilitate	
		the implementation of priority interrupt systems.	
36	LD	Microprogram Address Load Input	Active high
		When the active high state, the microprogram address load input inhibits	
		all jump functions and synchronously loads the data on the instruction	
		buses into the microprogram address register. However, it does not inhibit	
		the operation of the PR-latch or the generation of the interrupt strobe enable.	
40	Vcc	+5 Volt supply	


THEORY OF OPERATION

The MCU controls the sequence of microinstructions in the microprogram memory. The MCU simultaneously controls 2 flipflops (C, Z) which are interactive with the carry-in and carry-out logic of an array of CPEs. The functional control of the MCU provides both unconditional jumps to new memory locations and jumps which are dependent on the state of MCU flags or the state of the "PR" latch. Each instruction has a "jump set" associated with it. This "jump set" is the total group of memory locations which can be addressed by that instruction. The MCU utilizes a two-dimensional addressing scheme in the microprogram memory. Microprogram memory is organized as 32 rows and 16 columns for a total of 512 words. Word length is variable according to application. Address is accomplished by a 9-bit address organized as a 5-bit row and 4bit column address.

signetics

S/N3001

N3001-I



FUNCTIONAL DESCRIPTION

The following is a description of each of the eleven address control functions. The symbols shown below are used to specify row and column addresses.

SYMBOL	MEANING
row _n	5-bit next row address where n is the decimal row address.
col _n	4-bit next column address where n is the decimal column address.

Unconditional Address Control (Jump) Functions

The jump functions use the current microprogram address (i.e., the contents of the microprogram address register prior to the rising edge of the clock) and several bits from the address control inputs (AC0-AC6) to generate the next microprogram address.

Flag Conditional Address Control (Jump Test) Functions

The jump/test flag functions use the current microprogram address, the contents of the selected flag or latch, and several bits from the address control function to generate the next microprogram address.

JUMP FUNCTION TABLE

MNEMONIC	FUNCTION DESCRIPTION							
JCC	Jump in current column. AC_0 - AC_4 are used to select 1 of 32 row addresses in the current column, specified by MA_0 - MA_3 , as the next address.							
JZR	Jump to zero row. AC_0 - AC_3 are used to select 1 of 16 column addresses in row ₀ , as the next address.							
JCR	Jump in current row. AC_0 - AC_3 are used to select 1 of 16 addresses in the current row, specified by MA_4 - MA_8 , as the next address.							
JCE	Jump in current column/row group and enable PR-latch outputs. AC_0 - AC_2 are used to select 1 of 8 row addresses in the current row group, specified by MA_7 - MA_8 , as the next row address. The current column is specified by MA_0 - MA_3 . The PR-latch outputs are asynchronously enabled.							

JUMP/TEST FUNCTION TABLE

MNEMONIC	FUNCTION DESCRIPTION
JFL	Jump/test F-latch. AC_0 - AC_3 are used to select 1 of 16 row addresses in the current row group, specified by MA ₈ , as the next row address. If the current column group, specified by MA ₃ , is col ₀ -col ₇ , the F-latch is used to select col ₂ or col ₃ as the next column address. If MA ₃ specifies column group col ₈ -col ₁₅ , the F-latch is used to select col ₁₀ or col ₁₁ as the next column address.
JCF	Jump/test C-flag. AC_0 - AC_2 are used to select 1 of 8 row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. If the current column group specified by MA_3 is col_0 - col_7 , the C-flag is used to select col_2 or col_3 as the next column address. If MA_3 specifies column group col_8 - col_{15} , the C-flag is used to select col_{10} or col_{11} as the next column address.
JZF	Jump/test Z-flag. Identical to the JCF function described above, except that the Z-flag, rather than the C-flag, is used to select the next column address.
JPR	Jump/test PR-latch. AC_0 - AC_2 are used to select 1 of 8 row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. The 4 PR-latch bits are used to select 1 of 16 possible column addresses as the next column address.
JLL	Jump/test leftmost PR-latch bits. AC_0-AC_2 are used to select 1 of 8 row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. PR_2 and PR_3 are used to select 1 of 4 column addresses in col ₄ through col ₇ as the next column address.
JRL	Jump/test rightmost PR-latch bits. AC_0 and AC_1 are used to select 1 of 4 high-order row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. PR_0 and PR_1 are used to select 1 of 4 possible column addresses in col_{12} through col_{16} as the next column address.
JPX	Jump/test PX-bus and load PR-latch. AC_0 and AC_1 are used to select 1 of 4 row addresses in the current row group, specified by MA_6 -MA ₈ , as the next row address. PX_4 - PX_7 are used to select 1 of 16 possible column addresses as the next column address. SX_0 - SX_3 data is locked in the PR-latch at the rising edge of the clock.



N3001-I

PX-Bus and PR-Latch Conditional Address Control (Jump/Test) Functions

The PX-bus jump/test function uses the data on the primary instruction bus (PX₄-PX₇), the current microprogram address, and several selection bits from the address control function to generate the next microprogram address. The PR-latch jump/ test functions use the data held in the PRlatch, the current microprogram address, and several selection bits from the address control function to generate the next microprogram address.

Flag Control Functions

The flag control functions of the MCU are selected by the 4 input lines designated FC₀-FC₃. Function code formats are given in "Flag Control Function summary."

The following is a detailed description of each of the 8 flag control functions.

Flag Input Control Functions

The flag input control functions select which flag or flags will be set to the current value of the flag input (FI) line.

Data on \overline{FI} is stored in the F-latch when the clock is low. The content of the F-latch is loaded into the C and/or Z flag on the rising edge of the clock.

Flag Output Control Functions

The flag output control functions select the value to which the flag output (FO) line will be forced.

FLAG CONTROL FUNCTION TABLE

MNEMONIC	FUNCTION DESCRIPTION
SCZ	Set C-flag and Z-flag to FI. The C-flag and the Z-flag are both set to the value of FI.
STZ	Set Z-flag to FI. The Z-flag is set to the value of FI. The C-flag is unaffected.
STC	Set C-flag to FI. The C-flag is set to the value of FI. The Z-flag is unaffected.
HCZ	Hold C-flag and Z-flag. The values in the C-flag and Z-flag are unaffected.

FLAG OUTPUT CONTROL FUNCTION TABLE

MNEMONIC	FUNCTION DESCRIPTION
FF0	Force FO to 0. FO is forced to the value of logical 0.
FFC	Force FO to C. FO is forced to the value of the C-flag.
FFZ	Force FO to Z. FO is forced to the value of the Z-flag.
FF1	Force FO to 1. FO is forced to the value of logical 1.

FLAG CONTROL FUNCTION SUMMARY

ТҮРЕ	MNEMONIC	DESCRIPTION	FC ₁	0
	SCZ	Set C-flag and Z-flag to f	0	0
Flag STZ		Set Z-flag to f	0	1
Input STC	STC	Set C-flag to f	1	0
	HCZ	Hold C-flag and Z-flag	1	1
ТҮРЕ	MNEMONIC	DESCRIPTION	FC ₃	2
	FF0	Force FO to 0	0	0
Flag FFC		Force FO to C-flag	1	0
Output	FFZ	Force FO to Z-flag	0	1
.	FF1	Force FO to 1	1 1	1

LOAD FUNCTION		NEXT COL							
LD	MA ₈	7	6 6	5 droce	4 Contro	MA₃ MA₃		1 mary	0
1	0	X ₃	X ₂	X ₁	Χ _ο			X ₅	X₄

f = Contents of the F-latch xn = Data on PX- or SX-bus line n (active low)

ADDRESS CONTROL FUNCTION SUMMARY

			FUNCTION						NEXT ROW				NEXT COL				
MNEMONIC	DESCRIPTION	AC ₆	5	4	3	2	1	0	MA ₈	7	6	5	4	MA ₃	2	1	0
eð JCC	Jump in current column	0	0	d₄	d ₃	d ₂	d ₁	d ₀	d ₄	d ₃	d ₂	d ₁	do	m ₃	m ₂	m ₁	mo
၀ JZR	Jump to zero row	0	1	0	d ₃	d_2	d	d	0	0	0	0	0	d ₃	d_2	d1	do
C JCR	Jump in current row	0	1	1	d ₃	d ₂	d	do	m ₈	m ₇	m ₆	m_5	m4	d ₃	d ₂	d1	do
∕ ∠JCE	Jump in column/enable	1	1	1	0	d_2	d1	do	m ₈	m ₇	d_2	d1	do	m ₃	m ₂	m ₁	m _o
🥵 JFL	Jump/test F-latch	1	0	0	d_3	d ₂	d1	do	m ₈	d ₃	d ₂	dı	do	m ₃	0	1	f
JCF	Jump/test Z-flag	1	0	1	1	d ₂	d ₁	do	m ₈	m ₇	d_2	d1	do	m ₃	0	1	с
JPR	Jump/test PR-latch	1	1	0	0	d_2	d,	do	m ₈	m ₇	d ₂	d₁	do	m ₃	0	1	z
JLL	Jump/test left PR bits	1	1	0	1	d_2	d	d	m ₈	m ₇	d_2	d₁	do	p ₃	p ₂	p ₁	p ₀
🔊 🗘 JRL	Jump/test right PR bits	1	1	1	1	1	d	d ₀	m ₈	m ₇	1	d1	do	0	1	p ₃	p ₂
3 JPX	Jump/test PX-bus	1	1	1	1	0	d	do	m ₈	m ₇	m ₆	dı	do	X7	x_6	x_5	X4

NOTE

dn = Data on address control line n

mn = Data in microprogram address register bit n

Pn = Data in PR-latch bit n

xn = Data on PX-bus line n (active low)

f,c,z = Contents of F-latch, C-flag, or Z-flag, respectively



N3001-I

k**y**ak kulu k

STROBE FUNCTIONS

The load function of the MCU is controlled by the input line designated LD. If the LD line is active high at the rising edge of the clock, the data on the primary and secondary instruction buses, PX_4 - PX_7 and SX_0 - SX_3 , is loaded into the microprogram address register. PX_4 - PX_7 are loaded into MA_0 - MA_7 and SX_0 - SX_3 are loaded into MA_4 - MA_7 . The high-order bit of the microprogram address register MA_8 is set to a logical 0. The bits from the primary instruction bus select 1 of 16 possible column addresses. Likewise, the bits from the secondary instruction bus select 1 of the first 16 row addresses.


The MCU generates an interrupt strobe enable on the output line designated ISE. The line is placed in the active high state whenever a JZR to col_{15} is selected as the address control function. Generally, the start of a macroinstruction fetch sequence is situated at row₀ and col₁₅ so the interrupt control may be enabled at the beginning of the fetch/execute cycle. The interrupt control responds to the interrupt by pulling the enable row address (ERA) input line low to override the selected next row address from the MCU. Then by gating an alternative next row address on to the row address lines of the microprogram memory, the microprogram may be forced to enter an interrupt handling routine. The alternative row address placed on the microprogram memory address lines does not alter the contents of the microprogram address register. Therefore, subsequent jump functions will utilize the row address in the register, and not the alternative row address, to determine the next microprogram address.

Note, the load function always overrides the address control function on AC_0 - AC_6 . It does not, however, override the latch enable or load sub-functions of the JCE or JPX instruction, respectively. In addition, it does not inhibit the interrupt strobe enable or any of the flag control functions.

JUMP SET DIAGRAMS

The following 10 diagrams illustrate the jump set for each of the 11 jump and jump/ test functions of the MCU. Location 341 indicated by the circled square, represents 1 current row (row_{21}) and current column (col_5) address. The dark boxes indicate the microprogram locations that may be selected by the particular function as the next address.








S/N3001

N3001-I

JUMP SET DIAGRAMS (Cont'd)



signetics

N3001 T_A = 0°C to +70°C, V_{CC} = 5.0V, \pm 5%

N3001-I

S/N3001

AC ELECTRICAL CHARACTERISTICS S3001 T_A = -55°C to +125°C, V_{CC} = $5.0V \pm 10\%$

S3001 N3001 PARAMETER Min Typ¹ Max Min Typ¹ Max UNIT Cycle Time² 60 45 95 45 ns tCY Clock Pulse Width 17 10 40 10 ns ^tPW Control and Data Input Set-Up Times: LD, AC₀-AC₆ (Set to "1"/"0") 20 3/14 20 3/14 ns t_{SF} FC₀, FC₁ 7 5 10 5 ns ^tsĸ PX₄-PX₇ (Set to "1"/"0") 4/13 ^tsx 28 4/13 35 ns FI (Set to "1"/"0") -6/10 12 -6/0 15 ns tsi SX₀-SX₃ 35 15 5 5 ns ^tSX Control and Data Input Hold Times: $t_{\mbox{HF}}$ LD, $AC_0\text{-}AC_6$ (Hold to "1"/"0") -3/-14 5 4 -3/-14 ns tHK FC₀, FC₁ 10 -5 ns 4 -5 PX₄-PX₇ (Hold to "1"/"0") 0 -4/-13 25 -4/-13 ns t_{НХ} 22 6.5/0 FI (Hold to "1"/"0") 16 6.5/0 ns t_{HI} t_{HX} SX₀-SX₃ 25 -5 ns 0 -5 17/24 ^tco Propagation Delay from Clock Input (CLK) to Outputs 17/24 36 10 45 ns (mA₀-mA₈, FO) (tPHL/tPLH) Propagation Delay from Control Inputs FC2 and FC3 to Flag 13 50 tко 13 24 ns Out (FO) t_{FO} Propagation Delay from Control Inputs AC₀-AC₆ to Latch 21 32 21 50 ns Outputs (PR₀-PR₂) Propagation Delay from Enable Inputs EN and ERA to 17 26 17 35 ns ^tEO Outputs (mA₀-mA₈, FO, PR₀-PR₂) Propagation Delay from Control Inputs AC0-AC6 to 32 20 40 ns 20 t_{FI} Interrupt Strobe Enable Output (ISE)

NOTE


1. Typical values are for TA = 25°C and 5.0 supply voltage.

2. S3001: tCY = tWP + tSF + tCO

N3001-I

S/N3001

VOLTAGE WAVEFORMS



CENTRAL PROCESSING ELEMENT

S/N3002

S3002-I • N3002-XL,I


DESCRIPTION

The N3002 Central Processing Element (CPE) is one part of a bipolar microcomputer set. The N3002 is organized as a 2-bit slice and performs the logical and arithmetic functions required by microinstructions. A system with any number of bits in a data word can be implemented by using multiple N3002s, the N3001 microcomputer control unit, the N74S182 carry look-ahead unit and ROM or PROM memory.

FEATURES


- 45ns cycle time (typ)
- Easy expansion to multiple of 2 bits
- 11 general purpose registers
- Full function accumulator
- Useful functions include:
 - 2's complement arithmetic
 - Logical AND, OR, NOT, exclusive-NOR
 - Increment, decrement
 - Shift left/shift right
 - Bit testing and zero detection
 - Carry look-ahead generation
 - Masking via K-bus
 - Conditioned clocking allowing nondestructive testing of data in accumulator and scratchpad
- 3 input buses
- 2 output buses
- Control bus

FUNCTION TRUTH TABLE




REGISTER GROUP	REGISTER	F3	F ₂	F,	Fo
	R ₀	0	0	0	0
	R ₁	0	0	0	1
	R ₂	0	0	1	0
	R ₃	0	0	1	1
	R_4	0.	1	0	0
1	R ₅	0	1	0	1
I	R ₆	0	1	1	0
	R ₇	0	1	1	1
	R ₈	1	0	0	0
	R ₉	1	0	0	1
	Т	1	1	0	0
	AC	1	1	0	1
11	Т	1	0	1	0
	AC	1	0	1	1
	Т	1	1	1	0
111	AC	1	1	1	1

PIN CONFIGURATION







S/N3002

S3002-I • N3002-XL,I

PIN DESCRIPTION

PIN	SYMBOL	NAME AND FUNCTION	ТҮРЕ
1, 2	$\overline{I_0} - \overline{I_1}$	External Bus Inputs	Active low
,		The external bus inputs provide a separate input port for external input devices.	1
3, 4	$\overline{K}_{0}-\overline{K}_{1}$	Mask Bus Inputs	Active low
		The mask bus inputs provide a separate input port from the microprogram memory,	
		to allow mask or constant entry.	
5, 6	X, Y	Standard Carry Look-Ahead Cascade Outputs	Active high
		The cascade outputs allow high speed arithmetic operations to be performed when they	
		are used in conjunction with the 74S182 Look-Ahead Carry Generator	
7	CO	Ripple Carry Out	Active low
		The ripple carry output is only disabled during shift right operations.	Three-state
8	RO	Shift Right Output	Active low
		The shift right output is only enabled during shift right operations.	Three-state
9	LT	Shift Right Input	Active low
10	CI	Carry Input	Active low
11	ĒĀ	Memory Address Enable Input	Active low
		When in the low state, the memory address enable input enables the memory	1
		address outputs (A ₀ -A ₁).	
12-13	$\overline{A_0} - \overline{A_1}$	Memory Address Bus Outputs	Active low
		The memory address bus outputs are the buffered outputs of the memory	Three-state
		address register (MAR).	
14	GND	Ground	
14-17,	F ₀ -F ₆	Micro-Function Bus Inputs	Active high
24-27		The micro-function bus inputs control ALU function and register selection.	
18	CLK	Clock Input	
19-20	$\overline{D_0}$ - $\overline{D_1}$	Memory Data Bus Outputs	Active low
		The memory data bus outputs are the buffered outputs of the full function	Three-state
04.00		accumulator register (AC).	
21-22	$\overline{M_0}$ - $\overline{M_1}$	Memory Data Bus Inputs	Active low
00		The memory data bus inputs provide a separate input port for memory data.	
23	ED	Memory Data Enable Input	Active low
		When in the low state, the memory data enable input enables the memory	
00		data outputs (D ₀ -D ₁).	
28		+5 Volt Supply	

SYSTEM DESCRIPTION

Microfunction Decoder and K-Bus

Basic microfunctions are controlled by a 7bit bus (F_0 - F_6) which is organized into 2 groups. The higher 3 bits (F_4 - F_6) are designated as F-Group and the lower 4 bits (F_0 - F_3) are designated as the R-Group. The F-Group specifies the type of operation to be performed and the R-Group specifies the registers involved.

The F-Bus instructs the microfunction decoder to:

- Select ALU functions to be performed
- Generate scratchpad register address
- Control A and B multiplexer

The resulting microfunction action can be: • Data transfer

- Shift operations
- Increment and decrement
- Initialize stack
- Test for zero conditions
- 2's complement addition and subtraction
- Bit masking
- Maintain program counter

A and B Multiplexers

A and B multiplexers select the proper 2 operands to the ALU.

A multiplexer selects inputs from one of the following:

- M-bus (data from main memory)
- Scratchpad registers
- Accumulator

B multiplexer selects inputs from one of the following:

- I-bus (data from external I/O devices)
- Accumulator
- K-bus (literal or masking information from micro-program memory)

Scratchpad Registers

- Contains 11 registers (R₀-R₉, T)
- Scratchpad register outputs are multiplexed to the ALU via the A multiplexer
- Used to store intermediate results from arithmetic/logic operations
- Can be used as program counter

Arithmetic/Logic Unit (ALU)

The ALU performs the arithmetic and logic operations of the CPE.

Arithmetic operations are:

- 2's complement addition
- Incrementing
- Decrementing
- Shift left
- Shift right

Logical operations are:

- Transfer
- AND
- Inclusive-OR
- Exclusive-NOR
- Logic complement

ALU operation results are then stored in the accumulator and/or scratchpad registers. For easy expansion to larger arrays, carry look-ahead outputs (X and Y) and cascading shift inputs (LI, RO) are provided.



syn rinn

Accumulator

- Stores results from ALU operations
- The output of accumulator is multiplexed into ALU via the A and B multiplexer as one of the operands

Input Buses

- M-bus: Data bus from main memory
- Accepts 2 bits of data from main memory into CPE
- Is multiplexed into the ALU via the A multiplexer

I-bus: Data bus from input/output devices

- Accepts 2 bits of data from external input/output devices into CPE
- Is multiplexed into the ALU via the B multiplexer
- K-bus: A special feature of the N3002 CPE
- During arithmetic operations, the K-bus can be used to **mask** portions of the field being operated on
- Select or remove accumulator from operation by placing K-bus in all "1" or all "0" state respectively
- During non-arithmetic operation, the carry circuit can be used in conjunction with the K-bus for word-wise-OR operation for bit testing
- · Supply literal or constant data to CPE

Output Buses

A-bus and Memory Address Register

- Main memory address is stored in the memory address register (MAR)
- Main memory is addressed via the A-bus
- MAR and A-bus may also be used to generate device address when executing I/OO instrucinstructions
- A-bus has Tri-State outputs

D-bus: Data bus from CPE to main memory or to I/O devices

- Sends buffered accumulator outputs to main memory or the external I/O devices
- D-bus has Tri-State outputs

FUNCT	ION DES	SCRIP	TION		
F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
0	I	XX		$R_n + (AC \land K) + CI \rightarrow R_n, AC$	Logically AND AC with the K-bus. Add the result to R_n and carry input (CI). Deposit the sum in AC and R_n .
		00	ILR	R _n + Cl → R ,AC	Conditionally increment R_n and load the result in AC. Used to load AC from R_n or to increment R_n and load a copy of the result in AC.
		11	ALR	AC + R _n + Cl → R _n , AC	Add AC and CI to R_n and load the result in AC. Used to add AC to a register. If R_n is AC, then AC is shifted left one bit position.
0	11	хх	_	M + (AC ∧ K) + CI → AT	Logically AND AC with the K-bus. Add the result to CI and the M-bus. Deposit the sum in AC or T.
		00	АСМ	M + CI → AT	Add CI to M-bus. Load the result in AC or T, as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register.
		11	AMA	M + AC + CI → AT	Add the M-bus to AC and CI, and load the result in AC or T, as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register.
0	111	XX	_	$\begin{array}{l} AT_{L} \land (\overline{I_{L} \land K_{L}}) \to RO \\ LI & \sim [(I_{H} \land K_{H}) \land AT_{H}] \to AT_{H} \\ [AT_{L} \land (I_{L} \land K_{L})] \\ [AT_{H} \lor (I_{H} \land K_{H})] \to AT_{L} \end{array}$	None
		00	SRA	ATL → RO ATH → ATL LI → ATH	Shift AC or T, as specified, right one bit position. Place the previous low order bit value on RO and fill the high order bit from the data on LI. Used to shift or rotate AC or T right one bit.
1	1	XX	-	K∨R _n → MAR R _n + K + CI → R _n	Logically OR R_n with the K-bus. Deposit the result in MAR. Add the K-bus to Rn and CI. Deposit the result in R _n .
		00	LMI	Rn→MAR, Rn+Cl→Rn	Load MAR from R _n . Conditionally increment R _n . Used to maintain a macro-instruction program counter.
		11	DSM	11 → MAR, Rn – 1 + Cl → Rn	Set MAR to all ones. Conditionally decrement R _n by one. Used to force MAR to its highest address and to decrement Rn.
1	II	ХХ		KVM → MAR M + K + CI → AT	Logically OR the M-bus with the K-Bus. Deposit the result in MAR. Add the K-bus to the M-bus and CI. Deposit the sum in AC or T.
		00	LMM	M → MAR, M + CI → AT	Load MAR from the M-bus. Add CI to the M-bus. Deposit the result in AC or T. Used to load the address register with memory data for macro-instructions using indirect addressing.
		11	LDM	11 → MAR M – 1 + CI → AT	Set MAR to all ones. Subtract one from the M-bus. Add CI to the difference and deposit the result in AC or T, as specified. Used to load decremented memory data in AC or T.

S/N3002

S3002-I • N3002-XL,I

FUNCTION DESCRIPTION (Cont'd)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
1	111	XX		(ĀT ∨ K) + (AT ∧ K) + CI → AT	Logically OR the K-bus with the complement of AC or T, as specified. Add the result to the logical AND of specified register with the K-bus. Add the sum to CI. Deposit the result in the specified register.
		00	CIA	AT + CI → AT	Add CI to the complement of AC or T, as specified. Deposit the result in the specified register. Used to form the 1's or 2's complement of AC or T.
		11	DCA	AT – 1 + CI → AT	Subtract one from AC or T, as specified. Add CI to the difference and deposit the sum in the specified register. Used to decrement AC or T.
2	1	ХХ	_	(AC ∧ K) – 1 + CI → R _n	Logically AND the K-bus with AC. Subtract one from the result and add the difference to CI. Deposit the sum in R_n .
		00	CSR	CI – 1 → R _n (See Note 1)	Subtract one from CI and deposit the difference in Rn. Used to conditionally clear or set R $_{\rm D}$ to all 0's or 1's, respectively.
		11	SDR	AC - 1 + CI → R _n (See Note 1)	Subtract one from AC and add the difference to CI. Deposit the sum in R_n . Used to store AC in R_n or to store the decremented value of AC in R_n .
2	11	xx		(AC ∧ K) – 1 + CI → AT (See Note 1)	Logically AND the K-bus with AC. Subtract one from the result and add the difference to CI. Deposit the sum in AC or T, as specified.
		00	CSA	CI – 1 → AT (See Note 1)	Subtract one from CI and deposit the difference in AC or T. Used to conditionally clear or set AC or T.
		11	SDA	AC – 1 + CI → AT (See Note 1)	Subtract one from AC and add the difference to CI. Deposit the sum in AC or T. Used to store AC in T, or decrement AC, or store the decremented value of AC in T.
2	111	XX		(I ∧ K) – 1 + CI → AT (See Note 1)	Logically AND the data of the K-bus with the data on the I- bus. Subtract one from the result and add the difference to CI. Deposit the sum in AC or T, as specified.
		00	CSA	CI – 1 → AT	Subtract one from CI and deposit the difference in AC or T. Used to conditionally clear or set AC or T.
		11	LDI	I - 1 + CI → AT	Subtract one from the data on the I-bus and add the differ- ence to CI. Deposit the sum in AC or T, as specified. Used to load input bus data or decremented input bus data in the specified register.
3	1	хх	-	R _n + (AC ∧ K) + CI → R _n	Logically AND AC with the K-bus. Add R_n and CI to the result. Deposit the sum in R_n .
		00	INR	R _n + Cl → R _n	Add CI to R_n and deposit the sum in R_n . Used to increment
		11	ADR	AC + R _n + CI → R _n	R_n . Add AC to R_n . Add the result to CI and deposit the sum in R_n . Used to add the accumulator to a register or to add the incremented value of the accumulator to a register.
3	11	XX	-	M + (AC ∧ K) + CI → AT	Logically AND AC with the K-bus. Add the result to CI and the M-bus. Deposit the sum in AC or T.
		00	АСМ	M + CI → AT	Add CI to M-bus. Load the result in AC or T, as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register.
		11	АМА	M + AC + CI → AT	Add the M-bus to AC and CI, and load the result in AC or T, as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register.

S/N3002 S3002-1 • N3002-XL,1

FUNCTION DESCRIPTION (Cont'd)

					• · · · · · · · · · · · · · · · · · · ·
F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
3	111	хх		AT + (I ∧ K) + CI → AT	Logically AND the K-bus with the I-bus. Add CI and the contents of AC or T, as specified, to the result. Deposit the sum in the specified register.
		00	INA	AT + CI → AT	Conditionally increment AC or T. Used to increment AC or T.
		11	AIA	I + AT + CI → AT	Add the I-bus to AC or T. Add CI to the result and deposit the sum in the specified register. Used to add input data or incremented input data to the specified register.
4	I	ХХ		CI ∨ (R _n ∧ AC ∧ K) → CO R _n ∧ (AC ∧ K) → R _n	Logically AND the K-bus with AC. Logically AND the result with the contents of R_n . Deposit the final result in R_n . Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on the carry output (CO) line.
		00	CLR	CI → CO, O → R _n	Clear R_{N} to all O's. Force CO to CI. Used to clear a register and force CO to CI.
		11	ANR	$ \begin{array}{c} CI \lor (R_n \land AC) \to CO \\ R_n \land AC \to R_n \end{array} $	Logically AND AC with R_n . Deposit the result in R_n . Force CO to one if the result is non-zero. Used to AND the accumulator with a register and test for a zero result.
4	11	XX		$\begin{array}{l} CI \lor (M \land AC \land K) \to CO \\ M \land (AC \land K) \to AT \end{array}$	Logically AND the K-bus with AC. Logically AND the result with the M-bus. Deposit the final result in AC or T. Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on CO.
		00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	ANM	CI ∨ (M ∧ AC) → CO M ∧ AC → AT	Logically AND the M-bus with AC. Deposit the result in AC or T. Force CO to one if the result is non-zero. Used to AND M- bus data to the accumulator and test for a zero result.
4	111	XX	_	CI ∨ (AT ∧ 1 ∧ K) → CO AT ∧ (I ∧ K) → AT	Logically AND the I-bus with the K-bus. Logically AND the result with AC or T. Deposit the final result in the specified register. Logically OR CI with the word-wise OR of the final result. Place the value of the carry OR on CO.
	-	00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	ANI	CI ∨ (AT ∧ I) → CO AT ∧ 1 → AT	Logically AND the I-bus with AC or T, as specified. Deposit the result in the specified register. Force CO to one if the result is non-zero. Used to AND the I-bus to the accumulator and test for a zero result.
5	I	хх		$ \begin{array}{c} CI \lor (R_n \land K) \to CO \\ K \land R_n \to R_n \end{array} $	Logically AND the K-bus with R_n. Deposit the result in Rn. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
		00	CLR	$CI \rightarrow CO, O \rightarrow R_n$	Clear Rn to all O's. Force CO to CI. Used to clear a register and force CO to CI.
		11	TZR	CI ∨ R _n → CO R _n → R _n	Force CO to one if Rn is non-zero. Used to test a register for zero. Also used to AND K-bus data with a register for masking and, optionally, testing for a zero result.
5	11	xx	_	$\begin{array}{c} CI \lor (M \land K) \to CO \\ K \land M \to AT \end{array}$	Logically AND the K-bus with the M-bus. Deposit the result in AC or T, as specified. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
		00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	LTM	CI ∨ M → CO M → AT	Load AC or T, as specified, from the M-bus. Force CO to one if the result is non-zero. Used to load the specified register from memory and test for a zero result. Also used to AND the K-bus with the M-bus for masking and, optionally, testing for a zero result.



S/N3002

S3002-I • N3002-XL,I

FUNCTION DESCRIPTION (Cont'd)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
5	111	xx	-	CI ∨ (AT ∧ K) → CO K ∧ AT → AT	Logically AND the K-bus with AC or T, as specified. Deposit the result in the specified register. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
		00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	TZA	CI ∨ AT → CO AT → AT	Force CO to one if AC or T, as specified, is non-zero. Used to test the specified register for zero. Also used to AND the K- bus to the specified register for masking and, optionally, testing for a zero result.
6	I	XX	-	$CI \lor (AC \land K) \rightarrow CO$ $R_n \lor (AC \land K) \rightarrow R_n$	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus. Place the result of the carry OR on CO. Logically OR R_n with the logical AND of AC and the K-bus. Deposit the result in R_n .
		00	NOP	CI → CO, R _n → R _n	Force CO to CI. Used as a null operation or to force CO to CI.
		11	ORR	$CI \lor AC \rightarrow CO$ $R_n \lor AC \rightarrow R_n$	Force CO to one if AC is non-zero. Logically OR AC with R _n . Deposit the result in R _n . Used to OR the accumulator to a register and, optionally, test the previous accumulator value for zero.
6	I	xx	_	CI ∨ (AC ∧ K) → CO M ∨ (AC ∧ K) → AT	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus. Place the carry OR on CO. Logically OR the M-bus, with the logical AND of AC and the K-bus. Deposit the final result in AC or T.
		00	LMF	CI → CO, M → AT	Load AC or T, as specified, from the M-bus. Force CO to CI. Used to load the specified register with memory data and force CO to CI.
		11	ORM	$CI \lor AC \rightarrow CO$ $M \lor AC \rightarrow AT$	Force CO to one if AC is non-zero. Logically OR the M-bus with AC. Deposit the result in AC or T, as specified. Used to OR M-bus with the AC and, optionally, test the previous value of AC for zero.
6	111	ХХ		CI ∨ (I ∧ K) → CO AT ∨ (I ∧ I) → AT	Logical OR CI with the word-wise OR of the logical AND of the I-bus and the K-bus. Place the carry OR on CO. Logically AND the K-bus with the I-bus. Logically OR the result with AC or T, as specified. Deposit the final result in the specified register.
		00	NOP	CI → CO, AT → AT	Force CO to CI. Used as a null operation or to force CO to CI.
		11	ORI	CI ∨ I → CO I ∨ AT → AT	Force CO to one if the data on the I-bus is non-zero. Logically OR the I-bus to AC or T, as specified. Deposit the result in the specified register. Used to OR I-bus data with the specified register and, optionally, test the I-bus data for zero.
7	I	хх		CI ∨ (R _n ∧ AC ∧ K) → CO R _n ⊕ (AC ∧ K) → R _n	Logically OR CI with the word-wise OR of the logical AND of R_n and AC and the K-bus. Place the carry OR on CO. Logically AND the K-bus with AC. Exclusive-NOR the result with R_n . Deposit the final result in R_n .
		00	CMR	CI → CO, Rn → Rn	Complement the contents of R _n . Force CO to CI.
		11	XNR	CI ∨ ($R_n \land AC$) → CO $R_n \oplus AC \to R_n$	Force CO to one if the logical AND of AC and Rn is non-zero. Exclusive-NOR AC with Rn. Deposit the result in Rn. Used to exclusive-NOR the accumulator with a register.

S3002-I • N3002-XL,I

S/N3002

FUNCTION	DESCRIPTION	(Cont'd)
----------	-------------	----------

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
7	II	ХХ	_	CI ∨ (M ^ AC ^ K) → CO M ⊕ (AC ^ K) → AT	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus and M-bus. Place the carry OR on CO. Logically AND the K-bus with AC. Exclusive NOR the result with the M-bus. Deposit the final result in AC or T.
		00	LCM	CI → CO, M → AT	Load the complement of the M-bus into AC or T, as specified. Force CO to CI.
		11	XNM	CI ∨ (M ∧ AC) → CO M ⊕ AC → AT	Force CO to one if the logical AND of AC and the M-bus is non-zero. Exclusive-NOR AC with the M-bus. Deposit the result in AC or T, as specified. Used to exclusive-NOR memory data with the accumulator.
7	111	хх	_	CI ∨ (AT ∧ I ∧ K) → CO AT ⊕ (I K) → AT	Logically OR CI with the word-wise OR of the logical AND of the specified register and the I-bus and K-bus. Place the carry OR on CO. Logically AND the K-bus with the I-bus. Exclusive-NOR the result with AC or T, as specified. Deposit the final result in the specified register.
		00	CMA	CI→CO AT→AT	Complement AC or T, as specified. Force CO to CI.
		11	XNI	CI ∨ (AT ∧ I) → CO I ⊕ AT → AT	Force CO to one if the logical AND of the specified register and the I-bus is non-zero. Exclusive-NOR AC with the I-bus. Deposit the result in AC or T, as specified. Used to exclusive- NOR input data with the accumulator.

FUNCTION DESCRIPTION KEY

SYMBOL	MEANING
I,K,M	Data on the I, K, and M buses,
	respectively
CI,LI	Data on the carry input and left
	input, respectively
CO,RO	Data on the carry output and
	right output, respectively
Rn	Contents of register n includ-
	ing T and AC (R-Group I)
AC	Contents of the accumulator
AT	Contents of AC or T, as specifi-
	ed
MAR	Contents of the memory ad-
	dress register
L,H	As subscripts, designate low
	and high order bit, respectively
+	2's complement addition
-	2's complement subtraction
- ^ V	Logical AND
1	Logical OR
Ð	Exclusive-NOR
→	Deposit into

NOTE

1. 2's complement arithmetic adds 111 . . . 11 to perform subtraction of 000 . . . 01.

S/N3002

S3002-I • N3002-XL,I


AC ELECTRICAL CHARACTERISTICS N3001 = $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 5\%$ S3001 = $T_A = -55^{\circ}C$ to +125°C, $V_{CC} = 5V \pm 10\%$

		N3002			S3002		
PARAMETER	Min	Typ ¹	Max	Min	Typ ¹	Max	UNIT
tCY Clock Cycle Time	70	45		120	45		ns
tWP Clock Pulse Width	17	10		42	10		ns
tFS Function Input Set-Up Time (F_0 through F_6)	48	-23 → 35		70	-23 → 35		ns
Data Set-Up Time: tDS I ₀ , I ₁ , M ₀ , M ₁ , K ₀ , K ₁ tSS LI, CI	40 21	12 → 29 0 → 7		60 30	12 → 29 0 → 7		ns ns
Data and Function Hold Time: tFH F_0 through F_6 tDH 1_0 , I_1 , M_0 , M_1 , K_0 , K_1 tSH LI, CI	4 4 12	0 -28 → -11 -7 → 0		5 5 15	0 -28 → -11 -7 → 0		ns ns ns
Propagation Delay to X, Y, RO from: tXF Any Function Input tXD Any Data Input tXT Trailing Edge of CLK tXL Leading Edge of CLK	13	28 16 → 20 33 18 → 40	52 33 48 70	13	28 16 → 20 33 18 → 40	65 65 75 90	ns ns ns ns
Propagation Delay to CO from: tCL Leading Edge of CLK tCT Trailing Edge of CLK tCF Any Function Input tCD Any Data Input tCC CI (Ripple Carry)	16	24 → 44 30 → 40 25 → 35 17 → 23 9 → 13	70 56 52 55 20		24 → 44 30 → 40 25 → 35 17 → 23 9 → 13	90 100 75 65 30	ns ns ns ns
Propagation Delay to A_0 , A_1 , D_0 , D_1 from: tDL Leading Edge of CLK tDE Enable Input ED, EA		17 → 25 10 → 12	40 20		17 → 25 10 → 12	75 35	ns ns

NOTE

1. Typical values are for TA = 25°C and typical supply voltage.


CARRY LOOK-AHEAD CONFIGURATION




S/N3002

S3001-I • N3002-XL,I

TYPICAL CONFIGURATIONS



PARAMETER MEASUREMENT INFORMATION



signetics

APPENDIX E MICROCODE LISTING

signetics

.

* FIELD DEFINITIONS:

*

HDDR	FO	FI	FGP	IMB	RGP	DOE	IRW						SWPA			CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	A	ю.	; C	OMMEN
:	:	:	 :	:	:	:		:		:	:			:	:	:	:	:	:	:	:	:	:	;	:			
;		:	:	1	:	:	:		÷	1		÷.,	:	:	:	:	:	:	:	:	:	:	:	:	۷			
		2	:		:	1	:	1		1	÷	:		;	:	:	:	:	:	:	:							ONTRO
:	:	:	:	:	:		:	1		1	1		:	:	:	:	:	:								'OR 34		
	:	:				:	:		1	;	:	÷	:	:	:	:	:	:	:	:	:	:	:	LOP	1D, F	OR O	P-CO	DE
:	:	:	:	1				:	:	:	:	:	;		:				:	:	:	:	¥	DEC	ODE	INTO	300	11.
	:		:		:	;	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	CAR	RY S	ELEC	Τ, Ο	ONTR	11. Iols N
		1		:	1	:	:	:		:	:		:	÷	:	:	:		:	:	:	٧	FOR	R ALL) Car	RY II	n An	id ou
		:						:	:	:	:	:	:	:	:	:	:	:	:	:	÷	DOU	BLE	BYTE	5 ST	'ES UI	PAL	U.
										:	·	•	:	•	•	:	:	:	:	:	Ŷ	FOR	16-	BIT	OPER	ATIO	N.	
					:											:												ITERR
	:						•		:	:	:	:	:	:	:	:		:	÷	v	WH					OLD		
		-					•	:	:				:											-				
							•	•	:	·	:	•	•															ECOD
	:				:		•	•	·	÷	·	÷	•	·		•	·	•	100	UF NO O			75. FR	COM F	0K 0	no ini Cont		DECON
	:				:		÷	÷	÷		÷	:			:	•	•		LUP	10 Z) 40 T	050 010	ti/ Mil bairs ∕	uni L	. <i>U</i>) ľ	VALL	S AN	ידיים מררי	VELU
													:													TO		
	:				;		:	:	:	:	:		:															
	:			•	:		:	:	:	:	:		:													NST.	REG	ISTE
	:				:		:		:	:	:	:	:	:	:	:	EX	TERNA	AL TE	ST,	CON	DITIC	ins m	IICRO) JUM	PON		
	:				:		:	:	:	:	:	:	:	:	:	¥	REF	ada a	SIGNE	HL. ((REAL)Y =	EVEN	I ADD)R, N	ot ri	eady	= 0
	:	1			:		;	:	:	:	:	:	:	:	:	C01	DIT	ional	. CLC	ick f	READ	7, DI	i sabl	.ES E	KOTH	ARRAY	YS Ý	TIL I
	:	1		:	:	:	:	:	:	:	:	:	:	:	¥	REF	θDΥ 🕴	(WHEN	EX1	OFF	F, CC	INDIT	TIONS	S MIC	RO J	UMP (dn h	OLD)
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	NO	CLO	жa	RHY .	1.0) I SAE	BLES	ARRA	₩1	CLOC	жUN	TIL		
	:	:	:	:	:	:			:		:	:	:	Ŷ	MEN	IORY	OR 1	[/0]]	NDIC	ATES	5 REF	ady.						
	:	÷		:	:				:		:	:	:	NŬ	CLO	жəй	RAY	2, [ISAE	BLES	ARR	AY 2	CLOC	ж UN	ITIL			
													Ŷ	MFI	10RY													
					:				:				STA	TUS I								TATUS	5:					
					:								MEM															
							:					TN	TERRUP	T-FN	ARIF.	-F/F	CON	TROL.		n n	IPTM	3						
			÷			•	•				Ŷ		DL															
	•	÷			÷	:							ELECT,										/ NAT	A IN	۱.			
					:								TION R													c		
					:																			u	INC.0	L .		
							•	•	1.1	EIW OLI	IDLE L DOT		Array F Bus;	1, 1	ENMOL COULT	-E3 F	IKKH:	r 1 r	ICCUI!		1015.0	JANIO	INC					
	:	-		:	÷	:	:	:	FLF	16 RI	:6151	ER WI	RITE	GHIES	5 NEI	4 YHL	.0ES	FUR	FHRI	142	516	4 &						
		:	:	:	:	:	•	۷	ZEM	(U H	HUS	INIU	PSW L	HICH.														
	:	:	:	:	;	:	:	HDU					CONTEN						HDU	#E55	> REC	ilsit	ĸ					
	:	:	:	:	:								emory															
	:	:	:	:	:								ITE, L					ORE	ATA	RETL	IRNEL)						
	:	:	:	1	:	۷	FRO)m me	emory	6 II	ITO T	HE II	ISTRUC	TION	REG	STER	2.											
	:	:	;	:	:	DAT	ta ol	it ei	HABLE	E, RE	EVERS	ES DI	IRECTI	on of	= THE	E BI-	-DIRE	CTIC	INAL	DATE	i BUS	5						
	:	:	:	:	Ŷ	FOF	2 WR]	TIN	3 OUT	F TO	MEMO	ry of	R 1/0.															
	:	:	:	:	REG	ISTER	R GRO	UP S	SELE(TIO	i. AD	DRESS	SES PR	OM U-	-17 1	TO PR	21 Y OS)e re	GIST	ER S	ELEC	TION	I FOR	ARR	AY 1	and	ARR	AY 2.
	:	:	:	Ŷ	(05	ES 00	911 F	is A	MASk	(W	i en r	RE IS	5 ON B	ECAUS	SE OF	- (W)	RE ()R∕C	FU-	17 8	k U−3	(Ø)						
	:	:	:							• • • •			RESSE															
	:	:	¥		RST										-				-	-		-						
													IT F-G	ROUP	CONT	RO	FOR	FACH	I OF	APPO	4V1 A	. 885	AY 2	,				
	:	V										-	η 1. Η 1. Ι						. 01	18/1/		к I H\I\		•				
													10 C-FI						ITEDL	ю т	IN TL	IE 79	юр м	CI I				
																				unu, I	0 17	0د ع	ruc 11	00)				
													AND H															
		tin Hi	HEIT	1.145	UKUL	/ 5E	15 86	1 100	IFUL	UN 3	WU1	10 C-	-FLAG,	2-Fl	HU-	1, (ж И.											

*

* FIELD VARIABLES: *

	FO	FT	FGP	THE:	RGP	DOF	TRU	AD)	FRW	ED1	κŝ	IFR	SMPA	NC2	NC1	CCR	FXT	RRF	1.02	S.IM	IST	DRY	CS	1 D	AC	;	COMMENTS
																								·		´ -	
00000	FF0	SCZ		100	R00								NSTAT											(D)			00000
00001	FFC	STC		IBF	R11	(D)	(\mathfrak{p})	(D)	(\mathfrak{g})	$\langle 0 \rangle$	KIR	(D)	RTRAP	$\langle D \rangle$	(0)	(\mathfrak{D})	(0)	(D)	(D)	(0)	(D)	(D)	CN	LD			00001
30010	FFZ	STC		-	R22						КM		HLTA										BN				00010
00011	FF1	HCZ		199	R33						KD		INTA										AN				00011
00100				199	R44						K1		IOW										CS1				00100
00101				107	R55						KNIR		IOR										NCN				00101
00110				IFF	R66						KNM		MEMW										NBN				00110
00111				100	R77						KND		(MEMR)										NAN				00111
01000					R88																						01000
91001					R99																						01001
01010					RA8																						01010
31011					R88																						01011
)1100					RCC																						01100
1101					RDD																						01101
11110					REE																						01110
1111					RFF																						01111
.0000					R30																						10000
.0001					RC3																						10001
.0010					RCB																						10010
.0011					RCF																						10011
.0100					rac																						10100
0101					R3D																						10101
0110					-																						10110
0111					-																						10110
1000					-																						11000
1001					-																						11001
1010					-																						11010
1011					RDC																						
11100					RCD																						11011
1101					RFE																						11100
.1110					REF																						11101
11110					RFF																						11110
*****					R.F.F																						11111

signetics

	Ρ	rom u	7	PROM	1 U8	l	PROM	U2				Ρ	rom (U5					PRO	1 U6			F	°ROM U4 V	
																								y ?1	
addr	FO	FI	FGP	IMB	RGP		ADL		ED1	KS						EXT	RRE	 LD2	SJM	IST	DBY	CS	LD	ن AC	COMMENT
)07H) :)06H) :			NOP _MI		RFF R44	 				К1 К1						EXT			SJM	IST		nan An	LD	JCR(006H); JPX ;	Fetch Fetch
FFH) :	FF1	1	CSR		R44					К1		NSTRT										AN		JZR(009H);	RESET
FEH) :			CSR		R44					K1		NSTAT										AN		JZR(009H);	RESET
)09H):	FF1	ł	_MI		R44					K1	IER	NSTAT									DBY			JCC(149H);	RESET
.49 H) :	FF1	ł	_MI		R44		adl			К1										IST	DBY	AN		JZR07;	
. E7H) :			NOP		RFF	IRW				K1						EXT						NAN		JCC(1E7H);	
.E6H) :			YOP		RFF					K1		NSTAT			CCR							NAN		JCC(1D6H);	
.D7H) : .D6H) :			NOP NOP		rff Rff					K1 K1		NSTAT NSTAT			CCR					IST		nan Nan		JCR(106H); JZR06;	
																				1.07				100/004115	1101 T
01H):			VOP		RFF					K1 K1		HLTA			CCR					IST		nan Nan		JCR(001H); JCC(1E1H);	
.E1H) : .E0H) :			VOP VOP		rff Rff					K1 K1		hlta Hlta			UUR					IST		NFIN		JZR(001H);	
.F1H):		i	VOP		RFF					K1		INTA										nan		JZR(008H);	
100H):			VOP		rff					K1						EXT						NĤN		JCC(161H);	
.60H) :		I	NOP		RFF					K1		rtrap										nan		JZR(001H);	
F7H) :		1	٧OP		RFF					K1						EXT						NAN		JCC(1F7H);	INT
(F6H)	FF1	1	NOP		RFF					K1	IER	INTA										AN		JZR(008H);	
(OBH)			NOP		RFF	IRW				K1		INTA				EXT			SJM			NAN		JCR(00AH);	
) 0ah) :			NOP		RFF					K1		NSTAT						LD2	((TO 6	9 8 ,			JPX ; 2,091,0R	
)98H):			DSM		R33					KØ		NSTRT									DBY			JCR(097H); JCR(096H);	INT: R
)97H) :)96H) :			LMI LDI		R33 RFF					К1 КØ		NSTAT NSTAT									DBY	NAN NAN		JCC(106H);	(0.GP 1.
)JON7 .		ļ																							
90H):			LDI		RFF					KØ		NSTRT									DBY			JCR(095H);	INT: CA
)95H):			ALR		R44					KØ		NSTRT									DBY			JCR(093H);	
)93H) :)99H) :			CSR F5		R44	IRW				K1 KIR		INTR	MC-2		CCR	EVT						nfin Nfin		.JCR(099H); JCR(098H);	
)98H);			no DSM		R44 R33	IKN				KIR KØ		inta Inta	NC2		UUR	EVI					DBY			JCR(09FH);	
)9FH):			F5		R44	IRW				KIR		INTR		NC1	900	FXT					201	NAN		JCR(09EH);	
99EH>:			LMI		R33	A (191				K1		NSTRT		1401	0011							NAN		JCC(10EH);	(@ GP 1
)92H):	FF1		LMI		R33					K1		nstat									DBY	AN		JCC(042H); (T0_042	
)91H) :	FF1		CSR		R44					K1		INTR										AN		JCC(141H);	
41H) :			LMI		R44	IRW				KIR			NC2		CCR	EXT						NAN		JCR(140H);	
.40H) :		İ	NOP		RFF					K1		INTR										NAN		JCR(143H);	
.43H) :			LMI		R44	IRW				KIR		INTR		NC1	CCR	ext						NAN		JCR(142H);	
.42H) :	FF1	İ	LMI		R44		adl.			К1											DBY	AN		JCC(132H);	(@GP@
9 0 H) :			ILR		R22					К1		NSTRT										NAN		JCC(12DH);	INT: PC
20H) :			5DR		R44					KØ		NSTAT									DBA			JLL(135H);	
.35H) :	++1		_MI		R44					K1		NSTRT										nan		JCR(130H);	(UGP 0

85

TITLE "SIGNETICS 8080 EMULATOR"; MICR0 CODE LISTING GROUP 00 ARITH R; R = B, D, H (ADD R, ADC R, SUB R, SBB R, ANA R, XRA R, ORA R, CMP R) PROM US PROM U7 PROM U8 PROM U2 PROM U6 PROM U4 * 8-7, 6-5, 4-1 8-6, 5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7--1 * ----___ ___ ___ * ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD AC ; COMMENTS (030H):FF1 ILR R30 K1 RRE NAN JPX02 ;R=B,D,H * (020H) (FF0 SCZ AIA KD AN JZR02 HOD B.D.H REF (021H);FFC_SCZ_AIA AN JZR02 ; ADC B, D, H REF KD NCN JZR02 (022H):FF0 SCZ AIA KND ⇒SUB B,D,H REF KND (023H):FFC SCZ AIA REF NCN JZR02 ⇒SBB B,D,H (024H):FF0 SCZ ANI KD CS1 JZR02 REF ⇒ANA B∖D∖H KND (025H):FF0 SCZ XNI RFF CS1 JZR02 ;XRR B,D,H (026H):FF0 SCZ ORI KÐ CS1 REF .17R92 ; ORA B, D, H (027H):FF0 SCZ AIA RFF KND CHIP BUD'H NCN JZR02 - --- --- --- ---FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEHR 1 1 1 1 1 1 1 1 - 0 1'5 ; DEFAULTS * Group 01 : Arith R; R = C, E, L (ADD R, ADC R, SUB R, SBB R, ANA R, XRA R, ORA R, CMP R) PROM U2 prom U5 PROM U7 PROM U8 PROM U6 PROM U4 * ----V V----------V V---------V V-----V-----V V-----V V-----8-7,6-5,4-18-6,5-18, 7, 6, 5, 4, 3-18, 7--5, 4, 3, 2, 18, 7, 6, 5, 4, 3-18, 7---1 ----* ADDR F0 FI FGP IMB RGP DOE IRW ADL FRW ED1 KS IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD AC ; COMMENTS - ---- -(031H):FF1 ILR RC3 K1 RRE NAN JPX02 ; R=C, E, L (028H):FF0 SCZ AIA RFF KD AN JZR03 ; ADD C, E, L (029H):FFC SC2 AIR RFE KD ĤΝ. JZR03 HDC CLELL (02AH):FF0 SCZ AIA RFE ED1 KND JZR03 NCN. ; SUB C, E, L (02BH):FFC_SCZ_AIA RFE JZR03 ED1 KND NCN ; SBB C, E, L (02CH):FF0 SCZ ANI RFE ED1 KD CS1 JZR03 ; ANA C.E.L (02DH):FF0 SCZ XNI RFE ED1 KND CS1 JZR03 ⇒XRAC.E.L (02EH):FF0_SCZ_ORI RFE ED1 KD CS1 JZR03 - JORA CLELL RFF CMP C, E, L (02FH):FF0 SC2 AIA ED1 KND NCN JZR04 *---- --- --- --- --- --- ---___ ___ ___ --- ---FF0 HC2 - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 1 - 0 1'S ; DEFAULTS *-* * GROUP 02 : INR B/ INR D/ INR H * PROM US PROM U6 PROM U7 PROM U8 PROM U2 * PROM 114 -----V V-----v * 8-7, 6-5, 4-1 8-6, 5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7--1 * --- --- --- --- --- --- --- --- ---* --- --- --- ---* ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD AC ; COMMENTS ___ __ NC1 (032H):FF1 STZ ILR R33 RRE AN JZR04 ; INR B, D, H K1 ____ * FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 1 - 0 1'S ; DEFAULTS

Signetics

EJECT; * * GROUP 03 : INR C, INR E, INR L *

	. P	rom i	J7	PRO	1 U8		ł	PROM	U2				F	rom	U5		11	IJ		PRO	M U6				Prom U4	
						8,	7,	6,	5,	4,	3-1	8,	75,												71	Ŷ
						DOE	IRW	ADL		ED1	KS	IER							LD2	SJM	IST	DBY	CS	LD	AC	; COMMENT
)33H)	FF1	STZ	ILR		R33						K1			NC2				RRE					BN		JZR05	; INR C, E,
													MEMR								1	1	-	0	1′5	; default
															10- 06 an 0 ₈											
GRO	JP Ø	4:	DCR	в,	DCR	D, ()CR H	њ I	DCR (C, ()CR E	E D	CR L	DCR	A,	DCX	в,	DCX	D,	DCX	н					
	Pi	rom (J7	PROP	1 U8		F	PROM	U2				P	rom (J5					PRO	1 U6			I	Prom U4	
																									1	۷
						DOE	IRW	ADL	FRW	ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	; comment
 034H)					RFF						 K1												NAN	цо		; ACC = -
)10H)	FFØ	STZ	ALR		R33						KØ				NC1			RRE					an		JZR04	; DCR B, D,
011H) 037H)					R33 R33						KØ KØ			NC2				RRE					bn An		jzrø5 Jzrø4	; DCR C, E, ; DCR A
	FF1		ALR		R33						KØ						EXT	RRE					NAN		JZR06	; DCX B, D,
	FF0												Memr			1	1	1	1	1	1	1	-	0	1′5	; default
GRO	FF0 	5 : ROM 1	INX I7	B, PROP	INX	 D, 1	(NX +	 1 >ROM					 P							PRO	1 116		1- 40 			
GRO	FF0 JP 0: Pl V	5 : Rom (INX 17 7V	B, PROP	INX 1 U8 	 D, 1 V 8,	INX H F 7,	ł ?Rom 6,	U2 5,		V 3-1	V 8,	р 75,	Rom 1	J5 3,	2,	V 1	 ۷– 8,	7,	PROF 6,	1 U6	4,	¥	 f V		
GROU	FF0 JP 0: V 8-7. F0	5 : ROM (6-5, FI	INX J7 4-1 FGP	в, PROP V 8-6, IMB	INX 1 U8 	D, 1 V 8, DOE	INX H F 7, IRW	1 280M 6, ADL	U2 5, FRW	4, ED1	V 3-1 КS	V 8, IER	Р 75, SWPA	ROM 1 4, 	J5 3, NC1	2, CCR	V 1 EXT	V 8, RRE	7, LD2	Proi	1 U6 5, IST	4, DBY	V 3-1 CS	 ¥ 8, LD	PROM U4 71 AC	; comment:
GROI ADDR	FF0 JP 0 PI V 8-7. F0 FF1	5 : ROM (,6-5, FI 	INX J7 V 4-1 FGP ILR	В, PROM V 8-6, IMB 	INX 1 U8 V 5-1 RGP R33	D, 1	INX H 7, IRW IRW	1 2004 6, ADL	U2 5, FRW	4, ED1	V 3-1 KS K1	V 8, IER	P 75, SWPA	ROM 1 4, 	J5 3, NC1	2, CCR	V 1 EXT EXT	V 8, RRE RRE	7, LD2	PROF 6, 5JM	1 U6 5, IST IST	4, DBY DBY	V 3-1 CS 	н ү 8, LD	PROM U4 71 AC JZR06	; comment: ; inx b, d, i
GROI ADDR	FF0 JP 0: V 8-7, F0 FF1 	5 : ROM (6-5, FI 	INX J7 V 4-1 ILR	B, PROP V 8-6, IMB 	INX 1 U8 V 5-1 RGP R33 	D, 1	INX H F 7, IRW IRW	1 PROM 6, ADL	U2 5, FRW	4, ED1	V 3-1 KS K1 	V 8, IER 	P 75, SWPA	ROM 1 4, NC2 	J5 NC1 	2, CCR	EXT EXT	V 8, RRE RRE	7, LD2	PROF 6, 5JM	1 U6 5, IST IST	4, DBY 	V 3-1 CS 	 ₽ ₽, LD 	PROM U4 71 AC	; comments
GROI ADDR	FF0 JP 0: V 8-7, F0 FF1 	5 : ROM (6-5, FI 	INX J7 V 4-1 ILR	B, PROP V 8-6, IMB 	INX 1 U8 V 5-1 RGP R33 	D, 1	INX H F 7, IRW IRW	1 PROM 6, ADL	U2 5, FRW	4, ED1	V 3-1 KS K1 	V 8, IER 	P 75, SWPA	ROM 1 4, NC2 	J5 NC1 	2, CCR	EXT EXT	V 8, RRE RRE	7, LD2	PROF 6, 5JM	1 U6 5, IST IST	4, DBY 	V 3-1 CS AN	 ₽ ₽, LD 	PROM U4 71 AC JZR06	; Comment: ; INX B, D, I
GR0(ADDR 335H)	FF0 JP 0: V 8-7. F0 FF1 FF0	5 : ROM (6-5, FI 	INX J7 V 4-1 FGP ILR 	B, PROP V 8-6, IMB IFF	INX 1 U8 V 5-1 RGP R33 	D, 1	INX H F 7, IRW IRW	1 PROM 6, ADL	U2 5, FRW	4, ED1	V 3-1 KS K1 	V 8, IER 	P 75, SWPA	ROM 1 4, NC2 	J5 NC1 	2, CCR	EXT EXT	V 8, RRE RRE	7, LD2	PROF 6, 5JM	1 U6 5, IST IST	4, DBY 	V 3-1 CS AN	 ₽ ₽, LD 	PROM U4 71 AC JZR06	; Comment ; INX B, D,
GROU ADDR 	FF0 PP V	5 : ROM (6-5, FI HCZ 6 : ROM (INX J7 	B, PROF V 8-6, IMB IFF A PROF	INX 1 U8 5-1 RGP 	D, 1	(NX + F 7, IRW IRW 1 F	+ *ROM ADL 1 *ROM	U2 5, FRW 1	4, ED1 ED2	V 3-1 KS K1 -	V 8, IER 1	P 75, SWPA MEMR	ROM I 4, NC2 1	J5 NC1 1	2, CCR 	V 1 EXT 1	V 8, RRE 1	7, LD2 1	PROF	1 U6	4, DBY 1	¥ 3-1 CS 	+ V 8, LD 0	2ROM U4 71 AC JZR06 1'5	; comment ; inx b, d, ; defrult
GR01 ADDR 	FF0 PP V FF0 FF1 FF0 FF0 PP V	5 : ROM (FI HCZ 6 : ROM (INX J7 	B, PROF V 8-6, IMB IFF A PROF V	INX 1 U8 V 5-1 RGP R33 -	D, 1	(NX + F 7, IRW IRW 1	4 PROM 6, ADL 1 PROM	U2 5. FRW 1	4, ED1 ED2		V 8. IER 1	P 75, SWPA MEMR P	ROM I 4, NC2 1	J5 NC1 1 J5	2, 		V 8, RRE 1	7, 1	PROF	1 U6 5, 1ST 1 1 1 U6	4, DBY DBY 1	¥	+ 8, 0 9	2ROM U4 71 AC JZR06 1/5	; comment; ; inx b, d, i ; default;
GROU ADDR (35H) GROU ADDR	FF0 PP 0: PP 0: P	5 : ROM (HCZ 6 : ROM (6 : FI FI	INX J7 V 4-1 FGP ILR INR J7 V 4-1 FGP	B, PROF V 8-6, IMB IFF A PROF V 8-6, IMB	INX 1 U8 	D, 1 V B, DOE 1 V 8, 1 V 8, DOE	(NX + F 7, IRW I 1 7, 1 7, 7, 	1 PROM 6, ADL 1 2 2 2 2 2 2 3 2 3 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3	U2 5, FRW 1 U2 5, 	4, ED1 ED2 ED2	V 3-1 KS V 3-1	V 8. IER 1 1	P 75, SWPA MEMR P	ROM I 4, NC2 1 ROM I 4, 	J5 3, NC1 1 J5 3,	2, CCR 1	V 1 EXT 1	V 8, RRE 1 V 8, 	7, LD2 1	PROF 6, 	1 U6 5, 1 1 1 1 5, 5,	4, 	¥ 3-1 CS 3-1	F 8, LD 0 F 8, 8,	2ROM U4 71 AC JZR06 1'5 2ROM U4 71	; comment ; inx b, d, ; defruet
GROU ADDR 335H) GROU ADDR	FF0 PP 0: PP 0: PP 0: FF0 FF0 PP 0: PP 5 : ROM (6-5, FI HCZ 6 : ROM (6-5, FI 5TZ	INX J7 	B, PROF V 8-6, IMB IFF A PROF V 8-6, IMB 	INX 1 U8 	D, 1 V B, DOE 1 V 8, DOE 	INX + F 7, IRW IRW 1 F 7, IRW	4 ADL 1 6, ADL 	U2 5, FRW 1 U2 5, FRW	4, —— ED1 —— ED2 4, —— ED1		V 1 V 8, 1 V	P 75, SWPA MEMR P 75,	ROM I 4, NC2 1 1 ROM I 4, 1	J5 3, NC1 1 J5 3,	2, CCR 1	V 1 EXT 1	V 8, RRE 1 V 8, 	7, LD2 1	PROF 6, 	1 U6 5, 1 1 1 1 5, 5,	4, DBY DBY 1 4, DBY 1	¥ 3-1 CS 3-1	F V 8, LD 0 F V 8, LD	2ROM U4 71 AC JZR06 1'5 2ROM U4 71	; comment: ; inx b, d, i ; default:	

* GROUP 08; MOV R1, R2; R1 = C, E, L; R2 = B, D, H PROM U7 PROM U8 PROM U2 PROM U5 PROM U6 PROM U4 * * 8-7,6-5,4-1 8-6,5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7--1 --- --- --- --------- --- --- --- --- --- ---* ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD AC ; COMMENTS
 (038H):FF0
 F0_2
 R33
 K1
 RRE
 NRN
 JCC(138H);

 (138H):
 TZR
 R33
 IRW
 KD
 NC2
 EXT
 RRE
 IST
 NRN
 JZR06
 ; MOY R1, R2
 ; R1=C, E, L * ; R2=B, D, H * * FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 1 - 0 1'S ; DEFAULTS *-* * * ×. * * * GROUP 09: STR * PROM U7 PROM U8 PROM U2 PROM U5 PROM U6 PROM U4 * V-----V V----V V-----V V------V V------V * 8-7,6-5,4-1 8-6,5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7--1 * * --- --- ---* ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD AC ; COMMENTS K1 (039H):FF1 ILR RCC NAN JCC(03FH); STA - ---* FF0 HC2 - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 - 0 1/5 ; DEFAULTS

EJECT

				PROP				PROM				U		rom I				U		PROP			0		PROM U4	U	
																									71	Ÿ	
addr f	FO	FI	FGP	IMB	rgp	DOE	IRW	ADL	FRW	 ED1	кs	IER	SWPA	NC2	NC1	CCR	EXT	RRE	 LD2	sjm	IST	DBY	CS	LD	AC	; (Comments
03AH);F	FF1		ILR		R33						K1							RRE					NAN	LD		;	
01AH);F	FFØ	STC	ALR		R22		IRW				КØ						EXT				IST	DBY	BN		JZR07	; Di	AD B, D, H
)1CH) ; F	F1		SDR		R33		IRW				KØ						EXT				IST	DBY	AN		JZR06	; !	sphil
01.DH) : F	FF1		SDR		R44						KØ											DBY	AN		JCC (13DH);	PCHL
L3DH) : P	FFØ		LMI		R44						K1						EXT						NAN		JCR(131H);	
131H):			NOP		RFF						K1						EXT						NAN		JCR(130H);	
130H);F	F1		LMI		R44			ADL			K1											DBY	AN		JCR(132H);	
132H) (P	F1		LMI		R44		IRW				K1						EXT				IST	DBY	AN		JZR96	;	

* (01FH) (0CFH) (11FH) (119H) (139H) * (014H) *	:FF0 :FF1 :FF0 :FF1		SDR ILR SDR ILR SDR SDR		R99 R11 R22 R99 R11 R00		IRW IRW				K0 K1 K0 K0 K0				NC1		EXT EXT				IST IST	DBY DBY	NAN		JCC (0CFH JCC (11FH JCR (119H JCC (139H JZR06; JZR06;);););	
(015H) *	:FF1		SDR		R11		IRW				KO				NC1		EXT				IST		RN		JZR06;	MOV	' D, (B, H)
(016H). *	FF1		SDR		R11		IRW				KØ				NC1		EXT				IST		AN		JZR06;	Mov	H, (B, D)
* (017H): *	FF1		SDR		R00		irw				K0			NC2			EXT				IST		AN		JZR06;	Mov	C'(E'L)
(018H)	FF1		SDR		R11		IRW				KØ			NC2			EXT				IST		AN		JZR06;	MOY	E, (C, L)
* (019H):	FF1		SDR		R22		IRW				KØ			NC2			EXT				IST		AN		JZR06;	Mov	L, (C, E)
* (07CH)	:FF1		LDI		REE		IRW			ED1	KD						EXT				IST		AN		JZR06; MO	V A	, (C, E, L)
* (07FH):	FF1		LDI		REE		IRW				KD						EXT				IST		AN		JZR06; MO	V A	, (B, D, H)
* *				IFF		1	 1	1	1	ED2		1	MEMR	1	1	1	1	 1	1	1	1	1	-	 0	° 1′S	 ;	defaults
*																											
*	٧		V		V																			¥	PROM U4 1	V	
* * * Addr	FO	FI	FGP	IMB									SWPA						 LD2	 SJM	 IST	DBY	CS	LD	AC	;	comments
(03BH)	FF1		LDI								KM						EXT						AN		JCC (03AH);	LDA
* *	FF0	HCZ		IFF		1	1	1					MEMR		1	1	1	1	1	1	1	1	-	0	1′5	 ;	DEFAULTS
	Pl V 8-7.	ROM 6-5.	U7 V 4-1	۷ 8-6,	V 5-1 RGP	8, DOE	7, IRW	6, ADL	5, FRW	4, ED1	у 3-1 КS	8, IER	75, Swpa	4, NC2	3, NC1	2, CCR	1 EXT	γ 8, 	7,	6,	5,	4,	V 3-1	γ 8,	Prom U4 71 AC		COMMENTS
* (03CH):	FFØ	~~~	ILR		R33						 К1							RRE		SJM			NAN		JCC (13CH);	XTHL
(13CH): *	FF1		LMI		R33		IRW				K1						EXŢ					DBY	An		JPX(130H);	ROW=13
(13BH): (13BH): (133H): (123H): (122H): (122H): (125H): (124H): (127H):	FF0 FF0 FF0 FF0		NOP LMI CSR TZR DSM TZR LMI NOP		RFF R33 R22 R22 R33 R22 R33 R5F	DOE		adl Adl			K1 K1 K1 KM K0 K1 K1		Memu Memu	NC2			EXT EXT EXT EXT					DBY	nan RN Nan Nan Nan Nan		JCR(130H JPR(130H JCC(123H JCR(122H JCR(122H JCR(125H JCR(124H JCR(127H JCR(126H);););););	R0W=13
(126H): (121H): (120H): (080H):	FF1 FF1 FF1		DSM DSM LMI LMI	1	R44 R44 R44 R44	DOE		adl Adl		ED1 ED1	KØ		memw Memw Nop			CCR	EXT				IST	dby dby dby	nan An Fin		JCR(121H JCR(120H JCC(080H JZR07;););	

FF0 HC2 - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 1 - 0 1'5 ; DEFRULTS * * * * * * GROUP OD: RRC * PROM U7 PROM U8 PROM U2 PROM US * PROM U6 PROM U4 * 8-7,6-5,4-1 8-6,5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7---1 _____ * ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 K5 IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY C5 LD AC * COMMENTS --- --- --- --- --- --- --- --- --------K1 (03DH):FF1 STC SRA REE NC2 NC1 CN JCC(14DH); RRC (140H):FFC SRA REE IRW ISE BN JZR06 ; K1 EXT ----FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MENR 1 1 1 1 1 1 1 1 - 0 1'S ; DEFAULTS * * GROUP OF: MVIR: R = B, C, D, E, H, L * * PROM UZ PROM US PROM US PROM UG PROM U4 * * 8-7, 6-5, 4-1 8-6, 5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7--1 * ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD AC * COMMENTS SJM AN JCR(03EH); MYI (03FH):FF1 LDI RFF КM EXT (03EH):FF1 LMI R44 ADL K1 DBY AN LD ; (TO 07E OR 07D) (07EH):FF1 SDR R33 IRW (07DH):FF1 SDR R33 IRW KØ NC1 EXTRRE IST AN KØ NC2 EXTRRE IST AN JZR06 ; MVI B, D, H JZR06 ; MVI C, E, L --- --- --- --- -----FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 - 0 1'5 ; DEFRUITS *-* GROUP 10: CALL * * PROM UZ PROM US PROM U2 PROM U5 PROM U6 PROM U4 * 8-7,6-5,4-1 8-6,5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7---1 --- --- --- ---* Addr fo fi FGP imb RGP doe irw adl Frw ed1 ks ier Swpa NC2 NC1 CCR ext rre LD2 SJM ist dby CS LD AC * comments (040H):FF0 ILR R44 K1 JCC(100H); CALL NAN (100H):FF0 CSR R44 K1 NAN JCR(103H); (103H): F5 (R44 КM NC2 CCR EXT NAN JCR(102H); (102H):FF0 DSM R33 ADL KØ dby NAN JCR(101H); (101H):FF0 LMI R33 K1 NAN JCR(10FH); R44 (10FH): F5 KΜ NC1 CCR EXT NAN JCR(11EH); R33 DOE (10EH):FF0 DSM ADL KØ MEMW DBY NAN JCC(11EH); EXT (11EH):FF0 LMI R33 D0E K1 Memw NAN JCR(11CH); (11DH): NOP RFF DOE K1 MEMW EXT NAN JCR(11CH); (11CH): NOP RFF DOE ADL ED1 K1 NAN MEMW JCR(11BH); (11BH):FF1 LMI R44 DOE ED1 K1 CCR EXT dby an Memw JCR(11AH);



(11AH)):FF1		LMI		R44			adl			K1											DBY	AN		JZR07	÷		
*																												
(0C0H)	FF0		LMI		R44						K1						EXT						NAN		JCC(130	H);	NON-CAL	LL
*	THE	ABOVE	IN	STRU0	CTION	IS	EXEC	UTED	FOR	B CC)ND I '	tional	. CALL	IN	WHICH	I THE	COI	VDIT:	ION	IS NO)t me	T.			(TO 130	0	3P 0A)	
*						~																						
*	FF0	HCZ	-	IFF	-	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1	-	0	1′5	į	DEFAULT	٢S
*												• -																

EJECT;

	. Pl	rom	U7	PROP	1 U8		F	PROM	02				P	Rom I	15					PROP	1 U6			H	Prom. U4		
																									71	-γ	
addr	FO	FI	FGP	IMB	RGP	DOE	IRW	adl	FRW	 ED1							ext	rre	 LD2	 SJM	IST	DBY	CS	LD	AC	*	COMMENT
041H): 111H): 110H): 113H): 112H): 122H):	FFØ FFØ FF1		NOP				IRW	adl Adl			K1 K1 KIR KIR K1 K1			NC2		i CCR I					IST	DBY			JCC(111) JCR(110) JCR(113) JCR(112) JCC(132) JCC(132) JZR06	H); H); H); H);	JMP
					R44 Ictio	N IS	EXEC	UTE	d for		K1 CONDI	TION	AL JUM	P IN	WHI(i ht h:	ext e cc	NDI	FION	IS N	NOT I	MET.	Nan		JCC (131) (T0 1)		
	I HE																										
	FFØ	HCZ		IFF	_	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1		0	1′5	;	DEFAUL
GROU	 FF0	HCZ	 -																:								DEFAUL
GROU	 FF0 P V	HCZ 4:	 RET U7 V	PROM V	I U8	·		PROM	U2		V		P	Rom (J5		v		:	PRO	1 U6		V	 F ' V	1'5 PROM U4 71		DEFRUL
GROU ADDR	 FF0 IP 1- V 8-7, F0	4: ROM , 6-5	 RET U7 V , 4-1	РРОМ ү 8-6, IMB	I U8 	y 8, D0E	F 7, IRW	ROM 6, ADL	U2 5, FRW	4,	у 3-1 КS	9 8, IER	Pi 75, SWPA	Rom (4, 	J5 3, NC1	2, CCR I	V 1 EXT	V 8, RRE	7, LD2	PROP 6, SJM	1 U6 5, IST	4, DBY	V 3-1 CS	 F 8, LD	PROM U4		
GROU ADDR 944H) : 942H) : 942H) :	FF0 PP 1- PP V 8-7. FF1	4: ROM , 6-5	 RET U7 	PROM V 8-6, IMB	I U8 	y 8, DOE	F 7, IRW	PROM 6, ADL	U2 5, FRW	4, ED1		9 8, IER	PI 75,	Rom (4, 	J5 3, NC1	2, 	V 1 EXT	V 8, RRE	7, LD2	PROP 6, SJM	1 U6 5, IST	4, DBY DBY	V 3-1 CS	F 9 8, LD	9ROM U4 71		Comment
GROU ADDR 944H) : 943H) : 942H) : 9624H) :	FF0 PI V FF1 FF1	4: 4: 6-5	 RET U7 V , 4-1 LMI NOP LMI NOP	PROM V 8-6, IMB 	I U8 	 8, DOE	F 7, IRW IRW	2ROM 6, ADL ADL	U2 5, FRW	4, ED1		 8, IER	Pi 75, SWPA	ROM (4, NC2	J5 3, NC1	2, 	V 1 EXT EXT EXT EXT	V 8, RRE 	7, 	PRO# 6, 	1 U6 5, IST	4, DBY DBY	V 3-1 CS AN NAN AN	 8, LD	PROM U4 71 AC JCR(042H JCR(042H	-¥ * D; D;	Comment Ret @ GP 11

* * * GROUP 15: RAR

*																											
*	P	rom I	J7	PRO	1 U8		F	Prom	U2				P	rom I	JS					PROF	1 U6			1	PROM U4		
*	٧		V	۷	V	Y					V	۷					¥	۷					V	<u>۷</u>		·٧	
*	8-7.	, 6-5	4-1	8-6,	5-1	8,	- 7 <i>i</i> *	6,	5,	4,	3-1	8,	75,	4,	З,	2,	1	8,	7,	6.	5,	4,	3-1	8,	71		
*																											
*																											
* ADDR	FO	FI	FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	KS	IER	SMPA	NC2	NC1	CCR	EXT	rre	LD2	SJM	IST	DBY	CS	LD	AC	* (COMMENTS
*																											
(045H)	:FFC	STC	SRA		REE		IRW				K1						EXT				IST		BN		JZR07	51	rar
*																											
*	FFØ	HCZ	-	IFF	-	1	1	1	1	ED2	-	1	Memr	1	1	1	1	1	1	1	1	1	-	0	1′5	;	Defaults

¢	P	rom	U7	PRO	M US		F	Rom	02				Ρ	rom (U5					Prop	1 U6				PROM U4	14	
((71	-¥	
													SWPA										CS	LD	AC	* (COMMENT
046H)					R33						кø								LD2				NAN	LD	; (10	0C6	OR ØCD
0C6H) 0C9H) 0C8H) 0C7H)	:FF0 :FF0		ILR LMI DSM LMI			DOE DOE	IRW	adl			K1 K1 K0 K1		Memw Memw				EXT EXT					DBY	nan Nan Nan Nan		JCR(0C9+ JCR(0C8+ JCR(0C7+ JCC(127+	1); 1);	B, D,
(OCDH) (OCCH)	:FF0		acm Lmi		rcb R33		IRW				K1 K1		NOP				EXT						nan Nan		JCR (OCCH JCR (OC8H		PUSH PS
(1	1	1	 ED2	_	1	MEMR	1	1	1	1	1	1	1	1	1		0	1′5	 ; [EFRULTS
GRO	UP 1		-		4 U8		 F	'ROM					 P								1 116				PROM U4		
GRO	Pl V	Rom I	U7 V	PROI V	¥	٧						٧					Y	γ						۷		. .	
• GRO • •	Pl V	Rom I	U7 V	PROI V	¥	٧					V '	٧					Y	γ					V	۷			
GRO	PI V 8-7,	rom , 6-5.	U7 V 4-1	Proi V 8-6,	V 5-1	V 8, 	7,	6,	5,	4,	V 3-1	V 8, 	75,	4,	3, 	2,	¥ 1 	γ 8, 	7,	6,	5, 	4,	V 3-1	۷ 8,			COMMENT
ADDR ADDR (117H) (116H)	PI V 8-7. F0 :FF0 :FF1 :FF0	ROM , 6-5. FI 	U7 , 4-1 FGP LMI LDI DSM	PROI V 8-6, IMB	RGP R22 RFF R44	V 8, DOE 	7, IRW IRW	6, ADL ADL	5, FRW 	4, ED1 ED1	V 3-1	9 8, IER	75,	4,	3, 	2,	¥ 1 	γ 8, 	7,	6,	5, IST	4, DBY 	V 3-1 CS NRN AN NAN	ү 8, LD 	71	* (WI M

EJECT; *

	PF	Rom	U7	PRO	1 US	ю.		PROM	02		U		P	rom	U5		U	U		PRO	1 U6		U	I U.,	PROM U4	U	
																									71	7	
						DOE	IRW	ADL		ED1	KS		SWPA	NC2	NC1	CCR	EXT		LD2	SJM	IST	DBY) ac	*	COMMENT
048H)			NOP		RFF		IRW				K1						EXT				IST		NAN		JZR06	į	NOP
	FFØ	hcz	-	IFF	-	1	1	1	1	ED2	-	1		1	1	1	1								1′5	;	Defrult
GRO					H, 4 118			PPOM	112				Ρ	POM 1	115					PPON	116				Prom U4		
	۷		V	٧	V	۷					¥	٧					¥	۷					Y	٧-		۷	
																									AC		COMMEN
49H)											K1							rre							JCC (0894) 189 @ GP 21		
								1	1	ED2	-	1	Memr	1	1	1	1	1	1	1	1	1	-	0	1′5	;	Defaul
ECT;	 ⊮ 1F	 1:	RST							ED2	_	1				1	1	1								;	DEFRUL
iect; groi	JP 1F PR V): 2014	RST U7	 PR01	1 US	γ		PROM	U2		V		 P	ROM I			V			PROP	1 U6		Y		Prom U4		DEFRUL
ECT/ GROU	JP 1F PR V): 2014	RST U7	 PR01	1 US	γ		PROM	U2		V		 P	ROM I			V			PROP	1 U6		Y		Prom U4		DEFRUL
ECT/ GRO	JP 1F PR V 8-7,): (0M 6-5,	RST U7 V , 4-1	PR01 V 8-6,	1 U8 V 5-1	γ 8, 	7,	PROM 6,	U2 5,	4,	V 3-1	V 8,	 P	ROM 1	U5 3,	2,	V 1	V 8,	7,	PR0† 6,	1 U6 5,	4,	V 3-1	 γ- 8,	Prom U4 1	Υ	COMMEN
JECT; GROU	JP 1F PR V 8-7, FF0 FF0 FF0 FF0 FF0 FF0 FF0	 :0M 1 6-5, FI 	RST U7 V .4-1 DSM LMI LDI ALR DSM LMI	PR01 V 8-6, IMB	1 U8 V 5-1 R33 RFF R44 R33 R33 RFF	V 8, DOE DOE	7,	PROM 6,	U2 5,	4,	V 3-1	V 8,		ROM 1	U5 3, NC1	2, 	V 1 EXT EXT	V 8,	7,	PR0† 6,	1 U6 5, IST	4, DBY DBY DBY DBY DBY DBY		 γ- 8,	Prom U4 1	 *;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	co

к. К																											
k k																											
	JP 1	B : 1	MOV I	R, Aj	RLC	; RI	9L)	STR	6 N	10V I	1. Ai	AD La	ACI	; S	UI;	SBI.	A	NIG	XRI;	06	(I)	CPI	MV	IA			
k K	P	'rom I	17	PROM	118		Ĩ	PROM	112				P	rom	115					PROP	116			F	rom U4		
k	٧		V	¥	V	•												•					•	۷		-9	
k	8-7	5 6- 5	, 4-1	8-6,	5-1	8,	7,	6,	5,	4,	3-1	8,	75,	4,	3,	2,	1	8,	7,	6,	5,	4,	3-1	8,	71		
* * Addr *	F0	FI	FGP	IMB	rgp	DOE	IRW	ADL	FRW	ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	*	COMME
(04BH) : «	FF1		ILR		RCC						K1												NAN	LD	; Mov I	r, A;	ARIT
(012H) :					RCC		700				KØ												AN		JCC (ØC2)		RLC
(0C2H) : «	:++C		ILR		RCC		IRW				K1						EXT				IST		an		JZR06	i	
(01 3H) : «	FFC	STC	Alr		rcc		IRW				KØ						EXT				IST		AN		JZR07	į	ral
01EH) :	FFØ	ł	LMI		R33		IRW				K1						EXT	RRE					NAN		JCC (12E)	H);	
: (061H) :	:FF0	SCZ	AIA		REE						KM					CCR	EXT						AN		JCR (060)	H);	MOV ADI
(060H) : 	:FF0	l	ILR		RCC			ADL			K1												NAN		JZR08; (1	BELC) W)
* (063H) :	:FFC	: SCZ	AIA		REE						КM					CCR	EXT						AN		JCR (062)	HD;	ACI
(062H) :	:FF0	I	ILR		RCC			adl			K1												NAN		JZR08; (1	SELC))
* (065H) ;	FFØ	I SCZ	ATA		REE						KNM					CCR	EXT						NCN		JCR(064)	H);	รแก
(064H) :			ILR		RCC			adl			K1												NAN		JZR08; (E		
* (067H) ;	FFC	: SCZ	818		REE						KNM					CCR	FXT						NCN		JCR(066H	Đ;	SBI
(066H)			ILR		RCC			ADL			K1												NAN		JZR08; (E		
: (069H) :	CEO	CP7			REE						ИM					cen	CUT						004		100/0/00	<u>к.</u>	0417
.063H): (068H):			ILR		RCC			ADL			KM K1					CCR							CS1 NAN		JCR (068) JZR08; (8		
e An an																											
(06BH) : (06AH) :			ILR		ree RCC			adl			KNM K1					CCR	EXI						CS1 NAN		JCR (06AH JZR08; (E		
ĸ																											
(06DH) ; (06CH) ;			ORI ILR		ree RCC			ADL			KM K1					CCR	EXT						CS1 N ri n		JCR (06C) JZR08; (E		
.060n7: «		I	ILK.		KUU			ΠVL			ΝT												HELEN		JEKØØ) (E	CLU	WI 7
(06FH) :			ILR		RCC		IR₩				K1						EXT						NAN		JCR (06EH		
(06EH) : *		. SCZ	AIA		RFF			adl			KNIR												NCN		JZR08; (E	XELO	H)
* (008H) : *			LMI		R44		IRW				KD						EXT				IST	DBY	AN		JZR06;		
(07FH) :	FF1		LDM		ree		IRW				KD						EXT				IST		AN		JZR06	;	MVI A

(104H):FF0 LMI R44 KD NSTAT NC2 NAN JFL(112H); (@ GP 11) FF0 HC2 - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 - 0 1'S ; DEFAULTS

signetics

*

*------

EJECT; * * * * GROUP 1C; MOV M, R; WHERE R = A, B, C, D, E, H, L. ж PROM U4 * -----V V-----V * 8-7, 6-5, 4-1 8-6, 5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7--1 * ___ --- --- --- ------ --- --- --- --- --- ---* * ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD AC * COMMENTS SJM NAN JCC(12CH); MOV M.R (04CH):FF0 LMI R22 K1 EXT RRE (12CH):FF0 ILR R33 IRW K1 NAN JPX(120H); (12FH): NOP RFF IRM (12EH):FF1 D5M R44 D0E ADL ED1 K0 MEMW EXT NAN JCR(12EH); R=C, E, L, A dby NAN JCR(121H); (@ GP 0C) K1 K0 EXT NOP RFF IRW NAN JCR(12AH); R=B, D, H (12BH): Memw Memw (12AH):FF1 DSM R44 DOE ADL dby NRN JCR(129H); R44 DOE (129H):FF1 DSM CCR EXT dby an JCR(128H); NSTRT dby an (128H):FF1 LMI R44 K1 JCC(088H); (088H):FF1 LMI R44 ADL IST DBY AN K1 JZR07, - --- --- --- --- --- --- --- ---- --- --- ---FF0 HC2 - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 1 - 0 1'S ; DEFAULTS * * GROUP 1D: MOV R1, R2; WHERE R1 = B, D, H; AND R2 = C, E, L. * ж PROM U7 PROM U8 PROM U2 PROM U5 PROM U7 PROM U8 PROM U2 PROM U6 PROM U4 * ----V V----V * 8-7, 6-5, 4-1 8-6, 5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7---1 * --- --- --- --------___ ___ ___ ### ### * ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD AC * COMMENTS RRE NAN JCC(10DH); (04DH):FF0 CSRILR R33 K1 (100H): F5 R33 IRW ED1 KD NC1 EXT RRE IST NAN JZR06 ; * FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 - 0 1'S ; DEFAULTS

* * * GROUP 1E: EI (ENABLE INTERRUPTS) *
 PROM U7
 PROM U8
 PROM U2
 PROM U5
 PROM U6

 V------V
 V-------V
 V--------V
 V--------V
 V-------V
 V--------V
 V-------V
 V-------V
 V-------V
 V-------V
 V-------V
 PROM U7 PROM US PROM U2 PROM U6 PROM U4 * -----Y Y-----Y * 8-7.6-5.4-1 8-6.5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7---1 * * - --- --- ---------- --- --- --- --- --- --- ---* ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD AC * COMMENTS *-(04EH):FF0 NOP RFF IRW NRN JCC(13EH); (@ GP 1F) K1 IER EXT --- --- --- -- ------ ----*-FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 - 0 1'S ; DEFRULTS * * * * * * * GROUP 1F: DI (DISABLE INTERRUPTS) * PROM U6 * PROM U4 * V-----V V-----V V-----------V V-----V 8-7,6-5,4-1 8-6,5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7---1 * * --- --- --- ----* ADDR F0 FI FGP IMB RGP DOE IRW ADL FRW ED1 KS IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD AC * COMMENTS - -- --- --- --- --- --- --- --- --- --- --- --- ---*---- --- --- -RFF IRW RFF IRW R44 A (04FH):FF1 NOP K1 IER EXT CS0 JCC(13FH); DI NOP (13FH): K1 EXT NAN JCR(13EH); ADL (13EH):FF1 LMI K1 SJM DBY AN LD JPX ; * Previous 2 inst. Are a fetch identical to 007 and 006, except for the absence of "ist" to prevent interrupts. * FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 - 0 1/S ; DEFRULTS GROUP 20: DAR (DECIMAL ADJUST ACCUMULATOR) PROM U7 PROM U8 PROM U2 PROM US PROM U6 PROM U4 * sk: 8-7,6-5,4-1 8-6,5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7--1 sk: ------------- --- --- --- --- --- --- --- ---* ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD AC * COMMENTS NAN JCC(0A0H); DAA (050H);FF1 ILRACM RCB K1 ĸø JCC(0B0H); (0A0H);FF0 SCZ AIA 199 RFF 6N NC1 JCR(0B1H); (080H):FF0 ORM RBB KØ NC2 CSØ ED1 K1 NC1 K0 NC2 SJM AN JCE(0R1H); AN LD : (TO 029 (0B1H):FF0 SCZ ILR RCC (081H):FF0_SU2_ILR RCC (081H):FF1 LDI_IBB_RFF AN LD ;(TO 028 @ GP 01) FF0 HC2 - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 1 - 0 1'5 ; DEFAULTS

signetics

EJECT;

* * GROUP 21: CMC (COMPLIMENT CARRY)

*												•	rom							M U6				Prom U4		
	•		•	•	•	•				•	•					•	•					•	•	71	۰¥	
* * * ADDR	50	51	500	TMD	DCD		 T Diji	 0NI	 	ve		CUDO		 NC4		 EVT				 1CT		re	1.0	RC		COMMENTS
* HDDK *			CAS		RFF		18.M															 NAN		JCC(151H		
(151H)		STC			RFF		IRW			K1						EXT				IST		NAN			; ;	นาน
*				IFF		_	-		 		_			-	-	-	1	1	1	1	1	-	0	1'5	 ;	DEFAULTS

EJECT

* * * *

*

*

:				PROM US						н		Rom			и.		PROM					PROM U4 V		
				үү 8-6, 5-1																				
addr	FO	FI	FGP	IMB RGP	 DOE	IRW	adl	 FRW	 ED1					EXT	RRE	LD2	sjm	IST	DBA	CS	LD	AC *	• Com	MENT
052H)	 :FF0		DSM	R44						к0	 		 						DBY	NAN		JPX(055H);	ARI	TH M
055H)	:FF0		LMI			IRW				К1				EXT						NAN		JCR(054H);		
054H)			LMI				ADL			K1									DBY	NAN		JCC(094H);		_
094H):	FFØ		ILR	RCC						K1										NAN		JPR(0E0H);	(RON	= E
0E1H)	FFØ	507	ATA	RFF						KM			CCR	EXT						AN		JCR(0E0H);	ADD	M
0E0H)			SDR					FRW		¥0	NSTAT							IST		AN		JZR06;		
0e3h)	FFC	SCZ	AIA	RFF						KM			CCR	EXT						AN		JCR(0E2H);	ADC	M
0E2H)	FF1		SDR	RCC				FRW		KØ	NSTAT							IST		AN		JZR 9 6;		
0E5H)	FFØ	SCZ	AIA	RFF						KNM			CCR	EXT						NCN		JCR(0E4H);	SUB	M
0E4H)	FF1		SDR	RCC				FRW		K0								IST		AN		J ZR06 ;		
0E9H):	FFC	SCZ	AIA	RFF						KNM			CCR	EXT						NCN		JCR(0E8H);	SBB	M
0e8h)	FF1		SDR	RCC				FRW		KØ	NSTRT							IST		AN		JZR06;		
0E7H)	FFØ	SCZ	F5	RFF						КM			CCR	EXT						C51		JCR(0E6H);	RNA	M
0E6H)	FF1		SDR	RCC				FRW		KØ	NSTAT							IST		AN		JZR06;		
0ebh)	FFØ	SCZ	XNI	RFF						KNM			CCR	EXT						CS1		JCR(ØEAH);	XRA	M
0eah)	FF1		SDR	RCC				FRW		КØ	NSTAT							IST		AN		JZR06;		
(HDB)	FFØ	SCZ	F6	RFF						KM			CCR	EXT						CS1		JCR(ØECH);	orn	M
	FF1		SDR	RCC				FRW		KØ	NSTAT							IST		AN		JZR06;		

*																										منه درن منه ها ها دره وه دل ه ا
*	FF0	HCZ	-	IFF	-	1	1	1	1	ED2	-	1	Memr	1	1	1	1	1	1	1	1	1	-	0	1′5 i	DEFAULTS

EJECT.

GROUP 23: LDAX, MOV A M. PROM U7 PROM U8 PROM U2 PROM U5 PROM U6 · PROM U4 * V-----V V----V V------8-7, 6-5, 4-1 8-6, 5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7--1 -------___ ___ ___ ___ ___ ___ ___ ___ ___ * ADDR FO FI FGP IMB RGP DOE IRN ADL FRN ED1 KS IER SWPA INC2 INC1 COR EXTIRRE LD2 SJM ISTIDBY CSILD AC * COMMENTS --------(053H):FF0 LMI R33 IRW (0F3H): NOP RFF IRW (0F2H):FF0 D5M R44 ADL nan JCC(0F3H); Nan JCR(0F2H); K1 ext rre K1 EXT ADL dey nan KØ JCR(0F1H); (0F1H):FF1 LDI REE КM EXT AN JCR(0F) IST DBY AN JZR06; JCR(0F0H); (OFOH):FF1 LMI R44 K1 NSTAT - --- ---- --- --- --- --- ---- ----*---- --- --- ---FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 1 - 0 1'S ; DEFRULTS GROUP 27: HLT (HALT) * PROM U6 PROM U4 ----V V-----8-7, 6-5, 4-1 8-6, 5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7---1 ---------* ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD AC * COMMENTS (057H): NOP RFF (056H): NOP RFF K1 EXT NAN JCR(056H); HLT K1 HLTA ist nan Jzro1; * FF0 HC2 - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 - 0 1′5 ; DEFAULTS

۷ 8-7, 6-	• •		Y								rom (ш	,,		PROM					rom U4 '	
	-5,4-18	-6, 5-1	8,						•											•	•		/
ADDR FO FI	FGP I	MB RGP	DOE	IRW	adl a	FRW	ED1	KS	IER	SWPR	NC2	NC1	CCR	EXT	rre	LD2	SJM	IST	DBY	CS	LD	ac	* comment

Signetics

(OBFH) (OBEH)	:FF0		LMI DSM		R99 R44 R44			ADL			KM KØ K1		IOR IOR			CCR	EXT					DBY DBY	nan Nan		JCR(obeh obeh obeh	Ð	IN
(088H) (08DH) (08CH)	FF1		LMI LDI LMI		REE R44			ADL			KM K1		IOR				EXT					DBY	RN			ØBCH		
0B9H) 0B8H)	:FFØ		LMI ILR		R99 RCC						KM K1		NSTAT			CCR	EXT						nan Nan		JCR(0B8H 0BRH	D;	out
08ah) 087h) 086h)	:FF1		dsm Lmi Lmi		R44 R44 R44			adl. Adl			KØ K1 K1		IOW IOW			CCR	EXT					dby Dby Dby				1087h 1086h 17;		
k k k				IFF	 -	1	1	1	 1	ED2		1	MEMR	1	1	1	1	1	1	1	1	1		0	1′	5	;	DEFAULT
													IDEAT)															
		~ .		1000		A 1																						
: GROI	PF	rom I	J7	PROP			F	PROM	U2				P	rom l						111201					prom			
GRO	РГ V	ROM 1	J7 V	PROP V	1 U8 V	۷	F	PROM	U2		V	۷		Rom (-							<u>۷</u>			٧	
GRO	РІ V 8-7,	ROM (, 6-5,	J7 V 4-1	PROM V 8-6,	1 U8 V 5-1	γ 8, 	F 7,	°ROM 6,	U2 5,	 4, 	V 3-1	V 8,	P	Rom (3,	2, 	1	8,	7,	6,	5,		3-1	V 8,	7-	1		COMMENT
GROI ADDR 059H) 0F9H)	PF V 8-7, F0 :FF0 :FF1	ROM (, 6-5, FI 	J7 V 4-1 FGP ILR CSR	PROP V 8-6, IMB 	1 U8 V 5-1 RGP R33 R99	V 8, DOE 	F 7,	9rom 6, ADL	U2 5, FRW	 4, 	V 3-1 KS K1 K1	V 8,	P 75,	Rom (4, NC2	3, NC1	2, 	1	8,	7,	6,	5,		3-1 CS NAN AN	V 8, LD	7- JCC() JCR()	1 C 0F9H 0F8H	*); 5);	
GR01 ADDR 059H) 0F9H) 0F9H) 0F9H) 0F8H) 0F8H)	Pf V 8-7, F0 :FF0 :FF1 :FF0 :FF0	ROM (, 6-5, FI 	J7 V 4-1 FGP ILR	PROP V 8-6, IMB 	1 U8 V 5-1 RGP R33	γ 8, DOE	F 7, IRW IRW	°rom 6, Adl	U2 5, FRW	 4, 	V 3-1 KS K1 K1 KIR KM	V 8,	P 75,	Rom (3, NC1	2, CCR	1 EXT	8, RRE RRE	7,	6,	5,		3-1 CS NAN AN NAN NAN	V 8, LD	7- JCC() JCR() JCR() JCR() JCR()	1 0F9H 0F9H 0F8H 0F8H 0F8H	*); 5);););); (SHLD, ST
GROU ADDR 859H) 8F9H) 8F8H) 8F8H) 8F8H) 8F8H) 8F0H) 8F0H)	PF V 8-7, FO :FF0 :FF0 :FF1 :FF0 :FF1	ROM 1	J7 FGP ILR CSR LMI LMI LMI NOP	PROP V 8-6, IMB 	1 U8 	γ 8, DOE DOE DOE DOE	F 7, IRW IRW	PROM 6, ADL ADL	U2 5, FRW	4, ED1	V 3-1 K5 K1 K1 K1 K1 K1 K1	V 8,	р 75, Swpa Меми меми меми	Rom (4, NC2	3, NC1	2, CCR CCR	1 EXT EXT EXT EXT	8, RRE	7,	6,	5,	4, DBY 	3-1 CS NAN AN NAN NAN NAN NAN	9 8, LD	7- JCC() JCR() JCR() JCR() JCR() JCR() JCR() JCR()	1 1 0F9H 0F7H	*);5););();(D (););	ihld, st
GROU ADDR 059H) 0F9H) 0F9H) 0F9H) 0F9H) 0F9H) 0F9H) 0F0H) 0F0H) 0F5H)	PF V 8-7, FO FF0 FF0 FF1 FF0 FF1 FF1 FF1	FI	J7 V 4-1 FGP ILR CSR LMI LMI LMI	PROP V 8-6, IMB 	1 U8 	γ 8, DOE DOE DOE DOE	F 7, IRW IRW	Rom 6, ADL ADL ADL	U2 5, FRW	4, ED1 ED1	V 3-1 KS K1 K1 K1 K1 K1 K1 K1	V 8,	р 75, Swpa Меми Меми	Rom (4, NC2	3, NC1	2, CCR CCR	1 EXT EXT EXT	8, RRE	7,	6,	5,	4, DBY	3-1 CS NAN AN NAN NAN NAN NAN NAN	9 8, LD	7- 7- JCC(0 JCR(0 JCR(0 JCR(0 JCR(0 JCR(0 JCR(0 (Ti JCR(0	 1 0F9H 0F9H 0F8H 0F8H 0F8H 0F8H 0F8H 0F5H 0F5H	*);5););();(D (););	;HLD, ST ;ROW = F ;ROW = F
 GR04 GR04 GR04 GR04 GF04 GFFH GFFH GFFH GFFH 	PF V 8-7, FO FF0 FF1 FF0 FF1 FF1 FF1 FF1 FF1	FI	J7 FGP ILR CSR LMI LMI LMI LMI LMI LMI	PROM V 8-6, IMB	1 U8 V 5-1 RGP R33 R99 R99 R99 R99 R99 R99 R99	V 8, DOE DOE DOE DOE DOE	F 7, IRW IRW	PROM 6, ADL ADL ADL ADL	U2 5, FRW	4, ED1 ED1	V 3-1 KS K1 K1 K1 K1 K1 K1	V 8,	р 75, Swpa Меми меми меми	Rom (4, NC2	3, NC1	2, CCR CCR CCR	1 EXT EXT EXT EXT	8, RRE RRE	7,	6,	5,	4, DBY DBY DBY	3-1 CS NAN AN NAN NAN NAN NAN NAN AN	ν 8, LD	7- JCC() JCR() JCR() JCR() JCR() JCR() JCR() JCR()	 1 0F9H 0F9H 0F8H 0F8H 0F8H 0F8H 0F6H 0F6H 0F5H 0F5H 0F5H	* 	Shld

EJECT * * * GROUP 2A: MUL (MULTIPLY) OP-CODE = ED (HEX) * RESULTANT CONDITIONS * SETUP CONDITIONS * _____ * MULTIPLIER IN A-REG 16-BIT RESULT IN B & C REGS (LSB IN C) * MULTIPLICAND IN E-REG CARRY FLAG (CY) CONTAINS MSB OF RESULT * HALF CARRY FLAG (HC) IS INDETERMINATE * PROM U7 PROM U8 PROM U2 PROM US PROM U6 * PROM U4 * 8-7, 6-5, 4-1 8-6, 5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7---1 * *

																											-
ADDR	FO	FI	FGP	IMB	RGP	DOE	IR	i Adl	FRW	ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY		LD	AC	*	COMMEN
05AH)	FF1		ILR		R00						к1-												NAN		JCC (15	H) ;	MUL
15AH)	:FF1		ILR		RCC						K1												NAN		JCR(15	3H);	
15BH)	:FF1		CSR		RCC						K1				NC1								AN		JCR(15	ж);	
15DH)	:FF0	STZ	SRĤ		REE		IRV	4			K1					CCR	EXT					DBY	CN		JCR(15	ЭH);	
15CH)	:FF0	STC	AIA	102	REE						KD		NSTAT		NC1								AN		JCR(15	H);	
15EH)	:FFC	STC	SRA		REE						K1		NSTAT									DBY	CN		JCR(15	FH);	
15FH)	:FF0	STC	AIA	102	REE						KD		NSTRT		NC1								AN		JCC(16	FH);	
16FH)	:FFC	STC	SRA		REE						К1		NSTAT									DBY	CN		JCR(16	H);	
16EH)	:FF0	STC	AIA	102	REE						KD		NSTAT		NC1								AN		JCR(16	ж);	
16DH)	:FFC	STC	SRA		REE						K1		NSTAT									DBY	CN		JCR(16	ж);	
16CH)	:FF0	STC	AIA	102	REE						KD		NSTAT		NC1								AN		JCR(16	3H) ;	
L6BH)	:FFC	STC	SRR		REE						K1		NSTAT									DBY	CN		JCR(16	H);	
16AH)	:FF0	STC	AIA	I02	REE						KD		NSTAT		NC1								AN		JCR(16) ;	
169H)	:FFC	STC	SRA		REE						K1		NSTAT									DBY	CN		JCC (15);	
159H)	:FF0	STC	AIA	102	REE						KD		NSTAT		NC1								AN		JCR(15	3H);	
158H)	:FFC	STC	SRA		REE						K1		NSTAT									DBY	CN		JCC (118	3H);	
118H)	:FF0	STC	AIA	102	REE						KD		NSTAT		NC1								RN		JCR(114	H);	
114H)	:FFC	STC	SRA		REE						K1		NSTAT									DBY	CN		JCC(134	H);	
134H)	:FF0	STC	AIA	102	REE						KD		NSTAT		NC1								AN		JCC (144	H);	
144H)	:FFC	STC	SRA		ree						К1		NSTAT									DBY	CN		JCR(145	Ή);	
145H)	:FF1		SDR		R99						KØ		NSTAT										AN		JCR(146	H);	
146H)	:FF1		ILR		RCC						K1		NSTRT										NFIN		JCR(147	Ή);	
147H)	:FF1		SDR		R00						KØ		NSTAT										fin		JCR(148	H);	
148H)	:FF1		ILR		R99						К1		NSTAT										NAN		JCR(14F	H);	
14 RH)	:FF1		LDI		REE					ED1	KD		NSTAT								IST		AN		J ZR06 ;		
	FF0	HCZ		IFF		1	1		1	ED2		1	MEMR	1	1	1	1	1	1	1	1	1		0	1′5	;	DEFAUL

* GROUP 2B: LHLD (LOAD H & L DIRECT), LDA (LOAD A DIRECT)

:		rom			M U8			Prom					-	rom (PROF					PROM U4		
:	•		-	•	•								75,					•					3-1	-	71	,	
addr	FO	FI	FGP	IMB	RGP	DOE	IRW	adl	FRW	 ED1	KS	 IER	SWPA	 NC2	NC1	CCR	ext	RRE	LD2	SJM	IST	DBY	CS	LD	AC	* CO	MMENTS
05BH)	:FF1		CSR		R33						K1							RRE					NAN		JCC (OABH)	; LHL	D, LDF
(ABH)			LDI		RFF			001			КМ						EXT						AN		JCR (ORAH)		
orani) Ordh)				IFF	rdd RBB			adl			K1 KM				NC1		EXT			SJM			nan Nan		JCR(0ADH) JCR(0ACH)		
JACH)			LMI	1.1	RDD			ADL			К1				HOL		Len i			2011		DBY			JPX(0A0H)		W = A)
																									(T0 0AL	e or	0A3)
(heh)			LMI		RDD						K1											DBA			JCR(0A9H)		LD
0 A9H) 0A8H)	-		F5		R33			ADL			KM K1			NC2		CCR	EXT	RRE				NDU	NĤN		JCR (0ASH)	-	
onon) OAFH)			LMI LDI		R44 RFF			nvL			КШ						EXT			SJM		DBY	AN		JCR(0AFH) JCC(03FH)	•	GP ØF)
oa3h)	FF1		LDI		REE						KM						EXT						AN		JCR (0R2H)	; LD	R
0 R 2H)	:FF1		LMI		R44			adl			K1											DBY	AN		JCC (132H); (@	gp (or)
	FF0	HCZ		IFF		1	1	1	1	ED2		1	MEMR	1	1	1	1	1	1	1	1	1	_	0	1′5	; DE	FAULTS

- * * *

EJECT;

t	PF	(0M)	U7	PRO	1 U8		ł	Rom	02				P	2014 1	J5					PRO	M U6			·	prom U4	
																									71	-¥
													SMPA							sjm	 IST	 DBY	CS	LD	AC	* comment
05CH) ;			DSM		 R44						кө									SJM		DBY	NAN		JCC (09C)	1); POP
09CH)			LMI		R 33		IRN				K1						EXT					DBY	AN		JPX(085)	(); (T 0 08 5)
0 65 H) :			NOP		RFF		IRN				K1						EXT						NAN		JCR(084	
0B4H):	FF1		LMI		R33			ADL.			K1											DBY	AN		JCR(0B3H	
0B3H) :	FF1		LDI		RFF						KM						EXT.						AN		JCR(082)	
0B2H) :	FF1		LMI		R44			ADL			К1											DBY	AN			1); (ROW = A XA5 OR (2A7)
0A5H) : 0A4H) :			LDI NOP		rff Rff						KM K1		NSTAT		NC1		EXT						rn Nan		JCR(0A4H	(); POP B, D, (); (ROW = 8
00407			NUT		KEE						ΝL		0200										141 164			085 OR 086
ØB4H):	FF1		SDR		R00						KØ		nstat								IST	DBY	AN		JZR06	; pop b
085H) :	FF1		SDR		R11						K0		NSTAT								IST	DBY	AN		JZR06	; pop d
			FUK	POP	IN	IST. IONIC	HE OP(X.	u- Adc	-30	5	U-3(REGISTI Ø ENT	af Re	ROO RAY GIST	1 Er	ari Re(RAY 2 GISTE	2 Er	(2 [~] 1	KEDPI	2011	YELY:			
					POP POF POF	B	([21 21 21		3E 2E LE	-	0 5 A			0 (8 1 (1 2 ()	})))		0 (C) 1 (E) 2 (L))							
:	FF1	SCZ	LDI		pop Pop Pop	B	() [[21 21 21		3E 2E LE	KM	0 5			1 ([3))) [) [)		1 (E) 2 (L))							(); pop psw
(087H) (086H)			NOP		Pop Pof Pof Ree RFF	B D H	() [[21 21 21	: ; ;	3E 2E LE	ĸm	0 5 A			1 ([3))) [) [)		1 (E) 2 (L))	IST				BLE		POP PSW.)
087H) 086H) 			NOP		Pop Pof Pof Ree RFF	B D H	([[[21 21 51	FRW	3E 2E LE	KM K1	0 5 A			1 ([2 () 	3))))	EXT	1 (E) 2 (L)))				e ena Nan	BLE	5 PR1 FOR JZR06	; ;
087H) 086H) GROU	 FF0 IP 21 PF	HCZ	NOP STC U7 V	IFF (SET PROF V	POP POF POF REE RFF CARR 1 U8	В D H 1	 1 	 1 	FRW 1	3E 2E LE ED2	KM K1 	0 5 A 1 	NSTAT MEMR	 1	1 (I 2 () 1 1	3))) D 1	EXT 1	1 (E) 2 (L) 1)	 1	1	1	e ena Nan 	BLE:	5 PR1 FOR JZR06	; ; ; defrult
087H) 086H) GROU	 FF0 IP 20 Pf V 8-7,	HCZ): : : 6-5.	NOP STC U7 V	 IFF (SET PROT V 8-6,	POP POF POF REE CARF 1 U8 	(Y) Y Y Y 	 1 7,	 1 	5,	3E 2E LE ED2 4,	KM 	0 5 A 1 V 8, 	NSTAT MENR PI 75,	 1 2014 L 4,	1 ([2 () 1 	3))) 1 1 2, 	EXT 1 	1 (E) 2 (L) 1 8, 	 1 7,	1	1 1 5,	4,	E ENA NAN 	BLE: 0 8,	5 PR1 FOR JZR06 1'5 9R0M U4 71	; ; ; ; defrult
087H) 086H) GROU	FF0 PF 9 9 F0 	 HCZ): : 6-5 FI	NOP STC U7 V , 4-1	IFF (SET PROI V 8-6, IMB	POP POF POF REE RFF 	Y) Y B, Y) Y B, DOE		 1 ROM 6, 	U2 5, FRW	3E 2E LE ED2 4, ED1	KM K1 - - - - - - - - - - - - -	0 5 A 1 V 8, IER	NSTAT MENR PI 75,	 1 NC2	1 (I 2 () 1 3, NC1	3))) 1) 1 2, CCR	EXT 1 V 1 V 1 V 1 V	1 (E) 2 (L) 1 8, 	 1 7,	1	1 1 5,	4,	E ENA NAN 	BLE: 0 8,	5 PR1 FOR JZR06 1'5 9R0M U4 71 AC	; ; ; defrult
087H) 086H) 	FF0 PF 9 9 F0 	 HCZ): : 6-5 FI	NOP 	IFF (SET PROT V 8-6, IMB	POP POF POF REE CARR 1 U8 S-1 RGP RFF	(Y) V V V DOE	 1 7, IRW	 1 *ROM ADL 	U2 5, FRW	3E 2E LE ED2 4, ED1	KM K1 - - - - - - - - - - - - -	0 5 A 1 1 8, 1 ER	NSTAT Menr Pr 75, Swpa	20M L 4, 	1 (() 2 () 1 1 3, NC1	3))) () 1 1 2, CCR	EXT 1 	1 (E) 2 (L) 1 8, 	 1 7,	1	1 1 5,	1	E ENA NAN 	BLE: 0 8,	5 PR1 FOR JZR06 1'5 9R0M U4 71	; ; ; ; defrult

:	. Pl	Rom	U7	PROF	1 US		I	PROM	U2				P	rom I	.15					PRC)M U6			, F	PROM U4 V		
																									1		
						DOE		ADL	FRW	ED1	KS			NC2	NC1	CCR	EXT	RRE	LD2	SJM	 1 IST		CS	LD	AC	* 0	OMMEN
05EH);			DSM		 R44						кø										1	DBY	NAN		JCC (OCEH)	;	
OCEH) :	FF1		LMI		R22		IRW				K1						EXT						NAN		JPX(0C0H)	; ; (R	9W = 1
:												•								(T0	OCB'	0D1)3, 009 , 0		
OCBH):			NOP		RFF		IRN				K1						EXT						NFIN		JCR(0CAH)		
(0CAH) ; ;	FF1		LMI		R44			adl			K1											DBA	AN		JPR(000H) (T0 000		
(ODDH) :	FF1		IDT		RFF						КМ						EXT						RN		JCR(0DCH)		
ODCH)					RDD						K1												AN		JCR(0DEH)		
(00FH) :		STZ			RFF						KM						EXT						AN		JCR(0DEH)		
ODEH):			NOP			DOE			FRW		K1		MEMU										NAN		JLL(0F4H)		0 ØF7
0F7H):			LMI			DOE		-			K1		MEMW				EXT					DBY			JCR(ØF6H)	j	
0F6H):	:++1		LMI		R44			ADL			K1											DBY	HN		JZR07;		•
0D1H):	FF1		LDI		RFF						KM						EXT						AN		JCR(0D0H)	; M	OVBI
0D0H):	FF1		SDR		R00						KØ		NSTAT		NC1						IST		AN		JZR06;		
0D7H);	EE4		LDI		RFF						КM						EXT						GAL			. M	0U C I
юран). Юр6Н):			SDR		rff RØØ								ыстот	Neo			EAI				тст		AN		JCR(0D6H)	<i>i</i> 11	UV U
000n/.			DUR		ROO						KØ		NSTAT	NCZ							IST		AN		JZR06;		
003H):	FF1		LDI		RFF						КM						EXT						AN		JCR(0D2H)	; M	OVDI
0D2H) :	FF1		SDR		R11						KØ		NSTAT		NC1						IST		AN		JZR06;		
009H) :	FF1		LDI		RFF						KM						EXT						AN		JCR(008H),	· M4	0U E 1
(0D8H) :			SDR		R11						KØ		NSTAT	NC2			LUI				IST		AN		JZR06;	/ IN	JY E 1
														NOL							• •				02100/		
(005H) :	:FF1		LDI		RFF						КM						EXT						AN		JCR(0D4H);	; MK	DV H R
(0D4H) :	:FF1		SDR		R22						K0		NSTAT		NC:1						IST		AN		J ZR06 ;		
(ODBH) :	FF1		LDI		RFF						КM						EXT						BN		JCR (ODAH);	: MC	ועה
(00011) (00011)			SDR		R22						KØ		NSTAT	NP2							IST		AN		JZR06;	, 110	/r ⊑ I
						ote (FOR (GROUP	20			io api	PLIES		IN 1	гыо н	CRSES	5			101				V21100/		
:	FF0	HC _Z	-	IFF	-	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1	-	0	1′5 ;	DE	EFAU

.

*

	Pf	Rom	U7	PROP	1 U8		F	ROM	U2				P	rom (J5					PRO	M U6				prom U4		
																									71		
addr	FO	FI	FGP	IMB	RGP				FRW			 IER	SWPA	NC2	 NC1	 CCR	EXT	 RRE	 LD2	 SJM	 IST	dby	CS	LD	AC	*	COMMENT
(SFH)	FFØ		CMA		REE		IRW				K1						EXT				IST		N a n	•	JZR06	 ;	CMA
													MEMR						1	1	1	1		0	1′5	;	DEFRULT
									Cond: 	ITIO A-R									SULTA		Condi 		45 				
							DIV	'IDE	ND II									D I ' CAI	/ISOF)er R_in Flag	IN B- A-RE (CY)	-reg :g (1) coi		S LS	D) SBOFQU INS1	OTI	ent
				PROM V	I U8	V	DIV	'IDE 'Rom	ND II	N C-I	REG	V		Rom L			V	di' Cai Hri	/ISOF RRY F _F CF)er R in Flag Arry Proi	IN B- R-RE (CY) FLAC	-REG :G (1) COI } (H	NTAIN C) CO	is lis Ntri I	sb of Qu		ENT
	٧		V	۷	V	۷	DIV F	rom	ND II	N C-I	REG V	-						DI' Cai Hai Y	/150F RRY F _F Cf	Xer R In Flag Arry Proi	IN B- R-RE (CY) FLRC 1 U6	-REG (0) (0) (1) (1) (1)	NTAIN C> CO	is ly NTR: Vy	sb of Qu Ins 1 Prom U4	-V	ENT
	V 8-7,	6-5	V 4-1	V 8-6,	V 5-1	V 8, 	DIV F 7,	'IDE 'ROM 	ND II U2 5,	4,	REG V 3-1	8, 	75,	4,	3,	2, 	1	DI' CAI HAI V 8,	/150F RY F _F Cf 7,)er In Flag Arry Proi	IN B- R-RE (CY) FLAC 1 U6 5,	-REG :G (1) COI :G (H :G (H)) :G (H :G (H)) :G (H :G (H)) :G (H) :G (H)	vtain :> CO y 3-1	is L9 NTR: V 8,	sb of QU INS 1 PROM U4	-V	
ADDR 071H)	V 8-7, F0 	6-5. FI	V 4-1 FGP LDI	V 8-6, IMB IBF	S-1 RGP REE	V 8, DOE	DI\ F 7. IRW	'IDE 'ROM 	ND II U2 5,	4,	REG 3-1 KS KØ	8, 	75,	4, NC2 NC2	3, NC1	2, CCR 	1 EXT	DI' CAI HAI V 8,	/150F RY F _F Cf 7,)er In Flag Arry Proi	IN B- R-RE (CY) FLAC 1 U6 5,	-REG :G (1) COI :G (H :G (H)) :G (H :G (H)) :G (H :G (H)) :G (H) :G (H)	VTAIN C) CO 3-1 CS AN	IS L9 NTR: V 8, LD	SB OF QU INS 1 PROM U4 1 1 AC JCC(171	-V * H);	COMMENT
ADDR 071H) 171H)	V 8-7, F0 FF1 :FF1	6-5. FI	FGP LDI CSR	V 8-6, IMB IBF	 5-1 RGP REE R00	V 8, DOE	DIV F 7,	'IDE 'ROM 	ND II U2 5,	4,	REG 3-1 KS KØ K1	8, 	75, SWPA	4, NC2 NC2	3, NC1 NC1	2, CCR 	1	DI' CAI HAI V 8,	/150F RY F _F Cf 7,)er In Flag Arry Proi	IN B- R-RE (CY) FLAC 1 U6 5,	-REG :G (1) COI :G (H :G (H)) :G (H :G (H)) :G (H :G (H)) :G (H) :G (H)	VTAIN C) CO V 3-1 CS AN AN	IS L9 NTR: V 8, LD	58 OF QU INS 1 PROM U4 71 AC JCC(171 JCR(170	-V *	COMMENT
ADDR 071H) 171H) 170H)	V 8-7, F0 :FF1 :FF1 :FF0	6-5. FI 	FGP LDI CSR CMR	V 8-6, IMB IBF	V 5-1 RGP REE R00 RCC	V 8, DOE	DI\ F 7. IRW	'IDE 'ROM 	ND II U2 5,	4,	REG V 3-1 K5 K0 K1 K1	8, —— IER	75, SWPA 	4, NC2 NC2	3, NC1	2, CCR 	1 EXT	DI' CAI HAI V 8,	/150F RY F _F Cf 7,)er In Flag Arry Proi	IN B- R-RE (CY) FLAC 1 U6 5,	REG () COI () COI () (H) 4, 0BY	VTAIN C) CO V 3-1 CS AN AN AN	IS L9 NTR: V 8, LD	SB OF QU INS 1 PROM U4 71 AC JCC(171 JCR(170 JCR(174	-V * H); H);	Comment
ADDR 071H) 171H) 170H) 174H)	V 8-7, F0 FF1 FF1 FF0 FF0	6-5. FI 	FGP LDI CSR ILR	V 8-6, IMB IBF	V 5-1 RGP REE R00 RCC R00	V 8, DOE	DI\ F 7. IRW	'IDE 'ROM 	ND II U2 5,	4,	REG V 3-1 KS K0 K1 K1 K1	8, —— IER	75, SWPA NSTAT NSTAT	4, NC2 NC2	3, NC1 NC1	2, CCR 	1 EXT	DI' CAI HAI V 8,	/150F RY F _F Cf 7,)er In Flag Arry Proi	IN B- R-RE (CY) FLAC 106 5, 157 	REG (COI) (H) (H) (H) (H) (H) (H) (H) (H) (H) (H	VTAIN C) CO V 3-1 CS AN AN NAN	IS L9 NTR: V 8, LD	SB OF QU INS 1 PROM U4 71 JCC(1741 JCR(1724 JCR(1724 JCR(1724	-V *	Comment DIV
ADDR 071H) 171H) 170H) 174H) 172H)	V 8-7, FF1 FF1 FF1 FF0 FF0 FF0	6-5. FI 	FGP LDI CSR ILR ALR	V 8-6, IMB IBF	V 5-1 RGP REE R00 RCC	V 8, DOE	DI\ F 7. IRW	'IDE 'ROM 	ND II U2 5,	4,	REG V 3-1 K5 K0 K1 K1	8, —— IER	75, SWPA NSTAT NSTAT NSTAT	4, NC2 NC2	3, NC1 NC1 NC1	2, CCR 	1 EXT	DI' CAI HAI V 8,	/150F RY F _F Cf 7,)er In Flag Arry Proi	IN B- R-RE (CY) FLAC 106 5, 157 	REG () COI () COI () (H) 4, 0BY	VTAIN C) CO V 3-1 CS AN AN NAN	IS L9 NTR: V 8, LD	SB OF QU INS 1 PROM U4 71 JCC(1741 JCR(1720 JCR(1721 JCR(1750	-V * -);; H);; H);;	Comment DIV (Shift)
ADDR 071H) 171H) 170H) 174H) 172H) 172H)	V 8-7, FF1 FF1 FF1 FF0 FF0 FF0	6-5. FI 	FGP LDI CSR ILR ALR	V 8-6, IMB IBF	V 5-1 RGP REE R00 RCC R00 R00	V 8, DOE	DI\ F 7. IRW	'IDE 'ROM 	ND II U2 5,	4,	REG 	8, IER	75, SWPA NSTAT NSTAT	4, NC2 NC2	3, NC1 NC1 NC1	2, CCR 	1 EXT	DI' CAI HAI V 8,	/150F RY F _F Cf 7,)er In Flag Arry Proi	IN B- R-RE (CY) FLAC 106 5, 157 	REG (COI) (H) (H) (H) (H) (H) (H) (H) (H) (H) (H	ntain 	IS L9 NTR: V 8, LD	SB OF QU INS 1 PROM U4 71 JCC(1741 JCR(1720 JCR(1721 JCR(1750	-V + H);; H); H); H);	COMMENT DIV (Shift) (Roh=16)
ADDR 071H) 171H) 170H) 174H) 172H) 175H) 162H)	V 8-7, F0 FF1 FF1 FF0 FF0 FF0 FFC FF1	6-5. FI SCZ STC	FGP LDI CSR CMR ILR ALR ALR	V 8-6, IMB IBF	V 5-1 RGP REE R00 RCC R00 R00	V 8, DOE	DI\ F 7. IRW	'IDE 'ROM 	ND II U2 5,	4,	REG 	8, IER	75, SWPA NSTAT NSTAT NSTAT	4, NC2 NC2 NC2	3, NC1 NC1 NC1	2, CCR 	1 EXT	DI' CAI HAI V 8,	/150F RY F _F Cf 7,)er In Flag Arry Proi	IN B- R-RE (CY) FLAC 106 5, 157 	REG (COI) (H) (H) (H) (H) (H) (H) (H) (H) (H) (H	ntain 	IS L9 NTR: V 8, LD	SB OF QU INS 1 PROM U4 	-V * H);; H); H); H); H); H);	COMMENT DIV (SHIFT) (ROW=16) R 163) (ROW=17)
ADDR 071H) 171H) 170H) 172H) 175H) 162H) 173H)	V 8-7, FF1 FF1 FF1 FF0 FF0 FF1 FF0 FF0	6-5. FI SCZ STC	FGP V 	V 8-6, IMB IBF	V 5-1 RGP REE R00 RCC R00 RCC R00 RCC REE RCC	V 8, DOE	DI\ F 7. IRW	'IDE 'ROM 	ND II U2 5,	4,	REG 	8, IER	75, SWPA NSTAT NSTAT NSTAT NSTAT NSTAT	4, NC2 NC2 NC2 NC2 NC2	3, NC1 NC1 NC1 NC1	2, CCR 	1 EXT	DI' CAI HAI V 8,	/150F RY F _F Cf 7,)er In Flag Arry Proi	IN B- R-RE (CY) FLAC 106 5, 157 	REG (COI) (H) (H) (H) (H) (H) (H) (H) (H) (H) (H	ntain 	IS L9 NTR: V 8, LD	SB OF QU INS 1 PROM U4 71 JCC(1711 JCR(1700 JCR(1712 JCR(1712 JCR(1712 JCR(1712 JCR(1712 JCR(1712 JCR(1712 JCR(1712) JCR(1712) JCR(1716) JCR(1716)	-V * H);;;H);;OH);	COMMENT DIV (SHIFT) (ROW=16) R 163) (ROW=17) R 173)
ADDR 071H) 171H) 170H) 172H) 175H) 162H) 173H)	V 8-7, FF1 FF1 FF1 FF0 FF0 FF1 FF0 FF0	6-5. FI SCZ STC	FGP 	V 8-6, IMB IBF	V 5-1 REP REE R00 RCC R00 RCC RCC REE	V 8, DOE	DI\ F 7. IRW	'IDE 'ROM 	ND II U2 5,	4,	REG 	8, IER	75, SWPA NSTAT NSTAT NSTAT NSTAT	4, NC2 NC2 NC2 NC2 NC2	3, NC1 NC1 NC1	2, CCR 	1 EXT	DI' CAI HAI V 8,	/150F RY F _F Cf 7,)er In Flag Arry Proi	IN B- R-RE (CY) FLAC 106 5, 157 	REG (COI) (H) (H) (H) (H) (H) (H) (H) (H) (H) (H	NTAIN 	IS L9 NTR: V 8, LD	SB OF QU INS 1 PROM U4 71 JCC(1711 JCR(1700 JCR(1712 JCR(1712 JCR(1712 JCR(1712 JCR(1712 JCR(1712 JCR(1712 JCR(1712) JCR(1712) JCR(1716) JCR(1716)	-V * H);;;H);;OH);	COMMENT DIV (SHIFT) (ROW=16) R 163) (ROW=17) R 173)
ADDR 971H) 171H) 170H) 170H) 172H) 172H) 175H) 162H) 173H) 176H)	V 8-7, FF0 FF1 FF1 FF0 FF0 FF0 FF1 FF1	6-5. FI SCZ STC	FGP V LDI CSR CMR ALR ALR SRA ILR ADR	V 8-6, IMB IBF	V 5-1 RGP REE R00 RCC R00 RCC R00 RCC RCC RCC RCC RCC	V 8, DOE	DI\ F 7. IRW	'IDE 'ROM 	ND II U2 5,	4,	REG 	8, IER	75, SWPA NSTAT NSTAT NSTAT NSTAT NSTAT NSTAT	4, <u>NC2</u> <u>NC2</u> <u>NC2</u> <u>NC2</u>	3, NC1 NC1 NC1 NC1	2, CCR 	1 EXT	DI' CAI HAI V 8,	/150F RY F _F Cf 7,)er In Flag Arry Proi	IN B- R-RE (CY) FLAC 106 5, 157 	REG (COI) (H) (H) (H) (H) (H) (H) (H) (H) (H) (H	NTAIN V 3-1 CS AN AN AN AN AN AN AN AN AN AN	IS L9 NTR: V 8, LD	SB OF QU INS 1 PROM U4 71 JCC(1711 JCR(1700 JCR(1712 JCR(1712 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721) JCR(1721)	-V * ->;;;;;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0	COMMENT DIV (SHIFT) (ROW=16) R 163) (ROW=17) R 173)
ADDR 071H) 171H) 174H) 172H) 172H) 172H) 162H) 173H) 163H) 163H)	V 8-7, FF0 FF1 FF1 FF0 FF0 FF1 FF0 FF1 FF1 FF1	6-5. FI SCZ STC	FGP V 	ү 8-6, 1МВ IBF	V 5-1 RGP REE R00 RCC R00 RCC R00 RCC REE RCC	V 8, DOE	DI\ F 7. IRW	'IDE 'ROM 	ND II U2 5,	4,	REG 	8, IER	75, SWPA NSTAT NSTAT NSTAT NSTAT NSTAT	4, NC2 NC2 NC2 NC2 NC2	3, NC1 NC1 NC1 NC1	2, CCR 	1 EXT	DI' CAI HAI V 8,	/150F RY F _F Cf 7,)er In Flag Arry Proi	IN B- R-RE (CY) FLAC 106 5, 157 	REG (COI) (H) (H) (H) (H) (H) (H) (H) (H) (H) (H	NTAIN 	IS L9 NTR: V 8, LD	SB OF QU INS 1 PROM U4 71 JCC(1711 JCR(170 JCR(1712 JCR(1712 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721 JCR(1721) JCR(1	-V * ->;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	COMMENT DIV (SHIFT) (ROW=16) R 163) (ROW=17) R 173) (TO 174) (ROW=15)
ADDR 071H) 171H) 174H) 172H) 172H) 172H) 162H) 173H) 176H) 163H)	V 8-7, FF0 FF1 FF1 FF0 FF0 FF0 FF1 FF0 FF1 FF0 FF1 FF0	6-5. FI SCZ STC	FGP 4-1 LDI CSR ALR ALR ALR ADR ALR	V 8-6, IMB IBF	V 5-1 RGP REE R00 RCC R00 R00	V 8, DOE	DI\ F 7. IRW	'IDE 'ROM 	ND II U2 5,	4,	REG 	8, IER	75, SWPA NSTAT NSTAT NSTAT NSTAT NSTAT NSTAT NSTAT	4, NC2 NC2 NC2 NC2 NC2	3, NC1 NC1 NC1 NC1	2, CCR 	1 EXT	DI' CAI HAI V 8,	/150F RY F _F Cf 7,)er In Flag Arry Proi	IN B- R-RE (CY) FLAC 106 5, 157 	REG (COI) (H) (H) (H) (H) (H) (H) (H) (H) (H) (H	NTAIN V 3-1 CS AN AN AN AN AN AN AN AN AN AN	IS L9 NTR: V 8, LD	SB OF QU INS 1 PROM U4 71 JCC(1711 JCR(1700 JCR(1712 JCR(1720 JCR(1720 JCR(1720 JCR(1720 JCR(1720 JCR(1720 JCR(1720 JCR(1740 JCR(1740 JCR(1740 JCR(1740 JCR(1740)	-V *);;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	COMMENT DIV (SHIFT) (ROW=16) R 163) (ROW=17) R 173) (TO 174) (ROW=15)

SIGNETICS HEADQUARTERS

811 East Arques Avenue Sunnyvale, California 94086 Phone: (408) 739-7700 AI ARAMA Huntsville Phone: (205) 533-4540 ARIZONA Phoenix Phone: (602) 971-2517 CALIFORNIA Inglewood Phone: (213) 670-1101 Irvine Phone: (714) 833-8980 (213) 924-1668 San Diego Phone: (714) 560-0242 Sunnyvale Phone: (408) 736-7565 COLOBADO Parker Phone: (303) 841-3274 FLORIDA Pompano Beach Phone: (305) 782-8225 ILL INDIS Rolling Meadows Phone: (312) 259-8300 INDIANA Noblesville Phone: (317) 773-6770 KANSAS Wichita Phone: (316) 683-6035 MARYLAND Columbia Phone: (301) 730-8100 MASSACHUSETTS Woburn Phone: (617) 933-8450 MINNESOTA Edina Phone: (612) 835-7455 NEW JERSEY Cherry Hill Phone: (609) 665-5071 Piscataway Phone: (201) 981-0123 NEW YORK Wappingers Falls Phone: (914) 297-4074 Woodbury, L.I. Phone: (516) 364-9100 OHIO Worthington Phone: (614) 888-7143 TEXAS Dallas Phone: (214) 661-1296

REPRESENTATIVES

ARIZONA Phoeix Chaparai-Dorton Phone: (602) 263-0414 CALIFORNIA San Diego Mesa Engineering Phone: (714) 278-8021 Sherman Oaks Phone: (213) 990-5903 CANADA Calgary, Alberta Philips Electronics Industires Lid Phone: (403) 243-7737

Montreal, Quebec Philips Electronics Industries Ltd. Phone: (514) 342-9180 Ottawa. Ontario Philips Electronics Industries Ltd. Phone: (613) 237-3131 Scarborough, Ontario Philips Electronics Industries Ltd. Phone: (416) 292-5161 Vancouver, B.C. Philips Electronics Industries Ltd. Phone: (604) 435-4411 COLORADO Denver Barnhill Five, Inc. Phone: (303) 426-0222 CONNECTICUT Newtown Kanan Associates Phone: (203) 426-8157 FLORIDA Altamonte Springs Semtronic Associates Phone: (305) 831-8233 Largo Semtronic Associates Phone: (813) 586-1404 ILLINOIS Chicago L-Tec inc Phone: (312) 286-1500 KANSAS Lenexa Buckman & Associates Phone: (913) 492-8470 MARYLAND Gien Burni Microcomp, Inc. Phone: (301) 761-4600 MASSAUHUSETTS Reading Kanan Associates Phone: (617) 944-8484 MICHIGAN Bloomfield Hills Enco Marketing Phone: (313) 642-0203 MINNESOTA Edina Mel Foster Tech. Assoc Phone: (612) 835-2254 MISSOURI St. Charles Buckman & Associates Phone: (314) 724-6690 NEW JERSEY Haddonfield Thomas Assoc., Inc. Phone: (609) 854-3011 NEW MEXICO Albuquerque The Staley Company, Inc. Phone: (505) 821-4310/11 NEW YORK lihaca Bob Dean, Inc. Phone: (607) 272-2187 NORTH CAROLINA Cary Montgomery Marketing Phone: (919) 467-6319 OHIO Centerville Norm Case Associates Phone: (513) 433-0966 Fairview Park Norm Case Associates Phone: (216) 333-4120 OREGON Portland

Portland Western Technical Sales Phone: (503) 297-1711 TEXAS Dalias Cunningham Company Phone: (214) 233-4303 Houston Cunningham Company Phone: (713) 461-4197 UTAH West Bouniful Barnhill Five, Inc. Phone: (801) 292-8991 Phone: (801) 292-8991 WASHINGTON Bellevue Western Technical Sales Phone: (206) 641-3900 WISCONSIN Greenful L-Tec. Inc. Phone: (141) 545-8900

Denver

DISTRIBUTORS

ALABAMA Huntsville Hamilton/Avnet Electronics Phone (205) 533-1170 ARIZONA Phoenix Hamilton/Avnet Electronics Phone: (602) 275-7851 Liberty Electronics Phone: (602) 257-1272 CALIFORNIA Costa Mesa Schweber Electronics Phone: (714) 556-3880-Culver City Hamilton Electro Sales Phone: (213) 558-2173 El Segundo Liberty Electronics Phone: (213) 322-8100 Mountain View Elmar Electronics Phone: (415) 961-3611 Hamilton/Avnet Electronics Phone: (415) 961-7000 San Diego Hamilton/Avnet Electronics Phone: (714) 279-2421 Liberty Electronics Phone(714) 565-9171 Sunnyvale Intermark Electronics Phone: (408) 738-1111 CANADA Downsview, Ontario Cesco Electronics Phone: (416) 661-0220 Mississauga, Ontario Hamilton/Avnet Electronics Phone: (416) 677-7432 Montreal, Quebec Cesco Electronics Phone: (514) 735-5511 Zentronics Ltd. Phone: (514) 735-5361 Ottawa, Ontario Hamilton/Avnet Electronics Phone: (613) 226-1700 Zentronics Ltd. Phone: (613) 238-6411 Toronto. Ontario Zentronics Ltd. Phone: (416) 789-5111 Vancouver, B.C. Bowtek Electronics Co., Ltd. Phone: (604) 736-1141 Ville St. Laurent, Quebec Hamilton/Avnet Electronics Phone: (514) 331-6443 COLORADO Commerce City Elmar Electronics Phone: (303) 287-9611

Hamilton/Avnet Electronics Phone: (303) 534-1212 CONNECTICUT Danbury Schweber Electronics Phone: (203) 792-3500 Georgetown Hamilton/Avnet Electronics Phone: (203) 762-0361 Hamden Arrow Electronics Phone: (203) 248-3801 FLORIDA Ft. Lauderdale Arrow Electronics Phone: (305) 776-7790 Hamilton/Avnet Electronics Phone: (305) 971-2900 Hollywood Schweber Electronics Phone: (305) 922-4506 Orlando Orlando Hammond Electronics Phone: (305) 241-6601 GEORGIA Atlanta Schweber Electronics Phone: (404) 449-9170 Norcross Hamilton/Avnet Electronics Phone: (404) 448-0800 REMARK Elk Grove Schweber Electronics Phone: (312) 593-2740 Eimhurst Semiconductor Specialists Phone: (312) 279-1000 Schieler Park Hamilton/Avnet Electronics Phone: (312) 671-6082 INDIANA Indianapolis Semiconductor Specialists Phone: (317) 243-8271 KANSAS Lenexa Hamilton/Avnet Electronics Phone: (913) 888-8900 MARYLAND Baltimore Arrow Electronics Phone: (301) 247-5200 Gaithersburg Pioneer Washington Electronics Phone: (301) 948-0710 Hanover Hamilton/Avnet Electronics Phone: (301) 796-5000 Rockville Schweber Electronics Phone: (301) 881-2970 MASSACHUSETTS Waltham Schweber Electronics Phone: (617) 890-8484 Woburn Arrow Electronics Phone: (617) 933-8130 Hamilton/Avnet Electronics Phone: (617) 933-8000 MICHIGAN Farmington Semiconductor Specialists Phone: (313) 478-2700 Livonia Hamilton/Avnet Electronics Phone: (313) 522-4700 Troy Schweber Electronic Phone: (313) 583-9242 MINNESOTA Eden Prairie Schweber Electronics Phone: (612) 941-5280

Hamilton/Avnet Electronics Phone: (612) 941-3801 Minneapolis Semiconductor Specialists Phone: (612) 854-8841 MISSOURI Hazelwood Hamilton/Avnet Electronics Phone: (314) 731-1144 NEW MEXICO Albuquerque Hamilton/Avnet Electronics Phone: (505) 765-1500 NEW YORK Buffalo Summit Distributors Phone: (716) 884-3450 East Syracuse Hamilton/Avnet Electronics Phone: (315) 437-2642 Farmingdate, L.I. Arrow Electronics Phone: (516) 694-6800 Johnson City Wilshire Electronics Phone: (607) 797-1236 Rochester Hamilton/Avnet Electronics Phone: (716) 442-7820 Schweber Electronics Phone (716) 461-4000 Westbury, L.I. Hamilton/Avnet Electronics Phone: (516) 333-5800 Schweber Electronics Phone: (516) 334-7474 NORTHERN NEW JERSEY Cedar Grove Hamilton/Avnet Electronics Phone: (201) 239-0800 Saddlebrook Arrow Electronics Phone: (201) 797-5800 SOUTHERN NEW JERSEY AND PENNSYLVANIA Cherry Hill, N.J. Milgray-Delaware Valley Phone: (609) 424-1300 Moorestown, N.J. Arrow/Angus Electronics Phone: (609) 235-1900 Mt. Laurel, N.J. Hamilton/Avnet Electronics Phone: (609) 234-2133 CENTRAL NEW JERSEY AND PENNSYLVANIA Somerest, N.J. Schweber Electronics Phone: (201) 469-6008 Horsham, PA Schweber Electronics Phone: (215) 441-0600 NORTH CAROLINA Greensboro Hammond Electronics Phone: (919) 275-6391 Pioneer Electronics Phone: (919) 273-4441 OHIO Beechwood Schweber Electronics Phone: (216) 464-2970 Cleveland Arrow Electronics Phone: (216) 464-2000 Hamilton/Avnet Electronics Phone: (216) 461-1400 Pioneer Standard Electronics Phone: (216) 587-3600 Dayton Arrow Electronics Phone: (513) 253-9176 Hamilton/Avnet Electronics Phone: (513) 433-0610 Pioneer Standard Electronics Phone: (513) 236-9900

Edina

TEXAS

Dallas Component Specialists Phone: (214) 357-6511 Hamilton/Avnet Electronics Phone: (214) 661-8204 Schweber Electronics Phone: (214) 661-5010 Houston Component Specialists Phone: (713) 771-7237 Hamilton/Avnet Electronics Phone: (713) 780-1771 Schweber Electronics Phone: (713) 784-3600 UTAH Sait Lake City Alta Electronics Phone: (801) 486-7227 Hamilton/Avnet Electronics Phone: (801) 262-8451 WASHINGTON Bellevue Hamilton/Avnet Electronics Phone: (206) 746-8750 Seattle Liberty Electronics Phone: (206) 763-8200 FOR SIGNETICS PRODUCTS WORLDWIDE ARGENTINA Fapesa I.y.C. Buenos-Aires Phone: 652-7438/7478 AUSTRIA Osterreichische Philips Wien Phone: 93 26 11 AUSTRALIA Philips Industries-ELCOMA Lane-Cove N.S.W. Phone: 421261 BELGIUM M.B.L.E. Brussels Phone: 523 00 00 BRAZIL **Ibrape, S.A**. Sao Paulo Phone: 287-7144 CANADA Philips Electron Devices Toronto Phone: 425-5161 CHILE Philips Chilena S.A. Santiago Phone: 39-4001 DENMARK Miniwatt A/S Kobenhavn Phone: (01) 69 16 22 FINLAND Oy Philips Ab Helsinki Phone: 1 72 71 FRANCE R.T.C. Paris Phone: 355-44-99 GERMANY Valvo Hamburg Phone: (040) 3296-1 HONG KONG Philips Hong Kong, Ltd. Kwuntong Phone: 3-427232 INDIA Semiconductors, Ltd. (REPRESENTATIVE ONLY) Bombay Phone: 293-667

P.T. Philips-Railn Electronics Jakarta Phone: 581058 IRAN Berkeh Company, Ltd. Tehran Phone: 831564 (SRAF) Rapac Electronics, Ltd. Tel Aviv Phone: 477115-6-7 ITALY Philips S.p.A. Milano Phone: 2-6994 JAPAN Signetics Japan. Ltd. Tokyo Phone: (03) 230-1521 KOREA Philips Electronics Korea, Ltd. Seoul Phone: 44-4202 MEXICO Electronica S.A. de C.V. Mexico D.F. Phone: 533-1180 NETHERLANDS Philips Nederland B.V. Eindhoven Phone: (040) 79 33 33 NEW ZEALAND E.D.A.C. Ltd. Wellington Phone: 873-159 NORWAY Electronica A.S. Oslo Phone: (02) 15 05 90 PHILIPPINES Philips Industrial Dev., Inc. Makata-Rizal Phone: 868951-9 SINGAPOBE/MALAYSIA Philips Singapore Pte., Ltd. Toa Payoh Phone: 538811 SOUTH AFRICA E.D.A.C. (PTY), Ltd. Johannesburg Phone: 24-6701-3 SPAIN Copresa S.A. Barcelona Phone: 329 63 12 SWEDEN Elcoma A.B. Stockholm Phone: 08/67 97 80 SWITZERLAND Philips A.G. Zurich Phone: 01/44 22 11 TAIWAN Philips Taiwan, Ltd. Taipei Phone: (02) 551-3101-5 THAILAND/LAOS Saeng Thong Radio, Ltd. Bangkok Phone: 527195, 519763 UNITED KINGDOM Mullard, Ltd. London Phone: 01-580 6633 UNITED STATES Signetics International Corp. Sunnyvale, California Phone: (408) 739-7700 VENEZUELA, PANAMA ARURA TRINIDAD Industrais Venezolanas Philips S.A. Caracas Phone: 360511/363011 March 1977

INDONESIA



a subsidiary of U.S. Philips Corporation

Signetics Corporation 811 East Arques Avenue Sunnyvale, California 94086 Telephone 408/739-7700