#  

## Scientific Data Systems



## SDS J SERIES

## Integrated Circuit Logic Modules

## CONTENTS

INTRODUCTION AND GENERAL SPECIFICATIONS ..... 2
MODULES ..... 17
ACCESSORIES AND SERVICES ..... 114
PRODUCT INDEX AND PRICE LIST Inside Back Cover


## J SERIES : A COMPLETE MODULE FAMILY

J Series is a complete family of low cost logic and analog modules, cabinets, power supplies, and cabling, for the system engineer. J Series provides a choice of industry standard DTL or TTL IC logic circuits, together with high performance supporting circuits such as logic-level shifters, clock oscillators, Schmitt Triggers, and many others. Most J Series modules with DTL circuits are also provided in a TTL version with identical logic functions and exact module pin compatibility.
To help each user build precisely the right system at lowest cost, J Series also provides a complete selection of do-ityourself dual-in-line socket modules, breadboard, and blank modules.

To help each user check out and troubleshoot the system
quickly, J Series has a new front-edge test lamp assembly that mates with test points provided on the logic modules.

And to help each user design in least time, SDS provides engineering advice with each order, the unique Automated Wire Listing service, and Automated Wiring service when needed.

## HOW COMPLETE?

Right now, J Series includes seventy-eight module types, four kinds of power supplies, twenty-six cabinet and mounting case models, and seven cabling models. Of these onehundred and fifteen products, fifty-four are offered for the first time in this catalog. J Series is open ended; it continues to grow as new products are needed.

HERE IS THE CURRENT LIST OF MODULES

| FUNCTIONAL MODULES | IC TYPE |  |
| :--- | :--- | :--- |
| BJ10* | 10-line decoder and lamp driver | DTL |
| BJI1* | 16-line decoder | DTL |
| BJ12* | 10-line decoder, 3 decades BCD | DTL |
| BJ60* | 10-line decoder and lamp driver | TTL |
| BJ61* | 16-line decoder | TTL |
| BJ62* | 10-line decoder, 3 decades BCD | TTL |
| FJ11 | 4-bit bidirectional counter-register | DTL |
| FJ13 | 4-bit storage registers (16 bits) | DTL |
| FJ14* | Dual 8-bit shift registers | DTL |
| FJ16* | BCD counter/decoder | DTL |
| FJ17* | Binary counter/decoder | DTL |
| FJ18* | BCD counter, 3 decades | DTL |
| FJ19* | Dual 8-bit storage registers | DTL |
| FJ20* | Dual 10-bit storage registers | DTL |
| FJ21* | Dual 12-bit storage registers | DTL |
| FJ61* | 4-bit bidirectional counter-register | TTL |
| FJ63* | 4-bit storage registers (16 bits) | TTL |
| FJ64* | Dual 8-bit shift registers | TTL |
| FJ66* | BCD counter/decoder | TLL |
| FJ67* | Binary counter/decoder | TTL |
| FJ68* | BCD counter, 3 decades | TTL |
| LJ11 | Digital multiplexer | DTL |
| LJ16 | 4-bit parallel binary adder | DTL |
| LJ61* | Digital multiplexer | TTL |
| LJ66* | 4-bit parallel binary adder | TTL |


| TIMING MODULES | CIRC UIT TYPE |  |
| :--- | :--- | :---: |
| CJ16 | Clock, 7.8 KHz to 2 MHz | Discrete comp. |
| CT10 | Clock, 1 MHz to 10 MHz | Discrete comp. |
| OJ14* | 4 one-shots $(50 \mu \mathrm{sec}$ to 2.2 sec$)$ | Discrete comp. |
| OJ18 | 4 one-shots ( 100 nsec to $20 \mu \mathrm{sec}$ ) | Discrete comp. |
|  |  |  |
|  |  |  |
| FLIP-FLOP MODULES | IC TYPE |  |
| FJ10 | J-K flip-flops | DTL |
| FJ12 | Universal flip-flops | DTL |
| FJ60* | J-K flip-flops | TTL |
| FJ62* | Universal flip-flops | TTL |


| ANALOG | AND REGULATOR MODULES | CIRCUIT TYPE |
| :--- | :--- | :--- |
| DJ24* | D-to-A converter | Discrete comp. |
| HT58* | Universal operational amplifier | Discrete comp. |
| HT2** | General purpose amplifiers | 709 linear amps |
| WT49* | $\pm 35 \mathrm{v}$ regulator | Discrete comp. |
| WT53* | $\pm 25 \mathrm{v}$ regulator | Discrete comp. |
| WT54* | $\pm 15 \mathrm{v}$ regulator | Discrete comp. |
|  |  |  |
|  |  |  |
|  |  |  |



The J Series Logic Module Family

| GATE MODULES | IC TYPE |
| :--- | :--- |
| IJ10 | 2-in NANDs |
| IJ11 | 3-in and 4-in NANDs |
| IJ12 | 2-in NANDs; inverters |


| DRIVER AND INDICATOR MODULES | CIRCUIT TYPE |  |
| :--- | :--- | :--- |
| QJI7* | Indicator module | Discrete comp. |
| RJIO | Lamp and relay drivers | Discrete comp. |
| XJIl* | Test lamp assembly | Discrete comp. |

[^0]| THRESHOLD DETECTING AND LEVEL <br> SHIFTING MODULES |  |  |
| :--- | :--- | :--- |
| AJ10* | Cable receivers | CIRCUIT TYPE |
| AJ11* | Cable drivers/receivers | DTL + discrete |
| AJ12* | Cable drivers | DTL + discrete |
| AT22 | Schmitt triggers | DTL + discrete |
| AT69* | Differential receivers | DTL + discrete |
| HT73* | Voltage comparators | Discrete comp. |
| NT18 | Negative logic-to-SDS | Discrete comp. |
| NT33* | SDS-to-negative logic | Discrete comp. |
|  |  | Discrete comp. |


| ACCESSORY MODULES |  |
| :--- | :--- |
| ST14 | Manual toggle switches |
| XJ10 | External pull-up resistors |
| XJ12* | MSI blank module (for 3 dual-in-lines) |
| XJ13* | MSI blank module (3 TI dual-in-lines) |
| ZJ10* | Socket module |
| ZJ12* | Breadboard module ( $8,-14,-16$-lead) |
| ZJ14* | 2-high Socket module (14, 16-lead) |
| ZT11 | Blank module |
| ZT15 | Cable plug (solder connections) |
| ZT23 | Cable plug (pressure contacts) |
| ZT37 | Breadboard module (dual-in-lines or TO5) |
| ZT53 | Extender module |
| ZT60* | Copper-clad blank module |

## CHOOSE YOUR CIRCUIT - DTL OR TTL

Most J Series logic modules are available in two versions: DTL (Diode-Transistor Logic) and TTL (Transistor-Transistor Logic). These are pin-for-pin compatible; that is, the logic functions performed on each module are the same, and the same inputs and outputs are available at the same pins. You can now choose either DTL or TTL characteristics, and be sure that the logic design is identical down to the pin number.

## WHAT'S THE DIFFERENCE?

DTL and TTL circuits have different operating characteristics due to structural differences. The TTL circuit used in $J$ Series contains three more transistors than the equivalent DTL circuit. One transistor substitutes for the input diode gate structure, replacing the diodes with multiple emitters. The other two transistors work as a pair, substituting an active pull-up circuit for the simple 6 K ohm pull-up resistor found in the DTL circuit. The effective pull-up resistance of the TTL output, when the upper output transistor is in the ON condition, is less than 100 ohms.


The differing circuit structures lead to performance differences in four main areas: speed (clock rate), noise level, power consumption, and logic flexibility. J Series modules exhibit differences in only three of these areas: speed, power, and logic flexibility, because special precautions have been taken to reduce noise.

## SPEED

DTL performs best in systems with clock rates up to 5 MHz , while TTL operates reliably up to 20 MHz . The faster TTL speed results from three factors:

1. The lower output pull-up impedance greatly reduces rise time because parasitic capacitance on the signal line can charge more quickly.
2. The multiple-emitter input configuration has less input capacitance than the diode configuration. Less capacitance is therefore placed on each signal line, further improving rise time.
3. Internal propagation delay is less than with DTL.

## POWER CONSUMPTION

TTL circuits consume about $10 \%$ more power than DTL. However, except in large systems, the difference can usually be neglected because the power used by both types is small.

## LOGIC FLEXIBILITY

DTL outputs can be connected together to form "wired" logic structures. When one DTL output goes to zero volts, it holds the signal line at ground potential regardless of the state of other outputs on the line. The only electrical effect is to draw additional current through the 6 K ohm pull-up resistors on the line. Thus DTL is short-circuit proof.
TTL, on the other hand, is not short circuit proof; the pullup transistor can burn out. Therefore, TTL wired logic is not allowed.

A second advantage of the slower DTL is relative immunity to clock skew. When delays are short, as with TTL, the allowable difference between arrival times of clock signals becomes correspondingly short. Otherwise, erroneous triggering due to logic races can result. Consequently, more care is required in designing the clock system and the interconnecting wiring when TTL circuits are used.

More information on these logic design considerations is available from SDS in the form of application bulletins.

## MODEL NUMBERS

Note that compatible modules always carry related model numbers. To obtain the TTL number, add 50 to the DTL number.

## CONCLUSIONS

Use DTL for economical low speed and medium speed, minimum power consumption applications. Use TTL for high speed applications, where slightly higher cost and the lack of "wired-output" logic are not critical factors. SDS mechanical and electrical compatibility allows you to use both types in combination, to gain the advantages of both.

SDS features extra noise protection on all TTL modules to guarantee that noise levels on signal lines will be well below worst-case switching thresholds, and to prevent transients from coupling through the power/ground circuit. These objectives are achieved with a shield plane laminated into every TTL printed circuit board, plus liberal use of decoupling capacitors at power distribution points.

## A RESULT OF FAST SWITCHING

Faster switching, attainable with TTL circuits, increases the amplitude of voltage spikes that can appear at power and ground connection points.

Consider the combination of a power source, TTL circuit, and ground return path, shown in the diagram. Each time that the action of the switching circuit causes a surge of current to be drawn from the power source, a voltage spike can appear between Vcc and ground connections, because a current surge causes a voltage drop across the distributed inductance of the power supply/ground circuits. These spikes may be coupled to all other circuits through the power and ground busses. When they are sufficiently large to exceed the TTL noise immunity, erroneous triggering can occur.
A surge of current can be drawn from the power source in two ways. When the output logic level rises, current is needed to charge load capacitance $C_{L}$. Secondly, with TTL, simultaneous conduction of both output transistors is possible during switching. This can provide a path for current flow directly from Vcc to ground, while both transistors change state.
The resulting voltage transient is proportional to inductance and to the rate of change of current: $\mathrm{V}=\mathrm{L}(\mathrm{di} / \mathrm{dt})$. Ascan be seen from this equation, $V$ can be reduced only by reducing L , or by reducing $\mathrm{di} / \mathrm{dt}$, or both. SDS eliminates this potential problem by reducing both.


## REDUCING THE EFFECTIVE di/dt WITH DECOUPLING CAPACITORS

Consider in detail the action of the switching circuit upon the power and ground lines, at terminals $b-c$. When the output is switched to high, the capacitance $C_{L}$ is charged by a surge of current from the power system.
If current can be supplied instead from some point within the switching circuit, then the di/dt seen at terminals b-c is less, and the voltage transient is smaller.
If a capacitor, $C f$, is placed between terminals $b-c$, it will store a charge proportional to Vcc. When the switched output goes high, some of the current required to charge $C_{L}$ is drawn from Cf instead of the power bus. This reduces the rate of change of current ( $\mathrm{di} / \mathrm{dt}$ ) in the power/ground circuit, and proportionately reduces the size of the voltage transient at terminals b-c. Cf has the same beneficial effect when both output transistors conduct simultaneously.
All SDS J Series TTL modules have a .01 ffd capacitor between the Vcc connection point and ground, for every three TTL circuits. An additional $1.5 \mu \mathrm{f}$ capacitor is placed where the Vcc bus enters the module. These hold sufficient energy to easily suppress the transients generated on the module, and keep them out of the power system.

## REDUCING L WITH A GROUND PLANE

Now consider the effect of layout on distributed inductance.
The wider the physical spacing between a power supply conductor and its ground return conductor, the higher will be the inductance of the loop formed by the two conductors. Shielded or twisted-pair wire can reduce the spacing, (and inductance), but is impractical for use on circuit boards.
Instead, SDS uses a ground plane which is a thin sheet of copper, coplanar with the circuit etch. The ground plane decreases inductance because an image current is induced in the ground plane which confines the magnetic field associated with circuit current to a relatively small volume. In effect, circuit current flows in a strip transmission line instead of a high-inductance loop.

## CONCLUSION

The use of additional decoupling capacitors and a ground plane effectively suppresses power supply transients which normally result from the faster switching of TTL. Therefore, $J$ Series TTL modules and DTL modules operate in substantially the same noise-free environment.

## FUNCTIONAL MODULES

As can be seen from the listing of J Series modules on page 2, SDS offers more functional modules than any other single type. These modules contain a complete assembly of gates and flip-flops (as required), interconnected with circuit etch into basic logic blocks: counters, registers, decoders, adders, etc.

Functional modules conserve the system budget in four important ways:

1. They save design time. The most popular logic block configurations have been implemented once and for all.
2. They save space in the mounting case.
3. They save the cost of interconnecting backplane wiring.
4. They save time during system checkout, and are easier to troubleshoot.

Take the FJI8 for example. Here three decades of BCD counting are packed on one module. With this kind of density, card count is greatly reduced, saving design time, wiring time (and wiring errors), and checkout time, as well as floor space and mounting hardware.


FJ18 BCD Counter - three decades of bidirectional BCD counting.

Typical Functional Modules


## SPECIAL CIRCUITS

Special circuits such as interface circuits, cable drivers, Schmitt Triggers and various types of analog modules are often hard to get. But SDS offers a wide variety of these modules, from stock. Many are adapted from the large inventory of proven SDS system module designs which have been developed during the past three years of intensive IC computer system engineering. Some were expressly designed for the J Series module line, to assure that all of the most needed special functions are available.
Among the most popular modules are:
AJl0, AJll, AJl2 -- Three cable driver and receiver modules with provision for directly attaching cables to the module. Cables up to 3,000 feet long can be reliably driven at high speed with these specially designed circuits. A combination of integrated and discrete components provides capabilities that cannot be matched in any other way.
OJ14, OJ18-- A pair of one-shot modules which provide a range of accurate, adjustable single timing pulses from 100 nanoseconds to 2.2 seconds. Each module contains four independent circuits.

AT22 -- A Schmitt Trigger module with two independent circuits. Each circuit has two adjustable thresholds. When the input crosses one threshold the output goes True; when it reverses and crosses the other, the output goes False.

CT10, CJI6 -- Two stable, crystal or adjustable LC controlled clock oscillators, which completely cover the range 7.8 KHz to 10 MHz .

NT17, NT18, NT33 - Three interface modules which allow the J Series circuits to interface with negative logic. The NT33/AT69 pair provides a direct interface with Univacand CDC equipment.

HT58 -- A new high performance Universal Operational Amplifier module whose circuit configuration and feedback path can be changed to create many varieties of Op Amps or buffers.
DJ24 -- This module converts 9 bits and sign to $\pm 10 \mathrm{v}, \pm 20 \mathrm{ma}$ analog output with an accuracy of $0.1 \%$. Digital storage, if needed, may be provided with a separate module (FJ20).
WT49, WT53, WT54 -- Three regulator modules with $\pm 35 \mathrm{v}$, $\pm 25 \mathrm{v}$, and $\pm 15 \mathrm{v}$ outputs, at $1 \%$ or better accuracy.
HT72 -- One module containing two economical general purpose Op Amps based on the familiar 709 integrated linear amplifier, with beefed-up output and gain regulation.

HT73 -- A voltage comparator module with nine independent circuits. Each provides a logical output to indicate when one voltage input exceeds the other.

These modules, and others described in Section II, are time savers because they provide ready-made solutions to most special-function problems. The J Series user has the added advantage of knowing that many other proven designs are available from other SDS module lines which can be adapted to almost any situation not covered here. And, the $J$ Series engineering staff is always available to create new designs to order.


## AJll Cable Driver-Receiver



DJ24 Digital-to-analog Converter

## CUSTOM MODULES MADE EASY

Custom modules are unique modules made by the user or made by SDS for the user. The system engineer may need a custom module in one or more of these situations:

1. He needs to place several complex-function (MSI) dual-in-line circuits of different types on the same module to achieve close interconnection.
2. A small portion of the logic system is in the development phase and frequent changes in both wiring and logic may be needed.
3. The logic system is so small that it can fit entirely on one or two circuit cards.
4. He needs to build a unique circuit using a mixture of IC and discrete components.
5. He needs to build a special module to implement the few logic functions that are left over when a logic design is almost complete.
6. He contemplates volume production of a logic system. In this situation, it is often desirable to design custom logic arrays, which are then manufactured in quantity, either by the user or by SDS.

SDS offers a variety of accessory modules to meet these needs.

- The XJ12 MSI Blank module contains drilled mounting spaces for three 16 -lead dual-in-line packages. Each dual-in-line lead is connected to one back-panel ribbon connector via etch, making all leads of the three packages available at the back panel. A ground plane for noise protection is placed on one side of the board.
- The ZJ10 Socket module makes it possible to plug in 32 dual-in-line packages and obtain reliable connections without solder. IC's can be changed at will. Interconnecting wiring is also changeable: wire-wrap posts are provided on the back of the module, and connections may be wrapped or may be made with VT10 push-on connectors. A standard VTll wire-wrap connector is installed near the back edge, to provide wrap posts for convenient connection of wire to the ribbon connectors at the back of the card.
- The ZJ12 Dual-in-line Breadboard module contains nine drilled mounting locations for 8 -, 14-, and 16lead packages. The IC's are inserted and soldered in place. Interconnections are made with jumpers soldered to plated-through holes in the etch.
- The ZT11 Blank module is useful when building special circuits with discrete components which vary in size, where interconnections will be made with jumper wires. The module consists of an undrilled epoxy-glass board with gold-plated copper foil ribbon connectors along the back edge, but no other copper foil.
- The ZT37 Breadboard module is similar to the ZJI2, but is drilled and etched for mounting and soldering discrete and TO-5 package components as well as 14pin dual-in-lines.
- The ZT60 Copper Clad blank is similar to the ZT11, but has solid sheets of gold-plated copper foil attached to both sides. The board can be drilled and etched as desired. It is useful for making limited production runs of special modules.
- SDS also offers unstuffed modules at nominal cost.



## ZJ10 Socket Module



ZJ12 Dual-in-line Breadboard Module

## CUSTOM SYSTEMS MADE EASY

Shown on this page are two SDS product innovations. One is a new board, and the other a new mounting case.
The new board is a double-height socket board, which can hold up to 64 dual-in-line MSI, gate, or flip-flop packages, and provides wrap pins for all connections.
The mounting case has a double-height section for five of the socket boards, and two sections for standard SDS modules (or compact PTIO power supplies). Backplanes with wirewrap pins, ground planes, and power connections are provided as usual. Request the Model MT42 mounting case.

Now you can build a whole custom system, containing power supplies, standard modules, MSI circuits and all, within one compact $10-1 / 2$ inch by 8 inch by 19 inch container. Or, let SDS wire and assemble the system for you, to your logic design.

If the custom system is to become a production model, SDS can create double-height etched boards in production quantities at reasonable cost. The mounting case will hold up to sixteen double-height etched boards with directly mounted dual-in-line ICs as well as fifteen single-height boards.


Advantages of the new ZJI4 socket board:

- High density packing.
- Simple, low cost IC replacement.
- Inventory economy--plug in ICs only when needed.
- Low noise--ground planes in boards and mounting case greatly reduce effects of switching transients.


## UNIQUE SIGNAL TRANSMISSION TECHNIQUES

Take a signal from A to B. How much it is distorted depends on the nature of the path and the distance traveled. Some transmission paths protect the signal more than others; an ideal path shields the signal from all external influences, and delivers it intact.
SDS wiring and cabling hardware was developed for large systems, where the possibilities of distortion are magnified. These drivers, receivers, and cables can take a signal over longer distances, with less distortion. They deliver the signal intact.

SDS ribbon cabling ( 1 , in photo at right) allows you to drive logic signals up to 115 inches, directly from logic outputs to logic inputs, and maintain signal integrity. The ZT45 and ZT46 units described in Section 3, carry up to 48 signals paralleled by ground-return lines, through a 104-line, 100 -ohm flat ribbon cable.

Coaxial shielded 14 -conductor, single bundle Model ET12 33 -ohm cabling ( 2 in photo at right) is suitable for distances up to 200 feet. AJ10, AJll, AJ12 Cable Driver and Receiver modules are used, and the fourteen cable ends in each bundle are fastened to the module with a simple quick-disconnect mechanical device.

For even longer distances, up to 3,000 feet, use 93 -ohm coaxial cable and the ET24 BNC Connector Assembly. Drive and receive the signals with the same AJ10, AJII, AJ12 modules used for 33 -ohm cable.



The ZT52 wire used to interconnect backpanel wire wrap pins has two special mechanical features. The insulation is especially tough, to resist cold flow; and, the copper conductor has the proper tensile strength to provide a firm wrap without loosening the pin. Electrically, the wire behaves as a 150 -ohm transmission line, when pushed close to the ground plane that is built into all SDS mounting cases. The ground plane protects the signal.


How do you monitor, all at once, the important logic level changes in a module under test? Simply place the XJ11 Test Lamp Assembly over the convenient test points provided on each J Series logic module. Now the logic levels are clearly displayed, simultaneously, visible even under ordinary room lighting. When the module is slowly stepped through its operating sequence an incorrect pattern is apparent right oway. The XJll eliminates the chore of moving scope leads from point to point and recording the results on paper.

Ten bright test lamps are mounted along the assembly's front edge. A special socket is mounted at the back edge. When this socket is placed over a logic module front edge it connects the lamp drivers to test points and to power and ground.


Each logic module has up to ten test points on its front edge. These are internally connected to critical nodes suchaslogic circuit outputs. Each test point has a platedthrough hole to hook a scope probe. A pair of slots assures proper alignment of the XJII Test Lamp Assembly with test points.



## IC RELIABILITY

Low initial cost is never sufficient excuse to risk the reliability of a data processing system. The potential expense of inaccurate results, lost time, and needless maintenance are always greater than the small additional investment needed to assure state-of-the-art reliability.
For this reason SDS uses only ceramic dual-in-line and metal TO-5 can packages, in preference to the less expensive plastic. Both the ceramic and TO-5 package types have a well known, consistent record of high reliability. Conversely, some questions continue to be raised about the long-term stability of metal-to-plastic seals, the possibility of moisture deposit formation inside the plastic package during manufacture, and the adequacy of plastic for use in high temperature or high humidity environments.


At a recent conference among semiconductor manufacturers, industry users, and government representatives from NASA, DOD, and the three military services, the consensus among government officials was that plastic encapsulated devices could not be recommended for space or military use.
Accordingly, SDS 」Series modules are made with ceramic and TO-5 packaged ICs, the only packaging techniques that meet SDS standards.


The cost/performance tradeoffs involved in the decision to make or buy modules are often poorly understood. Usually the costs of producing modules in low volume are greatly underestimated. Performance problems also arise due to lack of experience with the subtleties of circuit board layout and manufacture. Many engineers, after having been caught behind schedule and overbudget, have decided that their time is better spent on system design and checkout. They have found that it pays to take advantage of the module maker's expertise.
SDS offers these benefits with its J Series module family:

- A wide choice of well planned module types with compatible DTL and TTL circuits is provided.
- Your engineering time is reduced: logic design, mechanical design, interconnecting wiring methods design, and manufacturing techniques have been thoroughly worked out. There is no need to duplicate work already done.
- Performance parameters have been matched: logic mix, loading, frequency response and delay times, noise rejection, power requirements, reliability and ambient specifications have all been considered in detail and the designs optimized.
- Special modules can be designed and built to your specifications by the SDS module engineering staff.

- Supporting circuits such as Schmitt Triggers and D-to-A modules have been developed over periods long enough to assure consistent reliability. These tricky circuits often become the most troublesome and time-consuming items of an in-house design project.
- Quick delivery is standard. Orders are usually filled shortly after receipt of order. Compare this with the months of lead time required to produce a new product.
- Experienced quality control is exercised during manufacture. One year warranty is standard. A complete module repair facility is also available to SDS module users.
- A full choice of accessories, mounting hardware, power supplies, and cabling is offered. Many of these items would be considered too costly in a "make" situation.
- Application engineering and thorough documentation are provided. The documentation alone would be too costly to create for a one-time effort.
- Automated Wire Listing service and Automated Wire Wrapping service are now available to SDS module users.


A Portion of The SDS Module Production Line

This integrated circuit tester is controlled by an SDS 92 computer that accepts or rejects circuits being tested and keeps a record from which engineers can evaluate the quality of circuits supplied by various vendors. Only a large volume module manufacturer can support testing on this scale.

## SUMMARY OF SPECIFICATIONS

| SPECIFICATION |  | UNITS | DTL |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | NAND | FLIP－FLOP | 944 <br> POWER NAND | $932$ <br> POWER NAND |
|  | Supply voltages |  | volts，dc | ＋5 volts，$\pm 10 \%$（Absolute maximum +8 v for Vcc ） |  |  |  |
|  | Power consumption，typ． | mw | 9 | 47 | 23 | 29.5 |
|  | Power consumption，max． | mw | 14 | 57 | 29 | 36.5 |


|  | High logic level，acceptable input range | volts，dc | +2.6 to +5.5 |
| :---: | :---: | :---: | :---: |
|  | High logic level，max．output range | volts，dc | +2.6 to +5.5 |
|  | Low logic level，acceptable input range | volts，dc | 0 to＋0．4 |
|  | Low logic level，max．output range | volts，dc | 0 to＋0．4 |
|  | Switching threshold，nominal | volts，dc | ＋1．5 |
|  | Noise immunity，typical，of low freq．， $25^{\circ} \mathrm{C}$ | volts，peak | 1 |
|  | Noise immunity，worst case，at low freq．， $25^{\circ} \mathrm{C}$ | volts，peak | 0.7 |


| $\begin{aligned} & 5 \\ & 0 \\ & 1 \\ & \frac{1}{4} \\ & 4 \\ & 0 \\ & \frac{2}{4} \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Sinking current at output，absolute max． | ma | 30 | 30 | 100 | 100 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unit load，typical | ma | 1.1 |  |  |  |
|  | Unit load，max． | ma | 1.6 |  |  |  |
|  | Input loading | unit loads | 1 | $\begin{gathered} \mathrm{S}: 2 / 3 \\ \mathrm{R}: 2 / 3 \\ \mathrm{C}: 2 \\ \mathrm{SD}: 2 \\ \mathrm{RD}: 2 \end{gathered}$ | 1 | 1 |
|  | Fan－out（Output driving capability），same logic family | unit loads | 8 | 10 | 25 | 25 |
|  | Fan－out（Output driving capability）， opposite logic family | unit loads | $\begin{gathered} 1 \\ \text { (w/o pull-up) } \end{gathered}$ | $\begin{gathered} 1 \\ \text { (w/o pull-up) } \end{gathered}$ | $\stackrel{9}{(\text { with } 1.1 K \Omega)}$ | 25 |
|  |  |  | $\begin{gathered} 4 \\ \text { (with } 1.1 \mathrm{~K} \Omega) \end{gathered}$ | $\begin{gathered} 4 \\ (\text { with } 1.1 K \Omega) \end{gathered}$ | 19 （with two parallel $1.1 \mathrm{~K} \Omega$ resistors） |  |


| TTL |  |  |  | NOTES |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NAND | FLIP-FLOP | POWER NAND | AND/NOR |  |  |
| +5 volts, $\pm 10 \%$ (Absolute maximum +8 v for Vcc) |  |  |  | $+8 \mathrm{v} \pm 10 \%$, and $-8 \mathrm{v} \pm 10 \%$ are also required for some special function modules |  |
| 9 | 75 | 30 | 13 | TTL power is frequency-dependent. Max. power is given at max. frequency and max. supply. Power is averaged over both the high and low states. DTL power is not frequency-dependent. |  |
| 61 | 151 | 165 | 84 |  |  |


| +2.4 to +5.5 |  |  |
| :---: | :---: | :---: |
| +2.4 to +5.5 | Low value is output at full load, worst case IC, low supply. High value is output at no load, high supply. |  |
| 0 to +0.4 | Typical low logic level is +0.2 volts. Do not go more negative than 0.0 v . |  |
| 0 to +0.4 |  |  |
| +1.5 |  |  |
| 0.9 | TTL transient noise immunity (high freq. noise immunity) is better than DTL because of low output impedance in both states, which reduces capacitive coupling. |  |
| 0.5 |  |  |


| 50 | 50 | 100 | 50 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1.1 |  |  |  | Unit load is measured at the low logic level, where maximum conduction occurs. Max. unit load value is used to calculate fan-out, for safety. |  |
| 1.6 |  |  |  |  |  |
| 1 | $\begin{gathered} \mathrm{J}: 1 \\ \mathrm{~K}: 1 \\ \mathrm{C}: 1 \\ \mathrm{SD}: 2.7 \\ \mathrm{RD}: 2.7 \end{gathered}$ | 2 | 1 | Each input loads the logic line with the number of unit loads shown. When DTL outputs are connected to form "wired logic", each additional output connected to the node contributes $5 / 6$ unit load. TTL outputs cannot be connected to form "wired logic". Connect unused TTL inputs to +5 v ; otherwise, connect to active inputs, adding 1 unit load for each connection. |  |
| 10 | 10 | 30 | 10 | DTL driving DTL or TTL driving TTL. |  |
| 10 | 10 | 30 | 10 | DTL driving TTL, or TTL driving DTL. The low DTL to TTL fan-out is due to combination of TTL input leakage current with high DTL output impedance. This reduces logic high level below limit when more than 1 TTL input is driven. Reducing DTL output impedance with an external I. IK ohm pull-up increases permissible loading. |  |


| SPECIFICATION |  | UNITS | DTL |  |  |  | TTL. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | NAND | FLIP-FLOP | POWER NAND |  | NAND | FLIP-FLOP | POWER NAND | AND/NOR |
|  |  | 944 |  |  |  |  |  |  |
|  | Propagation delay, typical |  | ns | 31 | 51 | 36 | 41 | 10 | 17 | 15 | 15 |
|  | Propagation delay, worst case | ns | 51 | 81 | 56 | 61 | 14 | 32 | 19 | 19 |
|  | Delay is measured from threshold ( +1.5 v ) to threshold, at $25^{\circ} \mathrm{C}$, with standard test loads: DTL test load $=390$ ohms $\\| 30 \mathrm{pf}$; TTL test load $=15 \mathrm{pf}$. |  |  |  |  |  |  |  |  |  |

(ant

## MODULES



## LOGIC SYMBOLS

J Series logic and storage elements are represented by symbols based on MIL-STD-806B, as shown below. SDS uses the positiveTrue logic convention, where a signal is considered True (1) when high (nominal +5 v ) and False ( 0 ) when low (nominal 0 v ).

## DTL CIRCUITS



## TTL CIRCUITS



AJ10, AJll, and AJ12 modules provide for high speed transmission andreception of logic level changes via a 33 ohm cable system, over distances up to 200 feet. The same modules can be used with a 93 ohm cable system and the ET24 BNC Connector Tray for distances up to 3, 000 feet.
A cable with 14 individually shielded conductors can be clamped to either side of the front edge of one of these modules to mate with etched foil ribbon terminals. A second 14-conductor cable can be clamped to the other side of the front edge. Corresponding terminals on opposite sides of the front edge are connected together through the card. Thus two shielded 14 -conductor cables (or 1 cable and a dummy load) can be connected to each module.
The Model ETIl cable connector must be used, and Model ET12 33-ohm cable is recommended for distances up to 200 feet. These components are described in catalog 64-51-15. For longer distances use 93 -ohm cable and the model ET24 BNC connector tray.

One module type, the AJ10, contains 14 identical cable receivers; one (AJ12) contains 14 drivers; while the third (AJll) has 14 pairs of driver-receiver circuits, each of which share a common pair of front-edge connectors. The AJll module reduces rack space and cable requirements in 2-way non-simultaneous communication by combining drivers and receivers on one card.

The AJ10, AJ11, and AJ12 modules are electrically compatible with the similar AT10, AT11, and AT12 modules,

## LOGIC DIAGRAM, AJIO


and provide a convenient method of interfacing $J$ Series with T Series. However, there is a logical inversion in going through an AJ driver-receiver chain, but no inversion in going through the AT chain.

## Cable Driver Circuit

The cable driver circuit is preceded by a DTL inverter. It accepts standard J Series logic level input and converts level changes to nominal $0 v$ and $+2 v$ logic level output, with inversion.

Driving capability depends on cable attenuation, which is a function of cable length and characteristic impedance. Any number of cable drivers can be connected to the same cable, but only one driver is allowed to be raised to the True (high) level at any given time, since output voltages are additive.

## Cable Receiver Circuit

The cable receiver circuit detects an input signal greater than nominal +.54 v threshold. Output drive capability is 33 DTL unit loads. The receiver output signal is not inverted with respect to the input signal. As many as 25 cable receivers can be connected to the same cable because input current and capacitance are so low. All receivers connected to the cable are activated simultaneously by the signal on the cable.

## SPECIFICATIONS, AJIO

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 10 |
| Input (from cable) <br> Logic 1 leve Logic 0 level | volts volts | front edge |  | 2 |  |
| Permissible input range Current per input* Input capacitance | $\begin{array}{\|l\|} \hline \text { volts } \\ \mu \mathrm{a} \\ \mathrm{pf} \\ \hline \end{array}$ |  | -1.5 |  | $\begin{array}{r} 4.4 \\ 50 \\ 8 \end{array}$ |
| Switching threshold (adjustable) | volts |  | 0.44 | 0.54 | 0.64 |
| Output (to logic) <br> Logic 1 level Logic 0 level | volts <br> volts | backplane pins | 4.5 0 |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Fan-out, into DTL Fan-out, into TTL | unit <br> loads |  |  |  | $\begin{aligned} & 33 \\ & 27 \end{aligned}$ |
| Propagation delay, at $25^{\circ} \mathrm{C}$ with load of <br> 12.8 ma and 30 pf | ns |  |  | 20 | 40 |
| +5 volt supply | ma |  |  | 165 | 440 |
| +8 volt supply | ma |  |  | 77 | 238 |
| -8 volt supply | ma |  |  | 81 | 252 |
| Dissipation, per module | watts |  |  | 2.1 | 6.6** |

[^1]
## Long Lines

To use the AJ10, AJ11, or AJ12 with lines over 200 feet, employ the ET24 BNC Connector Tray and use 93 -ohm coaxial cable in place of 33 ohm cable. (Reference: ET24 Module Data Sheet, Publication 901269). Only one long line can be driven by each driver; chaining is not allowed.

## Mounting

An AJ10, AJl1, or AJ12 module requires only 1 module space provided that adjacent modules in the mounting case are not also cable drivers or receivers. Another type of module may be placed between each pair of AJ modules so that no space is wasted.

## LOGIC DIAGRAM, AJI2



## Grounding

In any system which uses cables between cabinets, the logic ground and power ground of all cabinets must be properly interconnected independently of the cable shield. Otherwise the cable shield acts as a ground return if it offers the lowest impedance path between the two separate ground systems. Noise pulses traveling down the shield between the two grounds can couple to the logic signal line and cause improper triggering at the receivers.

## Schematics and Parts Lists

For complete schematic and parts list request AJI0/AJ11/ AJ12 data sheet.

SPECIFICATIONS, AJ12

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Input leve! (from logic) <br> Logic 1 level <br> Logic 0 level | volts <br> volts | backplane pins | $\begin{array}{r} 2.6 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Input loading | unit loads |  |  |  | $\begin{array}{r} 1 \\ \text { DTL } \end{array}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| Output levels (to cable) <br> Logic 1 level <br> Logic 0 level |  | front edge |  | 2 |  |
| Output loading | Output must be loaded with 16.5 ohms to ground, when used with 33 ohm cable ( 200 feet or less). Load should be two 33 ohm cables in parallel or one 33 ohm cable and a 33 ohm resistor to ground. ET13 dummy load has suitable resistors. <br> When used with 93 ohm cable (up to 3,000 feet) use ET25 dummy load, which provides 93 ohm resisfors. No chaining is allowed on long lines. |  |  |  |  |
| Propagation delay at $25^{\circ} \mathrm{C}$ | ns |  |  | 35 | 60 |
| +5 volt supply | ma |  |  | 878 | 1905 |
| +8 volt supply | ma |  |  | 195 | 315 |
| Dissipation, per module | watts |  |  | 5.9 | 10.7* |

* at $+5.5 v$


## SPECIFICATIONS, AJ11

| Performance specifications | Same as AJ10 for the receivers; same as AJ12 <br> for the drivers |
| :--- | :--- |
| +5 volt supply | 1043 ma typ., 2345 ma max. |
| +8 volt supply | 272 ma typ., 553 ma max. |
| -8 volt supply | 81 ma typ., 252 ma max. |
| Dissipation, per module | 8.09 watts typ., 17.3 watts at +5.5 v max. |

## LOGIC DIAGRAM, AJII



Polarizing keys 2 \& 23


The AT22 module contains two Schmitt Trigger circuits.
Three input ranges are provided. Each $Q$ output rises to $+5 v$ when input exceeds the adjustable trigger level, and returns to 0 v when input drops below the adjustable hysteresis level, which is always more negative than the trigger level. Thus the trigger adjustment (R4) adjusts timing of the output leading edge while the hysteresis adjustment ( R 13 ) adjusts timing of the output trailing edge.

The Schmitt Trigger is needed to convert an input of arbitrary waveshape to a square wave which represents the two logic levels. It is often used to convert a sine wave to a square wave. It is also used as a pulse amplifier.

## SPECIFICATIONS

| Characteristics | Units | Range | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Data rate | MHz |  | 0 |  | 10 |
| Input trigger levels (adjustable within the limits shown) | volts volts volts | low range med. range high range | $\begin{array}{r} -5 \\ -15 \\ -50 \end{array}$ |  | $\begin{aligned} & +5 \\ & +15 \\ & +50 \end{aligned}$ |
| Max. input voltage | 3 times the input range shown above |  |  |  |  |
| Input resolution | mv mv volts | low range med. range high range |  |  | $\begin{aligned} & \pm 50 \\ & \pm 150 \\ & \pm 0.5 \\ & \hline \end{aligned}$ |
| Input threshold temp. coeff. | mv/ ${ }^{\circ} \mathrm{C}$ |  |  |  | 5 |
| Input load to common | ohms | low range med. range high range |  | $1 K$ $3 K$ $10 K$ |  |
| Output logic 1 level Output logic 0 level | volts <br> volts |  | $\begin{array}{r} 4.5 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Fan-out, into DTL <br> Fan-out, into TTL | unit loads |  |  |  | 33 27 |
| Propagation delay, at $25^{\circ} \mathrm{C}$, with loads of 12.8 ma and 30 pf | ns |  |  | 25 |  |
| +5 volt supply (Vcc) <br> +8 volt supply <br> -8 volt supply | $\begin{aligned} & \mathrm{ma} \\ & \mathrm{ma} \\ & \mathrm{ma} \end{aligned}$ |  |  | 12 35 50 |  |
| Dissipation, per module | mw |  |  | 740 | 814 |

A regulator on the module keeps thresholds stable. Outputs are fully buffered; a load on the output does not affect circuit operation.

Wire -8 volts from power supply to pin 50.
For complete schematic and parts list request AT22 data sheet.

## LOGIC DIAGRAM



Polarizing keys 8 \& 16

Table 1. Trigger and Hysteresis Ranges

| Trigger (True Threshold) | Hysteresis |
| :---: | :---: |
| $\pm 5 \mathrm{v}$ | .5 v to 1.5 v |
| $\pm 15 \mathrm{v}$ | 1.5 v to 4.5 v |
| $\pm 50 \mathrm{v}$ | 4.0 v to 17 v |

## DIFFERENTIAL RECEIVERS

The AT69 module contains nine independent logic circuits with differential inputs (see connection diagram). When the voltage at the + input becomes at least 1 volt more positive than the voltage at the - input, and remains in that condition for at least 100 nsec, the output goes to logic 1 (high) level. It reaches this level 170 nsec after the input rising edge. When the differential between + and - inputs falls below 1 volt, the output falls 100 nsec later. An open circuit at the inputs also results in an output of logic 0 (low). Either a negative-going or positive-going signal is acceptable, since the circuit is sensitive only to the relative polarity of the input pair.
A differential receiver normally receives digital signals, over shielded cable or twisted-pair lines. A differential receiver has the advantage over a single-ended receiver that it rejects common-mode noise and ground potential differences. Common-mode voltages are those which appear between the two ends of a cable but are common to both of the input leads of the cable. With the AT69, a common mode rejection range of $\pm 5$ volts is provided when +8 volts and -8 volts are used as $+V$ and $-V$. This rejection range can be increased to $\pm 12$ volts with $\pm \mathrm{V}$ at $\pm 15 \mathrm{~V}$.
The maximum input data rate is 4 MHz . A filter network across the input terminals rejects all transients of up to 100 nsec duration, and should be removed when operating above 1 MHz . This filter furnishes an ac noise rejection which is in addition to the dc noise margin provided by the 1 volt threshold.

The optional resistor R1 (see connection diagram) functions as an impedance matching resistor for the input cable, and is provided by the user to match his particular cable impedance.
The AT69 output high logic level is determined by the supply voltage connected to pin 26, which for J Series use is +5 v .

Both input terminals and the Vref terminal are available at front-edge cable connectors ( $\rightarrow$ ) as well as back-panel connectors $(\rightarrow)$. The Vref terminal must be connected externally to $+V$ as shown in the connection diagram. The circuit will not operate without the jumper.
The AT69 uses the same basic etched circuit board and most of the same circuit components as the HT73 Comparator Module.


Connection Diagram, One Circuit

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Data rate | MHz |  | 0 |  | 4 |
| Differential threshold <br> (at + input with respect to - input) | volts |  | 0.8 | 1 | 1.2 |
| Max. input voltage | volts |  |  |  | 10 |
| Input impedance (without R1) | ohms |  | 200K |  |  |
| Input pulsewidth (with filter in place) | ns |  | 100 |  |  |
| Common mode rejection range <br> (with $\pm 8 \mathrm{v}$ at +V and -V ) <br> Common mode rejection range $(\text { with } \pm 15 \mathrm{v} \text { at }+\mathrm{V} \text { and }-V)$ | volts <br> volts |  | $\pm 5$ $\pm 12 \mathrm{v}$ |  |  |
| Output logic 1 level Output logic 0 level | volts <br> volts |  | $\begin{array}{r} 4.5 \\ 0 \end{array}$ |  | $\begin{array}{\|l} 5.5 \\ 0.4 \end{array}$ |
| Fan-out, into DTL Fan-out, into TTL | unit <br> loads | all outputs |  |  | $\begin{aligned} & 37 \\ & 30 \end{aligned}$ |
| Propagation delay, at $25^{\circ} \mathrm{C}$ : <br> To rising edge of output <br> To falling edge of output | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |  |  | $\begin{aligned} & 170 \\ & 100 \end{aligned}$ |  |
| +5 volt supply (Vcc) <br> +8 volt supply <br> -8 volt supply | ma ma ma |  |  | $\begin{array}{r} 76 \\ 220 \\ 16 \end{array}$ | $\begin{array}{r} 85 \\ 270 \\ 25 \end{array}$ |
| Dissipation, per module | watts |  |  | 2.27 | 3.07* |

* at $10 \%$ overvoltage


Note:
For J Series Differential Receivers operation, connect $V$ ref to $+V$, and connect $\vee$ logic High to +5 volts.

The BJIO contains both a BCD to 10 -line decoder and a group of ten indicator lamp (or relay) drivers. In addition, two independent 2-input NANDs are supplied on the module.
The decoder accepts a 4-bit binary-coded-decimal number, decides which one of ten outputs numbered 0 through 9 corresponds to the value of the BCD input, and generates a logic 0 on that output line. All nine other lines will be high (logic 1). An illegal input (10 through 15) results in all outputs being high (logic 1). The four BCD bits and their complements are required at the decoder input.
The ten driver inputs are connected directly to the ten decoder outputs. Each driver acts as a switch which is closed when its input is low. The drivers can also be used independently if decoder inputs are left open.
The BJI0 uses DTL circuits. The pin-compatible TTL version is $B \mathrm{~J} 60$.

The BJIO uses the same general-purpose etch pattern that is used for BJ11, FJ16, and FJ17 modules. The board is partially filled with ICs to implement the desired logic function, as shown in the photograph at right.

## PARTS LIST

| Designator | Description | Type | Qty. |
| :--- | :--- | :--- | :---: |
| A1, 3, 6, 15, <br> 18,19 | IC gate, quad 2-in | 946 | 6 |
| A10, 13, 14, <br> 16,17 | IC gate, dual 4-in | 930 | 5 |
| A20, 21 | Res. network, 220 $\Omega, 1 / 4 \mathrm{w}$ |  | 2 |
| A22, 23 | Res. network, $560 \Omega, 1 / 4 \mathrm{w}$ |  | 2 |
| R1 thru 10 | Res., 430 $\Omega, 1 / 4 \mathrm{w}$ |  | 10 |
| CR1 thru 10 | Diode | IN4154 | 10 |
| Q1 thru 10 | Transistor | 2N3722 | 10 |
| C1, 2 | Cap., Mylar, .01 $\mu \mathrm{f}$ |  | 2 |



## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level Logic 0 level | volts <br> volts |  | $\begin{array}{r} 2.6 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL (at NAND outputs) | unit loads | $\begin{aligned} & 2,7,12,5,9,11, \\ & 50,46,30,33 \end{aligned}$ |  |  | 7 |
| Current per lamp driver (at 28vdc max.) | ma | front edge |  |  | 200 |
| Keep-alive resistor (designed for use with 5 v bulb; remove if v exceeds 8 v ) | ohms watts |  |  | $\begin{aligned} & 220 \\ & 1 / 4 \end{aligned}$ |  |
| Input loading | unit <br> loads | $\begin{aligned} & 14,22,36,8, \\ & 18,26,10,3 \end{aligned}$ |  |  | 1 |
| NAND propagation delay, at $25^{\circ} \mathrm{C}$, with loads of $11.2 \mathrm{ma} / 30 \mathrm{pf}$ | ns |  |  | 60 | 100 |
| +5 volt supply (Vcc) +8 volt supply | ma ma |  |  | $\begin{array}{r} 54 \\ 198 \end{array}$ | $\begin{aligned} & 76.6 \\ & 216 \end{aligned}$ |
| Dissipation, per module | watts |  |  | 1.86 | 2.33* |

${ }^{*} a t+5.5 v$


Polarizing keys $2 \& 8$

The BJll contains a binary input to 16 -line output decoder.
A 4-bit binary input can assume any one of sixteen states. The BJIl determines which one of these sixteen possible permutations of four bits is present at the inputs. It then generates a logic 0 (low) output on the one line whose assigned value ( 0 through 15) corresponds to the value of the 4-bit input. All of the other fifteen output lines will remain at logic 1 (high). Note that the outputs are given an inversion label (overscore) to indicate that a logic 0 represents the desired condition. Refer to the block diagram, below.

The input to the module requires eight signals. Both logic phases (signal and complement) of each of the four input bits is required.

The BJll uses DTL circuits. The pin-compatible TTL version is BJ6l.

## SPECIFICATIONS

| Characteristics | Units | Pin No's | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.6 |  | 5.5 |
| Switching threshold | volts |  |  | 1.5 | 0.4 |
| Fan-out, into DTL | unit <br> loads | all outputs |  |  | 8 |
| Input loading | unit <br> loads | all inputs |  |  | 1 |
| Propagation delay, at <br> $25^{\circ} \mathrm{C}$, with loads of <br> 12.8 ma/30 pf | ns |  |  | 60 | 100 |
| +5 volt supply (Vcc) <br> (max ma are at $+5.5 v)$ | ma |  | 46.8 | 65.6 |  |
| Dissipation, per module | mw |  | 234 | 361 |  |

The BJll uses the same general-purpose etch pattern that is used for the BJIO, FJI6, and FJ17 modules. This board is only partially filled with ICs, as shown in the photo below, to implement the desired logic function.


PARTS LIST

| Designator | Description | Type | Qty. |
| :--- | :--- | :---: | :---: |
| A3, 6 | IC gate, quad 2-in | 946 | 2 |
| A9, 10, 11, <br> $12,13,14$, <br> 16,17 | IC gate, dual 4-in | 930 | 8 |
| C1,2 | Cap. mylar .01 $\mu \mathrm{f}$ |  |  |

INPUTS


OUTPUTS


Polarizing keys $2 \& 8$

The BJ12 contains three independent decades of decoding, each with BCD input and 10-line output.
A 4-bit Binary-Coded-Decimal number can assume any one of ten distinct states. The $B C D / 10$-line decoder determines which one of these ten possible permutations of four bits is present at the inputs. It then generates a logic 0 (low) output on the one line whose assigned value ( 0 through 9) corresponds to the value of the 4-bit input. All of the other nine output lines will remain at logic 1 (high). Note that the outputs are given an inversion label (overscore) to indicate that a logic 0 represents the desired condition. Refer to the block diagram, below.

An illegal input (a 4-bit input representing one of the values 10 through 16) will cause all ten outputs to go high.
The input to each decade decoder requires only four signals. Complements are generated on the module.

The BJ12 uses DTL circuits. The pin compatible TTL version is B J 62 .

Test points are provided on one of the three decades.
This module will conveniently interface with the FJI8.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | ---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.6 <br> 0 |  | 5.5 <br> 0.4 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL | unit <br> loads | all outputs |  |  | 8 |
| Input loading | unit <br> loads | all inputs |  |  | 1 |
| Propagation delay, at <br> $25^{\circ} \mathrm{C}$, with loads of <br> 12.8 ma/30 pf | ns |  |  | 90 | 150 |
| +5 volt supply (Vcc) <br> (max ma ot +5.5v) | ma |  |  | 86.4 | 120.6 |
| Dissipation, per module | mw |  |  | 432 | 665 |

## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 6, <br> A8, 10, 12 | IC gate, quad 2-in | 946 | 9 |
| A7,9,11 | IC gate, dual 4-in | 930 | 3 |
| A13 thru 18 | IC gate, triple 3-in | 962 | 6 |
| C1,2 | Cap. mylar, .01 $\mu \mathrm{f}$ |  | 2 |





Polarizing keys 3 \& 7

BJ60.

The BJ60 contains both a BCD to 10 -line decoder and a group of ten indicator lamp (or relay) drivers. In addition, two independent 2-input NANDs are supplied on the module.

The decoder accepts a 4-bit binary-coded-decimal number, decides which one of ten outputs numbered 0 through 9 corresponds to the value of the BCD input, and generates a logic 0 on that output line. All other nine lines will be high (logic 1). An illegal input (10 through 15) results in all outputs being high (logic 1). The four BCD bits and their complements are required at decoder input.
The ten driver inputs are connected directly to the ten decoder outputs. Each driver acts as a switch which is closed when its input is low.

The BJ60 uses TTL circuits. The pin-compatible DTL version is BJIO.

The BJ60 uses the same general-purpose etch pattern as the BJ61, FJ66, and FJ67 modules, partially filled with ICs to implement the desired logic function, as shown in the photograph at right.

## PARTS LIST

| Designator | Description | Type | Qty. |
| :--- | :--- | :--- | :---: |
| A1, 3, 6, <br> $15,18,19$ | IC gate, quad 2-in | 9002 | 6 |
| A10, 13, 14 <br> 16,17 | IC gate, dual 4-in | 9004 | 5 |
| A20, 21 | Res. network, 220 $\Omega, 1 / 4 \mathrm{w}$ |  | 2 |
| A22, 23 | Res. network, 560 $\Omega, 1 / 4 \mathrm{w}$ |  | 2 |
| R1 thru 10 | Res., 430 $\Omega, 1 / 4 \mathrm{w}$ |  | 10 |
| CR1 thru 10 | Diode | 1N4154 | 10 |
| Q1 thru 10 | Transistor | 2N3722 | 10 |
| C2 thru 8 | Cap., Mylar, .01 $\mu \mathrm{f}$ |  | 7 |
| C1 | Cap., Tantalum, 1 $\mu \mathrm{f}$ |  | 1 |



## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.4 |  | 5.5 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL <br> (at NAND outputs) | unit <br> loads | $2,7,12,5,9,11$, <br> $50,46,30,33$ |  |  | 7 |
| Current per lamp driver <br> (at 28vdc max) | ma | front edge |  |  | 200 |
| Keep-alive resistor <br> (designed for use with <br> 5 V bulb; remove if V <br> exceeds 8V) | ohms <br> watts |  |  | 220 | $1 / 4$ |
| Input loading | unit <br> loads | $14,22,36,8$, <br> $18,26,10,3$ |  |  | 1 |
| NAND propagation de- <br> lay, at 25 ${ }^{\circ} \mathrm{C}$, with loads <br> of 15pf | ns |  |  | 20 | 28 |
| +5 volt supply (Vcc) <br> +8 volt supply | ma <br> ma |  |  |  |  |
| Dissipation, per module | watts |  |  | 63 |  |

*at $+5.5 v$ and 20 MHz


The BJ61 contains a binary input to 16 -line output decoder. A 4-bit binary input can assume any one of sixteen states. The BJ61 determines which one of these sixteen possible permutations of four bits is present at the inputs. It then generates a logic 0 (low) output on the one line whose assigned value ( 0 through 15) corresponds to the value of the 4 -bit input. All of the other fifteen output lines will remain at logic 1 (high). Note that the outputs are given an inversion label (overscore) to indicate that a logic 0 represents the desired condition. Refer to the block diagram, below.
The input to the module requires eight signals. Both logic phases (signal and complement) of each of the four input bits is required.
The BJ61 uses TTL circuits. The pin-compatible DTL version is BJll .
The BJ6l uses the same general-purpose etch pattern that

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.4 |  | 5.5 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL | unit <br> loads | All outputs |  |  | 8.4 |
| Input loading | unit <br> loads | All inputs |  |  | 1 |
| Propagation delay, at <br> $25^{\circ}$ C, with loads of <br> 15pf | ns |  |  | 20 | 28 |
| +5 volt supply (Vcc) | ma |  |  | 46.8 | $286^{*}$ |
| Dissipation, per module | mw |  | 234 | $1,570^{*}$ |  |

* at +5.5 v and 20 MHz
is used for the BJ60, FJ66, and FJ67 modules. This board is only partially filled with ICs, as shown in the photo below, to implement the desired logic function.


PARTS LIST

| Designator | Description | Type | Qty. |
| :--- | :--- | :--- | :---: |
| A3, 6 | IC gate, quad 2-in | 9002 | 2 |
| A9, 10, 11, <br> $12,13,14$, <br> 16,17 | IC gate, dual 4-in | 9004 | 8 |
| C2 thru 8 | Cap., mylar, .01 $\mu \mathrm{f}$ |  | 7 |
| C 1 | Cap., tantalum, 1 ff |  | 1 |

INPUTS


OUTPUTS

## LOGIC DIAGRAM, BJ6I



Polarizing keys 2 \& 8

The BJ62 contains three independent decades of decoding, each with BCD input and 10-line output.
A 4-bit Binary-Coded-Decimal number can assume any one of ten distinct states. The $B C D / 10$-line decoder determines which one of these ten possible permutations of four bits is present at the inputs. It then generates a logic 0 (low) output on the one line whose assigned value ( 0 through 9) corresponds to the value of the 4-bit input. All of the other nine output lines will remain at logic I (high). Note that the outputs are given an inversion label (overscore) to indicate that a logic 0 represents the desired condition. Refer to the block diagram, below.
An illegal input (a 4-bit input representing one of the values 10 through 16) will cause all ten outputs to go high.
The input to each decade decoder requires only four signals. Complements are genercited on the module.
The BJ62 uses TTL circuits. The pin compatible DTL version is BJll.
Test points are provided on one of the three decades.
This module will conveniently interface with FJ68.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic I level <br> Logic 0 level | volts <br> volts |  | 2.4 |  | 5.5 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL | unit <br> loads | All outputs |  |  | 8.4 |
| Input loading | unit <br> loads | All inputs |  |  | 1 |
| Propagation delay, at <br> $25^{\circ}$ C, with loads of 15pf | ns |  |  | 30 | 42 |
| +5 volt supply (Vcc) | ma |  |  | 86.4 | $528^{*}$ |
| Dissipation, per module | mw |  | 432 | $2,900^{\star}$ |  |

*at +5.5 v and 20 MHz

## PARTS LIST

| Designator | Description | Type | Qty. |
| :--- | :--- | :--- | :---: |
| A1 thru A6, <br> A8, A10, A12 |  | 9002 | 9 |
| A7, A9, A11 |  | 9004 | 3 |
| A13 thru A18 |  | 9003 | 6 |
| C2 thru C7 | Cap., Mylar, .01 $\mu \mathrm{f}$ |  | 6 |
| C1 | Cap., Tantalum, 1 $\mu \mathrm{f}$ |  | 1 |



INPUTS




Polarizing keys $3 \& 7$

## MEDIUM FREQUENCY CLOCK OSCILLATOR

The CJ16 module contains a 1 MHz to 2 MHz oscillator with $50 \%$ duty cycle squarewave output, and a seven stage downcounter. Oscillator is controlled by LC or crystal. When crystal control is desired frequency must be specified by the user. For higher output drive capability feed output through logic driver before connecting to clock line.

Clock can be bussed via ordinary logic wiring. Terminate clock bus with one 1. 1K ohm resistor on XJIO module. Lines should radiate from driver in equal lengths to avoid clock skew.

If more than one frequency is employed in the system, the phase shift due to delay through the seven-stage ripple counter should be taken into account.

Wire -8 volts from power supply to pin 50 . Other supply voltages are provided on back panel etch. When using crystal, adjust frequency to correct value with LC control before plugging in crystal. Have LC jumper in place when adjusting LC control. Remove LC jumper and insert crystal jumper before placing crystal in circuit. Then tweak LC control for maximum output at crystal frequency.
To obtain a detailed circuit schematic and parts list, request a CJI6 data sheet.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | $\begin{aligned} & \mathrm{KHz} \\ & \mathrm{MHz} \end{aligned}$ |  | 7.8 |  | 12 |
| Stability, crystal operation | ppm/ ${ }^{\circ} \mathrm{C}$ |  | 2 |  |  |
| Crystal freq. accuracy | \% |  | $\pm 0.02$ |  |  |
| Logic I level Logic 0 level | volts <br> volts |  | $\begin{array}{r} 4.5 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Fan-out <br> Into DTL <br> Into TTL | unit loads | $\begin{aligned} & 36,40,44 \\ & 35 \\ & 38,42,45 \\ & \text { all others } \\ & 36,40,44 \\ & 35 \\ & 38,42,45 \\ & \text { all others } \end{aligned}$ |  |  | $\begin{aligned} & 33 \\ & 31 \\ & 30 \\ & 23 \\ & 27 \\ & 27 \\ & 27 \\ & 25 \end{aligned}$ |
| +5 volt supply* | ma |  |  | 216 | $240{ }^{+}$ |
| +8 volt supply* | ma |  |  | 77 | $85^{\dagger}$ |
| -8 volt supply* | ma |  |  | 47 | $52^{\dagger}$ |
| Dissipation, per module | watts |  |  | 2.1 | $2.3{ }^{\dagger}$ |

* based on $50 \%$ duty cycle
at +5.5 v


## LOGIC DIAGRAM



## HIGH FREQUENCY CLOCK OSCILLATOR

The CT10 contains a 1 MHz to 10 MHz oscillator, a pulse shaper, and a gated clock amplifier (driver). The oscillator is controlled by an adjustable LC circuit or optionally by a plug-in crystal. External jumpers select range (see table 1). When crystal control is desired frequency must be specified by the user. When using crystal, first adjust to approximate frequency using LC control with jumper 45-20 in place. Then remove jumper 45-20 and insert crystal.

Table 1. Frequency Ranges

| Frequency Range | Jumper |
| :--- | :--- |
| 6.20 to 10 MHz | none |
| 3.90 to 6.30 MHz | 39,44 |
| 2.48 to 4.00 MHz | 40,44 |
| 1.56 to 2.53 MHz | $40,41,44$ |
| 1.0 to 1.59 MHz | $40,42,44$ |

Pulsewidth control on shaper adjusts duty cycle from approximately $30 \%$ to approximately $70 \%$. This adjustment is frequency dependent and should be checked with an oscilloscope.
Clock can be bussed via ordinary logic wiring. Terminate clock bus with one or more 1 . 1 K ohm resistors on an XJ 10 module. Lines should radiate from driver in equal lengths to avoid clock skew.

Since the driver gate is an AND/OR gate each unused OR input must be grounded, by grounding one AND term of the AND gate which precedes the OR term. For instance, if the gate $26-27-29$ is not used, ground one of the three pins 26,27 , or 29.

Wire -8 volts from power supply to pin 50 .
This module requires two card slots.
To obtain a detailed circuit schematic and parts list, request a CT10 data sheet.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 1 |  | 10 |
| Stability, crystal operation | ppm $/{ }^{\circ} \mathrm{C}$ |  | 2 |  |  |
| Crystal freq. accuracy | \% |  | $\pm 0.02$ |  |  |
| Logic 1 level Logic 0 level | volts volts |  | $\begin{array}{r} 4.5 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Fan-out from driver Into DTL Into TTL Fan-out from shaper Into DTL Into TTL | unit loads <br> unit loads | 8 thru 15 $34$ |  |  | $\begin{aligned} & 174 \\ & 131 \\ & \\ & 16 \\ & 16 \end{aligned}$ |
| Input loading at driver control gate (each input, from either DTL or TTL) | unit loads |  |  |  | 5 |
| +5 volt supply* | ma |  |  | 44 | $48^{+}$ |
| +8 volt supply* | ma |  |  | 117 | $130^{\text {t }}$ |
| -8 volt supply* | ma |  |  | 54 | $60^{\dagger}$ |
| Dissipation, per module | watts |  |  | 1.59 | $1.76{ }^{+}$ |

* based on $50 \%$ duty cycle
+ at $+5.5 v$


## LOGIC DIAGRAM



The DJ24 is a high accuracy 9-bit and sign digital-to-ana$\log$ converter with $\pm 4$ ma or $\pm 10$ volts ( $\pm 20 \mathrm{ma}$ ) bipolar output. The module includes a resistive ladder network, switches and drivers, and an output amplifier. It accepts 2 's complement values of input code to produce a negative output. It can be recalibrated to accept l's complement input.

A digital register such as the FJ20 module can be used to store the digital input.

Either voltage or current output is available, both with $0.1 \%$ maximum error referred to reference source, over the full temperature range. The voltage output is obtained by feeding the current output into an IC operational amplifier, provided on the board, which has a full scale output of $\pm 10 \mathrm{v}$ and can drive a 20 ma resistive load with $5,000 \mathrm{pf}$ of parallel capacitance.

Input logic levels are standard J Series, 1 unit load per input. The WT49 regulator module is available to provide $\pm 35$ volts reference source. Wire the reference voltages and -8 v to pins shown in the input-output diagram.

## INPUT-OUTPUT DIAGRAM



The output voltage is related to digital input as shown in Table 1.

To obtain detailed circuit schematic and parts list, request a DJ24 data sheet.

Table 1. Input vs Output Relations

| DIGITAL INPUT |  |  |  |  |  |  |  | ANALOG OUTPUT VOLTAGE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { Sign } \\ & \mathrm{Bit} \end{aligned}$ | MSB | $2^{-2}$ |  |  |  | -8 | LSB | 2's Comp | ment | 1's Comp | ement |
| 0 | 0 | 11 | 1 | 11 | 1 | 1 | 1 | FS- $\frac{\text { FS }}{2^{9}}$ | $9 \frac{502}{512} \mathrm{v}$ | FS- $\frac{\text { FS }}{2^{9}}$ | $9 \frac{502}{512} \mathrm{v}$ |
| 0 | 0 | 00 | 0 | 00 | 0 | 0 | 1 | $\frac{\mathrm{FS}}{2^{9}}$ | $\frac{10}{512} \mathrm{v}$ | $\frac{\mathrm{FS}}{2^{9}}$ | $\frac{10}{512} \mathrm{v}$ |
| 0 | 0 | 00 | 0 | 00 | 0 | 0 | 0 | 0 | Ov | +0 | +0v |
| 1 | 1 | 11 | 1 | 11 | 1 | 1 | 1 | $-\frac{5 S}{29}$ | $-\frac{10}{512} \mathrm{v}$ | -0 | -Ov |
| 1 | 1 | 11 | 1 | 11 | 1 | 1 | 0 | $-\frac{\mathrm{FS}}{28}$ | $-\frac{10}{256} v$ | $-\frac{\mathrm{FS}}{29}$ | $-\frac{10}{512} \mathrm{v}$ |
| 1 | 0 | 00 | 0 | 00 | 0 | 0 | 0 | -FS | - 10 v | -FS $+\frac{\text { FS }}{2}$ | $-9 \frac{502}{512} \mathrm{v}$ |

## SPECIFICATIONS

| Characteristic | Units | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: |
| Overall characteristics <br> Resolution (including sign) <br> Accuracy (relative to ref. voltage) <br> Temperature range | $\begin{aligned} & \text { bits } \\ & \% \\ & { }^{\circ} \mathrm{C} \end{aligned}$ | 0.1 0 |  | $\begin{array}{r} 10 \\ +55 \end{array}$ |
| Output characteristics <br> Voltage output range, full scale <br> (Op. amp.) <br> Voltage output conversion time to reach within 10 mv of final value (add items 1 and 2): <br> 1. Settling time <br> 2. Slewing time per volt of output change <br> Current output range, full scale <br> 1. without Op. Amp. <br> 2. from Op. Amp. <br> Current output switching time (for a transifion from - full scale current to - full scale current) | volts <br> $\mu \mathrm{sec}$ <br> $\mu \mathrm{sec} / \mathrm{v}$ <br> ma <br> ma <br> nsec | $-10$ $\begin{array}{r} -4 \\ -20 \end{array}$ |  | $\begin{array}{r} +10 \\ 5 \\ 2.6 \\ +4 \\ +20 \\ <100 \end{array}$ |
| Input characteristics <br> Logic 1 level <br> Logic 0 level <br> Switching threshold <br> Input loading | volts <br> volts <br> volts <br> unit <br> loads | $\begin{array}{r} 2.6 \\ 0 \end{array}$ | 1.5 | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Power requirements <br> -5 volt supply <br> +8 volt supply <br> -8 volt supply <br> +15 volt supply <br> - 15 volt supply <br> +35 volt supply <br> - 35 volt supply <br> Dissipation, per module | ma <br> ma <br> ma <br> ma <br> ma <br> ma <br> ma <br> watts |  |  | $\begin{array}{r} 75 \\ 73 \\ 25 \\ 36 \\ 36 \\ 10.5 \\ 7.5 \\ 2.2 \end{array}$ |

The FJ10 module contains eight JK flip-flops (RS flip-flops connected via etch in the JK mode), with two common Reset Direct (clear) lines. One group of four also has individual Set Direct inputs.
Each JK flip-flop is a clocked storage element consisting of a master and a slave flip-flop placed on the same IC chip, functionally related as shown in the diagram below. The master-slave principle has the advantage that the circuit is not sensitive to rise or fall times of clock signals, or to clock pulsewidth, providing that the pulsewidth exceeds the minimum required for internal propagation delays. The clock signal, when high, moves $J$ or $K$ input data into the master flip-flop; when it goes low it causes data to transfer from master to slave. The clock input is shown with an inversion


## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 8 | IC, flip-flop, single | 945 | 8 |
| C1, 2 | Cap. mylar, .01 $\mu \mathrm{f}$ |  | 2 |

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.6 |  | 5.5 <br> 0 <br> 0 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL | unit <br> loads | all outputs |  |  | $9-1 / 3$ |
| Input loading <br> Jand K <br> Cand SD <br> Common RD | unit <br> loads | see logic <br> diagram |  |  | $2 / 3$ <br> 2 <br> 8 |
| Propagation delay, at $25^{\circ} \mathrm{C} ;$ <br> loads of 12.8 ma/30 pf | ns |  |  | 51 | 81 |
| +5 volt supply (Vcc) | ma |  |  | 75 | $83^{*}$ |
| Dissipation, per module | mw |  |  | 375 | $456^{*}$ |

* at +5.5 v
symbol to indicate that data appears at the outputs when clock goes low.

The FJl0 Set Direct (SD) and Reset Direct (RD) inputs override the clocked ( $J$ and $K$ ) inputs. A low level ( $0 v$ v) is used to activate SD or RD.

Truth table is given at the beginning of this section, under the heading "Logic Symbols".
The FJ10 uses DTL circuits. Refer to FJ60 for TTL version.

## LOGIC DIAGRAM



The FJll contains four JK flip-flops and gating to permit operation as a 4-bit synchronous binary up-counter, a 4-bit synchronous binary down-counter, a 4-bit right-shift register, or a 4-bit left-shift register.
Choice of operating mode is made by interconnecting appropriate pins on the module, by making appropriate control lines True or False, and by using the appropriate inputs and outputs, as described below. Data may be preset in any mode, and a Common Reset (clear) line is provided.
The module also contains an independent inverter and an independent NAND available for other use.
Clock, Common Reset, Forward, and Reverse control lines are common to all flip-flops. Set Direct inputs are preceded by gates which provide two separate control (strobe) lines and individual data inputs.
The FJll uses DTL circuits. Refer to FJ61 for TTL version.

## Up-counter

To operate the counter in the up-count (forward) mode: hold the Forward line high (True) and hold the Reverse line low (False); connect each Carry-or-Borrow ( $\mathrm{C}+\mathrm{B}$ ) output to the Gate Common input of the suceeding stage, as well as to the clocked Reset input of its own stage. Then clear the counter with Common Reset, and Direct Set data if desired. Raise the ( $\mathrm{C}+\mathrm{B}$ ) IN input (Pin 19) and Gate-1Common (pin 23) high (True), and proceed to increment the counter with a clock.

## Down-counter

Connect as for up-counter, except hold Reverse line high (True) and Forward line low (False). Also connect the $\bar{Q}$ output of each stage to the Down-Gate input of the succeeding stage. Raise the Down-Gate-1 (pin 41) and Gate-1-Common (pin 23) high (True) and decrement with a clock.

## LOGIC DIAGRAM



## Right-shift-register

To operate the module in the right-shift-register (forward) mode: hold the Forward line high (True) and hold the Reverse line low (False); connect each ( $\overline{\mathrm{C}+\mathrm{B})}$ output to the clocked Reset input of the same stage. Hold the Gate-1Common (pin 23) high and use ( $\mathrm{C}+\mathrm{B}$ ) IN (pin 19) as the shift register data input. Clear the register with Common Reset, if desired, and then preset (Direct Set) data if desired. Shift data into the register through ( $\mathrm{C}+\mathrm{B}$ ) IN (pin 19) with a clock for each bit.

## Left-shift-register

To operate the module in the left-shift-register (reverse) mode: hold the Reverse line high (True) and hold the Forward line low (False); connect each $Q$ output to the Down Gate input of the preceding stage. Hold the Gate-4-Common (pin 30) high and use the Down-Gate-4 input (pin 33) as the shift register data input. Clear the register with Common Reset, if desired, and then preset (Direct Set) data if desired. Shift data into the register through Down-Gate4 (pin 33) with a clock for each bit.

## Variations

The module can be wired to count in any desired pattern other than straight binary, or shift in any 4-bit sequence. External gating can also be interposed between stages when needed. Modules can be cascaded to form any desired length counter or register. Since counting is synchronous, delay remains the same and is independent of counter length.

## PARTS LIST

| Designator | Description | Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1,5,7,10 | IC gate, dual 4-in | 930 | 4 |
| A4,6,9,11 | IC flip-flop, single | 945 | 4 |
| A2, 3, 8 | IC gate, quad 2-in | 946 | 3 |
| C1 | Cap., mylar, .01 $\mu \mathrm{f}$ |  | 1 |


(Refer to page 44 for circuit schematic diagram)


The FJ12 module contains five gated, clocked RS flip-flops. Each $S$ and $R$ input is preceded by a 2-input AND gate. Logic levels appearing at these gates enter the flip-flop only in conjunction with a clock signal.
Each RS flip-flop contains a master and a slave flip-flop placed on the same IC chip, functionally related as shown in the diagram at right. The clock signal, when high, moves $S$ or $R$ input data into the master flip-flop. When it goes low it causes data to transfer to slave. The clock input is shown with an inversion symbol to indicate that data appears at the outputs when clock goes low.
The direct inputs (SD and RD) override the clocked S and R inputs. A low level ( $0 v$ ) activates SD or RD.
Truth table is given at the beginning of this section, under the heading "Logic Symbols". Note that the RS flip-flop has an ambiguous state. When $S$ and $R$ are both high simultaneously, it is not possible to predict the state that results after the clock. A JK hookup avoids this ambiguity. This consists of connecting $Q$ output to R1 or R2 input, and $\bar{Q}$ output to S1 or S2 input. Refer to FJ10 for a JK module. The clock should have a minimum True (high) time of 100 nsec and a minimum False (low) time of 100 nsec. Logic levels at the $S$ and $R$ inputs must be stable for the entire clock high time.
The FJ12 uses DTL circuits. Refer to FJ62 for TTL version.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.6 |  | 5.5 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL | unit <br> loads | all outputs |  |  | 10 |
| Input loading <br> S1, S2, R1, R2 <br> C, SD, RD | unit <br> loads | see logic |  |  |  |
| diagram |  |  |  |  |  |
| Propagation delay, at <br> $25^{\circ}$ C, with loads of <br> 12.8 ma/30 pf | ns |  |  | 51 | 81 |
| +5 volt supply (Vcc) | ma |  |  | $2 / 3$ |  |
| Dissipation, per module | mw |  |  | 235 | $286^{*}$ |

* at $+5.5 v$


## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 5 | IC, flip-flop, single | 945 | 5 |
| C1 | Cap. mylar, .01 $\mu \mathrm{f}$ |  | 1 |



## LOGIC DIAGRAM



The FJl3 module contains four 4-bit buffer storage registers. It is constructed entirely of 2 -input NANDs, arranged as buffered latches with strobed gates at inputs and outputs. Each 4-bit section is independent of the others, and has its own common reset line, set strobe (load strobe), and readout strobe. Only the complement of the input data is available at the outputs.

The set strobe and readout strobe are normally low (logic 0) and must be raised high (logic 1) to load or read the register. The reset strobe is normally high and must be made low to clear the register.

FJ13 uses DTL circuits. Refer to FJ63 for TTL version.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level Logic 0 level | volts <br> volts |  | $\begin{array}{r} 2.6 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL | unit loads | all outputs |  |  | 8 |
| Input loading <br> S1, S2, S3, 54 <br> Strobe or reset | unit loads | see logic diagram |  |  | 1 |
| Timing, at $25^{\circ} \mathrm{C}$ with loads of $12.8 \mathrm{ma} / 30 \mathrm{pf}$ | Data inputs must be stable for 88 ns min ., beginning at set strobe leading edge. Set strobe must be min. 88 ns in duration. Data is availoble 31 ns (typ) after readout strobe leading edge. Reset must be low for 88 ns . |  |  |  |  |
| +5 volt supply (Vcc) | ma |  |  | 115 | 161.3* |
| Dissipation, per module | mw |  |  | 575 | 887* |

* at +5.5 v


## PARTS LIST

| Designator | Description | Type | Qty, |
| :--- | :--- | :--- | :---: |
| A1 thru A16 | IC gate, quad 2-in | 946 | 16 |
| C1 | Cap., mylar, .01 $\mu \mathrm{f}$ |  | 1 |

## LOGIC DIAGRAM



Polarizing keys $2 \& 13$

SCHEMATIC DIAGRAM, FJI3


The FJl4 contains two independent 8-bit shift registers which can be used for serial-input to parallel-output, parallel input to serial-output, or simple parallel-parallel storage. Common gated clock and reset inputs are provided. Strobed direct-set inputs, used for presetting, are also provided. A test point is provided at module front edge for each Q output of one register, and for Q7 and Q8 outputs of the other.
This module uses DTL circuits. Refer to FJ64 for TTL version

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.6 |  | 5.5 |
| 0 |  |  | 1.5 |  |  |
| Switching threshold | volts |  |  |  | 10 |
| Fan-out, into DTL | unit <br> loads | 9, 7, 46, 45 <br> all others |  |  | 9 |
| Input loading | unit <br> loads | $5,4,41,40$ <br> all others |  |  | $2 / 3$ |
| Propagation delay, at <br> $25^{\circ} \mathrm{C}$, with loads of <br> 12.8 ma/30 pf | ns |  |  | 87 | 137 |
| +5 volt supply (Vcc) | ma |  |  |  |  |
| Dissipation, per module | watts |  |  | 1.0 | $1.28^{*}$ |

* at +5.5 v



## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 4, <br> A12 thru 15 | IC, flip-flop, dual | 9099 | 8 |
| A5,6,7, <br> 10,11 | IC, gate, quad 2-in | 946 | 5 |
| A8, 9 | IC, power gate | 944 | 2 |
| R1 thru 4 | Res., 1. 1K $\Omega, 1 / 4 \mathrm{w}$ |  | 4 |
| C1 | Cap., mylar, .01 $\mu \mathrm{f}$ |  | 1 |



## FJl6

## BCD UP-COUNTER/DECODER

The FJl6 contains a 4-bit BCD ripple-through up-counter and a BCD to 10 -line decoder. The decoder has both logic-level outputs and high current outputs which can be used to directly drive lamps or relays. The counter has strobed individual direct-set inputs for presetting, as well as a gated common reset line.

Certain terminals must be externally jumpered on the back plane, as shown in Table 1 in the logic diagram.
All three functions -- counting, 10 -line decoding, and display driving -- are mounted on one module, reducing to one slot the mounting space required for one displayed decade.

The decoder-driver section is identical to the BJ 10 module. The FJl6 uses the same general purpose etch pattern as the BJl0, BJll, and FJl7 modules, filled with ICs as shown in the photograph at right.
The FJI6 uses DTL circuits. For a TTL version of this logic structure refer to FJ66.

## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :---: | :---: | :---: | :---: |
| A2, 4, 5, 7 | IC flip-flop, single | 945 | 4 |
| $\begin{aligned} & \mathrm{A}, 3,6,8, \\ & 15,18,19 \end{aligned}$ | IC gate, quad 2-in | 946 | 7 |
| $\begin{aligned} & \text { A } 10,13,14, \\ & 16,17 \end{aligned}$ | IC gate, dual 4-in | 930 | 5 |
| A20, 21 | Res. network, $220 \Omega, 1 / 4 w$ |  | 2 |
| A22, 23 | Res. network, $560 \Omega, 1 / 4 \mathrm{w}$ |  | 2 |
| R1 thru 10 | Res., 430 ${ }^{\text {, }}$, $/ 4 \mathrm{w}$ |  | 10 |
| CR1 thru 10 | Diode | 1N4154 | 10 |
| Q1 thru 10 | Transistor | 2N3722 | 10 |
| C1, 2 | Cap. mylar, . $01 \mu \mathrm{f}$ |  | 2 |



SPECIFICATIONS

| Characteristics | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level Logic 0 level | volts <br> volts |  | $\begin{array}{r} 2.6 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out into, DTL (at NAND outputs) | unit <br> loads | $14,22,36,3$ all others |  |  | $\begin{aligned} & 8 \\ & 7 \end{aligned}$ |
| Current per lamp driver (at 28vdc max.) | ma | front edge |  |  | 200 |
| Keep-alive resistor (designed for use with 5 v bulb; remove if v exceeds 8 v ) | ohms watts |  |  | $\begin{aligned} & 220 \\ & 1 / 4 \end{aligned}$ |  |
| Input loading | unit <br> loads | 45, 23 <br> all others |  |  | $\begin{aligned} & 6 \\ & 1 \end{aligned}$ |
| Propagation delay, at $25^{\circ} \mathrm{C}$, with loads of $11.2 \mathrm{ma} / 30 \mathrm{pf}$ | ns |  |  | 260 | 420 |
| +5 volt supply (Vcc) | ma |  |  | 98.8 | 127* |
| +8 volt supply | ma |  |  | 198 | 216 |
| Dissipation, per module | watts |  |  | 2.08 | 2.60* |

* at +5.5 v

LOGIC DIAGRAM, FJ16


The FJl7 contains a 4-bit binary ripple-through up-counter and a binary to 16 -line decoder. The counter has strobed individual direct-set inputs for presetting, as well as a gated common reset line.
Certain terminals must be externally jumpered on the backplane, as shown in Table 1 in the logic diagram.

Two functions -- counting and decoding -- are mounted on one module, providing extremely high packing density.
The decoder section is identical to the BJll module. The F Jl7 uses the same general purpose etch pattern as the BJ10, BJ11, and FJi6 modules, filled with ICs as shown in the photograph at right.

The FJI7 uses DTL circuits. For a TTL version of this logic structure refer to FJ67.

## PARTS LIST

| Designator | Description | Type | Qty. |
| :--- | :--- | :--- | :--- |
| A2,4,5,7 | IC flip-flop, single | 945 | 4 |
| A1,3,6,8 | IC gate, quad, 2-in | 946 | 4 |
| A9, 10, 11, <br> $12,13,14$, <br> 16,17 | IC gate, dual 4-in | 930 | 8 |
| C1,2 | Cap., mylar, .01 $\mu \mathrm{f}$ |  | 2 |



## SPECIFICATIONS

| Characteristics | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.6 <br> 0 |  | 5.5 <br> 0.4 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL | unit <br> loads | $18,26,10,8$ <br> all others |  |  | 7 <br> 8 |
| Input loading | unit <br> loads | 45,23 <br> all others |  |  | 6 <br> 1 |
| Propagation delay, at <br> $25^{\circ} \mathrm{C}$, with loads of <br> 12.8 ma/30 pf | ns |  |  | 260 | 420 |
| +5 volt supply (Vcc) | ma |  |  | 91.6 | $117^{*}$ |
| Dissipation, per module | mw |  |  | 458 | $643^{*}$ |

[^2]

This module contains three identical decades of clocked BCD counting on one module. It functions as either upcounter or down-counter, depending on whether the control signals at pins 9, 25, and 41 are high (up) or low (down).
Common clock, common reset, and commonly strobed preset inputs are provided for each decade. The clock and reset inputs are provided with inverters so that either logic phase (signal or complement) can be used. In addition, each inverter can be used to gate the other input, using the wired-logic principle. For example, if the input at pin 2 is held high (logic 1), then the input at pin 3 cannot rise because the inverter output holds it low.
Each decade has a clock output (pins 5, 21, 37) which is used to provide clock input to the next decade, when two decades are serially chained together. If counting direction will remain stable, clock output can connect directly to next input. If up/down changeover during operation is anticipated, use additional gating as shown at right.
Front-edge test points are provided at the $Q$ outputs of ten of the twelve counter flip-flops.
This module uses DTL circuits. A TTL version of a similar logic structure is the FJ68.
The FJ18 will conveniently interface with the BJ12.

## PARTS LIST

| Designator | Description | Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 6, <br> A19, 21, 23 | IC gate, quad 2-in | 946 | 9 |
| A13 thru 18 | IC gate, triple 3-in | 962 | 6 |
| A20, 22, 24 | IC gate, dual 4-in | 930 | 3 |
| A7 thru 12 | IC flip-flop, dual | 9099 | 6 |
| C1 | Cap., mylar, .01 ff |  | 1 |
| CR1, 2, 3 | Diode | 1N4 154 | 3 |



Gating Required For Dynamic Up/Down Transition

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | ---: | :--- | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.6 <br> 0 |  | 5.5 <br> 0.4 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL | unit <br> loads | 5 <br> 1, 17,33 <br> all others |  |  | 4 <br> 8 <br> 9 |
| Input loading | unit <br> loads | $3,19,35,7$, <br> 23,39 <br> all others |  |  | 9 |
| Propagation delay, at <br> $25{ }^{\circ} \mathrm{C}$, with loads of <br> 12.8 ma/30 pf | ns |  |  | 140 | 230 |
| +5 volt supply (Vcc) | ma |  |  | 220.8 | $275.3^{*}$ |
| Dissipation, per module | watts |  |  | 1.1 | $1.5^{*}$ |

* at $+5.5 v$

A) thru Al2




LOGIC DIAGRAM, FJI8


The FJ19, FJ20, and FJ21 are high-density buffered-latch storage register modules. Each module contains two registers. The two FJ19 registers have 8 bits each; FJ20 registers have 10 bits each; and FJ21 registers have 12 bits each.

One logic diagram is shown to describe all three registers. All three module types use the same basic etched circuit board. Each is filled with only the ICs required to perform its function.

Two common control lines are provided on each module, one for each register. When the control line inputs are all high, the control line goes high. Each control line strobes into all flip-flops under its control the signal that is present on the input line. If the input signal is high, $Q$ output goes high.
Test points are provided on the outputs of one of the two registers on each module, as shown in the logic diagram.

These register modules are offered only in a DTL version.


## PARTS LIST, FJI9

| Designator | Description | Type | Qty. |
| :--- | :--- | :---: | :---: |
| A26 | IC, power gate | 944 | 1 |
| A2, 4, 5,9, <br> $11,12,15$, <br> $16,17,18$, <br> $19,21,22$, <br> $23,24,25$ | IC gate, quad 2-in | 946 | 16 |
| A7 | IC gate, dual 4-in |  |  |
| C1 | Cap., mylar, .01 $\mu \mathrm{f}$ | 930 | 1 |
| R1, 2 | Res., 1. IK $\Omega, 1 / 4 w$ |  | 1 |

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level Logic 0 level | volts <br> volts |  | $\begin{array}{r} 2.6 \\ 0 \\ \hline \end{array}$ |  | $\begin{array}{\|l} 5.5 \\ 0.4 \\ \hline \end{array}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL | unit <br> loads | all outputs |  |  | 7 |
| Input loading <br> Signal inputs Strobe inputs | unit <br> loads | see logic diagram |  |  | $2$ |
| Propagation delay per stage, at $25^{\circ} \mathrm{C}$, with loads of $11.2 \mathrm{ma} / 30 \mathrm{pf}$ | ns |  |  | 180 | 300 |
| $\begin{aligned} & \text { +5 volt supply (Vec) } \\ & \text { FJ19 } \\ & \text { FJ20 } \\ & \text { FJ21 } \end{aligned}$ | ma |  |  | $\begin{aligned} & 128 \\ & 155.8 \\ & 185.8 \end{aligned}$ | $\begin{aligned} & 176.7^{*} \\ & 217^{*} \\ & 258^{*} \end{aligned}$ |
| Dissipation, per module <br> FJ19 <br> FJ20 <br> FJ2 1 | mw |  |  | $\begin{aligned} & 646 \\ & 779 \\ & 929 \end{aligned}$ | $\begin{aligned} & 974^{*} \\ & 1,190^{*} \\ & 1,420^{*} \end{aligned}$ |

* at +5.5 v


## PARTS LIST, FJ20

| Designator | Description | Type | Qty. |
| :--- | :--- | :---: | :---: |
| A26 | IC power gate | 944 | 1 |
| A1, 2, 4, 5, <br> $8,9,11,12$, <br> 14 thru 25 | IC gate, quad 2-in | 946 | 20 |
| A7 | IC gate, dual 4-in | 930 | 1 |
| C1 | Cap., mylar, .01 ff |  | 1 |
| R1, 2 | Res., 1. 1K $\Omega, 1 / 4 w$ |  | 2 |

## PARTS LIST, FJ21

| Designator | Description | Type | Qty. |
| :--- | :--- | :---: | :---: |
| A26 | IC power gate | 944 | 1 |
| A1 thru 6, <br> A8 thru 26 | IC gate, quad 2-in | 946 | 24 |
| A7 | IC gate, dual 4-in | 930 | 1 |
| C1 | Cap., mylar, .01 $\mu \mathrm{f}$ |  | 1 |
| R1,2 | Res., 1. $1 \mathrm{~K} \Omega, 1 / 4 \mathrm{w}$ |  | 2 |



The FJ60 module contains eight JK flip-flops, with two common Reset Direct (clear) lines. One group of four also has individual Set Direct inputs.
Each JK flip-flop is a clocked storage element consisting of a master and a slave flip-flop placed on the same IC chip, functionally related as shown in the diagram below. The master-slave principle has the advantage that the circuit is not sensitive to rise or fall times of clock signals, or to clock pulsewidth, providing that the pulse width exceeds the minimum required for internal propagation delays. The clock signal, when low, moves J or K input data into the


## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :--- | :---: |
| A1 thru 8 | IC, flip-flop, single | 9001 | 8 |
| C1 | Cap., tantalum l $\mu \mathrm{f}$ |  | 1 |
| C2,3,4 | Cap., mylar $.01 \mu \mathrm{f}$ |  | 3 |

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level Logic 0 level | volts volts |  | $\begin{array}{r} 2.4 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL | unit loads |  |  |  | 8 |
| Input loading | unit loads | $\begin{aligned} & 15,23,25,40 \\ & 10,50 \\ & \text { all others } \end{aligned}$ |  |  | $\begin{gathered} 2.7 \\ 10.8 \\ 1 \end{gathered}$ |
| Propagation delay, at $25^{\circ} \mathrm{C}$, with loads of 15 pf | ns |  |  | 17 | 32 |
| +5 volt supply (Vcc) | ma |  |  | 120 | 220* |
| Dissipation, per module | mw |  |  | 600 | 1,210* |

* at +5.5 v and 20 MHz
master flip-flop; when it goes high it causes data to transfer from master to slave.
The FJ60 Set Direct (SD) and Reset Direct (RD) inputs override the clocked ( J and K ) inputs. A low level $\left(\mathrm{OV}_{\mathrm{V}}\right)$ is used to activate SD or RD.

Truth table is given at the beginning of this section, under the heading "Logic Symbols".

The F J60 uses TTL circuits. Refer to FJ10 for DTL version.
LOGIC DIAGRAM


Top View

The FJ6l contains four JK flip-flops and gating to permit operation as a 4-bit synchronous binary up-counter, a 4-bit synchronous binary down-counter, a 4-bit right-shift register, or a 4-bit left-shift register.
Choice of operating mode is made by interconnecting appropriate pins on the module, by making appropriate control lines True or False, and by using the appropriate inputs and outputs. Refer to FJll description to obtain detailed directions for operating the module in the desired mode.

## PARTS LIST

| Designator | Description | Type | Qty. |
| :--- | :--- | :--- | :--- |
| A1,4,5,9 | IC gate, quad 2-in | 9002 | 4 |
| A6,7,10,11 | IC flip-flop, single | 9001 | 4 |
| A8, 2, 13 | IC gate, triple 3-in | 9003 | 3 |
| C2,3,4,5 | Cap., mylar, .01 $\mu \mathrm{f}$ |  | 4 |
| C1 | Cap., tantalum, 1 $\mu \mathrm{f}$ |  | 1 |

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level Logic 0 level | volts <br> volts |  | $\begin{array}{r} 2.4 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| $\begin{aligned} & \text { Fan-out, into TTL } \\ & \hline Q \text { (except Q4) } \\ & Q 4 \\ & \bar{Q} \\ & (\bar{C}+B) \\ & (C+B) \\ & \text { Independent gates } \end{aligned}$ | unit <br> loads | $\begin{aligned} & 38,24,21 \\ & 47 \\ & 43,34,6,1 \\ & 28,26,37,25 \\ & 46,50,18,20 \\ & 9,11 \end{aligned}$ |  |  | $\begin{aligned} & 7 \\ & 8 \\ & 8 \\ & 8 \\ & 6 \\ & 8 \end{aligned}$ |
| Input loading <br> Forward; Reverse <br> Common Reset, Clock <br> ( $C+B$ ) In <br> Set-common <br> Down-gate <br> Gate-common <br> Reset (clocked) <br> Set (direct) <br> Independent gates | unit loads | $\begin{aligned} & 29,31 \\ & 10,14 \\ & 19 \\ & 5,40 \\ & 33,35,39,41 \\ & 30,22,27,23 \\ & 45,36,7,3 \\ & 44,42,4,2 \\ & 8,15,13 \end{aligned}$ |  |  | $\begin{aligned} & 4 \\ & 1 \\ & 1 \\ & 2 \\ & 1 \\ & 2 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |
| Propagation delay, at $25^{\circ} \mathrm{C}$, with loods of 15 pf | ns |  |  | 37 | 60 |
| +5 volt supply (Vcc) | ma |  |  | 103 | 374* |
| Dissipation, per module | mw |  |  | 517 | 2,060* |

* at +5.5 v and 20 MHz



## LOGIC DIAGRAM




Polarizing keys $2 \& 16$

The FJ62 module contains five independent, gated, clocked JK flip-flops. Each J and K input is preceded by a 2-input AND gate. Logic levels appearing at these gates enter the flip-flop only in conjunction with a clock signal.
Each JK flip-flop contains a master and a slave flip-flop placed on the same IC chip, functionally related as shown in the diagram at right. The clock signal, when low, moves $J$ or $K$ input data into the master flip-flop. When it goes high it causes data to transfer to slave.
The direct inputs (SD and RD) override the clocked J and $K$ inputs. A low level ( 0 V ) activates SD or RD.

Truth table is given at the beginning of this section, under the heading "Logic Symbols". Note that the JK flip-flop does not have an ambiguous state.
This module is pin-for-pin compatible with the FJ12 module. However, this module uses JK flip-flops, while the FJ12 uses RS flip-flops. If a direct substitution of the FJ12 is made for FJ62, external $J$ and $K$ feedback paths may need to be added to the FJ62 wiring to eliminate input ambiguities.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.4 |  | 5.5 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL | unit <br> loads | all outputs |  |  | 8 |
| lnput loading <br> J, K, C inputs <br> SD, RD inputs | unit <br> loads | see logic |  |  |  |
| diagram |  |  |  |  |  |
| Propagation delay, at <br> 25 C, with loads of <br> l5pf | ns |  |  | 17 | 32 |
| +5 volt supply (Vcc) | ma |  |  | 75 | $137.5^{*}$ |
| Dissipation, per module | mw |  | 375 | $756^{*}$ |  |

* at +5.5 v and 20 MHz


## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :--- | :--- |
| A1 thru 5 | IC, flip-flop, single | 9001 | 5 |
| C1 | Cap. tantalum, 1 $\mu \mathrm{f}$ |  | 1 |
| C2,3 | Cap. mylar, .01 $\mu \mathrm{f}$ |  | 2 |



## LOGIC DIAGRAM



The FJ63 module contains four 4-bit buffer storage registers. It is constructed entirely of 2-input NANDs, arranged as buffered latches with strobed gates at inputs and outputs. Each 4-bit section is independent of the others, and has its own common reset line, set strobe (load strobe), and readout strobe. Only the complement of the input data is available at the outputs.
The set strobe and readout strobe are normally low (logic 0 ) and must be raised high (logic 1) to load or read the register. The reset strobe is normally high and must be made low to clear the register.
The FJ63 uses TTL circuits. Refer to FJ13 for DTL version.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level Logic 0 level | volts <br> volts |  | $\begin{array}{r} 2.4 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL | unit <br> loads | all outputs |  |  | 8 |
| Input loading <br> Data inputs <br> Strobe and reset | units <br> loads | see logic diagram |  |  | $\begin{aligned} & 1 \\ & 4 \end{aligned}$ |
| Timing, at $25^{\circ} \mathrm{C}$, with loads of 15 pf | Data inputs must be stable for 28 ns min., beginning at set strobe leading edge. Set strobe must be 28 ns min in duration. Data is available 10ns (typ.) after readout strobe leading edge. Reset must be low for 28 ns. |  |  |  |  |
| +5 volt supply (Vcc) | ma |  |  | 115 | 704* |
| Dissipation, per module | mw |  |  | 576 | 3,870* |

* at -5.5 v and 20 MHz


## PARTS LIST

| Designator | Description | Type | Qty. |
| :--- | :--- | :--- | ---: |
| A1 thru 16 | IC gate, quad 2-in | 9002 | 16 |
| C1 | Cap., tantalum 1 $\mu \mathrm{f}$ |  | 1 |
| C2 thru 6 | Cap., mylar, .01 $\mu \mathrm{f}$ |  | 5 |

## LOGIC DIAGRAM




## FJ64

## 8-BIT SHIFT REGISTERS

The FJ64 contains two independent 8-bit shift registers which can be used for serial-input to parallel-output, parallel-input to serial-output, or simple parallel-parallel storage. Common gated clock and reset inputs are provided. Strobed direct-set inputs, used for presetting, are also provided. A test point is provided at module front edge for each $Q$ output of one register, and for Q7 and Q8 outputs of the other.
This module uses TTL circuits. Refer to FJ14 for DTL version.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.4 <br> 0 |  | 5.5 <br> 0.4 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL | unit <br> loads | $9,7,46,45$ <br> all others |  |  | 8 <br> 7 |
| Input loading | unit <br> loads | $24,21,22,25$, <br> 26,27 <br> all others |  |  |  |
| Propagation delay, at <br> 25 C, with loads of <br> 15 pf | ns |  |  | 32 | 51 |
| +5 volt supply (Vcc) | ma |  |  | 296 | $758^{*}$ |
| Dissipation, per module | watts |  |  | 1.48 | $4.17^{*}$ |

* at $+5.5 v$ and 20 MHz



## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :--- | :--- |
| A1 thru 4, <br> A12 thru 15 | IC, flip-flop, dual | 9022 | 8 |
| A5, 6, 7, <br> 10, 11 | IC gate, quad 2-in | 9002 | 5 |
| A8, 9 | IC, power gate | 9001 | 2 |
| C1 | Cap., tantalum 1 $\mu \mathrm{f}$ |  | 1 |
| C2, 3, 4 | Cap., mylar .01 f |  | 3 |



The FJ66 contains a 4-bit $B C D$ ripple-through up-counter and a $B C D$ to 10 -line decoder. The decoder has both logiclevel outputs and high current outputs which can be used to directly drive lamps or relays. The counter has strobed individual direct-set inputs for presetting, as well as a gated common reset line.

Certain terminals must be externally jumpered on the back plane, as shown in Table 1 in the logic diagram.
All three functions -- counting, $10-$ line decoding, and display driving -- are mounted on one module, reducing to one slot the mounting space required for one displayed decade.
The decoder-driver section is identical to the BJ60 module. The FJ66 uses the same general purpose etch pattern as the BJ60, BJ61, and FJ67 modules, filled with ICs as shown in the photograph at right.
The FJ66 uses TTL circuits. For a DTL version of this logic structure refer to FJl6.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level Logic 0 level | volts volts |  | $\begin{array}{r} 2.4 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL (at NAND outputs) | unit <br> loads | $\begin{aligned} & 18,26,10,3 \\ & \text { all others } \end{aligned}$ |  |  | 6 7 |
| Current per lamp driver (at 28 vdc max.) | ma | front edge |  |  | 200 |
| Keep-alive resistor (designed for use with 5 v bulb; remove if v exceeds 8 V ) | ohms watts |  |  | $\begin{aligned} & 220 \\ & 1 / 4 \end{aligned}$ |  |
| Input loading | unit loads | all inputs |  |  | 1 |
| Propagation delay, af $25^{\circ} \mathrm{C}$, with loads of 15 pf | ns |  |  | 88 | 156 |
| +5 volt supply (Vcc) | ma |  |  | 121 | 486* |
| +8 volt supply | ma |  |  | 198 | 216 |
| Dissipation, per module | watts |  |  | 2.19 | 4.58* |

* at +5.5 v and 20 MHz



## PARTS LIST

| Designator | Description | Type | Qty. |
| :---: | :---: | :---: | :---: |
| A2, 4, 5, 7 | IC, flip-flop single | 9001 | 4 |
| A1, 3, 6, 8, <br> $15,18,19$ | IC gate, quad 2-in | 9002 | 7 |
| $\begin{aligned} & \text { A9, } 10,11, \\ & 12,13,14, \\ & 16,17 \end{aligned}$ | IC gate, dual 4-in | 9004 | 8 |
| A20, 21 | Res. network, $220 \Omega$, 1/4 w |  | 2 |
| A22, 23 | Res. network, $560 \Omega$, 1/4 w |  | 2 |
| R1 thru 10 | Res., 430 $2,1 / 4 \mathrm{w}$ |  | 10 |
| CR1 thru 10 | Diode | 1N4154 | 10 |
| Q1 thru 10 | Transistor | 2N3722 | 10 |
| C2 thru 8 | Cap., mylar, . $01 \mu \mathrm{f}$ |  | 7 |
| Cl | Cap., tantalum, $1 \mu \mathrm{f}$ |  | 1 |

LOGIC DIAGRAM, FJ66


The FJ67 contains a 4-bit binary ripple-through up-counter and a binary to 16 -line decoder. The counter has strobed individual direct-set inputs for presetting, as well as a gated common reset line.

Certain terminals must be externally jumpered on the back plane, as shown in Table 1 in the logic diagram.
Two functions -- counting and decoding -- are mounted on one module, providing extremely high packing density.
The decoder section is identical to the BJ61 module. The FJ67 uses the same general purpose etch pattern as the BJ61, BJ60, and FJ66 modules, filled with ICs as shown in the photograph below.
The FJ67 uses TTL circuits. For a DTL version of this logic structure refer to FJI7.


## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level Logic 0 leve! | volts <br> volts |  | $\begin{array}{r} 2.4 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL | unit loads | $\begin{aligned} & 18,26,10,3 \\ & 14,22,36,8 \\ & \text { Decode outs. } \end{aligned}$ |  |  | 5 7 8 |
| Input loading | unit <br> loads | clock inputs all others** |  |  | $\begin{aligned} & 2 \\ & 1 \end{aligned}$ |
| Propagation delay, at $25^{\circ} \mathrm{C}$, with loads of 15 pf | ns |  |  | 88 | 156 |
| +5 volt supply (Vcc) | ma |  |  | 108 | 440* |
| Dissipation, per module | mw |  |  | 540 | 2,420* |

* at +5.5 v and $20 \mathrm{MHz} \quad$ ** Do not use pins $23 \& 45$ as inputs


## PARTS LIST

| Designator | Description | Type | Qty. |
| :--- | :--- | :---: | :---: |
| A2,4,5,7 | IC flip-flop, single | 9001 | 4 |
| A1,3,6,8 | IC gate, quad 2-in | 9002 | 4 |
| A9, 10, 11, <br> $12,13,14$, <br> 16,17 | IC gate, dual 4-in | 9004 | 8 |
| C2 thru 8 | Cap., mylar, .01 $\mu \mathrm{f}$ |  | 7 |
| C1 | Cap., tantalum, 1 $\mu \mathrm{f}$ |  | 1 |

LOGIC DIAGRAM, FJ67


This module contains three identical decades of clocked BCD counting on one module. It functions as either upcounter or down-counter, depending on whether the control signals at pins 9,25 , and 41 are high (up) or low (down).

Common clock, common reset, and commonly strobed preset inputs are provided for each decade.
Each decade has a clock output (pins 5, 21, 37) which is used to provide clock input to the next decade, when two decades are serially chained together. If counting direction is to remain stable, each clock output can connect directly to next clock input. However, if up/down changeover during counter operation is anticipated, additional gating (shown in diagram at right) is required to prevent possible loss of data.
Front-edge test points are provided at the $Q$ outputs of ten of the twelve counter flip-flops.
This module uses TTL circuits. A DTL version of a similar logic structure is the F J 18.

The FJ68 interfaces conveniently with the BJ62.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.4 |  | 5.5 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL | unit <br> loads | $1,17,33$ <br> all others |  |  | 6 |
| Input loading | unit <br> loads |  |  |  | 1 |
| Propagation delay, at <br> $25^{\circ} \mathrm{C}$, with loads of <br> 15 pf | ns |  |  | 37 | 60 |
| +5 volt supply (Vcc) | ma |  |  | 299 | $1056^{*}$ |
| Dissipation, per module | watts |  |  | 1.50 | $5.81^{*}$ |

* at +5.5 v and 20 MHz


Gating Required For Dynamic Up/Down Transition

## PARTS LIST

| Designator | Description | Type | Qty. |
| :--- | :--- | :---: | :---: |
| A22,25, 27 | IC gate, dual 4-in | 9004 | 3 |
| A8,9, 10, <br> $11,13,14$ | IC flip-flop, dual | 9022 | 6 |
| A1 thru 7, <br> $19,12,23$, <br> 24,28 | IC gate, quad 2-in | 9002 | 12 |
| A15, 16, 17 <br> $18,20,21$, <br> 26 | IC gate, triple 3-in | 9003 | 7 |
| CR1 | Diode | 1 N 4154 | 3 |
| C2 thru 11 | Cap., mylar, .01 $\mu \mathrm{f}$ |  | 10 |
| C1 | Cap., tantalum, 1 $\mu \mathrm{f}$ |  | 1 |



LOGIC DIAGRAM, FJ68


The HT58 is a fast, high-input impedance, high-output current, differential amplifier with provisions for adjustment of gain and zero offset. In addition, the input offset voltage temperature coefficient is adjustable.
A feature of the amplifier is a front-end shield plane, driven from the common mode point, and an electrical "FET Guard", which reduces the effective input capacity when used in the buffer mode. Pins adjacent to the inputs are also driven to eliminate effects of stray capacitance. This signal may be used for external guards if desired.
The amplifier is available in a variety of popular gain configurations (see Tables 1, 2, 3). Other resistor configurations may be obtained on special request. In addition, a unit is available without gain resistors or gain pot.
For detailed circuit schematic and parts list request HT58 data sheet.

## SPECIFICATIONS

| Input <br> Open loop gain: <br> Gain accuracy: <br> Linearity: <br> Common mode rejection: <br> Input impedance (buffer mode): <br> Input bias current <br> (FET leakage) <br> Input voltage range: <br> Recovery time from 10X overvoltage: (not to exceed common mode of $\pm 15 \mathrm{v}$ on either input) | $.5 \times 10^{6}$ <br> $.01 \%$ with precision feedback <br> $.01 \%$ with precision feedback <br> 100 db , dc; $60 \mathrm{db}, 1 \mathrm{KHz}$ <br> (Resistor error may be adjusted out) <br> Junction FET typically paralleled by <br> less than 1 pf capacitance <br> . 1 nancamp at $25^{\circ} \mathrm{C}$; 1 n. a. at $55^{\circ} \mathrm{C}$ <br> $\pm 10$ volts divided by the closed loop gain (min. 1, max. 10) <br> Op Amps and Diff. Amp: $10 \mu \mathrm{sec}$ <br> Buffer: $12 \mu \mathrm{sec}$. |
| :---: | :---: |
| Output <br> Voltage swing: <br> Current: <br> Output impedance: <br> Min. load impedance: <br> Settling time to within 1 mv of final value: <br> Slew rate: <br> Noise (Wideband): <br> Output connections: | $\pm 10$ voits <br> $\pm 40$ ma. (self limiting) <br> . 01 ohm max. at D.C., all configurations; 1 ohm max. at 1 MHz , unity gain (proportional to gain) 250 ohms 2,000 pf <br> $5 \mu \mathrm{sec}$, at unity gain, full load $(+10 v$ to $-10 v$ or $-10 v$ or $+10 v$ ) 10v/ ssec ., typical .5 mv . p-p RTO <br> Either at solder terminals on board or at connector pin (with feedback jumpered). See General Configuration. |
| Power Supply Voltage: | Pins $18 \& 14,+(25 \text { thru } 30)_{v}$ and <br> - (25 thru 30$)_{\mathrm{v}}$; or pins 5 and 1, <br> $+(30$ thru 35$) v$ and $-(30 \text { thru } 35)_{v}$ |
| Power Supply Current: | 25 ma . plus load current |
| Power Supply Recommended: | PT24 |

## GENERAL CONFIGURATION




Table 1. Operational Amp. Configurations

| (4) <br> Dash <br> No. | R1 | R16 <br> + <br> R46 | C14 | R2 | R3 | Gain | Settling <br> Time $_{\text {(2) }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -1 | 10 K | 10 K | 10 PF | - | - | $\mathrm{X1}$ | 5 |
| -2 | 10 K | 100 K | 5 PF | - | - | $\times 10$ | 10 |
| -3 | 100 K | 100 K | 5 PF | - | - | $\mathrm{X1}$ | 10 |
| -4 | Short | 2.5 K | 10 PF | - | - | (3) | 5 |

Table 2. Differential Amp. Configurations

| Dash <br> No. | R1 | R16 <br> + <br> R46 | C14 | R2 | R3 | Gain | Ts |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -5 | 10 K | 10 K | 10 PF | 10 K | 10 K | $\times 1$ | 5 |
| -6 | 10 K | 100 K | 5 PF | 10 K | 100 K | $\times 10$ | 10 |
| -7 | 100 K | 100 K | 5 PF | 100 K | 100 K | $\times 1$ | 10 |
| -8 | - | - | - | - | - | - | - |

Table 3. Buffer Configurations

| Dash <br> No. | R1 | R16 <br> + <br> R46 | C14 | R2 | R3 | Gain | Ts |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -9 | - | - | Short | - | - | X1 | 5 |
| -10 | $1 K$ | $9 K$ | 10PF | - | - | $\times 10$ | 10 |

(1) May be tailored for specific applications.
(2) 20 v swing on output, settling to within 1 mv of final value.
(3) $\pm 4$ ma input current produces $\mp 10 \mathrm{v}$ output.
(4) Order configuration desired by dash no. suffix. Example: HT58-6 is second configuration listed in Table 2.

The HT72 contains two general purpose operational amplifier circuits, designed for applications not requiring the performance of the HT58 amplifier. This module uses two integrated circuit linear amplifiers, with additional components, which provide two major improvements:

1. Additional power amplification produces greater output current ( 20 ma at 10 v ).
2. An internal supply voltage control allows broader tolerance in supply voltage ( $\pm 20 \%$ ). The internal voltage control assures that gain is stable in spite of supply voltage changes.
Differential or unipolar input may be used. Output is single-ended. Configurations available are similar to those of the HT58 module (refer to HT58 description). Due to the excellent gain stability, accuracy of the amplifier depends primarily on feedback resistor accuracy. The amplifier is provided with $1 \%$ feedback resistors, mounted on standoff terminals, which result in overall accuracy better than $1.4 \%$. If these are replaced with $0.01 \%$ resistors, at user option, accuracy will be better than $0.1 \%$.

Additional standoff terminals are provided on the module, which allow the user to modify the feedback of the amplifier by adding components.

For detailed schematic diagram and parts list, request HT72 data sheet.

## SPECIFICATIONS

| Characteristic | Units | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: |
| Input <br> Open loop gain <br> Temp. coefficient of input offset voltage* Input impedance Input bias current Input offset current Input voltage range Differential input voltage range | $\mu \mathrm{v} /{ }^{\circ} \mathrm{C}$ <br> Kohms <br> Mamp. <br> nanoamp. <br> volts <br> volts | 12,000 150 | $\begin{array}{r} 45,000 \\ 6 \\ 400 \\ 0.5 \\ 100 \end{array}$ | $\begin{aligned} & 2.0 \\ & 750 \\ & \pm 10 \\ & \pm 5.0 \end{aligned}$ |
| Output <br> Voltage swing <br> Current <br> Output impedance (open loop) | volts ma ohms | 22 | 30 | $\begin{array}{r}  \pm 10 \\ 20 \\ 50 \end{array}$ |
| Power supply voltage <br> Power supply current <br> Dissipation, per module | volts ma watts | $\begin{gathered} 20 \\ 25 \\ 0.50 \end{gathered}$ | 25 | $\begin{array}{r} 30 \\ 90 \\ 2.7 \end{array}$ |

* The total offset of the amplifier is adjustable to within $\pm 300 \mu$ volts.


## GENERAL CONFIGURATION



## HT73 VOLTAGE COMPARATORS

The HT73 module contains nine independent logic circuits with differential inputs. When the voltage at the + input becomes more positive than the voltage at the - input by a predetermined comparison value the output goes to logic 1 (high) level. The comparison level is determined by the resistor and Vref connections which are made at the - input.
The HT73 is used as a sensitive level detector or interface module. The HT73 uses the same circuit board and amplifiers as the AT69 differential receiver.
Comparator sensitivity is better than 10 mv ; that is, when the + input becomes 10 mv more positive than the comparison level, the output goes high. The comparison level is the voltage at point $P$ (see connection diagram).
The voltage at comparison point $P$ is usually determined by the combination of $V$ ref and a voltage divider network R3/R5 that can be placed at the - input. The resistor R3 that is provided on the module is a 4.64 K ohm, $1 \%$ precision resistor. R5 is supplied by the user.

The voltage at the comparison point, $P$, should not go beyond the range $-5 v$ to $+5 v$ when supply voltages of $\pm 8 v$ are used for $-v$ and $+v$. The range at point $P$ can be extended as far as $-12 v$ to $+12 v$ by raising $-v$ and $+v$ to $-15 v$ and +15 v .

This voltage divider arrangement permits the use of a relatively high precision reference voltage such as the 35 volts that is available from the WT49 module.

An external variable comparator level input may be substituted as shown in the connection diagram, if an adjustable comparison input is available.

The HT73 output logic level is determined by the supply voltage connected to pin 26 . For J Series use pin 26 is tied to +5 volts.
Both input terminals and the Vref terminal are available at front-edge cable connectors ( $\longrightarrow$ ) as well as at backpanel connectors $(\longrightarrow)$.

## SPECIFICATIONS

| Characteristic | Units | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: |
| Data rate | MHz |  |  | 1 |
| Max. input voltage (from + input to ground) | volts |  |  | 15 |
| Comparison level range (at point P) with $+\mathrm{v}=+8 \mathrm{v}$ and $-\mathrm{v}=-8 \mathrm{v}$ with $+v=+15 v$ and $-v=-15 v$ | volts <br> volts | $\begin{array}{r} -5 \\ -12 \end{array}$ |  | $\begin{array}{r} +5 \\ +12 \end{array}$ |
| Vref | Max. value depends on R3 and R5 (refer to text) |  |  |  |
| Input impedance | ohms | 200K |  |  |
| Output logic 1 level Output logic 0 level | volts <br> volts | $\begin{array}{r} 4.5 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Fan-out, into DTL Fan-out, into TTL | unit loads |  |  | $\begin{aligned} & 37 \\ & 30 \end{aligned}$ |
| Propagation delay, at $25^{\circ} \mathrm{C}$ | ns |  | 170 |  |
| +5 volt supply (Vcc) <br> +8 volt supply <br> -8 volt supply | $\begin{aligned} & \mathrm{ma} \\ & \mathrm{ma} \\ & \mathrm{ma} \end{aligned}$ |  | $\begin{array}{r} 76 \\ 220 \\ 16 \end{array}$ | $\begin{array}{r} 85 \\ 270 \\ 25 \end{array}$ |
| Dissipation, per module | watts |  | 2.27 | 3.07* |

* at $10 \%$ overvoltage


HT73 Connection Diagram


Polarizing keys 3 \& 13

The IJ10 module ccatains sixteen independent gate circuits. Fourteen are connected as 2-input NANDs, which perform the function $Q=\overline{A \cdot B}$. The other two circuits are connected as inverters. An unwired input functions as if it were wired True.

If the negative-True logic convention is assumed (low level, $0 v$, is True) then the gates can be considered NORs, which perform the function $Q=\overline{A+B}$. In either case any unused inputs may be left unwired.
The gate outputs can be connected in parallel to form wired logic functions.

The IJ10 uses DTL circuits. Refer to IJ60 for a TTL version.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.6 <br> 0 |  | 5.5 <br> 0.4 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL | unit <br> loads | all outputs |  |  | 8 |
| Input loading | unit <br> loads | all inputs |  |  | 1 |
| Propagation delay, at <br> $25^{\circ} \mathrm{C}$, with loads of <br> 12.8 ma/30 pf | ns |  |  | 31 | 51 |
| +5 volt supply (Vcc) | ma |  |  | 28.8 | $40.3^{*}$ |
| Dissipation, per module | mw |  |  | 144 | $222^{*}$ |

$* a t+5.5 v$

## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :--- | :--- |
| A1 thru 4 | IC gate, quad 2-in | 946 | 4 |
| C1 | Cap. mylar, .01 $\mu \mathrm{f}$ |  | 1 |

## LOGIC DIAGRAM



The IJll module contains six 4-input NAND gates and four 3-input NAND gates, which perform the function $Q=\overline{A B C D}$ and $Q=\overline{A B C}$ respectively. An unwired input functions as if it were wired True.

If the negative True logic convention is assumed (low level, $\mathrm{O}_{\mathrm{v}}$, is True) then the gates can be considered NORs, which perform the function $\mathrm{Q}=\overline{\mathrm{A}+\mathrm{B}+\mathrm{C}+\text { etc. }}$.
In either case any unused inputs may be left unwired.
The gate outputs can be connected in parallel to form wired logic functions.
The IJll uses DTL circuits. Refer to IJ61 for a TTL version.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic I level <br> Logic 0 level | volts <br> volts |  | 2.6 <br> 0 |  | 5.5 <br> 0.4 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL | unit <br> loads | all outputs |  |  | 8 |
| Input loading | unit <br> loads | all inputs |  |  | 1 |
| Propagation delay, at <br> 25 C, with loads of <br> 12.8 ma/30 pf | ns |  |  | 31 | 51 |
| +5 volt supply (Vcc) | ma |  |  | 18 | $25.2^{\star}$ |
| Dissipation, per module | mw |  |  | 90 | $138.5^{\star}$ |

* at $+5.5 v$


## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 5 | IC gate, dual 4-in | 930 | 5 |
| C1 | Cap. mylar, .01 $\mu \mathrm{f}$ |  | 1 |

## LOGIC DIAGRAM



The IJ12 module contains fourteen inverters and six 2-input NAND gates. The 2-input NANDs perform the function $Q=A B$. An unwired input functions as if it were wired True.

If the negative-True logic convention is assumed (low level, Ov is True) then the gates can be considered NORs, which perform the function $Q=\overline{A+B}$. In either case any unused inputs may be left unwired.

The gate or inverter outputs can be connected in parallel to form wired logic functions.

The IJ12 uses DTL circuits. For a TTL version refer to IJ62.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | ---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 0 level <br> Logic 0 level | volts |  | 2.6 <br> 0 |  | 5.5 <br> 0.4 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL | unit <br> loads | all outputs |  |  | 8 |
| Input loading | unit <br> loads | all inputs |  |  | 1 |
| Propagation delay, at <br> $25^{\circ} \mathrm{C}$, with loads of <br> 12.8 ma/30 pf | ns |  |  | 31 | 51 |
| +5 volt supply (Vcc) | ma |  |  | 36 | $50.4^{\star}$ |
| Dissipation, per module | mw |  |  | 180 | $277^{*}$ |

*at $+5.5 v$

## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :--- | :---: |
| A1 thru 6 | IC gate, quad 2-in | 946 | 6 |
| C1 | Cap. mylar, .01 $\mu \mathrm{f}$ |  | 1 |

## LOGIC DIAGRAM



The IJ13 module contains sixteen power NANDs arranged in pairs with a strobe input common to each pair. Two independent 2-input power NANDs are also provided. Type 944 DTL power gates are used, with an external 1 . 1 K ohm (3 unit load) pull-up resistor connected to each gate output. (The resistors are on the module).

Wired logic functions can be formed by wiring outputs together. Subtract three unit loads from the basic driving capability of 22 unit loads for each output added to the wired-logic node: $D=22-3 n$, where $D$ is the drive capability in unit loads, and $n$ is the number of outputs wired together.

If inputs as well as outputs are wired together, there is no loss of drive capability due to addition of outputs in parallel. In this case the drive capability is additive (contrary to the wired-logic case) because all gates are at all times in the same state when inputs are connected in parallel. To obtain total driving capability in unit loads, multiply the number of gates wired in parallel by 22.
The IJI3 is particularly useful for driving clock lines or other high current loads whose timing must be closely controlled to avoid logic races.
For a DTL module with active pull-ups and the same logic configuration refer to IJ14. For a TTL version refer to IJ64.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.6 <br> 0 |  | 5.5 <br> 0.4 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL | unit <br> loads | all outputs |  |  | 22 |
| Input loading | unit <br> loads | all inputs |  |  | 1 |
| Propagation delay at $25^{\circ} \mathrm{C}$, <br> with loads of $125 \Omega / 100 \mathrm{pf}$ | ns |  |  | 36 | 56 |
| +5 volt supply (Vcc) | ma |  |  | 113.6 | 138 |
| Dissipation, per module | mw |  |  | 567.9 | 759.0 |

## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 9 | IC, power gate | 944 | 9 |
| R1 thru 18 | Res. 1. 1K $\Omega, 1 / 4 \mathrm{w}$ |  | 18 |
| C1 | Cap. mylar, .01 $\mu \mathrm{f}$ |  | 1 |

## LOGIC DIAGRAM



The IJ14 module contains sixteen power NANDs arranged in pairs with a strobe input common to each pair. Two independent 2-input power NANDs are also provided. Type 932 DTL power gates are used. These gates have "active pull-ups" similar to the output circuits found in TTL, although the input circuits use diodes as in DTL. A pull-up resistor is placed on the chip in series with a transistor which conducts only in the logic 1 (high) state. No external pull-up resistor is required. The output impedance in the logic 1 state is very low, on the order of 150 ohms, which leads to high capacitive drive capability and consequently a fast rise time.

Wired logic functions are not allowed with this type of output. If wired logic is desired, use the IJI3 module.

However, when inputs of several gates are paralleled, their outputs may also be connected, in order to create one driver with greater fan-out than is available from a single power NAND. In this case the connection of several outputs to a single common point is legitimate because with the inputs connected in parallel all gates are at all times in the same state. Therefore all outputs will also be at all times in the same state, and the dissipation rating of the output transistors on the IC chips will not be exceeded. To obtain total fan-out capability in unit loads, multiply the number of parallel gates by 25 .

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level Logic 0 level | volts <br> volts |  | $\begin{array}{r} 2.6 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL | unit loads | all outputs |  |  | 25 |
| Input loading | unit loads | all inputs |  |  | 1 |
| Propagation delay at $25^{\circ} \mathrm{C}$ with loads of $125 \Omega / 100 \mathrm{pf}$ | ns |  |  | 41 | 61 |
| +5 volt supply (Vcc) | ma |  |  | 107 | 119.5 |
| Dissipation, per module | mw |  |  | 532 | 657.4 |

## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | ---: |
| A1 thru 9 | IC, power gate | 932 | 9 |
| C1 | Cap. mylar, .01 $\mu \mathrm{f}$ |  | 1 |

The IJ14 is particularly useful as a DTL to TTL interface because it combines a DTL input with an active pull-up output. Use IJl4 for fanout (into TTL) greater than four. The low output impedance also makes it a good driver for high capacitance loads such as ribbon cable. For a TTL version see IJ64.

## LOGIC DIAGRAM



The IJI6 module contains six power NANDs arranged in pairs with a strobe input common to each pair. Four independent power NANDs are also provided. Type 932 DTL power gates are used. These gates have "active pull-ups" similar to the output circuits found in TTL, although the input circuits use diodes as in DTL. A pull-up resistor is placed on the chip in series with a transistor which conducts only in the logic 1 (high) state. No external pull-up resistor is required. The output impedance in the logic 1 state is very low, on the order of 150 ohms, which leads to high capacitive drive capability and consequently a fast rise time.

Wired logic functions are not allowed with this type of output. If wired logic is desired, use the IJl5.

However, when inputs of several gates are paralleled, their outputs may also be connected, in order to create one driver with greater fan-out than is available from a single power NAND. In this case the connection of several outputs to a single common point is legitimate because with the inputs connected in parallel all gates are at all times in the same state. Therefore all outputs will also be at all times in the same state, and the dissipation rating of the output transistors on the IC chips will not be exceeded. To obtain total fan-out capability in unit loads, multiply the number of parallel gates by 25 .

The IJ16 is particularly useful as a DTL to TTL interface because it combines a DTL input with an active pull-up output. Use IJl6 for fanout (into TTL) greater than four. The low output impedance also makes it a good driver for high capacitance loads such as ribbon cable. For a TTL version see IJ66.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.6 <br> 0 |  | 5.5 <br> 0.4 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL | unit <br> loads | all outputs |  |  | 25 |
| Input loading | unit <br> loads | all inputs |  |  | 1 |
| Propagation delay at $25^{\circ} \mathrm{C}$, <br> with loads of $125 \Omega / 100 \mathrm{pf}$ | ns |  |  | 41 | 61 |
| +5 volt supply (Vcc) | ma |  |  | 59 | 66.4 |
| Dissipation, per module | mw |  |  | 295 | 365 |

## LOGIC DIAGRAM



Polarizing keys 3 \& 12

## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | ---: |
| A1 thru 5 | IC, power gate | 932 | 5 |
| C1 | Cap. mylar, .01 $\mu \mathrm{f}$ |  | 1 |

The IJ60 module contains sixteen independent gate circuits. Fourteen are connected as 2 -input NANDs, which perform the function $Q=\overline{A \cdot B}$. The other two circuits are connected as inverters. An unwired input functions as if it were wired True.

If the negative-True logic convention is assumed (low level, 0 v , is True) then the gates can be considered NORs, which perform the function $Q=\overline{A+B}$. In either case any unused inputs may be left unwired.
The gate outputs cannot be connected in parallel to form wired logic functions.

The IJ60 uses TTL circuits. For a DTL version, refer to IJ10.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.4 |  | 5.5 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL | unit <br> loads | all outputs |  |  | 8 |
| Input loading | unit <br> loads | all inputs |  |  | 1 |
| Propagation delay, at <br> $25^{\circ}$ C, with loads of | ns |  |  | 10 | 14 |
| $15 p f$ |  |  | 28.8 | $176^{*}$ |  |
| +5 volt supply (Vcc) | ma |  |  | 144 | $968^{*}$ |

*at +5.5 v and 20 MHz

## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 4 | IC gate, quad 2-in | 9002 | 4 |
| C1 | Cap. tantalum, 1 $\mu \mathrm{f}$ |  | 1 |
| C2, 3 | Cap. mylar, .01 $\mu \mathrm{f}$ |  | 2 |

## LOGIC DIAGRAM



The IJ61 module contains six 4-input NAND gates and four 3-input NAND gates, which perform the function $Q=$ $\overline{A B C D}$ and $Q=\overline{A B C}$ respectively. An unwired input functions as if it were wired True.

If the negative True logic convention is assumed (low level, 0 v , is True) then the gates can be considered NORs, which perform the function $Q=\overline{A+B+C+e t c}$.
In either case any unused inputs may be left unwired.
The gate outputs cannot be connected in parallel to form wired logic functions.
The IJ6l uses TTL circuits. Refer to IJll for a DTL version.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.4 |  | 5.5 <br> 0 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL | unit <br> loads | all outputs |  |  | 8 |
| Input loading | unit <br> loads | all inputs |  |  | 1 |
| Propagation delay, at <br> $25^{\circ}$ C, with loads of <br> $15 p p f$ | ns |  |  | 10 | 14 |
| +5 volt supply (Vcc) | ma |  |  | 18 | $110^{*}$ |
| Dissipation, per module | mw |  |  | 90 | $605^{*}$ |

* at $+5.5 v$ and 20 MHz


## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :--- | ---: |
| A1 thru 5 | IC gate, dual 4-in | 9004 | 5 |
| C1 | Cap. tantalum, 1 $\mu \mathrm{f}$ |  | 1 |
| C2, 3 | Cap. mylar, .01 f |  | 2 |

## LOGIC DIAGRAM



The IJ62 module cuntains fourteen inverters and six 2-input NAND gates. The 2 -input NANDs perform the function $Q=\overrightarrow{\mathrm{AB}}$. An unwired input functions as if it were wired True.

If the negative-True logic convention is assumed (low level, 0 v , is True) then the gates can be considered NORs, which perform the function $Q=\overline{\mathrm{A}+\mathrm{B}}$. In either case any unused inputs may be left unwired.
The IJ62 uses TTL circuits. For a DTL version refer to IJ12.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.4 <br> 0 |  | 5.5 <br> 0.4 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL | unit <br> loads | all outputs |  |  | 8 |
| Input loading | unit <br> loads | all inputs |  |  | 1 |
| Propagation delay, at <br> $25^{\circ} \mathrm{C}$, with loads of <br> 15 pf | ns |  |  | 10 | 14 |
| +5 volt supply (Vcc) | ma |  |  | 36 | $220^{*}$ |
| Dissipation, per module | mw |  |  | 180 | $1,210^{*}$ |

*at +5.5 v and 20 MHz

## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :--- | :---: |
| A1 thru 6 | IC gate, quad 2-in | 9002 | 6 |
| C1 | Cap. tantalum, 1 $\mu \mathrm{f}$ |  | 1 |
| C2,3 | Cap. mylar, .01 $\mu \mathrm{f}$ |  | 2 |

## LOGIC DIAGRAM




Polarizing keys $2 \& 4$

The IJ64 module contains sixteen power NANDs arranged in pairs with a strobe input common to each pair. Two independent 2 -input power NANDs are also provided. The power gates used have multiple-emitter inputs and "active pull-up" outputs as is usually the case with TTL circuits.
The output impedance in the logic 1 state is very low, on the order of 150 ohms. This results in a high capacitive drive capability and consequently a fast rise time.
Wired logic functions are not allowed with this type of output. If wired logic is required, it may be desirable to use the IJI3. The IJ14 also has an identical logic configuration, but combines a DTL input with an "active pull-up" output.

However, when inputs of several gates are paralleled, their outputs may also be connected, in order to create one driver with greater fan-out than is available from a single power NAND. In this case the connection of several outputs to a single common point is legitimate because with the inputs connected in parallel all gates are at all times in the same state. Therefore, all outputs will also be at all times in the same state, and the dissipation rating of the output transistors on the IC chips will not be exceeded To obtain

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.4 <br> 0 |  | 5.5 <br> 0.4 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL | unit <br> loads | all outputs |  |  | 25 |
| Input loading | unit <br> loads | all inputs |  |  | 2 |
| Propagation delay at $25^{\circ} \mathrm{C}$, <br> with load of 15 pf | ns |  |  | 15 | 19 |
| +5 volt supply (Vcc) | ma |  |  | 108 | 596 |
| Dissipation, per module | mw |  |  | 540 | 3270 |

## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 9 | IC, power gate | 9009 | 9 |
| C 1 | Cap. tantalum, 1 ff |  | 1 |
| $\mathrm{C} 2,3,4$ | Cap. mylar, .01 f |  | 3 |

total fan-out capability in unit loads, multiply the number of parallel gates by 25 .

The IJ64 is useful for driving ribbon cable because of the low output impedance.

## LOGIC DIAGRAM



The IJ66 module contains six power NANDs arranged in pairs with a strobe input common to each pair. Four independent power NANDs are also provided. The power gates used have multiple-emitter inputs and "active pull-up" outputs as is usually the case with TTL circuits.

The output impedance in the logic 1 state is very low, on the order of 150 ohms. This results in a high capacitive drive capability and consequently a fast rise time.

Wired logic functions are not allowed with this type of output. If wired logic is required, it may be desirable to use the IJ15. The IJ16 also has an identical logic configuration, but combines a DTL input with an "active pull-up" output.

However, when inputs of several gates are paralleled, their outputs may also be connected, in order to create one driver with greater fan-out than is available from a single power NAND. In this case the connection of several outputs to a single common point is legitimate because with the inputs connected in parallel all gates are at all times in the same state. Therefore all outputs will also be at all times in the same state, and the dissipation rating of the output transistors on the IC chips will not be exceeded. To obtain total fan-out capability in unit loads, multiply the number of parallel gates by 25 .

The IJ66 is useful for driving ribbon cable because of the low output impedance.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level Logic 0 level | volts <br> volts |  | $\begin{array}{\|r\|} \hline 2.4 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Switching threshold | voits |  |  | 1.5 |  |
| Fan-out, into TTL | unit loads | all outputs |  |  | 25 |
| Input loading | unit loads | all inputs |  |  | 2 |
| Propagation delay, at $25^{\circ} \mathrm{C}$, with loads of 15 pf | ns |  |  | 15 | 19 |
| +5 volt supply (Vcc) | ma |  |  | 60 | 330 |
| Dissipation, per module | mw |  |  | 300 | 1815 |

## LOGIC DIAGRAM



PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :--- | ---: |
| A1 thru 5 | IC, power gate | 9009 | 5 |
| C1 | Cap. tantalum, 1 $\mu \mathrm{f}$ |  | 1 |
| C2, 3 | Cap. mylar, .01 f |  | 2 |

The LJ11 module is capable of transferring (multiplexing) one of four groups, each having eight signals, onto a single group of eight lines. The transfer is accomplished using NAND gates; therefore, the information on the output lines is the inverse of that on the input lines. A low signal (logic 0 ) is used to transfer or strobe each of the four groups of eight signals onto the eight output lines whenever desired. This is usually done one at a time. The inversion symbol (small circle) is placed at the input of each strobe inverter to indicate that logic 0 (low) is required to cause a transfer.

Note that the common connections of NANDs on the output lines form wired AND functions. The combination of an AND preceded by four inverters forms a NOR:

$$
Q=\bar{A} \bar{B} \bar{C} \bar{D}=\overline{A+B+C+D}
$$

Therefore, the module can be used as eight independent 4input NORs by holding all four strobe inputs low simultaneously.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | ---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.6 <br> 0 |  | 5.5 <br> 0.4 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL | unit <br> loads | all outputs |  |  | $5-1 / 2$ |
| Input loading | unit <br> loads | all inputs |  |  | 1 |
| Propagation delay, at <br> $25^{\circ} \mathrm{C}$, with loads of <br> 12.8 ma/30 pf (from <br> strobe leading edge) | ns |  |  | 55 | 88 |
| +5 volt supply (Vcc) | ma |  |  | 63 | $90^{*}$ |
| Dissipation, per module | mw |  |  | 288 | $444^{*}$ |

$* a t+5.5 v$

## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 9 | IC gate, quad 2-in | 946 | 9 |
| C1 | Cap., mylar, .01 ff |  | 1 |

LOGIC DIAGRAM


The LJ12 contains seven AND/NOR gates with complementary outputs, and one logic driver/inverter. Each gate performs both functions $Q=A B+C D$ and $\bar{Q}=\overline{A B+C D}$. If used for the Exclusive-OR function, apply complementary inputs of the same two signals as shown in the example.
The logic driver/inverter consists of three inverters connected so that the outputs of two inverters are additive (because inputs are connected as well as outputs), causing the unit to operate as a high-fanout driver. The third inverter, A4-3, is used at the driver input to allow optional inversion.
EX-ORs are extremely useful for constructing adders, comparators, and parity generators. Outputs may be connected together to form wired logic functions in this DTL version.
The LJ 12 uses DTL circuits. For a TTL version refer to LJ62.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level Logic 0 level | volts <br> volts |  | $\begin{array}{r} 2.6 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL | unit loads | $\begin{aligned} & 15,4,19 \\ & 18,46,42, \\ & 36 \\ & 3,6,8,21, \\ & 44,30,39 \\ & 38 \end{aligned}$ |  |  | 8 <br> 6 <br> 16 |
| Input loading | unit <br> loads | 47 <br> All others |  |  | $\begin{aligned} & 3 \\ & 1 \end{aligned}$ |
| Propagation delay, at $25^{\circ} \mathrm{C}$, with loads of <br> $12.8 \mathrm{ma} / 30 \mathrm{pf}$ (through <br> 2 inverters) <br> Propagation delay (through 1 inverter) | ns |  |  | 55 <br> 31 | 88 <br> 51 |
| +5 volt supply (Vcc) | ma |  |  | 43 | 60.4* |
| Dissipation, per module | mw |  |  | 215 | 332* |

*at $+5.5 v$

## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 6 | IC gate, quad 2-in | 946 | 6 |
| C1 | Cap., mylar, .01 $\mu \mathrm{f}$ |  | 1 |



Example Of Gate Used As Exclusive-OR

## LOGIC DIAGRAM



The LJl6 module contains a 4-bit parallel binary full-adder with ripple carry between stages. The module also contains four 2-input NANDs which permit the adder to be used with single-ended (True input only) data signals. The NANDs can be used for other logic functions if not needed at adder input. Refer to logic diagrams 1 and 2, and schematic diagram.
Two or more LJ16 modules can be cascaded to increase the number of adder stages. This expansion is limited only by the allowable increase in delay through the adder due to the ripple carry propagation. With an external Carry Flip-flop one parallel adder can be used in a serial-parallel fashion to extend its range. In this mode, addition takes place $n$ bits at a time in parallel, with any number of n-bit groups added serially, using one add time per add cycle. (One add time is the propagation delay through the entire 4-bit circuit).
With an external storage register the adder can be used to create an accumulator. (An accumulator stores a number which can be made either larger or smaller). The adder generates both True and False outputs of the Sum digits.
The adder can also be used to add less than four bits in parallel because all of the Carry outputs are available.
The module is used as a subtractor by inputting the l's complement of one of the two 4-bit characters to be added, also adding a 1 to the least significant bit (LSB), and ignoring the MSB carry out, if present. The l's complement is generated by inverting each bit in the character. For example, the 1 's complement of 1001 is 0110 . Thus to subtract 1001 from 1111, add 0110 to 1111 , place a 1 into the LSB Carry input, and ignore the MSB Carry out.


Note that when the signals are connected as shown in logic diagrams 3 and 4, the adder provides the function of complementing Y inputs. The carry-in, Cl , is also complemented, which is equivalent to adding a 1 to the LSB. Compare logic diagrams 3 and I , or 4 and 2 .
To use the module as a 4-bit comparator, connect as a subtractor. When the two inputs are equal the sum is zero. When $Y$ is smaller than $X$ the carry-out is 1 . When $Y$ is greater than $X$ the carry-out (C5) is zero.

## PARTS LIST

| Designator | Description | Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 10 | IC gate, quad 2-in | 946 | 10 |
| C1 | Cap., mylar .01 $\mu \mathrm{f}$ |  | 1 |

Each l-bit portion of the adder is made up of three exclusive OR circuits connected together as a full adder, similar to the circuit shown below. Note, however, that the four adder circuits are not identical (see schematic, page 92).
The arrangement that is used reduces carry propagation time.
The LJl6 uses DTL circuits. For a TTL version see LJ66.


## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level Logic 0 level | volts volts |  | $\begin{array}{r} 2.6 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| $\frac{\text { Fan-out, into DTL }}{(\text { Addition mode) }}$ $\frac{S}{\text { outputs }}$ outputs $\mathrm{C} 2, \overline{\mathrm{C} 3}, \mathrm{C} 4$ $\mathrm{C} 2, \mathrm{C} 3, \mathrm{C} 4$ C 5 C 5 Independent Gates | unit loads | $\begin{aligned} & 30,28,5,4 \\ & 38,46,1,13 \\ & 42,3,31 \\ & 35,43,29 \\ & 26 \\ & 33 \\ & 19,27,24,20 \end{aligned}$ |  |  | $\begin{aligned} & 6 \\ & 8 \\ & 7 \\ & 4 \\ & 6 \\ & 8 \\ & 8 \end{aligned}$ |
| ```Input loading (Addition mode) \(\overline{\mathrm{C} 1}\) input C1, C2, \(\overline{\mathrm{C}}, \mathrm{C} 4\) \(\overline{\mathrm{C}}, \mathrm{C} 3, \overline{\mathrm{C} 4}\) \(\underset{x 1}{x}, \overline{x 1}, x 2, x 3, \overline{x 3}\), \(\frac{X 4}{X 2}, \bar{X} 4\) \(\overline{\mathrm{Y} 1}, \mathrm{Y} 2, \overline{\mathrm{Y} 2}, \overline{\mathrm{Y} 3}, \overline{\mathrm{Y} 4}\), Y 4 Y1, Y3 A, B``` | unit loads | $\left\{\begin{array}{l} 40 \\ 37,42,3,31 \\ 35,43,29 \\ \{34,39,47,9, \\ 2,8 \\ 50,12 \\ \{36,45,44,11, \\ 10,6 \\ 41,7 \\ 17,14,15,21, \\ 22,25,23,18 \end{array}\right.$ |  |  | $\begin{aligned} & 1 \\ & 2 \\ & 4 \\ & 1 \\ & 2 \\ & 1 \\ & 2 \\ & 1 \end{aligned}$ |
| Propagation delay, at $25^{\circ} \mathrm{C}$, with loads of $12.8 \mathrm{ma} / 30 \mathrm{pf}$ (through 3 NANDs) <br> (through 4 NANDs) (through entire adder) | ns |  |  | $\begin{aligned} & 112.7 \\ & 143.7 \\ & 241.5 \end{aligned}$ | $\begin{aligned} & 200 \\ & 252 \\ & 314 \\ & \hline \end{aligned}$ |
| +5 volt supply (Vcc) | ma |  |  | 72 | 101* |
| Dissipation, per module | mw |  |  | 360 | 555* |

*at $+5.5 v$



NOTE: Logic notation shown is for addition, using both True and False inputs.

LJ17 contains five 8-input NANDs, each composed of two 4 -input NANDs on a single type 930 chip, connected via etch as shown below. Because both inputs and outputs of the two inverters are paralleled, input loading and fan-out are doubled.

To expand fan-in, jumper eyelets on the board (not at the backplane) as given below. Outputs may also be connected together, at the backplane, if desired.

| To Form | Jumper eyelets |
| :--- | :--- |
| i6-input gate | E1-E2 or E3-E4 or E5-E6 or E7-E8 |
| 24-input gate | any neighboring fwo pair above, such <br> as E1-E2-E3-E4 |
| 32-input gate | any neighboring three pair above |
| 40 -input gate | all four pair |

Wired logic functions can also be created at the outputs by connecting only outputs together, leaving eyelets disconnected.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Logic 1 level Logic 0 level | volts volts |  | $\begin{array}{r} 2.6 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into DTL <br> Each output <br> (when eyelets and outputs outs. For example, a 16- | unit loads | $\begin{aligned} & 39,30,21, \\ & 11,5 \end{aligned}$ <br> ted to expo has a fan-o | fan <br> 2.) | ad | 16 |
| Input loading <br> (per input, when no eyel put loading increases by example, a 16 -input gate 32-input gate exhibits a | unit loads are j unit lo xhibit ading | ered. If ey per input $f$ loading of unit loads | are c <br> h exp loads put.) | sion in | $\begin{aligned} & 2 \\ & \text { in- } \\ & \text { For } \\ & \text {;a } \end{aligned}$ |
| Propagation delay, at $25^{\circ} \mathrm{C}$, with loads of $12.8 \mathrm{ma} / 30 \mathrm{pf}$ | ns |  |  | 31 | 51 |
| +5 volt supply (Vcc) | ma |  |  | 18 | 25.2* |
| Dissipation, per module | mw |  |  | 90 | 138.5* |

* at $+5.5 v$


## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 5 | IC gate, dual 4-in | 930 | 5 |
| C1 | Cap., mylar .01 $\mu \mathrm{f}$ |  | 1 |



## LOGIC DIAGRAM



The LJ6l module is capable of transferring (multiplexing) one of four groups, each having eight signals, onto a single group of eight lines. The transfer is accomplished using AND/NOR gates; therefore, the information on the output lines is the inverse of that on the input lines. A low signal (logic 0) is used to transfer or strobe each of the four groups of eight signals onto the eight output lines whenever desired. This must be done one at a time. The inversion symbol (small circle) is placed at the input of each strobe inverter to indicate that logic 0 (low) is required to cause a transfer.
The outputs of the NOR circuits may not be wired together. The LJ6l uses TTL circuits. For a DTL version see LJIl.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.4 |  | 5.5 |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL | unit <br> loads | all outputs |  |  | 8 |
| Input loading | unit <br> loads | all inputs |  |  | 1 |
| Propagation delay, at <br> $25^{\circ} \mathrm{C}$, with loads of <br> 15 pf <br> (after strobe leading <br> edge) | ns |  |  | 25 | 33 |
| +5 volt supply (Vcc) | ma |  |  |  |  |
| Dissipation, per module | mw |  |  | 324 | $2,180^{*}$ |

* at +5.5 v and 20 MHz


## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 9 | IC gate, quad 2-in | 9002 | 9 |
| C1 | Cap., tantalum, 1 $\mu \mathrm{f}$ |  | 1 |
| C2, 3, 4 | Cap., mylar, .01 $\mu \mathrm{f}$ |  | 3 |

LOGIC DIAGRAM


The LJ62 contains seven AND-NOR gates with complementary outputs, and one logic driver/inverter. Each gate performs both functions $Q=A B+C D$ and $\bar{Q}=\overline{A B+C D}$. If used for the Exclusive-Or function, apply complementary inputs of the same two signals as shown in the example.
The logic driver/inverter consists of three circuits connected so that the outputs of two NANDs are additive (because inputs are connected as well as outputs), causing the unit to operate as a high-fanout driver. The inverter A1-1 is used at the driver input to allow optional inversion.
EX-ORs are extremely useful for constructing adders, comparators, and parity generators. However, outputs cannot be connected together to form wired logic functions in this TTL version.

For a DTL version see LJI2.


Example Of Gate Used As Exclusive-OR

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level Logic 0 level | volts <br> volts |  | $\begin{array}{r} 2.4 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL | unit loads | $\begin{aligned} & 15,4,19,18, \\ & 46,42,36 \\ & 3,6,8,21, \\ & 44,30,39 \end{aligned}$ $38$ |  |  | 8 <br> 7 <br> 16 |
| Input loading | unit <br> loads | 47 <br> All others |  |  | $\begin{aligned} & 2 \\ & 1 \end{aligned}$ |
| Propagation delay, at $25^{\circ} \mathrm{C}$, with loads of 15 pf | ns |  |  | 25 | 33 |
| +5 volt supply (Vcc) | ma |  |  | 38 | 232.4* |
| Dissipation, per module | mw |  |  | 190 | 1278.2* |

* at +5.5 v and 20 MHz


## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 6 | IC gate, quad 2-in | 9002 | 6 |
| C1 | Cap., tantalum, 1 $\mu \mathrm{f}$ |  | 1 |
| C2, 3, 4 | Cap., mylar, .01 $\mu \mathrm{f}$ |  | 3 |

## LOGIC DIAGRAM



The LJ66 module contains a 4-bit parallel binary full-adder with ripple carry between stages. The module also contains four 2-input NANDs which permit the adder to be used with single-ended (True input only) data signals. The NANDs can be used for other logic functions if not needed at adder input. Refer to logic diagrams 1 and 2, and schematic diagram.
Two or more LJ66 modules can be cascaded to increase the number of adder stages. This expansion is limited only by the allowable increase in delay through the adder due to the ripple carry propagation. With an external Carry Flip-flop one parallel adder can be used in a serial-parallel fashion to extend its range. In this mode, addition takes place n bits at a time in parallel, with any number of n-bit groups added serially, using one add time per add cycle. (One add time is the propagation delay through the entire 4-bit circuit).
With an external storage register the adder can be used to create an accumulator. (An accumulator stores a number which can be made either larger or smaller). The adder generates both True and False outputs of the Sum digits.
The adder can also be used to add less than four bits in parallel because all of the Carry outputs are available.
The module is used as a subtractor by inputting the l's complement of one of the two 4-bit characters to be added, also adding $a l$ to the least significant bit (LSB), and ignoring the MSB carry out, if present. The l's complement is generated by inverting each bit in the character. For example, the 1 's complement of 1001 is 0110 . Thus to subtract 1001 from 1111, add 0110 to 1111 , place a 1 into the LSB Carry input, and ignore the MSB Carry out.


Note that when the signals are connected as shown in logic diagrams 3 and 4 , the adder provides the function of complementing Y inputs. The carry-in, CI , is also complemented, which is equivalent to adding a 1 to the LSB. Compare logic diagrams 3 and I , or 4 and 2 .
To use the module as a 4-bit comparator, connect as a subtractor. When the two inputs are equal the sum is zero. When Y is smaller than X the carry-out is 1 . When Y is greater than $X$ the carry-out (C5) is zero.

## PARTS LIST

| Designator | Description | Type | Qty. |
| :--- | :--- | :--- | :---: |
| A1 thru 10 | IC gate, quad 2-in | 9002 | 10 |
| C1 | Cap., tantalum, 1 $\mu \mathrm{f}$ |  | 1 |
| C2, 3, 4 | Cap., mylar, .01 $\mu \mathrm{f}$ |  | 3 |

Each 1-bit portion of the adder is made up of three exclusive OR circuits connected together as a full adder, similar to the circuit shown below. Note, however, that the four adder circuits are not identical (see schematic, page 98). The arrangement that is used reduces carry propagation time.

The LJ66 uses TTL circuits. For a DTL version see LJI6.


## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 20 |
| Logic 1 level Logic 0 level | volts volts |  | $\begin{array}{r} 2.4 \\ 0 \end{array}$ |  | $\begin{gathered} 5.5 \\ 0.4 \end{gathered}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| Fan-out, into TTL <br> S outputs <br> $\overline{\mathrm{S}}$ outputs <br> $\overline{\mathrm{C} 2}, \mathrm{C3}, \overline{\mathrm{C} 4}$ <br> $\bar{C} 2, \overline{C 3}, C 4, C 5$ <br> $\overline{\mathrm{C}}$ <br> G outputs | unit loads | $\begin{aligned} & 30,28,5,4 \\ & 38,46,1,13 \\ & 35,43,29 \\ & 42,3,31,26 \\ & 33, \\ & 19,27,24,20 \end{aligned}$ |  |  | $\begin{aligned} & 7 \\ & 8 \\ & 5 \\ & 7 \\ & 8 \\ & 8 \end{aligned}$ |
| Input loading <br> (Addition mode) <br> Cl input <br> $\overline{\mathrm{C} 1}$ input <br> $\left.\begin{array}{l}\mathrm{X} 1\end{array}, \overline{\mathrm{X}}, \mathrm{X} 2, \mathrm{X} 3,\right\}$ <br> $\overline{X 3}, \frac{X 4}{X 4}$ <br> $\overline{X 2}, \times 4$ <br> $\left.\begin{array}{l}\overline{Y 1}, \overline{Y 2}, \overline{Y 2}, \overline{Y 3}, \\ Y 4, \overline{Y 4}\end{array}\right\}$ <br> $\mathrm{Y} 1, \mathrm{Y} 3$ <br> A, B | unit loads | $\left\{\begin{array}{l} 37 \\ 40 \\ 34,39,47, \\ 9,2,8 \\ 50,12 \\ 36,45,44, \\ 11,6,10 \\ 41,7 \\ 17,14,15,21, \\ 22,25,23,18 \end{array}\right.$ |  |  | $\begin{aligned} & 2 \\ & 1 \\ & 1 \\ & 2 \\ & 1 \\ & 2 \\ & 1 \end{aligned}$ |
| Propagation delay, at $25^{\circ} \mathrm{C}$, with loads of 15 pf <br> (through 3 stages--i.e., <br> Soutputs) <br> (through 4 stages--i.e., <br> $\overline{\mathrm{S}}$ outputs) <br> (through entire adder) | ns |  |  | $\begin{aligned} & 40 \\ & 50 \\ & 85 \end{aligned}$ | $\begin{array}{r} 52 \\ 66 \\ 109 \end{array}$ |
| +5 volt supply (Vcc) | ma |  |  | 56.8 | 259.6* |
| Dissipation, per module | mw |  |  | 284 | 1427.8* |

[^3]LOGIC DIAGRAM, LJ66


Polarizing keys 2 \& 15

NOTE: Logic notation shown is for addition, using both True and False inputs.

The NT18 module contains eight discrete component 2 -input gates which accept $0 v$ and $-v$ input logic levels and convert to standard J Series output logic levels. When both inputs are low ( $-v$ ) the output becomes high $(+5 v)$. When either or both inputs are high ( 0 v ) the output becomes low ( 0 v ). A negative voltage as low as -25 volts can be used as input low logic level.
Either of two switching thresholds can be used at the input, as determined by the presence or absence of a jumper wire on each gate. When input logic level exceeds $-6 v$, use the $-4.6 v$ switching threshold (no jumper). When input logic level does not exceed $-6 v$ use the -2.4 v switching threshold (use jumper).
Refer to NT 18 data sheet for schematic and parts list, and for instructions which describe how to vary the switching threshold.

## SPECIFICATIONS

$\left.\begin{array}{|l|l|l|l|l|c|}\hline \text { Characteristic } & \text { Units } & \text { Pin No's. } & \text { Min. } & \text { Typ. } & \text { Max. } \\ \hline \text { Data rate } & \text { MHz } & & 0 & & 2 \\ \hline \begin{array}{l}\text { Inputs } \\ \text { Logic low level } \\ \text { Logic high level } \\ \text { volts } \\ \text { ma }\end{array} & \text { see diagram } & & -3.4^{*} \\ 0\end{array}\right)$

* $-3.4 v$ is recommended as the smallest $-v$, to maintain 1 volt noise rejection. t At $10 \%$ over nominal supply voltages.

LOGIC DIAGRAM


Jumper


Jumper



Notes: 1. Open input acts as True (Low).
2. Add jumper wire to obtain -2.4 v switching threshold.

The NT33 module contains eight 2-input gates which accept standard J Series logic levels as input and furnish $0 v$ and $-v$ logic levels as output. A negative voltage as low as -30 volts can be used as a negative logic level. It must be supplied from an external source and wired to pin 17.
When either or both inputs are low ( 0 v ) the output is high $(0 \mathrm{v})$. When both inputs are high $(+5 \mathrm{v})$ the output is low (-v).

| Truth Table |  |  |
| :---: | :---: | :---: |
| Input $A$ | Input B | Output |
| $0 v$ | $0 v$ | $0 v$ |
| $+5 v$ | $0 v$ | $0 v$ |
| $0 v$ | $+5 v$ | $0 v$ |
| $+5 v$ | $+5 v$ | $-v$ |

The NT33 is similar to the previously sold NT17. The important differences between the two modules are:

1. The NT33 will accept -v down to -30 volts; the NT17 will accept -12 volts.
2. NT33 max. output sinking current is 140 ma over its output voltage range; max. NTI7 current is 20 ma .

## SPECIFICATIONS



* Maximum data rate depends on value of rise time control capacitor (C4) and length of cable driven. Data rates range from 100 KHz to better than 1 MHz .
** At $50 \%$ duty cycle.
$t$ Output levels depend on the value of $-v$ that is applied to pin 17. The values given above are the allowable min. and max. values.

3. NT33 rise and fall times are controlled with a capacitor (C4).
4. NT33 provides a high output impedance to the line ( $>200 \mathrm{~K}$ ohms) when power is off.

The NT33-1 module is a variation on the NT33 design. The NT33 shows a power-on output impedance of 2.35 Kohms, acceptable for a 0 to -15 volt interface application. The NT33-1 has an equivalent 150 ohm output resistance for cases where a closer match to cable or interface impedance is desired, as in low voltage (i.e. 0 v to -3.0 v ) interfacing. In either case, twisted-pair or coaxial cabling is usually a good choice for distances up to 200 feet.
The NT33 provides an excellent match with Univac and CDC equipment, meeting all specifications.
The NT33 and NT33-1 drivers can be paired with either NT18 or AT69 receivers, depending on input noise level and logic swings. The AT69 differential receiver can tolerate higher cable noise than the NT18. The combination of NT33-1 with AT69 forms an excellent interface for Univac low logic level equipment.
Other variations to NT33 output impedance and rise/fall time can be made on special order.
For detailed schematic and parts list refer to NT33 data sheet.

## LOGIC DIAGRAM



The OJ14 contains four one-shot circuits (sometimes called single-shots) which produce both $Q$ and $\bar{Q}$ output, of pulsewidth that is continuously adjustable from $50 \mu \mathrm{sec}$ to 2.2 seconds (see Table 1).

The fine adjust pots should not be adjusted to their extremes in order to extend range outside of the normal ranges given in Table 1.

The one-shots trigger on the falling edge of the input pulse. Minimum input pulse is 30 nsec True (high). Output $Q$ goes h:igh typically 75 nsec after input falling edge reaches the $+2 v$ switching threshold. Duty cycle is $90 \%$. The output pulsewidth will be increased an indefinite amount if the input is retriggered while the $Q$ output is high.
For a detailed circuit schematic and parts list request OJ14 data sheet.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | KHz |  | 0 |  | 18.8 |
| Pulsewidth range |  |  | $50 \mu \mathrm{~s}$ |  | 2.2 sec |
| Duty cycle | \% |  |  |  | 96* |
| Inputs <br> Trigger <br> Logic 1 level Logic 0 level Input loading | Falling edge of one input, with both initially high for 30 ns min . |  |  |  |  |
| Switching threshold | volts |  |  | 2.0 |  |
| Outputs <br> Logic 1 level Logic 0 level | volts <br> volts |  | $\begin{array}{r} 4.5 \\ 0 \end{array}$ |  | $\begin{array}{\|l\|l\|} \hline 5.5 \\ 0.4 \end{array}$ |
| Fan-out, into DTL <br> Q outputs <br> $\bar{Q}$ outputs <br> Fan-out, into TTL outputs outputs | unit <br> loads | $\begin{aligned} & 42,29,8,6 \\ & 44,38,21,11 \\ & 42,29,8,6 \\ & 44,38,21,11 \end{aligned}$ |  |  | $\begin{aligned} & 33 \\ & 28 \\ & \\ & 27 \\ & 27 \end{aligned}$ |
| Propagation delay, at $25^{\circ} \mathrm{C}$ | ns |  |  | 75 |  |
| +5 volt supply (Vcc) +8 volt supply | $\begin{aligned} & \mathrm{ma} \\ & \mathrm{ma} \end{aligned}$ |  |  | $\begin{aligned} & 185 \\ & 120 \end{aligned}$ | $\begin{array}{l\|l\|} \hline 204 \\ 132 \end{array}$ |
| Dissipation, per module | watts |  |  | 1.88 | 2.28 ** |

[^4]
## LOGIC DIAGRAM



The OJ18 contains four one-shot circuits (sometimes called single-shots) which produce both $Q$ and $\bar{Q}$ output, of pulsewidth that is continuously adjustable from 100 nsec to $20 \mu \mathrm{sec}$ (see Table 1).

External capacitance may be placed on the module, across standoffs E1 and E2, to extend pulsewidth to as much as 20 milliseconds. The external capacitance value can be determined from the formula p.w. = 1.3C, where p.w. is in milliseconds and $C$ is in $\mu$.
The fine adjust pots should not be adjusted to their extremes in order to extend range outside of the normal ranges given in Table 1.

The one-shots trigger on the falling edge of the input pulse. Minimum input pulse is 50 nsec True (high). Output $Q$ goes high typically 45 nsec after input falling edge reaches the +2 v switching threshold. Duty cycle is $50 \%$. The output pulsewidth will be increased an indefinite amount if the input is retriggered while the $Q$ output is high.

For a detailed schematic and parts list request OJI8 data sheet.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | 5 |
| Pulsewidth range |  |  | 100ns |  | $20 \mu \mathrm{~s}$ * |
| Duty cycle | \% |  |  | 50 |  |
| Inputs <br> Logic 1 level <br> Logic 0 level <br> Input loading | Falling edge of one input, with both initially high for 50 nsec min . |  |  |  |  |
| Switching threshold | volts |  |  | 2.0 |  |
| Outputs <br> Logic 1 level <br> Logic 0 level <br> Fan-out, into DTL <br> Fan-out, into TTL | volts <br> volts <br> unit <br> loads <br> unit <br> loads | $\begin{aligned} & 42,40,30,34, \\ & 14,12,8,10 \end{aligned}$ | $\begin{array}{r} 4.5 \\ 0 \end{array}$ |  | $\begin{array}{r} 5.5 \\ 0.4 \\ 33 \\ \\ 27 \end{array}$ |
| Propagation delay, at $25^{\circ} \mathrm{C}$ | ns |  |  | 45 |  |
| +5 volt supply (Vcc) +8 volt supply | $\begin{aligned} & \mathrm{ma} \\ & \mathrm{ma} \end{aligned}$ |  |  | 215 | $\begin{array}{r} 280 \\ 65 \end{array}$ |
| Dissipation, per module | watts |  |  | 1.48 | 1.92 |

* Pulsewidth can be extended to 20 ms with external capacitance (see text).


## LOGIC DIAGRAM



Polarizing keys $2 \& 7$

The QJ17 contains twelve indicator lamps driven by an independent NAND driver circuit. Open inputs act as True signals. The "Bright Eye" lamps are clearly visible at distances up to 100 feet.


## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.6 |  | 5.5 |
| Switching threshold | volts |  |  | 1.5 |  |
| Input loading | unit <br> loads | all inputs |  |  | 1 |
| +5 volt supply (Vcc) | ma |  |  | $392^{\dagger}$ | $436^{\star \dagger}$ |
| Dissipation, per module | watts |  |  | $1.96^{\dagger}$ | $2.4^{* \dagger}$ |

* at $+5.5 v$
$\dagger$ Does not include bulbs. Add 32 ma max. ( 176 mw ). for each bulb turned on.


## PARTS LIST

| Designator | Description | IC Type | Qty. |
| :--- | :--- | :---: | :---: |
| A1 thru 6 | IC power gate | 944 | 6 |
| R1 | Res. $130 \Omega, 1 / 4 \mathrm{w}$ |  | 12 |
| DS1 | Lamp, incandescent <br> G.E. type 683 |  | 12 |
| C1 | Cap., mylar, .01 ff |  | 1 |

LOGIC DIAGRAM


The RJ10 module contains eight DTL-gated high-current drivers, suitable for driving either indicator lamps or relays. Each driver can sink up to 200 ma at 28 volts. The flexible input gating can be used to perform 3-input AND functions, AND/OR functions, or storage. When used for storage the input logic is wired as NAND latches (singleoutput cross-coupled NAND flip-flops). A 3-bit-input decoding network can be constructed to create an octaloutput display or relay actuator.
Front edge contacts (double connectors symbol) are provided

## LOGIC DIAGRAM


for an ETIl connector to permit routing of outputs to remote lamps or relays. (The single connector symbols indicate back panel contacts).
An important noise-reduction feature is the provision of an independent common ground for the high-power driver circuits. This ground point is to be connected to system ground.
The system engineer can choose either a simple back panel connection for low current applications, via logic wire from pins $30-31$ to pins 32 and 48, or a direct connection to power supply ground via heavier gage wire from a shield connection on the ETll cable connector.

For additional noise protection the driver rise and fall times are deliberately slowed with a Miller integrator, to minimize switching transients.
When a driver is used to operate an indicator lamp the hookup shown below is used. Note that both front-edge and back panel connections are available. This hook-up also provides a keep-alive resistor to reduce current surge in the output transistor.
For detailed circuit schematic and parts list request RJIO data sheet.


## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :--- | :--- | :--- | ---: | :---: | :---: |
| Clock rate | MHz |  | 0 |  | n.a. ${ }^{*}$ |
| Logic 1 level <br> Logic 0 level | volts <br> volts |  | 2.6 |  | 5.5 |
| Switching threshold | volts |  |  | 1.5 | 0.4 |
| Output voltage <br> (externally supplied) <br> Output current <br> (per driver) | volts |  |  |  |  |
| ma |  |  |  |  |  |

[^5]The ST 14 module contains fifteen independent manually operated single-point-double throw (SPDT) toggle switches. Each switch may be used to apply 0 volts (False) to a J Series logic input. (An open circuit has the same effect as application of +5 volts, or True). The schematic shows the switches in the position of the handle which is marked "I" on the etched circuit board.

A contact debouncer circuit is shown below. This circuit removes transients due to mechanical bounce of the contacts, and is only needed if switches are to be changed while the system is operating and clock rate is too high to allow the transients to settle.

## SPECIFICATION

Contact rating
5 amp . at 115 vac.

## PARTS LIST

| Item | Description | Designator | Qty. |  |
| :---: | :--- | :--- | :---: | :---: |
| 1 | Switch, | Toggle SPDT | Sl | 15 |

SCHEMATIC DIAGRAM

| CIRCUIT |  |  |  |
| :---: | :---: | :---: | :---: |
| 1 | 46 | 45 | 47 |
| 2 | 34 | 29 | 35 |
| 3 | 21 | 20 | 22 |
| 4 | 11 | 7 | 12 |
| 5 | 2 | 1 | 3 |
| 6 | 43 | 42 | 44 |
| 7 | 37 | 36 | 41 |
| 8 | 27 | 26 | 28 |
| 9 | 14 | 13 | 19 |
| 10 | 5 | 4 | 6 |
| 11 | 39 | 38 | 40 |
| 12 | 31 | 30 | 33 |
| 13 | 24 | 23 | 25 |
| 14 | 17 | 15 | 18 |
| 15 | 9 | 8 | 10 |
| Polarizing keys 3 \& 22 |  |  |  |



## 35V REFERENCE VOLTAGE REGULATOR

The WT49 module contains two electrically independent precision 35 volt regulators, which have remote sensing capability and are short circuit proof for an indefinite length of time.

Each of the regulators may be used for either plus or minus polarity, much like a battery, by grounding the appropriate side. One WT49 module can supply both $+35 v$ and $-35 v$ reference voltages for use with digital-to-analog converter modules such as the DJ24. One WT49 module can supply twenty-four D J24 modules.

All pins shown below on one input or output should be bussed together on the backplane connector. On long runs use wires in parallel to reduce the current per wire. Where IR drop is expected to be a problem, wire the sense inputs to a representative point in the load. Otherwise wire sense inputs to outputs on the WT49.

The WT49 requires one card slot. However, because of the high dissipation it is advisable to either leave an empty card slot beside the component side, or place a cable-plug or other passive module beside the component side.
For detailed circuit schematic and parts list request WT49 data sheet.

## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage Output volt. adjustment Output current, each regulator citcuit (I out) | vdc <br> mv <br> ma | see diagram | 0 |  | $35 *$ 3 250 |
| Load regulation | \% |  | $\pm 0.03$ |  |  |
| Ripple rejection |  |  | 400:1 |  |  |
| Temperature coefficient (from $0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$ ) | \% ${ }^{\circ} \mathrm{C}$ |  |  |  | 0.003 |
| Operating temperature range | ${ }^{\circ} \mathrm{C}$ |  | 0 |  | +55 |
| Input voltage range $t$ (Vin) Input current | vdc <br> ma | see diagram | 40 |  | $\begin{array}{r} 55 \\ 300 \end{array}$ |
| Dissipation, per module | watts |  |  |  | 12.5 |

* Either polarity.
${ }^{\dagger}$ Isolated from ground. May be obtained from PT23 or PT26 supply.


Input-Output Diagram


Connection as $\pm 35$ vdc Supply

## WT53, WT54 25V AND 15V REFERENCE VOLTAGE REGULATORS

The WT53 and WT54 each contain two electrically independent precision regulators, which are short circuit proof for a period of 30 seconds. The WT53 delivers $\pm 25$ volts, while the WT54 delivers $\pm 15$ volts.

Each regulator circuit may be used for either plus or minus polarity, much like a battery, by grounding the appropriate side. Thus one module with its two independent regulator circuits can supply both + and - reference voltages (see connection diagram).

All pins that are shown on one input or output should be bussed together on the backplane connector. On long runs use parallel wires from the regulator to the destination to reduce IR drop.

One regulator module requires two card slots. However, because of the high dissipation it is advisable to either leave an empty slot beside the component side, or place a cableplug or other passive module beside the component side.
For detailed circuit schematics and parts list request WT53, WT54 data sheet.

## SPECIFICATIONS

| Characteristic | Units | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: |
| Outputs |  |  |  |  |
| WT53 nominal output voltage ${ }^{\dagger}$ | vdc |  | 25 |  |
| WT53 voltage adjust resolution | mv | $\pm 40$ |  |  |
| WT53 output current, each ckt. (I out) | amp. |  |  | 0.4 |
| WT54 nominal output voltage ${ }^{\dagger}$ | vdc |  | 15 |  |
| WT54 voltage adjust resolution | mv | $\pm 20$ |  |  |
| WT54 output current, each ckt. (I out) | amp. |  |  | 1.0 |
| Load regulation | \% | 1 |  |  |
| Ripple rejection |  | 50:1 |  |  |
| Temperature coefficient (from $0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$ ) | $\% /{ }^{\circ} \mathrm{C}$ |  |  | 0.05 |
| Operating temperature range | ${ }^{\circ} \mathrm{C}$ | 0 |  | +55 |
| Inputs |  |  |  |  |
| WT53 input voltage range* (for nominal outputs) | vdc | 29 | 49 | 55** |
| WT53 input current | amp. |  |  | 0.55 |
| WT54 input voltage range* (for nominal output) | vdc | 19 | 22.5 | $26^{* *}$ |
| WT54 input current | amp. |  |  | 1.2 |
| Dissipation, per module | watts |  |  | 24 |

t Output voltage can be adjusted over a range of $\pm 2.5$ volts on WT53, and $\pm 2$ volts on WT54.

* Isolated from ground. May be obtained from PT23 or PT26 supply
** Do not use this value of maximum input voltage under maximum current load.


Polarizing keys $2 \& 24$

Input-Output Diagram


WT54 Connection Diagram

The XJIO module contains forty-six I. IK ohm resistors, each connected between a separate module contact and +5 volts. A single 1 . 1 K ohm resistor can be connected, via logic wire, to a J Series DTL output. Such a connection places the 1.1 K ohms in parallel with the integrated 6 K ohm pull-up resistor on the DTL chip, reducing the fanout by 3 DTL unit loads.
Decreasing the pull-up resistance in this manner speeds up the rise time and therefore decreases propagation delay.

External pull-ups are usually not required with DTL logic at clock rates under 1 MHz and with logic wire lengths less than 20 inches. They should always be used, however, at the ends of clock distribution lines in DTL systems, to assure fast clock rising edges and provide a better impedance match than is provided by an open circuit, thus reducing reflections.

## SPECIFICATIONS

| Resistance of each resistor | 1.1 K ohms, $\pm 5 \%, 1 / 4$ watt |
| :--- | :--- |
| Current through each resistor <br> when output transistor is <br> turned on | $4.8 \mathrm{ma} \mathrm{( } 3 \mathrm{unit}$ loads) |

## PARTS LIST

| Designator | Description | Type | Qty. |
| :--- | :--- | :---: | :---: |
| R1 thru R46 | Resistor, Fixed Film, <br> 1.1 K ohm, $\pm 5 \%, 1 / 4 \mathrm{w}$ |  | 46 |
| C 1, 2,3,4 | Capacitor, Tantalum <br> $12 \mu \mathrm{f}, \pm 20 \%, 15 \mathrm{v}$ |  | 4 |

## SCHEMATIC DIAGRAM

Polarizing keys $2 \& 18$


| PIN | CIRCUIT |
| :---: | :---: |
| 40 | 1 |
| 41 | 2 |
| 42 | 3 |
| 43 | 4 |
| 44 | 5 |
| 50 | 6 |
| 47 | 7 |
| 46 | 8 |
| 45 | 9 |
| 30 | 10 |
| 31 | 11 |
| 33 | 12 |
| 34 | 13 |
| 35 | 14 |
| 39 | 15 |
| 38 | 16 |
| 37 | 17 |
| 36 | 18 |
| 21 | 19 |
| 22 | 20 |
| 23 | 21 |
| 24 | 22 |
| 25 | 23 |


| PIN | CIRCUIT |
| :---: | :---: |
| 26 | 24 |
| 29 | 25 |
| 28 | 26 |
| 27 | 27 |
| 11 | 28 |
| 12 | 29 |
| 13 | 30 |
| 14 | 31 |
| 15 | 32 |
| 17 | 33 |
| 20 | 34 |
| 19 | 35 |
| 18 | 36 |
| 1 | 37 |
| 2 | 38 |
| 3 | 39 |
| 4 | 40 |
| 5 | 41 |
| 6 | 42 |
| 7 | 43 |
| 8 | 44 |
| 9 | 45 |
| 10 | 46 |

NOTE: No resistor is connected to pin 51 (normally the +8 v connection) or to pins $0,16,32,48$ (ground).

The Test Lamp Assembly plugs on the front edge of any J Series module that has test points on the front edge. The XJll contains ten independent test lamp circuits on a module with a special connector mounted at the back. Each lamp circuit input connects to one test point on the module under test.
The XJIl conveniently allows the user to visually troubleshoot without incurring the cost involved in placing test lamps on logic modules in the system. The logical states of all lamps are visible simultaneously.


## SPECIFICATIONS

| Characteristic | Units | Pin No's. | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Logic 1 level Logic 0 level | volts volts |  | $\begin{array}{r} 2.6 \\ 0 \end{array}$ |  | $\begin{aligned} & 5.5 \\ & 0.4 \end{aligned}$ |
| Switching threshold | volts |  |  | 1.5 |  |
| Input loading | No loading when circuit under test is in current sinking (logic 0) condition. Drops high logic level by no more than $20 \%$ when circuit under test is in logic 1 condition. |  |  |  |  |
| +5 volt supply (Vcc) | ma |  |  | $280{ }^{+}$ | 310*t |
| Dissipation, per module | watts |  |  | $1.4{ }^{\text {t }}$ | $1.7 *{ }^{\text {t }}$ |

[^6]The XJll circuit is designed to load the circuit under test as little as possible in the logic 0 (current sinking) condition, by providing a high impedance input.
Avoid connecting the Test Lamp Assembly to highly loaded DTL outputs which drive TTL inputs, to prevent pulling logic 1 voltage below the minimum acceptable +2.6 volt logic level with the additional load of the test lamp circuit.

For detailed schematic and parts list refer to XJIl data sheet.

LOGIC DIAGRAM


## XJ12, XJ13 <br> MSI BREADBOARD MODULES

The XJ12 and XJ13 are etched circuit boards, drilled for mounting three 16 -lead dual-in-line MSI circuits. The etch pattern on one side connects all of the leads from each MSI circuit position to back panel connector pins at the back edge of the board. The etch pattern on the other side of the board forms a ground plane. No circuit components are provided.
On the XJ12, ground connection is made to pin 8 of each IC, and Vcc connection to pin 16. On the XJ13, ground connection is made to pin 12 of each IC, and Vcc connection to pin 5.

XJ12 polarizing keys are placed at positions 2 and 22. XJ 13 polarizing keys are placed at positions 3 and 12.

## ZJ10

## SOCKET MODULE

The ZJIO Socket Module provides dual-in-line sockets to enable the user to mount up to eight 16 -lead and twentyfour 14-lead dual-in-line packages, or thirty-two 14-lead packages, without soldering leads to the board. Each lead is connected to a wire-wrap pin which is accessible on the opposite side of the board. These wrap posts can be individually connected to the back-panel connectors along the back edge of the board.

The ZJIO module allows the user to build, and change, a subsystem on one module. The ZJ10 requires three card slots.

ZJIO polarizing key is placed at position 2.

## ZJ12

## DUAL-IN-LINE BREADBOARD MODULE

The ZJ12 is an etched, drilled module, without components. Space is provided to insert nine 14 -lead or 16 -lead dual-inline packages and decoupling capacitors. The circuits are soldered to the etch pattern, and interconnections are made with jumper leads soldered in place. Etched circuit pads are provided for each lead, and for ground and Vcc connections.

ZJ12 polarizing key is placed at position 2.


XJ12 Blank Module


ZJ10 Socket Module


ZJ12 Dual-in-line Breadboard Module


ZJ14 Double Height Socket Module


ZT11 Blank Module

DOUBLE-HEIGHT SOCKET MODULE
The ZJ14 module provides sixty-four sockets, to hold fortyeight 14-pin dual-in-line ICs and sixteen 16-pin dual-inline ICs, or sixty-four 14-lead ICs. Each contact in each socket connects to a wire-wrap post which is accessible on the opposite side of the board. The signals which are to leave the board are wrapped to the module connectors along the back edge via the two sets of 52 wrap posts available on the specially mounted backplane connectors.

The ZJ14 mounts in a model MT42 two-high mounting case, and occupies three card slots.
The VT10 jumper kit, described in Section 3, provides a convenient method of temporarily interconnecting wrap pins.
ZJ14 polarizing keys are placed at position 2 in both upper and lower locations.

## ZTII <br> BLANK MODULE

The ZT11 Blank module is useful when building special circuits with discrete components which vary in size, where interconnections will be made with jumper wires. The module consists of an undrilled epoxy-glass board with gold-plated copper foil ribbon connectors along the back edge, but no other copper foil.
ZTIl has no polarizing key slot.

## ZT15

## CABLE-PLUG MODULE (SOLDER CONNECTIONS)

The ZT15 will accept up to 44 shielded conductors: one 30conductor cable and one 14 -conductor cable, which are fastened to the front edge with a plastic cable clamp. All conductors and shields should be soldered to the etch provided. Extra mounting holes and interconnecting etch are provided for optional component mounting. The ZT15 is most useful for low-frequency work (under 2 MHz ) where the effects of parasitic capacitance are not important and noise levels need not be kept to a minimum.
ZT15 polarizing keys are placed at positions 6 and 15 .

## ZT23

## CABLE-PLUG MODULE (FRONT-EDGE CONNECTIONS)

The ZT23 module is designed to accept up to 28 individually shielded conductors, which can be connected as two bundles of 14 cables each to the front edge of the module, using two of the Model ET1l cable connectors. Model ET12 cable is recommended. Model ET10 or ET14 pre-assembled cables with connectors are usually employed.
A straight-through etched circuit pattern on each side routes signals from the front edge to the back-panel edge of the card. Connections to one side of the module front edge are independent of connections to the other side, and the two etched patterns are separated by a ground plane through the center of the module which acts as a shield.

ZT23 polarizing keys are placed at positions 8 and 23.


ZT15 Cable-plug Module


ZT23 Cable-plug Module

## ZT37 BREADBOARD MODULE



The ZT37 Breadboard Module has a versatile etch circuit pattern arranged for convenient mounting of all standard components, including diodes, capacitors, resistors, transistors or IC's in TO-5 cans, flat packs, or the 14-lead or 16-lead dual-in-line package. This module permits custom building of special circuits while retaining the advantages and mechanical compatibility of $J$ Series etch circuit construction.

The ZT37 differs from the ZJ12 in that the ZT37 accommodates a variety of solid-state component packages, while the ZJ12 is specialized to handle dual-in-lines.
ZT37 has no polarizing key slot.

ZT37 Breadboard Module


ZT53 Extender Module

ZT53
EXTENDER MODULE
The ZT53 Extender Module has a straight-through etched circuit pattern and a VT 12 connector mounted on its front edge. It permits the user to extend any module in front of the rack so that circuit operation may be investigated while the module is plugged into the system. Contacts are Rhodium plated for long life. ZT53 has polarizing slots in all positions.

## ZT60 COPPER-CLAD BLANK MODULE

The ZT60 Copper Clad blank is similar to the ZT11, but has solid sheets of gold-plated copper foil attached to both sides. The board can be drilled and etched as desired. It is useful for making limited production runs of special modules. ZT60 has no polarizing key slot.

## ACCESSORIES AND SERVICES

## OTHER ESSENTIAL COMPONENTS OF A MODULE FAMILY

SDS offers a full line of accessories, mounting hardware, and tools. Their use eliminates mechanical design cost, reduces procurement lead time, and reduces assembly time. SDS also offers a full range of services and documentation that save engineering time.

The accessories are identical to those offered with the T Series high performance ( 10 MHz ) module line, as used in SDS Sigma computers.
Accessories include:

1. Cabinets with doors, optional side panels, ac power connectors, and optional swing-out mounting case containers (swing frames).
2. Individual 32 -module mounting cases, and 3 -case 90 -module drawer; with hinged doors or fixed panels to cover mounting cases or to fill blank spaces.
3. Two-high mounting case with spaces for five doubleheight socket boards and 32 standard size modules.
4. Blower assembly for cooling.
5. Compact power supply.
6. Cable connectors and cables, and cable-plug modules.
7. Spooled wire, cut-wire jumper kits, wiring tools, and individual module connectors.
8. Accessory modules for breadboard and trouble-shooting. These cost-reducing services are also provided:
9. Automated Wire Listing (AWL)
10. Automated Wiring Service (AWS)
11. Application engineering by experienced computer engineers and by technically oriented sales engineers.
12. SDS designed and built special-order modules, made to your specifications at reasonable cost.
13. Thorough documentation.
14. Fast, off-the-shelf delivery of new modules or spares.
15. Module repair facility.
16. One-year warranty on all SDS products.

## ACCESSORIES

DETAILED SPECIFICATIONS
Full specifications and detailed drawings for the accessories described below are given in SDS catalog 64-5 1-15.

## YT19, YT24, and YT14 CABINETS

Three types of cabinets are available, all with outside dimensions $63-3 / 8$ inches high (including casters), $29-1 / 2$ inches wide (without side panels) and $31-5 / 8$ inches deep (with back door).

One cabinet, Model YT19, is made for mounting of individual 19-inch wide, 32-module mounting cases, power supplies and blowers. A vertical control panel is included. The cabinet also contains ac power outlets, a circuit breaker, a local/remote switch, de wiring junctions and a power cord. Top and bottom have protective grills. Side panels (Model YT30) are optional. An insulated, soundproof hinged back door is standard.

A 24 -inch version of this versatile system cabinet is available as Model YT24. The YT24 is ideal for use with 3-high and 7-high swing frames.

A third type, Model YT14 (shown below), is designed to mount one or two swing frames which can each hold three, seven, or nine individual mounting cases, plus blowers. The swing frames contain the blowers, and also have front panel covers in place for unused mounting case spaces. Double doors (shown open) completely enclose the mounting cases. Hinged back door, ac power sockets, and ac power cord are included in the YT14 cabinet. Side panels (Model YT30) are optional. Swing frame model numbers are YT43 (3-high), YT47 (7-high), and YT49 (9-high).


## MT SERIES MOUNTING CASES

MT10, MT12, MT30, and MT32 Cases
Standard cases accomodate 32 modules, are 5.25 inches high, 7.90 inches deep, and fit into a standard 19 -inch width rack. Wiring terminals are either solder tail or wire wrap. Each case comes with connectors, +4 v and +8 v power wiring, and ground plane installed.
Four combinations of fixed or hinged mounting, and the two pin types are available:

1. Solder terminals, fixed mount: MT10
2. Solder terminals, vertical hinge, right or left: MT30
3. Wire-wrap terminals, fixed mount: MTI2
4. Wire-wrap, vertical hinge, right or left: MT32

All cases can be mounted with pins toward either front or back of cabinet. All brackets and hinges are adjustable and reversible, front-to-back and left-to-right. Cable troughs and pin protectors are standard on all mounting cases.

## MT13 and MT33 Cases

The MT13 (fixed mount) and MT33 (hinged mount) cases are similar to MT10/MT12 and MT30/MT32 cases, but are without the backplane/connector assembly. These cases facilitate combination of special equipment with J Series modules in the same assembly. The user provides his own connectors, ground and power bussing, etc.

## MT42 Two-high Case

The latest addition to the SDS line of mounting cases is model MT42, designed to hold both double-height socket boards (ZJ14) and standard size modules, as well as the compact PT 10 power supply.

## MTD 1 and MTD2 High Density Cases

The MTD 1 and MTD2 high density drawer-type mounting cases each contain three basic card cages with power and ground planes, identical to those used in the mounting cases described above, mounted in a drawer with tiltable slides which use ball-bearing rollers. Each case holds up to 90 modules, is 8.73 inches high, 22.03 inches deep, and fits into a standard 19-inch rack.

The slides allow the drawer to extend full depth from the cabinet and to be tilted in $45^{\circ}$ increments over $180^{\circ}$ from drawer-front point up, to pointing down.
A ZT20 blower with washable air filter is included. All power and ground connections to the three card cages are brought out to a terminal board. A module locking bar is provided for each card cage, and both top and bottom protective covers are furnished.
Panel mounted indicators and switches can be mounted behind the 1.09 inch deep front panel, which comes with
two folding handles and captive fastening screws.
The MTD 1 case has solder-tail terminals while the MTD2 has wire-wrap terminals.


MT32 Hinged-Mount Case, Showing Ground Plane


MT42 Two-high Mounting Case


MTD 1 High-Density Drawer Mounting Case

## ZT SERIES DOORS

Three 19-inch wide hinged doors, reversible left or right, are available. Each door has a spring loaded latch at the end opposite the hinge. Indicator lamps, switches, meters, and connectors can be mounted in the doors.

| Model ZT17 | $5-1 / 4$ inches high <br> (covers one MT series case*) |
| :--- | :--- |
| Model ZT18 | $10-1 / 2$ inches high |
| Model ZT19 | (covers two MT series cases*) <br> $15-3 / 4$ inches high <br> (covers three MT series cases*) |

* except MTD1, MTD2, which have built-in front panels

Four 19-inch wide cover panels are also offered:

| Model ZT40-1 | $1-3 / 4$ inches high |
| :--- | :--- |
| Model ZT40-2 | $3-1 / 2$ inches high |
| Model ZT40-3 | $5-1 / 4$ inches high |
| Model ZT40-4 | 7 inches high |

## ZT20 BLOWER ASSEMBLY

The Model ZT20 Blower Assembly includes a housing which contains three 100 cfm muffin fans mounted side-by-side, three finger guards, a washable air filter, and mounting brackets. The entire assembly is 19 -inches wide, $3-1 / 2$ inches high, and 7-inches deep, and mounts with the fan blades furning in a horizontal plane. One ZT20 assembly delivers 300 cfm .

## POWER SUPPLIES

## Model PT 10 Compact Supply

Model PTIO fits into any MT mounting case, occupying 15 slots. It can power from 20 to 40 modules depending on load. Included are output voltage adjustments and protection against short circuits and overvoltage. Retainers are provided to lock the supply into the mounting case. The supply may be mounted in any position.

Input: $\quad 47$ to $66 \mathrm{~Hz}, 1 \phi, 100$ vac to 230 vac
Outputs: $+5 \mathrm{vdc}, 8 \mathrm{amp} .(40 \mathrm{va})$

$$
+8 \mathrm{vdc}, 2 \mathrm{amp} .
$$

Regulation:
$\pm 5 \%$
Weight: 12 lbs .


PT10 Compact Power Supply Installed Beside Logic Modules

## PT23 and PT24 Digital/Analog Power Supplies

The PT23 and PT24 Supplies provide power for a typical 32-module analog chassis, such as the SDS MD5 1 Multi-plexer-Digitizer, or the DA40 D-to-A Converter. Each consists of a PT10 logic voltage supply and a separate analog voltage supply, designed for compact 19-inch mounting.

| PT23 | PT24 |
| :---: | :---: |
| Input ( $47-66 \mathrm{~Hz}, 1 \phi$ ) |  |
| $115 \mathrm{vac} \pm 10 \%$, 225 watts | $115 \mathrm{vac} \pm 10 \%, 570$ watts |
| Outputs |  |
|  |  <br> olts for T Series operation |
| Weight |  |
| 50 lbs. | 50 lbs. |
| Panel Height |  |
| 5-1/4 inches | 5-1/4 inches |
| PT26 Analog Power Supply |  |

The PT26 Supply consists of the analog supply portion of the PT23, but does not include the logic voltage supply section of the PT23. Specifications of the PT26 are:


## CABLING COMPONENTS

## ET Series Coaxial Cabling Components

These coaxial cabling components minimize noise pickup and signal distortion, and simplify the mechanical aspects of cabling. The mechanical arrangement is shown in the diagram on pg. 117. Each MT series mounting case has a cable trough attached to its bottom edge. Several fourteen-conductor 33 ohm coaxial cables (Model ET12) may be placed side by side in the trough. The shields and inner conductors of each cable are individually soldered to fourteen common ground points and fourteen independent signal points on a front-edge cable connector (Model ET11). Another ETIl Cable Connector is tied to the end of another cable and the
two ETII's are bolted together, through holes in the front edge of an appropriately etched module. A pressure contact is made between the contacts on the ETIl's and the module etch.

A preassembled cable-with-connectors assembly, using ET12 Cable and an ET11 Cable Connector at each end, is available as Model ET10-XX, where XX specifies the length of cable in feet.

A preassembled cable-with-connector assembly with an ETII at only one end, using ET12 Cable, is available as Model ET14-XX-Y. Here, $X X$ specifies length in feet and $Y$ defines whether the ETII is to be mounted on the etch side (normally left side) of a module or on the component side. $\mathrm{Y}=\mathrm{E}$ for etch, C for component.

A Model ET 13 Dummy Load must be placed at the end of a cable run to properly terminate the run. This item consists of an ETII Connector which has fourteen 33 ohm resistors soldered between the fourteen ground and fourteen signal connection points.

Modules which are designed to accept ETll connectors have front-edge contacts, fwenty-eight on each side, fourteen connected together to ground and fourteen independent for signal connections. On most module types the ground and signal connections on one side are connected to corresponding etch connectors on the other side by plated-through holes. On some modules they are independent. Typical modules which have the front-edge contacts are: AJI0, AJll, AJ12, RJ10, and ZT23. When ETIl Cable Connectors are attached, these modules cannot be located in adjacent module spaces, but a module of another type may be placed in the intervening slot.


Cable Component Details

## ET24 BNC Connector Tray

The ET24 is a 14-coax to module-front-edge connector assembly. It is designed to connect up to fourteen RG62A/U (93ohm) coaxial cables with AJ10, AJIl, and AJ12 cable driver/receiver modules, when high-speed transmission of data is desired over distances from 200 ft . to $3,000 \mathrm{ft}$. or more. The maximum data rate at $3,000 \mathrm{ft}$. is 5 MHz . It can also be conveniently used to connect noise sensitive inputs, such as low-level-analog, to an amplifier module in a mounting case.
The ET24 includes a cable tray which has a row of fourteen silver-plated BNC connectors mounted on its front edge (see photo, below). A shielded single-conductor cable is wired to the standoff side of each BNC connector, and all fourteen individual shielded cables are connected at their other ends to an ETIl connector. Terminating load resistors of 93 ohms each are provided on a second ETIl connector which is clamped to the other side of the receiving module. The cables between the BNC connectors and the ETll connector are cut to lengths which allow the ETII connector to be placed anywhere in the mounting case.
When used for long-line transmission with 93 ohm cables, only one set of cables can be connected to the sending and receiving modules; chaining is not allowed.


ET24 BNC Connector Tray

## ZT45 and ZT46 Ribbon Cable Assemblies

The ZT45 and ZT46 Ribbon Cable Assemblies use a flexible cable containing fifty-two copper foil conductors embedded in a durable ribbon of Teflon approximately 3 inches wide. Two such ribbons are sewn together, forming a cable with a total of fifty signal conductors and fifty-four ground conductors. The ends of each conductor are soldered to a pair of etched-circuit board plugs which plug into any slot in a mounting case.

The ZT46 cable assembly has the circuit board plug long axis oriented in parallel with the cable axis, allowing the ribbon cable to enter a module mounting case from the front, as shown below. The ZT45 cable assembly has the plug axis at right angles to the cable axis. This allows entry of the ribbon cable vertically into a mounting case through a ventilating slot, providing a convenient way to connect together two mounting cases within the same swing frame, or stacked vertically between the same mounting rails.
The cable can be folded for installation convenience and can be flexed indefinitely to a radius as small as several inches.

Cable impedance is 100 ohms, allowing direct connection between J Series logic circuits up to 115 inches apart, without the necessity of going through cable driver/receiver circuits.

Now the user can wire and test mounting cases individually, then interconnect with ribbon cable. This eliminates the need to run logic wire across several adjacent backplanes.


ZT46 Ribbon Cable

## WIRING COMPONENTS AND TOOLS

## ZT52 Logic Wire

The wire required for connection to back panel wrap terminals is a special type, with high tensile strength solid copper wire and a cut-proof insulation. The usual insulation, made from polyethylene or teflon, tends to cold flow over a period of time when placed under pressure such as exists when a wire is pulled tight against a wrap post. Eventually this causes intermittent short circuits which are extremely hard to find. SDS provides a 1,000 foot spool of wire, Model ZT52, for making wrapped connections. The same wire is suitable for soldered connections although a softer copper can be used since the wire need not grip the post.

## VT10 Jumper Kit

Model VT10 jumper kit contains an assortment of 500 slideon jumper wires, primarily for use in systems whose wiring requires frequent change. This new approach offers significant improvements in reliability and convenience overtaper pin techniques. The terminals at the ends of each wire slide on wire-wrap pins. Terminals may be stacked two high on each pin. Wire is No. 24 AWG insulated stranded copper. Wire lengths within each kit are:

| Length | Quantity | Length | Quantity |
| :---: | :---: | :---: | :---: |
| $1.0{ }^{\prime \prime}$ | 80 | 8.0" | 20 |
| 2.01 | 80 | 10.0" | 20 |
| 3.01 | 80 | 12.0" | 15 |
| 4.01 | 80 | 15.0" | 10 |
| 5.01 | 60 | 18.0" | 10 |
| $6.5^{\prime \prime}$ | 40 | 27.0 " | 5 |

## ZT65 Module Extractor

The ZT65 is a small plastic lever that mounts on any SDS module. It provides the mechanical leverage and bearing surface needed to make module removal simple and convenient.


VT11 and VT12 Back-panel Connectors
Model VTIl Connector with wire-wrap pins and Model VT12 Connector with solder-tails are provided for special module installations. They are identical to those used in the MT mounting cases.


VT12 (Solder-tail) and VT11 (Wire-wrap) Connectors

## TT11 and TT13 Wire Wrapping Tools

The Model TTll Cordless Power Wire Wrap Gun, with bit, sleeve, and rechargeable battery is offered, as is the Model TTI3 hand-operated unwrapping tool, needed to remove improper wraps.


Models TTII and TT13 Wire Wrapping Tools

## SERVICES

SDS has found that its customers build systems in less time and at lower cost when a number of services are readily available.

## APPLICATION EN GINEERING

Application Engineers and technically oriented Sales Engineers are available at regional offices to aid in specifications writing, system planning, and preliminary logic design. These SDS digital engineers have considerable experience in the design of both small and large scale digital and analog systems. Typical recent applications include: specialized data processors to compensate for earth curvature, telemetry data converters, missile test sequencers, a digital phase meter, a digital control for a large data display, typesetting machine controllers, industrial process controls, data reduction from linear accelerators, medical research data processors, and interfacing units for SDS Sigma Computers.

## FABRICATION INSTRUCTIONS

An application bulletin is provided, SDS Pub. No. 64-5107, which describes in detail the procedures used during final assembly and wiring of a J Series or T Series system. It gives complete, step-by-step illustrated instructions including part numbers and names of supplies for all tools and supplies needed.

## SPECIAL MODULE DESIGN

The SDS Engineering Department will design and build modules with special configurations of standard J Series circuits, to customer specifications. Sometimes this approach leads to lower total cost, particularly when a large number of similar modules are required.

## AUTOMATED WIRE LISTING (AWL)

A computerized wire listing service is now available, to save engineering time and greatly improve the design of backplane wiring. The user submits his logic design on forms furnished by SDS. Upon completion of the data processing cycle he receives a wiring book which lists all wires in order of installation. The optimum wire lengths, routing, and nesting patterns are calculated by the computer program, and the results are incorporated in the wire list. For detailed information about this service request SDS Publication No. 64-51-11.

## AUTOMATED WIRING SERVICE (AWS)

For those users who do not have the facilities to conveniently wire mounting cases, and for those who wish additional wiring capability, SDS now offers an automated wiring service. Any J Series chassis will be wired accurately to customer supplied wire lists. Two different listings are required: a list of wires with two columns, each column representing one end of each wire (a From-Pin column and a ToPin column); and a pin count list which shows how many wires are connected to each pin on each connector. For best performance SDS recommends that the wire lists be prepared by SDS Automated Wire Listing.
Significant cost savings and increased reliability result from the application of automated wire-wrap equipment to the manufacture of backplanes. For additional information, request SDS Publication 64-51-12.

## WARRANTY

SDS offers a standard one year warranty on all equipment.

## REFERENCES

Detailed descriptions of cabinets, mounting cases, power supplies, and cabling are given in SDS publication 64-51-
15. Other publications mentioned in this catalog are:

1. Assembly and Wiring, 64-51-07
2. Automated Wire Listing, 64-51-11
3. Automated Wiring Service, 64-51-12.

# J SERIES PRODUCT INDEX AND PRICE LIST 

Effective Date: 15 December 1968

| QUANTITY DISCOUNTS |  |  |  |
| :---: | :---: | :---: | :---: |
| Order Exceeding | Discount | Order Exceeding | Discount 10\% |
| 5,000 | 3\% |  |  |
| 10,000 | 5\% | 100,000 | 13\% |
| 20,000 | 7\% | 200,000 | 16\% |
|  |  | 500,000 | 20\% |
| Discounts apply to single purchase orders placed and not subsequently altered in any manner by one customer specifying delivery and billing to single addresses. |  |  |  |
| SDS System Products Department 701 South Aviation Boulevard El Segundo, California 90245 |  |  |  |


| Model | Page | Description | No. Ckts. | Price |
| :--- | :---: | :--- | :---: | :---: |
| AJ10 | 20 | Cable receivers | 14 | $\$ 150$ |
| AJ11 | 20 | Cable receivers/drivers | 14 | 200 |
| AJ12 | 20 | Cable drivers | 14 | 100 |
| AT22 | 23 | Schmitt triggers | 2 | 100 |
| AT69 | 24 | Differential receivers | 9 | 120 |
| BJ10 | 26 | BCD/10-line decoder and lamp driver | 1 | 75 |
| BJ11 | 28 | Binary/l6-line decoder | 1 | 60 |
| BJ12 | 30 | BCD/10-line decoders, 3 decades | 3 | 105 |
| BJ60 | 32 | BCD/10-line decoder and lamp driver | 1 | 80 |
| BJ61 | 34 | Binary/16-line decoder | 1 | 65 |
| BJ62 | 36 | BCD/10-line decoders, 3 decades | 3 | 110 |
| CJ16 | 38 | Medium freq. clock oscillator $(7.8 \mathrm{KHz}$ to 2MHz) | 1 | 125 (c) |
| CT10 | 39 | High freq. clock oscillator (1MHz to 10MHz) | 1 | 80 (a) |
| DJ24 | 40 | l0-bit D-to-A converter | 1 | 150 |
| ET10-XX | 116 | 14-conductor 33-ohm cablew/connector each end |  | 40 (b) |
| ET11 | 116 | Front-edge cable connectors |  | 7 |
| ET12-XX | 116 | 14 -conductor cable |  | $2 /$ ft(c) |
| ET13 | 116 | Cable dummy loads, 33 ohms | 20 (d) |  |
| ET14-XX-Y | 116 | 14 -conductor 33-ohm cable w/connector one end |  | 30 (e) |
| ET24 | 117 | BNC connector tray | 65 |  |
| FJ10 | 41 | J-K flip-flops | 56 |  |

[^7]| Model | Page | Description | No. Ckts. | Price |
| :--- | :---: | :--- | :---: | :---: |
| FJ11 | 42 | 4-bit binary bidirectional counter-register | 1 | $\$ 70$ |
| FJ12 | 45 | Universal flip-flops | 5 | 50 |
| FJ13 | 46 | 4-bit storage registers | 4 | 88 |
| FJ14 | 48 | 8-bit shift registers | 2 | 120 |
| FJ16 | 50 | BCD counter/decoder and 10-line lamp driver | 1 | 90 |
| FJ17 | 52 | Binary counter/16-line decoder | 1 | 95 |
| FJ18 | 54 | BCD bidirectional counter, 3 decades | 3 | 175 |
| FJ19 | 56 | 8-bit storage registers | 2 | 65 |
| FJ20 | 56 | 10-bit storage registers | 2 | 75 |
| FJ21 | 56 | 12-bit storage registers | 2 | 96 |
| FJ60 | 58 | J-K flip-flops | 8 | 65 |
| FJ61 | 59 | 4-bit binary bidirectional counter-register | 1 | 75 |
| FJ62 | 61 | Universal flip-flops | 5 | 55 |
| FJ63 | 62 | 4-bit storage registers | 4 | 95 |
| FJ64 | 64 | 8-bit shift register | 2 | 125 |
| FJ66 | 66 | BCD counter/decoder and 10-line lamp driver | 1 | 100 |
| FJ67 | 68 | Binary counter/l6-line decoder | 1 | 100 |
| FJ68 | 70 | BCD bidirectional counter, 3 decades | 3 | 180 |
| HT58 | 72 | Universal operational amplifier | 1 | 170 |
| HT72 | 74 | General purpose operational amplifiers | 2 | 79 |
| HT73 | 75 | Voltage comparators | 9 | 120 |

[^8]| Model | Page | Description | No. Ckts. | Price |
| :---: | :---: | :---: | :---: | :---: |
| IJ 10 | 77 | 2-input NANDs (14), inverters (2) | 16 | \$ 40 |
| 1 JII | 78 | 3 -input NANDs (4), 4-input NANDs (6) | 10 | 50 |
| 1 J 12 | 79 | 2-input NANDs (6), inverters (14) | 20 | 48 |
| 1 J 13 | 80 | 2-in power NANDs (passive external pull-ups) | 18 | 60 |
| IJ 14 | 81 | 2-in power NANDs (DTL with active pull-ups) | 18 | 60 |
| IJ16 | 82 | 4-in power NANDs (DTL with active pull-ups) | 10 | 50 |
| I 160 | 83 | 2-in NANDs (14); inverters (2) | 16 | 45 |
| IJ61 | 84 | 3-in NANDs (4); 4-in NANDs (6) | 10 | 50 |
| IJ62 | 85 | 2-in NANDs (6); inverters (14) | 20 | 55 |
| IJ64 | 86 | 2 -in power NANDs (TTL with active pull-ups) | 18 | 66 |
| IJ66 | 87 | 4-in power NANDs (TTL with active pull-ups) | 10 | 55 |
| LJ11 | 88 | $4 \times 8$ transfer gate (digital multiplexer) | 1 | 69 |
| LJ12 | 89 | AND-ORs/Exclusive-ORs (7); driver (1) | 8 | 58 |
| LJ16 | 90 | 4-bit parallel binary adder | 1 | 75 |
| LJ17 | 93 | 8 -input NANDs | 5 | 50 |
| L.J61 | 94 | $4 \times 8$ transfer gate (digital multiplexer) | 1 | 75 |
| L. 162 | 95 | AND-ORs/Exclusive-ORs (7); driver (1) | 8 | 65 |
| L.J66 | 96 | 4-bit parallel binary adder | 1 | 80 |
| MT10 | 115 | Fixed mount case, solder-tail pins |  | 220 |
| MT12 | 115 | Fixed mount case, wire-wrap pins |  | 150 |
| MT13 | 115 | Fixed mount case without backplane |  | 30 |
| MT30 | 115 | Hinged mount case, solder-tail pins |  | 240 |
| MT32 | 115 | Hinged mount case, wire-wrap pins |  | 160 |
| MT33 | 115 | Hinged mount case without backplane |  | 40 |
| MT42 | 115 | Two-high/one-high combination fixed mount case |  | 300 |
| MTD-1 | 115 | Drawer type 90 -module case, solder-tail pins |  | 700 |
| MTD-2 | 115 | Drawer type 90 -module case, wire-wrap pins |  | 700 |
| NT18 | 99 | Negative logic to SDS interface gates | 8 | 55 |
| NT33 | 100 | SDS to negative logic interface gates | 8 | 55 |
| OJ14 | 101 | Medium-delay one-shots ( $50 \mu \mathrm{sec}$. to 2.2 sec .) | 4 | 160 |
| O.J18 | 102 | Adjustable one-shots ( 100 nsec . to $20 \mu \mathrm{sec}$.) | 4 | 140 |
| PT10 | 116 | Compact power supply |  | 280 |
| PT23 | 116 | Digital and analog ( 50 v , 25v) supply |  | 830 |
| PT24 | 116 | Digital and analog (25v) supply |  | 830 |
| PT26 | 116 | Analog ( $50 \mathrm{v}, 15 \mathrm{v}$ ) supply |  | 180 |
| QJ17 | 103 | Indicator lamps, 4-input gated | 12 | 100 |
| RJ10 | 104 | Lamp and relay drivers, gated | 8 | 80 |
| ST14 | 105 | Manually-operated SPDT toggle switches | 15 | 120 |
| IT11 | 119 | Cordless power wire-wrap gun |  | 130 |
| TT13 | 119 | Manual wire-unwrapping tool |  | 15 |


| Model | Page | Description | No. Ckts. | Price |
| :---: | :---: | :---: | :---: | :---: |
| VT 10 | 118 | Jumper kit ( 500 wires) |  | \$125 |
| VT11 | 118 | Individual module connector, wire-wrap pins |  | 5 |
| VT12 | 118 | Individual module connector, solder-tail pins |  | 5 |
| WT49 | 106 | $\pm 35$ volt reference voltage regulators | 2 | 190 |
| WT53 | 107 | $\pm 25$ volt reference voltage regulators | 2 | 80 |
| WT54 | 107 | $\pm 15$ volt reference voltage regulators | 2 | 80 |
| X. 10 | 108 | Individual 1.1K ohm pull-up resistors | 46 | 34 |
| XJll | 109 | Test lamp assembly | 10 | 95 |
| XJ12 | 110 | MSI module |  | 18 |
| XJ13 | 110 | MSI module (for TI packages) |  | 18 |
| YT14 | 114 | 24-inch cabinet |  | 750 |
| YT19 | 114 | 19-inch system cabinet |  | 1200 |
| YT24 | 114 | 24 -inch system cabinet |  | 900 |
| YT30 | 114 | Side panel |  | 100 |
| YT31 | 114 | Front door, no cut-out |  | 170 |
| YT32 | 114 | Front door with cut-out and control panel |  | 400 |
| YT43 | 114 | 3-high swing frame |  | 500 |
| YT47 | 114 | 7-high swing frame |  | 650 |
| YT49 | 114 | 9-high swing frame |  | 700 |
| ZJ10 | 110 | Socket module | 32 | 95 |
| ZJ12 | 110 | Breadboard module (dual-in-lines only) |  | 18 |
| ZJ14 | 111 | 2-high socket module | 64 | 190 |
| ZT11 | 111 | Blank module |  | 20 |
| ZT15 | 112 | Cable-plug module (solder connections) |  | 30 |
| ZT17 | 116 | 19-inch hinged door, 5-1/4 inches high |  | 40 |
| ZT18 | 116 | 19-inch hinged door, $10-1 / 2$ inches high |  | 50 |
| ZT19 | 116 | 19-inch hinged door, 15-3/4 inches high |  | 60 |
| ZT20 | 116 | Blower assembly |  | 80 |
| ZT23 | 112 | Cable-plug module (front-edge clamp) |  | 25 |
| ZT37 | 113 | Breadboard module (dual-in-line and TO-5) |  | 20 |
| ZT40- 1 | 116 | Push-on panel, 1-3/4 inches |  | 35 |
| ZT40-2 | 116 | Push-on panel, $3-1 / 2$ inches |  | 35 |
| ZT40-3 | 116 | Push-on panel, $5-1 / 4$ inches |  | 35 |
| ZT40-4 | 116 | Push-on panel, 7 inches |  | 45 |
| ZT45 | 117 | Ribbon cable with connectors, vertical |  | 100 |
| ZT46 | 117 | Ribbon cable with connectors, horizontal |  | 100 |
| ZT52 | 118 | Backpanel wire, 1,000 ft. spool No. 28 AWG |  | 60 |
| ZT53 | 113 | Extender module |  | 40 |
| ZT60 | 113 | Copper-clad blank module |  | 20 |
| ZT65 | 118 | Module extractor (package of 32) | 32 | 25 |

## 505

Scientific Data Systems 701 South Aviation Blvd./El Segundo, California 90245 (213) 772-4511 Cable: SCIDATA

SYSTEM PRODUCTS DEPT.
-. 701 South Aviation Blvd.
El Segundo, Calif. 90245
(213) 772-4511

SALES OFFICES
Western Region
" 1360 So. Anaheim Blvd.
Anaheim, Calif. 92805
(213) 865-5293

5250 West Century Blvd.
Los Angeles, Calif. 90045
(213) 679-4511

- 505 W. Olive Avenue Suite 300 .
Sunnyvale, Calif. 94086
(408) 736-9193

World Savings BIdg
1111 So. Colorado Blvd.
Suite 401
Denver, Colo. 80222
(303) 756-3683

Fountain Professional Building
9004 Menaul Blvd., N.E.
Albuquerque, New Mexico 87112
(505) 298-7683

Dravo Building, Suite 501
225 108th Street, N.E.
Bellevue, Washington 98004
(206) 454-3991

Representatives:

- The Thorson Company

2505 East Thomas Road
Phoenix, Arizona 85016
(602) 956-5300

- The Thorson Company

300 East Hampden Avenue Englewood, Colorado 80110 (303) 789-1841

- The Thorson Company

5921 Lomas Place Blvd., N.E.
Albuquerque, New Mexico 87110
(505) 265-5655

## Midwestern Region

- 2720 Des Plaines Avenue Des Plaines, Illinois 60018 (312) 824-8147
- 17500 W. Eight Mile Road Southfield, Michigan 48076 (313) 353-7360

4367 Woodson Road
St. Louis, Missouri 63134
(314) 423-6200

Seven Parkway Center
Suite 238
Pittsburgh, Pennsylvania 15220
(412) 921-3640

## Southern Region

- State National Bank Bldg. 200 W. Court Square Suite 620
Huntsville, Alabama 35801 (205) 539-5131
- Orlando Executive Center 1080 Woodcock Road Orlando, Florida 32803 (305) 841-6371

2964 Peachtree Road, N.W.
Suite 350
Atlanta, Georgia 30305
(404) 261-5323

First National Bank Office Bldg.
7809 Airline Highway
Suite 311-B
Metairie, Louisiana 70003
(504) 721-9172

- 8383 Stemmons Freeway

Suite 233
Dallas, Texas 75247
(214) 637-4340

- 3411 Richmond Avenue Suite 202
Houston, Texas 77027
(713) 621-0220


## Eastern Region

12150 Parklawn Drive
Rockville, Maryland 20852
(301) 933-5900

- 20 Walnut St.

Wellesley, Mass. 02181
(617) 237-2300

- Brearley Office Building

190 Moore Street
Hackensack, New Jersey 07601 (201) 489-0100

- 1301 Avenue of the Americas New York City, New York 10019 (212) 765-1230

673 Panorama Trail West
Rochester, New York 14625
(716) 586-1500
-P.O. Box 168
1260 Virginia Drive
Fort Washington Industrial Park
Fort Washington, Pa. 19034
(215) 643-2130

INTERNATIONAL OFFICES
\& REPRESENTATIVES

## Canada

- 864 Lady Ellen Place

Ottawa 3, Ontario
(613) 722-8387

United Kingdom and Scandinavia
Scientific Data Systems
I.L.I. House

Olympic Way
Wembley Park (London)
Middlesex, England
(01) 903-2511

Telex: 27992

## France

Compagnie Internationale pour l'Informatique, C.I.I.

EXECUTIVE AND
SALES OFFICES
66-68, Route de Versailles
78 - Louveciennes
9518600 (Paris area)
MANUFACTURING
AND ENGINEERING
Rue Jean Jaures
Les Clayes-sous-Bois
Seine et Oise
9509400 (Paris area)

## Israel

Elbit Computers Ltd.
Subsidiary of Elron
Electronic Industries Ltd.
88 Hagiborim Street
Haifa
64613

## Japan

F. Kanematsu \& Co. Inc.

Central P.O. Box 141
New Kaijo Building
Marunouchi, Chiyoda-Ku
Tokyo

[^9]- Please address purchase orders to this office.


[^0]:    * Offered for the first time in this catalog

[^1]:    * Up to 25 receivers may be placed on one cable.
    ** At 5.5 v

[^2]:    * at +5.5 v

[^3]:    * at +5.5 v and 20 MHz

[^4]:    * $5 \%$ reduction in pulsewidth at max. duty cycle
    ** at $10 \%$ above nominal supply voltages

[^5]:    * Not applicable, since load determines maximum switching rate. Refer to propagation delay specification for circuit speed.
    $\dagger$ Does not include driver outputs.

[^6]:    * at $+5.5 v$
    † Does not include bulbs.
    Add 36 ma max. ( 197 mw ) for each bulb turned on.

[^7]:    (a) Add $\$ 25$ for each crystal. Specify frequency.
    (b) $\$ 40$ for basic assembly $+\$ 2$ per foot of cable up to 50 feet. $X X$ denotes cable length in feet. Order ET 13 or ETII for each end of cable that is not "chained" in both directions.
    (C) $\$ 2$ per foot of cable up to 50 feet.

    Order dummy load for end of cable.

[^8]:    (e) $\$ 30$ for basic assembly $+\$ 2$ per foot of cable up to 50 feet. XX denotes cable length in feet. Specify $Y$ as $C$ or $E$ for connector mounting on Component or Etch side of module. Order ETI3 or ETII for each end of cable that is not "chained" in both directions.

    Prices and specifications are subject to change without notice.

[^9]:    - System products applications staff personnel are stationed at these offices.

